
---------- Begin Simulation Statistics ----------
final_tick                               621549028000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1059393                       # Simulator instruction rate (inst/s)
host_mem_usage                                 853128                       # Number of bytes of host memory used
host_op_rate                                  1093953                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1109.13                       # Real time elapsed on the host
host_tick_rate                               43799802                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1175000007                       # Number of instructions simulated
sim_ops                                    1213330882                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.048579                       # Number of seconds simulated
sim_ticks                                 48579474500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        98284                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        196500                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.630133                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      39626387                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     39773496                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           22                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      4270186                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     64637787                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups           61                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses           61                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      66652268                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       1145670                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads        56014449                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       60828225                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      4270102                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         16577327                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events      4024129                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts    161462524                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    100009886                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    100022278                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples     74511383                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.342376                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.240684                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     40648123     54.55%     54.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     14873875     19.96%     74.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      7313288      9.81%     84.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      1714018      2.30%     86.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4       834808      1.12%     87.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      2112069      2.83%     90.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      1650347      2.21%     92.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      1340726      1.80%     94.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8      4024129      5.40%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total     74511383                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls        10231                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts        87934614                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            26661230                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu     69736471     69.72%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult         1425      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd           80      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          400      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult          160      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc          160      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc          240      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt          160      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     26661230     26.66%     96.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite      3621952      3.62%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    100022278                       # Class of committed instruction
system.switch_cpus_1.commit.refs             30283182                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts            1200                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         100000004                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           100012396                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.971589                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.971589                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     35717786                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred           92                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     31428297                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    319892314                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       13433612                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        30579177                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      4270391                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts          288                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     13157336                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          66652268                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        62998976                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles            89564709                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes           36                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            397960001                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          472                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       8540958                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.686013                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3322629                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     40772057                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              4.095969                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     97158310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.134095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.899652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       14730516     15.16%     15.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       10091505     10.39%     25.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        8996534      9.26%     34.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       11393063     11.73%     46.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        5439372      5.60%     52.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        9309142      9.58%     61.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       12857895     13.23%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         774873      0.80%     75.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       23565410     24.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     97158310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                   639                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      5761757                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       23451365                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop              158739                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.743876                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs           51939557                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores          5911482                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      18390872                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     69267911                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            9                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts         8837                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      8916282                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    261472835                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     46028075                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      4869132                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    169433185                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          307                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       275277                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      4270391                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       273063                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked         2052                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads        46085                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses          244                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation          736                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads          220                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     42606672                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      5294330                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          736                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      2209814                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      3551943                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       187163355                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           164341915                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.531175                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers        99416566                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.691475                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            167730406                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      230712091                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     138415176                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.029241                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.029241                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass           33      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    117715818     67.54%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult         1920      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd           89      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          446      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult          178      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc          180      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc          276      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt          178      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     67.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     50293962     28.85%     96.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite      6289241      3.61%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    174302321                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt                10                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.000000                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            8     80.00%     80.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            2     20.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    174300949                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    458055515                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    164340571                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    422614582                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        261314087                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       174302321                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    161301661                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     12295253                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    173509101                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples     97158310                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.794003                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.873072                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     47357560     48.74%     48.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1      3750197      3.86%     52.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2      4280252      4.41%     57.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3      5089584      5.24%     62.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     36680717     37.75%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total     97158310                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.793991                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses         1349                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads         2696                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses         1344                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes         1554                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      1222862                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       311816                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     69267911                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      8916282                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     140565252                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes          960                       # number of misc regfile writes
system.switch_cpus_1.numCycles               97158949                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      23226309                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    119699896                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      9816913                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       19786602                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents       913057                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       339918                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    512442545                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    296335363                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    353509002                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        36569760                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents           77                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      4270391                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     13297586                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      233809041                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups    399424658                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         7655                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          528                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        47926283                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           13                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups         1388                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads          331972056                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         545854715                       # The number of ROB writes
system.switch_cpus_1.timesIdled                     7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads           1337                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes          1256                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       269584                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        24154                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       539195                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          24154                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              97850                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        61916                       # Transaction distribution
system.membus.trans_dist::CleanEvict            36368                       # Transaction distribution
system.membus.trans_dist::ReadExReq               366                       # Transaction distribution
system.membus.trans_dist::ReadExResp              366                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         97850                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       294716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 294716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10248448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10248448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             98216                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   98216    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               98216                       # Request fanout histogram
system.membus.reqLayer0.occupancy           473699000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          529499750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 621549028000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 621549028000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 621549028000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 621549028000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 621549028000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 621549028000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 621549028000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 621549028000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 621549028000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 621549028000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 621549028000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            268622                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       246622                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          136068                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              989                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             989                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            27                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       268595                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           54                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       808752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                808806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     29074560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               29076288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          113106                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3962624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           382717                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.063112                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.243164                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 358563     93.69%     93.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  24154      6.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             382717                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          454303500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         404376000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             40500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 621549028000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data       171395                       # number of demand (read+write) hits
system.l2.demand_hits::total                   171395                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data       171395                       # number of overall hits
system.l2.overall_hits::total                  171395                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data        98189                       # number of demand (read+write) misses
system.l2.demand_misses::total                  98216                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           27                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data        98189                       # number of overall misses
system.l2.overall_misses::total                 98216                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      2130500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data   6882313000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6884443500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      2130500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data   6882313000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6884443500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data       269584                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               269611                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data       269584                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              269611                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.364224                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.364288                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.364224                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.364288                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 78907.407407                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 70092.505270                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 70094.928525                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 78907.407407                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 70092.505270                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 70094.928525                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               61916                       # number of writebacks
system.l2.writebacks::total                     61916                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data        98189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             98216                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data        98189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            98216                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      2076500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   6685935000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6688011500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      2076500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   6685935000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6688011500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.364224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.364288                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.364224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.364288                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 76907.407407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 68092.505270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68094.928525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 76907.407407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 68092.505270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68094.928525                       # average overall mshr miss latency
system.l2.replacements                         113106                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       184706                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           184706                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       184706                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       184706                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         9332                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          9332                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data          623                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   623                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data          366                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 366                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data     24539000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      24539000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data          989                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               989                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.370071                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.370071                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 67046.448087                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 67046.448087                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data          366                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            366                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data     23807000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     23807000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.370071                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.370071                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 65046.448087                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65046.448087                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           27                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               27                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      2130500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2130500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           27                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             27                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 78907.407407                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78907.407407                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           27                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           27                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      2076500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2076500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 76907.407407                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76907.407407                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data       170772                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            170772                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data        97823                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           97823                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data   6857774000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6857774000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data       268595                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        268595                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.364203                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.364203                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 70103.901945                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70103.901945                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data        97823                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        97823                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data   6662128000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6662128000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.364203                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.364203                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 68103.901945                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68103.901945                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 621549028000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                      585289                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    129490                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.519955                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1644.651507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         7.729360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2649.536591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     3.095875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 12078.986667                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.100382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.161715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.737243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1905                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9347                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4850                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8740226                       # Number of tag accesses
system.l2.tags.data_accesses                  8740226                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 621549028000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      6284096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6285824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3962624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3962624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        98189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               98216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        61916                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              61916                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        35571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    129357019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             129392589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        35571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            35571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       81569923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             81569923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       81569923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        35571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    129357019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            210962513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     61916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        27.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     97541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000931590500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3507                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3507                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              265305                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              58438                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       98216                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      61916                       # Number of write requests accepted
system.mem_ctrls.readBursts                     98216                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    61916                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    648                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3812                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1601965250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  487840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3431365250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16418.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35168.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    43027                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   13788                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                22.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 98216                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                61916                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   76821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       102653                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     99.421858                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.115312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    63.242937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127        67963     66.21%     66.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191        21366     20.81%     87.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255         8082      7.87%     94.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319         3309      3.22%     98.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383         1026      1.00%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447          498      0.49%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511          240      0.23%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          105      0.10%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-639           28      0.03%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-703           17      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-767            6      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-831            7      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-895            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-959            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       102653                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.820644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.285640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.469726                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-9               2      0.06%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13             3      0.09%      0.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15             7      0.20%      0.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17            60      1.71%      2.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19            82      2.34%      4.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21           235      6.70%     11.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23           381     10.86%     21.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25           455     12.97%     34.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27           549     15.65%     50.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29           516     14.71%     65.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31           407     11.61%     76.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33           307      8.75%     85.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35           182      5.19%     90.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37           151      4.31%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39            76      2.17%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-41            42      1.20%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43            29      0.83%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-45            11      0.31%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::46-47             7      0.20%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-49             1      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::50-51             2      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-53             1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::54-55             1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3507                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3507                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.650699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.621849                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.997302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              813     23.18%     23.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               69      1.97%     25.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2215     63.16%     88.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              352     10.04%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               56      1.60%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3507                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6244352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   41472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3961664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6285824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3962624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       128.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        81.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    129.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     81.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   48597657500                       # Total gap between requests
system.mem_ctrls.avgGap                     303484.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         1728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      6242624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3961664                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 35570.578269635254                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 128503324.999944165349                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 81550161.684025630355                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           27                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        98189                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        61916                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      1176000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   3430189250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1149067150750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     43555.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     34934.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18558484.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    35.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            361676700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            192231930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           346525620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          161376300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3834738960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16945256400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4384828800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        26226634710                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.870696                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  11247524250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1622140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  35709810250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            371272860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            197336205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           350109900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          161746920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3834738960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17161333140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4202869440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        26279407425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        540.957013                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10766248250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1622140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  36191086250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 621549028000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000007637                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     75000002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     62998938                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1138006577                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000007637                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     75000002                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     62998938                       # number of overall hits
system.cpu.icache.overall_hits::total      1138006577                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          840                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           38                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            878                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          840                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           38                       # number of overall misses
system.cpu.icache.overall_misses::total           878                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      2643500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2643500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      2643500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2643500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000008477                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     75000002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     62998976                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1138007455                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000008477                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     75000002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     62998976                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1138007455                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 69565.789474                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  3010.820046                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 69565.789474                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  3010.820046                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          100                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          100                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           27                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           27                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      2158000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2158000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      2158000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2158000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 79925.925926                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79925.925926                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 79925.925926                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79925.925926                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000007637                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     75000002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     62998938                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1138006577                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          840                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           38                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           878                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      2643500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2643500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000008477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     75000002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     62998976                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1138007455                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 69565.789474                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  3010.820046                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           27                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      2158000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2158000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 79925.925926                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79925.925926                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 621549028000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           808.118080                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1138007444                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               867                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1312580.673587                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   806.881263                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     1.236817                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.196992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.000302                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.197294                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          867                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          864                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.211670                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4552030687                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4552030687                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 621549028000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 621549028000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 621549028000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 621549028000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 621549028000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    321654457                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     22539546                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     49017692                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        393211695                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    321662389                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     22539546                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     49017692                       # number of overall hits
system.cpu.dcache.overall_hits::total       393219627                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4956565                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       173789                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data       577429                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5707783                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4956592                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       173789                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data       577429                       # number of overall misses
system.cpu.dcache.overall_misses::total       5707810                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   5026565500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  19236630994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24263196494                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   5026565500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  19236630994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24263196494                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    326611022                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22713335                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data     49595121                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    398919478                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    326618981                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22713335                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data     49595121                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    398927437                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015176                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.007651                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.011643                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014308                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015175                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.007651                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.011643                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014308                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 28923.381227                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 33314.279321                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  4250.896801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 28923.381227                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 33314.279321                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  4250.876692                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        54201                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           14                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2492                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.750000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           14                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3434401                       # number of writebacks
system.cpu.dcache.writebacks::total           3434401                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       307845                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       307845                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       307845                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       307845                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       173789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data       269584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       443373                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       173789                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data       269584                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       443373                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   4939671000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data   7595705998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12535376998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   4939671000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data   7595705998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12535376998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007651                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.005436                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001111                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007651                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.005436                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001111                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 28423.381227                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 28175.655818                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28272.756794                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 28423.381227                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 28175.655818                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28272.756794                       # average overall mshr miss latency
system.cpu.dcache.replacements                5395878                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    266754894                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     19825548                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     45398057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       331978499                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4169880                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       173146                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data       575112                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4918138                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   5006676000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  19150651000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24157327000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    270924774                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19998694                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     45973169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    336896637                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015391                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.008658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.012510                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014598                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 28915.920668                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 33298.993935                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4911.884742                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       306517                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       306517                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       173146                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       268595                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       441741                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4920103000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data   7568558000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12488661000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008658                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.005842                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001311                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 28415.920668                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 28178.327966                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28271.455446                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     54899563                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2713998                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data      3619635                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       61233196                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       663813                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          643                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data         2317                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       666773                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     19889500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data     85979994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105869494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     55563376                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2714641                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data      3621952                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     61899969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011947                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000237                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.000640                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010772                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 30932.348367                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 37108.327147                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total   158.778916                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         1328                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1328                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          643                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data          989                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1632                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     19568000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data     27147998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     46715998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000237                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.000273                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 30432.348367                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 27449.947422                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28624.998775                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7932                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7932                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         7959                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         7959                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.003392                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.003392                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_misses::.cpu.data       122872                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total       122872                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data       122872                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total       122872                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          135                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data            2                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          137                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data       158000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       158000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.086667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data        39500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 12153.846154                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data          144                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          144                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          144                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          144                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 621549028000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4095.907594                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           398619882                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5399974                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.818852                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3429.739747                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   351.732877                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   314.434970                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.837339                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.085872                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.076766                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2234                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1478                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3196821822                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3196821822                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 621549028000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 519158506000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 102390522000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
