=====
SETUP
0.769
17.194
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_0_s0
8.036
8.489
u_z80/u_cz80/n2662_s4
9.907
10.424
u_z80/u_cz80/n2662_s2
11.126
11.497
u_z80/n279_s13
12.157
12.727
u_z80/n279_s7
12.900
13.417
u_z80/n279_s5
13.830
14.283
u_z80/d_Z_6_s
15.366
15.921
w_sdram_d_6_s0
16.645
17.194
u_sdram/ff_wdata_6_s0
17.194
=====
SETUP
0.790
17.173
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_0_s0
8.036
8.489
u_z80/u_cz80/n2662_s4
9.907
10.424
u_z80/u_cz80/n2662_s2
11.126
11.497
u_z80/n279_s13
12.157
12.727
u_z80/n279_s7
12.900
13.417
u_z80/n279_s5
13.830
14.283
u_z80/d_Z_3_s
15.090
15.645
w_sdram_d_3_s0
16.603
17.173
u_sdram/ff_wdata_3_s0
17.173
=====
SETUP
0.790
17.172
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_0_s0
8.036
8.489
u_z80/u_cz80/n2662_s4
9.907
10.424
u_z80/u_cz80/n2662_s2
11.126
11.497
u_z80/n279_s13
12.157
12.727
u_z80/n279_s7
12.900
13.417
u_z80/n279_s5
13.830
14.283
u_z80/d_Z_0_s
14.989
15.544
w_sdram_d_0_s0
16.602
17.172
u_sdram/ff_wdata_0_s0
17.172
=====
SETUP
0.898
17.064
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_0_s0
8.036
8.489
u_z80/u_cz80/n2662_s4
9.907
10.424
u_z80/u_cz80/n2662_s2
11.126
11.497
u_z80/n279_s13
12.157
12.727
u_z80/n279_s7
12.900
13.417
u_z80/n279_s5
13.830
14.283
u_z80/d_Z_5_s
15.201
15.718
u_ppi/u_ppi_0/ff_port_c_5_s0
17.064
=====
SETUP
0.921
17.042
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_0_s0
8.036
8.489
u_z80/u_cz80/n2662_s4
9.907
10.424
u_z80/u_cz80/n2662_s2
11.126
11.497
u_z80/n279_s13
12.157
12.727
u_z80/n279_s7
12.900
13.417
u_z80/n279_s5
13.830
14.283
u_z80/d_Z_4_s
15.201
15.718
u_ppi/u_ppi_0/ff_port_c_4_s0
17.042
=====
SETUP
0.925
17.038
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_0_s0
8.036
8.489
u_z80/u_cz80/n2662_s4
9.907
10.424
u_z80/u_cz80/n2662_s2
11.126
11.497
u_z80/n279_s13
12.157
12.727
u_z80/n279_s7
12.900
13.417
u_z80/n279_s5
13.830
14.283
u_z80/d_Z_4_s
15.201
15.718
u_ppi/u_ppi_0/ff_port_a_4_s0
17.038
=====
SETUP
0.967
16.996
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_0_s0
8.036
8.489
u_z80/u_cz80/n2662_s4
9.907
10.424
u_z80/u_cz80/n2662_s2
11.126
11.497
u_z80/n279_s13
12.157
12.727
u_z80/n279_s7
12.900
13.417
u_z80/n279_s5
13.830
14.283
u_z80/d_Z_4_s
15.201
15.718
w_sdram_d_4_s0
16.534
16.996
u_sdram/ff_wdata_4_s0
16.996
=====
SETUP
0.999
16.964
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_0_s0
8.036
8.489
u_z80/u_cz80/n2662_s4
9.907
10.424
u_z80/u_cz80/n2662_s2
11.126
11.497
u_z80/n279_s13
12.157
12.727
u_z80/n279_s7
12.900
13.417
u_z80/n279_s5
13.830
14.283
u_z80/d_Z_2_s
15.096
15.467
w_sdram_d_2_s0
16.502
16.964
u_sdram/ff_wdata_2_s0
16.964
=====
SETUP
1.028
16.935
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_0_s0
8.036
8.489
u_z80/u_cz80/n2662_s4
9.907
10.424
u_z80/u_cz80/n2662_s2
11.126
11.497
u_z80/n279_s13
12.157
12.727
u_z80/n279_s7
12.900
13.417
u_z80/n279_s5
13.830
14.283
u_z80/d_Z_7_s
15.095
15.650
u_ppi/u_ppi_0/ff_port_a_7_s0
16.935
=====
SETUP
1.037
16.925
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_0_s0
8.036
8.489
u_z80/u_cz80/n2662_s4
9.907
10.424
u_z80/u_cz80/n2662_s2
11.126
11.497
u_z80/n279_s13
12.157
12.727
u_z80/n279_s7
12.900
13.417
u_z80/n279_s5
13.830
14.283
u_z80/d_Z_7_s
15.095
15.650
u_ppi/u_ppi_0/ff_port_c_7_s0
16.925
=====
SETUP
1.063
16.900
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_0_s0
8.036
8.489
u_z80/u_cz80/n2662_s4
9.907
10.424
u_z80/u_cz80/n2662_s2
11.126
11.497
u_z80/n279_s13
12.157
12.727
u_z80/n279_s7
12.900
13.417
u_z80/n279_s5
13.830
14.283
u_z80/d_Z_5_s
15.201
15.718
w_sdram_d_5_s0
16.529
16.900
u_sdram/ff_wdata_5_s0
16.900
=====
SETUP
1.076
16.886
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_0_s0
8.036
8.489
u_z80/u_cz80/n2662_s4
9.907
10.424
u_z80/u_cz80/n2662_s2
11.126
11.497
u_z80/n279_s13
12.157
12.727
u_z80/n279_s7
12.900
13.417
u_z80/n279_s5
13.830
14.283
u_z80/d_Z_5_s
15.201
15.718
u_ppi/u_ppi_0/ff_port_a_5_s0
16.886
=====
SETUP
1.094
16.868
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_0_s0
8.036
8.489
u_z80/u_cz80/n2662_s4
9.907
10.424
u_z80/u_cz80/n2662_s2
11.126
11.497
u_z80/n279_s13
12.157
12.727
u_z80/n279_s7
12.900
13.417
u_z80/n279_s5
13.830
14.283
u_z80/d_Z_0_s
14.989
15.544
u_ppi/u_ppi_0/ff_port_c_0_s0
16.868
=====
SETUP
1.215
16.748
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_0_s0
8.036
8.489
u_z80/u_cz80/n2662_s4
9.907
10.424
u_z80/u_cz80/n2662_s2
11.126
11.497
u_z80/n279_s13
12.157
12.727
u_z80/n279_s7
12.900
13.417
u_z80/n279_s5
13.830
14.283
u_z80/d_Z_2_s
15.096
15.467
u_ppi/u_ppi_0/ff_port_a_2_s0
16.748
=====
SETUP
1.218
16.745
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_0_s0
8.036
8.489
u_z80/u_cz80/n2662_s4
9.907
10.424
u_z80/u_cz80/n2662_s2
11.126
11.497
u_z80/n279_s13
12.157
12.727
u_z80/n279_s7
12.900
13.417
u_z80/n279_s5
13.830
14.283
u_z80/d_Z_6_s
15.366
15.921
u_ppi/u_ppi_0/ff_port_a_6_s0
16.745
=====
SETUP
1.218
16.744
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_0_s0
8.036
8.489
u_z80/u_cz80/n2662_s4
9.907
10.424
u_z80/u_cz80/n2662_s2
11.126
11.497
u_z80/n279_s13
12.157
12.727
u_z80/n279_s7
12.900
13.417
u_z80/n279_s5
13.830
14.283
u_z80/d_Z_1_s
15.096
15.467
w_sdram_d_1_s0
16.195
16.744
u_sdram/ff_wdata_1_s0
16.744
=====
SETUP
1.227
16.736
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_0_s0
8.036
8.489
u_z80/u_cz80/n2662_s4
9.907
10.424
u_z80/u_cz80/n2662_s2
11.126
11.497
u_z80/n279_s13
12.157
12.727
u_z80/n279_s7
12.900
13.417
u_z80/n279_s5
13.830
14.283
u_z80/d_Z_6_s
15.366
15.921
u_ppi/u_ppi_0/ff_port_c_6_s0
16.736
=====
SETUP
1.231
16.731
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_0_s0
8.036
8.489
u_z80/u_cz80/n2662_s4
9.907
10.424
u_z80/u_cz80/n2662_s2
11.126
11.497
u_z80/n279_s13
12.157
12.727
u_z80/n279_s7
12.900
13.417
u_z80/n279_s5
13.830
14.283
u_z80/d_Z_7_s
15.095
15.650
w_sdram_d_7_s0
16.360
16.731
u_sdram/ff_wdata_7_s0
16.731
=====
SETUP
1.254
16.709
17.963
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_0_s0
8.036
8.489
u_z80/u_cz80/n2662_s4
9.907
10.424
u_z80/u_cz80/n2662_s2
11.126
11.497
u_z80/n279_s13
12.157
12.727
u_z80/n279_s7
12.900
13.417
u_z80/n279_s5
13.830
14.283
u_z80/d_Z_3_s
15.090
15.645
u_ppi/u_ppi_0/ff_port_c_3_s0
16.709
=====
SETUP
0.707
17.277
17.985
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_0_s0
8.036
8.489
u_z80/u_cz80/n2662_s4
9.907
10.424
u_z80/u_cz80/n2662_s2
11.126
11.497
u_z80/n279_s13
12.157
12.727
u_z80/n279_s7
12.900
13.417
u_z80/n279_s5
13.830
14.283
u_z80/d_Z_6_s
15.366
15.921
u_z80/ff_dinst_6_s0
17.277
=====
SETUP
0.873
17.111
17.985
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_0_s0
8.036
8.489
u_z80/u_cz80/n2662_s4
9.907
10.424
u_z80/u_cz80/n2662_s2
11.126
11.497
u_z80/n279_s13
12.157
12.727
u_z80/n279_s7
12.900
13.417
u_z80/n279_s5
13.830
14.283
u_z80/d_Z_6_s
15.366
15.921
u_z80/ff_di_reg_6_s0
17.111
=====
SETUP
0.982
17.002
17.985
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_0_s0
8.036
8.489
u_z80/u_cz80/n2662_s4
9.907
10.424
u_z80/u_cz80/n2662_s2
11.126
11.497
u_z80/n279_s13
12.157
12.727
u_z80/n279_s7
12.900
13.417
u_z80/n279_s5
13.830
14.283
u_z80/d_Z_7_s
15.095
15.650
u_z80/ff_di_reg_7_s0
17.002
=====
SETUP
0.994
16.991
17.985
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_0_s0
8.036
8.489
u_z80/u_cz80/n2662_s4
9.907
10.424
u_z80/u_cz80/n2662_s2
11.126
11.497
u_z80/n279_s13
12.157
12.727
u_z80/n279_s7
12.900
13.417
u_z80/n279_s5
13.830
14.283
u_z80/d_Z_7_s
15.095
15.650
u_z80/ff_dinst_7_s0
16.991
=====
SETUP
1.185
16.799
17.985
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_0_s0
8.036
8.489
u_z80/u_cz80/n2662_s4
9.907
10.424
u_z80/u_cz80/n2662_s2
11.126
11.497
u_z80/n279_s13
12.157
12.727
u_z80/n279_s7
12.900
13.417
u_z80/n279_s5
13.830
14.283
u_z80/d_Z_4_s
15.201
15.718
u_z80/ff_dinst_4_s0
16.799
=====
SETUP
1.239
16.746
17.985
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_0_s0
8.036
8.489
u_z80/u_cz80/n2662_s4
9.907
10.424
u_z80/u_cz80/n2662_s2
11.126
11.497
u_z80/n279_s13
12.157
12.727
u_z80/n279_s7
12.900
13.417
u_z80/n279_s5
13.830
14.283
u_z80/d_Z_5_s
15.201
15.718
u_z80/ff_dinst_5_s0
16.746
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_7_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_6_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_5_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_3_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_2_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_1_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.213
6.077
5.864
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_4_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_4_s
6.077
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_1_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_0_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_1_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_0_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.089
=====
HOLD
0.227
6.090
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_3_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.090
=====
HOLD
0.227
6.090
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_2_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.090
=====
HOLD
0.228
6.091
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_5_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.091
=====
HOLD
0.319
5.945
5.626
u_vram/ff_rdata_en_s0
5.615
5.817
ff_vram_rdata_3_s0
5.945
=====
HOLD
0.319
5.945
5.626
u_vram/ff_rdata_en_s0
5.615
5.817
ff_vram_rdata_4_s0
5.945
=====
HOLD
0.329
5.955
5.626
ff_clock_div_s1
5.615
5.817
u_uart/ff_wr_n_s0
5.955
=====
HOLD
0.349
6.212
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.212
=====
HOLD
0.351
6.214
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_14_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.214
