-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GenerateProof is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    root_strm_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    root_strm_TVALID : IN STD_LOGIC;
    root_strm_TREADY : OUT STD_LOGIC;
    iv_strm_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    iv_strm_TVALID : IN STD_LOGIC;
    iv_strm_TREADY : OUT STD_LOGIC;
    witness_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    witness_TVALID : IN STD_LOGIC;
    witness_TREADY : OUT STD_LOGIC;
    circuit_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
    circuit_TVALID : IN STD_LOGIC;
    circuit_TREADY : OUT STD_LOGIC;
    d_strm_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    d_strm_TVALID : OUT STD_LOGIC;
    d_strm_TREADY : IN STD_LOGIC;
    proof_strm_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    proof_strm_TVALID : OUT STD_LOGIC;
    proof_strm_TREADY : IN STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of GenerateProof is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "GenerateProof_GenerateProof,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu250-figd2104-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.978313,HLS_SYN_LAT=828256,HLS_SYN_TPT=none,HLS_SYN_MEM=1211,HLS_SYN_DSP=0,HLS_SYN_FF=658815,HLS_SYN_LUT=1434322,HLS_VERSION=2025_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal proof_strm_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ch1_reg_242 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal trunc_ln40_fu_186_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal trunc_ln40_reg_247 : STD_LOGIC_VECTOR (127 downto 0);
    signal p_s_reg_252 : STD_LOGIC_VECTOR (127 downto 0);
    signal u_ce0 : STD_LOGIC;
    signal u_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal u_address1 : STD_LOGIC_VECTOR (17 downto 0);
    signal u_ce1 : STD_LOGIC;
    signal u_we1 : STD_LOGIC;
    signal u_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal u_1_ce0 : STD_LOGIC;
    signal u_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal u_1_address1 : STD_LOGIC_VECTOR (17 downto 0);
    signal u_1_ce1 : STD_LOGIC;
    signal u_1_we1 : STD_LOGIC;
    signal u_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal V_ce0 : STD_LOGIC;
    signal V_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal V_address1 : STD_LOGIC_VECTOR (17 downto 0);
    signal V_ce1 : STD_LOGIC;
    signal V_we1 : STD_LOGIC;
    signal V_d1 : STD_LOGIC_VECTOR (127 downto 0);
    signal V_q1 : STD_LOGIC_VECTOR (127 downto 0);
    signal V_1_ce0 : STD_LOGIC;
    signal V_1_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal V_1_address1 : STD_LOGIC_VECTOR (17 downto 0);
    signal V_1_ce1 : STD_LOGIC;
    signal V_1_we1 : STD_LOGIC;
    signal V_1_d1 : STD_LOGIC_VECTOR (127 downto 0);
    signal V_1_q1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_ap_start : STD_LOGIC;
    signal grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_ap_done : STD_LOGIC;
    signal grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_ap_idle : STD_LOGIC;
    signal grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_ap_ready : STD_LOGIC;
    signal grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_root_strm_TREADY : STD_LOGIC;
    signal grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_iv_strm_TREADY : STD_LOGIC;
    signal grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_p_out : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_p_out_ap_vld : STD_LOGIC;
    signal grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_p_out1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_p_out1_ap_vld : STD_LOGIC;
    signal grp_VOLECommit_fu_129_ap_start : STD_LOGIC;
    signal grp_VOLECommit_fu_129_ap_done : STD_LOGIC;
    signal grp_VOLECommit_fu_129_ap_idle : STD_LOGIC;
    signal grp_VOLECommit_fu_129_ap_ready : STD_LOGIC;
    signal grp_VOLECommit_fu_129_u_0_address1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_VOLECommit_fu_129_u_0_ce1 : STD_LOGIC;
    signal grp_VOLECommit_fu_129_u_0_we1 : STD_LOGIC;
    signal grp_VOLECommit_fu_129_u_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_VOLECommit_fu_129_u_1_address1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_VOLECommit_fu_129_u_1_ce1 : STD_LOGIC;
    signal grp_VOLECommit_fu_129_u_1_we1 : STD_LOGIC;
    signal grp_VOLECommit_fu_129_u_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_VOLECommit_fu_129_V_0_address1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_VOLECommit_fu_129_V_0_ce1 : STD_LOGIC;
    signal grp_VOLECommit_fu_129_V_0_we1 : STD_LOGIC;
    signal grp_VOLECommit_fu_129_V_0_d1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_VOLECommit_fu_129_V_1_address1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_VOLECommit_fu_129_V_1_ce1 : STD_LOGIC;
    signal grp_VOLECommit_fu_129_V_1_we1 : STD_LOGIC;
    signal grp_VOLECommit_fu_129_V_1_d1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_VOLECommit_fu_129_path_strm_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_VOLECommit_fu_129_path_strm_write : STD_LOGIC;
    signal grp_VOLECommit_fu_129_ap_return_0 : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_VOLECommit_fu_129_ap_return_1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ProverCircuitEval_fu_144_u_0_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_ProverCircuitEval_fu_144_u_0_ce0 : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_u_0_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ProverCircuitEval_fu_144_u_0_we0 : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_u_0_address1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_ProverCircuitEval_fu_144_u_0_ce1 : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_u_0_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ProverCircuitEval_fu_144_u_0_we1 : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_u_1_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_ProverCircuitEval_fu_144_u_1_ce0 : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_u_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ProverCircuitEval_fu_144_u_1_we0 : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_u_1_address1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_ProverCircuitEval_fu_144_u_1_ce1 : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_u_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ProverCircuitEval_fu_144_u_1_we1 : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_V_0_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_ProverCircuitEval_fu_144_V_0_ce0 : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_V_0_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ProverCircuitEval_fu_144_V_0_we0 : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_V_0_address1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_ProverCircuitEval_fu_144_V_0_ce1 : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_V_0_d1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ProverCircuitEval_fu_144_V_0_we1 : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_V_1_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_ProverCircuitEval_fu_144_V_1_ce0 : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_V_1_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ProverCircuitEval_fu_144_V_1_we0 : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_V_1_address1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_ProverCircuitEval_fu_144_V_1_ce1 : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_V_1_d1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ProverCircuitEval_fu_144_V_1_we1 : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_d_strm_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ProverCircuitEval_fu_144_a0_tilde : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ProverCircuitEval_fu_144_a1_tilde : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ProverCircuitEval_fu_144_proof_strm_TDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_ProverCircuitEval_fu_144_witness_TREADY : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_circuit_TREADY : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_d_strm_TVALID : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_d_strm_TREADY : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_ap_start : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_ap_done : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_a0_tilde_ap_vld : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_a1_tilde_ap_vld : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_proof_strm_TVALID : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_proof_strm_TREADY : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_ap_ready : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_ap_idle : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_ap_continue : STD_LOGIC;
    signal grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_ap_start : STD_LOGIC;
    signal grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_ap_done : STD_LOGIC;
    signal grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_ap_idle : STD_LOGIC;
    signal grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_ap_ready : STD_LOGIC;
    signal grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_path_strm_read : STD_LOGIC;
    signal grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_proof_strm_TREADY : STD_LOGIC;
    signal grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_proof_strm_TDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_proof_strm_TVALID : STD_LOGIC;
    signal grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_VOLECommit_fu_129_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal path_strm_full_n : STD_LOGIC;
    signal path_strm_write : STD_LOGIC;
    signal grp_ProverCircuitEval_fu_144_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_sync_reg_grp_ProverCircuitEval_fu_144_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_ProverCircuitEval_fu_144_ap_done : STD_LOGIC := '0';
    signal ap_block_state7_on_subcall_done : BOOLEAN;
    signal ap_sync_grp_ProverCircuitEval_fu_144_ap_ready : STD_LOGIC;
    signal d_strm_TDATA_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal a0_tilde_fu_104 : STD_LOGIC_VECTOR (127 downto 0);
    signal a1_tilde_fu_108 : STD_LOGIC_VECTOR (127 downto 0);
    signal proof_strm_TDATA_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal path_strm_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal path_strm_empty_n : STD_LOGIC;
    signal path_strm_read : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal regslice_both_d_strm_U_apdone_blk : STD_LOGIC;
    signal regslice_both_proof_strm_U_apdone_blk : STD_LOGIC;
    signal ap_block_state15 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal regslice_both_root_strm_U_apdone_blk : STD_LOGIC;
    signal root_strm_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal root_strm_TVALID_int_regslice : STD_LOGIC;
    signal root_strm_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_root_strm_U_ack_in : STD_LOGIC;
    signal regslice_both_iv_strm_U_apdone_blk : STD_LOGIC;
    signal iv_strm_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal iv_strm_TVALID_int_regslice : STD_LOGIC;
    signal iv_strm_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_iv_strm_U_ack_in : STD_LOGIC;
    signal regslice_both_witness_U_apdone_blk : STD_LOGIC;
    signal witness_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal witness_TVALID_int_regslice : STD_LOGIC;
    signal witness_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_witness_U_ack_in : STD_LOGIC;
    signal regslice_both_circuit_U_apdone_blk : STD_LOGIC;
    signal circuit_TDATA_int_regslice : STD_LOGIC_VECTOR (127 downto 0);
    signal circuit_TVALID_int_regslice : STD_LOGIC;
    signal circuit_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_circuit_U_ack_in : STD_LOGIC;
    signal d_strm_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal d_strm_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_d_strm_U_vld_out : STD_LOGIC;
    signal proof_strm_TDATA_int_regslice : STD_LOGIC_VECTOR (127 downto 0);
    signal proof_strm_TVALID_int_regslice : STD_LOGIC;
    signal proof_strm_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_proof_strm_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component GenerateProof_GenerateProof_Pipeline_INPUT_STREAM IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        root_strm_TVALID : IN STD_LOGIC;
        iv_strm_TVALID : IN STD_LOGIC;
        root_strm_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        root_strm_TREADY : OUT STD_LOGIC;
        iv_strm_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        iv_strm_TREADY : OUT STD_LOGIC;
        p_out : OUT STD_LOGIC_VECTOR (127 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        p_out1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        p_out1_ap_vld : OUT STD_LOGIC );
    end component;


    component GenerateProof_VOLECommit IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        root_val1 : IN STD_LOGIC_VECTOR (127 downto 0);
        iv_val5 : IN STD_LOGIC_VECTOR (127 downto 0);
        u_0_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        u_0_ce1 : OUT STD_LOGIC;
        u_0_we1 : OUT STD_LOGIC;
        u_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        u_1_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        u_1_ce1 : OUT STD_LOGIC;
        u_1_we1 : OUT STD_LOGIC;
        u_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        V_0_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        V_0_ce1 : OUT STD_LOGIC;
        V_0_we1 : OUT STD_LOGIC;
        V_0_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        V_1_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        V_1_ce1 : OUT STD_LOGIC;
        V_1_we1 : OUT STD_LOGIC;
        V_1_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        path_strm_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        path_strm_full_n : IN STD_LOGIC;
        path_strm_write : OUT STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (255 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component GenerateProof_ProverCircuitEval IS
    port (
        ch1_val1 : IN STD_LOGIC_VECTOR (127 downto 0);
        u_0_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        u_0_ce0 : OUT STD_LOGIC;
        u_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        u_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        u_0_we0 : OUT STD_LOGIC;
        u_0_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        u_0_ce1 : OUT STD_LOGIC;
        u_0_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        u_0_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        u_0_we1 : OUT STD_LOGIC;
        u_1_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        u_1_ce0 : OUT STD_LOGIC;
        u_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        u_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        u_1_we0 : OUT STD_LOGIC;
        u_1_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        u_1_ce1 : OUT STD_LOGIC;
        u_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        u_1_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        u_1_we1 : OUT STD_LOGIC;
        V_0_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        V_0_ce0 : OUT STD_LOGIC;
        V_0_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        V_0_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        V_0_we0 : OUT STD_LOGIC;
        V_0_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        V_0_ce1 : OUT STD_LOGIC;
        V_0_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        V_0_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
        V_0_we1 : OUT STD_LOGIC;
        V_1_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        V_1_ce0 : OUT STD_LOGIC;
        V_1_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        V_1_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        V_1_we0 : OUT STD_LOGIC;
        V_1_address1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        V_1_ce1 : OUT STD_LOGIC;
        V_1_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        V_1_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
        V_1_we1 : OUT STD_LOGIC;
        witness_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        circuit_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        d_strm_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        a0_tilde : OUT STD_LOGIC_VECTOR (127 downto 0);
        a1_tilde : OUT STD_LOGIC_VECTOR (127 downto 0);
        proof_strm_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        witness_TVALID : IN STD_LOGIC;
        witness_TREADY : OUT STD_LOGIC;
        circuit_TVALID : IN STD_LOGIC;
        circuit_TREADY : OUT STD_LOGIC;
        d_strm_TVALID : OUT STD_LOGIC;
        d_strm_TREADY : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ch1_val1_ap_vld : IN STD_LOGIC;
        a0_tilde_ap_vld : OUT STD_LOGIC;
        a1_tilde_ap_vld : OUT STD_LOGIC;
        proof_strm_TVALID : OUT STD_LOGIC;
        proof_strm_TREADY : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component GenerateProof_GenerateProof_Pipeline_TRANSFER_STREAM IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        path_strm_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        path_strm_empty_n : IN STD_LOGIC;
        path_strm_read : OUT STD_LOGIC;
        proof_strm_TREADY : IN STD_LOGIC;
        proof_strm_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        proof_strm_TVALID : OUT STD_LOGIC );
    end component;


    component GenerateProof_u_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component GenerateProof_V_RAM_2P_URAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        address1 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (127 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component GenerateProof_fifo_w128_d2_S_x4 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component GenerateProof_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component GenerateProof_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    u_U : component GenerateProof_u_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 193023,
        AddressWidth => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_ProverCircuitEval_fu_144_u_0_address0,
        ce0 => u_ce0,
        q0 => u_q0,
        address1 => u_address1,
        ce1 => u_ce1,
        we1 => u_we1,
        d1 => u_d1);

    u_1_U : component GenerateProof_u_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 193023,
        AddressWidth => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_ProverCircuitEval_fu_144_u_1_address0,
        ce0 => u_1_ce0,
        q0 => u_1_q0,
        address1 => u_1_address1,
        ce1 => u_1_ce1,
        we1 => u_1_we1,
        d1 => u_1_d1);

    V_U : component GenerateProof_V_RAM_2P_URAM_1R1W
    generic map (
        DataWidth => 128,
        AddressRange => 193023,
        AddressWidth => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_ProverCircuitEval_fu_144_V_0_address0,
        ce0 => V_ce0,
        q0 => V_q0,
        address1 => V_address1,
        ce1 => V_ce1,
        we1 => V_we1,
        d1 => V_d1,
        q1 => V_q1);

    V_1_U : component GenerateProof_V_RAM_2P_URAM_1R1W
    generic map (
        DataWidth => 128,
        AddressRange => 193023,
        AddressWidth => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_ProverCircuitEval_fu_144_V_1_address0,
        ce0 => V_1_ce0,
        q0 => V_1_q0,
        address1 => V_1_address1,
        ce1 => V_1_ce1,
        we1 => V_1_we1,
        d1 => V_1_d1,
        q1 => V_1_q1);

    grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119 : component GenerateProof_GenerateProof_Pipeline_INPUT_STREAM
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_ap_start,
        ap_done => grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_ap_done,
        ap_idle => grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_ap_idle,
        ap_ready => grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_ap_ready,
        root_strm_TVALID => root_strm_TVALID_int_regslice,
        iv_strm_TVALID => iv_strm_TVALID_int_regslice,
        root_strm_TDATA => root_strm_TDATA_int_regslice,
        root_strm_TREADY => grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_root_strm_TREADY,
        iv_strm_TDATA => iv_strm_TDATA_int_regslice,
        iv_strm_TREADY => grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_iv_strm_TREADY,
        p_out => grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_p_out,
        p_out_ap_vld => grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_p_out_ap_vld,
        p_out1 => grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_p_out1,
        p_out1_ap_vld => grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_p_out1_ap_vld);

    grp_VOLECommit_fu_129 : component GenerateProof_VOLECommit
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_VOLECommit_fu_129_ap_start,
        ap_done => grp_VOLECommit_fu_129_ap_done,
        ap_idle => grp_VOLECommit_fu_129_ap_idle,
        ap_ready => grp_VOLECommit_fu_129_ap_ready,
        root_val1 => grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_p_out1,
        iv_val5 => grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_p_out,
        u_0_address1 => grp_VOLECommit_fu_129_u_0_address1,
        u_0_ce1 => grp_VOLECommit_fu_129_u_0_ce1,
        u_0_we1 => grp_VOLECommit_fu_129_u_0_we1,
        u_0_d1 => grp_VOLECommit_fu_129_u_0_d1,
        u_1_address1 => grp_VOLECommit_fu_129_u_1_address1,
        u_1_ce1 => grp_VOLECommit_fu_129_u_1_ce1,
        u_1_we1 => grp_VOLECommit_fu_129_u_1_we1,
        u_1_d1 => grp_VOLECommit_fu_129_u_1_d1,
        V_0_address1 => grp_VOLECommit_fu_129_V_0_address1,
        V_0_ce1 => grp_VOLECommit_fu_129_V_0_ce1,
        V_0_we1 => grp_VOLECommit_fu_129_V_0_we1,
        V_0_d1 => grp_VOLECommit_fu_129_V_0_d1,
        V_1_address1 => grp_VOLECommit_fu_129_V_1_address1,
        V_1_ce1 => grp_VOLECommit_fu_129_V_1_ce1,
        V_1_we1 => grp_VOLECommit_fu_129_V_1_we1,
        V_1_d1 => grp_VOLECommit_fu_129_V_1_d1,
        path_strm_din => grp_VOLECommit_fu_129_path_strm_din,
        path_strm_full_n => path_strm_full_n,
        path_strm_write => grp_VOLECommit_fu_129_path_strm_write,
        ap_return_0 => grp_VOLECommit_fu_129_ap_return_0,
        ap_return_1 => grp_VOLECommit_fu_129_ap_return_1);

    grp_ProverCircuitEval_fu_144 : component GenerateProof_ProverCircuitEval
    port map (
        ch1_val1 => ch1_reg_242,
        u_0_address0 => grp_ProverCircuitEval_fu_144_u_0_address0,
        u_0_ce0 => grp_ProverCircuitEval_fu_144_u_0_ce0,
        u_0_d0 => grp_ProverCircuitEval_fu_144_u_0_d0,
        u_0_q0 => u_q0,
        u_0_we0 => grp_ProverCircuitEval_fu_144_u_0_we0,
        u_0_address1 => grp_ProverCircuitEval_fu_144_u_0_address1,
        u_0_ce1 => grp_ProverCircuitEval_fu_144_u_0_ce1,
        u_0_d1 => grp_ProverCircuitEval_fu_144_u_0_d1,
        u_0_q1 => ap_const_lv1_0,
        u_0_we1 => grp_ProverCircuitEval_fu_144_u_0_we1,
        u_1_address0 => grp_ProverCircuitEval_fu_144_u_1_address0,
        u_1_ce0 => grp_ProverCircuitEval_fu_144_u_1_ce0,
        u_1_d0 => grp_ProverCircuitEval_fu_144_u_1_d0,
        u_1_q0 => u_1_q0,
        u_1_we0 => grp_ProverCircuitEval_fu_144_u_1_we0,
        u_1_address1 => grp_ProverCircuitEval_fu_144_u_1_address1,
        u_1_ce1 => grp_ProverCircuitEval_fu_144_u_1_ce1,
        u_1_d1 => grp_ProverCircuitEval_fu_144_u_1_d1,
        u_1_q1 => ap_const_lv1_0,
        u_1_we1 => grp_ProverCircuitEval_fu_144_u_1_we1,
        V_0_address0 => grp_ProverCircuitEval_fu_144_V_0_address0,
        V_0_ce0 => grp_ProverCircuitEval_fu_144_V_0_ce0,
        V_0_d0 => grp_ProverCircuitEval_fu_144_V_0_d0,
        V_0_q0 => V_q0,
        V_0_we0 => grp_ProverCircuitEval_fu_144_V_0_we0,
        V_0_address1 => grp_ProverCircuitEval_fu_144_V_0_address1,
        V_0_ce1 => grp_ProverCircuitEval_fu_144_V_0_ce1,
        V_0_d1 => grp_ProverCircuitEval_fu_144_V_0_d1,
        V_0_q1 => V_q1,
        V_0_we1 => grp_ProverCircuitEval_fu_144_V_0_we1,
        V_1_address0 => grp_ProverCircuitEval_fu_144_V_1_address0,
        V_1_ce0 => grp_ProverCircuitEval_fu_144_V_1_ce0,
        V_1_d0 => grp_ProverCircuitEval_fu_144_V_1_d0,
        V_1_q0 => V_1_q0,
        V_1_we0 => grp_ProverCircuitEval_fu_144_V_1_we0,
        V_1_address1 => grp_ProverCircuitEval_fu_144_V_1_address1,
        V_1_ce1 => grp_ProverCircuitEval_fu_144_V_1_ce1,
        V_1_d1 => grp_ProverCircuitEval_fu_144_V_1_d1,
        V_1_q1 => V_1_q1,
        V_1_we1 => grp_ProverCircuitEval_fu_144_V_1_we1,
        witness_TDATA => witness_TDATA_int_regslice,
        circuit_TDATA => circuit_TDATA_int_regslice,
        d_strm_TDATA => grp_ProverCircuitEval_fu_144_d_strm_TDATA,
        a0_tilde => grp_ProverCircuitEval_fu_144_a0_tilde,
        a1_tilde => grp_ProverCircuitEval_fu_144_a1_tilde,
        proof_strm_TDATA => grp_ProverCircuitEval_fu_144_proof_strm_TDATA,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        witness_TVALID => witness_TVALID_int_regslice,
        witness_TREADY => grp_ProverCircuitEval_fu_144_witness_TREADY,
        circuit_TVALID => circuit_TVALID_int_regslice,
        circuit_TREADY => grp_ProverCircuitEval_fu_144_circuit_TREADY,
        d_strm_TVALID => grp_ProverCircuitEval_fu_144_d_strm_TVALID,
        d_strm_TREADY => grp_ProverCircuitEval_fu_144_d_strm_TREADY,
        ap_start => grp_ProverCircuitEval_fu_144_ap_start,
        ap_done => grp_ProverCircuitEval_fu_144_ap_done,
        ch1_val1_ap_vld => ap_const_logic_1,
        a0_tilde_ap_vld => grp_ProverCircuitEval_fu_144_a0_tilde_ap_vld,
        a1_tilde_ap_vld => grp_ProverCircuitEval_fu_144_a1_tilde_ap_vld,
        proof_strm_TVALID => grp_ProverCircuitEval_fu_144_proof_strm_TVALID,
        proof_strm_TREADY => grp_ProverCircuitEval_fu_144_proof_strm_TREADY,
        ap_ready => grp_ProverCircuitEval_fu_144_ap_ready,
        ap_idle => grp_ProverCircuitEval_fu_144_ap_idle,
        ap_continue => grp_ProverCircuitEval_fu_144_ap_continue);

    grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163 : component GenerateProof_GenerateProof_Pipeline_TRANSFER_STREAM
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_ap_start,
        ap_done => grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_ap_done,
        ap_idle => grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_ap_idle,
        ap_ready => grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_ap_ready,
        path_strm_dout => path_strm_dout,
        path_strm_empty_n => path_strm_empty_n,
        path_strm_read => grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_path_strm_read,
        proof_strm_TREADY => grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_proof_strm_TREADY,
        proof_strm_TDATA => grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_proof_strm_TDATA,
        proof_strm_TVALID => grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_proof_strm_TVALID);

    control_s_axi_U : component GenerateProof_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    path_strm_fifo_U : component GenerateProof_fifo_w128_d2_S_x4
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_VOLECommit_fu_129_path_strm_din,
        if_full_n => path_strm_full_n,
        if_write => path_strm_write,
        if_dout => path_strm_dout,
        if_empty_n => path_strm_empty_n,
        if_read => path_strm_read);

    regslice_both_root_strm_U : component GenerateProof_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => root_strm_TDATA,
        vld_in => root_strm_TVALID,
        ack_in => regslice_both_root_strm_U_ack_in,
        data_out => root_strm_TDATA_int_regslice,
        vld_out => root_strm_TVALID_int_regslice,
        ack_out => root_strm_TREADY_int_regslice,
        apdone_blk => regslice_both_root_strm_U_apdone_blk);

    regslice_both_iv_strm_U : component GenerateProof_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => iv_strm_TDATA,
        vld_in => iv_strm_TVALID,
        ack_in => regslice_both_iv_strm_U_ack_in,
        data_out => iv_strm_TDATA_int_regslice,
        vld_out => iv_strm_TVALID_int_regslice,
        ack_out => iv_strm_TREADY_int_regslice,
        apdone_blk => regslice_both_iv_strm_U_apdone_blk);

    regslice_both_witness_U : component GenerateProof_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => witness_TDATA,
        vld_in => witness_TVALID,
        ack_in => regslice_both_witness_U_ack_in,
        data_out => witness_TDATA_int_regslice,
        vld_out => witness_TVALID_int_regslice,
        ack_out => witness_TREADY_int_regslice,
        apdone_blk => regslice_both_witness_U_apdone_blk);

    regslice_both_circuit_U : component GenerateProof_regslice_both
    generic map (
        DataWidth => 128)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => circuit_TDATA,
        vld_in => circuit_TVALID,
        ack_in => regslice_both_circuit_U_ack_in,
        data_out => circuit_TDATA_int_regslice,
        vld_out => circuit_TVALID_int_regslice,
        ack_out => circuit_TREADY_int_regslice,
        apdone_blk => regslice_both_circuit_U_apdone_blk);

    regslice_both_d_strm_U : component GenerateProof_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => d_strm_TDATA_int_regslice,
        vld_in => grp_ProverCircuitEval_fu_144_d_strm_TVALID,
        ack_in => d_strm_TREADY_int_regslice,
        data_out => d_strm_TDATA,
        vld_out => regslice_both_d_strm_U_vld_out,
        ack_out => d_strm_TREADY,
        apdone_blk => regslice_both_d_strm_U_apdone_blk);

    regslice_both_proof_strm_U : component GenerateProof_regslice_both
    generic map (
        DataWidth => 128)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => proof_strm_TDATA_int_regslice,
        vld_in => proof_strm_TVALID_int_regslice,
        ack_in => proof_strm_TREADY_int_regslice,
        data_out => proof_strm_TDATA,
        vld_out => regslice_both_proof_strm_U_vld_out,
        ack_out => proof_strm_TREADY,
        apdone_blk => regslice_both_proof_strm_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_sync_reg_grp_ProverCircuitEval_fu_144_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_ProverCircuitEval_fu_144_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    ap_sync_reg_grp_ProverCircuitEval_fu_144_ap_done <= ap_const_logic_0;
                elsif ((grp_ProverCircuitEval_fu_144_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_ProverCircuitEval_fu_144_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_ProverCircuitEval_fu_144_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_ProverCircuitEval_fu_144_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    ap_sync_reg_grp_ProverCircuitEval_fu_144_ap_ready <= ap_const_logic_0;
                elsif ((grp_ProverCircuitEval_fu_144_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_ProverCircuitEval_fu_144_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_ap_ready = ap_const_logic_1)) then 
                    grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_ap_ready = ap_const_logic_1)) then 
                    grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ProverCircuitEval_fu_144_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_ProverCircuitEval_fu_144_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_sync_grp_ProverCircuitEval_fu_144_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
                    grp_ProverCircuitEval_fu_144_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ProverCircuitEval_fu_144_ap_ready = ap_const_logic_1)) then 
                    grp_ProverCircuitEval_fu_144_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_VOLECommit_fu_129_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_VOLECommit_fu_129_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_VOLECommit_fu_129_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_VOLECommit_fu_129_ap_ready = ap_const_logic_1)) then 
                    grp_VOLECommit_fu_129_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    proof_strm_TDATA_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_proof_strm_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                proof_strm_TDATA_reg <= grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_proof_strm_TDATA;
            elsif (((grp_ProverCircuitEval_fu_144_proof_strm_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                proof_strm_TDATA_reg <= grp_ProverCircuitEval_fu_144_proof_strm_TDATA;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_ProverCircuitEval_fu_144_a0_tilde_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                a0_tilde_fu_104 <= grp_ProverCircuitEval_fu_144_a0_tilde;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_ProverCircuitEval_fu_144_a1_tilde_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                a1_tilde_fu_108 <= grp_ProverCircuitEval_fu_144_a1_tilde;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                ch1_reg_242 <= grp_VOLECommit_fu_129_ap_return_1;
                p_s_reg_252 <= grp_VOLECommit_fu_129_ap_return_0(255 downto 128);
                trunc_ln40_reg_247 <= trunc_ln40_fu_186_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_ProverCircuitEval_fu_144_d_strm_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                d_strm_TDATA_reg <= grp_ProverCircuitEval_fu_144_d_strm_TDATA;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state5, grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_ap_done, grp_VOLECommit_fu_129_ap_done, grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state7, ap_block_state7_on_subcall_done, ap_CS_fsm_state12, ap_block_state15, proof_strm_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_VOLECommit_fu_129_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((proof_strm_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((proof_strm_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((proof_strm_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((proof_strm_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((proof_strm_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if (((ap_const_boolean_0 = ap_block_state15) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;

    V_1_address1_assign_proc : process(ap_CS_fsm_state5, grp_VOLECommit_fu_129_V_1_address1, grp_ProverCircuitEval_fu_144_V_1_address1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            V_1_address1 <= grp_ProverCircuitEval_fu_144_V_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            V_1_address1 <= grp_VOLECommit_fu_129_V_1_address1;
        else 
            V_1_address1 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    V_1_ce0_assign_proc : process(grp_ProverCircuitEval_fu_144_V_1_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            V_1_ce0 <= grp_ProverCircuitEval_fu_144_V_1_ce0;
        else 
            V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    V_1_ce1_assign_proc : process(ap_CS_fsm_state5, grp_VOLECommit_fu_129_V_1_ce1, grp_ProverCircuitEval_fu_144_V_1_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            V_1_ce1 <= grp_ProverCircuitEval_fu_144_V_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            V_1_ce1 <= grp_VOLECommit_fu_129_V_1_ce1;
        else 
            V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    V_1_d1_assign_proc : process(ap_CS_fsm_state5, grp_VOLECommit_fu_129_V_1_d1, grp_ProverCircuitEval_fu_144_V_1_d1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            V_1_d1 <= grp_ProverCircuitEval_fu_144_V_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            V_1_d1 <= grp_VOLECommit_fu_129_V_1_d1;
        else 
            V_1_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    V_1_we1_assign_proc : process(ap_CS_fsm_state5, grp_VOLECommit_fu_129_V_1_we1, grp_ProverCircuitEval_fu_144_V_1_we1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            V_1_we1 <= grp_ProverCircuitEval_fu_144_V_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            V_1_we1 <= grp_VOLECommit_fu_129_V_1_we1;
        else 
            V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    V_address1_assign_proc : process(ap_CS_fsm_state5, grp_VOLECommit_fu_129_V_0_address1, grp_ProverCircuitEval_fu_144_V_0_address1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            V_address1 <= grp_ProverCircuitEval_fu_144_V_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            V_address1 <= grp_VOLECommit_fu_129_V_0_address1;
        else 
            V_address1 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    V_ce0_assign_proc : process(grp_ProverCircuitEval_fu_144_V_0_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            V_ce0 <= grp_ProverCircuitEval_fu_144_V_0_ce0;
        else 
            V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    V_ce1_assign_proc : process(ap_CS_fsm_state5, grp_VOLECommit_fu_129_V_0_ce1, grp_ProverCircuitEval_fu_144_V_0_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            V_ce1 <= grp_ProverCircuitEval_fu_144_V_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            V_ce1 <= grp_VOLECommit_fu_129_V_0_ce1;
        else 
            V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    V_d1_assign_proc : process(ap_CS_fsm_state5, grp_VOLECommit_fu_129_V_0_d1, grp_ProverCircuitEval_fu_144_V_0_d1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            V_d1 <= grp_ProverCircuitEval_fu_144_V_0_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            V_d1 <= grp_VOLECommit_fu_129_V_0_d1;
        else 
            V_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    V_we1_assign_proc : process(ap_CS_fsm_state5, grp_VOLECommit_fu_129_V_0_we1, grp_ProverCircuitEval_fu_144_V_0_we1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            V_we1 <= grp_ProverCircuitEval_fu_144_V_0_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            V_we1 <= grp_VOLECommit_fu_129_V_0_we1;
        else 
            V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(proof_strm_TREADY_int_regslice)
    begin
        if ((proof_strm_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_ap_done)
    begin
        if ((grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state13_blk_assign_proc : process(proof_strm_TREADY_int_regslice)
    begin
        if ((proof_strm_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state14_blk_assign_proc : process(proof_strm_TREADY_int_regslice)
    begin
        if ((proof_strm_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state15_blk_assign_proc : process(ap_block_state15)
    begin
        if ((ap_const_boolean_1 = ap_block_state15)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_ap_done)
    begin
        if ((grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_VOLECommit_fu_129_ap_done)
    begin
        if ((grp_VOLECommit_fu_129_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(ap_block_state7_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state7_on_subcall_done)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(proof_strm_TREADY_int_regslice)
    begin
        if ((proof_strm_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state9_blk_assign_proc : process(proof_strm_TREADY_int_regslice)
    begin
        if ((proof_strm_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state15_assign_proc : process(regslice_both_d_strm_U_apdone_blk, regslice_both_proof_strm_U_apdone_blk, proof_strm_TREADY_int_regslice)
    begin
                ap_block_state15 <= ((proof_strm_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_proof_strm_U_apdone_blk = ap_const_logic_1) or (regslice_both_d_strm_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_block_state7_on_subcall_done_assign_proc : process(ap_sync_reg_grp_ProverCircuitEval_fu_144_ap_ready, ap_sync_reg_grp_ProverCircuitEval_fu_144_ap_done)
    begin
                ap_block_state7_on_subcall_done <= ((ap_sync_reg_grp_ProverCircuitEval_fu_144_ap_ready and ap_sync_reg_grp_ProverCircuitEval_fu_144_ap_done) = ap_const_logic_0);
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state15, ap_block_state15)
    begin
        if (((ap_const_boolean_0 = ap_block_state15) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state15, ap_block_state15)
    begin
        if (((ap_const_boolean_0 = ap_block_state15) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_grp_ProverCircuitEval_fu_144_ap_ready <= (grp_ProverCircuitEval_fu_144_ap_ready or ap_sync_reg_grp_ProverCircuitEval_fu_144_ap_ready);
    circuit_TREADY <= regslice_both_circuit_U_ack_in;

    circuit_TREADY_int_regslice_assign_proc : process(grp_ProverCircuitEval_fu_144_circuit_TREADY, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            circuit_TREADY_int_regslice <= grp_ProverCircuitEval_fu_144_circuit_TREADY;
        else 
            circuit_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    d_strm_TDATA_int_regslice_assign_proc : process(grp_ProverCircuitEval_fu_144_d_strm_TDATA, grp_ProverCircuitEval_fu_144_d_strm_TVALID, ap_CS_fsm_state7, d_strm_TDATA_reg)
    begin
        if (((grp_ProverCircuitEval_fu_144_d_strm_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            d_strm_TDATA_int_regslice <= grp_ProverCircuitEval_fu_144_d_strm_TDATA;
        else 
            d_strm_TDATA_int_regslice <= d_strm_TDATA_reg;
        end if; 
    end process;

    d_strm_TVALID <= regslice_both_d_strm_U_vld_out;
    grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_ap_start <= grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_ap_start_reg;
    grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_ap_start <= grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_ap_start_reg;
    grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_proof_strm_TREADY <= (proof_strm_TREADY_int_regslice and ap_CS_fsm_state12);

    grp_ProverCircuitEval_fu_144_ap_continue_assign_proc : process(ap_CS_fsm_state7, ap_block_state7_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state7_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            grp_ProverCircuitEval_fu_144_ap_continue <= ap_const_logic_1;
        else 
            grp_ProverCircuitEval_fu_144_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_ProverCircuitEval_fu_144_ap_start <= grp_ProverCircuitEval_fu_144_ap_start_reg;
    grp_ProverCircuitEval_fu_144_d_strm_TREADY <= (d_strm_TREADY_int_regslice and ap_CS_fsm_state7);
    grp_ProverCircuitEval_fu_144_proof_strm_TREADY <= (proof_strm_TREADY_int_regslice and ap_CS_fsm_state7);
    grp_VOLECommit_fu_129_ap_start <= grp_VOLECommit_fu_129_ap_start_reg;
    iv_strm_TREADY <= regslice_both_iv_strm_U_ack_in;

    iv_strm_TREADY_int_regslice_assign_proc : process(grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_iv_strm_TREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            iv_strm_TREADY_int_regslice <= grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_iv_strm_TREADY;
        else 
            iv_strm_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    path_strm_read_assign_proc : process(grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_path_strm_read, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            path_strm_read <= grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_path_strm_read;
        else 
            path_strm_read <= ap_const_logic_0;
        end if; 
    end process;


    path_strm_write_assign_proc : process(ap_CS_fsm_state5, grp_VOLECommit_fu_129_path_strm_write)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            path_strm_write <= grp_VOLECommit_fu_129_path_strm_write;
        else 
            path_strm_write <= ap_const_logic_0;
        end if; 
    end process;


    proof_strm_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, proof_strm_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            proof_strm_TDATA_blk_n <= proof_strm_TREADY_int_regslice;
        else 
            proof_strm_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    proof_strm_TDATA_int_regslice_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state14, trunc_ln40_reg_247, p_s_reg_252, grp_ProverCircuitEval_fu_144_proof_strm_TDATA, grp_ProverCircuitEval_fu_144_proof_strm_TVALID, grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_proof_strm_TDATA, grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_proof_strm_TVALID, ap_CS_fsm_state7, a0_tilde_fu_104, a1_tilde_fu_108, proof_strm_TDATA_reg, ap_CS_fsm_state12, proof_strm_TREADY_int_regslice)
    begin
        if (((proof_strm_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            proof_strm_TDATA_int_regslice <= a1_tilde_fu_108;
        elsif (((proof_strm_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            proof_strm_TDATA_int_regslice <= a0_tilde_fu_104;
        elsif (((proof_strm_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            proof_strm_TDATA_int_regslice <= p_s_reg_252;
        elsif (((proof_strm_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            proof_strm_TDATA_int_regslice <= trunc_ln40_reg_247;
        elsif (((grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_proof_strm_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            proof_strm_TDATA_int_regslice <= grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_proof_strm_TDATA;
        elsif (((grp_ProverCircuitEval_fu_144_proof_strm_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            proof_strm_TDATA_int_regslice <= grp_ProverCircuitEval_fu_144_proof_strm_TDATA;
        else 
            proof_strm_TDATA_int_regslice <= proof_strm_TDATA_reg;
        end if; 
    end process;

    proof_strm_TVALID <= regslice_both_proof_strm_U_vld_out;

    proof_strm_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state13, ap_CS_fsm_state14, grp_ProverCircuitEval_fu_144_proof_strm_TVALID, grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_proof_strm_TVALID, ap_CS_fsm_state7, ap_CS_fsm_state12, proof_strm_TREADY_int_regslice)
    begin
        if ((((proof_strm_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((proof_strm_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((proof_strm_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((proof_strm_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            proof_strm_TVALID_int_regslice <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            proof_strm_TVALID_int_regslice <= grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_proof_strm_TVALID;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            proof_strm_TVALID_int_regslice <= grp_ProverCircuitEval_fu_144_proof_strm_TVALID;
        else 
            proof_strm_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    root_strm_TREADY <= regslice_both_root_strm_U_ack_in;

    root_strm_TREADY_int_regslice_assign_proc : process(grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_root_strm_TREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            root_strm_TREADY_int_regslice <= grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_root_strm_TREADY;
        else 
            root_strm_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln40_fu_186_p1 <= grp_VOLECommit_fu_129_ap_return_0(128 - 1 downto 0);

    u_1_address1_assign_proc : process(ap_CS_fsm_state5, grp_VOLECommit_fu_129_u_1_address1, grp_ProverCircuitEval_fu_144_u_1_address1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            u_1_address1 <= grp_ProverCircuitEval_fu_144_u_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            u_1_address1 <= grp_VOLECommit_fu_129_u_1_address1;
        else 
            u_1_address1 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    u_1_ce0_assign_proc : process(grp_ProverCircuitEval_fu_144_u_1_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            u_1_ce0 <= grp_ProverCircuitEval_fu_144_u_1_ce0;
        else 
            u_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_1_ce1_assign_proc : process(ap_CS_fsm_state5, grp_VOLECommit_fu_129_u_1_ce1, grp_ProverCircuitEval_fu_144_u_1_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            u_1_ce1 <= grp_ProverCircuitEval_fu_144_u_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            u_1_ce1 <= grp_VOLECommit_fu_129_u_1_ce1;
        else 
            u_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    u_1_d1_assign_proc : process(ap_CS_fsm_state5, grp_VOLECommit_fu_129_u_1_d1, grp_ProverCircuitEval_fu_144_u_1_d1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            u_1_d1 <= grp_ProverCircuitEval_fu_144_u_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            u_1_d1 <= grp_VOLECommit_fu_129_u_1_d1;
        else 
            u_1_d1 <= "X";
        end if; 
    end process;


    u_1_we1_assign_proc : process(ap_CS_fsm_state5, grp_VOLECommit_fu_129_u_1_we1, grp_ProverCircuitEval_fu_144_u_1_we1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            u_1_we1 <= grp_ProverCircuitEval_fu_144_u_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            u_1_we1 <= grp_VOLECommit_fu_129_u_1_we1;
        else 
            u_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    u_address1_assign_proc : process(ap_CS_fsm_state5, grp_VOLECommit_fu_129_u_0_address1, grp_ProverCircuitEval_fu_144_u_0_address1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            u_address1 <= grp_ProverCircuitEval_fu_144_u_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            u_address1 <= grp_VOLECommit_fu_129_u_0_address1;
        else 
            u_address1 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    u_ce0_assign_proc : process(grp_ProverCircuitEval_fu_144_u_0_ce0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            u_ce0 <= grp_ProverCircuitEval_fu_144_u_0_ce0;
        else 
            u_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_ce1_assign_proc : process(ap_CS_fsm_state5, grp_VOLECommit_fu_129_u_0_ce1, grp_ProverCircuitEval_fu_144_u_0_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            u_ce1 <= grp_ProverCircuitEval_fu_144_u_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            u_ce1 <= grp_VOLECommit_fu_129_u_0_ce1;
        else 
            u_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    u_d1_assign_proc : process(ap_CS_fsm_state5, grp_VOLECommit_fu_129_u_0_d1, grp_ProverCircuitEval_fu_144_u_0_d1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            u_d1 <= grp_ProverCircuitEval_fu_144_u_0_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            u_d1 <= grp_VOLECommit_fu_129_u_0_d1;
        else 
            u_d1 <= "X";
        end if; 
    end process;


    u_we1_assign_proc : process(ap_CS_fsm_state5, grp_VOLECommit_fu_129_u_0_we1, grp_ProverCircuitEval_fu_144_u_0_we1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            u_we1 <= grp_ProverCircuitEval_fu_144_u_0_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            u_we1 <= grp_VOLECommit_fu_129_u_0_we1;
        else 
            u_we1 <= ap_const_logic_0;
        end if; 
    end process;

    witness_TREADY <= regslice_both_witness_U_ack_in;

    witness_TREADY_int_regslice_assign_proc : process(grp_ProverCircuitEval_fu_144_witness_TREADY, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            witness_TREADY_int_regslice <= grp_ProverCircuitEval_fu_144_witness_TREADY;
        else 
            witness_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

end behav;
