xrun(64): 22.03-s002: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.03-s002: Started on Feb 16, 2026 at 10:24:04 UTC
xrun
	-timescale 1ns/1ns
	-sysv
	-access +rw
	-uvm
	-gui
	-covoverwrite
	-coverage ALL
	-dutinst top_tb/dut/alu_top_module
	-seed RANDOM
	-f compile_files.f
		+incdir+/space/users/vasilist/ALU_TESTING/testbench
		+incdir+/space/users/vasilist/ALU_TESTING/testbench/top
		+incdir+/space/users/vasilist/ALU_TESTING/testbench/agent
		+incdir+/space/users/vasilist/ALU_TESTING/testbench/env
		+incdir+/space/users/vasilist/ALU_TESTING/testbench/tests
		+incdir+/space/users/vasilist/ALU_TESTING/ALU_RTL
		+incdir+/space/users/vasilist/ALU_TESTING/ALU_RTL/ALU
		+incdir+/space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/APB_CSR
		+incdir+/space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/Common
		+incdir+/space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO
		+incdir+/space/usersvasilist/ALU_TESTING/testbench/agent/sequences
		-sv
		/space/users/vasilist/ALU_TESTING/testbench/top/top_pkg.sv
		-sv
		/space/users/vasilist/ALU_TESTING/testbench/agent/alu_if.sv
		-sv
		/space/users/vasilist/ALU_TESTING/testbench/agent/alu_pkg.sv
	-uvmhome CDNS-1.2
	+UVM_TESTNAME=random_test
	-clean
	-l test.log
	+DUMPNAME=test.vcd
	+UVM_VERBOSITY=UVM_HIGH

   User defined plus("+") options:
	+DUMPNAME=test.vcd
	+UVM_VERBOSITY=UVM_HIGH

xrun: *N,CLEAN: Removing existing directory ./xcelium.d.
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.2
xmvlog: *W,NOTIND: unable to access -INCDIR /space/users/vasilist/ALU_TESTING/testbench/tests (No such file or directory).
xmvlog: *W,NOTIND: unable to access -INCDIR /space/users/vasilist/ALU_TESTING/ALU_RTL (No such file or directory).
xmvlog: *W,NOTIND: unable to access -INCDIR /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU (No such file or directory).
xmvlog: *W,NOTIND: unable to access -INCDIR /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/APB_CSR (No such file or directory).
xmvlog: *W,NOTIND: unable to access -INCDIR /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/Common (No such file or directory).
xmvlog: *W,NOTIND: unable to access -INCDIR /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO (No such file or directory).
xmvlog: *W,NOTIND: unable to access -INCDIR /space/usersvasilist/ALU_TESTING/testbench/agent/sequences (No such file or directory).
xmvlog: *W,NOTIND: unable to access -INCDIR /space/users/vasilist/ALU_TESTING/testbench/tests (No such file or directory).
xmvlog: *W,NOTIND: unable to access -INCDIR /space/users/vasilist/ALU_TESTING/ALU_RTL (No such file or directory).
xmvlog: *W,NOTIND: unable to access -INCDIR /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU (No such file or directory).
xmvlog: *W,NOTIND: unable to access -INCDIR /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/APB_CSR (No such file or directory).
xmvlog: *W,NOTIND: unable to access -INCDIR /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/Common (No such file or directory).
xmvlog: *W,NOTIND: unable to access -INCDIR /space/users/vasilist/ALU_TESTING/ALU_RTL/ALU/FIFO (No such file or directory).
xmvlog: *W,NOTIND: unable to access -INCDIR /space/usersvasilist/ALU_TESTING/testbench/agent/sequences (No such file or directory).
file: /space/users/vasilist/ALU_TESTING/testbench/top/top_pkg.sv
	package worklib.top_pkg:sv
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/testbench/agent/alu_if.sv
	interface worklib.alu_if:sv
		errors: 0, warnings: 0
file: /space/users/vasilist/ALU_TESTING/testbench/agent/alu_pkg.sv
  `uvm_unpack_int(op)      
                    |
xmvlog: *W,ENUMERR (/space/users/vasilist/ALU_TESTING/testbench/agent/apb_transaction.sv,103|20): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
	package worklib.alu_pkg:sv
		errors: 0, warnings: 1
xmvlog: *W,SPDUSD: Include directory /space/users/vasilist/ALU_TESTING/testbench given but not used.
xmvlog: *W,SPDUSD: Include directory /space/users/vasilist/ALU_TESTING/testbench/env given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 9
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		alu_if
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xmelab: *W,ICTNDU: No design unit selected for FSM extraction.
	Building instance overlay tables: .................... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Interfaces:               1       1
		Verilog packages:         0       6
		Registers:               10   11604
		Named events:             0      12
		Initial blocks:           0     157
		Parallel blocks:          0      28
		Assertions:               0       3
		SV Class declarations:    0     343
		Simulation timescale:   1ps
	Writing initial simulation snapshot: worklib.alu_if:sv
xmsim: *W,NOMTDGUI: Multi-Threaded Dumping is disabled for interactive debug mode.
SVSEED set randomly from command line: -1307191251
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /tools/cdnc/xcelium/current/tools/xcelium/files/xmsimrc
xcelium> source /tools/cdnc/xcelium/current/tools/methodology/UVM/CDNS-1.2/additions/sv/files/tcl/uvm_sim.tcl
xcelium> ^C
xcelium> exit
xmsim: *W,NORUNCMD: No 'run' command issued.
xmsim: *W,FSMNE: FSM Coverage was not enabled during elaboration.

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  alu_if(alu_if)
  scope    :  scope
  testname :  test_sv-1307191251

coverage files:
  model(design data) :  ./cov_work/scope/icc_05151f0a_00000000.ucm
  data               :  ./cov_work/scope/test_sv-1307191251/icc_05151f0a_00000000.ucd
TOOL:	xrun(64)	22.03-s002: Exiting on Feb 16, 2026 at 10:24:18 UTC  (total: 00:00:14)
