# Seven-Segment-Display
Created a seven-segment display using an ALU and a 6-bit input. Used VHDL and an FPGA (UPduino 3.1). 
Made using Lattice Radiant synthesis tool. Effectively used clock signals and hierarchal modeling to do this.
