// Seed: 2458065304
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_6 :
  assert property (@(posedge 1) 1'h0) begin
    $display;
  end
  assign id_5 = (id_6);
  wire id_7, id_8;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input wor  id_2
);
  tri0 id_4 = 1'b0;
  module_0(
      id_4, id_4, id_4, id_4, id_4
  );
endmodule
