Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2013.4/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L fifo_generator_v11_0 -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav --prj /home/ceca/litianshi/test_deinterleaver/test_deinterleaver.sim/sim_1/behav/tb.prj work.tb work.glbl 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/ceca/litianshi/test_deinterleaver/test_deinterleaver.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v11_0/simulation/fifo_generator_v11_0.v" into library fifo_generator_v11_0
INFO: [VRFC 10-165] Analyzing Verilog file "/home/ceca/litianshi/test_deinterleaver/test_deinterleaver.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/home/ceca/litianshi/test_deinterleaver/test_deinterleaver.srcs/sources_1/imports/04afterinterleaver/rx_deinterleaver_QPSK.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/home/ceca/litianshi/test_deinterleaver/test_deinterleaver.srcs/sources_1/imports/04afterinterleaver/rx_deinterleaver_QAM64.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/home/ceca/litianshi/test_deinterleaver/test_deinterleaver.srcs/sources_1/imports/04afterinterleaver/rx_deinterleaver_QAM16.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/home/ceca/litianshi/test_deinterleaver/test_deinterleaver.srcs/sources_1/imports/04afterinterleaver/rx_deinterleaver_BPSK.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/home/ceca/litianshi/test_deinterleaver/test_deinterleaver.srcs/sources_1/imports/04afterinterleaver/rx_deinterleaver_wrapper.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/home/ceca/litianshi/test_deinterleaver/test_deinterleaver.srcs/sources_1/new/top.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/home/ceca/litianshi/test_deinterleaver/test_deinterleaver.srcs/sim_1/new/tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v11_0.fifo_generator_v11_0_bhv_ver_ss(...
Compiling module fifo_generator_v11_0.fifo_generator_v11_0_bhv_ver_pre...
Compiling module fifo_generator_v11_0.FIFO_GENERATOR_v11_0_CONV_VER(C_...
Compiling module fifo_generator_v11_0.fifo_generator_v11_0(C_COMMON_CL...
Compiling module work.fifo_generator_0
Compiling module work.rx_deinterleaver_BPSK
Compiling module work.rx_deinterleaver_QPSK
Compiling module work.rx_deinterleaver_QAM16
Compiling module work.rx_deinterleaver_QAM64
Compiling module work.rx_deinterleaver
Compiling module work.top
Compiling module work.tb
Compiling module work.glbl
Built simulation snapshot tb_behav
