
WebcamFirmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009264  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00409264  00409264  00019264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20000000  0040926c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00018bb4  200009c0  00409c2c  000209c0  2**2
                  ALLOC
  4 .stack        00003004  20019574  004227e0  000209c0  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209ea  2**0
                  CONTENTS, READONLY
  7 .debug_info   00017210  00000000  00000000  00020a43  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002f90  00000000  00000000  00037c53  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006fa2  00000000  00000000  0003abe3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000c68  00000000  00000000  00041b85  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000b90  00000000  00000000  000427ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00007c84  00000000  00000000  0004337d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000f331  00000000  00000000  0004b001  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00051f74  00000000  00000000  0005a332  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000040c4  00000000  00000000  000ac2a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	78 c5 01 20 41 2c 40 00 09 2d 40 00 09 2d 40 00     x.. A,@..-@..-@.
  400010:	09 2d 40 00 09 2d 40 00 09 2d 40 00 00 00 00 00     .-@..-@..-@.....
	...
  40002c:	09 2d 40 00 09 2d 40 00 00 00 00 00 09 2d 40 00     .-@..-@......-@.
  40003c:	09 2d 40 00 09 2d 40 00 09 2d 40 00 09 2d 40 00     .-@..-@..-@..-@.
  40004c:	09 2d 40 00 09 2d 40 00 09 2d 40 00 09 2d 40 00     .-@..-@..-@..-@.
  40005c:	00 00 00 00 09 2d 40 00 09 2d 40 00 00 00 00 00     .....-@..-@.....
  40006c:	49 0b 40 00 61 0b 40 00 00 00 00 00 89 25 40 00     I.@.a.@......%@.
  40007c:	09 2d 40 00 00 00 00 00 00 00 00 00 09 2d 40 00     .-@..........-@.
  40008c:	09 2d 40 00 09 2d 40 00 09 2d 40 00 09 2d 40 00     .-@..-@..-@..-@.
  40009c:	b5 23 40 00 09 2d 40 00 09 2d 40 00 00 00 00 00     .#@..-@..-@.....
	...
  4000b4:	09 2d 40 00 09 2d 40 00 09 2d 40 00 09 2d 40 00     .-@..-@..-@..-@.
  4000c4:	09 2d 40 00 09 2d 40 00                             .-@..-@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009c0 	.word	0x200009c0
  4000e8:	00000000 	.word	0x00000000
  4000ec:	0040926c 	.word	0x0040926c

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	0040926c 	.word	0x0040926c
  40012c:	200009c4 	.word	0x200009c4
  400130:	0040926c 	.word	0x0040926c
  400134:	00000000 	.word	0x00000000

00400138 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400138:	b480      	push	{r7}
  40013a:	b087      	sub	sp, #28
  40013c:	af00      	add	r7, sp, #0
  40013e:	60f8      	str	r0, [r7, #12]
  400140:	60b9      	str	r1, [r7, #8]
  400142:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400144:	68fa      	ldr	r2, [r7, #12]
  400146:	68bb      	ldr	r3, [r7, #8]
  400148:	019b      	lsls	r3, r3, #6
  40014a:	4413      	add	r3, r2
  40014c:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  40014e:	697b      	ldr	r3, [r7, #20]
  400150:	2202      	movs	r2, #2
  400152:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400154:	697b      	ldr	r3, [r7, #20]
  400156:	f04f 32ff 	mov.w	r2, #4294967295
  40015a:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  40015c:	697b      	ldr	r3, [r7, #20]
  40015e:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400160:	697b      	ldr	r3, [r7, #20]
  400162:	687a      	ldr	r2, [r7, #4]
  400164:	605a      	str	r2, [r3, #4]
}
  400166:	bf00      	nop
  400168:	371c      	adds	r7, #28
  40016a:	46bd      	mov	sp, r7
  40016c:	bc80      	pop	{r7}
  40016e:	4770      	bx	lr

00400170 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400170:	b480      	push	{r7}
  400172:	b083      	sub	sp, #12
  400174:	af00      	add	r7, sp, #0
  400176:	6078      	str	r0, [r7, #4]
  400178:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  40017a:	687a      	ldr	r2, [r7, #4]
  40017c:	683b      	ldr	r3, [r7, #0]
  40017e:	019b      	lsls	r3, r3, #6
  400180:	4413      	add	r3, r2
  400182:	2205      	movs	r2, #5
  400184:	601a      	str	r2, [r3, #0]
}
  400186:	bf00      	nop
  400188:	370c      	adds	r7, #12
  40018a:	46bd      	mov	sp, r7
  40018c:	bc80      	pop	{r7}
  40018e:	4770      	bx	lr

00400190 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400190:	b480      	push	{r7}
  400192:	b085      	sub	sp, #20
  400194:	af00      	add	r7, sp, #0
  400196:	60f8      	str	r0, [r7, #12]
  400198:	60b9      	str	r1, [r7, #8]
  40019a:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  40019c:	68fa      	ldr	r2, [r7, #12]
  40019e:	68bb      	ldr	r3, [r7, #8]
  4001a0:	019b      	lsls	r3, r3, #6
  4001a2:	4413      	add	r3, r2
  4001a4:	331c      	adds	r3, #28
  4001a6:	687a      	ldr	r2, [r7, #4]
  4001a8:	601a      	str	r2, [r3, #0]
}
  4001aa:	bf00      	nop
  4001ac:	3714      	adds	r7, #20
  4001ae:	46bd      	mov	sp, r7
  4001b0:	bc80      	pop	{r7}
  4001b2:	4770      	bx	lr

004001b4 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  4001b4:	b480      	push	{r7}
  4001b6:	b087      	sub	sp, #28
  4001b8:	af00      	add	r7, sp, #0
  4001ba:	60f8      	str	r0, [r7, #12]
  4001bc:	60b9      	str	r1, [r7, #8]
  4001be:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4001c0:	68fa      	ldr	r2, [r7, #12]
  4001c2:	68bb      	ldr	r3, [r7, #8]
  4001c4:	019b      	lsls	r3, r3, #6
  4001c6:	4413      	add	r3, r2
  4001c8:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  4001ca:	697b      	ldr	r3, [r7, #20]
  4001cc:	687a      	ldr	r2, [r7, #4]
  4001ce:	625a      	str	r2, [r3, #36]	; 0x24
}
  4001d0:	bf00      	nop
  4001d2:	371c      	adds	r7, #28
  4001d4:	46bd      	mov	sp, r7
  4001d6:	bc80      	pop	{r7}
  4001d8:	4770      	bx	lr

004001da <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  4001da:	b480      	push	{r7}
  4001dc:	b085      	sub	sp, #20
  4001de:	af00      	add	r7, sp, #0
  4001e0:	6078      	str	r0, [r7, #4]
  4001e2:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4001e4:	687a      	ldr	r2, [r7, #4]
  4001e6:	683b      	ldr	r3, [r7, #0]
  4001e8:	019b      	lsls	r3, r3, #6
  4001ea:	4413      	add	r3, r2
  4001ec:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  4001ee:	68fb      	ldr	r3, [r7, #12]
  4001f0:	6a1b      	ldr	r3, [r3, #32]
}
  4001f2:	4618      	mov	r0, r3
  4001f4:	3714      	adds	r7, #20
  4001f6:	46bd      	mov	sp, r7
  4001f8:	bc80      	pop	{r7}
  4001fa:	4770      	bx	lr

004001fc <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4001fc:	b480      	push	{r7}
  4001fe:	b08d      	sub	sp, #52	; 0x34
  400200:	af00      	add	r7, sp, #0
  400202:	60f8      	str	r0, [r7, #12]
  400204:	60b9      	str	r1, [r7, #8]
  400206:	607a      	str	r2, [r7, #4]
  400208:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40020a:	2302      	movs	r3, #2
  40020c:	613b      	str	r3, [r7, #16]
  40020e:	2308      	movs	r3, #8
  400210:	617b      	str	r3, [r7, #20]
  400212:	2320      	movs	r3, #32
  400214:	61bb      	str	r3, [r7, #24]
  400216:	2380      	movs	r3, #128	; 0x80
  400218:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  40021a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  40021c:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40021e:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400220:	2300      	movs	r3, #0
  400222:	62fb      	str	r3, [r7, #44]	; 0x2c
  400224:	e01a      	b.n	40025c <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  400226:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400228:	009b      	lsls	r3, r3, #2
  40022a:	f107 0230 	add.w	r2, r7, #48	; 0x30
  40022e:	4413      	add	r3, r2
  400230:	f853 3c20 	ldr.w	r3, [r3, #-32]
  400234:	68ba      	ldr	r2, [r7, #8]
  400236:	fbb2 f3f3 	udiv	r3, r2, r3
  40023a:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  40023c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40023e:	0c1b      	lsrs	r3, r3, #16
  400240:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  400242:	68fa      	ldr	r2, [r7, #12]
  400244:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400246:	429a      	cmp	r2, r3
  400248:	d901      	bls.n	40024e <tc_find_mck_divisor+0x52>
			return 0;
  40024a:	2300      	movs	r3, #0
  40024c:	e023      	b.n	400296 <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  40024e:	68fa      	ldr	r2, [r7, #12]
  400250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400252:	429a      	cmp	r2, r3
  400254:	d206      	bcs.n	400264 <tc_find_mck_divisor+0x68>
			ul_index++) {
  400256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400258:	3301      	adds	r3, #1
  40025a:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  40025c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40025e:	2b04      	cmp	r3, #4
  400260:	d9e1      	bls.n	400226 <tc_find_mck_divisor+0x2a>
  400262:	e000      	b.n	400266 <tc_find_mck_divisor+0x6a>
			break;
  400264:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  400266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400268:	2b04      	cmp	r3, #4
  40026a:	d901      	bls.n	400270 <tc_find_mck_divisor+0x74>
		return 0;
  40026c:	2300      	movs	r3, #0
  40026e:	e012      	b.n	400296 <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  400270:	687b      	ldr	r3, [r7, #4]
  400272:	2b00      	cmp	r3, #0
  400274:	d008      	beq.n	400288 <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  400276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400278:	009b      	lsls	r3, r3, #2
  40027a:	f107 0230 	add.w	r2, r7, #48	; 0x30
  40027e:	4413      	add	r3, r2
  400280:	f853 2c20 	ldr.w	r2, [r3, #-32]
  400284:	687b      	ldr	r3, [r7, #4]
  400286:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  400288:	683b      	ldr	r3, [r7, #0]
  40028a:	2b00      	cmp	r3, #0
  40028c:	d002      	beq.n	400294 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  40028e:	683b      	ldr	r3, [r7, #0]
  400290:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  400292:	601a      	str	r2, [r3, #0]
	}

	return 1;
  400294:	2301      	movs	r3, #1
}
  400296:	4618      	mov	r0, r3
  400298:	3734      	adds	r7, #52	; 0x34
  40029a:	46bd      	mov	sp, r7
  40029c:	bc80      	pop	{r7}
  40029e:	4770      	bx	lr

004002a0 <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
  4002a0:	b480      	push	{r7}
  4002a2:	b083      	sub	sp, #12
  4002a4:	af00      	add	r7, sp, #0
  4002a6:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  4002a8:	687b      	ldr	r3, [r7, #4]
  4002aa:	2208      	movs	r2, #8
  4002ac:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  4002ae:	687b      	ldr	r3, [r7, #4]
  4002b0:	2220      	movs	r2, #32
  4002b2:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  4002b4:	687b      	ldr	r3, [r7, #4]
  4002b6:	2204      	movs	r2, #4
  4002b8:	601a      	str	r2, [r3, #0]
}
  4002ba:	bf00      	nop
  4002bc:	370c      	adds	r7, #12
  4002be:	46bd      	mov	sp, r7
  4002c0:	bc80      	pop	{r7}
  4002c2:	4770      	bx	lr

004002c4 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  4002c4:	b580      	push	{r7, lr}
  4002c6:	b084      	sub	sp, #16
  4002c8:	af00      	add	r7, sp, #0
  4002ca:	6078      	str	r0, [r7, #4]
  4002cc:	6039      	str	r1, [r7, #0]
	uint32_t status = TWI_SUCCESS;
  4002ce:	2300      	movs	r3, #0
  4002d0:	60fb      	str	r3, [r7, #12]

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  4002d2:	687b      	ldr	r3, [r7, #4]
  4002d4:	f04f 32ff 	mov.w	r2, #4294967295
  4002d8:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  4002da:	687b      	ldr	r3, [r7, #4]
  4002dc:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWI peripheral */
	twi_reset(p_twi);
  4002de:	6878      	ldr	r0, [r7, #4]
  4002e0:	4b0e      	ldr	r3, [pc, #56]	; (40031c <twi_master_init+0x58>)
  4002e2:	4798      	blx	r3

	twi_enable_master_mode(p_twi);
  4002e4:	6878      	ldr	r0, [r7, #4]
  4002e6:	4b0e      	ldr	r3, [pc, #56]	; (400320 <twi_master_init+0x5c>)
  4002e8:	4798      	blx	r3

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  4002ea:	683b      	ldr	r3, [r7, #0]
  4002ec:	6859      	ldr	r1, [r3, #4]
  4002ee:	683b      	ldr	r3, [r7, #0]
  4002f0:	681b      	ldr	r3, [r3, #0]
  4002f2:	461a      	mov	r2, r3
  4002f4:	6878      	ldr	r0, [r7, #4]
  4002f6:	4b0b      	ldr	r3, [pc, #44]	; (400324 <twi_master_init+0x60>)
  4002f8:	4798      	blx	r3
  4002fa:	4603      	mov	r3, r0
  4002fc:	2b01      	cmp	r3, #1
  4002fe:	d101      	bne.n	400304 <twi_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
  400300:	2301      	movs	r3, #1
  400302:	60fb      	str	r3, [r7, #12]
	}

	if (p_opt->smbus == 1) {
  400304:	683b      	ldr	r3, [r7, #0]
  400306:	7a5b      	ldrb	r3, [r3, #9]
  400308:	2b01      	cmp	r3, #1
  40030a:	d102      	bne.n	400312 <twi_master_init+0x4e>
		p_twi->TWI_CR = TWI_CR_QUICK;
  40030c:	687b      	ldr	r3, [r7, #4]
  40030e:	2240      	movs	r2, #64	; 0x40
  400310:	601a      	str	r2, [r3, #0]
	}

	return status;
  400312:	68fb      	ldr	r3, [r7, #12]
}
  400314:	4618      	mov	r0, r3
  400316:	3710      	adds	r7, #16
  400318:	46bd      	mov	sp, r7
  40031a:	bd80      	pop	{r7, pc}
  40031c:	00400661 	.word	0x00400661
  400320:	004002a1 	.word	0x004002a1
  400324:	00400329 	.word	0x00400329

00400328 <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  400328:	b480      	push	{r7}
  40032a:	b089      	sub	sp, #36	; 0x24
  40032c:	af00      	add	r7, sp, #0
  40032e:	60f8      	str	r0, [r7, #12]
  400330:	60b9      	str	r1, [r7, #8]
  400332:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  400334:	2300      	movs	r3, #0
  400336:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  400338:	68bb      	ldr	r3, [r7, #8]
  40033a:	4a34      	ldr	r2, [pc, #208]	; (40040c <twi_set_speed+0xe4>)
  40033c:	4293      	cmp	r3, r2
  40033e:	d901      	bls.n	400344 <twi_set_speed+0x1c>
		return FAIL;
  400340:	2301      	movs	r3, #1
  400342:	e05d      	b.n	400400 <twi_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  400344:	68bb      	ldr	r3, [r7, #8]
  400346:	4a32      	ldr	r2, [pc, #200]	; (400410 <twi_set_speed+0xe8>)
  400348:	4293      	cmp	r3, r2
  40034a:	d937      	bls.n	4003bc <twi_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  40034c:	687b      	ldr	r3, [r7, #4]
  40034e:	4a31      	ldr	r2, [pc, #196]	; (400414 <twi_set_speed+0xec>)
  400350:	fba2 2303 	umull	r2, r3, r2, r3
  400354:	0b9b      	lsrs	r3, r3, #14
  400356:	3b04      	subs	r3, #4
  400358:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  40035a:	68ba      	ldr	r2, [r7, #8]
  40035c:	4b2e      	ldr	r3, [pc, #184]	; (400418 <twi_set_speed+0xf0>)
  40035e:	4413      	add	r3, r2
  400360:	009b      	lsls	r3, r3, #2
  400362:	687a      	ldr	r2, [r7, #4]
  400364:	fbb2 f3f3 	udiv	r3, r2, r3
  400368:	3b04      	subs	r3, #4
  40036a:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40036c:	e005      	b.n	40037a <twi_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
  40036e:	69fb      	ldr	r3, [r7, #28]
  400370:	3301      	adds	r3, #1
  400372:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
  400374:	697b      	ldr	r3, [r7, #20]
  400376:	085b      	lsrs	r3, r3, #1
  400378:	617b      	str	r3, [r7, #20]
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40037a:	697b      	ldr	r3, [r7, #20]
  40037c:	2bff      	cmp	r3, #255	; 0xff
  40037e:	d909      	bls.n	400394 <twi_set_speed+0x6c>
  400380:	69fb      	ldr	r3, [r7, #28]
  400382:	2b06      	cmp	r3, #6
  400384:	d9f3      	bls.n	40036e <twi_set_speed+0x46>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400386:	e005      	b.n	400394 <twi_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
  400388:	69fb      	ldr	r3, [r7, #28]
  40038a:	3301      	adds	r3, #1
  40038c:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
  40038e:	693b      	ldr	r3, [r7, #16]
  400390:	085b      	lsrs	r3, r3, #1
  400392:	613b      	str	r3, [r7, #16]
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400394:	693b      	ldr	r3, [r7, #16]
  400396:	2bff      	cmp	r3, #255	; 0xff
  400398:	d902      	bls.n	4003a0 <twi_set_speed+0x78>
  40039a:	69fb      	ldr	r3, [r7, #28]
  40039c:	2b06      	cmp	r3, #6
  40039e:	d9f3      	bls.n	400388 <twi_set_speed+0x60>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  4003a0:	697b      	ldr	r3, [r7, #20]
  4003a2:	b2da      	uxtb	r2, r3
  4003a4:	693b      	ldr	r3, [r7, #16]
  4003a6:	021b      	lsls	r3, r3, #8
  4003a8:	b29b      	uxth	r3, r3
  4003aa:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);		
  4003ac:	69fb      	ldr	r3, [r7, #28]
  4003ae:	041b      	lsls	r3, r3, #16
  4003b0:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  4003b4:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
  4003b6:	68fb      	ldr	r3, [r7, #12]
  4003b8:	611a      	str	r2, [r3, #16]
  4003ba:	e020      	b.n	4003fe <twi_set_speed+0xd6>
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  4003bc:	68bb      	ldr	r3, [r7, #8]
  4003be:	005b      	lsls	r3, r3, #1
  4003c0:	687a      	ldr	r2, [r7, #4]
  4003c2:	fbb2 f3f3 	udiv	r3, r2, r3
  4003c6:	3b04      	subs	r3, #4
  4003c8:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4003ca:	e005      	b.n	4003d8 <twi_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
  4003cc:	69fb      	ldr	r3, [r7, #28]
  4003ce:	3301      	adds	r3, #1
  4003d0:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
  4003d2:	69bb      	ldr	r3, [r7, #24]
  4003d4:	085b      	lsrs	r3, r3, #1
  4003d6:	61bb      	str	r3, [r7, #24]
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4003d8:	69bb      	ldr	r3, [r7, #24]
  4003da:	2bff      	cmp	r3, #255	; 0xff
  4003dc:	d902      	bls.n	4003e4 <twi_set_speed+0xbc>
  4003de:	69fb      	ldr	r3, [r7, #28]
  4003e0:	2b06      	cmp	r3, #6
  4003e2:	d9f3      	bls.n	4003cc <twi_set_speed+0xa4>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  4003e4:	69bb      	ldr	r3, [r7, #24]
  4003e6:	b2da      	uxtb	r2, r3
  4003e8:	69bb      	ldr	r3, [r7, #24]
  4003ea:	021b      	lsls	r3, r3, #8
  4003ec:	b29b      	uxth	r3, r3
  4003ee:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);
  4003f0:	69fb      	ldr	r3, [r7, #28]
  4003f2:	041b      	lsls	r3, r3, #16
  4003f4:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  4003f8:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
  4003fa:	68fb      	ldr	r3, [r7, #12]
  4003fc:	611a      	str	r2, [r3, #16]
	}

	return PASS;
  4003fe:	2300      	movs	r3, #0
}
  400400:	4618      	mov	r0, r3
  400402:	3724      	adds	r7, #36	; 0x24
  400404:	46bd      	mov	sp, r7
  400406:	bc80      	pop	{r7}
  400408:	4770      	bx	lr
  40040a:	bf00      	nop
  40040c:	00061a80 	.word	0x00061a80
  400410:	0005dc00 	.word	0x0005dc00
  400414:	057619f1 	.word	0x057619f1
  400418:	3ffd1200 	.word	0x3ffd1200

0040041c <twi_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
  40041c:	b480      	push	{r7}
  40041e:	b085      	sub	sp, #20
  400420:	af00      	add	r7, sp, #0
  400422:	6078      	str	r0, [r7, #4]
  400424:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
  400426:	683b      	ldr	r3, [r7, #0]
  400428:	2b00      	cmp	r3, #0
  40042a:	d101      	bne.n	400430 <twi_mk_addr+0x14>
		return 0;
  40042c:	2300      	movs	r3, #0
  40042e:	e01d      	b.n	40046c <twi_mk_addr+0x50>

	val = addr[0];
  400430:	687b      	ldr	r3, [r7, #4]
  400432:	781b      	ldrb	r3, [r3, #0]
  400434:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
  400436:	683b      	ldr	r3, [r7, #0]
  400438:	2b01      	cmp	r3, #1
  40043a:	dd09      	ble.n	400450 <twi_mk_addr+0x34>
		val <<= 8;
  40043c:	68fb      	ldr	r3, [r7, #12]
  40043e:	021b      	lsls	r3, r3, #8
  400440:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
  400442:	687b      	ldr	r3, [r7, #4]
  400444:	3301      	adds	r3, #1
  400446:	781b      	ldrb	r3, [r3, #0]
  400448:	461a      	mov	r2, r3
  40044a:	68fb      	ldr	r3, [r7, #12]
  40044c:	4313      	orrs	r3, r2
  40044e:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
  400450:	683b      	ldr	r3, [r7, #0]
  400452:	2b02      	cmp	r3, #2
  400454:	dd09      	ble.n	40046a <twi_mk_addr+0x4e>
		val <<= 8;
  400456:	68fb      	ldr	r3, [r7, #12]
  400458:	021b      	lsls	r3, r3, #8
  40045a:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
  40045c:	687b      	ldr	r3, [r7, #4]
  40045e:	3302      	adds	r3, #2
  400460:	781b      	ldrb	r3, [r3, #0]
  400462:	461a      	mov	r2, r3
  400464:	68fb      	ldr	r3, [r7, #12]
  400466:	4313      	orrs	r3, r2
  400468:	60fb      	str	r3, [r7, #12]
	}
	return val;
  40046a:	68fb      	ldr	r3, [r7, #12]
}
  40046c:	4618      	mov	r0, r3
  40046e:	3714      	adds	r7, #20
  400470:	46bd      	mov	sp, r7
  400472:	bc80      	pop	{r7}
  400474:	4770      	bx	lr
	...

00400478 <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  400478:	b580      	push	{r7, lr}
  40047a:	b088      	sub	sp, #32
  40047c:	af00      	add	r7, sp, #0
  40047e:	6078      	str	r0, [r7, #4]
  400480:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t cnt = p_packet->length;
  400482:	683b      	ldr	r3, [r7, #0]
  400484:	68db      	ldr	r3, [r3, #12]
  400486:	61fb      	str	r3, [r7, #28]
	uint8_t *buffer = p_packet->buffer;
  400488:	683b      	ldr	r3, [r7, #0]
  40048a:	689b      	ldr	r3, [r3, #8]
  40048c:	61bb      	str	r3, [r7, #24]
	uint8_t stop_sent = 0;
  40048e:	2300      	movs	r3, #0
  400490:	75fb      	strb	r3, [r7, #23]
	uint32_t timeout = TWI_TIMEOUT;;
  400492:	f247 5330 	movw	r3, #30000	; 0x7530
  400496:	613b      	str	r3, [r7, #16]
	
	/* Check argument */
	if (cnt == 0) {
  400498:	69fb      	ldr	r3, [r7, #28]
  40049a:	2b00      	cmp	r3, #0
  40049c:	d101      	bne.n	4004a2 <twi_master_read+0x2a>
		return TWI_INVALID_ARGUMENT;
  40049e:	2301      	movs	r3, #1
  4004a0:	e069      	b.n	400576 <twi_master_read+0xfe>
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  4004a2:	687b      	ldr	r3, [r7, #4]
  4004a4:	2200      	movs	r2, #0
  4004a6:	605a      	str	r2, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  4004a8:	683b      	ldr	r3, [r7, #0]
  4004aa:	7c1b      	ldrb	r3, [r3, #16]
  4004ac:	041b      	lsls	r3, r3, #16
  4004ae:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  4004b2:	683b      	ldr	r3, [r7, #0]
  4004b4:	685b      	ldr	r3, [r3, #4]
  4004b6:	021b      	lsls	r3, r3, #8
  4004b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  4004bc:	4313      	orrs	r3, r2
  4004be:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  4004c2:	687b      	ldr	r3, [r7, #4]
  4004c4:	605a      	str	r2, [r3, #4]
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4004c6:	687b      	ldr	r3, [r7, #4]
  4004c8:	2200      	movs	r2, #0
  4004ca:	60da      	str	r2, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4004cc:	683a      	ldr	r2, [r7, #0]
  4004ce:	683b      	ldr	r3, [r7, #0]
  4004d0:	685b      	ldr	r3, [r3, #4]
  4004d2:	4619      	mov	r1, r3
  4004d4:	4610      	mov	r0, r2
  4004d6:	4b2a      	ldr	r3, [pc, #168]	; (400580 <twi_master_read+0x108>)
  4004d8:	4798      	blx	r3
  4004da:	4602      	mov	r2, r0
  4004dc:	687b      	ldr	r3, [r7, #4]
  4004de:	60da      	str	r2, [r3, #12]

	/* Send a START condition */
	if (cnt == 1) {
  4004e0:	69fb      	ldr	r3, [r7, #28]
  4004e2:	2b01      	cmp	r3, #1
  4004e4:	d105      	bne.n	4004f2 <twi_master_read+0x7a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  4004e6:	687b      	ldr	r3, [r7, #4]
  4004e8:	2203      	movs	r2, #3
  4004ea:	601a      	str	r2, [r3, #0]
		stop_sent = 1;
  4004ec:	2301      	movs	r3, #1
  4004ee:	75fb      	strb	r3, [r7, #23]
  4004f0:	e034      	b.n	40055c <twi_master_read+0xe4>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  4004f2:	687b      	ldr	r3, [r7, #4]
  4004f4:	2201      	movs	r2, #1
  4004f6:	601a      	str	r2, [r3, #0]
		stop_sent = 0;
  4004f8:	2300      	movs	r3, #0
  4004fa:	75fb      	strb	r3, [r7, #23]
	}

	while (cnt > 0) {
  4004fc:	e02e      	b.n	40055c <twi_master_read+0xe4>
		status = p_twi->TWI_SR;
  4004fe:	687b      	ldr	r3, [r7, #4]
  400500:	6a1b      	ldr	r3, [r3, #32]
  400502:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  400504:	68fb      	ldr	r3, [r7, #12]
  400506:	f403 7380 	and.w	r3, r3, #256	; 0x100
  40050a:	2b00      	cmp	r3, #0
  40050c:	d001      	beq.n	400512 <twi_master_read+0x9a>
			return TWI_RECEIVE_NACK;
  40050e:	2305      	movs	r3, #5
  400510:	e031      	b.n	400576 <twi_master_read+0xfe>
		}

		if (!timeout--) {
  400512:	693b      	ldr	r3, [r7, #16]
  400514:	1e5a      	subs	r2, r3, #1
  400516:	613a      	str	r2, [r7, #16]
  400518:	2b00      	cmp	r3, #0
  40051a:	d101      	bne.n	400520 <twi_master_read+0xa8>
			return TWI_ERROR_TIMEOUT;
  40051c:	2309      	movs	r3, #9
  40051e:	e02a      	b.n	400576 <twi_master_read+0xfe>
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  400520:	69fb      	ldr	r3, [r7, #28]
  400522:	2b01      	cmp	r3, #1
  400524:	d107      	bne.n	400536 <twi_master_read+0xbe>
  400526:	7dfb      	ldrb	r3, [r7, #23]
  400528:	2b00      	cmp	r3, #0
  40052a:	d104      	bne.n	400536 <twi_master_read+0xbe>
			p_twi->TWI_CR = TWI_CR_STOP;
  40052c:	687b      	ldr	r3, [r7, #4]
  40052e:	2202      	movs	r2, #2
  400530:	601a      	str	r2, [r3, #0]
			stop_sent = 1;
  400532:	2301      	movs	r3, #1
  400534:	75fb      	strb	r3, [r7, #23]
		}

		if (!(status & TWI_SR_RXRDY)) {
  400536:	68fb      	ldr	r3, [r7, #12]
  400538:	f003 0302 	and.w	r3, r3, #2
  40053c:	2b00      	cmp	r3, #0
  40053e:	d100      	bne.n	400542 <twi_master_read+0xca>
			continue;
  400540:	e00c      	b.n	40055c <twi_master_read+0xe4>
		}
		*buffer++ = p_twi->TWI_RHR;
  400542:	69bb      	ldr	r3, [r7, #24]
  400544:	1c5a      	adds	r2, r3, #1
  400546:	61ba      	str	r2, [r7, #24]
  400548:	687a      	ldr	r2, [r7, #4]
  40054a:	6b12      	ldr	r2, [r2, #48]	; 0x30
  40054c:	b2d2      	uxtb	r2, r2
  40054e:	701a      	strb	r2, [r3, #0]

		cnt--;
  400550:	69fb      	ldr	r3, [r7, #28]
  400552:	3b01      	subs	r3, #1
  400554:	61fb      	str	r3, [r7, #28]
		timeout = TWI_TIMEOUT;
  400556:	f247 5330 	movw	r3, #30000	; 0x7530
  40055a:	613b      	str	r3, [r7, #16]
	while (cnt > 0) {
  40055c:	69fb      	ldr	r3, [r7, #28]
  40055e:	2b00      	cmp	r3, #0
  400560:	d1cd      	bne.n	4004fe <twi_master_read+0x86>
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400562:	bf00      	nop
  400564:	687b      	ldr	r3, [r7, #4]
  400566:	6a1b      	ldr	r3, [r3, #32]
  400568:	f003 0301 	and.w	r3, r3, #1
  40056c:	2b00      	cmp	r3, #0
  40056e:	d0f9      	beq.n	400564 <twi_master_read+0xec>
	}

	p_twi->TWI_SR;
  400570:	687b      	ldr	r3, [r7, #4]
  400572:	6a1b      	ldr	r3, [r3, #32]

	return TWI_SUCCESS;
  400574:	2300      	movs	r3, #0
}
  400576:	4618      	mov	r0, r3
  400578:	3720      	adds	r7, #32
  40057a:	46bd      	mov	sp, r7
  40057c:	bd80      	pop	{r7, pc}
  40057e:	bf00      	nop
  400580:	0040041d 	.word	0x0040041d

00400584 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  400584:	b580      	push	{r7, lr}
  400586:	b086      	sub	sp, #24
  400588:	af00      	add	r7, sp, #0
  40058a:	6078      	str	r0, [r7, #4]
  40058c:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t cnt = p_packet->length;
  40058e:	683b      	ldr	r3, [r7, #0]
  400590:	68db      	ldr	r3, [r3, #12]
  400592:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  400594:	683b      	ldr	r3, [r7, #0]
  400596:	689b      	ldr	r3, [r3, #8]
  400598:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
  40059a:	697b      	ldr	r3, [r7, #20]
  40059c:	2b00      	cmp	r3, #0
  40059e:	d101      	bne.n	4005a4 <twi_master_write+0x20>
		return TWI_INVALID_ARGUMENT;
  4005a0:	2301      	movs	r3, #1
  4005a2:	e056      	b.n	400652 <twi_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  4005a4:	687b      	ldr	r3, [r7, #4]
  4005a6:	2200      	movs	r2, #0
  4005a8:	605a      	str	r2, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4005aa:	683b      	ldr	r3, [r7, #0]
  4005ac:	7c1b      	ldrb	r3, [r3, #16]
  4005ae:	041b      	lsls	r3, r3, #16
  4005b0:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  4005b4:	683b      	ldr	r3, [r7, #0]
  4005b6:	685b      	ldr	r3, [r3, #4]
  4005b8:	021b      	lsls	r3, r3, #8
  4005ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4005be:	431a      	orrs	r2, r3
  4005c0:	687b      	ldr	r3, [r7, #4]
  4005c2:	605a      	str	r2, [r3, #4]
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4005c4:	687b      	ldr	r3, [r7, #4]
  4005c6:	2200      	movs	r2, #0
  4005c8:	60da      	str	r2, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4005ca:	683a      	ldr	r2, [r7, #0]
  4005cc:	683b      	ldr	r3, [r7, #0]
  4005ce:	685b      	ldr	r3, [r3, #4]
  4005d0:	4619      	mov	r1, r3
  4005d2:	4610      	mov	r0, r2
  4005d4:	4b21      	ldr	r3, [pc, #132]	; (40065c <twi_master_write+0xd8>)
  4005d6:	4798      	blx	r3
  4005d8:	4602      	mov	r2, r0
  4005da:	687b      	ldr	r3, [r7, #4]
  4005dc:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
  4005de:	e019      	b.n	400614 <twi_master_write+0x90>
		status = p_twi->TWI_SR;
  4005e0:	687b      	ldr	r3, [r7, #4]
  4005e2:	6a1b      	ldr	r3, [r3, #32]
  4005e4:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  4005e6:	68fb      	ldr	r3, [r7, #12]
  4005e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4005ec:	2b00      	cmp	r3, #0
  4005ee:	d001      	beq.n	4005f4 <twi_master_write+0x70>
			return TWI_RECEIVE_NACK;
  4005f0:	2305      	movs	r3, #5
  4005f2:	e02e      	b.n	400652 <twi_master_write+0xce>
		}

		if (!(status & TWI_SR_TXRDY)) {
  4005f4:	68fb      	ldr	r3, [r7, #12]
  4005f6:	f003 0304 	and.w	r3, r3, #4
  4005fa:	2b00      	cmp	r3, #0
  4005fc:	d100      	bne.n	400600 <twi_master_write+0x7c>
			continue;
  4005fe:	e009      	b.n	400614 <twi_master_write+0x90>
		}
		p_twi->TWI_THR = *buffer++;
  400600:	693b      	ldr	r3, [r7, #16]
  400602:	1c5a      	adds	r2, r3, #1
  400604:	613a      	str	r2, [r7, #16]
  400606:	781b      	ldrb	r3, [r3, #0]
  400608:	461a      	mov	r2, r3
  40060a:	687b      	ldr	r3, [r7, #4]
  40060c:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
  40060e:	697b      	ldr	r3, [r7, #20]
  400610:	3b01      	subs	r3, #1
  400612:	617b      	str	r3, [r7, #20]
	while (cnt > 0) {
  400614:	697b      	ldr	r3, [r7, #20]
  400616:	2b00      	cmp	r3, #0
  400618:	d1e2      	bne.n	4005e0 <twi_master_write+0x5c>
	}

	while (1) {
		status = p_twi->TWI_SR;
  40061a:	687b      	ldr	r3, [r7, #4]
  40061c:	6a1b      	ldr	r3, [r3, #32]
  40061e:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  400620:	68fb      	ldr	r3, [r7, #12]
  400622:	f403 7380 	and.w	r3, r3, #256	; 0x100
  400626:	2b00      	cmp	r3, #0
  400628:	d001      	beq.n	40062e <twi_master_write+0xaa>
			return TWI_RECEIVE_NACK;
  40062a:	2305      	movs	r3, #5
  40062c:	e011      	b.n	400652 <twi_master_write+0xce>
		}

		if (status & TWI_SR_TXRDY) {
  40062e:	68fb      	ldr	r3, [r7, #12]
  400630:	f003 0304 	and.w	r3, r3, #4
  400634:	2b00      	cmp	r3, #0
  400636:	d100      	bne.n	40063a <twi_master_write+0xb6>
		status = p_twi->TWI_SR;
  400638:	e7ef      	b.n	40061a <twi_master_write+0x96>
			break;
  40063a:	bf00      	nop
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  40063c:	687b      	ldr	r3, [r7, #4]
  40063e:	2202      	movs	r2, #2
  400640:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400642:	bf00      	nop
  400644:	687b      	ldr	r3, [r7, #4]
  400646:	6a1b      	ldr	r3, [r3, #32]
  400648:	f003 0301 	and.w	r3, r3, #1
  40064c:	2b00      	cmp	r3, #0
  40064e:	d0f9      	beq.n	400644 <twi_master_write+0xc0>
	}

	return TWI_SUCCESS;
  400650:	2300      	movs	r3, #0
}
  400652:	4618      	mov	r0, r3
  400654:	3718      	adds	r7, #24
  400656:	46bd      	mov	sp, r7
  400658:	bd80      	pop	{r7, pc}
  40065a:	bf00      	nop
  40065c:	0040041d 	.word	0x0040041d

00400660 <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
  400660:	b480      	push	{r7}
  400662:	b083      	sub	sp, #12
  400664:	af00      	add	r7, sp, #0
  400666:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  400668:	687b      	ldr	r3, [r7, #4]
  40066a:	2280      	movs	r2, #128	; 0x80
  40066c:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
  40066e:	687b      	ldr	r3, [r7, #4]
  400670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  400672:	bf00      	nop
  400674:	370c      	adds	r7, #12
  400676:	46bd      	mov	sp, r7
  400678:	bc80      	pop	{r7}
  40067a:	4770      	bx	lr

0040067c <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  40067c:	b480      	push	{r7}
  40067e:	b089      	sub	sp, #36	; 0x24
  400680:	af00      	add	r7, sp, #0
  400682:	60f8      	str	r0, [r7, #12]
  400684:	60b9      	str	r1, [r7, #8]
  400686:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400688:	68bb      	ldr	r3, [r7, #8]
  40068a:	011a      	lsls	r2, r3, #4
  40068c:	687b      	ldr	r3, [r7, #4]
  40068e:	429a      	cmp	r2, r3
  400690:	d802      	bhi.n	400698 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  400692:	2310      	movs	r3, #16
  400694:	61fb      	str	r3, [r7, #28]
  400696:	e001      	b.n	40069c <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  400698:	2308      	movs	r3, #8
  40069a:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40069c:	687b      	ldr	r3, [r7, #4]
  40069e:	00da      	lsls	r2, r3, #3
  4006a0:	69fb      	ldr	r3, [r7, #28]
  4006a2:	68b9      	ldr	r1, [r7, #8]
  4006a4:	fb01 f303 	mul.w	r3, r1, r3
  4006a8:	085b      	lsrs	r3, r3, #1
  4006aa:	441a      	add	r2, r3
  4006ac:	69fb      	ldr	r3, [r7, #28]
  4006ae:	68b9      	ldr	r1, [r7, #8]
  4006b0:	fb01 f303 	mul.w	r3, r1, r3
  4006b4:	fbb2 f3f3 	udiv	r3, r2, r3
  4006b8:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  4006ba:	69bb      	ldr	r3, [r7, #24]
  4006bc:	08db      	lsrs	r3, r3, #3
  4006be:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  4006c0:	69bb      	ldr	r3, [r7, #24]
  4006c2:	f003 0307 	and.w	r3, r3, #7
  4006c6:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4006c8:	697b      	ldr	r3, [r7, #20]
  4006ca:	2b00      	cmp	r3, #0
  4006cc:	d003      	beq.n	4006d6 <usart_set_async_baudrate+0x5a>
  4006ce:	697b      	ldr	r3, [r7, #20]
  4006d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4006d4:	d301      	bcc.n	4006da <usart_set_async_baudrate+0x5e>
		return 1;
  4006d6:	2301      	movs	r3, #1
  4006d8:	e00f      	b.n	4006fa <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  4006da:	69fb      	ldr	r3, [r7, #28]
  4006dc:	2b08      	cmp	r3, #8
  4006de:	d105      	bne.n	4006ec <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  4006e0:	68fb      	ldr	r3, [r7, #12]
  4006e2:	685b      	ldr	r3, [r3, #4]
  4006e4:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  4006e8:	68fb      	ldr	r3, [r7, #12]
  4006ea:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4006ec:	693b      	ldr	r3, [r7, #16]
  4006ee:	041a      	lsls	r2, r3, #16
  4006f0:	697b      	ldr	r3, [r7, #20]
  4006f2:	431a      	orrs	r2, r3
  4006f4:	68fb      	ldr	r3, [r7, #12]
  4006f6:	621a      	str	r2, [r3, #32]

	return 0;
  4006f8:	2300      	movs	r3, #0
}
  4006fa:	4618      	mov	r0, r3
  4006fc:	3724      	adds	r7, #36	; 0x24
  4006fe:	46bd      	mov	sp, r7
  400700:	bc80      	pop	{r7}
  400702:	4770      	bx	lr

00400704 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400704:	b580      	push	{r7, lr}
  400706:	b082      	sub	sp, #8
  400708:	af00      	add	r7, sp, #0
  40070a:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  40070c:	6878      	ldr	r0, [r7, #4]
  40070e:	4b0f      	ldr	r3, [pc, #60]	; (40074c <usart_reset+0x48>)
  400710:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400712:	687b      	ldr	r3, [r7, #4]
  400714:	2200      	movs	r2, #0
  400716:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400718:	687b      	ldr	r3, [r7, #4]
  40071a:	2200      	movs	r2, #0
  40071c:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  40071e:	687b      	ldr	r3, [r7, #4]
  400720:	2200      	movs	r2, #0
  400722:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  400724:	6878      	ldr	r0, [r7, #4]
  400726:	4b0a      	ldr	r3, [pc, #40]	; (400750 <usart_reset+0x4c>)
  400728:	4798      	blx	r3
	usart_reset_rx(p_usart);
  40072a:	6878      	ldr	r0, [r7, #4]
  40072c:	4b09      	ldr	r3, [pc, #36]	; (400754 <usart_reset+0x50>)
  40072e:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  400730:	6878      	ldr	r0, [r7, #4]
  400732:	4b09      	ldr	r3, [pc, #36]	; (400758 <usart_reset+0x54>)
  400734:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  400736:	6878      	ldr	r0, [r7, #4]
  400738:	4b08      	ldr	r3, [pc, #32]	; (40075c <usart_reset+0x58>)
  40073a:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
  40073c:	6878      	ldr	r0, [r7, #4]
  40073e:	4b08      	ldr	r3, [pc, #32]	; (400760 <usart_reset+0x5c>)
  400740:	4798      	blx	r3
#endif
}
  400742:	bf00      	nop
  400744:	3708      	adds	r7, #8
  400746:	46bd      	mov	sp, r7
  400748:	bd80      	pop	{r7, pc}
  40074a:	bf00      	nop
  40074c:	004009b5 	.word	0x004009b5
  400750:	00400841 	.word	0x00400841
  400754:	00400871 	.word	0x00400871
  400758:	004008d3 	.word	0x004008d3
  40075c:	00400907 	.word	0x00400907
  400760:	004008ed 	.word	0x004008ed

00400764 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400764:	b580      	push	{r7, lr}
  400766:	b084      	sub	sp, #16
  400768:	af00      	add	r7, sp, #0
  40076a:	60f8      	str	r0, [r7, #12]
  40076c:	60b9      	str	r1, [r7, #8]
  40076e:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  400770:	68f8      	ldr	r0, [r7, #12]
  400772:	4b1a      	ldr	r3, [pc, #104]	; (4007dc <usart_init_rs232+0x78>)
  400774:	4798      	blx	r3

	ul_reg_val = 0;
  400776:	4b1a      	ldr	r3, [pc, #104]	; (4007e0 <usart_init_rs232+0x7c>)
  400778:	2200      	movs	r2, #0
  40077a:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40077c:	68bb      	ldr	r3, [r7, #8]
  40077e:	2b00      	cmp	r3, #0
  400780:	d009      	beq.n	400796 <usart_init_rs232+0x32>
  400782:	68bb      	ldr	r3, [r7, #8]
  400784:	681b      	ldr	r3, [r3, #0]
  400786:	687a      	ldr	r2, [r7, #4]
  400788:	4619      	mov	r1, r3
  40078a:	68f8      	ldr	r0, [r7, #12]
  40078c:	4b15      	ldr	r3, [pc, #84]	; (4007e4 <usart_init_rs232+0x80>)
  40078e:	4798      	blx	r3
  400790:	4603      	mov	r3, r0
  400792:	2b00      	cmp	r3, #0
  400794:	d001      	beq.n	40079a <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  400796:	2301      	movs	r3, #1
  400798:	e01b      	b.n	4007d2 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40079a:	68bb      	ldr	r3, [r7, #8]
  40079c:	685a      	ldr	r2, [r3, #4]
  40079e:	68bb      	ldr	r3, [r7, #8]
  4007a0:	689b      	ldr	r3, [r3, #8]
  4007a2:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4007a4:	68bb      	ldr	r3, [r7, #8]
  4007a6:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4007a8:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4007aa:	68bb      	ldr	r3, [r7, #8]
  4007ac:	68db      	ldr	r3, [r3, #12]
  4007ae:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4007b0:	4b0b      	ldr	r3, [pc, #44]	; (4007e0 <usart_init_rs232+0x7c>)
  4007b2:	681b      	ldr	r3, [r3, #0]
  4007b4:	4313      	orrs	r3, r2
  4007b6:	4a0a      	ldr	r2, [pc, #40]	; (4007e0 <usart_init_rs232+0x7c>)
  4007b8:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  4007ba:	4b09      	ldr	r3, [pc, #36]	; (4007e0 <usart_init_rs232+0x7c>)
  4007bc:	681b      	ldr	r3, [r3, #0]
  4007be:	4a08      	ldr	r2, [pc, #32]	; (4007e0 <usart_init_rs232+0x7c>)
  4007c0:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  4007c2:	68fb      	ldr	r3, [r7, #12]
  4007c4:	685a      	ldr	r2, [r3, #4]
  4007c6:	4b06      	ldr	r3, [pc, #24]	; (4007e0 <usart_init_rs232+0x7c>)
  4007c8:	681b      	ldr	r3, [r3, #0]
  4007ca:	431a      	orrs	r2, r3
  4007cc:	68fb      	ldr	r3, [r7, #12]
  4007ce:	605a      	str	r2, [r3, #4]

	return 0;
  4007d0:	2300      	movs	r3, #0
}
  4007d2:	4618      	mov	r0, r3
  4007d4:	3710      	adds	r7, #16
  4007d6:	46bd      	mov	sp, r7
  4007d8:	bd80      	pop	{r7, pc}
  4007da:	bf00      	nop
  4007dc:	00400705 	.word	0x00400705
  4007e0:	200009dc 	.word	0x200009dc
  4007e4:	0040067d 	.word	0x0040067d

004007e8 <usart_init_hw_handshaking>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_hw_handshaking(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4007e8:	b580      	push	{r7, lr}
  4007ea:	b084      	sub	sp, #16
  4007ec:	af00      	add	r7, sp, #0
  4007ee:	60f8      	str	r0, [r7, #12]
  4007f0:	60b9      	str	r1, [r7, #8]
  4007f2:	607a      	str	r2, [r7, #4]
	/* Initialize the USART as standard RS232. */
	if (usart_init_rs232(p_usart, p_usart_opt, ul_mck)) {
  4007f4:	687a      	ldr	r2, [r7, #4]
  4007f6:	68b9      	ldr	r1, [r7, #8]
  4007f8:	68f8      	ldr	r0, [r7, #12]
  4007fa:	4b0a      	ldr	r3, [pc, #40]	; (400824 <usart_init_hw_handshaking+0x3c>)
  4007fc:	4798      	blx	r3
  4007fe:	4603      	mov	r3, r0
  400800:	2b00      	cmp	r3, #0
  400802:	d001      	beq.n	400808 <usart_init_hw_handshaking+0x20>
		return 1;
  400804:	2301      	movs	r3, #1
  400806:	e008      	b.n	40081a <usart_init_hw_handshaking+0x32>
	}

	/* Set hardware handshaking mode. */
	p_usart->US_MR = (p_usart->US_MR & ~US_MR_USART_MODE_Msk) |
  400808:	68fb      	ldr	r3, [r7, #12]
  40080a:	685b      	ldr	r3, [r3, #4]
  40080c:	f023 030f 	bic.w	r3, r3, #15
  400810:	f043 0202 	orr.w	r2, r3, #2
  400814:	68fb      	ldr	r3, [r7, #12]
  400816:	605a      	str	r2, [r3, #4]
			US_MR_USART_MODE_HW_HANDSHAKING;

	return 0;
  400818:	2300      	movs	r3, #0
}
  40081a:	4618      	mov	r0, r3
  40081c:	3710      	adds	r7, #16
  40081e:	46bd      	mov	sp, r7
  400820:	bd80      	pop	{r7, pc}
  400822:	bf00      	nop
  400824:	00400765 	.word	0x00400765

00400828 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  400828:	b480      	push	{r7}
  40082a:	b083      	sub	sp, #12
  40082c:	af00      	add	r7, sp, #0
  40082e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  400830:	687b      	ldr	r3, [r7, #4]
  400832:	2240      	movs	r2, #64	; 0x40
  400834:	601a      	str	r2, [r3, #0]
}
  400836:	bf00      	nop
  400838:	370c      	adds	r7, #12
  40083a:	46bd      	mov	sp, r7
  40083c:	bc80      	pop	{r7}
  40083e:	4770      	bx	lr

00400840 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  400840:	b480      	push	{r7}
  400842:	b083      	sub	sp, #12
  400844:	af00      	add	r7, sp, #0
  400846:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400848:	687b      	ldr	r3, [r7, #4]
  40084a:	2288      	movs	r2, #136	; 0x88
  40084c:	601a      	str	r2, [r3, #0]
}
  40084e:	bf00      	nop
  400850:	370c      	adds	r7, #12
  400852:	46bd      	mov	sp, r7
  400854:	bc80      	pop	{r7}
  400856:	4770      	bx	lr

00400858 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  400858:	b480      	push	{r7}
  40085a:	b083      	sub	sp, #12
  40085c:	af00      	add	r7, sp, #0
  40085e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  400860:	687b      	ldr	r3, [r7, #4]
  400862:	2210      	movs	r2, #16
  400864:	601a      	str	r2, [r3, #0]
}
  400866:	bf00      	nop
  400868:	370c      	adds	r7, #12
  40086a:	46bd      	mov	sp, r7
  40086c:	bc80      	pop	{r7}
  40086e:	4770      	bx	lr

00400870 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  400870:	b480      	push	{r7}
  400872:	b083      	sub	sp, #12
  400874:	af00      	add	r7, sp, #0
  400876:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400878:	687b      	ldr	r3, [r7, #4]
  40087a:	2224      	movs	r2, #36	; 0x24
  40087c:	601a      	str	r2, [r3, #0]
}
  40087e:	bf00      	nop
  400880:	370c      	adds	r7, #12
  400882:	46bd      	mov	sp, r7
  400884:	bc80      	pop	{r7}
  400886:	4770      	bx	lr

00400888 <usart_enable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  400888:	b480      	push	{r7}
  40088a:	b083      	sub	sp, #12
  40088c:	af00      	add	r7, sp, #0
  40088e:	6078      	str	r0, [r7, #4]
  400890:	6039      	str	r1, [r7, #0]
	p_usart->US_IER = ul_sources;
  400892:	687b      	ldr	r3, [r7, #4]
  400894:	683a      	ldr	r2, [r7, #0]
  400896:	609a      	str	r2, [r3, #8]
}
  400898:	bf00      	nop
  40089a:	370c      	adds	r7, #12
  40089c:	46bd      	mov	sp, r7
  40089e:	bc80      	pop	{r7}
  4008a0:	4770      	bx	lr

004008a2 <usart_disable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  4008a2:	b480      	push	{r7}
  4008a4:	b083      	sub	sp, #12
  4008a6:	af00      	add	r7, sp, #0
  4008a8:	6078      	str	r0, [r7, #4]
  4008aa:	6039      	str	r1, [r7, #0]
	p_usart->US_IDR = ul_sources;
  4008ac:	687b      	ldr	r3, [r7, #4]
  4008ae:	683a      	ldr	r2, [r7, #0]
  4008b0:	60da      	str	r2, [r3, #12]
}
  4008b2:	bf00      	nop
  4008b4:	370c      	adds	r7, #12
  4008b6:	46bd      	mov	sp, r7
  4008b8:	bc80      	pop	{r7}
  4008ba:	4770      	bx	lr

004008bc <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  4008bc:	b480      	push	{r7}
  4008be:	b083      	sub	sp, #12
  4008c0:	af00      	add	r7, sp, #0
  4008c2:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  4008c4:	687b      	ldr	r3, [r7, #4]
  4008c6:	695b      	ldr	r3, [r3, #20]
}
  4008c8:	4618      	mov	r0, r3
  4008ca:	370c      	adds	r7, #12
  4008cc:	46bd      	mov	sp, r7
  4008ce:	bc80      	pop	{r7}
  4008d0:	4770      	bx	lr

004008d2 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  4008d2:	b480      	push	{r7}
  4008d4:	b083      	sub	sp, #12
  4008d6:	af00      	add	r7, sp, #0
  4008d8:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  4008da:	687b      	ldr	r3, [r7, #4]
  4008dc:	f44f 7280 	mov.w	r2, #256	; 0x100
  4008e0:	601a      	str	r2, [r3, #0]
}
  4008e2:	bf00      	nop
  4008e4:	370c      	adds	r7, #12
  4008e6:	46bd      	mov	sp, r7
  4008e8:	bc80      	pop	{r7}
  4008ea:	4770      	bx	lr

004008ec <usart_drive_DTR_pin_high>:
 * \brief Drive the pin DTR to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
  4008ec:	b480      	push	{r7}
  4008ee:	b083      	sub	sp, #12
  4008f0:	af00      	add	r7, sp, #0
  4008f2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_DTRDIS;
  4008f4:	687b      	ldr	r3, [r7, #4]
  4008f6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  4008fa:	601a      	str	r2, [r3, #0]
}
  4008fc:	bf00      	nop
  4008fe:	370c      	adds	r7, #12
  400900:	46bd      	mov	sp, r7
  400902:	bc80      	pop	{r7}
  400904:	4770      	bx	lr

00400906 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  400906:	b480      	push	{r7}
  400908:	b083      	sub	sp, #12
  40090a:	af00      	add	r7, sp, #0
  40090c:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  40090e:	687b      	ldr	r3, [r7, #4]
  400910:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400914:	601a      	str	r2, [r3, #0]
}
  400916:	bf00      	nop
  400918:	370c      	adds	r7, #12
  40091a:	46bd      	mov	sp, r7
  40091c:	bc80      	pop	{r7}
  40091e:	4770      	bx	lr

00400920 <usart_putchar>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_putchar(Usart *p_usart, uint32_t c)
{
  400920:	b480      	push	{r7}
  400922:	b083      	sub	sp, #12
  400924:	af00      	add	r7, sp, #0
  400926:	6078      	str	r0, [r7, #4]
  400928:	6039      	str	r1, [r7, #0]
	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40092a:	bf00      	nop
  40092c:	687b      	ldr	r3, [r7, #4]
  40092e:	695b      	ldr	r3, [r3, #20]
  400930:	f003 0302 	and.w	r3, r3, #2
  400934:	2b00      	cmp	r3, #0
  400936:	d0f9      	beq.n	40092c <usart_putchar+0xc>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400938:	683b      	ldr	r3, [r7, #0]
  40093a:	f3c3 0208 	ubfx	r2, r3, #0, #9
  40093e:	687b      	ldr	r3, [r7, #4]
  400940:	61da      	str	r2, [r3, #28]

	return 0;
  400942:	2300      	movs	r3, #0
}
  400944:	4618      	mov	r0, r3
  400946:	370c      	adds	r7, #12
  400948:	46bd      	mov	sp, r7
  40094a:	bc80      	pop	{r7}
  40094c:	4770      	bx	lr
	...

00400950 <usart_write_line>:
 *
 * \param p_usart Pointer to a USART instance.
 * \param string Pointer to one-line string to be sent.
 */
void usart_write_line(Usart *p_usart, const char *string)
{
  400950:	b580      	push	{r7, lr}
  400952:	b082      	sub	sp, #8
  400954:	af00      	add	r7, sp, #0
  400956:	6078      	str	r0, [r7, #4]
  400958:	6039      	str	r1, [r7, #0]
	while (*string != '\0') {
  40095a:	e007      	b.n	40096c <usart_write_line+0x1c>
		usart_putchar(p_usart, *string++);
  40095c:	683b      	ldr	r3, [r7, #0]
  40095e:	1c5a      	adds	r2, r3, #1
  400960:	603a      	str	r2, [r7, #0]
  400962:	781b      	ldrb	r3, [r3, #0]
  400964:	4619      	mov	r1, r3
  400966:	6878      	ldr	r0, [r7, #4]
  400968:	4b04      	ldr	r3, [pc, #16]	; (40097c <usart_write_line+0x2c>)
  40096a:	4798      	blx	r3
	while (*string != '\0') {
  40096c:	683b      	ldr	r3, [r7, #0]
  40096e:	781b      	ldrb	r3, [r3, #0]
  400970:	2b00      	cmp	r3, #0
  400972:	d1f3      	bne.n	40095c <usart_write_line+0xc>
	}
}
  400974:	bf00      	nop
  400976:	3708      	adds	r7, #8
  400978:	46bd      	mov	sp, r7
  40097a:	bd80      	pop	{r7, pc}
  40097c:	00400921 	.word	0x00400921

00400980 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  400980:	b480      	push	{r7}
  400982:	b083      	sub	sp, #12
  400984:	af00      	add	r7, sp, #0
  400986:	6078      	str	r0, [r7, #4]
  400988:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40098a:	687b      	ldr	r3, [r7, #4]
  40098c:	695b      	ldr	r3, [r3, #20]
  40098e:	f003 0301 	and.w	r3, r3, #1
  400992:	2b00      	cmp	r3, #0
  400994:	d101      	bne.n	40099a <usart_read+0x1a>
		return 1;
  400996:	2301      	movs	r3, #1
  400998:	e006      	b.n	4009a8 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40099a:	687b      	ldr	r3, [r7, #4]
  40099c:	699b      	ldr	r3, [r3, #24]
  40099e:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4009a2:	683b      	ldr	r3, [r7, #0]
  4009a4:	601a      	str	r2, [r3, #0]

	return 0;
  4009a6:	2300      	movs	r3, #0
}
  4009a8:	4618      	mov	r0, r3
  4009aa:	370c      	adds	r7, #12
  4009ac:	46bd      	mov	sp, r7
  4009ae:	bc80      	pop	{r7}
  4009b0:	4770      	bx	lr
	...

004009b4 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  4009b4:	b480      	push	{r7}
  4009b6:	b083      	sub	sp, #12
  4009b8:	af00      	add	r7, sp, #0
  4009ba:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4009bc:	687b      	ldr	r3, [r7, #4]
  4009be:	4a04      	ldr	r2, [pc, #16]	; (4009d0 <usart_disable_writeprotect+0x1c>)
  4009c0:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  4009c4:	bf00      	nop
  4009c6:	370c      	adds	r7, #12
  4009c8:	46bd      	mov	sp, r7
  4009ca:	bc80      	pop	{r7}
  4009cc:	4770      	bx	lr
  4009ce:	bf00      	nop
  4009d0:	55534100 	.word	0x55534100

004009d4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4009d4:	b580      	push	{r7, lr}
  4009d6:	b084      	sub	sp, #16
  4009d8:	af00      	add	r7, sp, #0
  4009da:	6078      	str	r0, [r7, #4]
  4009dc:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4009de:	6878      	ldr	r0, [r7, #4]
  4009e0:	4b2c      	ldr	r3, [pc, #176]	; (400a94 <pio_handler_process+0xc0>)
  4009e2:	4798      	blx	r3
  4009e4:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  4009e6:	6878      	ldr	r0, [r7, #4]
  4009e8:	4b2b      	ldr	r3, [pc, #172]	; (400a98 <pio_handler_process+0xc4>)
  4009ea:	4798      	blx	r3
  4009ec:	4602      	mov	r2, r0
  4009ee:	68fb      	ldr	r3, [r7, #12]
  4009f0:	4013      	ands	r3, r2
  4009f2:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  4009f4:	68fb      	ldr	r3, [r7, #12]
  4009f6:	2b00      	cmp	r3, #0
  4009f8:	d03c      	beq.n	400a74 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  4009fa:	2300      	movs	r3, #0
  4009fc:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  4009fe:	e034      	b.n	400a6a <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400a00:	4a26      	ldr	r2, [pc, #152]	; (400a9c <pio_handler_process+0xc8>)
  400a02:	68bb      	ldr	r3, [r7, #8]
  400a04:	011b      	lsls	r3, r3, #4
  400a06:	4413      	add	r3, r2
  400a08:	681a      	ldr	r2, [r3, #0]
  400a0a:	683b      	ldr	r3, [r7, #0]
  400a0c:	429a      	cmp	r2, r3
  400a0e:	d126      	bne.n	400a5e <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400a10:	4a22      	ldr	r2, [pc, #136]	; (400a9c <pio_handler_process+0xc8>)
  400a12:	68bb      	ldr	r3, [r7, #8]
  400a14:	011b      	lsls	r3, r3, #4
  400a16:	4413      	add	r3, r2
  400a18:	3304      	adds	r3, #4
  400a1a:	681a      	ldr	r2, [r3, #0]
  400a1c:	68fb      	ldr	r3, [r7, #12]
  400a1e:	4013      	ands	r3, r2
  400a20:	2b00      	cmp	r3, #0
  400a22:	d01c      	beq.n	400a5e <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400a24:	4a1d      	ldr	r2, [pc, #116]	; (400a9c <pio_handler_process+0xc8>)
  400a26:	68bb      	ldr	r3, [r7, #8]
  400a28:	011b      	lsls	r3, r3, #4
  400a2a:	4413      	add	r3, r2
  400a2c:	330c      	adds	r3, #12
  400a2e:	681b      	ldr	r3, [r3, #0]
  400a30:	491a      	ldr	r1, [pc, #104]	; (400a9c <pio_handler_process+0xc8>)
  400a32:	68ba      	ldr	r2, [r7, #8]
  400a34:	0112      	lsls	r2, r2, #4
  400a36:	440a      	add	r2, r1
  400a38:	6810      	ldr	r0, [r2, #0]
  400a3a:	4918      	ldr	r1, [pc, #96]	; (400a9c <pio_handler_process+0xc8>)
  400a3c:	68ba      	ldr	r2, [r7, #8]
  400a3e:	0112      	lsls	r2, r2, #4
  400a40:	440a      	add	r2, r1
  400a42:	3204      	adds	r2, #4
  400a44:	6812      	ldr	r2, [r2, #0]
  400a46:	4611      	mov	r1, r2
  400a48:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400a4a:	4a14      	ldr	r2, [pc, #80]	; (400a9c <pio_handler_process+0xc8>)
  400a4c:	68bb      	ldr	r3, [r7, #8]
  400a4e:	011b      	lsls	r3, r3, #4
  400a50:	4413      	add	r3, r2
  400a52:	3304      	adds	r3, #4
  400a54:	681b      	ldr	r3, [r3, #0]
  400a56:	43db      	mvns	r3, r3
  400a58:	68fa      	ldr	r2, [r7, #12]
  400a5a:	4013      	ands	r3, r2
  400a5c:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400a5e:	68bb      	ldr	r3, [r7, #8]
  400a60:	3301      	adds	r3, #1
  400a62:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400a64:	68bb      	ldr	r3, [r7, #8]
  400a66:	2b06      	cmp	r3, #6
  400a68:	d803      	bhi.n	400a72 <pio_handler_process+0x9e>
		while (status != 0) {
  400a6a:	68fb      	ldr	r3, [r7, #12]
  400a6c:	2b00      	cmp	r3, #0
  400a6e:	d1c7      	bne.n	400a00 <pio_handler_process+0x2c>
  400a70:	e000      	b.n	400a74 <pio_handler_process+0xa0>
				break;
  400a72:	bf00      	nop
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400a74:	4b0a      	ldr	r3, [pc, #40]	; (400aa0 <pio_handler_process+0xcc>)
  400a76:	681b      	ldr	r3, [r3, #0]
  400a78:	2b00      	cmp	r3, #0
  400a7a:	d007      	beq.n	400a8c <pio_handler_process+0xb8>
		if (pio_capture_handler) {
  400a7c:	4b09      	ldr	r3, [pc, #36]	; (400aa4 <pio_handler_process+0xd0>)
  400a7e:	681b      	ldr	r3, [r3, #0]
  400a80:	2b00      	cmp	r3, #0
  400a82:	d003      	beq.n	400a8c <pio_handler_process+0xb8>
			pio_capture_handler(p_pio);
  400a84:	4b07      	ldr	r3, [pc, #28]	; (400aa4 <pio_handler_process+0xd0>)
  400a86:	681b      	ldr	r3, [r3, #0]
  400a88:	6878      	ldr	r0, [r7, #4]
  400a8a:	4798      	blx	r3
		}
	}
#endif
}
  400a8c:	bf00      	nop
  400a8e:	3710      	adds	r7, #16
  400a90:	46bd      	mov	sp, r7
  400a92:	bd80      	pop	{r7, pc}
  400a94:	004011df 	.word	0x004011df
  400a98:	004011f5 	.word	0x004011f5
  400a9c:	200009e0 	.word	0x200009e0
  400aa0:	20000ab4 	.word	0x20000ab4
  400aa4:	20000a54 	.word	0x20000a54

00400aa8 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400aa8:	b580      	push	{r7, lr}
  400aaa:	b086      	sub	sp, #24
  400aac:	af00      	add	r7, sp, #0
  400aae:	60f8      	str	r0, [r7, #12]
  400ab0:	60b9      	str	r1, [r7, #8]
  400ab2:	607a      	str	r2, [r7, #4]
  400ab4:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400ab6:	4b21      	ldr	r3, [pc, #132]	; (400b3c <pio_handler_set+0x94>)
  400ab8:	681b      	ldr	r3, [r3, #0]
  400aba:	2b06      	cmp	r3, #6
  400abc:	d901      	bls.n	400ac2 <pio_handler_set+0x1a>
		return 1;
  400abe:	2301      	movs	r3, #1
  400ac0:	e038      	b.n	400b34 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400ac2:	2300      	movs	r3, #0
  400ac4:	75fb      	strb	r3, [r7, #23]
  400ac6:	e011      	b.n	400aec <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400ac8:	7dfb      	ldrb	r3, [r7, #23]
  400aca:	011b      	lsls	r3, r3, #4
  400acc:	4a1c      	ldr	r2, [pc, #112]	; (400b40 <pio_handler_set+0x98>)
  400ace:	4413      	add	r3, r2
  400ad0:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400ad2:	693b      	ldr	r3, [r7, #16]
  400ad4:	681a      	ldr	r2, [r3, #0]
  400ad6:	68bb      	ldr	r3, [r7, #8]
  400ad8:	429a      	cmp	r2, r3
  400ada:	d104      	bne.n	400ae6 <pio_handler_set+0x3e>
  400adc:	693b      	ldr	r3, [r7, #16]
  400ade:	685a      	ldr	r2, [r3, #4]
  400ae0:	687b      	ldr	r3, [r7, #4]
  400ae2:	429a      	cmp	r2, r3
  400ae4:	d008      	beq.n	400af8 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400ae6:	7dfb      	ldrb	r3, [r7, #23]
  400ae8:	3301      	adds	r3, #1
  400aea:	75fb      	strb	r3, [r7, #23]
  400aec:	7dfa      	ldrb	r2, [r7, #23]
  400aee:	4b13      	ldr	r3, [pc, #76]	; (400b3c <pio_handler_set+0x94>)
  400af0:	681b      	ldr	r3, [r3, #0]
  400af2:	429a      	cmp	r2, r3
  400af4:	d9e8      	bls.n	400ac8 <pio_handler_set+0x20>
  400af6:	e000      	b.n	400afa <pio_handler_set+0x52>
			break;
  400af8:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400afa:	693b      	ldr	r3, [r7, #16]
  400afc:	68ba      	ldr	r2, [r7, #8]
  400afe:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400b00:	693b      	ldr	r3, [r7, #16]
  400b02:	687a      	ldr	r2, [r7, #4]
  400b04:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400b06:	693b      	ldr	r3, [r7, #16]
  400b08:	683a      	ldr	r2, [r7, #0]
  400b0a:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400b0c:	693b      	ldr	r3, [r7, #16]
  400b0e:	6a3a      	ldr	r2, [r7, #32]
  400b10:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400b12:	7dfa      	ldrb	r2, [r7, #23]
  400b14:	4b09      	ldr	r3, [pc, #36]	; (400b3c <pio_handler_set+0x94>)
  400b16:	681b      	ldr	r3, [r3, #0]
  400b18:	3301      	adds	r3, #1
  400b1a:	429a      	cmp	r2, r3
  400b1c:	d104      	bne.n	400b28 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400b1e:	4b07      	ldr	r3, [pc, #28]	; (400b3c <pio_handler_set+0x94>)
  400b20:	681b      	ldr	r3, [r3, #0]
  400b22:	3301      	adds	r3, #1
  400b24:	4a05      	ldr	r2, [pc, #20]	; (400b3c <pio_handler_set+0x94>)
  400b26:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400b28:	683a      	ldr	r2, [r7, #0]
  400b2a:	6879      	ldr	r1, [r7, #4]
  400b2c:	68f8      	ldr	r0, [r7, #12]
  400b2e:	4b05      	ldr	r3, [pc, #20]	; (400b44 <pio_handler_set+0x9c>)
  400b30:	4798      	blx	r3

	return 0;
  400b32:	2300      	movs	r3, #0
}
  400b34:	4618      	mov	r0, r3
  400b36:	3718      	adds	r7, #24
  400b38:	46bd      	mov	sp, r7
  400b3a:	bd80      	pop	{r7, pc}
  400b3c:	20000a50 	.word	0x20000a50
  400b40:	200009e0 	.word	0x200009e0
  400b44:	00401141 	.word	0x00401141

00400b48 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400b48:	b580      	push	{r7, lr}
  400b4a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400b4c:	210b      	movs	r1, #11
  400b4e:	4802      	ldr	r0, [pc, #8]	; (400b58 <PIOA_Handler+0x10>)
  400b50:	4b02      	ldr	r3, [pc, #8]	; (400b5c <PIOA_Handler+0x14>)
  400b52:	4798      	blx	r3
}
  400b54:	bf00      	nop
  400b56:	bd80      	pop	{r7, pc}
  400b58:	400e0e00 	.word	0x400e0e00
  400b5c:	004009d5 	.word	0x004009d5

00400b60 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400b60:	b580      	push	{r7, lr}
  400b62:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400b64:	210c      	movs	r1, #12
  400b66:	4802      	ldr	r0, [pc, #8]	; (400b70 <PIOB_Handler+0x10>)
  400b68:	4b02      	ldr	r3, [pc, #8]	; (400b74 <PIOB_Handler+0x14>)
  400b6a:	4798      	blx	r3
}
  400b6c:	bf00      	nop
  400b6e:	bd80      	pop	{r7, pc}
  400b70:	400e1000 	.word	0x400e1000
  400b74:	004009d5 	.word	0x004009d5

00400b78 <wdt_disable>:

/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
  400b78:	b480      	push	{r7}
  400b7a:	b083      	sub	sp, #12
  400b7c:	af00      	add	r7, sp, #0
  400b7e:	6078      	str	r0, [r7, #4]
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  400b80:	687b      	ldr	r3, [r7, #4]
  400b82:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400b86:	605a      	str	r2, [r3, #4]

}
  400b88:	bf00      	nop
  400b8a:	370c      	adds	r7, #12
  400b8c:	46bd      	mov	sp, r7
  400b8e:	bc80      	pop	{r7}
  400b90:	4770      	bx	lr
	...

00400b94 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400b94:	b580      	push	{r7, lr}
  400b96:	b082      	sub	sp, #8
  400b98:	af00      	add	r7, sp, #0
  400b9a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400b9c:	687b      	ldr	r3, [r7, #4]
  400b9e:	2b07      	cmp	r3, #7
  400ba0:	d831      	bhi.n	400c06 <osc_enable+0x72>
  400ba2:	a201      	add	r2, pc, #4	; (adr r2, 400ba8 <osc_enable+0x14>)
  400ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400ba8:	00400c05 	.word	0x00400c05
  400bac:	00400bc9 	.word	0x00400bc9
  400bb0:	00400bd1 	.word	0x00400bd1
  400bb4:	00400bd9 	.word	0x00400bd9
  400bb8:	00400be1 	.word	0x00400be1
  400bbc:	00400be9 	.word	0x00400be9
  400bc0:	00400bf1 	.word	0x00400bf1
  400bc4:	00400bfb 	.word	0x00400bfb
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400bc8:	2000      	movs	r0, #0
  400bca:	4b11      	ldr	r3, [pc, #68]	; (400c10 <osc_enable+0x7c>)
  400bcc:	4798      	blx	r3
		break;
  400bce:	e01a      	b.n	400c06 <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400bd0:	2001      	movs	r0, #1
  400bd2:	4b0f      	ldr	r3, [pc, #60]	; (400c10 <osc_enable+0x7c>)
  400bd4:	4798      	blx	r3
		break;
  400bd6:	e016      	b.n	400c06 <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  400bd8:	2000      	movs	r0, #0
  400bda:	4b0e      	ldr	r3, [pc, #56]	; (400c14 <osc_enable+0x80>)
  400bdc:	4798      	blx	r3
		break;
  400bde:	e012      	b.n	400c06 <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400be0:	2010      	movs	r0, #16
  400be2:	4b0c      	ldr	r3, [pc, #48]	; (400c14 <osc_enable+0x80>)
  400be4:	4798      	blx	r3
		break;
  400be6:	e00e      	b.n	400c06 <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400be8:	2020      	movs	r0, #32
  400bea:	4b0a      	ldr	r3, [pc, #40]	; (400c14 <osc_enable+0x80>)
  400bec:	4798      	blx	r3
		break;
  400bee:	e00a      	b.n	400c06 <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400bf0:	213e      	movs	r1, #62	; 0x3e
  400bf2:	2000      	movs	r0, #0
  400bf4:	4b08      	ldr	r3, [pc, #32]	; (400c18 <osc_enable+0x84>)
  400bf6:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400bf8:	e005      	b.n	400c06 <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400bfa:	213e      	movs	r1, #62	; 0x3e
  400bfc:	2001      	movs	r0, #1
  400bfe:	4b06      	ldr	r3, [pc, #24]	; (400c18 <osc_enable+0x84>)
  400c00:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400c02:	e000      	b.n	400c06 <osc_enable+0x72>
		break;
  400c04:	bf00      	nop
	}
}
  400c06:	bf00      	nop
  400c08:	3708      	adds	r7, #8
  400c0a:	46bd      	mov	sp, r7
  400c0c:	bd80      	pop	{r7, pc}
  400c0e:	bf00      	nop
  400c10:	004014b9 	.word	0x004014b9
  400c14:	00401525 	.word	0x00401525
  400c18:	00401595 	.word	0x00401595

00400c1c <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400c1c:	b580      	push	{r7, lr}
  400c1e:	b082      	sub	sp, #8
  400c20:	af00      	add	r7, sp, #0
  400c22:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400c24:	687b      	ldr	r3, [r7, #4]
  400c26:	2b07      	cmp	r3, #7
  400c28:	d826      	bhi.n	400c78 <osc_is_ready+0x5c>
  400c2a:	a201      	add	r2, pc, #4	; (adr r2, 400c30 <osc_is_ready+0x14>)
  400c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400c30:	00400c51 	.word	0x00400c51
  400c34:	00400c55 	.word	0x00400c55
  400c38:	00400c55 	.word	0x00400c55
  400c3c:	00400c67 	.word	0x00400c67
  400c40:	00400c67 	.word	0x00400c67
  400c44:	00400c67 	.word	0x00400c67
  400c48:	00400c67 	.word	0x00400c67
  400c4c:	00400c67 	.word	0x00400c67
	case OSC_SLCK_32K_RC:
		return 1;
  400c50:	2301      	movs	r3, #1
  400c52:	e012      	b.n	400c7a <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  400c54:	4b0b      	ldr	r3, [pc, #44]	; (400c84 <osc_is_ready+0x68>)
  400c56:	4798      	blx	r3
  400c58:	4603      	mov	r3, r0
  400c5a:	2b00      	cmp	r3, #0
  400c5c:	bf14      	ite	ne
  400c5e:	2301      	movne	r3, #1
  400c60:	2300      	moveq	r3, #0
  400c62:	b2db      	uxtb	r3, r3
  400c64:	e009      	b.n	400c7a <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400c66:	4b08      	ldr	r3, [pc, #32]	; (400c88 <osc_is_ready+0x6c>)
  400c68:	4798      	blx	r3
  400c6a:	4603      	mov	r3, r0
  400c6c:	2b00      	cmp	r3, #0
  400c6e:	bf14      	ite	ne
  400c70:	2301      	movne	r3, #1
  400c72:	2300      	moveq	r3, #0
  400c74:	b2db      	uxtb	r3, r3
  400c76:	e000      	b.n	400c7a <osc_is_ready+0x5e>
	}

	return 0;
  400c78:	2300      	movs	r3, #0
}
  400c7a:	4618      	mov	r0, r3
  400c7c:	3708      	adds	r7, #8
  400c7e:	46bd      	mov	sp, r7
  400c80:	bd80      	pop	{r7, pc}
  400c82:	bf00      	nop
  400c84:	004014f1 	.word	0x004014f1
  400c88:	0040160d 	.word	0x0040160d

00400c8c <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400c8c:	b480      	push	{r7}
  400c8e:	b083      	sub	sp, #12
  400c90:	af00      	add	r7, sp, #0
  400c92:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400c94:	687b      	ldr	r3, [r7, #4]
  400c96:	2b07      	cmp	r3, #7
  400c98:	d825      	bhi.n	400ce6 <osc_get_rate+0x5a>
  400c9a:	a201      	add	r2, pc, #4	; (adr r2, 400ca0 <osc_get_rate+0x14>)
  400c9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400ca0:	00400cc1 	.word	0x00400cc1
  400ca4:	00400cc7 	.word	0x00400cc7
  400ca8:	00400ccd 	.word	0x00400ccd
  400cac:	00400cd3 	.word	0x00400cd3
  400cb0:	00400cd7 	.word	0x00400cd7
  400cb4:	00400cdb 	.word	0x00400cdb
  400cb8:	00400cdf 	.word	0x00400cdf
  400cbc:	00400ce3 	.word	0x00400ce3
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400cc0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400cc4:	e010      	b.n	400ce8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400cc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400cca:	e00d      	b.n	400ce8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400ccc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400cd0:	e00a      	b.n	400ce8 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400cd2:	4b08      	ldr	r3, [pc, #32]	; (400cf4 <osc_get_rate+0x68>)
  400cd4:	e008      	b.n	400ce8 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400cd6:	4b08      	ldr	r3, [pc, #32]	; (400cf8 <osc_get_rate+0x6c>)
  400cd8:	e006      	b.n	400ce8 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400cda:	4b08      	ldr	r3, [pc, #32]	; (400cfc <osc_get_rate+0x70>)
  400cdc:	e004      	b.n	400ce8 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400cde:	4b07      	ldr	r3, [pc, #28]	; (400cfc <osc_get_rate+0x70>)
  400ce0:	e002      	b.n	400ce8 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400ce2:	4b06      	ldr	r3, [pc, #24]	; (400cfc <osc_get_rate+0x70>)
  400ce4:	e000      	b.n	400ce8 <osc_get_rate+0x5c>
	}

	return 0;
  400ce6:	2300      	movs	r3, #0
}
  400ce8:	4618      	mov	r0, r3
  400cea:	370c      	adds	r7, #12
  400cec:	46bd      	mov	sp, r7
  400cee:	bc80      	pop	{r7}
  400cf0:	4770      	bx	lr
  400cf2:	bf00      	nop
  400cf4:	003d0900 	.word	0x003d0900
  400cf8:	007a1200 	.word	0x007a1200
  400cfc:	00b71b00 	.word	0x00b71b00

00400d00 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400d00:	b580      	push	{r7, lr}
  400d02:	b082      	sub	sp, #8
  400d04:	af00      	add	r7, sp, #0
  400d06:	4603      	mov	r3, r0
  400d08:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400d0a:	bf00      	nop
  400d0c:	79fb      	ldrb	r3, [r7, #7]
  400d0e:	4618      	mov	r0, r3
  400d10:	4b05      	ldr	r3, [pc, #20]	; (400d28 <osc_wait_ready+0x28>)
  400d12:	4798      	blx	r3
  400d14:	4603      	mov	r3, r0
  400d16:	f083 0301 	eor.w	r3, r3, #1
  400d1a:	b2db      	uxtb	r3, r3
  400d1c:	2b00      	cmp	r3, #0
  400d1e:	d1f5      	bne.n	400d0c <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400d20:	bf00      	nop
  400d22:	3708      	adds	r7, #8
  400d24:	46bd      	mov	sp, r7
  400d26:	bd80      	pop	{r7, pc}
  400d28:	00400c1d 	.word	0x00400c1d

00400d2c <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400d2c:	b580      	push	{r7, lr}
  400d2e:	b086      	sub	sp, #24
  400d30:	af00      	add	r7, sp, #0
  400d32:	60f8      	str	r0, [r7, #12]
  400d34:	607a      	str	r2, [r7, #4]
  400d36:	603b      	str	r3, [r7, #0]
  400d38:	460b      	mov	r3, r1
  400d3a:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  400d3c:	7afb      	ldrb	r3, [r7, #11]
  400d3e:	4618      	mov	r0, r3
  400d40:	4b0d      	ldr	r3, [pc, #52]	; (400d78 <pll_config_init+0x4c>)
  400d42:	4798      	blx	r3
  400d44:	4602      	mov	r2, r0
  400d46:	687b      	ldr	r3, [r7, #4]
  400d48:	fbb2 f3f3 	udiv	r3, r2, r3
  400d4c:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  400d4e:	697b      	ldr	r3, [r7, #20]
  400d50:	683a      	ldr	r2, [r7, #0]
  400d52:	fb02 f303 	mul.w	r3, r2, r3
  400d56:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400d58:	683b      	ldr	r3, [r7, #0]
  400d5a:	3b01      	subs	r3, #1
  400d5c:	041a      	lsls	r2, r3, #16
  400d5e:	4b07      	ldr	r3, [pc, #28]	; (400d7c <pll_config_init+0x50>)
  400d60:	4013      	ands	r3, r2
  400d62:	687a      	ldr	r2, [r7, #4]
  400d64:	b2d2      	uxtb	r2, r2
  400d66:	4313      	orrs	r3, r2
  400d68:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  400d6c:	68fb      	ldr	r3, [r7, #12]
  400d6e:	601a      	str	r2, [r3, #0]
}
  400d70:	bf00      	nop
  400d72:	3718      	adds	r7, #24
  400d74:	46bd      	mov	sp, r7
  400d76:	bd80      	pop	{r7, pc}
  400d78:	00400c8d 	.word	0x00400c8d
  400d7c:	07ff0000 	.word	0x07ff0000

00400d80 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400d80:	b580      	push	{r7, lr}
  400d82:	b082      	sub	sp, #8
  400d84:	af00      	add	r7, sp, #0
  400d86:	6078      	str	r0, [r7, #4]
  400d88:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400d8a:	683b      	ldr	r3, [r7, #0]
  400d8c:	2b00      	cmp	r3, #0
  400d8e:	d108      	bne.n	400da2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400d90:	4b09      	ldr	r3, [pc, #36]	; (400db8 <pll_enable+0x38>)
  400d92:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400d94:	4a09      	ldr	r2, [pc, #36]	; (400dbc <pll_enable+0x3c>)
  400d96:	687b      	ldr	r3, [r7, #4]
  400d98:	681b      	ldr	r3, [r3, #0]
  400d9a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400d9e:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		pmc_disable_pllbck();
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}
  400da0:	e005      	b.n	400dae <pll_enable+0x2e>
		pmc_disable_pllbck();
  400da2:	4b07      	ldr	r3, [pc, #28]	; (400dc0 <pll_enable+0x40>)
  400da4:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  400da6:	4a05      	ldr	r2, [pc, #20]	; (400dbc <pll_enable+0x3c>)
  400da8:	687b      	ldr	r3, [r7, #4]
  400daa:	681b      	ldr	r3, [r3, #0]
  400dac:	62d3      	str	r3, [r2, #44]	; 0x2c
}
  400dae:	bf00      	nop
  400db0:	3708      	adds	r7, #8
  400db2:	46bd      	mov	sp, r7
  400db4:	bd80      	pop	{r7, pc}
  400db6:	bf00      	nop
  400db8:	00401625 	.word	0x00401625
  400dbc:	400e0400 	.word	0x400e0400
  400dc0:	004016a5 	.word	0x004016a5

00400dc4 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400dc4:	b580      	push	{r7, lr}
  400dc6:	b082      	sub	sp, #8
  400dc8:	af00      	add	r7, sp, #0
  400dca:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400dcc:	687b      	ldr	r3, [r7, #4]
  400dce:	2b00      	cmp	r3, #0
  400dd0:	d103      	bne.n	400dda <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  400dd2:	4b05      	ldr	r3, [pc, #20]	; (400de8 <pll_is_locked+0x24>)
  400dd4:	4798      	blx	r3
  400dd6:	4603      	mov	r3, r0
  400dd8:	e002      	b.n	400de0 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  400dda:	4b04      	ldr	r3, [pc, #16]	; (400dec <pll_is_locked+0x28>)
  400ddc:	4798      	blx	r3
  400dde:	4603      	mov	r3, r0
	}
}
  400de0:	4618      	mov	r0, r3
  400de2:	3708      	adds	r7, #8
  400de4:	46bd      	mov	sp, r7
  400de6:	bd80      	pop	{r7, pc}
  400de8:	0040163d 	.word	0x0040163d
  400dec:	004016bd 	.word	0x004016bd

00400df0 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400df0:	b580      	push	{r7, lr}
  400df2:	b082      	sub	sp, #8
  400df4:	af00      	add	r7, sp, #0
  400df6:	4603      	mov	r3, r0
  400df8:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400dfa:	79fb      	ldrb	r3, [r7, #7]
  400dfc:	3b03      	subs	r3, #3
  400dfe:	2b04      	cmp	r3, #4
  400e00:	d808      	bhi.n	400e14 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  400e02:	79fb      	ldrb	r3, [r7, #7]
  400e04:	4618      	mov	r0, r3
  400e06:	4b06      	ldr	r3, [pc, #24]	; (400e20 <pll_enable_source+0x30>)
  400e08:	4798      	blx	r3
		osc_wait_ready(e_src);
  400e0a:	79fb      	ldrb	r3, [r7, #7]
  400e0c:	4618      	mov	r0, r3
  400e0e:	4b05      	ldr	r3, [pc, #20]	; (400e24 <pll_enable_source+0x34>)
  400e10:	4798      	blx	r3
		break;
  400e12:	e000      	b.n	400e16 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400e14:	bf00      	nop
	}
}
  400e16:	bf00      	nop
  400e18:	3708      	adds	r7, #8
  400e1a:	46bd      	mov	sp, r7
  400e1c:	bd80      	pop	{r7, pc}
  400e1e:	bf00      	nop
  400e20:	00400b95 	.word	0x00400b95
  400e24:	00400d01 	.word	0x00400d01

00400e28 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400e28:	b580      	push	{r7, lr}
  400e2a:	b082      	sub	sp, #8
  400e2c:	af00      	add	r7, sp, #0
  400e2e:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400e30:	bf00      	nop
  400e32:	6878      	ldr	r0, [r7, #4]
  400e34:	4b04      	ldr	r3, [pc, #16]	; (400e48 <pll_wait_for_lock+0x20>)
  400e36:	4798      	blx	r3
  400e38:	4603      	mov	r3, r0
  400e3a:	2b00      	cmp	r3, #0
  400e3c:	d0f9      	beq.n	400e32 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  400e3e:	2300      	movs	r3, #0
}
  400e40:	4618      	mov	r0, r3
  400e42:	3708      	adds	r7, #8
  400e44:	46bd      	mov	sp, r7
  400e46:	bd80      	pop	{r7, pc}
  400e48:	00400dc5 	.word	0x00400dc5

00400e4c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400e4c:	b580      	push	{r7, lr}
  400e4e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400e50:	2006      	movs	r0, #6
  400e52:	4b04      	ldr	r3, [pc, #16]	; (400e64 <sysclk_get_main_hz+0x18>)
  400e54:	4798      	blx	r3
  400e56:	4602      	mov	r2, r0
  400e58:	4613      	mov	r3, r2
  400e5a:	009b      	lsls	r3, r3, #2
  400e5c:	4413      	add	r3, r2
  400e5e:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400e60:	4618      	mov	r0, r3
  400e62:	bd80      	pop	{r7, pc}
  400e64:	00400c8d 	.word	0x00400c8d

00400e68 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400e68:	b580      	push	{r7, lr}
  400e6a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400e6c:	4b02      	ldr	r3, [pc, #8]	; (400e78 <sysclk_get_cpu_hz+0x10>)
  400e6e:	4798      	blx	r3
  400e70:	4603      	mov	r3, r0
  400e72:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400e74:	4618      	mov	r0, r3
  400e76:	bd80      	pop	{r7, pc}
  400e78:	00400e4d 	.word	0x00400e4d

00400e7c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400e7c:	b590      	push	{r4, r7, lr}
  400e7e:	b083      	sub	sp, #12
  400e80:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400e82:	4811      	ldr	r0, [pc, #68]	; (400ec8 <sysclk_init+0x4c>)
  400e84:	4b11      	ldr	r3, [pc, #68]	; (400ecc <sysclk_init+0x50>)
  400e86:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  400e88:	2006      	movs	r0, #6
  400e8a:	4b11      	ldr	r3, [pc, #68]	; (400ed0 <sysclk_init+0x54>)
  400e8c:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400e8e:	1d38      	adds	r0, r7, #4
  400e90:	2314      	movs	r3, #20
  400e92:	2201      	movs	r2, #1
  400e94:	2106      	movs	r1, #6
  400e96:	4c0f      	ldr	r4, [pc, #60]	; (400ed4 <sysclk_init+0x58>)
  400e98:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400e9a:	1d3b      	adds	r3, r7, #4
  400e9c:	2100      	movs	r1, #0
  400e9e:	4618      	mov	r0, r3
  400ea0:	4b0d      	ldr	r3, [pc, #52]	; (400ed8 <sysclk_init+0x5c>)
  400ea2:	4798      	blx	r3
		pll_wait_for_lock(0);
  400ea4:	2000      	movs	r0, #0
  400ea6:	4b0d      	ldr	r3, [pc, #52]	; (400edc <sysclk_init+0x60>)
  400ea8:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400eaa:	2010      	movs	r0, #16
  400eac:	4b0c      	ldr	r3, [pc, #48]	; (400ee0 <sysclk_init+0x64>)
  400eae:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400eb0:	4b0c      	ldr	r3, [pc, #48]	; (400ee4 <sysclk_init+0x68>)
  400eb2:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400eb4:	4b0c      	ldr	r3, [pc, #48]	; (400ee8 <sysclk_init+0x6c>)
  400eb6:	4798      	blx	r3
  400eb8:	4603      	mov	r3, r0
  400eba:	4618      	mov	r0, r3
  400ebc:	4b03      	ldr	r3, [pc, #12]	; (400ecc <sysclk_init+0x50>)
  400ebe:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  400ec0:	bf00      	nop
  400ec2:	370c      	adds	r7, #12
  400ec4:	46bd      	mov	sp, r7
  400ec6:	bd90      	pop	{r4, r7, pc}
  400ec8:	07270e00 	.word	0x07270e00
  400ecc:	00402ea9 	.word	0x00402ea9
  400ed0:	00400df1 	.word	0x00400df1
  400ed4:	00400d2d 	.word	0x00400d2d
  400ed8:	00400d81 	.word	0x00400d81
  400edc:	00400e29 	.word	0x00400e29
  400ee0:	00401439 	.word	0x00401439
  400ee4:	00402d11 	.word	0x00402d11
  400ee8:	00400e69 	.word	0x00400e69

00400eec <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400eec:	b480      	push	{r7}
  400eee:	b085      	sub	sp, #20
  400ef0:	af00      	add	r7, sp, #0
  400ef2:	60f8      	str	r0, [r7, #12]
  400ef4:	60b9      	str	r1, [r7, #8]
  400ef6:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400ef8:	687b      	ldr	r3, [r7, #4]
  400efa:	2b00      	cmp	r3, #0
  400efc:	d003      	beq.n	400f06 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  400efe:	68fb      	ldr	r3, [r7, #12]
  400f00:	68ba      	ldr	r2, [r7, #8]
  400f02:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400f04:	e002      	b.n	400f0c <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  400f06:	68fb      	ldr	r3, [r7, #12]
  400f08:	68ba      	ldr	r2, [r7, #8]
  400f0a:	661a      	str	r2, [r3, #96]	; 0x60
}
  400f0c:	bf00      	nop
  400f0e:	3714      	adds	r7, #20
  400f10:	46bd      	mov	sp, r7
  400f12:	bc80      	pop	{r7}
  400f14:	4770      	bx	lr

00400f16 <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  400f16:	b480      	push	{r7}
  400f18:	b085      	sub	sp, #20
  400f1a:	af00      	add	r7, sp, #0
  400f1c:	60f8      	str	r0, [r7, #12]
  400f1e:	60b9      	str	r1, [r7, #8]
  400f20:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400f22:	68fb      	ldr	r3, [r7, #12]
  400f24:	68ba      	ldr	r2, [r7, #8]
  400f26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400f2a:	687b      	ldr	r3, [r7, #4]
  400f2c:	005b      	lsls	r3, r3, #1
  400f2e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400f32:	fbb2 f3f3 	udiv	r3, r2, r3
  400f36:	3b01      	subs	r3, #1
  400f38:	f3c3 020d 	ubfx	r2, r3, #0, #14
  400f3c:	68fb      	ldr	r3, [r7, #12]
  400f3e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  400f42:	bf00      	nop
  400f44:	3714      	adds	r7, #20
  400f46:	46bd      	mov	sp, r7
  400f48:	bc80      	pop	{r7}
  400f4a:	4770      	bx	lr

00400f4c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400f4c:	b480      	push	{r7}
  400f4e:	b087      	sub	sp, #28
  400f50:	af00      	add	r7, sp, #0
  400f52:	60f8      	str	r0, [r7, #12]
  400f54:	60b9      	str	r1, [r7, #8]
  400f56:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400f58:	68fb      	ldr	r3, [r7, #12]
  400f5a:	687a      	ldr	r2, [r7, #4]
  400f5c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400f5e:	68bb      	ldr	r3, [r7, #8]
  400f60:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400f64:	d04a      	beq.n	400ffc <pio_set_peripheral+0xb0>
  400f66:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400f6a:	d808      	bhi.n	400f7e <pio_set_peripheral+0x32>
  400f6c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400f70:	d016      	beq.n	400fa0 <pio_set_peripheral+0x54>
  400f72:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400f76:	d02c      	beq.n	400fd2 <pio_set_peripheral+0x86>
  400f78:	2b00      	cmp	r3, #0
  400f7a:	d069      	beq.n	401050 <pio_set_peripheral+0x104>
  400f7c:	e064      	b.n	401048 <pio_set_peripheral+0xfc>
  400f7e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400f82:	d065      	beq.n	401050 <pio_set_peripheral+0x104>
  400f84:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400f88:	d803      	bhi.n	400f92 <pio_set_peripheral+0x46>
  400f8a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400f8e:	d04a      	beq.n	401026 <pio_set_peripheral+0xda>
  400f90:	e05a      	b.n	401048 <pio_set_peripheral+0xfc>
  400f92:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400f96:	d05b      	beq.n	401050 <pio_set_peripheral+0x104>
  400f98:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400f9c:	d058      	beq.n	401050 <pio_set_peripheral+0x104>
  400f9e:	e053      	b.n	401048 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400fa0:	68fb      	ldr	r3, [r7, #12]
  400fa2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400fa4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400fa6:	68fb      	ldr	r3, [r7, #12]
  400fa8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400faa:	687b      	ldr	r3, [r7, #4]
  400fac:	43d9      	mvns	r1, r3
  400fae:	697b      	ldr	r3, [r7, #20]
  400fb0:	400b      	ands	r3, r1
  400fb2:	401a      	ands	r2, r3
  400fb4:	68fb      	ldr	r3, [r7, #12]
  400fb6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400fb8:	68fb      	ldr	r3, [r7, #12]
  400fba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400fbc:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400fbe:	68fb      	ldr	r3, [r7, #12]
  400fc0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400fc2:	687b      	ldr	r3, [r7, #4]
  400fc4:	43d9      	mvns	r1, r3
  400fc6:	697b      	ldr	r3, [r7, #20]
  400fc8:	400b      	ands	r3, r1
  400fca:	401a      	ands	r2, r3
  400fcc:	68fb      	ldr	r3, [r7, #12]
  400fce:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400fd0:	e03a      	b.n	401048 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400fd2:	68fb      	ldr	r3, [r7, #12]
  400fd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400fd6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400fd8:	687a      	ldr	r2, [r7, #4]
  400fda:	697b      	ldr	r3, [r7, #20]
  400fdc:	431a      	orrs	r2, r3
  400fde:	68fb      	ldr	r3, [r7, #12]
  400fe0:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400fe2:	68fb      	ldr	r3, [r7, #12]
  400fe4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400fe6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400fe8:	68fb      	ldr	r3, [r7, #12]
  400fea:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400fec:	687b      	ldr	r3, [r7, #4]
  400fee:	43d9      	mvns	r1, r3
  400ff0:	697b      	ldr	r3, [r7, #20]
  400ff2:	400b      	ands	r3, r1
  400ff4:	401a      	ands	r2, r3
  400ff6:	68fb      	ldr	r3, [r7, #12]
  400ff8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400ffa:	e025      	b.n	401048 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ffc:	68fb      	ldr	r3, [r7, #12]
  400ffe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401000:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401002:	68fb      	ldr	r3, [r7, #12]
  401004:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401006:	687b      	ldr	r3, [r7, #4]
  401008:	43d9      	mvns	r1, r3
  40100a:	697b      	ldr	r3, [r7, #20]
  40100c:	400b      	ands	r3, r1
  40100e:	401a      	ands	r2, r3
  401010:	68fb      	ldr	r3, [r7, #12]
  401012:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401014:	68fb      	ldr	r3, [r7, #12]
  401016:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401018:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40101a:	687a      	ldr	r2, [r7, #4]
  40101c:	697b      	ldr	r3, [r7, #20]
  40101e:	431a      	orrs	r2, r3
  401020:	68fb      	ldr	r3, [r7, #12]
  401022:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401024:	e010      	b.n	401048 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401026:	68fb      	ldr	r3, [r7, #12]
  401028:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40102a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40102c:	687a      	ldr	r2, [r7, #4]
  40102e:	697b      	ldr	r3, [r7, #20]
  401030:	431a      	orrs	r2, r3
  401032:	68fb      	ldr	r3, [r7, #12]
  401034:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401036:	68fb      	ldr	r3, [r7, #12]
  401038:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40103a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40103c:	687a      	ldr	r2, [r7, #4]
  40103e:	697b      	ldr	r3, [r7, #20]
  401040:	431a      	orrs	r2, r3
  401042:	68fb      	ldr	r3, [r7, #12]
  401044:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401046:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401048:	68fb      	ldr	r3, [r7, #12]
  40104a:	687a      	ldr	r2, [r7, #4]
  40104c:	605a      	str	r2, [r3, #4]
  40104e:	e000      	b.n	401052 <pio_set_peripheral+0x106>
		return;
  401050:	bf00      	nop
}
  401052:	371c      	adds	r7, #28
  401054:	46bd      	mov	sp, r7
  401056:	bc80      	pop	{r7}
  401058:	4770      	bx	lr
	...

0040105c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40105c:	b580      	push	{r7, lr}
  40105e:	b084      	sub	sp, #16
  401060:	af00      	add	r7, sp, #0
  401062:	60f8      	str	r0, [r7, #12]
  401064:	60b9      	str	r1, [r7, #8]
  401066:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  401068:	68b9      	ldr	r1, [r7, #8]
  40106a:	68f8      	ldr	r0, [r7, #12]
  40106c:	4b19      	ldr	r3, [pc, #100]	; (4010d4 <pio_set_input+0x78>)
  40106e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  401070:	687b      	ldr	r3, [r7, #4]
  401072:	f003 0301 	and.w	r3, r3, #1
  401076:	461a      	mov	r2, r3
  401078:	68b9      	ldr	r1, [r7, #8]
  40107a:	68f8      	ldr	r0, [r7, #12]
  40107c:	4b16      	ldr	r3, [pc, #88]	; (4010d8 <pio_set_input+0x7c>)
  40107e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401080:	687b      	ldr	r3, [r7, #4]
  401082:	f003 030a 	and.w	r3, r3, #10
  401086:	2b00      	cmp	r3, #0
  401088:	d003      	beq.n	401092 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40108a:	68fb      	ldr	r3, [r7, #12]
  40108c:	68ba      	ldr	r2, [r7, #8]
  40108e:	621a      	str	r2, [r3, #32]
  401090:	e002      	b.n	401098 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401092:	68fb      	ldr	r3, [r7, #12]
  401094:	68ba      	ldr	r2, [r7, #8]
  401096:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  401098:	687b      	ldr	r3, [r7, #4]
  40109a:	f003 0302 	and.w	r3, r3, #2
  40109e:	2b00      	cmp	r3, #0
  4010a0:	d004      	beq.n	4010ac <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4010a2:	68fb      	ldr	r3, [r7, #12]
  4010a4:	68ba      	ldr	r2, [r7, #8]
  4010a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4010aa:	e008      	b.n	4010be <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4010ac:	687b      	ldr	r3, [r7, #4]
  4010ae:	f003 0308 	and.w	r3, r3, #8
  4010b2:	2b00      	cmp	r3, #0
  4010b4:	d003      	beq.n	4010be <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4010b6:	68fb      	ldr	r3, [r7, #12]
  4010b8:	68ba      	ldr	r2, [r7, #8]
  4010ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4010be:	68fb      	ldr	r3, [r7, #12]
  4010c0:	68ba      	ldr	r2, [r7, #8]
  4010c2:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4010c4:	68fb      	ldr	r3, [r7, #12]
  4010c6:	68ba      	ldr	r2, [r7, #8]
  4010c8:	601a      	str	r2, [r3, #0]
}
  4010ca:	bf00      	nop
  4010cc:	3710      	adds	r7, #16
  4010ce:	46bd      	mov	sp, r7
  4010d0:	bd80      	pop	{r7, pc}
  4010d2:	bf00      	nop
  4010d4:	004011c5 	.word	0x004011c5
  4010d8:	00400eed 	.word	0x00400eed

004010dc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4010dc:	b580      	push	{r7, lr}
  4010de:	b084      	sub	sp, #16
  4010e0:	af00      	add	r7, sp, #0
  4010e2:	60f8      	str	r0, [r7, #12]
  4010e4:	60b9      	str	r1, [r7, #8]
  4010e6:	607a      	str	r2, [r7, #4]
  4010e8:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4010ea:	68b9      	ldr	r1, [r7, #8]
  4010ec:	68f8      	ldr	r0, [r7, #12]
  4010ee:	4b12      	ldr	r3, [pc, #72]	; (401138 <pio_set_output+0x5c>)
  4010f0:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4010f2:	69ba      	ldr	r2, [r7, #24]
  4010f4:	68b9      	ldr	r1, [r7, #8]
  4010f6:	68f8      	ldr	r0, [r7, #12]
  4010f8:	4b10      	ldr	r3, [pc, #64]	; (40113c <pio_set_output+0x60>)
  4010fa:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4010fc:	683b      	ldr	r3, [r7, #0]
  4010fe:	2b00      	cmp	r3, #0
  401100:	d003      	beq.n	40110a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  401102:	68fb      	ldr	r3, [r7, #12]
  401104:	68ba      	ldr	r2, [r7, #8]
  401106:	651a      	str	r2, [r3, #80]	; 0x50
  401108:	e002      	b.n	401110 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40110a:	68fb      	ldr	r3, [r7, #12]
  40110c:	68ba      	ldr	r2, [r7, #8]
  40110e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  401110:	687b      	ldr	r3, [r7, #4]
  401112:	2b00      	cmp	r3, #0
  401114:	d003      	beq.n	40111e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  401116:	68fb      	ldr	r3, [r7, #12]
  401118:	68ba      	ldr	r2, [r7, #8]
  40111a:	631a      	str	r2, [r3, #48]	; 0x30
  40111c:	e002      	b.n	401124 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40111e:	68fb      	ldr	r3, [r7, #12]
  401120:	68ba      	ldr	r2, [r7, #8]
  401122:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401124:	68fb      	ldr	r3, [r7, #12]
  401126:	68ba      	ldr	r2, [r7, #8]
  401128:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40112a:	68fb      	ldr	r3, [r7, #12]
  40112c:	68ba      	ldr	r2, [r7, #8]
  40112e:	601a      	str	r2, [r3, #0]
}
  401130:	bf00      	nop
  401132:	3710      	adds	r7, #16
  401134:	46bd      	mov	sp, r7
  401136:	bd80      	pop	{r7, pc}
  401138:	004011c5 	.word	0x004011c5
  40113c:	00400eed 	.word	0x00400eed

00401140 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  401140:	b480      	push	{r7}
  401142:	b085      	sub	sp, #20
  401144:	af00      	add	r7, sp, #0
  401146:	60f8      	str	r0, [r7, #12]
  401148:	60b9      	str	r1, [r7, #8]
  40114a:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  40114c:	687b      	ldr	r3, [r7, #4]
  40114e:	f003 0310 	and.w	r3, r3, #16
  401152:	2b00      	cmp	r3, #0
  401154:	d020      	beq.n	401198 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  401156:	68fb      	ldr	r3, [r7, #12]
  401158:	68ba      	ldr	r2, [r7, #8]
  40115a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40115e:	687b      	ldr	r3, [r7, #4]
  401160:	f003 0320 	and.w	r3, r3, #32
  401164:	2b00      	cmp	r3, #0
  401166:	d004      	beq.n	401172 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  401168:	68fb      	ldr	r3, [r7, #12]
  40116a:	68ba      	ldr	r2, [r7, #8]
  40116c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401170:	e003      	b.n	40117a <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  401172:	68fb      	ldr	r3, [r7, #12]
  401174:	68ba      	ldr	r2, [r7, #8]
  401176:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  40117a:	687b      	ldr	r3, [r7, #4]
  40117c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  401180:	2b00      	cmp	r3, #0
  401182:	d004      	beq.n	40118e <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  401184:	68fb      	ldr	r3, [r7, #12]
  401186:	68ba      	ldr	r2, [r7, #8]
  401188:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  40118c:	e008      	b.n	4011a0 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  40118e:	68fb      	ldr	r3, [r7, #12]
  401190:	68ba      	ldr	r2, [r7, #8]
  401192:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  401196:	e003      	b.n	4011a0 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  401198:	68fb      	ldr	r3, [r7, #12]
  40119a:	68ba      	ldr	r2, [r7, #8]
  40119c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  4011a0:	bf00      	nop
  4011a2:	3714      	adds	r7, #20
  4011a4:	46bd      	mov	sp, r7
  4011a6:	bc80      	pop	{r7}
  4011a8:	4770      	bx	lr

004011aa <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4011aa:	b480      	push	{r7}
  4011ac:	b083      	sub	sp, #12
  4011ae:	af00      	add	r7, sp, #0
  4011b0:	6078      	str	r0, [r7, #4]
  4011b2:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4011b4:	687b      	ldr	r3, [r7, #4]
  4011b6:	683a      	ldr	r2, [r7, #0]
  4011b8:	641a      	str	r2, [r3, #64]	; 0x40
}
  4011ba:	bf00      	nop
  4011bc:	370c      	adds	r7, #12
  4011be:	46bd      	mov	sp, r7
  4011c0:	bc80      	pop	{r7}
  4011c2:	4770      	bx	lr

004011c4 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4011c4:	b480      	push	{r7}
  4011c6:	b083      	sub	sp, #12
  4011c8:	af00      	add	r7, sp, #0
  4011ca:	6078      	str	r0, [r7, #4]
  4011cc:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4011ce:	687b      	ldr	r3, [r7, #4]
  4011d0:	683a      	ldr	r2, [r7, #0]
  4011d2:	645a      	str	r2, [r3, #68]	; 0x44
}
  4011d4:	bf00      	nop
  4011d6:	370c      	adds	r7, #12
  4011d8:	46bd      	mov	sp, r7
  4011da:	bc80      	pop	{r7}
  4011dc:	4770      	bx	lr

004011de <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4011de:	b480      	push	{r7}
  4011e0:	b083      	sub	sp, #12
  4011e2:	af00      	add	r7, sp, #0
  4011e4:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  4011e6:	687b      	ldr	r3, [r7, #4]
  4011e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  4011ea:	4618      	mov	r0, r3
  4011ec:	370c      	adds	r7, #12
  4011ee:	46bd      	mov	sp, r7
  4011f0:	bc80      	pop	{r7}
  4011f2:	4770      	bx	lr

004011f4 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  4011f4:	b480      	push	{r7}
  4011f6:	b083      	sub	sp, #12
  4011f8:	af00      	add	r7, sp, #0
  4011fa:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4011fc:	687b      	ldr	r3, [r7, #4]
  4011fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  401200:	4618      	mov	r0, r3
  401202:	370c      	adds	r7, #12
  401204:	46bd      	mov	sp, r7
  401206:	bc80      	pop	{r7}
  401208:	4770      	bx	lr
	...

0040120c <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  40120c:	b590      	push	{r4, r7, lr}
  40120e:	b087      	sub	sp, #28
  401210:	af02      	add	r7, sp, #8
  401212:	6078      	str	r0, [r7, #4]
  401214:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  401216:	6878      	ldr	r0, [r7, #4]
  401218:	4b63      	ldr	r3, [pc, #396]	; (4013a8 <pio_configure_pin+0x19c>)
  40121a:	4798      	blx	r3
  40121c:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  40121e:	683b      	ldr	r3, [r7, #0]
  401220:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  401224:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401228:	d067      	beq.n	4012fa <pio_configure_pin+0xee>
  40122a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40122e:	d809      	bhi.n	401244 <pio_configure_pin+0x38>
  401230:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401234:	d02b      	beq.n	40128e <pio_configure_pin+0x82>
  401236:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40123a:	d043      	beq.n	4012c4 <pio_configure_pin+0xb8>
  40123c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401240:	d00a      	beq.n	401258 <pio_configure_pin+0x4c>
  401242:	e0a9      	b.n	401398 <pio_configure_pin+0x18c>
  401244:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401248:	d07e      	beq.n	401348 <pio_configure_pin+0x13c>
  40124a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40124e:	d07b      	beq.n	401348 <pio_configure_pin+0x13c>
  401250:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401254:	d06c      	beq.n	401330 <pio_configure_pin+0x124>
  401256:	e09f      	b.n	401398 <pio_configure_pin+0x18c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401258:	687b      	ldr	r3, [r7, #4]
  40125a:	f003 031f 	and.w	r3, r3, #31
  40125e:	2201      	movs	r2, #1
  401260:	fa02 f303 	lsl.w	r3, r2, r3
  401264:	461a      	mov	r2, r3
  401266:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40126a:	68f8      	ldr	r0, [r7, #12]
  40126c:	4b4f      	ldr	r3, [pc, #316]	; (4013ac <pio_configure_pin+0x1a0>)
  40126e:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401270:	687b      	ldr	r3, [r7, #4]
  401272:	f003 031f 	and.w	r3, r3, #31
  401276:	2201      	movs	r2, #1
  401278:	fa02 f303 	lsl.w	r3, r2, r3
  40127c:	4619      	mov	r1, r3
  40127e:	683b      	ldr	r3, [r7, #0]
  401280:	f003 0301 	and.w	r3, r3, #1
  401284:	461a      	mov	r2, r3
  401286:	68f8      	ldr	r0, [r7, #12]
  401288:	4b49      	ldr	r3, [pc, #292]	; (4013b0 <pio_configure_pin+0x1a4>)
  40128a:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  40128c:	e086      	b.n	40139c <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  40128e:	687b      	ldr	r3, [r7, #4]
  401290:	f003 031f 	and.w	r3, r3, #31
  401294:	2201      	movs	r2, #1
  401296:	fa02 f303 	lsl.w	r3, r2, r3
  40129a:	461a      	mov	r2, r3
  40129c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4012a0:	68f8      	ldr	r0, [r7, #12]
  4012a2:	4b42      	ldr	r3, [pc, #264]	; (4013ac <pio_configure_pin+0x1a0>)
  4012a4:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4012a6:	687b      	ldr	r3, [r7, #4]
  4012a8:	f003 031f 	and.w	r3, r3, #31
  4012ac:	2201      	movs	r2, #1
  4012ae:	fa02 f303 	lsl.w	r3, r2, r3
  4012b2:	4619      	mov	r1, r3
  4012b4:	683b      	ldr	r3, [r7, #0]
  4012b6:	f003 0301 	and.w	r3, r3, #1
  4012ba:	461a      	mov	r2, r3
  4012bc:	68f8      	ldr	r0, [r7, #12]
  4012be:	4b3c      	ldr	r3, [pc, #240]	; (4013b0 <pio_configure_pin+0x1a4>)
  4012c0:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4012c2:	e06b      	b.n	40139c <pio_configure_pin+0x190>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  4012c4:	687b      	ldr	r3, [r7, #4]
  4012c6:	f003 031f 	and.w	r3, r3, #31
  4012ca:	2201      	movs	r2, #1
  4012cc:	fa02 f303 	lsl.w	r3, r2, r3
  4012d0:	461a      	mov	r2, r3
  4012d2:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4012d6:	68f8      	ldr	r0, [r7, #12]
  4012d8:	4b34      	ldr	r3, [pc, #208]	; (4013ac <pio_configure_pin+0x1a0>)
  4012da:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4012dc:	687b      	ldr	r3, [r7, #4]
  4012de:	f003 031f 	and.w	r3, r3, #31
  4012e2:	2201      	movs	r2, #1
  4012e4:	fa02 f303 	lsl.w	r3, r2, r3
  4012e8:	4619      	mov	r1, r3
  4012ea:	683b      	ldr	r3, [r7, #0]
  4012ec:	f003 0301 	and.w	r3, r3, #1
  4012f0:	461a      	mov	r2, r3
  4012f2:	68f8      	ldr	r0, [r7, #12]
  4012f4:	4b2e      	ldr	r3, [pc, #184]	; (4013b0 <pio_configure_pin+0x1a4>)
  4012f6:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4012f8:	e050      	b.n	40139c <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4012fa:	687b      	ldr	r3, [r7, #4]
  4012fc:	f003 031f 	and.w	r3, r3, #31
  401300:	2201      	movs	r2, #1
  401302:	fa02 f303 	lsl.w	r3, r2, r3
  401306:	461a      	mov	r2, r3
  401308:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40130c:	68f8      	ldr	r0, [r7, #12]
  40130e:	4b27      	ldr	r3, [pc, #156]	; (4013ac <pio_configure_pin+0x1a0>)
  401310:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401312:	687b      	ldr	r3, [r7, #4]
  401314:	f003 031f 	and.w	r3, r3, #31
  401318:	2201      	movs	r2, #1
  40131a:	fa02 f303 	lsl.w	r3, r2, r3
  40131e:	4619      	mov	r1, r3
  401320:	683b      	ldr	r3, [r7, #0]
  401322:	f003 0301 	and.w	r3, r3, #1
  401326:	461a      	mov	r2, r3
  401328:	68f8      	ldr	r0, [r7, #12]
  40132a:	4b21      	ldr	r3, [pc, #132]	; (4013b0 <pio_configure_pin+0x1a4>)
  40132c:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  40132e:	e035      	b.n	40139c <pio_configure_pin+0x190>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401330:	687b      	ldr	r3, [r7, #4]
  401332:	f003 031f 	and.w	r3, r3, #31
  401336:	2201      	movs	r2, #1
  401338:	fa02 f303 	lsl.w	r3, r2, r3
  40133c:	683a      	ldr	r2, [r7, #0]
  40133e:	4619      	mov	r1, r3
  401340:	68f8      	ldr	r0, [r7, #12]
  401342:	4b1c      	ldr	r3, [pc, #112]	; (4013b4 <pio_configure_pin+0x1a8>)
  401344:	4798      	blx	r3
		break;
  401346:	e029      	b.n	40139c <pio_configure_pin+0x190>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401348:	687b      	ldr	r3, [r7, #4]
  40134a:	f003 031f 	and.w	r3, r3, #31
  40134e:	2201      	movs	r2, #1
  401350:	fa02 f303 	lsl.w	r3, r2, r3
  401354:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401356:	683b      	ldr	r3, [r7, #0]
  401358:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40135c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401360:	bf0c      	ite	eq
  401362:	2301      	moveq	r3, #1
  401364:	2300      	movne	r3, #0
  401366:	b2db      	uxtb	r3, r3
  401368:	461a      	mov	r2, r3
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  40136a:	683b      	ldr	r3, [r7, #0]
  40136c:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401370:	2b00      	cmp	r3, #0
  401372:	bf14      	ite	ne
  401374:	2301      	movne	r3, #1
  401376:	2300      	moveq	r3, #0
  401378:	b2db      	uxtb	r3, r3
  40137a:	4618      	mov	r0, r3
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  40137c:	683b      	ldr	r3, [r7, #0]
  40137e:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401382:	2b00      	cmp	r3, #0
  401384:	bf14      	ite	ne
  401386:	2301      	movne	r3, #1
  401388:	2300      	moveq	r3, #0
  40138a:	b2db      	uxtb	r3, r3
  40138c:	9300      	str	r3, [sp, #0]
  40138e:	4603      	mov	r3, r0
  401390:	68f8      	ldr	r0, [r7, #12]
  401392:	4c09      	ldr	r4, [pc, #36]	; (4013b8 <pio_configure_pin+0x1ac>)
  401394:	47a0      	blx	r4
		break;
  401396:	e001      	b.n	40139c <pio_configure_pin+0x190>

	default:
		return 0;
  401398:	2300      	movs	r3, #0
  40139a:	e000      	b.n	40139e <pio_configure_pin+0x192>
	}

	return 1;
  40139c:	2301      	movs	r3, #1
}
  40139e:	4618      	mov	r0, r3
  4013a0:	3714      	adds	r7, #20
  4013a2:	46bd      	mov	sp, r7
  4013a4:	bd90      	pop	{r4, r7, pc}
  4013a6:	bf00      	nop
  4013a8:	004013bd 	.word	0x004013bd
  4013ac:	00400f4d 	.word	0x00400f4d
  4013b0:	00400eed 	.word	0x00400eed
  4013b4:	0040105d 	.word	0x0040105d
  4013b8:	004010dd 	.word	0x004010dd

004013bc <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  4013bc:	b480      	push	{r7}
  4013be:	b085      	sub	sp, #20
  4013c0:	af00      	add	r7, sp, #0
  4013c2:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4013c4:	687b      	ldr	r3, [r7, #4]
  4013c6:	095b      	lsrs	r3, r3, #5
  4013c8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4013cc:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4013d0:	025b      	lsls	r3, r3, #9
  4013d2:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  4013d4:	68fb      	ldr	r3, [r7, #12]
}
  4013d6:	4618      	mov	r0, r3
  4013d8:	3714      	adds	r7, #20
  4013da:	46bd      	mov	sp, r7
  4013dc:	bc80      	pop	{r7}
  4013de:	4770      	bx	lr

004013e0 <pio_capture_enable>:
 * \brief Enable PIO capture mode.
 *
 * \param p_pio Pointer to a PIO instance.
 */
void pio_capture_enable(Pio *p_pio)
{
  4013e0:	b480      	push	{r7}
  4013e2:	b083      	sub	sp, #12
  4013e4:	af00      	add	r7, sp, #0
  4013e6:	6078      	str	r0, [r7, #4]
	p_pio->PIO_PCMR |= PIO_PCMR_PCEN;
  4013e8:	687b      	ldr	r3, [r7, #4]
  4013ea:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  4013ee:	f043 0201 	orr.w	r2, r3, #1
  4013f2:	687b      	ldr	r3, [r7, #4]
  4013f4:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	pio_capture_enable_flag = true;
  4013f8:	4b03      	ldr	r3, [pc, #12]	; (401408 <pio_capture_enable+0x28>)
  4013fa:	2201      	movs	r2, #1
  4013fc:	601a      	str	r2, [r3, #0]
}
  4013fe:	bf00      	nop
  401400:	370c      	adds	r7, #12
  401402:	46bd      	mov	sp, r7
  401404:	bc80      	pop	{r7}
  401406:	4770      	bx	lr
  401408:	20000ab4 	.word	0x20000ab4

0040140c <pio_capture_disable>:
 * \brief Disable PIO capture mode.
 *
 * \param p_pio Pointer to a PIO instance.
 */
void pio_capture_disable(Pio *p_pio)
{
  40140c:	b480      	push	{r7}
  40140e:	b083      	sub	sp, #12
  401410:	af00      	add	r7, sp, #0
  401412:	6078      	str	r0, [r7, #4]
	p_pio->PIO_PCMR &= (~PIO_PCMR_PCEN);
  401414:	687b      	ldr	r3, [r7, #4]
  401416:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  40141a:	f023 0201 	bic.w	r2, r3, #1
  40141e:	687b      	ldr	r3, [r7, #4]
  401420:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	pio_capture_enable_flag = false;
  401424:	4b03      	ldr	r3, [pc, #12]	; (401434 <pio_capture_disable+0x28>)
  401426:	2200      	movs	r2, #0
  401428:	601a      	str	r2, [r3, #0]
}
  40142a:	bf00      	nop
  40142c:	370c      	adds	r7, #12
  40142e:	46bd      	mov	sp, r7
  401430:	bc80      	pop	{r7}
  401432:	4770      	bx	lr
  401434:	20000ab4 	.word	0x20000ab4

00401438 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  401438:	b480      	push	{r7}
  40143a:	b085      	sub	sp, #20
  40143c:	af00      	add	r7, sp, #0
  40143e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401440:	491c      	ldr	r1, [pc, #112]	; (4014b4 <pmc_switch_mck_to_pllack+0x7c>)
  401442:	4b1c      	ldr	r3, [pc, #112]	; (4014b4 <pmc_switch_mck_to_pllack+0x7c>)
  401444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401446:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  40144a:	687b      	ldr	r3, [r7, #4]
  40144c:	4313      	orrs	r3, r2
  40144e:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401450:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401454:	60fb      	str	r3, [r7, #12]
  401456:	e007      	b.n	401468 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401458:	68fb      	ldr	r3, [r7, #12]
  40145a:	2b00      	cmp	r3, #0
  40145c:	d101      	bne.n	401462 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  40145e:	2301      	movs	r3, #1
  401460:	e023      	b.n	4014aa <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  401462:	68fb      	ldr	r3, [r7, #12]
  401464:	3b01      	subs	r3, #1
  401466:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401468:	4b12      	ldr	r3, [pc, #72]	; (4014b4 <pmc_switch_mck_to_pllack+0x7c>)
  40146a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40146c:	f003 0308 	and.w	r3, r3, #8
  401470:	2b00      	cmp	r3, #0
  401472:	d0f1      	beq.n	401458 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401474:	4a0f      	ldr	r2, [pc, #60]	; (4014b4 <pmc_switch_mck_to_pllack+0x7c>)
  401476:	4b0f      	ldr	r3, [pc, #60]	; (4014b4 <pmc_switch_mck_to_pllack+0x7c>)
  401478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40147a:	f023 0303 	bic.w	r3, r3, #3
  40147e:	f043 0302 	orr.w	r3, r3, #2
  401482:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401484:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401488:	60fb      	str	r3, [r7, #12]
  40148a:	e007      	b.n	40149c <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40148c:	68fb      	ldr	r3, [r7, #12]
  40148e:	2b00      	cmp	r3, #0
  401490:	d101      	bne.n	401496 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  401492:	2301      	movs	r3, #1
  401494:	e009      	b.n	4014aa <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  401496:	68fb      	ldr	r3, [r7, #12]
  401498:	3b01      	subs	r3, #1
  40149a:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40149c:	4b05      	ldr	r3, [pc, #20]	; (4014b4 <pmc_switch_mck_to_pllack+0x7c>)
  40149e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4014a0:	f003 0308 	and.w	r3, r3, #8
  4014a4:	2b00      	cmp	r3, #0
  4014a6:	d0f1      	beq.n	40148c <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  4014a8:	2300      	movs	r3, #0
}
  4014aa:	4618      	mov	r0, r3
  4014ac:	3714      	adds	r7, #20
  4014ae:	46bd      	mov	sp, r7
  4014b0:	bc80      	pop	{r7}
  4014b2:	4770      	bx	lr
  4014b4:	400e0400 	.word	0x400e0400

004014b8 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  4014b8:	b480      	push	{r7}
  4014ba:	b083      	sub	sp, #12
  4014bc:	af00      	add	r7, sp, #0
  4014be:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  4014c0:	687b      	ldr	r3, [r7, #4]
  4014c2:	2b01      	cmp	r3, #1
  4014c4:	d107      	bne.n	4014d6 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  4014c6:	4a08      	ldr	r2, [pc, #32]	; (4014e8 <pmc_switch_sclk_to_32kxtal+0x30>)
  4014c8:	4b07      	ldr	r3, [pc, #28]	; (4014e8 <pmc_switch_sclk_to_32kxtal+0x30>)
  4014ca:	689b      	ldr	r3, [r3, #8]
  4014cc:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  4014d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4014d4:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  4014d6:	4b04      	ldr	r3, [pc, #16]	; (4014e8 <pmc_switch_sclk_to_32kxtal+0x30>)
  4014d8:	4a04      	ldr	r2, [pc, #16]	; (4014ec <pmc_switch_sclk_to_32kxtal+0x34>)
  4014da:	601a      	str	r2, [r3, #0]
}
  4014dc:	bf00      	nop
  4014de:	370c      	adds	r7, #12
  4014e0:	46bd      	mov	sp, r7
  4014e2:	bc80      	pop	{r7}
  4014e4:	4770      	bx	lr
  4014e6:	bf00      	nop
  4014e8:	400e1410 	.word	0x400e1410
  4014ec:	a5000008 	.word	0xa5000008

004014f0 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  4014f0:	b480      	push	{r7}
  4014f2:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4014f4:	4b09      	ldr	r3, [pc, #36]	; (40151c <pmc_osc_is_ready_32kxtal+0x2c>)
  4014f6:	695b      	ldr	r3, [r3, #20]
  4014f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4014fc:	2b00      	cmp	r3, #0
  4014fe:	d007      	beq.n	401510 <pmc_osc_is_ready_32kxtal+0x20>
  401500:	4b07      	ldr	r3, [pc, #28]	; (401520 <pmc_osc_is_ready_32kxtal+0x30>)
  401502:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401504:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401508:	2b00      	cmp	r3, #0
  40150a:	d001      	beq.n	401510 <pmc_osc_is_ready_32kxtal+0x20>
  40150c:	2301      	movs	r3, #1
  40150e:	e000      	b.n	401512 <pmc_osc_is_ready_32kxtal+0x22>
  401510:	2300      	movs	r3, #0
}
  401512:	4618      	mov	r0, r3
  401514:	46bd      	mov	sp, r7
  401516:	bc80      	pop	{r7}
  401518:	4770      	bx	lr
  40151a:	bf00      	nop
  40151c:	400e1410 	.word	0x400e1410
  401520:	400e0400 	.word	0x400e0400

00401524 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  401524:	b480      	push	{r7}
  401526:	b083      	sub	sp, #12
  401528:	af00      	add	r7, sp, #0
  40152a:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  40152c:	4a18      	ldr	r2, [pc, #96]	; (401590 <pmc_switch_mainck_to_fastrc+0x6c>)
  40152e:	4b18      	ldr	r3, [pc, #96]	; (401590 <pmc_switch_mainck_to_fastrc+0x6c>)
  401530:	6a1b      	ldr	r3, [r3, #32]
  401532:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401536:	f043 0308 	orr.w	r3, r3, #8
  40153a:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40153c:	bf00      	nop
  40153e:	4b14      	ldr	r3, [pc, #80]	; (401590 <pmc_switch_mainck_to_fastrc+0x6c>)
  401540:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401542:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401546:	2b00      	cmp	r3, #0
  401548:	d0f9      	beq.n	40153e <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40154a:	4911      	ldr	r1, [pc, #68]	; (401590 <pmc_switch_mainck_to_fastrc+0x6c>)
  40154c:	4b10      	ldr	r3, [pc, #64]	; (401590 <pmc_switch_mainck_to_fastrc+0x6c>)
  40154e:	6a1b      	ldr	r3, [r3, #32]
  401550:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401554:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  401558:	687a      	ldr	r2, [r7, #4]
  40155a:	4313      	orrs	r3, r2
  40155c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401560:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401562:	bf00      	nop
  401564:	4b0a      	ldr	r3, [pc, #40]	; (401590 <pmc_switch_mainck_to_fastrc+0x6c>)
  401566:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401568:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40156c:	2b00      	cmp	r3, #0
  40156e:	d0f9      	beq.n	401564 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401570:	4a07      	ldr	r2, [pc, #28]	; (401590 <pmc_switch_mainck_to_fastrc+0x6c>)
  401572:	4b07      	ldr	r3, [pc, #28]	; (401590 <pmc_switch_mainck_to_fastrc+0x6c>)
  401574:	6a1b      	ldr	r3, [r3, #32]
  401576:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  40157a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  40157e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401582:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  401584:	bf00      	nop
  401586:	370c      	adds	r7, #12
  401588:	46bd      	mov	sp, r7
  40158a:	bc80      	pop	{r7}
  40158c:	4770      	bx	lr
  40158e:	bf00      	nop
  401590:	400e0400 	.word	0x400e0400

00401594 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  401594:	b480      	push	{r7}
  401596:	b083      	sub	sp, #12
  401598:	af00      	add	r7, sp, #0
  40159a:	6078      	str	r0, [r7, #4]
  40159c:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40159e:	687b      	ldr	r3, [r7, #4]
  4015a0:	2b00      	cmp	r3, #0
  4015a2:	d008      	beq.n	4015b6 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4015a4:	4916      	ldr	r1, [pc, #88]	; (401600 <pmc_switch_mainck_to_xtal+0x6c>)
  4015a6:	4b16      	ldr	r3, [pc, #88]	; (401600 <pmc_switch_mainck_to_xtal+0x6c>)
  4015a8:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4015aa:	4a16      	ldr	r2, [pc, #88]	; (401604 <pmc_switch_mainck_to_xtal+0x70>)
  4015ac:	401a      	ands	r2, r3
  4015ae:	4b16      	ldr	r3, [pc, #88]	; (401608 <pmc_switch_mainck_to_xtal+0x74>)
  4015b0:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4015b2:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  4015b4:	e01e      	b.n	4015f4 <pmc_switch_mainck_to_xtal+0x60>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4015b6:	4912      	ldr	r1, [pc, #72]	; (401600 <pmc_switch_mainck_to_xtal+0x6c>)
  4015b8:	4b11      	ldr	r3, [pc, #68]	; (401600 <pmc_switch_mainck_to_xtal+0x6c>)
  4015ba:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4015bc:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4015c0:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4015c4:	683a      	ldr	r2, [r7, #0]
  4015c6:	0212      	lsls	r2, r2, #8
  4015c8:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4015ca:	4313      	orrs	r3, r2
  4015cc:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4015d0:	f043 0301 	orr.w	r3, r3, #1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4015d4:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4015d6:	bf00      	nop
  4015d8:	4b09      	ldr	r3, [pc, #36]	; (401600 <pmc_switch_mainck_to_xtal+0x6c>)
  4015da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4015dc:	f003 0301 	and.w	r3, r3, #1
  4015e0:	2b00      	cmp	r3, #0
  4015e2:	d0f9      	beq.n	4015d8 <pmc_switch_mainck_to_xtal+0x44>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4015e4:	4a06      	ldr	r2, [pc, #24]	; (401600 <pmc_switch_mainck_to_xtal+0x6c>)
  4015e6:	4b06      	ldr	r3, [pc, #24]	; (401600 <pmc_switch_mainck_to_xtal+0x6c>)
  4015e8:	6a1b      	ldr	r3, [r3, #32]
  4015ea:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4015ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4015f2:	6213      	str	r3, [r2, #32]
}
  4015f4:	bf00      	nop
  4015f6:	370c      	adds	r7, #12
  4015f8:	46bd      	mov	sp, r7
  4015fa:	bc80      	pop	{r7}
  4015fc:	4770      	bx	lr
  4015fe:	bf00      	nop
  401600:	400e0400 	.word	0x400e0400
  401604:	fec8fffc 	.word	0xfec8fffc
  401608:	01370002 	.word	0x01370002

0040160c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  40160c:	b480      	push	{r7}
  40160e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401610:	4b03      	ldr	r3, [pc, #12]	; (401620 <pmc_osc_is_ready_mainck+0x14>)
  401612:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401614:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  401618:	4618      	mov	r0, r3
  40161a:	46bd      	mov	sp, r7
  40161c:	bc80      	pop	{r7}
  40161e:	4770      	bx	lr
  401620:	400e0400 	.word	0x400e0400

00401624 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  401624:	b480      	push	{r7}
  401626:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401628:	4b03      	ldr	r3, [pc, #12]	; (401638 <pmc_disable_pllack+0x14>)
  40162a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40162e:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  401630:	bf00      	nop
  401632:	46bd      	mov	sp, r7
  401634:	bc80      	pop	{r7}
  401636:	4770      	bx	lr
  401638:	400e0400 	.word	0x400e0400

0040163c <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  40163c:	b480      	push	{r7}
  40163e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401640:	4b03      	ldr	r3, [pc, #12]	; (401650 <pmc_is_locked_pllack+0x14>)
  401642:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401644:	f003 0302 	and.w	r3, r3, #2
}
  401648:	4618      	mov	r0, r3
  40164a:	46bd      	mov	sp, r7
  40164c:	bc80      	pop	{r7}
  40164e:	4770      	bx	lr
  401650:	400e0400 	.word	0x400e0400

00401654 <pmc_enable_pllbck>:
 * \param mulb PLLB multiplier.
 * \param pllbcount PLLB counter.
 * \param divb Divider.
 */
void pmc_enable_pllbck(uint32_t mulb, uint32_t pllbcount, uint32_t divb)
{
  401654:	b580      	push	{r7, lr}
  401656:	b084      	sub	sp, #16
  401658:	af00      	add	r7, sp, #0
  40165a:	60f8      	str	r0, [r7, #12]
  40165c:	60b9      	str	r1, [r7, #8]
  40165e:	607a      	str	r2, [r7, #4]
	/* first disable the PLL to unlock the lock */
	pmc_disable_pllbck();
  401660:	4b0d      	ldr	r3, [pc, #52]	; (401698 <pmc_enable_pllbck+0x44>)
  401662:	4798      	blx	r3

#if SAMG55
	PMC->CKGR_PLLAR = CKGR_PLLAR_PLLAEN(divb) |
		CKGR_PLLAR_PLLACOUNT(pllbcount) | CKGR_PLLAR_MULA(mulb);
#else
	PMC->CKGR_PLLBR =
  401664:	480d      	ldr	r0, [pc, #52]	; (40169c <pmc_enable_pllbck+0x48>)
			CKGR_PLLBR_DIVB(divb) | CKGR_PLLBR_PLLBCOUNT(pllbcount)
  401666:	687b      	ldr	r3, [r7, #4]
  401668:	b2da      	uxtb	r2, r3
  40166a:	68bb      	ldr	r3, [r7, #8]
  40166c:	021b      	lsls	r3, r3, #8
  40166e:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  401672:	431a      	orrs	r2, r3
			| CKGR_PLLBR_MULB(mulb);
  401674:	68fb      	ldr	r3, [r7, #12]
  401676:	0419      	lsls	r1, r3, #16
  401678:	4b09      	ldr	r3, [pc, #36]	; (4016a0 <pmc_enable_pllbck+0x4c>)
  40167a:	400b      	ands	r3, r1
  40167c:	4313      	orrs	r3, r2
	PMC->CKGR_PLLBR =
  40167e:	62c3      	str	r3, [r0, #44]	; 0x2c
#endif
	while ((PMC->PMC_SR & PMC_SR_LOCKB) == 0);
  401680:	bf00      	nop
  401682:	4b06      	ldr	r3, [pc, #24]	; (40169c <pmc_enable_pllbck+0x48>)
  401684:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401686:	f003 0304 	and.w	r3, r3, #4
  40168a:	2b00      	cmp	r3, #0
  40168c:	d0f9      	beq.n	401682 <pmc_enable_pllbck+0x2e>
}
  40168e:	bf00      	nop
  401690:	3710      	adds	r7, #16
  401692:	46bd      	mov	sp, r7
  401694:	bd80      	pop	{r7, pc}
  401696:	bf00      	nop
  401698:	004016a5 	.word	0x004016a5
  40169c:	400e0400 	.word	0x400e0400
  4016a0:	07ff0000 	.word	0x07ff0000

004016a4 <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  4016a4:	b480      	push	{r7}
  4016a6:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  4016a8:	4b03      	ldr	r3, [pc, #12]	; (4016b8 <pmc_disable_pllbck+0x14>)
  4016aa:	2200      	movs	r2, #0
  4016ac:	62da      	str	r2, [r3, #44]	; 0x2c
}
  4016ae:	bf00      	nop
  4016b0:	46bd      	mov	sp, r7
  4016b2:	bc80      	pop	{r7}
  4016b4:	4770      	bx	lr
  4016b6:	bf00      	nop
  4016b8:	400e0400 	.word	0x400e0400

004016bc <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  4016bc:	b480      	push	{r7}
  4016be:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  4016c0:	4b03      	ldr	r3, [pc, #12]	; (4016d0 <pmc_is_locked_pllbck+0x14>)
  4016c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4016c4:	f003 0304 	and.w	r3, r3, #4
}
  4016c8:	4618      	mov	r0, r3
  4016ca:	46bd      	mov	sp, r7
  4016cc:	bc80      	pop	{r7}
  4016ce:	4770      	bx	lr
  4016d0:	400e0400 	.word	0x400e0400

004016d4 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4016d4:	b480      	push	{r7}
  4016d6:	b083      	sub	sp, #12
  4016d8:	af00      	add	r7, sp, #0
  4016da:	6078      	str	r0, [r7, #4]
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  4016dc:	687b      	ldr	r3, [r7, #4]
  4016de:	2b22      	cmp	r3, #34	; 0x22
  4016e0:	d901      	bls.n	4016e6 <pmc_enable_periph_clk+0x12>
		return 1;
  4016e2:	2301      	movs	r3, #1
  4016e4:	e02f      	b.n	401746 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  4016e6:	687b      	ldr	r3, [r7, #4]
  4016e8:	2b1f      	cmp	r3, #31
  4016ea:	d813      	bhi.n	401714 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4016ec:	4b18      	ldr	r3, [pc, #96]	; (401750 <pmc_enable_periph_clk+0x7c>)
  4016ee:	699a      	ldr	r2, [r3, #24]
  4016f0:	2101      	movs	r1, #1
  4016f2:	687b      	ldr	r3, [r7, #4]
  4016f4:	fa01 f303 	lsl.w	r3, r1, r3
  4016f8:	401a      	ands	r2, r3
  4016fa:	2101      	movs	r1, #1
  4016fc:	687b      	ldr	r3, [r7, #4]
  4016fe:	fa01 f303 	lsl.w	r3, r1, r3
  401702:	429a      	cmp	r2, r3
  401704:	d01e      	beq.n	401744 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  401706:	4a12      	ldr	r2, [pc, #72]	; (401750 <pmc_enable_periph_clk+0x7c>)
  401708:	2101      	movs	r1, #1
  40170a:	687b      	ldr	r3, [r7, #4]
  40170c:	fa01 f303 	lsl.w	r3, r1, r3
  401710:	6113      	str	r3, [r2, #16]
  401712:	e017      	b.n	401744 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401714:	687b      	ldr	r3, [r7, #4]
  401716:	3b20      	subs	r3, #32
  401718:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40171a:	4b0d      	ldr	r3, [pc, #52]	; (401750 <pmc_enable_periph_clk+0x7c>)
  40171c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401720:	2101      	movs	r1, #1
  401722:	687b      	ldr	r3, [r7, #4]
  401724:	fa01 f303 	lsl.w	r3, r1, r3
  401728:	401a      	ands	r2, r3
  40172a:	2101      	movs	r1, #1
  40172c:	687b      	ldr	r3, [r7, #4]
  40172e:	fa01 f303 	lsl.w	r3, r1, r3
  401732:	429a      	cmp	r2, r3
  401734:	d006      	beq.n	401744 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  401736:	4a06      	ldr	r2, [pc, #24]	; (401750 <pmc_enable_periph_clk+0x7c>)
  401738:	2101      	movs	r1, #1
  40173a:	687b      	ldr	r3, [r7, #4]
  40173c:	fa01 f303 	lsl.w	r3, r1, r3
  401740:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  401744:	2300      	movs	r3, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  401746:	4618      	mov	r0, r3
  401748:	370c      	adds	r7, #12
  40174a:	46bd      	mov	sp, r7
  40174c:	bc80      	pop	{r7}
  40174e:	4770      	bx	lr
  401750:	400e0400 	.word	0x400e0400

00401754 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401754:	b480      	push	{r7}
  401756:	b083      	sub	sp, #12
  401758:	af00      	add	r7, sp, #0
  40175a:	4603      	mov	r3, r0
  40175c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  40175e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401762:	2b00      	cmp	r3, #0
  401764:	db0b      	blt.n	40177e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401766:	4908      	ldr	r1, [pc, #32]	; (401788 <__NVIC_EnableIRQ+0x34>)
  401768:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40176c:	095b      	lsrs	r3, r3, #5
  40176e:	79fa      	ldrb	r2, [r7, #7]
  401770:	f002 021f 	and.w	r2, r2, #31
  401774:	2001      	movs	r0, #1
  401776:	fa00 f202 	lsl.w	r2, r0, r2
  40177a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
  40177e:	bf00      	nop
  401780:	370c      	adds	r7, #12
  401782:	46bd      	mov	sp, r7
  401784:	bc80      	pop	{r7}
  401786:	4770      	bx	lr
  401788:	e000e100 	.word	0xe000e100

0040178c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  40178c:	b480      	push	{r7}
  40178e:	b083      	sub	sp, #12
  401790:	af00      	add	r7, sp, #0
  401792:	4603      	mov	r3, r0
  401794:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  401796:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40179a:	2b00      	cmp	r3, #0
  40179c:	db10      	blt.n	4017c0 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40179e:	490b      	ldr	r1, [pc, #44]	; (4017cc <__NVIC_DisableIRQ+0x40>)
  4017a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4017a4:	095b      	lsrs	r3, r3, #5
  4017a6:	79fa      	ldrb	r2, [r7, #7]
  4017a8:	f002 021f 	and.w	r2, r2, #31
  4017ac:	2001      	movs	r0, #1
  4017ae:	fa00 f202 	lsl.w	r2, r0, r2
  4017b2:	3320      	adds	r3, #32
  4017b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  4017b8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4017bc:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
  4017c0:	bf00      	nop
  4017c2:	370c      	adds	r7, #12
  4017c4:	46bd      	mov	sp, r7
  4017c6:	bc80      	pop	{r7}
  4017c8:	4770      	bx	lr
  4017ca:	bf00      	nop
  4017cc:	e000e100 	.word	0xe000e100

004017d0 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  4017d0:	b480      	push	{r7}
  4017d2:	b083      	sub	sp, #12
  4017d4:	af00      	add	r7, sp, #0
  4017d6:	4603      	mov	r3, r0
  4017d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  4017da:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4017de:	2b00      	cmp	r3, #0
  4017e0:	db0c      	blt.n	4017fc <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4017e2:	4909      	ldr	r1, [pc, #36]	; (401808 <__NVIC_ClearPendingIRQ+0x38>)
  4017e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4017e8:	095b      	lsrs	r3, r3, #5
  4017ea:	79fa      	ldrb	r2, [r7, #7]
  4017ec:	f002 021f 	and.w	r2, r2, #31
  4017f0:	2001      	movs	r0, #1
  4017f2:	fa00 f202 	lsl.w	r2, r0, r2
  4017f6:	3360      	adds	r3, #96	; 0x60
  4017f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
  4017fc:	bf00      	nop
  4017fe:	370c      	adds	r7, #12
  401800:	46bd      	mov	sp, r7
  401802:	bc80      	pop	{r7}
  401804:	4770      	bx	lr
  401806:	bf00      	nop
  401808:	e000e100 	.word	0xe000e100

0040180c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  40180c:	b480      	push	{r7}
  40180e:	b083      	sub	sp, #12
  401810:	af00      	add	r7, sp, #0
  401812:	4603      	mov	r3, r0
  401814:	6039      	str	r1, [r7, #0]
  401816:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  401818:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40181c:	2b00      	cmp	r3, #0
  40181e:	db0a      	blt.n	401836 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401820:	490d      	ldr	r1, [pc, #52]	; (401858 <__NVIC_SetPriority+0x4c>)
  401822:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401826:	683a      	ldr	r2, [r7, #0]
  401828:	b2d2      	uxtb	r2, r2
  40182a:	0112      	lsls	r2, r2, #4
  40182c:	b2d2      	uxtb	r2, r2
  40182e:	440b      	add	r3, r1
  401830:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
  401834:	e00a      	b.n	40184c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401836:	4909      	ldr	r1, [pc, #36]	; (40185c <__NVIC_SetPriority+0x50>)
  401838:	79fb      	ldrb	r3, [r7, #7]
  40183a:	f003 030f 	and.w	r3, r3, #15
  40183e:	3b04      	subs	r3, #4
  401840:	683a      	ldr	r2, [r7, #0]
  401842:	b2d2      	uxtb	r2, r2
  401844:	0112      	lsls	r2, r2, #4
  401846:	b2d2      	uxtb	r2, r2
  401848:	440b      	add	r3, r1
  40184a:	761a      	strb	r2, [r3, #24]
}
  40184c:	bf00      	nop
  40184e:	370c      	adds	r7, #12
  401850:	46bd      	mov	sp, r7
  401852:	bc80      	pop	{r7}
  401854:	4770      	bx	lr
  401856:	bf00      	nop
  401858:	e000e100 	.word	0xe000e100
  40185c:	e000ed00 	.word	0xe000ed00

00401860 <osc_get_rate>:
{
  401860:	b480      	push	{r7}
  401862:	b083      	sub	sp, #12
  401864:	af00      	add	r7, sp, #0
  401866:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401868:	687b      	ldr	r3, [r7, #4]
  40186a:	2b07      	cmp	r3, #7
  40186c:	d825      	bhi.n	4018ba <osc_get_rate+0x5a>
  40186e:	a201      	add	r2, pc, #4	; (adr r2, 401874 <osc_get_rate+0x14>)
  401870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401874:	00401895 	.word	0x00401895
  401878:	0040189b 	.word	0x0040189b
  40187c:	004018a1 	.word	0x004018a1
  401880:	004018a7 	.word	0x004018a7
  401884:	004018ab 	.word	0x004018ab
  401888:	004018af 	.word	0x004018af
  40188c:	004018b3 	.word	0x004018b3
  401890:	004018b7 	.word	0x004018b7
		return OSC_SLCK_32K_RC_HZ;
  401894:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401898:	e010      	b.n	4018bc <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  40189a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40189e:	e00d      	b.n	4018bc <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4018a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4018a4:	e00a      	b.n	4018bc <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4018a6:	4b08      	ldr	r3, [pc, #32]	; (4018c8 <osc_get_rate+0x68>)
  4018a8:	e008      	b.n	4018bc <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4018aa:	4b08      	ldr	r3, [pc, #32]	; (4018cc <osc_get_rate+0x6c>)
  4018ac:	e006      	b.n	4018bc <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4018ae:	4b08      	ldr	r3, [pc, #32]	; (4018d0 <osc_get_rate+0x70>)
  4018b0:	e004      	b.n	4018bc <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4018b2:	4b07      	ldr	r3, [pc, #28]	; (4018d0 <osc_get_rate+0x70>)
  4018b4:	e002      	b.n	4018bc <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4018b6:	4b06      	ldr	r3, [pc, #24]	; (4018d0 <osc_get_rate+0x70>)
  4018b8:	e000      	b.n	4018bc <osc_get_rate+0x5c>
	return 0;
  4018ba:	2300      	movs	r3, #0
}
  4018bc:	4618      	mov	r0, r3
  4018be:	370c      	adds	r7, #12
  4018c0:	46bd      	mov	sp, r7
  4018c2:	bc80      	pop	{r7}
  4018c4:	4770      	bx	lr
  4018c6:	bf00      	nop
  4018c8:	003d0900 	.word	0x003d0900
  4018cc:	007a1200 	.word	0x007a1200
  4018d0:	00b71b00 	.word	0x00b71b00

004018d4 <sysclk_get_main_hz>:
{
  4018d4:	b580      	push	{r7, lr}
  4018d6:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4018d8:	2006      	movs	r0, #6
  4018da:	4b04      	ldr	r3, [pc, #16]	; (4018ec <sysclk_get_main_hz+0x18>)
  4018dc:	4798      	blx	r3
  4018de:	4602      	mov	r2, r0
  4018e0:	4613      	mov	r3, r2
  4018e2:	009b      	lsls	r3, r3, #2
  4018e4:	4413      	add	r3, r2
  4018e6:	009b      	lsls	r3, r3, #2
}
  4018e8:	4618      	mov	r0, r3
  4018ea:	bd80      	pop	{r7, pc}
  4018ec:	00401861 	.word	0x00401861

004018f0 <sysclk_get_cpu_hz>:
{
  4018f0:	b580      	push	{r7, lr}
  4018f2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4018f4:	4b02      	ldr	r3, [pc, #8]	; (401900 <sysclk_get_cpu_hz+0x10>)
  4018f6:	4798      	blx	r3
  4018f8:	4603      	mov	r3, r0
  4018fa:	085b      	lsrs	r3, r3, #1
}
  4018fc:	4618      	mov	r0, r3
  4018fe:	bd80      	pop	{r7, pc}
  401900:	004018d5 	.word	0x004018d5

00401904 <vsync_handler>:

volatile uint32_t vsync_flag = false;
int IMG_LENGTH = 0 ;

void vsync_handler(uint32_t ul_id, uint32_t ul_mask)
{
  401904:	b480      	push	{r7}
  401906:	b083      	sub	sp, #12
  401908:	af00      	add	r7, sp, #0
  40190a:	6078      	str	r0, [r7, #4]
  40190c:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);
	
	vsync_flag = true;
  40190e:	4b04      	ldr	r3, [pc, #16]	; (401920 <vsync_handler+0x1c>)
  401910:	2201      	movs	r2, #1
  401912:	601a      	str	r2, [r3, #0]
}
  401914:	bf00      	nop
  401916:	370c      	adds	r7, #12
  401918:	46bd      	mov	sp, r7
  40191a:	bc80      	pop	{r7}
  40191c:	4770      	bx	lr
  40191e:	bf00      	nop
  401920:	20000a5c 	.word	0x20000a5c

00401924 <init_vsync_interrupts>:

void init_vsync_interrupts(void)
{
  401924:	b590      	push	{r4, r7, lr}
  401926:	b083      	sub	sp, #12
  401928:	af02      	add	r7, sp, #8
	/* Configure PIO clock. */
	pmc_enable_periph_clk(CAM_VSYNC_ID);
  40192a:	200b      	movs	r0, #11
  40192c:	4b0b      	ldr	r3, [pc, #44]	; (40195c <init_vsync_interrupts+0x38>)
  40192e:	4798      	blx	r3

	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h
	**/
	pio_handler_set(CAM_VSYNC_PIO, CAM_VSYNC_ID, CAM_VSYNC_MASK,
  401930:	4b0b      	ldr	r3, [pc, #44]	; (401960 <init_vsync_interrupts+0x3c>)
  401932:	9300      	str	r3, [sp, #0]
  401934:	2301      	movs	r3, #1
  401936:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40193a:	210b      	movs	r1, #11
  40193c:	4809      	ldr	r0, [pc, #36]	; (401964 <init_vsync_interrupts+0x40>)
  40193e:	4c0a      	ldr	r4, [pc, #40]	; (401968 <init_vsync_interrupts+0x44>)
  401940:	47a0      	blx	r4
			CAM_VSYNC_TYPE, vsync_handler);

	/* Enable PIO controller IRQs. */
	NVIC_EnableIRQ((IRQn_Type)CAM_VSYNC_ID);
  401942:	200b      	movs	r0, #11
  401944:	4b09      	ldr	r3, [pc, #36]	; (40196c <init_vsync_interrupts+0x48>)
  401946:	4798      	blx	r3

	/* Enable PIO interrupt lines. */
	pio_enable_interrupt(CAM_VSYNC_PIO, CAM_VSYNC_MASK);
  401948:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  40194c:	4805      	ldr	r0, [pc, #20]	; (401964 <init_vsync_interrupts+0x40>)
  40194e:	4b08      	ldr	r3, [pc, #32]	; (401970 <init_vsync_interrupts+0x4c>)
  401950:	4798      	blx	r3
}
  401952:	bf00      	nop
  401954:	3704      	adds	r7, #4
  401956:	46bd      	mov	sp, r7
  401958:	bd90      	pop	{r4, r7, pc}
  40195a:	bf00      	nop
  40195c:	004016d5 	.word	0x004016d5
  401960:	00401905 	.word	0x00401905
  401964:	400e0e00 	.word	0x400e0e00
  401968:	00400aa9 	.word	0x00400aa9
  40196c:	00401755 	.word	0x00401755
  401970:	004011ab 	.word	0x004011ab

00401974 <pio_capture_init>:



void pio_capture_init(Pio *p_pio, uint32_t ul_id)
{
  401974:	b580      	push	{r7, lr}
  401976:	b082      	sub	sp, #8
  401978:	af00      	add	r7, sp, #0
  40197a:	6078      	str	r0, [r7, #4]
  40197c:	6039      	str	r1, [r7, #0]
	/* Enable periphral clock */
	pmc_enable_periph_clk(ul_id);
  40197e:	6838      	ldr	r0, [r7, #0]
  401980:	4b1a      	ldr	r3, [pc, #104]	; (4019ec <pio_capture_init+0x78>)
  401982:	4798      	blx	r3

	/* Disable pio capture */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_PCEN);
  401984:	687b      	ldr	r3, [r7, #4]
  401986:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  40198a:	f023 0201 	bic.w	r2, r3, #1
  40198e:	687b      	ldr	r3, [r7, #4]
  401990:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

	/* Disable rxbuff interrupt */
	p_pio->PIO_PCIDR |= PIO_PCIDR_RXBUFF;
  401994:	687b      	ldr	r3, [r7, #4]
  401996:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
  40199a:	f043 0208 	orr.w	r2, r3, #8
  40199e:	687b      	ldr	r3, [r7, #4]
  4019a0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

	/* 32bit width*/
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_DSIZE_Msk);
  4019a4:	687b      	ldr	r3, [r7, #4]
  4019a6:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  4019aa:	f023 0230 	bic.w	r2, r3, #48	; 0x30
  4019ae:	687b      	ldr	r3, [r7, #4]
  4019b0:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	p_pio->PIO_PCMR |= PIO_PCMR_DSIZE_WORD;
  4019b4:	687b      	ldr	r3, [r7, #4]
  4019b6:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  4019ba:	f043 0220 	orr.w	r2, r3, #32
  4019be:	687b      	ldr	r3, [r7, #4]
  4019c0:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

	/* Only HSYNC and VSYNC enabled */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_ALWYS);
  4019c4:	687b      	ldr	r3, [r7, #4]
  4019c6:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  4019ca:	f423 7200 	bic.w	r2, r3, #512	; 0x200
  4019ce:	687b      	ldr	r3, [r7, #4]
  4019d0:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_HALFS);
  4019d4:	687b      	ldr	r3, [r7, #4]
  4019d6:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  4019da:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
  4019de:	687b      	ldr	r3, [r7, #4]
  4019e0:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	//#if !defined(DEFAULT_MODE_COLORED)
	///* Samples only data with even index */
	//p_pio->PIO_PCMR |= PIO_PCMR_HALFS;
	//p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_FRSTS);
	//#endif
}
  4019e4:	bf00      	nop
  4019e6:	3708      	adds	r7, #8
  4019e8:	46bd      	mov	sp, r7
  4019ea:	bd80      	pop	{r7, pc}
  4019ec:	004016d5 	.word	0x004016d5

004019f0 <pio_capture_to_buffer>:

uint8_t pio_capture_to_buffer(Pio *p_pio, uint8_t *uc_buf,
uint32_t ul_size)
{
  4019f0:	b480      	push	{r7}
  4019f2:	b085      	sub	sp, #20
  4019f4:	af00      	add	r7, sp, #0
  4019f6:	60f8      	str	r0, [r7, #12]
  4019f8:	60b9      	str	r1, [r7, #8]
  4019fa:	607a      	str	r2, [r7, #4]
	/* Check if the first PDC bank is free */
	if ((p_pio->PIO_RCR == 0) && (p_pio->PIO_RNCR == 0)) {
  4019fc:	68fb      	ldr	r3, [r7, #12]
  4019fe:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
  401a02:	2b00      	cmp	r3, #0
  401a04:	d112      	bne.n	401a2c <pio_capture_to_buffer+0x3c>
  401a06:	68fb      	ldr	r3, [r7, #12]
  401a08:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
  401a0c:	2b00      	cmp	r3, #0
  401a0e:	d10d      	bne.n	401a2c <pio_capture_to_buffer+0x3c>
		p_pio->PIO_RPR = (uint32_t)uc_buf;
  401a10:	68ba      	ldr	r2, [r7, #8]
  401a12:	68fb      	ldr	r3, [r7, #12]
  401a14:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
		p_pio->PIO_RCR = ul_size;
  401a18:	68fb      	ldr	r3, [r7, #12]
  401a1a:	687a      	ldr	r2, [r7, #4]
  401a1c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
		p_pio->PIO_PTCR = PIO_PTCR_RXTEN;
  401a20:	68fb      	ldr	r3, [r7, #12]
  401a22:	2201      	movs	r2, #1
  401a24:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
		return 1;
  401a28:	2301      	movs	r3, #1
  401a2a:	e00f      	b.n	401a4c <pio_capture_to_buffer+0x5c>
		} else if (p_pio->PIO_RNCR == 0) {
  401a2c:	68fb      	ldr	r3, [r7, #12]
  401a2e:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
  401a32:	2b00      	cmp	r3, #0
  401a34:	d109      	bne.n	401a4a <pio_capture_to_buffer+0x5a>
		p_pio->PIO_RNPR = (uint32_t)uc_buf;
  401a36:	68ba      	ldr	r2, [r7, #8]
  401a38:	68fb      	ldr	r3, [r7, #12]
  401a3a:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
		p_pio->PIO_RNCR = ul_size;
  401a3e:	68fb      	ldr	r3, [r7, #12]
  401a40:	687a      	ldr	r2, [r7, #4]
  401a42:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
		return 1;
  401a46:	2301      	movs	r3, #1
  401a48:	e000      	b.n	401a4c <pio_capture_to_buffer+0x5c>
		} else {
		return 0;
  401a4a:	2300      	movs	r3, #0
	}
}
  401a4c:	4618      	mov	r0, r3
  401a4e:	3714      	adds	r7, #20
  401a50:	46bd      	mov	sp, r7
  401a52:	bc80      	pop	{r7}
  401a54:	4770      	bx	lr
	...

00401a58 <init_camera>:

void init_camera(void)
{
  401a58:	b580      	push	{r7, lr}
  401a5a:	af00      	add	r7, sp, #0

	/* Init Vsync handler*/
	init_vsync_interrupts();
  401a5c:	4b24      	ldr	r3, [pc, #144]	; (401af0 <init_camera+0x98>)
  401a5e:	4798      	blx	r3

	/* Init PIO capture*/
	pio_capture_init(CAM_DATA_BUS_PIO, CAM_DATA_BUS_ID);
  401a60:	210b      	movs	r1, #11
  401a62:	4824      	ldr	r0, [pc, #144]	; (401af4 <init_camera+0x9c>)
  401a64:	4b24      	ldr	r3, [pc, #144]	; (401af8 <init_camera+0xa0>)
  401a66:	4798      	blx	r3

	/* Init PCK1 to work at 24 Mhz */
	/* 96/4= 24 Mhz */
	PMC->PMC_PCK[1] = (PMC_PCK_PRES_CLK_4 | PMC_PCK_CSS_PLLB_CLK);
  401a68:	4b24      	ldr	r3, [pc, #144]	; (401afc <init_camera+0xa4>)
  401a6a:	2223      	movs	r2, #35	; 0x23
  401a6c:	645a      	str	r2, [r3, #68]	; 0x44
	PMC->PMC_SCER = PMC_SCER_PCK1;
  401a6e:	4b23      	ldr	r3, [pc, #140]	; (401afc <init_camera+0xa4>)
  401a70:	f44f 7200 	mov.w	r2, #512	; 0x200
  401a74:	601a      	str	r2, [r3, #0]
	while (!(PMC->PMC_SCSR & PMC_SCSR_PCK1)) {
  401a76:	bf00      	nop
  401a78:	4b20      	ldr	r3, [pc, #128]	; (401afc <init_camera+0xa4>)
  401a7a:	689b      	ldr	r3, [r3, #8]
  401a7c:	f403 7300 	and.w	r3, r3, #512	; 0x200
  401a80:	2b00      	cmp	r3, #0
  401a82:	d0f9      	beq.n	401a78 <init_camera+0x20>
	}
	
	// Enable & Configure PClock
	pmc_enable_pllbck(7,0x1,1); /* PLLA work at 96 Mhz */
  401a84:	2201      	movs	r2, #1
  401a86:	2101      	movs	r1, #1
  401a88:	2007      	movs	r0, #7
  401a8a:	4b1d      	ldr	r3, [pc, #116]	; (401b00 <init_camera+0xa8>)
  401a8c:	4798      	blx	r3
	gpio_configure_pin(PIN_PCK1, PIN_PCK1_FLAGS);
  401a8e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401a92:	2011      	movs	r0, #17
  401a94:	4b1b      	ldr	r3, [pc, #108]	; (401b04 <init_camera+0xac>)
  401a96:	4798      	blx	r3
	
	/* Configure Image sensor pins */
	gpio_configure_pin(OV_HSYNC_GPIO, OV_HSYNC_FLAGS);
  401a98:	2171      	movs	r1, #113	; 0x71
  401a9a:	2010      	movs	r0, #16
  401a9c:	4b19      	ldr	r3, [pc, #100]	; (401b04 <init_camera+0xac>)
  401a9e:	4798      	blx	r3
	gpio_configure_pin(CAM_VSYNC_GPIO, CAM_VSYNC_FLAGS);
  401aa0:	2171      	movs	r1, #113	; 0x71
  401aa2:	200f      	movs	r0, #15
  401aa4:	4b17      	ldr	r3, [pc, #92]	; (401b04 <init_camera+0xac>)
  401aa6:	4798      	blx	r3
	gpio_configure_pin(CAM_DATA_BUS_D0, CAM_DATA_BUS_FLAGS);
  401aa8:	4917      	ldr	r1, [pc, #92]	; (401b08 <init_camera+0xb0>)
  401aaa:	2018      	movs	r0, #24
  401aac:	4b15      	ldr	r3, [pc, #84]	; (401b04 <init_camera+0xac>)
  401aae:	4798      	blx	r3
	gpio_configure_pin(CAM_DATA_BUS_D1, CAM_DATA_BUS_FLAGS);
  401ab0:	4915      	ldr	r1, [pc, #84]	; (401b08 <init_camera+0xb0>)
  401ab2:	2019      	movs	r0, #25
  401ab4:	4b13      	ldr	r3, [pc, #76]	; (401b04 <init_camera+0xac>)
  401ab6:	4798      	blx	r3
	gpio_configure_pin(CAM_DATA_BUS_D2, CAM_DATA_BUS_FLAGS);
  401ab8:	4913      	ldr	r1, [pc, #76]	; (401b08 <init_camera+0xb0>)
  401aba:	201a      	movs	r0, #26
  401abc:	4b11      	ldr	r3, [pc, #68]	; (401b04 <init_camera+0xac>)
  401abe:	4798      	blx	r3
	gpio_configure_pin(CAM_DATA_BUS_D3, CAM_DATA_BUS_FLAGS);
  401ac0:	4911      	ldr	r1, [pc, #68]	; (401b08 <init_camera+0xb0>)
  401ac2:	201b      	movs	r0, #27
  401ac4:	4b0f      	ldr	r3, [pc, #60]	; (401b04 <init_camera+0xac>)
  401ac6:	4798      	blx	r3
	gpio_configure_pin(CAM_DATA_BUS_D4, CAM_DATA_BUS_FLAGS);
  401ac8:	490f      	ldr	r1, [pc, #60]	; (401b08 <init_camera+0xb0>)
  401aca:	201c      	movs	r0, #28
  401acc:	4b0d      	ldr	r3, [pc, #52]	; (401b04 <init_camera+0xac>)
  401ace:	4798      	blx	r3
	gpio_configure_pin(CAM_DATA_BUS_D5, CAM_DATA_BUS_FLAGS);
  401ad0:	490d      	ldr	r1, [pc, #52]	; (401b08 <init_camera+0xb0>)
  401ad2:	201d      	movs	r0, #29
  401ad4:	4b0b      	ldr	r3, [pc, #44]	; (401b04 <init_camera+0xac>)
  401ad6:	4798      	blx	r3
	gpio_configure_pin(CAM_DATA_BUS_D6, CAM_DATA_BUS_FLAGS);
  401ad8:	490b      	ldr	r1, [pc, #44]	; (401b08 <init_camera+0xb0>)
  401ada:	201e      	movs	r0, #30
  401adc:	4b09      	ldr	r3, [pc, #36]	; (401b04 <init_camera+0xac>)
  401ade:	4798      	blx	r3
	gpio_configure_pin(CAM_DATA_BUS_D7, CAM_DATA_BUS_FLAGS);
  401ae0:	4909      	ldr	r1, [pc, #36]	; (401b08 <init_camera+0xb0>)
  401ae2:	201f      	movs	r0, #31
  401ae4:	4b07      	ldr	r3, [pc, #28]	; (401b04 <init_camera+0xac>)
  401ae6:	4798      	blx	r3

	configure_twi();
  401ae8:	4b08      	ldr	r3, [pc, #32]	; (401b0c <init_camera+0xb4>)
  401aea:	4798      	blx	r3

}
  401aec:	bf00      	nop
  401aee:	bd80      	pop	{r7, pc}
  401af0:	00401925 	.word	0x00401925
  401af4:	400e0e00 	.word	0x400e0e00
  401af8:	00401975 	.word	0x00401975
  401afc:	400e0400 	.word	0x400e0400
  401b00:	00401655 	.word	0x00401655
  401b04:	0040120d 	.word	0x0040120d
  401b08:	28000001 	.word	0x28000001
  401b0c:	00401b11 	.word	0x00401b11

00401b10 <configure_twi>:

void configure_twi(void){
  401b10:	b580      	push	{r7, lr}
  401b12:	b084      	sub	sp, #16
  401b14:	af00      	add	r7, sp, #0
	twi_options_t opt;
	
	/* Enable TWI peripheral */
	pmc_enable_periph_clk(ID_BOARD_TWI);
  401b16:	2013      	movs	r0, #19
  401b18:	4b13      	ldr	r3, [pc, #76]	; (401b68 <configure_twi+0x58>)
  401b1a:	4798      	blx	r3

	/* Init TWI peripheral */
	opt.master_clk = sysclk_get_cpu_hz();
  401b1c:	4b13      	ldr	r3, [pc, #76]	; (401b6c <configure_twi+0x5c>)
  401b1e:	4798      	blx	r3
  401b20:	4603      	mov	r3, r0
  401b22:	607b      	str	r3, [r7, #4]
	opt.speed      = TWI_CLK;
  401b24:	4b12      	ldr	r3, [pc, #72]	; (401b70 <configure_twi+0x60>)
  401b26:	60bb      	str	r3, [r7, #8]
	twi_master_init(BOARD_TWI, &opt);
  401b28:	1d3b      	adds	r3, r7, #4
  401b2a:	4619      	mov	r1, r3
  401b2c:	4811      	ldr	r0, [pc, #68]	; (401b74 <configure_twi+0x64>)
  401b2e:	4b12      	ldr	r3, [pc, #72]	; (401b78 <configure_twi+0x68>)
  401b30:	4798      	blx	r3

	/* Configure TWI interrupts */
	NVIC_DisableIRQ(BOARD_TWI_IRQn);
  401b32:	2013      	movs	r0, #19
  401b34:	4b11      	ldr	r3, [pc, #68]	; (401b7c <configure_twi+0x6c>)
  401b36:	4798      	blx	r3
	NVIC_ClearPendingIRQ(BOARD_TWI_IRQn);
  401b38:	2013      	movs	r0, #19
  401b3a:	4b11      	ldr	r3, [pc, #68]	; (401b80 <configure_twi+0x70>)
  401b3c:	4798      	blx	r3
	NVIC_SetPriority(BOARD_TWI_IRQn, 0);
  401b3e:	2100      	movs	r1, #0
  401b40:	2013      	movs	r0, #19
  401b42:	4b10      	ldr	r3, [pc, #64]	; (401b84 <configure_twi+0x74>)
  401b44:	4798      	blx	r3
	NVIC_EnableIRQ(BOARD_TWI_IRQn);
  401b46:	2013      	movs	r0, #19
  401b48:	4b0f      	ldr	r3, [pc, #60]	; (401b88 <configure_twi+0x78>)
  401b4a:	4798      	blx	r3
		
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  401b4c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401b50:	2003      	movs	r0, #3
  401b52:	4b0e      	ldr	r3, [pc, #56]	; (401b8c <configure_twi+0x7c>)
  401b54:	4798      	blx	r3
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  401b56:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401b5a:	2004      	movs	r0, #4
  401b5c:	4b0b      	ldr	r3, [pc, #44]	; (401b8c <configure_twi+0x7c>)
  401b5e:	4798      	blx	r3
}
  401b60:	bf00      	nop
  401b62:	3710      	adds	r7, #16
  401b64:	46bd      	mov	sp, r7
  401b66:	bd80      	pop	{r7, pc}
  401b68:	004016d5 	.word	0x004016d5
  401b6c:	004018f1 	.word	0x004018f1
  401b70:	00061a80 	.word	0x00061a80
  401b74:	40018000 	.word	0x40018000
  401b78:	004002c5 	.word	0x004002c5
  401b7c:	0040178d 	.word	0x0040178d
  401b80:	004017d1 	.word	0x004017d1
  401b84:	0040180d 	.word	0x0040180d
  401b88:	00401755 	.word	0x00401755
  401b8c:	0040120d 	.word	0x0040120d

00401b90 <configure_camera>:

void configure_camera(void){
  401b90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401b94:	af00      	add	r7, sp, #0
	/* ov2640 Initialization */
	while (ov_init(BOARD_TWI) == 1) {
  401b96:	bf00      	nop
  401b98:	482c      	ldr	r0, [pc, #176]	; (401c4c <configure_camera+0xbc>)
  401b9a:	4b2d      	ldr	r3, [pc, #180]	; (401c50 <configure_camera+0xc0>)
  401b9c:	4798      	blx	r3
  401b9e:	4603      	mov	r3, r0
  401ba0:	2b01      	cmp	r3, #1
  401ba2:	d0f9      	beq.n	401b98 <configure_camera+0x8>
	}

	/* ov2640 configuration */
	ov_configure(BOARD_TWI, JPEG_INIT);
  401ba4:	2100      	movs	r1, #0
  401ba6:	4829      	ldr	r0, [pc, #164]	; (401c4c <configure_camera+0xbc>)
  401ba8:	4b2a      	ldr	r3, [pc, #168]	; (401c54 <configure_camera+0xc4>)
  401baa:	4798      	blx	r3
	ov_configure(BOARD_TWI, YUV422);//QVGA_YUV422_20FPS);
  401bac:	2101      	movs	r1, #1
  401bae:	4827      	ldr	r0, [pc, #156]	; (401c4c <configure_camera+0xbc>)
  401bb0:	4b28      	ldr	r3, [pc, #160]	; (401c54 <configure_camera+0xc4>)
  401bb2:	4798      	blx	r3
	ov_configure(BOARD_TWI, JPEG);
  401bb4:	2102      	movs	r1, #2
  401bb6:	4825      	ldr	r0, [pc, #148]	; (401c4c <configure_camera+0xbc>)
  401bb8:	4b26      	ldr	r3, [pc, #152]	; (401c54 <configure_camera+0xc4>)
  401bba:	4798      	blx	r3
	ov_configure(BOARD_TWI, JPEG_320x240);
  401bbc:	2103      	movs	r1, #3
  401bbe:	4823      	ldr	r0, [pc, #140]	; (401c4c <configure_camera+0xbc>)
  401bc0:	4b24      	ldr	r3, [pc, #144]	; (401c54 <configure_camera+0xc4>)
  401bc2:	4798      	blx	r3

	/* Wait 3 seconds to let the image sensor to adapt to environment */
	delay_ms(3000);
  401bc4:	4b24      	ldr	r3, [pc, #144]	; (401c58 <configure_camera+0xc8>)
  401bc6:	4798      	blx	r3
  401bc8:	4603      	mov	r3, r0
  401bca:	4619      	mov	r1, r3
  401bcc:	f04f 0200 	mov.w	r2, #0
  401bd0:	460b      	mov	r3, r1
  401bd2:	4614      	mov	r4, r2
  401bd4:	18db      	adds	r3, r3, r3
  401bd6:	eb44 0404 	adc.w	r4, r4, r4
  401bda:	185b      	adds	r3, r3, r1
  401bdc:	eb44 0402 	adc.w	r4, r4, r2
  401be0:	ea4f 1b04 	mov.w	fp, r4, lsl #4
  401be4:	ea4b 7b13 	orr.w	fp, fp, r3, lsr #28
  401be8:	ea4f 1a03 	mov.w	sl, r3, lsl #4
  401bec:	4653      	mov	r3, sl
  401bee:	465c      	mov	r4, fp
  401bf0:	1a5b      	subs	r3, r3, r1
  401bf2:	eb64 0402 	sbc.w	r4, r4, r2
  401bf6:	ea4f 09c4 	mov.w	r9, r4, lsl #3
  401bfa:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
  401bfe:	ea4f 08c3 	mov.w	r8, r3, lsl #3
  401c02:	4643      	mov	r3, r8
  401c04:	464c      	mov	r4, r9
  401c06:	1a5b      	subs	r3, r3, r1
  401c08:	eb64 0402 	sbc.w	r4, r4, r2
  401c0c:	00e6      	lsls	r6, r4, #3
  401c0e:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
  401c12:	00dd      	lsls	r5, r3, #3
  401c14:	462b      	mov	r3, r5
  401c16:	4634      	mov	r4, r6
  401c18:	4619      	mov	r1, r3
  401c1a:	4622      	mov	r2, r4
  401c1c:	f243 63af 	movw	r3, #13999	; 0x36af
  401c20:	f04f 0400 	mov.w	r4, #0
  401c24:	18cd      	adds	r5, r1, r3
  401c26:	eb42 0604 	adc.w	r6, r2, r4
  401c2a:	4628      	mov	r0, r5
  401c2c:	4631      	mov	r1, r6
  401c2e:	4c0b      	ldr	r4, [pc, #44]	; (401c5c <configure_camera+0xcc>)
  401c30:	f243 62b0 	movw	r2, #14000	; 0x36b0
  401c34:	f04f 0300 	mov.w	r3, #0
  401c38:	47a0      	blx	r4
  401c3a:	4603      	mov	r3, r0
  401c3c:	460c      	mov	r4, r1
  401c3e:	4618      	mov	r0, r3
  401c40:	4b07      	ldr	r3, [pc, #28]	; (401c60 <configure_camera+0xd0>)
  401c42:	4798      	blx	r3
}
  401c44:	bf00      	nop
  401c46:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401c4a:	bf00      	nop
  401c4c:	40018000 	.word	0x40018000
  401c50:	00402111 	.word	0x00402111
  401c54:	0040219d 	.word	0x0040219d
  401c58:	004018f1 	.word	0x004018f1
  401c5c:	004033b5 	.word	0x004033b5
  401c60:	20000001 	.word	0x20000001

00401c64 <start_capture>:


uint8_t start_capture(void)
{
  401c64:	b580      	push	{r7, lr}
  401c66:	af00      	add	r7, sp, #0
	/* Enable vsync interrupt*/
	pio_enable_interrupt(CAM_VSYNC_PIO, CAM_VSYNC_MASK);
  401c68:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  401c6c:	4816      	ldr	r0, [pc, #88]	; (401cc8 <start_capture+0x64>)
  401c6e:	4b17      	ldr	r3, [pc, #92]	; (401ccc <start_capture+0x68>)
  401c70:	4798      	blx	r3

	/* Capture acquisition will start on rising edge of Vsync signal.
	 * So wait g_vsync_flag = 1 before start process
	 */
	while (!vsync_flag) {
  401c72:	bf00      	nop
  401c74:	4b16      	ldr	r3, [pc, #88]	; (401cd0 <start_capture+0x6c>)
  401c76:	681b      	ldr	r3, [r3, #0]
  401c78:	2b00      	cmp	r3, #0
  401c7a:	d0fb      	beq.n	401c74 <start_capture+0x10>
	}

	/* Disable vsync interrupt*/
	pio_disable_interrupt(CAM_VSYNC_PIO, CAM_VSYNC_MASK);
  401c7c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  401c80:	4811      	ldr	r0, [pc, #68]	; (401cc8 <start_capture+0x64>)
  401c82:	4b14      	ldr	r3, [pc, #80]	; (401cd4 <start_capture+0x70>)
  401c84:	4798      	blx	r3

	/* Enable pio capture*/
	pio_capture_enable(CAM_DATA_BUS_PIO);
  401c86:	4810      	ldr	r0, [pc, #64]	; (401cc8 <start_capture+0x64>)
  401c88:	4b13      	ldr	r3, [pc, #76]	; (401cd8 <start_capture+0x74>)
  401c8a:	4798      	blx	r3

	/* Capture data and send it to external SRAM memory thanks to PDC
	 * feature */
	pio_capture_to_buffer(CAM_DATA_BUS_PIO, IMG_BUFFER,
  401c8c:	f246 12a8 	movw	r2, #25000	; 0x61a8
  401c90:	4912      	ldr	r1, [pc, #72]	; (401cdc <start_capture+0x78>)
  401c92:	480d      	ldr	r0, [pc, #52]	; (401cc8 <start_capture+0x64>)
  401c94:	4b12      	ldr	r3, [pc, #72]	; (401ce0 <start_capture+0x7c>)
  401c96:	4798      	blx	r3
			(IMG_PRED_SIZE)>>2);

	/* Wait end of capture*/
	while (!((CAM_DATA_BUS_PIO->PIO_PCISR & PIO_PCIMR_RXBUFF) ==
  401c98:	bf00      	nop
  401c9a:	4b0b      	ldr	r3, [pc, #44]	; (401cc8 <start_capture+0x64>)
  401c9c:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
  401ca0:	f003 0308 	and.w	r3, r3, #8
  401ca4:	2b08      	cmp	r3, #8
  401ca6:	d1f8      	bne.n	401c9a <start_capture+0x36>
			PIO_PCIMR_RXBUFF)) {
	}

	/* Disable pio capture*/
	pio_capture_disable(CAM_DATA_BUS_PIO);
  401ca8:	4807      	ldr	r0, [pc, #28]	; (401cc8 <start_capture+0x64>)
  401caa:	4b0e      	ldr	r3, [pc, #56]	; (401ce4 <start_capture+0x80>)
  401cac:	4798      	blx	r3

	/* Reset vsync flag*/
	vsync_flag = false;
  401cae:	4b08      	ldr	r3, [pc, #32]	; (401cd0 <start_capture+0x6c>)
  401cb0:	2200      	movs	r2, #0
  401cb2:	601a      	str	r2, [r3, #0]
	
	if(find_image_len()){
  401cb4:	4b0c      	ldr	r3, [pc, #48]	; (401ce8 <start_capture+0x84>)
  401cb6:	4798      	blx	r3
  401cb8:	4603      	mov	r3, r0
  401cba:	2b00      	cmp	r3, #0
  401cbc:	d001      	beq.n	401cc2 <start_capture+0x5e>
		return 1;
  401cbe:	2301      	movs	r3, #1
  401cc0:	e000      	b.n	401cc4 <start_capture+0x60>
	}
	else{
		return 0;
  401cc2:	2300      	movs	r3, #0
	}
	
}
  401cc4:	4618      	mov	r0, r3
  401cc6:	bd80      	pop	{r7, pc}
  401cc8:	400e0e00 	.word	0x400e0e00
  401ccc:	004011ab 	.word	0x004011ab
  401cd0:	20000a5c 	.word	0x20000a5c
  401cd4:	004011c5 	.word	0x004011c5
  401cd8:	004013e1 	.word	0x004013e1
  401cdc:	20000ab8 	.word	0x20000ab8
  401ce0:	004019f1 	.word	0x004019f1
  401ce4:	0040140d 	.word	0x0040140d
  401ce8:	00401ced 	.word	0x00401ced

00401cec <find_image_len>:

uint8_t find_image_len(void){ 
  401cec:	b480      	push	{r7}
  401cee:	af00      	add	r7, sp, #0
	IMG_START = 0;
  401cf0:	4b2b      	ldr	r3, [pc, #172]	; (401da0 <find_image_len+0xb4>)
  401cf2:	2200      	movs	r2, #0
  401cf4:	601a      	str	r2, [r3, #0]
	while (IMG_START<IMG_PRED_SIZE){
  401cf6:	e011      	b.n	401d1c <find_image_len+0x30>
		if ((IMG_BUFFER[IMG_START] == 0xFF) && (IMG_BUFFER[IMG_START+1] == 0xD8)){
  401cf8:	4b29      	ldr	r3, [pc, #164]	; (401da0 <find_image_len+0xb4>)
  401cfa:	681b      	ldr	r3, [r3, #0]
  401cfc:	4a29      	ldr	r2, [pc, #164]	; (401da4 <find_image_len+0xb8>)
  401cfe:	5cd3      	ldrb	r3, [r2, r3]
  401d00:	2bff      	cmp	r3, #255	; 0xff
  401d02:	d106      	bne.n	401d12 <find_image_len+0x26>
  401d04:	4b26      	ldr	r3, [pc, #152]	; (401da0 <find_image_len+0xb4>)
  401d06:	681b      	ldr	r3, [r3, #0]
  401d08:	3301      	adds	r3, #1
  401d0a:	4a26      	ldr	r2, [pc, #152]	; (401da4 <find_image_len+0xb8>)
  401d0c:	5cd3      	ldrb	r3, [r2, r3]
  401d0e:	2bd8      	cmp	r3, #216	; 0xd8
  401d10:	d00a      	beq.n	401d28 <find_image_len+0x3c>
			break;
		}
		IMG_START++; //Start recording how many bytes until the end of image
  401d12:	4b23      	ldr	r3, [pc, #140]	; (401da0 <find_image_len+0xb4>)
  401d14:	681b      	ldr	r3, [r3, #0]
  401d16:	3301      	adds	r3, #1
  401d18:	4a21      	ldr	r2, [pc, #132]	; (401da0 <find_image_len+0xb4>)
  401d1a:	6013      	str	r3, [r2, #0]
	while (IMG_START<IMG_PRED_SIZE){
  401d1c:	4b20      	ldr	r3, [pc, #128]	; (401da0 <find_image_len+0xb4>)
  401d1e:	681b      	ldr	r3, [r3, #0]
  401d20:	4a21      	ldr	r2, [pc, #132]	; (401da8 <find_image_len+0xbc>)
  401d22:	4293      	cmp	r3, r2
  401d24:	dde8      	ble.n	401cf8 <find_image_len+0xc>
  401d26:	e000      	b.n	401d2a <find_image_len+0x3e>
			break;
  401d28:	bf00      	nop
	}
	if (IMG_START==IMG_PRED_SIZE){
  401d2a:	4b1d      	ldr	r3, [pc, #116]	; (401da0 <find_image_len+0xb4>)
  401d2c:	681b      	ldr	r3, [r3, #0]
  401d2e:	4a1f      	ldr	r2, [pc, #124]	; (401dac <find_image_len+0xc0>)
  401d30:	4293      	cmp	r3, r2
  401d32:	d101      	bne.n	401d38 <find_image_len+0x4c>
		return 0;
  401d34:	2300      	movs	r3, #0
  401d36:	e02e      	b.n	401d96 <find_image_len+0xaa>
	}
	IMG_END = IMG_START+2;
  401d38:	4b19      	ldr	r3, [pc, #100]	; (401da0 <find_image_len+0xb4>)
  401d3a:	681b      	ldr	r3, [r3, #0]
  401d3c:	3302      	adds	r3, #2
  401d3e:	4a1c      	ldr	r2, [pc, #112]	; (401db0 <find_image_len+0xc4>)
  401d40:	6013      	str	r3, [r2, #0]
	while (IMG_END<IMG_PRED_SIZE){
  401d42:	e011      	b.n	401d68 <find_image_len+0x7c>
		if ((IMG_BUFFER[IMG_END] == 0xFF) && (IMG_BUFFER[IMG_END+1] == 0xD9)){
  401d44:	4b1a      	ldr	r3, [pc, #104]	; (401db0 <find_image_len+0xc4>)
  401d46:	681b      	ldr	r3, [r3, #0]
  401d48:	4a16      	ldr	r2, [pc, #88]	; (401da4 <find_image_len+0xb8>)
  401d4a:	5cd3      	ldrb	r3, [r2, r3]
  401d4c:	2bff      	cmp	r3, #255	; 0xff
  401d4e:	d106      	bne.n	401d5e <find_image_len+0x72>
  401d50:	4b17      	ldr	r3, [pc, #92]	; (401db0 <find_image_len+0xc4>)
  401d52:	681b      	ldr	r3, [r3, #0]
  401d54:	3301      	adds	r3, #1
  401d56:	4a13      	ldr	r2, [pc, #76]	; (401da4 <find_image_len+0xb8>)
  401d58:	5cd3      	ldrb	r3, [r2, r3]
  401d5a:	2bd9      	cmp	r3, #217	; 0xd9
  401d5c:	d00a      	beq.n	401d74 <find_image_len+0x88>
			break;
		}
		IMG_END++;
  401d5e:	4b14      	ldr	r3, [pc, #80]	; (401db0 <find_image_len+0xc4>)
  401d60:	681b      	ldr	r3, [r3, #0]
  401d62:	3301      	adds	r3, #1
  401d64:	4a12      	ldr	r2, [pc, #72]	; (401db0 <find_image_len+0xc4>)
  401d66:	6013      	str	r3, [r2, #0]
	while (IMG_END<IMG_PRED_SIZE){
  401d68:	4b11      	ldr	r3, [pc, #68]	; (401db0 <find_image_len+0xc4>)
  401d6a:	681b      	ldr	r3, [r3, #0]
  401d6c:	4a0e      	ldr	r2, [pc, #56]	; (401da8 <find_image_len+0xbc>)
  401d6e:	4293      	cmp	r3, r2
  401d70:	dde8      	ble.n	401d44 <find_image_len+0x58>
  401d72:	e000      	b.n	401d76 <find_image_len+0x8a>
			break;
  401d74:	bf00      	nop
	}
	if (IMG_END==IMG_PRED_SIZE){
  401d76:	4b0e      	ldr	r3, [pc, #56]	; (401db0 <find_image_len+0xc4>)
  401d78:	681b      	ldr	r3, [r3, #0]
  401d7a:	4a0c      	ldr	r2, [pc, #48]	; (401dac <find_image_len+0xc0>)
  401d7c:	4293      	cmp	r3, r2
  401d7e:	d101      	bne.n	401d84 <find_image_len+0x98>
		return 0;
  401d80:	2300      	movs	r3, #0
  401d82:	e008      	b.n	401d96 <find_image_len+0xaa>
	}
	IMG_LENGTH = IMG_END - IMG_START + 1;
  401d84:	4b0a      	ldr	r3, [pc, #40]	; (401db0 <find_image_len+0xc4>)
  401d86:	681a      	ldr	r2, [r3, #0]
  401d88:	4b05      	ldr	r3, [pc, #20]	; (401da0 <find_image_len+0xb4>)
  401d8a:	681b      	ldr	r3, [r3, #0]
  401d8c:	1ad3      	subs	r3, r2, r3
  401d8e:	3301      	adds	r3, #1
  401d90:	4a08      	ldr	r2, [pc, #32]	; (401db4 <find_image_len+0xc8>)
  401d92:	6013      	str	r3, [r2, #0]
	return 1;
  401d94:	2301      	movs	r3, #1
  401d96:	4618      	mov	r0, r3
  401d98:	46bd      	mov	sp, r7
  401d9a:	bc80      	pop	{r7}
  401d9c:	4770      	bx	lr
  401d9e:	bf00      	nop
  401da0:	20019158 	.word	0x20019158
  401da4:	20000ab8 	.word	0x20000ab8
  401da8:	0001869f 	.word	0x0001869f
  401dac:	000186a0 	.word	0x000186a0
  401db0:	2001915c 	.word	0x2001915c
  401db4:	20000a58 	.word	0x20000a58

00401db8 <osc_get_rate>:
{
  401db8:	b480      	push	{r7}
  401dba:	b083      	sub	sp, #12
  401dbc:	af00      	add	r7, sp, #0
  401dbe:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401dc0:	687b      	ldr	r3, [r7, #4]
  401dc2:	2b07      	cmp	r3, #7
  401dc4:	d825      	bhi.n	401e12 <osc_get_rate+0x5a>
  401dc6:	a201      	add	r2, pc, #4	; (adr r2, 401dcc <osc_get_rate+0x14>)
  401dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401dcc:	00401ded 	.word	0x00401ded
  401dd0:	00401df3 	.word	0x00401df3
  401dd4:	00401df9 	.word	0x00401df9
  401dd8:	00401dff 	.word	0x00401dff
  401ddc:	00401e03 	.word	0x00401e03
  401de0:	00401e07 	.word	0x00401e07
  401de4:	00401e0b 	.word	0x00401e0b
  401de8:	00401e0f 	.word	0x00401e0f
		return OSC_SLCK_32K_RC_HZ;
  401dec:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401df0:	e010      	b.n	401e14 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401df2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401df6:	e00d      	b.n	401e14 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401df8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401dfc:	e00a      	b.n	401e14 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401dfe:	4b08      	ldr	r3, [pc, #32]	; (401e20 <osc_get_rate+0x68>)
  401e00:	e008      	b.n	401e14 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401e02:	4b08      	ldr	r3, [pc, #32]	; (401e24 <osc_get_rate+0x6c>)
  401e04:	e006      	b.n	401e14 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401e06:	4b08      	ldr	r3, [pc, #32]	; (401e28 <osc_get_rate+0x70>)
  401e08:	e004      	b.n	401e14 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401e0a:	4b07      	ldr	r3, [pc, #28]	; (401e28 <osc_get_rate+0x70>)
  401e0c:	e002      	b.n	401e14 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401e0e:	4b06      	ldr	r3, [pc, #24]	; (401e28 <osc_get_rate+0x70>)
  401e10:	e000      	b.n	401e14 <osc_get_rate+0x5c>
	return 0;
  401e12:	2300      	movs	r3, #0
}
  401e14:	4618      	mov	r0, r3
  401e16:	370c      	adds	r7, #12
  401e18:	46bd      	mov	sp, r7
  401e1a:	bc80      	pop	{r7}
  401e1c:	4770      	bx	lr
  401e1e:	bf00      	nop
  401e20:	003d0900 	.word	0x003d0900
  401e24:	007a1200 	.word	0x007a1200
  401e28:	00b71b00 	.word	0x00b71b00

00401e2c <sysclk_get_main_hz>:
{
  401e2c:	b580      	push	{r7, lr}
  401e2e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401e30:	2006      	movs	r0, #6
  401e32:	4b04      	ldr	r3, [pc, #16]	; (401e44 <sysclk_get_main_hz+0x18>)
  401e34:	4798      	blx	r3
  401e36:	4602      	mov	r2, r0
  401e38:	4613      	mov	r3, r2
  401e3a:	009b      	lsls	r3, r3, #2
  401e3c:	4413      	add	r3, r2
  401e3e:	009b      	lsls	r3, r3, #2
}
  401e40:	4618      	mov	r0, r3
  401e42:	bd80      	pop	{r7, pc}
  401e44:	00401db9 	.word	0x00401db9

00401e48 <sysclk_get_cpu_hz>:
{
  401e48:	b580      	push	{r7, lr}
  401e4a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401e4c:	4b02      	ldr	r3, [pc, #8]	; (401e58 <sysclk_get_cpu_hz+0x10>)
  401e4e:	4798      	blx	r3
  401e50:	4603      	mov	r3, r0
  401e52:	085b      	lsrs	r3, r3, #1
}
  401e54:	4618      	mov	r0, r3
  401e56:	bd80      	pop	{r7, pc}
  401e58:	00401e2d 	.word	0x00401e2d

00401e5c <ov_id>:
 *
 * \param p_twi TWI interface.
 * \return PID and VER.
 */
static uint32_t ov_id(Twi* const p_twi)
{
  401e5c:	b580      	push	{r7, lr}
  401e5e:	b08e      	sub	sp, #56	; 0x38
  401e60:	af00      	add	r7, sp, #0
  401e62:	6078      	str	r0, [r7, #4]
	twi_packet_t packet_pid;
	twi_packet_t packet_ver;
	uint32_t ul_id = 0;
  401e64:	2300      	movs	r3, #0
  401e66:	60fb      	str	r3, [r7, #12]
	uint32_t ul_ver = 0;
  401e68:	2300      	movs	r3, #0
  401e6a:	60bb      	str	r3, [r7, #8]

	/* OV_PID */
	packet_pid.chip = OV_I2C_SENSOR_ADDRESS;
  401e6c:	2330      	movs	r3, #48	; 0x30
  401e6e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	packet_pid.addr[0] = OV2640_PIDH;
  401e72:	230a      	movs	r3, #10
  401e74:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	packet_pid.addr_length = 1;
  401e78:	2301      	movs	r3, #1
  401e7a:	62bb      	str	r3, [r7, #40]	; 0x28
	packet_pid.buffer = &ul_id;
  401e7c:	f107 030c 	add.w	r3, r7, #12
  401e80:	62fb      	str	r3, [r7, #44]	; 0x2c
	packet_pid.length = 1;
  401e82:	2301      	movs	r3, #1
  401e84:	633b      	str	r3, [r7, #48]	; 0x30

	ov_read_reg(p_twi, &packet_pid);
  401e86:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401e8a:	4619      	mov	r1, r3
  401e8c:	6878      	ldr	r0, [r7, #4]
  401e8e:	4b0e      	ldr	r3, [pc, #56]	; (401ec8 <ov_id+0x6c>)
  401e90:	4798      	blx	r3

	/* OV_VER */
	packet_ver.chip = OV_I2C_SENSOR_ADDRESS;
  401e92:	2330      	movs	r3, #48	; 0x30
  401e94:	f887 3020 	strb.w	r3, [r7, #32]
	packet_ver.addr[0] = OV2640_PIDL;
  401e98:	230b      	movs	r3, #11
  401e9a:	743b      	strb	r3, [r7, #16]
	packet_ver.addr_length = 1;
  401e9c:	2301      	movs	r3, #1
  401e9e:	617b      	str	r3, [r7, #20]
	packet_ver.buffer = &ul_ver;
  401ea0:	f107 0308 	add.w	r3, r7, #8
  401ea4:	61bb      	str	r3, [r7, #24]
	packet_ver.length = 1;
  401ea6:	2301      	movs	r3, #1
  401ea8:	61fb      	str	r3, [r7, #28]

	ov_read_reg(p_twi, &packet_ver);
  401eaa:	f107 0310 	add.w	r3, r7, #16
  401eae:	4619      	mov	r1, r3
  401eb0:	6878      	ldr	r0, [r7, #4]
  401eb2:	4b05      	ldr	r3, [pc, #20]	; (401ec8 <ov_id+0x6c>)
  401eb4:	4798      	blx	r3
	return ((uint32_t)(ul_id << 8) | ul_ver);
  401eb6:	68fb      	ldr	r3, [r7, #12]
  401eb8:	021a      	lsls	r2, r3, #8
  401eba:	68bb      	ldr	r3, [r7, #8]
  401ebc:	4313      	orrs	r3, r2
}
  401ebe:	4618      	mov	r0, r3
  401ec0:	3738      	adds	r7, #56	; 0x38
  401ec2:	46bd      	mov	sp, r7
  401ec4:	bd80      	pop	{r7, pc}
  401ec6:	bf00      	nop
  401ec8:	00401ff5 	.word	0x00401ff5

00401ecc <ov_manufacturer>:
 *
 * \param p_twi TWI interface.
 * \return 0 if the sensor is present, 1 otherwise.
 */
static uint32_t ov_manufacturer(Twi* const p_twi)
{
  401ecc:	b580      	push	{r7, lr}
  401ece:	b08a      	sub	sp, #40	; 0x28
  401ed0:	af00      	add	r7, sp, #0
  401ed2:	6078      	str	r0, [r7, #4]
	twi_packet_t twi_packet;
	uint32_t ul_midh = 0;
  401ed4:	2300      	movs	r3, #0
  401ed6:	613b      	str	r3, [r7, #16]
	uint32_t ul_midl = 0;
  401ed8:	2300      	movs	r3, #0
  401eda:	60fb      	str	r3, [r7, #12]

	/* OV_MIDH */
	twi_packet.addr[0] = OV2640_MIDH;
  401edc:	231c      	movs	r3, #28
  401ede:	753b      	strb	r3, [r7, #20]
	twi_packet.addr_length = 1;
  401ee0:	2301      	movs	r3, #1
  401ee2:	61bb      	str	r3, [r7, #24]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  401ee4:	2330      	movs	r3, #48	; 0x30
  401ee6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	twi_packet.buffer = &ul_midh;
  401eea:	f107 0310 	add.w	r3, r7, #16
  401eee:	61fb      	str	r3, [r7, #28]
	twi_packet.length = 1;
  401ef0:	2301      	movs	r3, #1
  401ef2:	623b      	str	r3, [r7, #32]

	ov_read_reg(p_twi, &twi_packet);
  401ef4:	f107 0314 	add.w	r3, r7, #20
  401ef8:	4619      	mov	r1, r3
  401efa:	6878      	ldr	r0, [r7, #4]
  401efc:	4b10      	ldr	r3, [pc, #64]	; (401f40 <ov_manufacturer+0x74>)
  401efe:	4798      	blx	r3

	/* OV_MIDL */
	twi_packet.addr[0] = OV2640_MIDL;
  401f00:	231d      	movs	r3, #29
  401f02:	753b      	strb	r3, [r7, #20]
	twi_packet.addr_length = 1;
  401f04:	2301      	movs	r3, #1
  401f06:	61bb      	str	r3, [r7, #24]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  401f08:	2330      	movs	r3, #48	; 0x30
  401f0a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	twi_packet.buffer = &ul_midl;
  401f0e:	f107 030c 	add.w	r3, r7, #12
  401f12:	61fb      	str	r3, [r7, #28]
	twi_packet.length = 1;
  401f14:	2301      	movs	r3, #1
  401f16:	623b      	str	r3, [r7, #32]

	ov_read_reg(p_twi, &twi_packet);
  401f18:	f107 0314 	add.w	r3, r7, #20
  401f1c:	4619      	mov	r1, r3
  401f1e:	6878      	ldr	r0, [r7, #4]
  401f20:	4b07      	ldr	r3, [pc, #28]	; (401f40 <ov_manufacturer+0x74>)
  401f22:	4798      	blx	r3

	if ((ul_midh == OV2640_MIDH_DEFAULT) && (ul_midl == OV2640_MIDL_DEFAULT)) {
  401f24:	693b      	ldr	r3, [r7, #16]
  401f26:	2b7f      	cmp	r3, #127	; 0x7f
  401f28:	d104      	bne.n	401f34 <ov_manufacturer+0x68>
  401f2a:	68fb      	ldr	r3, [r7, #12]
  401f2c:	2ba2      	cmp	r3, #162	; 0xa2
  401f2e:	d101      	bne.n	401f34 <ov_manufacturer+0x68>
		return 0;
  401f30:	2300      	movs	r3, #0
  401f32:	e000      	b.n	401f36 <ov_manufacturer+0x6a>
	}

	return 1;
  401f34:	2301      	movs	r3, #1
}
  401f36:	4618      	mov	r0, r3
  401f38:	3728      	adds	r7, #40	; 0x28
  401f3a:	46bd      	mov	sp, r7
  401f3c:	bd80      	pop	{r7, pc}
  401f3e:	bf00      	nop
  401f40:	00401ff5 	.word	0x00401ff5

00401f44 <ov_test_write>:
 *
 * \param p_twi TWI interface.
 * \return 0 on success, 1 otherwise.
 */
static uint32_t ov_test_write(Twi* const p_twi)
{
  401f44:	b580      	push	{r7, lr}
  401f46:	b08a      	sub	sp, #40	; 0x28
  401f48:	af00      	add	r7, sp, #0
  401f4a:	6078      	str	r0, [r7, #4]
	twi_packet_t twi_packet;
	uint32_t ul_value = 0;
  401f4c:	2300      	movs	r3, #0
  401f4e:	613b      	str	r3, [r7, #16]
	uint32_t ul_oldvalue = 0;
  401f50:	2300      	movs	r3, #0
  401f52:	60fb      	str	r3, [r7, #12]
	uint32_t ul_entervalue = 0;
  401f54:	2300      	movs	r3, #0
  401f56:	60bb      	str	r3, [r7, #8]

	/* OV_BLUE_GAIN */
	twi_packet.addr[0] = 0x01;
  401f58:	2301      	movs	r3, #1
  401f5a:	753b      	strb	r3, [r7, #20]
	twi_packet.addr_length = 1;
  401f5c:	2301      	movs	r3, #1
  401f5e:	61bb      	str	r3, [r7, #24]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  401f60:	2330      	movs	r3, #48	; 0x30
  401f62:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	twi_packet.length = 1;
  401f66:	2301      	movs	r3, #1
  401f68:	623b      	str	r3, [r7, #32]

	twi_packet.buffer = &ul_oldvalue;
  401f6a:	f107 030c 	add.w	r3, r7, #12
  401f6e:	61fb      	str	r3, [r7, #28]
	ov_read_reg(p_twi, &twi_packet);
  401f70:	f107 0314 	add.w	r3, r7, #20
  401f74:	4619      	mov	r1, r3
  401f76:	6878      	ldr	r0, [r7, #4]
  401f78:	4b1c      	ldr	r3, [pc, #112]	; (401fec <ov_test_write+0xa8>)
  401f7a:	4798      	blx	r3

	ul_entervalue = 0xAD;
  401f7c:	23ad      	movs	r3, #173	; 0xad
  401f7e:	60bb      	str	r3, [r7, #8]
	twi_packet.buffer = &ul_entervalue;
  401f80:	f107 0308 	add.w	r3, r7, #8
  401f84:	61fb      	str	r3, [r7, #28]
	ov_write_reg(p_twi, &twi_packet);
  401f86:	f107 0314 	add.w	r3, r7, #20
  401f8a:	4619      	mov	r1, r3
  401f8c:	6878      	ldr	r0, [r7, #4]
  401f8e:	4b18      	ldr	r3, [pc, #96]	; (401ff0 <ov_test_write+0xac>)
  401f90:	4798      	blx	r3

	twi_packet.buffer = &ul_value;
  401f92:	f107 0310 	add.w	r3, r7, #16
  401f96:	61fb      	str	r3, [r7, #28]
	ov_read_reg(p_twi, &twi_packet);
  401f98:	f107 0314 	add.w	r3, r7, #20
  401f9c:	4619      	mov	r1, r3
  401f9e:	6878      	ldr	r0, [r7, #4]
  401fa0:	4b12      	ldr	r3, [pc, #72]	; (401fec <ov_test_write+0xa8>)
  401fa2:	4798      	blx	r3

	if (ul_value != ul_entervalue) {
  401fa4:	693a      	ldr	r2, [r7, #16]
  401fa6:	68bb      	ldr	r3, [r7, #8]
  401fa8:	429a      	cmp	r2, r3
  401faa:	d001      	beq.n	401fb0 <ov_test_write+0x6c>
		return 1;
  401fac:	2301      	movs	r3, #1
  401fae:	e018      	b.n	401fe2 <ov_test_write+0x9e>
	}

	/* return old value */
	twi_packet.buffer = &ul_oldvalue;
  401fb0:	f107 030c 	add.w	r3, r7, #12
  401fb4:	61fb      	str	r3, [r7, #28]
	ov_write_reg(p_twi, &twi_packet);
  401fb6:	f107 0314 	add.w	r3, r7, #20
  401fba:	4619      	mov	r1, r3
  401fbc:	6878      	ldr	r0, [r7, #4]
  401fbe:	4b0c      	ldr	r3, [pc, #48]	; (401ff0 <ov_test_write+0xac>)
  401fc0:	4798      	blx	r3

	twi_packet.buffer = &ul_value;
  401fc2:	f107 0310 	add.w	r3, r7, #16
  401fc6:	61fb      	str	r3, [r7, #28]
	ov_read_reg(p_twi, &twi_packet);
  401fc8:	f107 0314 	add.w	r3, r7, #20
  401fcc:	4619      	mov	r1, r3
  401fce:	6878      	ldr	r0, [r7, #4]
  401fd0:	4b06      	ldr	r3, [pc, #24]	; (401fec <ov_test_write+0xa8>)
  401fd2:	4798      	blx	r3

	if (ul_value != ul_oldvalue) {
  401fd4:	693a      	ldr	r2, [r7, #16]
  401fd6:	68fb      	ldr	r3, [r7, #12]
  401fd8:	429a      	cmp	r2, r3
  401fda:	d001      	beq.n	401fe0 <ov_test_write+0x9c>
		return 1;
  401fdc:	2301      	movs	r3, #1
  401fde:	e000      	b.n	401fe2 <ov_test_write+0x9e>
	}

	return 0;
  401fe0:	2300      	movs	r3, #0
}
  401fe2:	4618      	mov	r0, r3
  401fe4:	3728      	adds	r7, #40	; 0x28
  401fe6:	46bd      	mov	sp, r7
  401fe8:	bd80      	pop	{r7, pc}
  401fea:	bf00      	nop
  401fec:	00401ff5 	.word	0x00401ff5
  401ff0:	00402019 	.word	0x00402019

00401ff4 <ov_read_reg>:
 * \param p_twi TWI interface.
 * \param p_packet TWI packet.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_read_reg(Twi* const p_twi, twi_packet_t* const p_packet)
{
  401ff4:	b580      	push	{r7, lr}
  401ff6:	b084      	sub	sp, #16
  401ff8:	af00      	add	r7, sp, #0
  401ffa:	6078      	str	r0, [r7, #4]
  401ffc:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;

	ul_status = twi_master_read(p_twi, p_packet);
  401ffe:	6839      	ldr	r1, [r7, #0]
  402000:	6878      	ldr	r0, [r7, #4]
  402002:	4b04      	ldr	r3, [pc, #16]	; (402014 <ov_read_reg+0x20>)
  402004:	4798      	blx	r3
  402006:	60f8      	str	r0, [r7, #12]

	return ul_status;
  402008:	68fb      	ldr	r3, [r7, #12]
}
  40200a:	4618      	mov	r0, r3
  40200c:	3710      	adds	r7, #16
  40200e:	46bd      	mov	sp, r7
  402010:	bd80      	pop	{r7, pc}
  402012:	bf00      	nop
  402014:	00400479 	.word	0x00400479

00402018 <ov_write_reg>:
 * \param p_twi TWI interface.
 * \param p_packet TWI packet.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_write_reg(Twi* const p_twi, twi_packet_t* const p_packet)
{
  402018:	b580      	push	{r7, lr}
  40201a:	b084      	sub	sp, #16
  40201c:	af00      	add	r7, sp, #0
  40201e:	6078      	str	r0, [r7, #4]
  402020:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;

	ul_status = twi_master_write(p_twi, p_packet);
  402022:	6839      	ldr	r1, [r7, #0]
  402024:	6878      	ldr	r0, [r7, #4]
  402026:	4b04      	ldr	r3, [pc, #16]	; (402038 <ov_write_reg+0x20>)
  402028:	4798      	blx	r3
  40202a:	60f8      	str	r0, [r7, #12]

	return ul_status;
  40202c:	68fb      	ldr	r3, [r7, #12]
}
  40202e:	4618      	mov	r0, r3
  402030:	3710      	adds	r7, #16
  402032:	46bd      	mov	sp, r7
  402034:	bd80      	pop	{r7, pc}
  402036:	bf00      	nop
  402038:	00400585 	.word	0x00400585

0040203c <ov_write_regs>:
 * \param p_twi TWI interface.
 * \param p_reg_list Register list to be written.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_write_regs(Twi* const p_twi, const ov_reg *p_reg_list)
{
  40203c:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
  402040:	b08a      	sub	sp, #40	; 0x28
  402042:	af00      	add	r7, sp, #0
  402044:	6078      	str	r0, [r7, #4]
  402046:	6039      	str	r1, [r7, #0]
	uint32_t ul_err;
	uint32_t ul_size = 0;
  402048:	2300      	movs	r3, #0
  40204a:	627b      	str	r3, [r7, #36]	; 0x24
	twi_packet_t twi_packet_regs;
	ov_reg *p_next = (ov_reg *)p_reg_list;
  40204c:	683b      	ldr	r3, [r7, #0]
  40204e:	623b      	str	r3, [r7, #32]

	while (!((p_next->reg == OV_REG_TERM) &&
  402050:	e048      	b.n	4020e4 <ov_write_regs+0xa8>
			(p_next->val == OV_VAL_TERM))) {
		if (p_next->reg == 0xFE) {
  402052:	6a3b      	ldr	r3, [r7, #32]
  402054:	781b      	ldrb	r3, [r3, #0]
  402056:	2bfe      	cmp	r3, #254	; 0xfe
  402058:	d126      	bne.n	4020a8 <ov_write_regs+0x6c>
			delay_ms(5);
  40205a:	4b29      	ldr	r3, [pc, #164]	; (402100 <ov_write_regs+0xc4>)
  40205c:	4798      	blx	r3
  40205e:	4603      	mov	r3, r0
  402060:	4619      	mov	r1, r3
  402062:	f04f 0200 	mov.w	r2, #0
  402066:	460b      	mov	r3, r1
  402068:	4614      	mov	r4, r2
  40206a:	00a6      	lsls	r6, r4, #2
  40206c:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  402070:	009d      	lsls	r5, r3, #2
  402072:	462b      	mov	r3, r5
  402074:	4634      	mov	r4, r6
  402076:	185b      	adds	r3, r3, r1
  402078:	eb44 0402 	adc.w	r4, r4, r2
  40207c:	f243 61af 	movw	r1, #13999	; 0x36af
  402080:	f04f 0200 	mov.w	r2, #0
  402084:	eb13 0b01 	adds.w	fp, r3, r1
  402088:	eb44 0c02 	adc.w	ip, r4, r2
  40208c:	4658      	mov	r0, fp
  40208e:	4661      	mov	r1, ip
  402090:	4c1c      	ldr	r4, [pc, #112]	; (402104 <ov_write_regs+0xc8>)
  402092:	f243 62b0 	movw	r2, #14000	; 0x36b0
  402096:	f04f 0300 	mov.w	r3, #0
  40209a:	47a0      	blx	r4
  40209c:	4603      	mov	r3, r0
  40209e:	460c      	mov	r4, r1
  4020a0:	4618      	mov	r0, r3
  4020a2:	4b19      	ldr	r3, [pc, #100]	; (402108 <ov_write_regs+0xcc>)
  4020a4:	4798      	blx	r3
  4020a6:	e01a      	b.n	4020de <ov_write_regs+0xa2>
		} else {
			twi_packet_regs.addr[0] = p_next->reg;
  4020a8:	6a3b      	ldr	r3, [r7, #32]
  4020aa:	781b      	ldrb	r3, [r3, #0]
  4020ac:	723b      	strb	r3, [r7, #8]
			twi_packet_regs.addr_length = 1;
  4020ae:	2301      	movs	r3, #1
  4020b0:	60fb      	str	r3, [r7, #12]
			twi_packet_regs.chip = OV_I2C_SENSOR_ADDRESS;
  4020b2:	2330      	movs	r3, #48	; 0x30
  4020b4:	763b      	strb	r3, [r7, #24]
			twi_packet_regs.length = 1;
  4020b6:	2301      	movs	r3, #1
  4020b8:	617b      	str	r3, [r7, #20]
			twi_packet_regs.buffer = &(p_next->val);
  4020ba:	6a3b      	ldr	r3, [r7, #32]
  4020bc:	3301      	adds	r3, #1
  4020be:	613b      	str	r3, [r7, #16]

			ul_err = ov_write_reg(p_twi, &twi_packet_regs);
  4020c0:	f107 0308 	add.w	r3, r7, #8
  4020c4:	4619      	mov	r1, r3
  4020c6:	6878      	ldr	r0, [r7, #4]
  4020c8:	4b10      	ldr	r3, [pc, #64]	; (40210c <ov_write_regs+0xd0>)
  4020ca:	4798      	blx	r3
  4020cc:	61f8      	str	r0, [r7, #28]
			ul_size++;
  4020ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4020d0:	3301      	adds	r3, #1
  4020d2:	627b      	str	r3, [r7, #36]	; 0x24

			if (ul_err == TWI_BUSY) {
  4020d4:	69fb      	ldr	r3, [r7, #28]
  4020d6:	2b08      	cmp	r3, #8
  4020d8:	d101      	bne.n	4020de <ov_write_regs+0xa2>
				return ul_err;
  4020da:	69fb      	ldr	r3, [r7, #28]
  4020dc:	e00b      	b.n	4020f6 <ov_write_regs+0xba>
			}
		}

		p_next++;
  4020de:	6a3b      	ldr	r3, [r7, #32]
  4020e0:	3302      	adds	r3, #2
  4020e2:	623b      	str	r3, [r7, #32]
	while (!((p_next->reg == OV_REG_TERM) &&
  4020e4:	6a3b      	ldr	r3, [r7, #32]
  4020e6:	781b      	ldrb	r3, [r3, #0]
  4020e8:	2bff      	cmp	r3, #255	; 0xff
  4020ea:	d1b2      	bne.n	402052 <ov_write_regs+0x16>
			(p_next->val == OV_VAL_TERM))) {
  4020ec:	6a3b      	ldr	r3, [r7, #32]
  4020ee:	785b      	ldrb	r3, [r3, #1]
	while (!((p_next->reg == OV_REG_TERM) &&
  4020f0:	2bff      	cmp	r3, #255	; 0xff
  4020f2:	d1ae      	bne.n	402052 <ov_write_regs+0x16>
	}
	return 0;
  4020f4:	2300      	movs	r3, #0
}
  4020f6:	4618      	mov	r0, r3
  4020f8:	3728      	adds	r7, #40	; 0x28
  4020fa:	46bd      	mov	sp, r7
  4020fc:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
  402100:	00401e49 	.word	0x00401e49
  402104:	004033b5 	.word	0x004033b5
  402108:	20000001 	.word	0x20000001
  40210c:	00402019 	.word	0x00402019

00402110 <ov_init>:
 *
 * \param p_twi TWI interface.
 * \return 0 on success, 1 otherwise.
 */
uint32_t ov_init(Twi* const p_twi)
{
  402110:	b580      	push	{r7, lr}
  402112:	b08a      	sub	sp, #40	; 0x28
  402114:	af00      	add	r7, sp, #0
  402116:	6078      	str	r0, [r7, #4]
	const uint8_t cont_reg_val = 1;
  402118:	2301      	movs	r3, #1
  40211a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	twi_packet_t init_packet = {
  40211e:	f107 030c 	add.w	r3, r7, #12
  402122:	2200      	movs	r2, #0
  402124:	601a      	str	r2, [r3, #0]
  402126:	605a      	str	r2, [r3, #4]
  402128:	609a      	str	r2, [r3, #8]
  40212a:	60da      	str	r2, [r3, #12]
  40212c:	611a      	str	r2, [r3, #16]
  40212e:	23ff      	movs	r3, #255	; 0xff
  402130:	733b      	strb	r3, [r7, #12]
  402132:	2301      	movs	r3, #1
  402134:	613b      	str	r3, [r7, #16]
  402136:	f107 0323 	add.w	r3, r7, #35	; 0x23
  40213a:	617b      	str	r3, [r7, #20]
  40213c:	2301      	movs	r3, #1
  40213e:	61bb      	str	r3, [r7, #24]
  402140:	2330      	movs	r3, #48	; 0x30
  402142:	773b      	strb	r3, [r7, #28]
		.addr_length  = 1, //sizeof (uint16_t),    // TWI slave memory address data size
		.chip         = OV_I2C_SENSOR_ADDRESS,      // TWI slave bus address
		.buffer       = &cont_reg_val,        // transfer data destination buffer
		.length       = 1                    // transfer data size (bytes)
	};
	ov_write_reg(p_twi, &init_packet);
  402144:	f107 030c 	add.w	r3, r7, #12
  402148:	4619      	mov	r1, r3
  40214a:	6878      	ldr	r0, [r7, #4]
  40214c:	4b0f      	ldr	r3, [pc, #60]	; (40218c <ov_init+0x7c>)
  40214e:	4798      	blx	r3
	
	
	uint32_t ul_id = 0;
  402150:	2300      	movs	r3, #0
  402152:	627b      	str	r3, [r7, #36]	; 0x24

	ul_id = ov_id( p_twi );
  402154:	6878      	ldr	r0, [r7, #4]
  402156:	4b0e      	ldr	r3, [pc, #56]	; (402190 <ov_init+0x80>)
  402158:	4798      	blx	r3
  40215a:	6278      	str	r0, [r7, #36]	; 0x24

	if (((ul_id >> 8)&0xff)  == OV2640_PIDH_DEFAULT) {
  40215c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40215e:	0a1b      	lsrs	r3, r3, #8
  402160:	b2db      	uxtb	r3, r3
  402162:	2b26      	cmp	r3, #38	; 0x26
  402164:	d10d      	bne.n	402182 <ov_init+0x72>
		if (ov_manufacturer( p_twi ) == 0) {
  402166:	6878      	ldr	r0, [r7, #4]
  402168:	4b0a      	ldr	r3, [pc, #40]	; (402194 <ov_init+0x84>)
  40216a:	4798      	blx	r3
  40216c:	4603      	mov	r3, r0
  40216e:	2b00      	cmp	r3, #0
  402170:	d107      	bne.n	402182 <ov_init+0x72>
			if (ov_test_write( p_twi ) == 0) {
  402172:	6878      	ldr	r0, [r7, #4]
  402174:	4b08      	ldr	r3, [pc, #32]	; (402198 <ov_init+0x88>)
  402176:	4798      	blx	r3
  402178:	4603      	mov	r3, r0
  40217a:	2b00      	cmp	r3, #0
  40217c:	d101      	bne.n	402182 <ov_init+0x72>
				return 0;
  40217e:	2300      	movs	r3, #0
  402180:	e000      	b.n	402184 <ov_init+0x74>
			}
		}
	}

	return 1;
  402182:	2301      	movs	r3, #1
}
  402184:	4618      	mov	r0, r3
  402186:	3728      	adds	r7, #40	; 0x28
  402188:	46bd      	mov	sp, r7
  40218a:	bd80      	pop	{r7, pc}
  40218c:	00402019 	.word	0x00402019
  402190:	00401e5d 	.word	0x00401e5d
  402194:	00401ecd 	.word	0x00401ecd
  402198:	00401f45 	.word	0x00401f45

0040219c <ov_configure>:
 * \param p_twi TWI interface.
 * \param format Specific format to configure.
 * \return 0 on success, 1 otherwise.
 */
uint32_t ov_configure(Twi* const p_twi, const e_OV2640_format format)
{
  40219c:	b580      	push	{r7, lr}
  40219e:	b084      	sub	sp, #16
  4021a0:	af00      	add	r7, sp, #0
  4021a2:	6078      	str	r0, [r7, #4]
  4021a4:	460b      	mov	r3, r1
  4021a6:	70fb      	strb	r3, [r7, #3]
	const ov_reg *p_regs_conf = NULL;
  4021a8:	2300      	movs	r3, #0
  4021aa:	60fb      	str	r3, [r7, #12]

	/* Common register initialization */
	switch (format) {
  4021ac:	78fb      	ldrb	r3, [r7, #3]
  4021ae:	2b11      	cmp	r3, #17
  4021b0:	d85c      	bhi.n	40226c <ov_configure+0xd0>
  4021b2:	a201      	add	r2, pc, #4	; (adr r2, 4021b8 <ov_configure+0x1c>)
  4021b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4021b8:	00402201 	.word	0x00402201
  4021bc:	00402207 	.word	0x00402207
  4021c0:	0040220d 	.word	0x0040220d
  4021c4:	00402213 	.word	0x00402213
  4021c8:	00402219 	.word	0x00402219
  4021cc:	0040221f 	.word	0x0040221f
  4021d0:	00402225 	.word	0x00402225
  4021d4:	0040222b 	.word	0x0040222b
  4021d8:	00402231 	.word	0x00402231
  4021dc:	00402237 	.word	0x00402237
  4021e0:	0040223d 	.word	0x0040223d
  4021e4:	00402243 	.word	0x00402243
  4021e8:	00402249 	.word	0x00402249
  4021ec:	0040224f 	.word	0x0040224f
  4021f0:	00402255 	.word	0x00402255
  4021f4:	0040225b 	.word	0x0040225b
  4021f8:	00402261 	.word	0x00402261
  4021fc:	00402267 	.word	0x00402267
		
	case JPEG_INIT:
		p_regs_conf = OV2640_JPEG_INIT;
  402200:	4b22      	ldr	r3, [pc, #136]	; (40228c <ov_configure+0xf0>)
  402202:	60fb      	str	r3, [r7, #12]
		break;
  402204:	e033      	b.n	40226e <ov_configure+0xd2>
		
	case YUV422:
		p_regs_conf = OV2640_YUV422;
  402206:	4b22      	ldr	r3, [pc, #136]	; (402290 <ov_configure+0xf4>)
  402208:	60fb      	str	r3, [r7, #12]
		break;
  40220a:	e030      	b.n	40226e <ov_configure+0xd2>
		
	case JPEG:
		p_regs_conf = OV2640_JPEG;
  40220c:	4b21      	ldr	r3, [pc, #132]	; (402294 <ov_configure+0xf8>)
  40220e:	60fb      	str	r3, [r7, #12]
		break;
  402210:	e02d      	b.n	40226e <ov_configure+0xd2>
		
	case JPEG_320x240:
		p_regs_conf = OV2640_JPEG_320x240;
  402212:	4b21      	ldr	r3, [pc, #132]	; (402298 <ov_configure+0xfc>)
  402214:	60fb      	str	r3, [r7, #12]
		break;
  402216:	e02a      	b.n	40226e <ov_configure+0xd2>
		
	case JPEG_640x480:
		p_regs_conf = OV2640_JPEG_640x480;
  402218:	4b20      	ldr	r3, [pc, #128]	; (40229c <ov_configure+0x100>)
  40221a:	60fb      	str	r3, [r7, #12]
		break;
  40221c:	e027      	b.n	40226e <ov_configure+0xd2>
		
	case JPEG_800x600:
		p_regs_conf = OV2640_JPEG_800x600;
  40221e:	4b20      	ldr	r3, [pc, #128]	; (4022a0 <ov_configure+0x104>)
  402220:	60fb      	str	r3, [r7, #12]
		break;
  402222:	e024      	b.n	40226e <ov_configure+0xd2>
		
	case JPEG_1024x768:
		p_regs_conf = OV2640_JPEG_1024x768;
  402224:	4b1f      	ldr	r3, [pc, #124]	; (4022a4 <ov_configure+0x108>)
  402226:	60fb      	str	r3, [r7, #12]
		break;
  402228:	e021      	b.n	40226e <ov_configure+0xd2>
		
	case JPEG_1280x1024:
		p_regs_conf = OV2640_JPEG_1280x1024;
  40222a:	4b1f      	ldr	r3, [pc, #124]	; (4022a8 <ov_configure+0x10c>)
  40222c:	60fb      	str	r3, [r7, #12]
		break;
  40222e:	e01e      	b.n	40226e <ov_configure+0xd2>
		
	case JPEG_1600x1200:
		p_regs_conf = OV2640_JPEG_1600x1200;
  402230:	4b1e      	ldr	r3, [pc, #120]	; (4022ac <ov_configure+0x110>)
  402232:	60fb      	str	r3, [r7, #12]
		break;
  402234:	e01b      	b.n	40226e <ov_configure+0xd2>
		
	case QVGA_YUV422_10FPS:
		p_regs_conf = OV2640_QVGA_YUV422_10FPS;
  402236:	4b1e      	ldr	r3, [pc, #120]	; (4022b0 <ov_configure+0x114>)
  402238:	60fb      	str	r3, [r7, #12]
		break;
  40223a:	e018      	b.n	40226e <ov_configure+0xd2>

	case QVGA_YUV422_15FPS:
		p_regs_conf = OV2640_QVGA_YUV422_15FPS;
  40223c:	4b1d      	ldr	r3, [pc, #116]	; (4022b4 <ov_configure+0x118>)
  40223e:	60fb      	str	r3, [r7, #12]
		break;
  402240:	e015      	b.n	40226e <ov_configure+0xd2>

	case QVGA_YUV422_20FPS:
		p_regs_conf = OV2640_QVGA_YUV422_20FPS;
  402242:	4b1d      	ldr	r3, [pc, #116]	; (4022b8 <ov_configure+0x11c>)
  402244:	60fb      	str	r3, [r7, #12]
		break;
  402246:	e012      	b.n	40226e <ov_configure+0xd2>

	case QVGA_YUV422_30FPS:
		p_regs_conf = OV2640_QVGA_YUV422_30FPS;
  402248:	4b1c      	ldr	r3, [pc, #112]	; (4022bc <ov_configure+0x120>)
  40224a:	60fb      	str	r3, [r7, #12]
		break;
  40224c:	e00f      	b.n	40226e <ov_configure+0xd2>

	case QVGA_RGB888:
		p_regs_conf = OV2640_QVGA_RGB888;
  40224e:	4b1c      	ldr	r3, [pc, #112]	; (4022c0 <ov_configure+0x124>)
  402250:	60fb      	str	r3, [r7, #12]
		break;
  402252:	e00c      	b.n	40226e <ov_configure+0xd2>

	case QQVGA_YUV422:
		p_regs_conf = OV2640_QQVGA_YUV422;
  402254:	4b1b      	ldr	r3, [pc, #108]	; (4022c4 <ov_configure+0x128>)
  402256:	60fb      	str	r3, [r7, #12]
		break;
  402258:	e009      	b.n	40226e <ov_configure+0xd2>

	case QQVGA_RGB888:
		p_regs_conf = OV2640_QQVGA_RGB888;
  40225a:	4b1b      	ldr	r3, [pc, #108]	; (4022c8 <ov_configure+0x12c>)
  40225c:	60fb      	str	r3, [r7, #12]
		break;
  40225e:	e006      	b.n	40226e <ov_configure+0xd2>

	case TEST_PATTERN:
		p_regs_conf = OV2640_TEST_PATTERN;
  402260:	4b1a      	ldr	r3, [pc, #104]	; (4022cc <ov_configure+0x130>)
  402262:	60fb      	str	r3, [r7, #12]
		break;
  402264:	e003      	b.n	40226e <ov_configure+0xd2>

	case VGA_YUV422_20FPS:
		p_regs_conf = OV2640_VGA_YUV422_20FPS;
  402266:	4b1a      	ldr	r3, [pc, #104]	; (4022d0 <ov_configure+0x134>)
  402268:	60fb      	str	r3, [r7, #12]
		break;
  40226a:	e000      	b.n	40226e <ov_configure+0xd2>

	default:
		break;
  40226c:	bf00      	nop
	}

	if (p_regs_conf != NULL) {
  40226e:	68fb      	ldr	r3, [r7, #12]
  402270:	2b00      	cmp	r3, #0
  402272:	d005      	beq.n	402280 <ov_configure+0xe4>
		ov_write_regs( p_twi, p_regs_conf );
  402274:	68f9      	ldr	r1, [r7, #12]
  402276:	6878      	ldr	r0, [r7, #4]
  402278:	4b16      	ldr	r3, [pc, #88]	; (4022d4 <ov_configure+0x138>)
  40227a:	4798      	blx	r3
		return 0;
  40227c:	2300      	movs	r3, #0
  40227e:	e000      	b.n	402282 <ov_configure+0xe6>
	}

	return 1;
  402280:	2301      	movs	r3, #1
}
  402282:	4618      	mov	r0, r3
  402284:	3710      	adds	r7, #16
  402286:	46bd      	mov	sp, r7
  402288:	bd80      	pop	{r7, pc}
  40228a:	bf00      	nop
  40228c:	004082e4 	.word	0x004082e4
  402290:	00408464 	.word	0x00408464
  402294:	00408478 	.word	0x00408478
  402298:	0040848c 	.word	0x0040848c
  40229c:	004084dc 	.word	0x004084dc
  4022a0:	00408530 	.word	0x00408530
  4022a4:	00408584 	.word	0x00408584
  4022a8:	004085d4 	.word	0x004085d4
  4022ac:	00408628 	.word	0x00408628
  4022b0:	0040867c 	.word	0x0040867c
  4022b4:	0040876c 	.word	0x0040876c
  4022b8:	0040885c 	.word	0x0040885c
  4022bc:	0040894c 	.word	0x0040894c
  4022c0:	00408a3c 	.word	0x00408a3c
  4022c4:	00408b30 	.word	0x00408b30
  4022c8:	00408c24 	.word	0x00408c24
  4022cc:	00408d18 	.word	0x00408d18
  4022d0:	00408e0c 	.word	0x00408e0c
  4022d4:	0040203d 	.word	0x0040203d

004022d8 <__NVIC_EnableIRQ>:
{
  4022d8:	b480      	push	{r7}
  4022da:	b083      	sub	sp, #12
  4022dc:	af00      	add	r7, sp, #0
  4022de:	4603      	mov	r3, r0
  4022e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  4022e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4022e6:	2b00      	cmp	r3, #0
  4022e8:	db0b      	blt.n	402302 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4022ea:	4908      	ldr	r1, [pc, #32]	; (40230c <__NVIC_EnableIRQ+0x34>)
  4022ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4022f0:	095b      	lsrs	r3, r3, #5
  4022f2:	79fa      	ldrb	r2, [r7, #7]
  4022f4:	f002 021f 	and.w	r2, r2, #31
  4022f8:	2001      	movs	r0, #1
  4022fa:	fa00 f202 	lsl.w	r2, r0, r2
  4022fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402302:	bf00      	nop
  402304:	370c      	adds	r7, #12
  402306:	46bd      	mov	sp, r7
  402308:	bc80      	pop	{r7}
  40230a:	4770      	bx	lr
  40230c:	e000e100 	.word	0xe000e100

00402310 <osc_get_rate>:
{
  402310:	b480      	push	{r7}
  402312:	b083      	sub	sp, #12
  402314:	af00      	add	r7, sp, #0
  402316:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402318:	687b      	ldr	r3, [r7, #4]
  40231a:	2b07      	cmp	r3, #7
  40231c:	d825      	bhi.n	40236a <osc_get_rate+0x5a>
  40231e:	a201      	add	r2, pc, #4	; (adr r2, 402324 <osc_get_rate+0x14>)
  402320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402324:	00402345 	.word	0x00402345
  402328:	0040234b 	.word	0x0040234b
  40232c:	00402351 	.word	0x00402351
  402330:	00402357 	.word	0x00402357
  402334:	0040235b 	.word	0x0040235b
  402338:	0040235f 	.word	0x0040235f
  40233c:	00402363 	.word	0x00402363
  402340:	00402367 	.word	0x00402367
		return OSC_SLCK_32K_RC_HZ;
  402344:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402348:	e010      	b.n	40236c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  40234a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40234e:	e00d      	b.n	40236c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  402350:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402354:	e00a      	b.n	40236c <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  402356:	4b08      	ldr	r3, [pc, #32]	; (402378 <osc_get_rate+0x68>)
  402358:	e008      	b.n	40236c <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  40235a:	4b08      	ldr	r3, [pc, #32]	; (40237c <osc_get_rate+0x6c>)
  40235c:	e006      	b.n	40236c <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40235e:	4b08      	ldr	r3, [pc, #32]	; (402380 <osc_get_rate+0x70>)
  402360:	e004      	b.n	40236c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  402362:	4b07      	ldr	r3, [pc, #28]	; (402380 <osc_get_rate+0x70>)
  402364:	e002      	b.n	40236c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  402366:	4b06      	ldr	r3, [pc, #24]	; (402380 <osc_get_rate+0x70>)
  402368:	e000      	b.n	40236c <osc_get_rate+0x5c>
	return 0;
  40236a:	2300      	movs	r3, #0
}
  40236c:	4618      	mov	r0, r3
  40236e:	370c      	adds	r7, #12
  402370:	46bd      	mov	sp, r7
  402372:	bc80      	pop	{r7}
  402374:	4770      	bx	lr
  402376:	bf00      	nop
  402378:	003d0900 	.word	0x003d0900
  40237c:	007a1200 	.word	0x007a1200
  402380:	00b71b00 	.word	0x00b71b00

00402384 <sysclk_get_main_hz>:
{
  402384:	b580      	push	{r7, lr}
  402386:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  402388:	2006      	movs	r0, #6
  40238a:	4b04      	ldr	r3, [pc, #16]	; (40239c <sysclk_get_main_hz+0x18>)
  40238c:	4798      	blx	r3
  40238e:	4602      	mov	r2, r0
  402390:	4613      	mov	r3, r2
  402392:	009b      	lsls	r3, r3, #2
  402394:	4413      	add	r3, r2
  402396:	009b      	lsls	r3, r3, #2
}
  402398:	4618      	mov	r0, r3
  40239a:	bd80      	pop	{r7, pc}
  40239c:	00402311 	.word	0x00402311

004023a0 <sysclk_get_cpu_hz>:
{
  4023a0:	b580      	push	{r7, lr}
  4023a2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4023a4:	4b02      	ldr	r3, [pc, #8]	; (4023b0 <sysclk_get_cpu_hz+0x10>)
  4023a6:	4798      	blx	r3
  4023a8:	4603      	mov	r3, r0
  4023aa:	085b      	lsrs	r3, r3, #1
}
  4023ac:	4618      	mov	r0, r3
  4023ae:	bd80      	pop	{r7, pc}
  4023b0:	00402385 	.word	0x00402385

004023b4 <TC0_Handler>:
 */ 

#include "timer_interface.h"

void TC0_Handler(void)
{
  4023b4:	b580      	push	{r7, lr}
  4023b6:	b082      	sub	sp, #8
  4023b8:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	// Read TC0 status.
	ul_status = tc_get_status(TC0, 0);
  4023ba:	2100      	movs	r1, #0
  4023bc:	4809      	ldr	r0, [pc, #36]	; (4023e4 <TC0_Handler+0x30>)
  4023be:	4b0a      	ldr	r3, [pc, #40]	; (4023e8 <TC0_Handler+0x34>)
  4023c0:	4798      	blx	r3
  4023c2:	6078      	str	r0, [r7, #4]

	// RC compare.
	if ((ul_status & TC_SR_CPCS) == TC_SR_CPCS) {
  4023c4:	687b      	ldr	r3, [r7, #4]
  4023c6:	f003 0310 	and.w	r3, r3, #16
  4023ca:	2b00      	cmp	r3, #0
  4023cc:	d006      	beq.n	4023dc <TC0_Handler+0x28>
		counts++;
  4023ce:	4b07      	ldr	r3, [pc, #28]	; (4023ec <TC0_Handler+0x38>)
  4023d0:	781b      	ldrb	r3, [r3, #0]
  4023d2:	b2db      	uxtb	r3, r3
  4023d4:	3301      	adds	r3, #1
  4023d6:	b2da      	uxtb	r2, r3
  4023d8:	4b04      	ldr	r3, [pc, #16]	; (4023ec <TC0_Handler+0x38>)
  4023da:	701a      	strb	r2, [r3, #0]
	}
}
  4023dc:	bf00      	nop
  4023de:	3708      	adds	r7, #8
  4023e0:	46bd      	mov	sp, r7
  4023e2:	bd80      	pop	{r7, pc}
  4023e4:	40010000 	.word	0x40010000
  4023e8:	004001db 	.word	0x004001db
  4023ec:	20019160 	.word	0x20019160

004023f0 <configure_tc>:

void configure_tc(void)
{
  4023f0:	b590      	push	{r4, r7, lr}
  4023f2:	b087      	sub	sp, #28
  4023f4:	af02      	add	r7, sp, #8
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk;

	// Get system clock.
	ul_sysclk = sysclk_get_cpu_hz();
  4023f6:	4b18      	ldr	r3, [pc, #96]	; (402458 <configure_tc+0x68>)
  4023f8:	4798      	blx	r3
  4023fa:	60f8      	str	r0, [r7, #12]

	// Configure PMC.
	pmc_enable_periph_clk(ID_TC0);
  4023fc:	2017      	movs	r0, #23
  4023fe:	4b17      	ldr	r3, [pc, #92]	; (40245c <configure_tc+0x6c>)
  402400:	4798      	blx	r3

	// Configure TC for a 1Hz frequency and trigger on RC compare.
	tc_find_mck_divisor(TC_FREQ, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  402402:	1d39      	adds	r1, r7, #4
  402404:	f107 0208 	add.w	r2, r7, #8
  402408:	68fb      	ldr	r3, [r7, #12]
  40240a:	9300      	str	r3, [sp, #0]
  40240c:	460b      	mov	r3, r1
  40240e:	68f9      	ldr	r1, [r7, #12]
  402410:	2001      	movs	r0, #1
  402412:	4c13      	ldr	r4, [pc, #76]	; (402460 <configure_tc+0x70>)
  402414:	47a0      	blx	r4
	tc_init(TC0, 0, ul_tcclks | TC_CMR_CPCTRG);
  402416:	687b      	ldr	r3, [r7, #4]
  402418:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  40241c:	461a      	mov	r2, r3
  40241e:	2100      	movs	r1, #0
  402420:	4810      	ldr	r0, [pc, #64]	; (402464 <configure_tc+0x74>)
  402422:	4b11      	ldr	r3, [pc, #68]	; (402468 <configure_tc+0x78>)
  402424:	4798      	blx	r3
	tc_write_rc(TC0, 0, (ul_sysclk / ul_div) / TC_FREQ);
  402426:	68bb      	ldr	r3, [r7, #8]
  402428:	68fa      	ldr	r2, [r7, #12]
  40242a:	fbb2 f3f3 	udiv	r3, r2, r3
  40242e:	461a      	mov	r2, r3
  402430:	2100      	movs	r1, #0
  402432:	480c      	ldr	r0, [pc, #48]	; (402464 <configure_tc+0x74>)
  402434:	4b0d      	ldr	r3, [pc, #52]	; (40246c <configure_tc+0x7c>)
  402436:	4798      	blx	r3

	// Configure and enable interrupt on RC compare.
	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
  402438:	2017      	movs	r0, #23
  40243a:	4b0d      	ldr	r3, [pc, #52]	; (402470 <configure_tc+0x80>)
  40243c:	4798      	blx	r3
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  40243e:	2210      	movs	r2, #16
  402440:	2100      	movs	r1, #0
  402442:	4808      	ldr	r0, [pc, #32]	; (402464 <configure_tc+0x74>)
  402444:	4b0b      	ldr	r3, [pc, #44]	; (402474 <configure_tc+0x84>)
  402446:	4798      	blx	r3
	
	// Start the timer
	tc_start(TC0, 0);
  402448:	2100      	movs	r1, #0
  40244a:	4806      	ldr	r0, [pc, #24]	; (402464 <configure_tc+0x74>)
  40244c:	4b0a      	ldr	r3, [pc, #40]	; (402478 <configure_tc+0x88>)
  40244e:	4798      	blx	r3
  402450:	bf00      	nop
  402452:	3714      	adds	r7, #20
  402454:	46bd      	mov	sp, r7
  402456:	bd90      	pop	{r4, r7, pc}
  402458:	004023a1 	.word	0x004023a1
  40245c:	004016d5 	.word	0x004016d5
  402460:	004001fd 	.word	0x004001fd
  402464:	40010000 	.word	0x40010000
  402468:	00400139 	.word	0x00400139
  40246c:	00400191 	.word	0x00400191
  402470:	004022d9 	.word	0x004022d9
  402474:	004001b5 	.word	0x004001b5
  402478:	00400171 	.word	0x00400171

0040247c <__NVIC_EnableIRQ>:
{
  40247c:	b480      	push	{r7}
  40247e:	b083      	sub	sp, #12
  402480:	af00      	add	r7, sp, #0
  402482:	4603      	mov	r3, r0
  402484:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  402486:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40248a:	2b00      	cmp	r3, #0
  40248c:	db0b      	blt.n	4024a6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40248e:	4908      	ldr	r1, [pc, #32]	; (4024b0 <__NVIC_EnableIRQ+0x34>)
  402490:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402494:	095b      	lsrs	r3, r3, #5
  402496:	79fa      	ldrb	r2, [r7, #7]
  402498:	f002 021f 	and.w	r2, r2, #31
  40249c:	2001      	movs	r0, #1
  40249e:	fa00 f202 	lsl.w	r2, r0, r2
  4024a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4024a6:	bf00      	nop
  4024a8:	370c      	adds	r7, #12
  4024aa:	46bd      	mov	sp, r7
  4024ac:	bc80      	pop	{r7}
  4024ae:	4770      	bx	lr
  4024b0:	e000e100 	.word	0xe000e100

004024b4 <osc_get_rate>:
{
  4024b4:	b480      	push	{r7}
  4024b6:	b083      	sub	sp, #12
  4024b8:	af00      	add	r7, sp, #0
  4024ba:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4024bc:	687b      	ldr	r3, [r7, #4]
  4024be:	2b07      	cmp	r3, #7
  4024c0:	d825      	bhi.n	40250e <osc_get_rate+0x5a>
  4024c2:	a201      	add	r2, pc, #4	; (adr r2, 4024c8 <osc_get_rate+0x14>)
  4024c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4024c8:	004024e9 	.word	0x004024e9
  4024cc:	004024ef 	.word	0x004024ef
  4024d0:	004024f5 	.word	0x004024f5
  4024d4:	004024fb 	.word	0x004024fb
  4024d8:	004024ff 	.word	0x004024ff
  4024dc:	00402503 	.word	0x00402503
  4024e0:	00402507 	.word	0x00402507
  4024e4:	0040250b 	.word	0x0040250b
		return OSC_SLCK_32K_RC_HZ;
  4024e8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4024ec:	e010      	b.n	402510 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4024ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4024f2:	e00d      	b.n	402510 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4024f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4024f8:	e00a      	b.n	402510 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4024fa:	4b08      	ldr	r3, [pc, #32]	; (40251c <osc_get_rate+0x68>)
  4024fc:	e008      	b.n	402510 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4024fe:	4b08      	ldr	r3, [pc, #32]	; (402520 <osc_get_rate+0x6c>)
  402500:	e006      	b.n	402510 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  402502:	4b08      	ldr	r3, [pc, #32]	; (402524 <osc_get_rate+0x70>)
  402504:	e004      	b.n	402510 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  402506:	4b07      	ldr	r3, [pc, #28]	; (402524 <osc_get_rate+0x70>)
  402508:	e002      	b.n	402510 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40250a:	4b06      	ldr	r3, [pc, #24]	; (402524 <osc_get_rate+0x70>)
  40250c:	e000      	b.n	402510 <osc_get_rate+0x5c>
	return 0;
  40250e:	2300      	movs	r3, #0
}
  402510:	4618      	mov	r0, r3
  402512:	370c      	adds	r7, #12
  402514:	46bd      	mov	sp, r7
  402516:	bc80      	pop	{r7}
  402518:	4770      	bx	lr
  40251a:	bf00      	nop
  40251c:	003d0900 	.word	0x003d0900
  402520:	007a1200 	.word	0x007a1200
  402524:	00b71b00 	.word	0x00b71b00

00402528 <sysclk_get_main_hz>:
{
  402528:	b580      	push	{r7, lr}
  40252a:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  40252c:	2006      	movs	r0, #6
  40252e:	4b04      	ldr	r3, [pc, #16]	; (402540 <sysclk_get_main_hz+0x18>)
  402530:	4798      	blx	r3
  402532:	4602      	mov	r2, r0
  402534:	4613      	mov	r3, r2
  402536:	009b      	lsls	r3, r3, #2
  402538:	4413      	add	r3, r2
  40253a:	009b      	lsls	r3, r3, #2
}
  40253c:	4618      	mov	r0, r3
  40253e:	bd80      	pop	{r7, pc}
  402540:	004024b5 	.word	0x004024b5

00402544 <sysclk_get_cpu_hz>:
{
  402544:	b580      	push	{r7, lr}
  402546:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  402548:	4b02      	ldr	r3, [pc, #8]	; (402554 <sysclk_get_cpu_hz+0x10>)
  40254a:	4798      	blx	r3
  40254c:	4603      	mov	r3, r0
  40254e:	085b      	lsrs	r3, r3, #1
}
  402550:	4618      	mov	r0, r3
  402552:	bd80      	pop	{r7, pc}
  402554:	00402529 	.word	0x00402529

00402558 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  402558:	b580      	push	{r7, lr}
  40255a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40255c:	4b02      	ldr	r3, [pc, #8]	; (402568 <sysclk_get_peripheral_hz+0x10>)
  40255e:	4798      	blx	r3
  402560:	4603      	mov	r3, r0
  402562:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  402564:	4618      	mov	r0, r3
  402566:	bd80      	pop	{r7, pc}
  402568:	00402529 	.word	0x00402529

0040256c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  40256c:	b580      	push	{r7, lr}
  40256e:	b082      	sub	sp, #8
  402570:	af00      	add	r7, sp, #0
  402572:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  402574:	6878      	ldr	r0, [r7, #4]
  402576:	4b03      	ldr	r3, [pc, #12]	; (402584 <sysclk_enable_peripheral_clock+0x18>)
  402578:	4798      	blx	r3
}
  40257a:	bf00      	nop
  40257c:	3708      	adds	r7, #8
  40257e:	46bd      	mov	sp, r7
  402580:	bd80      	pop	{r7, pc}
  402582:	bf00      	nop
  402584:	004016d5 	.word	0x004016d5

00402588 <USART0_Handler>:
volatile unsigned int input_pos_wifi = 0;
volatile uint32_t Ready2TransferFlag = 0;
volatile uint32_t StreamOpen = 0;

void wifi_usart_handler(void)
{
  402588:	b580      	push	{r7, lr}
  40258a:	b082      	sub	sp, #8
  40258c:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	/* Read USART status. */
	ul_status = usart_get_status(WIFI_USART);
  40258e:	480b      	ldr	r0, [pc, #44]	; (4025bc <USART0_Handler+0x34>)
  402590:	4b0b      	ldr	r3, [pc, #44]	; (4025c0 <USART0_Handler+0x38>)
  402592:	4798      	blx	r3
  402594:	6078      	str	r0, [r7, #4]

	/* Receive buffer is full. */
	if (ul_status & US_CSR_RXBUFF){
  402596:	687b      	ldr	r3, [r7, #4]
  402598:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  40259c:	2b00      	cmp	r3, #0
  40259e:	d009      	beq.n	4025b4 <USART0_Handler+0x2c>
		usart_read(WIFI_USART, &received_byte_wifi);
  4025a0:	4908      	ldr	r1, [pc, #32]	; (4025c4 <USART0_Handler+0x3c>)
  4025a2:	4806      	ldr	r0, [pc, #24]	; (4025bc <USART0_Handler+0x34>)
  4025a4:	4b08      	ldr	r3, [pc, #32]	; (4025c8 <USART0_Handler+0x40>)
  4025a6:	4798      	blx	r3
		process_incoming_byte_wifi((uint8_t)received_byte_wifi);
  4025a8:	4b06      	ldr	r3, [pc, #24]	; (4025c4 <USART0_Handler+0x3c>)
  4025aa:	681b      	ldr	r3, [r3, #0]
  4025ac:	b2db      	uxtb	r3, r3
  4025ae:	4618      	mov	r0, r3
  4025b0:	4b06      	ldr	r3, [pc, #24]	; (4025cc <USART0_Handler+0x44>)
  4025b2:	4798      	blx	r3
	}
}
  4025b4:	bf00      	nop
  4025b6:	3708      	adds	r7, #8
  4025b8:	46bd      	mov	sp, r7
  4025ba:	bd80      	pop	{r7, pc}
  4025bc:	40024000 	.word	0x40024000
  4025c0:	004008bd 	.word	0x004008bd
  4025c4:	20000a60 	.word	0x20000a60
  4025c8:	00400981 	.word	0x00400981
  4025cc:	00402799 	.word	0x00402799

004025d0 <wifi_command_response_handler>:

void wifi_command_response_handler(uint32_t ul_id, uint32_t ul_mask)
{
  4025d0:	b580      	push	{r7, lr}
  4025d2:	b084      	sub	sp, #16
  4025d4:	af00      	add	r7, sp, #0
  4025d6:	6078      	str	r0, [r7, #4]
  4025d8:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);

	wifi_comm_flag = true;
  4025da:	4b0d      	ldr	r3, [pc, #52]	; (402610 <wifi_command_response_handler+0x40>)
  4025dc:	2201      	movs	r2, #1
  4025de:	601a      	str	r2, [r3, #0]
	process_data_wifi();
  4025e0:	4b0c      	ldr	r3, [pc, #48]	; (402614 <wifi_command_response_handler+0x44>)
  4025e2:	4798      	blx	r3
	for(int jj=0; jj<1000; jj++) input_line_wifi[jj] = 0;
  4025e4:	2300      	movs	r3, #0
  4025e6:	60fb      	str	r3, [r7, #12]
  4025e8:	e007      	b.n	4025fa <wifi_command_response_handler+0x2a>
  4025ea:	4a0b      	ldr	r2, [pc, #44]	; (402618 <wifi_command_response_handler+0x48>)
  4025ec:	68fb      	ldr	r3, [r7, #12]
  4025ee:	4413      	add	r3, r2
  4025f0:	2200      	movs	r2, #0
  4025f2:	701a      	strb	r2, [r3, #0]
  4025f4:	68fb      	ldr	r3, [r7, #12]
  4025f6:	3301      	adds	r3, #1
  4025f8:	60fb      	str	r3, [r7, #12]
  4025fa:	68fb      	ldr	r3, [r7, #12]
  4025fc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  402600:	dbf3      	blt.n	4025ea <wifi_command_response_handler+0x1a>
	input_pos_wifi = 0;
  402602:	4b06      	ldr	r3, [pc, #24]	; (40261c <wifi_command_response_handler+0x4c>)
  402604:	2200      	movs	r2, #0
  402606:	601a      	str	r2, [r3, #0]
}
  402608:	bf00      	nop
  40260a:	3710      	adds	r7, #16
  40260c:	46bd      	mov	sp, r7
  40260e:	bd80      	pop	{r7, pc}
  402610:	20000a74 	.word	0x20000a74
  402614:	004027c5 	.word	0x004027c5
  402618:	20019164 	.word	0x20019164
  40261c:	20000a68 	.word	0x20000a68

00402620 <wifi_web_setup_handler>:

void wifi_web_setup_handler(uint32_t ul_id, uint32_t ul_mask)
{
  402620:	b480      	push	{r7}
  402622:	b083      	sub	sp, #12
  402624:	af00      	add	r7, sp, #0
  402626:	6078      	str	r0, [r7, #4]
  402628:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);
	
	wifi_web_setup_flag = true;
  40262a:	4b04      	ldr	r3, [pc, #16]	; (40263c <wifi_web_setup_handler+0x1c>)
  40262c:	2201      	movs	r2, #1
  40262e:	601a      	str	r2, [r3, #0]
}
  402630:	bf00      	nop
  402632:	370c      	adds	r7, #12
  402634:	46bd      	mov	sp, r7
  402636:	bc80      	pop	{r7}
  402638:	4770      	bx	lr
  40263a:	bf00      	nop
  40263c:	20000a64 	.word	0x20000a64

00402640 <configure_usart_wifi>:

void configure_usart_wifi(void)
{
  402640:	b5b0      	push	{r4, r5, r7, lr}
  402642:	b086      	sub	sp, #24
  402644:	af00      	add	r7, sp, #0
	
	gpio_configure_pin(PIN_USART0_RXD_IDX, PIN_USART0_RXD_FLAGS);
  402646:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40264a:	2005      	movs	r0, #5
  40264c:	4b1c      	ldr	r3, [pc, #112]	; (4026c0 <configure_usart_wifi+0x80>)
  40264e:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
  402650:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402654:	2006      	movs	r0, #6
  402656:	4b1a      	ldr	r3, [pc, #104]	; (4026c0 <configure_usart_wifi+0x80>)
  402658:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_CTS_IDX, PIN_USART0_CTS_FLAGS);
  40265a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40265e:	2008      	movs	r0, #8
  402660:	4b17      	ldr	r3, [pc, #92]	; (4026c0 <configure_usart_wifi+0x80>)
  402662:	4798      	blx	r3
	//gpio_configure_pin(PIN_USART0_RTS_IDX, PIN_USART0_RTS_FLAGS);
	
	static uint32_t ul_sysclk;
	const sam_usart_opt_t usart_console_settings = {
  402664:	4b17      	ldr	r3, [pc, #92]	; (4026c4 <configure_usart_wifi+0x84>)
  402666:	463c      	mov	r4, r7
  402668:	461d      	mov	r5, r3
  40266a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40266c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40266e:	e895 0003 	ldmia.w	r5, {r0, r1}
  402672:	e884 0003 	stmia.w	r4, {r0, r1}
		/* This field is only used in IrDA mode. */
		0
	};

	/* Get peripheral clock. */
	ul_sysclk = sysclk_get_peripheral_hz();
  402676:	4b14      	ldr	r3, [pc, #80]	; (4026c8 <configure_usart_wifi+0x88>)
  402678:	4798      	blx	r3
  40267a:	4602      	mov	r2, r0
  40267c:	4b13      	ldr	r3, [pc, #76]	; (4026cc <configure_usart_wifi+0x8c>)
  40267e:	601a      	str	r2, [r3, #0]

	/* Enable peripheral clock. */
	sysclk_enable_peripheral_clock(WIFI_ID_USART);
  402680:	200e      	movs	r0, #14
  402682:	4b13      	ldr	r3, [pc, #76]	; (4026d0 <configure_usart_wifi+0x90>)
  402684:	4798      	blx	r3

	/* Configure USART. */
	usart_init_hw_handshaking(WIFI_USART, &usart_console_settings, ul_sysclk);
  402686:	4b11      	ldr	r3, [pc, #68]	; (4026cc <configure_usart_wifi+0x8c>)
  402688:	681a      	ldr	r2, [r3, #0]
  40268a:	463b      	mov	r3, r7
  40268c:	4619      	mov	r1, r3
  40268e:	4811      	ldr	r0, [pc, #68]	; (4026d4 <configure_usart_wifi+0x94>)
  402690:	4b11      	ldr	r3, [pc, #68]	; (4026d8 <configure_usart_wifi+0x98>)
  402692:	4798      	blx	r3

	/* Disable all the interrupts. */
	usart_disable_interrupt(WIFI_USART, ALL_INTERRUPT_MASK);
  402694:	f04f 31ff 	mov.w	r1, #4294967295
  402698:	480e      	ldr	r0, [pc, #56]	; (4026d4 <configure_usart_wifi+0x94>)
  40269a:	4b10      	ldr	r3, [pc, #64]	; (4026dc <configure_usart_wifi+0x9c>)
  40269c:	4798      	blx	r3
	
	/* Enable TX & RX function. */
	usart_enable_tx(WIFI_USART);
  40269e:	480d      	ldr	r0, [pc, #52]	; (4026d4 <configure_usart_wifi+0x94>)
  4026a0:	4b0f      	ldr	r3, [pc, #60]	; (4026e0 <configure_usart_wifi+0xa0>)
  4026a2:	4798      	blx	r3
	usart_enable_rx(WIFI_USART);
  4026a4:	480b      	ldr	r0, [pc, #44]	; (4026d4 <configure_usart_wifi+0x94>)
  4026a6:	4b0f      	ldr	r3, [pc, #60]	; (4026e4 <configure_usart_wifi+0xa4>)
  4026a8:	4798      	blx	r3
	
	usart_enable_interrupt(WIFI_USART, US_IER_RXRDY);
  4026aa:	2101      	movs	r1, #1
  4026ac:	4809      	ldr	r0, [pc, #36]	; (4026d4 <configure_usart_wifi+0x94>)
  4026ae:	4b0e      	ldr	r3, [pc, #56]	; (4026e8 <configure_usart_wifi+0xa8>)
  4026b0:	4798      	blx	r3

	/* Configure and enable interrupt of USART. */
	NVIC_EnableIRQ(USART_IRQn);
  4026b2:	200e      	movs	r0, #14
  4026b4:	4b0d      	ldr	r3, [pc, #52]	; (4026ec <configure_usart_wifi+0xac>)
  4026b6:	4798      	blx	r3
}
  4026b8:	bf00      	nop
  4026ba:	3718      	adds	r7, #24
  4026bc:	46bd      	mov	sp, r7
  4026be:	bdb0      	pop	{r4, r5, r7, pc}
  4026c0:	0040120d 	.word	0x0040120d
  4026c4:	00408efc 	.word	0x00408efc
  4026c8:	00402559 	.word	0x00402559
  4026cc:	20000a78 	.word	0x20000a78
  4026d0:	0040256d 	.word	0x0040256d
  4026d4:	40024000 	.word	0x40024000
  4026d8:	004007e9 	.word	0x004007e9
  4026dc:	004008a3 	.word	0x004008a3
  4026e0:	00400829 	.word	0x00400829
  4026e4:	00400859 	.word	0x00400859
  4026e8:	00400889 	.word	0x00400889
  4026ec:	0040247d 	.word	0x0040247d

004026f0 <configure_wifi_comm_pin>:

void configure_wifi_comm_pin(void)
{
  4026f0:	b590      	push	{r4, r7, lr}
  4026f2:	b083      	sub	sp, #12
  4026f4:	af02      	add	r7, sp, #8
	/* Configure PIO clock. */
	pmc_enable_periph_clk(WIFI_COMM_ID);
  4026f6:	200b      	movs	r0, #11
  4026f8:	4b0b      	ldr	r3, [pc, #44]	; (402728 <configure_wifi_comm_pin+0x38>)
  4026fa:	4798      	blx	r3

	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h
	**/
	pio_handler_set(WIFI_COMM_PIO, WIFI_COMM_ID, WIFI_COMM_PIN_MSK,
  4026fc:	4b0b      	ldr	r3, [pc, #44]	; (40272c <configure_wifi_comm_pin+0x3c>)
  4026fe:	9300      	str	r3, [sp, #0]
  402700:	2370      	movs	r3, #112	; 0x70
  402702:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  402706:	210b      	movs	r1, #11
  402708:	4809      	ldr	r0, [pc, #36]	; (402730 <configure_wifi_comm_pin+0x40>)
  40270a:	4c0a      	ldr	r4, [pc, #40]	; (402734 <configure_wifi_comm_pin+0x44>)
  40270c:	47a0      	blx	r4
			WIFI_COMM_ATTR, wifi_command_response_handler);

	/* Enable PIO controller IRQs. */
	NVIC_EnableIRQ((IRQn_Type)WIFI_COMM_ID);
  40270e:	200b      	movs	r0, #11
  402710:	4b09      	ldr	r3, [pc, #36]	; (402738 <configure_wifi_comm_pin+0x48>)
  402712:	4798      	blx	r3

	/* Enable PIO interrupt lines. */
	pio_enable_interrupt(WIFI_COMM_PIO, WIFI_COMM_PIN_MSK);
  402714:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402718:	4805      	ldr	r0, [pc, #20]	; (402730 <configure_wifi_comm_pin+0x40>)
  40271a:	4b08      	ldr	r3, [pc, #32]	; (40273c <configure_wifi_comm_pin+0x4c>)
  40271c:	4798      	blx	r3
}
  40271e:	bf00      	nop
  402720:	3704      	adds	r7, #4
  402722:	46bd      	mov	sp, r7
  402724:	bd90      	pop	{r4, r7, pc}
  402726:	bf00      	nop
  402728:	004016d5 	.word	0x004016d5
  40272c:	004025d1 	.word	0x004025d1
  402730:	400e0e00 	.word	0x400e0e00
  402734:	00400aa9 	.word	0x00400aa9
  402738:	0040247d 	.word	0x0040247d
  40273c:	004011ab 	.word	0x004011ab

00402740 <configure_wifi_web_setup_pin>:

void configure_wifi_web_setup_pin(void)
{
  402740:	b590      	push	{r4, r7, lr}
  402742:	b083      	sub	sp, #12
  402744:	af02      	add	r7, sp, #8
		/* Configure PIO clock. */
	pmc_enable_periph_clk(WIFI_SETUP_ID);
  402746:	200b      	movs	r0, #11
  402748:	4b0c      	ldr	r3, [pc, #48]	; (40277c <configure_wifi_web_setup_pin+0x3c>)
  40274a:	4798      	blx	r3
	
	/* Adjust PIO debounce filter using a 10 Hz filter. */
	pio_set_debounce_filter(WIFI_SETUP_PIO, WIFI_SETUP_PIN_MSK, 10);
  40274c:	220a      	movs	r2, #10
  40274e:	2104      	movs	r1, #4
  402750:	480b      	ldr	r0, [pc, #44]	; (402780 <configure_wifi_web_setup_pin+0x40>)
  402752:	4b0c      	ldr	r3, [pc, #48]	; (402784 <configure_wifi_web_setup_pin+0x44>)
  402754:	4798      	blx	r3

	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h
	**/
	pio_handler_set(WIFI_SETUP_PIO, WIFI_SETUP_ID, WIFI_SETUP_PIN_MSK,
  402756:	4b0c      	ldr	r3, [pc, #48]	; (402788 <configure_wifi_web_setup_pin+0x48>)
  402758:	9300      	str	r3, [sp, #0]
  40275a:	2379      	movs	r3, #121	; 0x79
  40275c:	2204      	movs	r2, #4
  40275e:	210b      	movs	r1, #11
  402760:	4807      	ldr	r0, [pc, #28]	; (402780 <configure_wifi_web_setup_pin+0x40>)
  402762:	4c0a      	ldr	r4, [pc, #40]	; (40278c <configure_wifi_web_setup_pin+0x4c>)
  402764:	47a0      	blx	r4
			WIFI_SETUP_ATTR, wifi_web_setup_handler);

	/* Enable PIO controller IRQs. */
	NVIC_EnableIRQ((IRQn_Type)WIFI_SETUP_ID);
  402766:	200b      	movs	r0, #11
  402768:	4b09      	ldr	r3, [pc, #36]	; (402790 <configure_wifi_web_setup_pin+0x50>)
  40276a:	4798      	blx	r3

	/* Enable PIO interrupt lines. */
	pio_enable_interrupt(WIFI_SETUP_PIO, WIFI_SETUP_PIN_MSK);
  40276c:	2104      	movs	r1, #4
  40276e:	4804      	ldr	r0, [pc, #16]	; (402780 <configure_wifi_web_setup_pin+0x40>)
  402770:	4b08      	ldr	r3, [pc, #32]	; (402794 <configure_wifi_web_setup_pin+0x54>)
  402772:	4798      	blx	r3
	
}
  402774:	bf00      	nop
  402776:	3704      	adds	r7, #4
  402778:	46bd      	mov	sp, r7
  40277a:	bd90      	pop	{r4, r7, pc}
  40277c:	004016d5 	.word	0x004016d5
  402780:	400e0e00 	.word	0x400e0e00
  402784:	00400f17 	.word	0x00400f17
  402788:	00402621 	.word	0x00402621
  40278c:	00400aa9 	.word	0x00400aa9
  402790:	0040247d 	.word	0x0040247d
  402794:	004011ab 	.word	0x004011ab

00402798 <process_incoming_byte_wifi>:

void process_incoming_byte_wifi(uint8_t in_byte){
  402798:	b480      	push	{r7}
  40279a:	b083      	sub	sp, #12
  40279c:	af00      	add	r7, sp, #0
  40279e:	4603      	mov	r3, r0
  4027a0:	71fb      	strb	r3, [r7, #7]
	input_line_wifi[input_pos_wifi++] = in_byte;
  4027a2:	4b06      	ldr	r3, [pc, #24]	; (4027bc <process_incoming_byte_wifi+0x24>)
  4027a4:	681b      	ldr	r3, [r3, #0]
  4027a6:	1c5a      	adds	r2, r3, #1
  4027a8:	4904      	ldr	r1, [pc, #16]	; (4027bc <process_incoming_byte_wifi+0x24>)
  4027aa:	600a      	str	r2, [r1, #0]
  4027ac:	4904      	ldr	r1, [pc, #16]	; (4027c0 <process_incoming_byte_wifi+0x28>)
  4027ae:	79fa      	ldrb	r2, [r7, #7]
  4027b0:	54ca      	strb	r2, [r1, r3]
}
  4027b2:	bf00      	nop
  4027b4:	370c      	adds	r7, #12
  4027b6:	46bd      	mov	sp, r7
  4027b8:	bc80      	pop	{r7}
  4027ba:	4770      	bx	lr
  4027bc:	20000a68 	.word	0x20000a68
  4027c0:	20019164 	.word	0x20019164

004027c4 <process_data_wifi>:

void process_data_wifi(){
  4027c4:	b580      	push	{r7, lr}
  4027c6:	af00      	add	r7, sp, #0
	if (strstr(input_line_wifi, "Start transfer")){
  4027c8:	4913      	ldr	r1, [pc, #76]	; (402818 <process_data_wifi+0x54>)
  4027ca:	4814      	ldr	r0, [pc, #80]	; (40281c <process_data_wifi+0x58>)
  4027cc:	4b14      	ldr	r3, [pc, #80]	; (402820 <process_data_wifi+0x5c>)
  4027ce:	4798      	blx	r3
  4027d0:	4603      	mov	r3, r0
  4027d2:	2b00      	cmp	r3, #0
  4027d4:	d002      	beq.n	4027dc <process_data_wifi+0x18>
		Ready2TransferFlag = 1; // Wifi Chip is ready to receive data
  4027d6:	4b13      	ldr	r3, [pc, #76]	; (402824 <process_data_wifi+0x60>)
  4027d8:	2201      	movs	r2, #1
  4027da:	601a      	str	r2, [r3, #0]
	}
	if (strstr(input_line_wifi, "None") || (strstr(input_line_wifi, "Client not connected"))){
  4027dc:	4912      	ldr	r1, [pc, #72]	; (402828 <process_data_wifi+0x64>)
  4027de:	480f      	ldr	r0, [pc, #60]	; (40281c <process_data_wifi+0x58>)
  4027e0:	4b0f      	ldr	r3, [pc, #60]	; (402820 <process_data_wifi+0x5c>)
  4027e2:	4798      	blx	r3
  4027e4:	4603      	mov	r3, r0
  4027e6:	2b00      	cmp	r3, #0
  4027e8:	d106      	bne.n	4027f8 <process_data_wifi+0x34>
  4027ea:	4910      	ldr	r1, [pc, #64]	; (40282c <process_data_wifi+0x68>)
  4027ec:	480b      	ldr	r0, [pc, #44]	; (40281c <process_data_wifi+0x58>)
  4027ee:	4b0c      	ldr	r3, [pc, #48]	; (402820 <process_data_wifi+0x5c>)
  4027f0:	4798      	blx	r3
  4027f2:	4603      	mov	r3, r0
  4027f4:	2b00      	cmp	r3, #0
  4027f6:	d002      	beq.n	4027fe <process_data_wifi+0x3a>
		StreamOpen = 0; // A stream is not open 
  4027f8:	4b0d      	ldr	r3, [pc, #52]	; (402830 <process_data_wifi+0x6c>)
  4027fa:	2200      	movs	r2, #0
  4027fc:	601a      	str	r2, [r3, #0]
	}
	if (strstr(input_line_wifi, "Websocket connected")){
  4027fe:	490d      	ldr	r1, [pc, #52]	; (402834 <process_data_wifi+0x70>)
  402800:	4806      	ldr	r0, [pc, #24]	; (40281c <process_data_wifi+0x58>)
  402802:	4b07      	ldr	r3, [pc, #28]	; (402820 <process_data_wifi+0x5c>)
  402804:	4798      	blx	r3
  402806:	4603      	mov	r3, r0
  402808:	2b00      	cmp	r3, #0
  40280a:	d002      	beq.n	402812 <process_data_wifi+0x4e>
		StreamOpen = 1; // A stream is open
  40280c:	4b08      	ldr	r3, [pc, #32]	; (402830 <process_data_wifi+0x6c>)
  40280e:	2201      	movs	r2, #1
  402810:	601a      	str	r2, [r3, #0]
	}

}
  402812:	bf00      	nop
  402814:	bd80      	pop	{r7, pc}
  402816:	bf00      	nop
  402818:	00408f14 	.word	0x00408f14
  40281c:	20019164 	.word	0x20019164
  402820:	00403aad 	.word	0x00403aad
  402824:	20000a6c 	.word	0x20000a6c
  402828:	00408f24 	.word	0x00408f24
  40282c:	00408f2c 	.word	0x00408f2c
  402830:	20000a70 	.word	0x20000a70
  402834:	00408f44 	.word	0x00408f44

00402838 <write_wifi_command>:

void write_wifi_command(char* comm, uint8_t cnt){
  402838:	b580      	push	{r7, lr}
  40283a:	b082      	sub	sp, #8
  40283c:	af00      	add	r7, sp, #0
  40283e:	6078      	str	r0, [r7, #4]
  402840:	460b      	mov	r3, r1
  402842:	70fb      	strb	r3, [r7, #3]
	usart_write_line(WIFI_USART,comm);
  402844:	6879      	ldr	r1, [r7, #4]
  402846:	480f      	ldr	r0, [pc, #60]	; (402884 <write_wifi_command+0x4c>)
  402848:	4b0f      	ldr	r3, [pc, #60]	; (402888 <write_wifi_command+0x50>)
  40284a:	4798      	blx	r3
	while ((counts<cnt) & (wifi_comm_flag==0) ){;}
  40284c:	bf00      	nop
  40284e:	4b0f      	ldr	r3, [pc, #60]	; (40288c <write_wifi_command+0x54>)
  402850:	781b      	ldrb	r3, [r3, #0]
  402852:	b2db      	uxtb	r3, r3
  402854:	78fa      	ldrb	r2, [r7, #3]
  402856:	429a      	cmp	r2, r3
  402858:	bf8c      	ite	hi
  40285a:	2301      	movhi	r3, #1
  40285c:	2300      	movls	r3, #0
  40285e:	b2da      	uxtb	r2, r3
  402860:	4b0b      	ldr	r3, [pc, #44]	; (402890 <write_wifi_command+0x58>)
  402862:	681b      	ldr	r3, [r3, #0]
  402864:	2b00      	cmp	r3, #0
  402866:	bf0c      	ite	eq
  402868:	2301      	moveq	r3, #1
  40286a:	2300      	movne	r3, #0
  40286c:	b2db      	uxtb	r3, r3
  40286e:	4013      	ands	r3, r2
  402870:	b2db      	uxtb	r3, r3
  402872:	2b00      	cmp	r3, #0
  402874:	d1eb      	bne.n	40284e <write_wifi_command+0x16>
		wifi_comm_flag=0;
  402876:	4b06      	ldr	r3, [pc, #24]	; (402890 <write_wifi_command+0x58>)
  402878:	2200      	movs	r2, #0
  40287a:	601a      	str	r2, [r3, #0]
		return;
  40287c:	bf00      	nop
}
  40287e:	3708      	adds	r7, #8
  402880:	46bd      	mov	sp, r7
  402882:	bd80      	pop	{r7, pc}
  402884:	40024000 	.word	0x40024000
  402888:	00400951 	.word	0x00400951
  40288c:	20019160 	.word	0x20019160
  402890:	20000a74 	.word	0x20000a74

00402894 <write_image_to_file>:

void write_image_to_file(void){
  402894:	b5f0      	push	{r4, r5, r6, r7, lr}
  402896:	b09b      	sub	sp, #108	; 0x6c
  402898:	af00      	add	r7, sp, #0
	char image_command[100];
	sprintf(image_command,"image_transfer %d\r\n",IMG_LENGTH);
  40289a:	4b32      	ldr	r3, [pc, #200]	; (402964 <write_image_to_file+0xd0>)
  40289c:	681a      	ldr	r2, [r3, #0]
  40289e:	463b      	mov	r3, r7
  4028a0:	4931      	ldr	r1, [pc, #196]	; (402968 <write_image_to_file+0xd4>)
  4028a2:	4618      	mov	r0, r3
  4028a4:	4b31      	ldr	r3, [pc, #196]	; (40296c <write_image_to_file+0xd8>)
  4028a6:	4798      	blx	r3
	write_wifi_command(image_command,2);
  4028a8:	463b      	mov	r3, r7
  4028aa:	2102      	movs	r1, #2
  4028ac:	4618      	mov	r0, r3
  4028ae:	4b30      	ldr	r3, [pc, #192]	; (402970 <write_image_to_file+0xdc>)
  4028b0:	4798      	blx	r3
	counts=0;
  4028b2:	4b30      	ldr	r3, [pc, #192]	; (402974 <write_image_to_file+0xe0>)
  4028b4:	2200      	movs	r2, #0
  4028b6:	701a      	strb	r2, [r3, #0]
	while(!Ready2TransferFlag){
  4028b8:	e004      	b.n	4028c4 <write_image_to_file+0x30>
		if (counts>3){
  4028ba:	4b2e      	ldr	r3, [pc, #184]	; (402974 <write_image_to_file+0xe0>)
  4028bc:	781b      	ldrb	r3, [r3, #0]
  4028be:	b2db      	uxtb	r3, r3
  4028c0:	2b03      	cmp	r3, #3
  4028c2:	d84b      	bhi.n	40295c <write_image_to_file+0xc8>
	while(!Ready2TransferFlag){
  4028c4:	4b2c      	ldr	r3, [pc, #176]	; (402978 <write_image_to_file+0xe4>)
  4028c6:	681b      	ldr	r3, [r3, #0]
  4028c8:	2b00      	cmp	r3, #0
  4028ca:	d0f6      	beq.n	4028ba <write_image_to_file+0x26>
			return;
		}
			;}
	
	for(int i=IMG_START;i<=IMG_END;i++){
  4028cc:	4b2b      	ldr	r3, [pc, #172]	; (40297c <write_image_to_file+0xe8>)
  4028ce:	681b      	ldr	r3, [r3, #0]
  4028d0:	667b      	str	r3, [r7, #100]	; 0x64
  4028d2:	e00a      	b.n	4028ea <write_image_to_file+0x56>
		usart_putchar(WIFI_USART,IMG_BUFFER[i]);
  4028d4:	4a2a      	ldr	r2, [pc, #168]	; (402980 <write_image_to_file+0xec>)
  4028d6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  4028d8:	4413      	add	r3, r2
  4028da:	781b      	ldrb	r3, [r3, #0]
  4028dc:	4619      	mov	r1, r3
  4028de:	4829      	ldr	r0, [pc, #164]	; (402984 <write_image_to_file+0xf0>)
  4028e0:	4b29      	ldr	r3, [pc, #164]	; (402988 <write_image_to_file+0xf4>)
  4028e2:	4798      	blx	r3
	for(int i=IMG_START;i<=IMG_END;i++){
  4028e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  4028e6:	3301      	adds	r3, #1
  4028e8:	667b      	str	r3, [r7, #100]	; 0x64
  4028ea:	4b28      	ldr	r3, [pc, #160]	; (40298c <write_image_to_file+0xf8>)
  4028ec:	681b      	ldr	r3, [r3, #0]
  4028ee:	6e7a      	ldr	r2, [r7, #100]	; 0x64
  4028f0:	429a      	cmp	r2, r3
  4028f2:	ddef      	ble.n	4028d4 <write_image_to_file+0x40>
	}
	
	Ready2TransferFlag = 0;
  4028f4:	4b20      	ldr	r3, [pc, #128]	; (402978 <write_image_to_file+0xe4>)
  4028f6:	2200      	movs	r2, #0
  4028f8:	601a      	str	r2, [r3, #0]
	delay_ms(50);
  4028fa:	4b25      	ldr	r3, [pc, #148]	; (402990 <write_image_to_file+0xfc>)
  4028fc:	4798      	blx	r3
  4028fe:	4603      	mov	r3, r0
  402900:	4619      	mov	r1, r3
  402902:	f04f 0200 	mov.w	r2, #0
  402906:	460b      	mov	r3, r1
  402908:	4614      	mov	r4, r2
  40290a:	18db      	adds	r3, r3, r3
  40290c:	eb44 0404 	adc.w	r4, r4, r4
  402910:	185b      	adds	r3, r3, r1
  402912:	eb44 0402 	adc.w	r4, r4, r2
  402916:	00e6      	lsls	r6, r4, #3
  402918:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
  40291c:	00dd      	lsls	r5, r3, #3
  40291e:	462b      	mov	r3, r5
  402920:	4634      	mov	r4, r6
  402922:	185b      	adds	r3, r3, r1
  402924:	eb44 0402 	adc.w	r4, r4, r2
  402928:	18db      	adds	r3, r3, r3
  40292a:	eb44 0404 	adc.w	r4, r4, r4
  40292e:	4619      	mov	r1, r3
  402930:	4622      	mov	r2, r4
  402932:	f243 63af 	movw	r3, #13999	; 0x36af
  402936:	f04f 0400 	mov.w	r4, #0
  40293a:	18cd      	adds	r5, r1, r3
  40293c:	eb42 0604 	adc.w	r6, r2, r4
  402940:	4628      	mov	r0, r5
  402942:	4631      	mov	r1, r6
  402944:	4c13      	ldr	r4, [pc, #76]	; (402994 <write_image_to_file+0x100>)
  402946:	f243 62b0 	movw	r2, #14000	; 0x36b0
  40294a:	f04f 0300 	mov.w	r3, #0
  40294e:	47a0      	blx	r4
  402950:	4603      	mov	r3, r0
  402952:	460c      	mov	r4, r1
  402954:	4618      	mov	r0, r3
  402956:	4b10      	ldr	r3, [pc, #64]	; (402998 <write_image_to_file+0x104>)
  402958:	4798      	blx	r3
  40295a:	e000      	b.n	40295e <write_image_to_file+0xca>
			return;
  40295c:	bf00      	nop
  40295e:	376c      	adds	r7, #108	; 0x6c
  402960:	46bd      	mov	sp, r7
  402962:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402964:	20000a58 	.word	0x20000a58
  402968:	00408f58 	.word	0x00408f58
  40296c:	004037b1 	.word	0x004037b1
  402970:	00402839 	.word	0x00402839
  402974:	20019160 	.word	0x20019160
  402978:	20000a6c 	.word	0x20000a6c
  40297c:	20019158 	.word	0x20019158
  402980:	20000ab8 	.word	0x20000ab8
  402984:	40024000 	.word	0x40024000
  402988:	00400921 	.word	0x00400921
  40298c:	2001915c 	.word	0x2001915c
  402990:	00402545 	.word	0x00402545
  402994:	004033b5 	.word	0x004033b5
  402998:	20000001 	.word	0x20000001

0040299c <sysclk_enable_peripheral_clock>:
{
  40299c:	b580      	push	{r7, lr}
  40299e:	b082      	sub	sp, #8
  4029a0:	af00      	add	r7, sp, #0
  4029a2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4029a4:	6878      	ldr	r0, [r7, #4]
  4029a6:	4b03      	ldr	r3, [pc, #12]	; (4029b4 <sysclk_enable_peripheral_clock+0x18>)
  4029a8:	4798      	blx	r3
}
  4029aa:	bf00      	nop
  4029ac:	3708      	adds	r7, #8
  4029ae:	46bd      	mov	sp, r7
  4029b0:	bd80      	pop	{r7, pc}
  4029b2:	bf00      	nop
  4029b4:	004016d5 	.word	0x004016d5

004029b8 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4029b8:	b580      	push	{r7, lr}
  4029ba:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  4029bc:	200b      	movs	r0, #11
  4029be:	4b03      	ldr	r3, [pc, #12]	; (4029cc <ioport_init+0x14>)
  4029c0:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  4029c2:	200c      	movs	r0, #12
  4029c4:	4b01      	ldr	r3, [pc, #4]	; (4029cc <ioport_init+0x14>)
  4029c6:	4798      	blx	r3
	arch_ioport_init();
}
  4029c8:	bf00      	nop
  4029ca:	bd80      	pop	{r7, pc}
  4029cc:	0040299d 	.word	0x0040299d

004029d0 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  4029d0:	b480      	push	{r7}
  4029d2:	b08d      	sub	sp, #52	; 0x34
  4029d4:	af00      	add	r7, sp, #0
  4029d6:	6078      	str	r0, [r7, #4]
  4029d8:	6039      	str	r1, [r7, #0]
  4029da:	687b      	ldr	r3, [r7, #4]
  4029dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  4029de:	683b      	ldr	r3, [r7, #0]
  4029e0:	62bb      	str	r3, [r7, #40]	; 0x28
  4029e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4029e4:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  4029e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4029e8:	095a      	lsrs	r2, r3, #5
  4029ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4029ec:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  4029ee:	6a3b      	ldr	r3, [r7, #32]
  4029f0:	f003 031f 	and.w	r3, r3, #31
  4029f4:	2101      	movs	r1, #1
  4029f6:	fa01 f303 	lsl.w	r3, r1, r3
  4029fa:	61fa      	str	r2, [r7, #28]
  4029fc:	61bb      	str	r3, [r7, #24]
  4029fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402a00:	617b      	str	r3, [r7, #20]
  402a02:	69fb      	ldr	r3, [r7, #28]
  402a04:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402a06:	693b      	ldr	r3, [r7, #16]
  402a08:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402a0c:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402a10:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  402a12:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  402a14:	697b      	ldr	r3, [r7, #20]
  402a16:	f003 0308 	and.w	r3, r3, #8
  402a1a:	2b00      	cmp	r3, #0
  402a1c:	d003      	beq.n	402a26 <ioport_set_pin_mode+0x56>
		base->PIO_PUER = mask;
  402a1e:	68fb      	ldr	r3, [r7, #12]
  402a20:	69ba      	ldr	r2, [r7, #24]
  402a22:	665a      	str	r2, [r3, #100]	; 0x64
  402a24:	e002      	b.n	402a2c <ioport_set_pin_mode+0x5c>
	} else {
		base->PIO_PUDR = mask;
  402a26:	68fb      	ldr	r3, [r7, #12]
  402a28:	69ba      	ldr	r2, [r7, #24]
  402a2a:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  402a2c:	697b      	ldr	r3, [r7, #20]
  402a2e:	f003 0310 	and.w	r3, r3, #16
  402a32:	2b00      	cmp	r3, #0
  402a34:	d004      	beq.n	402a40 <ioport_set_pin_mode+0x70>
		base->PIO_PPDER = mask;
  402a36:	68fb      	ldr	r3, [r7, #12]
  402a38:	69ba      	ldr	r2, [r7, #24]
  402a3a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  402a3e:	e003      	b.n	402a48 <ioport_set_pin_mode+0x78>
	} else {
		base->PIO_PPDDR = mask;
  402a40:	68fb      	ldr	r3, [r7, #12]
  402a42:	69ba      	ldr	r2, [r7, #24]
  402a44:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  402a48:	697b      	ldr	r3, [r7, #20]
  402a4a:	f003 0320 	and.w	r3, r3, #32
  402a4e:	2b00      	cmp	r3, #0
  402a50:	d003      	beq.n	402a5a <ioport_set_pin_mode+0x8a>
		base->PIO_MDER = mask;
  402a52:	68fb      	ldr	r3, [r7, #12]
  402a54:	69ba      	ldr	r2, [r7, #24]
  402a56:	651a      	str	r2, [r3, #80]	; 0x50
  402a58:	e002      	b.n	402a60 <ioport_set_pin_mode+0x90>
	} else {
		base->PIO_MDDR = mask;
  402a5a:	68fb      	ldr	r3, [r7, #12]
  402a5c:	69ba      	ldr	r2, [r7, #24]
  402a5e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  402a60:	697b      	ldr	r3, [r7, #20]
  402a62:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  402a66:	2b00      	cmp	r3, #0
  402a68:	d003      	beq.n	402a72 <ioport_set_pin_mode+0xa2>
		base->PIO_IFER = mask;
  402a6a:	68fb      	ldr	r3, [r7, #12]
  402a6c:	69ba      	ldr	r2, [r7, #24]
  402a6e:	621a      	str	r2, [r3, #32]
  402a70:	e002      	b.n	402a78 <ioport_set_pin_mode+0xa8>
	} else {
		base->PIO_IFDR = mask;
  402a72:	68fb      	ldr	r3, [r7, #12]
  402a74:	69ba      	ldr	r2, [r7, #24]
  402a76:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  402a78:	697b      	ldr	r3, [r7, #20]
  402a7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402a7e:	2b00      	cmp	r3, #0
  402a80:	d004      	beq.n	402a8c <ioport_set_pin_mode+0xbc>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  402a82:	68fb      	ldr	r3, [r7, #12]
  402a84:	69ba      	ldr	r2, [r7, #24]
  402a86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  402a8a:	e003      	b.n	402a94 <ioport_set_pin_mode+0xc4>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  402a8c:	68fb      	ldr	r3, [r7, #12]
  402a8e:	69ba      	ldr	r2, [r7, #24]
  402a90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  402a94:	697b      	ldr	r3, [r7, #20]
  402a96:	f003 0301 	and.w	r3, r3, #1
  402a9a:	2b00      	cmp	r3, #0
  402a9c:	d006      	beq.n	402aac <ioport_set_pin_mode+0xdc>
		base->PIO_ABCDSR[0] |= mask;
  402a9e:	68fb      	ldr	r3, [r7, #12]
  402aa0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  402aa2:	69bb      	ldr	r3, [r7, #24]
  402aa4:	431a      	orrs	r2, r3
  402aa6:	68fb      	ldr	r3, [r7, #12]
  402aa8:	671a      	str	r2, [r3, #112]	; 0x70
  402aaa:	e006      	b.n	402aba <ioport_set_pin_mode+0xea>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  402aac:	68fb      	ldr	r3, [r7, #12]
  402aae:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  402ab0:	69bb      	ldr	r3, [r7, #24]
  402ab2:	43db      	mvns	r3, r3
  402ab4:	401a      	ands	r2, r3
  402ab6:	68fb      	ldr	r3, [r7, #12]
  402ab8:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  402aba:	697b      	ldr	r3, [r7, #20]
  402abc:	f003 0302 	and.w	r3, r3, #2
  402ac0:	2b00      	cmp	r3, #0
  402ac2:	d006      	beq.n	402ad2 <ioport_set_pin_mode+0x102>
		base->PIO_ABCDSR[1] |= mask;
  402ac4:	68fb      	ldr	r3, [r7, #12]
  402ac6:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  402ac8:	69bb      	ldr	r3, [r7, #24]
  402aca:	431a      	orrs	r2, r3
  402acc:	68fb      	ldr	r3, [r7, #12]
  402ace:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  402ad0:	e006      	b.n	402ae0 <ioport_set_pin_mode+0x110>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  402ad2:	68fb      	ldr	r3, [r7, #12]
  402ad4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  402ad6:	69bb      	ldr	r3, [r7, #24]
  402ad8:	43db      	mvns	r3, r3
  402ada:	401a      	ands	r2, r3
  402adc:	68fb      	ldr	r3, [r7, #12]
  402ade:	675a      	str	r2, [r3, #116]	; 0x74
  402ae0:	bf00      	nop
  402ae2:	3734      	adds	r7, #52	; 0x34
  402ae4:	46bd      	mov	sp, r7
  402ae6:	bc80      	pop	{r7}
  402ae8:	4770      	bx	lr

00402aea <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  402aea:	b480      	push	{r7}
  402aec:	b08d      	sub	sp, #52	; 0x34
  402aee:	af00      	add	r7, sp, #0
  402af0:	6078      	str	r0, [r7, #4]
  402af2:	460b      	mov	r3, r1
  402af4:	70fb      	strb	r3, [r7, #3]
  402af6:	687b      	ldr	r3, [r7, #4]
  402af8:	62fb      	str	r3, [r7, #44]	; 0x2c
  402afa:	78fb      	ldrb	r3, [r7, #3]
  402afc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  402b00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402b02:	627b      	str	r3, [r7, #36]	; 0x24
  402b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402b06:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  402b08:	6a3b      	ldr	r3, [r7, #32]
  402b0a:	095b      	lsrs	r3, r3, #5
  402b0c:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402b0e:	69fb      	ldr	r3, [r7, #28]
  402b10:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402b14:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402b18:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  402b1a:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  402b1c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  402b20:	2b01      	cmp	r3, #1
  402b22:	d109      	bne.n	402b38 <ioport_set_pin_dir+0x4e>
  402b24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402b26:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  402b28:	697b      	ldr	r3, [r7, #20]
  402b2a:	f003 031f 	and.w	r3, r3, #31
  402b2e:	2201      	movs	r2, #1
  402b30:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  402b32:	69bb      	ldr	r3, [r7, #24]
  402b34:	611a      	str	r2, [r3, #16]
  402b36:	e00c      	b.n	402b52 <ioport_set_pin_dir+0x68>
	} else if (dir == IOPORT_DIR_INPUT) {
  402b38:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  402b3c:	2b00      	cmp	r3, #0
  402b3e:	d108      	bne.n	402b52 <ioport_set_pin_dir+0x68>
  402b40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402b42:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  402b44:	693b      	ldr	r3, [r7, #16]
  402b46:	f003 031f 	and.w	r3, r3, #31
  402b4a:	2201      	movs	r2, #1
  402b4c:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  402b4e:	69bb      	ldr	r3, [r7, #24]
  402b50:	615a      	str	r2, [r3, #20]
  402b52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402b54:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  402b56:	68fb      	ldr	r3, [r7, #12]
  402b58:	f003 031f 	and.w	r3, r3, #31
  402b5c:	2201      	movs	r2, #1
  402b5e:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402b60:	69bb      	ldr	r3, [r7, #24]
  402b62:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  402b66:	bf00      	nop
  402b68:	3734      	adds	r7, #52	; 0x34
  402b6a:	46bd      	mov	sp, r7
  402b6c:	bc80      	pop	{r7}
  402b6e:	4770      	bx	lr

00402b70 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  402b70:	b480      	push	{r7}
  402b72:	b08b      	sub	sp, #44	; 0x2c
  402b74:	af00      	add	r7, sp, #0
  402b76:	6078      	str	r0, [r7, #4]
  402b78:	460b      	mov	r3, r1
  402b7a:	70fb      	strb	r3, [r7, #3]
  402b7c:	687b      	ldr	r3, [r7, #4]
  402b7e:	627b      	str	r3, [r7, #36]	; 0x24
  402b80:	78fb      	ldrb	r3, [r7, #3]
  402b82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  402b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402b88:	61fb      	str	r3, [r7, #28]
  402b8a:	69fb      	ldr	r3, [r7, #28]
  402b8c:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  402b8e:	69bb      	ldr	r3, [r7, #24]
  402b90:	095b      	lsrs	r3, r3, #5
  402b92:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402b94:	697b      	ldr	r3, [r7, #20]
  402b96:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402b9a:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402b9e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  402ba0:	613b      	str	r3, [r7, #16]

	if (level) {
  402ba2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  402ba6:	2b00      	cmp	r3, #0
  402ba8:	d009      	beq.n	402bbe <ioport_set_pin_level+0x4e>
  402baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402bac:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  402bae:	68fb      	ldr	r3, [r7, #12]
  402bb0:	f003 031f 	and.w	r3, r3, #31
  402bb4:	2201      	movs	r2, #1
  402bb6:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402bb8:	693b      	ldr	r3, [r7, #16]
  402bba:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  402bbc:	e008      	b.n	402bd0 <ioport_set_pin_level+0x60>
  402bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402bc0:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  402bc2:	68bb      	ldr	r3, [r7, #8]
  402bc4:	f003 031f 	and.w	r3, r3, #31
  402bc8:	2201      	movs	r2, #1
  402bca:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402bcc:	693b      	ldr	r3, [r7, #16]
  402bce:	635a      	str	r2, [r3, #52]	; 0x34
  402bd0:	bf00      	nop
  402bd2:	372c      	adds	r7, #44	; 0x2c
  402bd4:	46bd      	mov	sp, r7
  402bd6:	bc80      	pop	{r7}
  402bd8:	4770      	bx	lr
	...

00402bdc <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
  402bdc:	b580      	push	{r7, lr}
  402bde:	af00      	add	r7, sp, #0
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
	ioport_init();
  402be0:	4b13      	ldr	r3, [pc, #76]	; (402c30 <board_init+0x54>)
  402be2:	4798      	blx	r3
	
	ioport_set_pin_dir(WIFI_RESET_PIN, IOPORT_DIR_OUTPUT);
  402be4:	2101      	movs	r1, #1
  402be6:	2013      	movs	r0, #19
  402be8:	4b12      	ldr	r3, [pc, #72]	; (402c34 <board_init+0x58>)
  402bea:	4798      	blx	r3
	ioport_set_pin_level(WIFI_RESET_PIN, true);
  402bec:	2101      	movs	r1, #1
  402bee:	2013      	movs	r0, #19
  402bf0:	4b11      	ldr	r3, [pc, #68]	; (402c38 <board_init+0x5c>)
  402bf2:	4798      	blx	r3
	
	ioport_set_pin_dir(WIFI_SETUP_BUTTON_PIN, IOPORT_DIR_INPUT);
  402bf4:	2100      	movs	r1, #0
  402bf6:	2002      	movs	r0, #2
  402bf8:	4b0e      	ldr	r3, [pc, #56]	; (402c34 <board_init+0x58>)
  402bfa:	4798      	blx	r3
	ioport_set_pin_mode(WIFI_SETUP_BUTTON_PIN, IOPORT_MODE_PULLUP);
  402bfc:	2108      	movs	r1, #8
  402bfe:	2002      	movs	r0, #2
  402c00:	4b0e      	ldr	r3, [pc, #56]	; (402c3c <board_init+0x60>)
  402c02:	4798      	blx	r3
	
	ioport_set_pin_dir(WIFI_CTS_PIN, IOPORT_DIR_OUTPUT);
  402c04:	2101      	movs	r1, #1
  402c06:	2007      	movs	r0, #7
  402c08:	4b0a      	ldr	r3, [pc, #40]	; (402c34 <board_init+0x58>)
  402c0a:	4798      	blx	r3
	ioport_set_pin_level(WIFI_CTS_PIN, false);
  402c0c:	2100      	movs	r1, #0
  402c0e:	2007      	movs	r0, #7
  402c10:	4b09      	ldr	r3, [pc, #36]	; (402c38 <board_init+0x5c>)
  402c12:	4798      	blx	r3
	
	//Pull RST pin of Camera high
	ioport_set_pin_dir(CAM_RST_PIN, IOPORT_DIR_OUTPUT);
  402c14:	2101      	movs	r1, #1
  402c16:	2014      	movs	r0, #20
  402c18:	4b06      	ldr	r3, [pc, #24]	; (402c34 <board_init+0x58>)
  402c1a:	4798      	blx	r3
	ioport_set_pin_level(CAM_RST_PIN, true);
  402c1c:	2101      	movs	r1, #1
  402c1e:	2014      	movs	r0, #20
  402c20:	4b05      	ldr	r3, [pc, #20]	; (402c38 <board_init+0x5c>)
  402c22:	4798      	blx	r3
	
	ioport_set_pin_dir(WIFI_NETWORK_STATUS_PIN, IOPORT_DIR_INPUT);
  402c24:	2100      	movs	r1, #0
  402c26:	200b      	movs	r0, #11
  402c28:	4b02      	ldr	r3, [pc, #8]	; (402c34 <board_init+0x58>)
  402c2a:	4798      	blx	r3

}
  402c2c:	bf00      	nop
  402c2e:	bd80      	pop	{r7, pc}
  402c30:	004029b9 	.word	0x004029b9
  402c34:	00402aeb 	.word	0x00402aeb
  402c38:	00402b71 	.word	0x00402b71
  402c3c:	004029d1 	.word	0x004029d1

00402c40 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402c40:	b580      	push	{r7, lr}
  402c42:	b084      	sub	sp, #16
  402c44:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  402c46:	4b27      	ldr	r3, [pc, #156]	; (402ce4 <Reset_Handler+0xa4>)
  402c48:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  402c4a:	4b27      	ldr	r3, [pc, #156]	; (402ce8 <Reset_Handler+0xa8>)
  402c4c:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  402c4e:	68fa      	ldr	r2, [r7, #12]
  402c50:	68bb      	ldr	r3, [r7, #8]
  402c52:	429a      	cmp	r2, r3
  402c54:	d90d      	bls.n	402c72 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  402c56:	e007      	b.n	402c68 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  402c58:	68bb      	ldr	r3, [r7, #8]
  402c5a:	1d1a      	adds	r2, r3, #4
  402c5c:	60ba      	str	r2, [r7, #8]
  402c5e:	68fa      	ldr	r2, [r7, #12]
  402c60:	1d11      	adds	r1, r2, #4
  402c62:	60f9      	str	r1, [r7, #12]
  402c64:	6812      	ldr	r2, [r2, #0]
  402c66:	601a      	str	r2, [r3, #0]
		for (; pDest < &_erelocate;) {
  402c68:	68bb      	ldr	r3, [r7, #8]
  402c6a:	4a20      	ldr	r2, [pc, #128]	; (402cec <Reset_Handler+0xac>)
  402c6c:	4293      	cmp	r3, r2
  402c6e:	d3f3      	bcc.n	402c58 <Reset_Handler+0x18>
  402c70:	e020      	b.n	402cb4 <Reset_Handler+0x74>
		}
	} else if (pSrc < pDest) {
  402c72:	68fa      	ldr	r2, [r7, #12]
  402c74:	68bb      	ldr	r3, [r7, #8]
  402c76:	429a      	cmp	r2, r3
  402c78:	d21c      	bcs.n	402cb4 <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  402c7a:	4a1c      	ldr	r2, [pc, #112]	; (402cec <Reset_Handler+0xac>)
  402c7c:	4b1a      	ldr	r3, [pc, #104]	; (402ce8 <Reset_Handler+0xa8>)
  402c7e:	1ad3      	subs	r3, r2, r3
  402c80:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  402c82:	68fa      	ldr	r2, [r7, #12]
  402c84:	687b      	ldr	r3, [r7, #4]
  402c86:	4413      	add	r3, r2
  402c88:	3b04      	subs	r3, #4
  402c8a:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  402c8c:	68ba      	ldr	r2, [r7, #8]
  402c8e:	687b      	ldr	r3, [r7, #4]
  402c90:	4413      	add	r3, r2
  402c92:	3b04      	subs	r3, #4
  402c94:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  402c96:	e00a      	b.n	402cae <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  402c98:	68bb      	ldr	r3, [r7, #8]
  402c9a:	1f1a      	subs	r2, r3, #4
  402c9c:	60ba      	str	r2, [r7, #8]
  402c9e:	68fa      	ldr	r2, [r7, #12]
  402ca0:	1f11      	subs	r1, r2, #4
  402ca2:	60f9      	str	r1, [r7, #12]
  402ca4:	6812      	ldr	r2, [r2, #0]
  402ca6:	601a      	str	r2, [r3, #0]
		for (;nb_bytes;nb_bytes -= 4) {
  402ca8:	687b      	ldr	r3, [r7, #4]
  402caa:	3b04      	subs	r3, #4
  402cac:	607b      	str	r3, [r7, #4]
  402cae:	687b      	ldr	r3, [r7, #4]
  402cb0:	2b00      	cmp	r3, #0
  402cb2:	d1f1      	bne.n	402c98 <Reset_Handler+0x58>
		}
	}
	__NOP();
  402cb4:	bf00      	nop

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  402cb6:	4b0e      	ldr	r3, [pc, #56]	; (402cf0 <Reset_Handler+0xb0>)
  402cb8:	60bb      	str	r3, [r7, #8]
  402cba:	e004      	b.n	402cc6 <Reset_Handler+0x86>
		*pDest++ = 0;
  402cbc:	68bb      	ldr	r3, [r7, #8]
  402cbe:	1d1a      	adds	r2, r3, #4
  402cc0:	60ba      	str	r2, [r7, #8]
  402cc2:	2200      	movs	r2, #0
  402cc4:	601a      	str	r2, [r3, #0]
	for (pDest = &_szero; pDest < &_ezero;) {
  402cc6:	68bb      	ldr	r3, [r7, #8]
  402cc8:	4a0a      	ldr	r2, [pc, #40]	; (402cf4 <Reset_Handler+0xb4>)
  402cca:	4293      	cmp	r3, r2
  402ccc:	d3f6      	bcc.n	402cbc <Reset_Handler+0x7c>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  402cce:	4b0a      	ldr	r3, [pc, #40]	; (402cf8 <Reset_Handler+0xb8>)
  402cd0:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  402cd2:	4a0a      	ldr	r2, [pc, #40]	; (402cfc <Reset_Handler+0xbc>)
  402cd4:	68fb      	ldr	r3, [r7, #12]
  402cd6:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  402cd8:	4b09      	ldr	r3, [pc, #36]	; (402d00 <Reset_Handler+0xc0>)
  402cda:	4798      	blx	r3

	/* Branch to main function */
	main();
  402cdc:	4b09      	ldr	r3, [pc, #36]	; (402d04 <Reset_Handler+0xc4>)
  402cde:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  402ce0:	e7fe      	b.n	402ce0 <Reset_Handler+0xa0>
  402ce2:	bf00      	nop
  402ce4:	0040926c 	.word	0x0040926c
  402ce8:	20000000 	.word	0x20000000
  402cec:	200009c0 	.word	0x200009c0
  402cf0:	200009c0 	.word	0x200009c0
  402cf4:	20019574 	.word	0x20019574
  402cf8:	00400000 	.word	0x00400000
  402cfc:	e000ed00 	.word	0xe000ed00
  402d00:	004036c5 	.word	0x004036c5
  402d04:	004030f1 	.word	0x004030f1

00402d08 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402d08:	b480      	push	{r7}
  402d0a:	af00      	add	r7, sp, #0
	while (1) {
  402d0c:	e7fe      	b.n	402d0c <Dummy_Handler+0x4>
	...

00402d10 <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  402d10:	b480      	push	{r7}
  402d12:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  402d14:	4b5d      	ldr	r3, [pc, #372]	; (402e8c <SystemCoreClockUpdate+0x17c>)
  402d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402d18:	f003 0303 	and.w	r3, r3, #3
  402d1c:	2b03      	cmp	r3, #3
  402d1e:	f200 8096 	bhi.w	402e4e <SystemCoreClockUpdate+0x13e>
  402d22:	a201      	add	r2, pc, #4	; (adr r2, 402d28 <SystemCoreClockUpdate+0x18>)
  402d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402d28:	00402d39 	.word	0x00402d39
  402d2c:	00402d59 	.word	0x00402d59
  402d30:	00402da3 	.word	0x00402da3
  402d34:	00402da3 	.word	0x00402da3
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  402d38:	4b55      	ldr	r3, [pc, #340]	; (402e90 <SystemCoreClockUpdate+0x180>)
  402d3a:	695b      	ldr	r3, [r3, #20]
  402d3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402d40:	2b00      	cmp	r3, #0
  402d42:	d004      	beq.n	402d4e <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402d44:	4b53      	ldr	r3, [pc, #332]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402d46:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402d4a:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  402d4c:	e080      	b.n	402e50 <SystemCoreClockUpdate+0x140>
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402d4e:	4b51      	ldr	r3, [pc, #324]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402d50:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402d54:	601a      	str	r2, [r3, #0]
		break;
  402d56:	e07b      	b.n	402e50 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402d58:	4b4c      	ldr	r3, [pc, #304]	; (402e8c <SystemCoreClockUpdate+0x17c>)
  402d5a:	6a1b      	ldr	r3, [r3, #32]
  402d5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402d60:	2b00      	cmp	r3, #0
  402d62:	d003      	beq.n	402d6c <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  402d64:	4b4b      	ldr	r3, [pc, #300]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402d66:	4a4c      	ldr	r2, [pc, #304]	; (402e98 <SystemCoreClockUpdate+0x188>)
  402d68:	601a      	str	r2, [r3, #0]
			
			default:
			break;
			}
		}
		break;
  402d6a:	e071      	b.n	402e50 <SystemCoreClockUpdate+0x140>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402d6c:	4b49      	ldr	r3, [pc, #292]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402d6e:	4a4b      	ldr	r2, [pc, #300]	; (402e9c <SystemCoreClockUpdate+0x18c>)
  402d70:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402d72:	4b46      	ldr	r3, [pc, #280]	; (402e8c <SystemCoreClockUpdate+0x17c>)
  402d74:	6a1b      	ldr	r3, [r3, #32]
  402d76:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402d7a:	2b10      	cmp	r3, #16
  402d7c:	d008      	beq.n	402d90 <SystemCoreClockUpdate+0x80>
  402d7e:	2b20      	cmp	r3, #32
  402d80:	d00a      	beq.n	402d98 <SystemCoreClockUpdate+0x88>
  402d82:	2b00      	cmp	r3, #0
  402d84:	d000      	beq.n	402d88 <SystemCoreClockUpdate+0x78>
			break;
  402d86:	e00b      	b.n	402da0 <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402d88:	4b42      	ldr	r3, [pc, #264]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402d8a:	4a44      	ldr	r2, [pc, #272]	; (402e9c <SystemCoreClockUpdate+0x18c>)
  402d8c:	601a      	str	r2, [r3, #0]
			break;
  402d8e:	e007      	b.n	402da0 <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  402d90:	4b40      	ldr	r3, [pc, #256]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402d92:	4a43      	ldr	r2, [pc, #268]	; (402ea0 <SystemCoreClockUpdate+0x190>)
  402d94:	601a      	str	r2, [r3, #0]
			break;
  402d96:	e003      	b.n	402da0 <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  402d98:	4b3e      	ldr	r3, [pc, #248]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402d9a:	4a3f      	ldr	r2, [pc, #252]	; (402e98 <SystemCoreClockUpdate+0x188>)
  402d9c:	601a      	str	r2, [r3, #0]
			break;
  402d9e:	bf00      	nop
		break;
  402da0:	e056      	b.n	402e50 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402da2:	4b3a      	ldr	r3, [pc, #232]	; (402e8c <SystemCoreClockUpdate+0x17c>)
  402da4:	6a1b      	ldr	r3, [r3, #32]
  402da6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402daa:	2b00      	cmp	r3, #0
  402dac:	d003      	beq.n	402db6 <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  402dae:	4b39      	ldr	r3, [pc, #228]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402db0:	4a39      	ldr	r2, [pc, #228]	; (402e98 <SystemCoreClockUpdate+0x188>)
  402db2:	601a      	str	r2, [r3, #0]
  402db4:	e019      	b.n	402dea <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402db6:	4b37      	ldr	r3, [pc, #220]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402db8:	4a38      	ldr	r2, [pc, #224]	; (402e9c <SystemCoreClockUpdate+0x18c>)
  402dba:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402dbc:	4b33      	ldr	r3, [pc, #204]	; (402e8c <SystemCoreClockUpdate+0x17c>)
  402dbe:	6a1b      	ldr	r3, [r3, #32]
  402dc0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402dc4:	2b10      	cmp	r3, #16
  402dc6:	d008      	beq.n	402dda <SystemCoreClockUpdate+0xca>
  402dc8:	2b20      	cmp	r3, #32
  402dca:	d00a      	beq.n	402de2 <SystemCoreClockUpdate+0xd2>
  402dcc:	2b00      	cmp	r3, #0
  402dce:	d000      	beq.n	402dd2 <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  402dd0:	e00b      	b.n	402dea <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402dd2:	4b30      	ldr	r3, [pc, #192]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402dd4:	4a31      	ldr	r2, [pc, #196]	; (402e9c <SystemCoreClockUpdate+0x18c>)
  402dd6:	601a      	str	r2, [r3, #0]
					break;
  402dd8:	e007      	b.n	402dea <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  402dda:	4b2e      	ldr	r3, [pc, #184]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402ddc:	4a30      	ldr	r2, [pc, #192]	; (402ea0 <SystemCoreClockUpdate+0x190>)
  402dde:	601a      	str	r2, [r3, #0]
					break;
  402de0:	e003      	b.n	402dea <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  402de2:	4b2c      	ldr	r3, [pc, #176]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402de4:	4a2c      	ldr	r2, [pc, #176]	; (402e98 <SystemCoreClockUpdate+0x188>)
  402de6:	601a      	str	r2, [r3, #0]
					break;
  402de8:	bf00      	nop
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  402dea:	4b28      	ldr	r3, [pc, #160]	; (402e8c <SystemCoreClockUpdate+0x17c>)
  402dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402dee:	f003 0303 	and.w	r3, r3, #3
  402df2:	2b02      	cmp	r3, #2
  402df4:	d115      	bne.n	402e22 <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  402df6:	4b25      	ldr	r3, [pc, #148]	; (402e8c <SystemCoreClockUpdate+0x17c>)
  402df8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  402dfa:	0c1b      	lsrs	r3, r3, #16
  402dfc:	f3c3 030a 	ubfx	r3, r3, #0, #11
  402e00:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  402e02:	4a24      	ldr	r2, [pc, #144]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402e04:	6812      	ldr	r2, [r2, #0]
  402e06:	fb02 f303 	mul.w	r3, r2, r3
  402e0a:	4a22      	ldr	r2, [pc, #136]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402e0c:	6013      	str	r3, [r2, #0]
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  402e0e:	4b1f      	ldr	r3, [pc, #124]	; (402e8c <SystemCoreClockUpdate+0x17c>)
  402e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  402e12:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  402e14:	4a1f      	ldr	r2, [pc, #124]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402e16:	6812      	ldr	r2, [r2, #0]
  402e18:	fbb2 f3f3 	udiv	r3, r2, r3
  402e1c:	4a1d      	ldr	r2, [pc, #116]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402e1e:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  402e20:	e016      	b.n	402e50 <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  402e22:	4b1a      	ldr	r3, [pc, #104]	; (402e8c <SystemCoreClockUpdate+0x17c>)
  402e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  402e26:	0c1b      	lsrs	r3, r3, #16
  402e28:	f3c3 030a 	ubfx	r3, r3, #0, #11
  402e2c:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  402e2e:	4a19      	ldr	r2, [pc, #100]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402e30:	6812      	ldr	r2, [r2, #0]
  402e32:	fb02 f303 	mul.w	r3, r2, r3
  402e36:	4a17      	ldr	r2, [pc, #92]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402e38:	6013      	str	r3, [r2, #0]
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  402e3a:	4b14      	ldr	r3, [pc, #80]	; (402e8c <SystemCoreClockUpdate+0x17c>)
  402e3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  402e3e:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  402e40:	4a14      	ldr	r2, [pc, #80]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402e42:	6812      	ldr	r2, [r2, #0]
  402e44:	fbb2 f3f3 	udiv	r3, r2, r3
  402e48:	4a12      	ldr	r2, [pc, #72]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402e4a:	6013      	str	r3, [r2, #0]
		break;
  402e4c:	e000      	b.n	402e50 <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  402e4e:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  402e50:	4b0e      	ldr	r3, [pc, #56]	; (402e8c <SystemCoreClockUpdate+0x17c>)
  402e52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402e54:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402e58:	2b70      	cmp	r3, #112	; 0x70
  402e5a:	d108      	bne.n	402e6e <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  402e5c:	4b0d      	ldr	r3, [pc, #52]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402e5e:	681b      	ldr	r3, [r3, #0]
  402e60:	4a10      	ldr	r2, [pc, #64]	; (402ea4 <SystemCoreClockUpdate+0x194>)
  402e62:	fba2 2303 	umull	r2, r3, r2, r3
  402e66:	085b      	lsrs	r3, r3, #1
  402e68:	4a0a      	ldr	r2, [pc, #40]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402e6a:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  402e6c:	e00a      	b.n	402e84 <SystemCoreClockUpdate+0x174>
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402e6e:	4b07      	ldr	r3, [pc, #28]	; (402e8c <SystemCoreClockUpdate+0x17c>)
  402e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402e72:	091b      	lsrs	r3, r3, #4
  402e74:	f003 0307 	and.w	r3, r3, #7
		SystemCoreClock >>=
  402e78:	4a06      	ldr	r2, [pc, #24]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402e7a:	6812      	ldr	r2, [r2, #0]
  402e7c:	fa22 f303 	lsr.w	r3, r2, r3
  402e80:	4a04      	ldr	r2, [pc, #16]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402e82:	6013      	str	r3, [r2, #0]
}
  402e84:	bf00      	nop
  402e86:	46bd      	mov	sp, r7
  402e88:	bc80      	pop	{r7}
  402e8a:	4770      	bx	lr
  402e8c:	400e0400 	.word	0x400e0400
  402e90:	400e1410 	.word	0x400e1410
  402e94:	2000000c 	.word	0x2000000c
  402e98:	00b71b00 	.word	0x00b71b00
  402e9c:	003d0900 	.word	0x003d0900
  402ea0:	007a1200 	.word	0x007a1200
  402ea4:	aaaaaaab 	.word	0xaaaaaaab

00402ea8 <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  402ea8:	b480      	push	{r7}
  402eaa:	b083      	sub	sp, #12
  402eac:	af00      	add	r7, sp, #0
  402eae:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
#if !defined(ID_EFC1)
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  402eb0:	687b      	ldr	r3, [r7, #4]
  402eb2:	4a18      	ldr	r2, [pc, #96]	; (402f14 <system_init_flash+0x6c>)
  402eb4:	4293      	cmp	r3, r2
  402eb6:	d804      	bhi.n	402ec2 <system_init_flash+0x1a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402eb8:	4b17      	ldr	r3, [pc, #92]	; (402f18 <system_init_flash+0x70>)
  402eba:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402ebe:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  402ec0:	e023      	b.n	402f0a <system_init_flash+0x62>
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  402ec2:	687b      	ldr	r3, [r7, #4]
  402ec4:	4a15      	ldr	r2, [pc, #84]	; (402f1c <system_init_flash+0x74>)
  402ec6:	4293      	cmp	r3, r2
  402ec8:	d803      	bhi.n	402ed2 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402eca:	4b13      	ldr	r3, [pc, #76]	; (402f18 <system_init_flash+0x70>)
  402ecc:	4a14      	ldr	r2, [pc, #80]	; (402f20 <system_init_flash+0x78>)
  402ece:	601a      	str	r2, [r3, #0]
}
  402ed0:	e01b      	b.n	402f0a <system_init_flash+0x62>
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  402ed2:	687b      	ldr	r3, [r7, #4]
  402ed4:	4a13      	ldr	r2, [pc, #76]	; (402f24 <system_init_flash+0x7c>)
  402ed6:	4293      	cmp	r3, r2
  402ed8:	d803      	bhi.n	402ee2 <system_init_flash+0x3a>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402eda:	4b0f      	ldr	r3, [pc, #60]	; (402f18 <system_init_flash+0x70>)
  402edc:	4a12      	ldr	r2, [pc, #72]	; (402f28 <system_init_flash+0x80>)
  402ede:	601a      	str	r2, [r3, #0]
}
  402ee0:	e013      	b.n	402f0a <system_init_flash+0x62>
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  402ee2:	687b      	ldr	r3, [r7, #4]
  402ee4:	4a11      	ldr	r2, [pc, #68]	; (402f2c <system_init_flash+0x84>)
  402ee6:	4293      	cmp	r3, r2
  402ee8:	d803      	bhi.n	402ef2 <system_init_flash+0x4a>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402eea:	4b0b      	ldr	r3, [pc, #44]	; (402f18 <system_init_flash+0x70>)
  402eec:	4a10      	ldr	r2, [pc, #64]	; (402f30 <system_init_flash+0x88>)
  402eee:	601a      	str	r2, [r3, #0]
}
  402ef0:	e00b      	b.n	402f0a <system_init_flash+0x62>
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  402ef2:	687b      	ldr	r3, [r7, #4]
  402ef4:	4a0f      	ldr	r2, [pc, #60]	; (402f34 <system_init_flash+0x8c>)
  402ef6:	4293      	cmp	r3, r2
  402ef8:	d804      	bhi.n	402f04 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402efa:	4b07      	ldr	r3, [pc, #28]	; (402f18 <system_init_flash+0x70>)
  402efc:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402f00:	601a      	str	r2, [r3, #0]
}
  402f02:	e002      	b.n	402f0a <system_init_flash+0x62>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402f04:	4b04      	ldr	r3, [pc, #16]	; (402f18 <system_init_flash+0x70>)
  402f06:	4a0c      	ldr	r2, [pc, #48]	; (402f38 <system_init_flash+0x90>)
  402f08:	601a      	str	r2, [r3, #0]
}
  402f0a:	bf00      	nop
  402f0c:	370c      	adds	r7, #12
  402f0e:	46bd      	mov	sp, r7
  402f10:	bc80      	pop	{r7}
  402f12:	4770      	bx	lr
  402f14:	01312cff 	.word	0x01312cff
  402f18:	400e0a00 	.word	0x400e0a00
  402f1c:	026259ff 	.word	0x026259ff
  402f20:	04000100 	.word	0x04000100
  402f24:	039386ff 	.word	0x039386ff
  402f28:	04000200 	.word	0x04000200
  402f2c:	04c4b3ff 	.word	0x04c4b3ff
  402f30:	04000300 	.word	0x04000300
  402f34:	05f5e0ff 	.word	0x05f5e0ff
  402f38:	04000500 	.word	0x04000500

00402f3c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  402f3c:	b480      	push	{r7}
  402f3e:	b085      	sub	sp, #20
  402f40:	af00      	add	r7, sp, #0
  402f42:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  402f44:	4b10      	ldr	r3, [pc, #64]	; (402f88 <_sbrk+0x4c>)
  402f46:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  402f48:	4b10      	ldr	r3, [pc, #64]	; (402f8c <_sbrk+0x50>)
  402f4a:	681b      	ldr	r3, [r3, #0]
  402f4c:	2b00      	cmp	r3, #0
  402f4e:	d102      	bne.n	402f56 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  402f50:	4b0e      	ldr	r3, [pc, #56]	; (402f8c <_sbrk+0x50>)
  402f52:	4a0f      	ldr	r2, [pc, #60]	; (402f90 <_sbrk+0x54>)
  402f54:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  402f56:	4b0d      	ldr	r3, [pc, #52]	; (402f8c <_sbrk+0x50>)
  402f58:	681b      	ldr	r3, [r3, #0]
  402f5a:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  402f5c:	68ba      	ldr	r2, [r7, #8]
  402f5e:	687b      	ldr	r3, [r7, #4]
  402f60:	441a      	add	r2, r3
  402f62:	68fb      	ldr	r3, [r7, #12]
  402f64:	429a      	cmp	r2, r3
  402f66:	dd02      	ble.n	402f6e <_sbrk+0x32>
		return (caddr_t) -1;	
  402f68:	f04f 33ff 	mov.w	r3, #4294967295
  402f6c:	e006      	b.n	402f7c <_sbrk+0x40>
	}

	heap += incr;
  402f6e:	4b07      	ldr	r3, [pc, #28]	; (402f8c <_sbrk+0x50>)
  402f70:	681a      	ldr	r2, [r3, #0]
  402f72:	687b      	ldr	r3, [r7, #4]
  402f74:	4413      	add	r3, r2
  402f76:	4a05      	ldr	r2, [pc, #20]	; (402f8c <_sbrk+0x50>)
  402f78:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  402f7a:	68bb      	ldr	r3, [r7, #8]
}
  402f7c:	4618      	mov	r0, r3
  402f7e:	3714      	adds	r7, #20
  402f80:	46bd      	mov	sp, r7
  402f82:	bc80      	pop	{r7}
  402f84:	4770      	bx	lr
  402f86:	bf00      	nop
  402f88:	2001fffc 	.word	0x2001fffc
  402f8c:	20000a7c 	.word	0x20000a7c
  402f90:	2001c578 	.word	0x2001c578

00402f94 <osc_get_rate>:
{
  402f94:	b480      	push	{r7}
  402f96:	b083      	sub	sp, #12
  402f98:	af00      	add	r7, sp, #0
  402f9a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402f9c:	687b      	ldr	r3, [r7, #4]
  402f9e:	2b07      	cmp	r3, #7
  402fa0:	d825      	bhi.n	402fee <osc_get_rate+0x5a>
  402fa2:	a201      	add	r2, pc, #4	; (adr r2, 402fa8 <osc_get_rate+0x14>)
  402fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402fa8:	00402fc9 	.word	0x00402fc9
  402fac:	00402fcf 	.word	0x00402fcf
  402fb0:	00402fd5 	.word	0x00402fd5
  402fb4:	00402fdb 	.word	0x00402fdb
  402fb8:	00402fdf 	.word	0x00402fdf
  402fbc:	00402fe3 	.word	0x00402fe3
  402fc0:	00402fe7 	.word	0x00402fe7
  402fc4:	00402feb 	.word	0x00402feb
		return OSC_SLCK_32K_RC_HZ;
  402fc8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402fcc:	e010      	b.n	402ff0 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  402fce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402fd2:	e00d      	b.n	402ff0 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  402fd4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402fd8:	e00a      	b.n	402ff0 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  402fda:	4b08      	ldr	r3, [pc, #32]	; (402ffc <osc_get_rate+0x68>)
  402fdc:	e008      	b.n	402ff0 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  402fde:	4b08      	ldr	r3, [pc, #32]	; (403000 <osc_get_rate+0x6c>)
  402fe0:	e006      	b.n	402ff0 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  402fe2:	4b08      	ldr	r3, [pc, #32]	; (403004 <osc_get_rate+0x70>)
  402fe4:	e004      	b.n	402ff0 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  402fe6:	4b07      	ldr	r3, [pc, #28]	; (403004 <osc_get_rate+0x70>)
  402fe8:	e002      	b.n	402ff0 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  402fea:	4b06      	ldr	r3, [pc, #24]	; (403004 <osc_get_rate+0x70>)
  402fec:	e000      	b.n	402ff0 <osc_get_rate+0x5c>
	return 0;
  402fee:	2300      	movs	r3, #0
}
  402ff0:	4618      	mov	r0, r3
  402ff2:	370c      	adds	r7, #12
  402ff4:	46bd      	mov	sp, r7
  402ff6:	bc80      	pop	{r7}
  402ff8:	4770      	bx	lr
  402ffa:	bf00      	nop
  402ffc:	003d0900 	.word	0x003d0900
  403000:	007a1200 	.word	0x007a1200
  403004:	00b71b00 	.word	0x00b71b00

00403008 <sysclk_get_main_hz>:
{
  403008:	b580      	push	{r7, lr}
  40300a:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  40300c:	2006      	movs	r0, #6
  40300e:	4b04      	ldr	r3, [pc, #16]	; (403020 <sysclk_get_main_hz+0x18>)
  403010:	4798      	blx	r3
  403012:	4602      	mov	r2, r0
  403014:	4613      	mov	r3, r2
  403016:	009b      	lsls	r3, r3, #2
  403018:	4413      	add	r3, r2
  40301a:	009b      	lsls	r3, r3, #2
}
  40301c:	4618      	mov	r0, r3
  40301e:	bd80      	pop	{r7, pc}
  403020:	00402f95 	.word	0x00402f95

00403024 <sysclk_get_cpu_hz>:
{
  403024:	b580      	push	{r7, lr}
  403026:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  403028:	4b02      	ldr	r3, [pc, #8]	; (403034 <sysclk_get_cpu_hz+0x10>)
  40302a:	4798      	blx	r3
  40302c:	4603      	mov	r3, r0
  40302e:	085b      	lsrs	r3, r3, #1
}
  403030:	4618      	mov	r0, r3
  403032:	bd80      	pop	{r7, pc}
  403034:	00403009 	.word	0x00403009

00403038 <ioport_set_pin_level>:
{
  403038:	b480      	push	{r7}
  40303a:	b08b      	sub	sp, #44	; 0x2c
  40303c:	af00      	add	r7, sp, #0
  40303e:	6078      	str	r0, [r7, #4]
  403040:	460b      	mov	r3, r1
  403042:	70fb      	strb	r3, [r7, #3]
  403044:	687b      	ldr	r3, [r7, #4]
  403046:	627b      	str	r3, [r7, #36]	; 0x24
  403048:	78fb      	ldrb	r3, [r7, #3]
  40304a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40304e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403050:	61fb      	str	r3, [r7, #28]
  403052:	69fb      	ldr	r3, [r7, #28]
  403054:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  403056:	69bb      	ldr	r3, [r7, #24]
  403058:	095b      	lsrs	r3, r3, #5
  40305a:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40305c:	697b      	ldr	r3, [r7, #20]
  40305e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403062:	f203 7307 	addw	r3, r3, #1799	; 0x707
  403066:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  403068:	613b      	str	r3, [r7, #16]
	if (level) {
  40306a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40306e:	2b00      	cmp	r3, #0
  403070:	d009      	beq.n	403086 <ioport_set_pin_level+0x4e>
  403072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403074:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  403076:	68fb      	ldr	r3, [r7, #12]
  403078:	f003 031f 	and.w	r3, r3, #31
  40307c:	2201      	movs	r2, #1
  40307e:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  403080:	693b      	ldr	r3, [r7, #16]
  403082:	631a      	str	r2, [r3, #48]	; 0x30
}
  403084:	e008      	b.n	403098 <ioport_set_pin_level+0x60>
  403086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403088:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  40308a:	68bb      	ldr	r3, [r7, #8]
  40308c:	f003 031f 	and.w	r3, r3, #31
  403090:	2201      	movs	r2, #1
  403092:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  403094:	693b      	ldr	r3, [r7, #16]
  403096:	635a      	str	r2, [r3, #52]	; 0x34
  403098:	bf00      	nop
  40309a:	372c      	adds	r7, #44	; 0x2c
  40309c:	46bd      	mov	sp, r7
  40309e:	bc80      	pop	{r7}
  4030a0:	4770      	bx	lr

004030a2 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
  4030a2:	b480      	push	{r7}
  4030a4:	b089      	sub	sp, #36	; 0x24
  4030a6:	af00      	add	r7, sp, #0
  4030a8:	6078      	str	r0, [r7, #4]
  4030aa:	687b      	ldr	r3, [r7, #4]
  4030ac:	61fb      	str	r3, [r7, #28]
  4030ae:	69fb      	ldr	r3, [r7, #28]
  4030b0:	61bb      	str	r3, [r7, #24]
  4030b2:	69bb      	ldr	r3, [r7, #24]
  4030b4:	617b      	str	r3, [r7, #20]
	return pin >> 5;
  4030b6:	697b      	ldr	r3, [r7, #20]
  4030b8:	095b      	lsrs	r3, r3, #5
  4030ba:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4030bc:	693b      	ldr	r3, [r7, #16]
  4030be:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4030c2:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4030c6:	025b      	lsls	r3, r3, #9
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  4030c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  4030ca:	69fb      	ldr	r3, [r7, #28]
  4030cc:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  4030ce:	68fb      	ldr	r3, [r7, #12]
  4030d0:	f003 031f 	and.w	r3, r3, #31
  4030d4:	2101      	movs	r1, #1
  4030d6:	fa01 f303 	lsl.w	r3, r1, r3
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  4030da:	4013      	ands	r3, r2
  4030dc:	2b00      	cmp	r3, #0
  4030de:	bf14      	ite	ne
  4030e0:	2301      	movne	r3, #1
  4030e2:	2300      	moveq	r3, #0
  4030e4:	b2db      	uxtb	r3, r3
	return arch_ioport_get_pin_level(pin);
}
  4030e6:	4618      	mov	r0, r3
  4030e8:	3724      	adds	r7, #36	; 0x24
  4030ea:	46bd      	mov	sp, r7
  4030ec:	bc80      	pop	{r7}
  4030ee:	4770      	bx	lr

004030f0 <main>:
#include "camera.h"
#include "wifi.h"
#include "timer_interface.h"

int main (void)
{
  4030f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4030f4:	b085      	sub	sp, #20
  4030f6:	af00      	add	r7, sp, #0
	// Initialization
	sysclk_init();
  4030f8:	4b94      	ldr	r3, [pc, #592]	; (40334c <main+0x25c>)
  4030fa:	4798      	blx	r3
	wdt_disable(WDT);
  4030fc:	4894      	ldr	r0, [pc, #592]	; (403350 <main+0x260>)
  4030fe:	4b95      	ldr	r3, [pc, #596]	; (403354 <main+0x264>)
  403100:	4798      	blx	r3
	board_init();
  403102:	4b95      	ldr	r3, [pc, #596]	; (403358 <main+0x268>)
  403104:	4798      	blx	r3
	init_camera();
  403106:	4b95      	ldr	r3, [pc, #596]	; (40335c <main+0x26c>)
  403108:	4798      	blx	r3
	
	// Configure peripheral pins, Initialize WiFi and camera modules
	configure_camera();
  40310a:	4b95      	ldr	r3, [pc, #596]	; (403360 <main+0x270>)
  40310c:	4798      	blx	r3
	configure_tc();
  40310e:	4b95      	ldr	r3, [pc, #596]	; (403364 <main+0x274>)
  403110:	4798      	blx	r3
	configure_usart_wifi();
  403112:	4b95      	ldr	r3, [pc, #596]	; (403368 <main+0x278>)
  403114:	4798      	blx	r3
	configure_wifi_comm_pin();
  403116:	4b95      	ldr	r3, [pc, #596]	; (40336c <main+0x27c>)
  403118:	4798      	blx	r3
	configure_wifi_web_setup_pin();
  40311a:	4b95      	ldr	r3, [pc, #596]	; (403370 <main+0x280>)
  40311c:	4798      	blx	r3
	
	
	// Reset wifi module
	ioport_set_pin_level(WIFI_RESET_PIN, false);
  40311e:	2100      	movs	r1, #0
  403120:	2013      	movs	r0, #19
  403122:	4b94      	ldr	r3, [pc, #592]	; (403374 <main+0x284>)
  403124:	4798      	blx	r3
	delay_ms(100);
  403126:	4b94      	ldr	r3, [pc, #592]	; (403378 <main+0x288>)
  403128:	4798      	blx	r3
  40312a:	4603      	mov	r3, r0
  40312c:	4619      	mov	r1, r3
  40312e:	f04f 0200 	mov.w	r2, #0
  403132:	460b      	mov	r3, r1
  403134:	4614      	mov	r4, r2
  403136:	18db      	adds	r3, r3, r3
  403138:	eb44 0404 	adc.w	r4, r4, r4
  40313c:	185b      	adds	r3, r3, r1
  40313e:	eb44 0402 	adc.w	r4, r4, r2
  403142:	0166      	lsls	r6, r4, #5
  403144:	ea46 66d3 	orr.w	r6, r6, r3, lsr #27
  403148:	015d      	lsls	r5, r3, #5
  40314a:	195b      	adds	r3, r3, r5
  40314c:	eb44 0406 	adc.w	r4, r4, r6
  403150:	185b      	adds	r3, r3, r1
  403152:	eb44 0402 	adc.w	r4, r4, r2
  403156:	f243 61af 	movw	r1, #13999	; 0x36af
  40315a:	f04f 0200 	mov.w	r2, #0
  40315e:	185d      	adds	r5, r3, r1
  403160:	eb44 0602 	adc.w	r6, r4, r2
  403164:	4628      	mov	r0, r5
  403166:	4631      	mov	r1, r6
  403168:	4c84      	ldr	r4, [pc, #528]	; (40337c <main+0x28c>)
  40316a:	f243 62b0 	movw	r2, #14000	; 0x36b0
  40316e:	f04f 0300 	mov.w	r3, #0
  403172:	47a0      	blx	r4
  403174:	4603      	mov	r3, r0
  403176:	460c      	mov	r4, r1
  403178:	4618      	mov	r0, r3
  40317a:	4b81      	ldr	r3, [pc, #516]	; (403380 <main+0x290>)
  40317c:	4798      	blx	r3
	ioport_set_pin_level(WIFI_RESET_PIN, true);
  40317e:	2101      	movs	r1, #1
  403180:	2013      	movs	r0, #19
  403182:	4b7c      	ldr	r3, [pc, #496]	; (403374 <main+0x284>)
  403184:	4798      	blx	r3
	
	// Tell the WiFi to turn off the command prompt and command  echo
	write_wifi_command("set sy c p off\r\n",2);
  403186:	2102      	movs	r1, #2
  403188:	487e      	ldr	r0, [pc, #504]	; (403384 <main+0x294>)
  40318a:	4b7f      	ldr	r3, [pc, #508]	; (403388 <main+0x298>)
  40318c:	4798      	blx	r3
	write_wifi_command("set sy c e off\r\n",2);
  40318e:	2102      	movs	r1, #2
  403190:	487e      	ldr	r0, [pc, #504]	; (40338c <main+0x29c>)
  403192:	4b7d      	ldr	r3, [pc, #500]	; (403388 <main+0x298>)
  403194:	4798      	blx	r3
	write_wifi_command("save\r\n",2);
  403196:	2102      	movs	r1, #2
  403198:	487d      	ldr	r0, [pc, #500]	; (403390 <main+0x2a0>)
  40319a:	4b7b      	ldr	r3, [pc, #492]	; (403388 <main+0x298>)
  40319c:	4798      	blx	r3
	
	while(!ioport_get_pin_level(WIFI_NETWORK_STATUS_PIN)){
  40319e:	e00a      	b.n	4031b6 <main+0xc6>
		if (wifi_web_setup_flag){
  4031a0:	4b7c      	ldr	r3, [pc, #496]	; (403394 <main+0x2a4>)
  4031a2:	681b      	ldr	r3, [r3, #0]
  4031a4:	2b00      	cmp	r3, #0
  4031a6:	d006      	beq.n	4031b6 <main+0xc6>
			wifi_web_setup_flag = 0;
  4031a8:	4b7a      	ldr	r3, [pc, #488]	; (403394 <main+0x2a4>)
  4031aa:	2200      	movs	r2, #0
  4031ac:	601a      	str	r2, [r3, #0]
			write_wifi_command("setup web\r\n",2);
  4031ae:	2102      	movs	r1, #2
  4031b0:	4879      	ldr	r0, [pc, #484]	; (403398 <main+0x2a8>)
  4031b2:	4b75      	ldr	r3, [pc, #468]	; (403388 <main+0x298>)
  4031b4:	4798      	blx	r3
	while(!ioport_get_pin_level(WIFI_NETWORK_STATUS_PIN)){
  4031b6:	200b      	movs	r0, #11
  4031b8:	4b78      	ldr	r3, [pc, #480]	; (40339c <main+0x2ac>)
  4031ba:	4798      	blx	r3
  4031bc:	4603      	mov	r3, r0
  4031be:	f083 0301 	eor.w	r3, r3, #1
  4031c2:	b2db      	uxtb	r3, r3
  4031c4:	2b00      	cmp	r3, #0
  4031c6:	d1eb      	bne.n	4031a0 <main+0xb0>
		}
	}

	while (1){
		if (wifi_web_setup_flag){
  4031c8:	4b72      	ldr	r3, [pc, #456]	; (403394 <main+0x2a4>)
  4031ca:	681b      	ldr	r3, [r3, #0]
  4031cc:	2b00      	cmp	r3, #0
  4031ce:	d017      	beq.n	403200 <main+0x110>
			wifi_web_setup_flag = 0;
  4031d0:	4b70      	ldr	r3, [pc, #448]	; (403394 <main+0x2a4>)
  4031d2:	2200      	movs	r2, #0
  4031d4:	601a      	str	r2, [r3, #0]
			write_wifi_command("setup web\r\n",2);
  4031d6:	2102      	movs	r1, #2
  4031d8:	486f      	ldr	r0, [pc, #444]	; (403398 <main+0x2a8>)
  4031da:	4b6b      	ldr	r3, [pc, #428]	; (403388 <main+0x298>)
  4031dc:	4798      	blx	r3
			counts=0;
  4031de:	4b70      	ldr	r3, [pc, #448]	; (4033a0 <main+0x2b0>)
  4031e0:	2200      	movs	r2, #0
  4031e2:	701a      	strb	r2, [r3, #0]
			while(counts<15){
  4031e4:	e006      	b.n	4031f4 <main+0x104>
				// wait 15 seconds. If connected before 10 seconds, break.
				// Else, reset
				if (ioport_get_pin_level(WIFI_NETWORK_STATUS_PIN)){
  4031e6:	200b      	movs	r0, #11
  4031e8:	4b6c      	ldr	r3, [pc, #432]	; (40339c <main+0x2ac>)
  4031ea:	4798      	blx	r3
  4031ec:	4603      	mov	r3, r0
  4031ee:	2b00      	cmp	r3, #0
  4031f0:	f040 80a7 	bne.w	403342 <main+0x252>
			while(counts<15){
  4031f4:	4b6a      	ldr	r3, [pc, #424]	; (4033a0 <main+0x2b0>)
  4031f6:	781b      	ldrb	r3, [r3, #0]
  4031f8:	b2db      	uxtb	r3, r3
  4031fa:	2b0e      	cmp	r3, #14
  4031fc:	d9f3      	bls.n	4031e6 <main+0xf6>
  4031fe:	e7e3      	b.n	4031c8 <main+0xd8>
					break;
				}
			}
		}
		else{
			if(!ioport_get_pin_level(WIFI_NETWORK_STATUS_PIN)){
  403200:	200b      	movs	r0, #11
  403202:	4b66      	ldr	r3, [pc, #408]	; (40339c <main+0x2ac>)
  403204:	4798      	blx	r3
  403206:	4603      	mov	r3, r0
  403208:	f083 0301 	eor.w	r3, r3, #1
  40320c:	b2db      	uxtb	r3, r3
  40320e:	2b00      	cmp	r3, #0
  403210:	d046      	beq.n	4032a0 <main+0x1b0>
				counts=0;
  403212:	4b63      	ldr	r3, [pc, #396]	; (4033a0 <main+0x2b0>)
  403214:	2200      	movs	r2, #0
  403216:	701a      	strb	r2, [r3, #0]
				while(1){
					if (ioport_get_pin_level(WIFI_NETWORK_STATUS_PIN)){
  403218:	200b      	movs	r0, #11
  40321a:	4b60      	ldr	r3, [pc, #384]	; (40339c <main+0x2ac>)
  40321c:	4798      	blx	r3
  40321e:	4603      	mov	r3, r0
  403220:	2b00      	cmp	r3, #0
  403222:	f040 8090 	bne.w	403346 <main+0x256>
						break;
					}
					if (counts>45){
  403226:	4b5e      	ldr	r3, [pc, #376]	; (4033a0 <main+0x2b0>)
  403228:	781b      	ldrb	r3, [r3, #0]
  40322a:	b2db      	uxtb	r3, r3
  40322c:	2b2d      	cmp	r3, #45	; 0x2d
  40322e:	d9f3      	bls.n	403218 <main+0x128>
						// Reset wifi module
						ioport_set_pin_level(WIFI_RESET_PIN, false);
  403230:	2100      	movs	r1, #0
  403232:	2013      	movs	r0, #19
  403234:	4b4f      	ldr	r3, [pc, #316]	; (403374 <main+0x284>)
  403236:	4798      	blx	r3
						delay_ms(100);
  403238:	4b4f      	ldr	r3, [pc, #316]	; (403378 <main+0x288>)
  40323a:	4798      	blx	r3
  40323c:	4603      	mov	r3, r0
  40323e:	4619      	mov	r1, r3
  403240:	f04f 0200 	mov.w	r2, #0
  403244:	460b      	mov	r3, r1
  403246:	4614      	mov	r4, r2
  403248:	18db      	adds	r3, r3, r3
  40324a:	eb44 0404 	adc.w	r4, r4, r4
  40324e:	185b      	adds	r3, r3, r1
  403250:	eb44 0402 	adc.w	r4, r4, r2
  403254:	ea4f 1944 	mov.w	r9, r4, lsl #5
  403258:	ea49 69d3 	orr.w	r9, r9, r3, lsr #27
  40325c:	ea4f 1843 	mov.w	r8, r3, lsl #5
  403260:	eb13 0308 	adds.w	r3, r3, r8
  403264:	eb44 0409 	adc.w	r4, r4, r9
  403268:	185b      	adds	r3, r3, r1
  40326a:	eb44 0402 	adc.w	r4, r4, r2
  40326e:	f243 61af 	movw	r1, #13999	; 0x36af
  403272:	f04f 0200 	mov.w	r2, #0
  403276:	185d      	adds	r5, r3, r1
  403278:	eb44 0602 	adc.w	r6, r4, r2
  40327c:	4628      	mov	r0, r5
  40327e:	4631      	mov	r1, r6
  403280:	4c3e      	ldr	r4, [pc, #248]	; (40337c <main+0x28c>)
  403282:	f243 62b0 	movw	r2, #14000	; 0x36b0
  403286:	f04f 0300 	mov.w	r3, #0
  40328a:	47a0      	blx	r4
  40328c:	4603      	mov	r3, r0
  40328e:	460c      	mov	r4, r1
  403290:	4618      	mov	r0, r3
  403292:	4b3b      	ldr	r3, [pc, #236]	; (403380 <main+0x290>)
  403294:	4798      	blx	r3
						ioport_set_pin_level(WIFI_RESET_PIN, true);
  403296:	2101      	movs	r1, #1
  403298:	2013      	movs	r0, #19
  40329a:	4b36      	ldr	r3, [pc, #216]	; (403374 <main+0x284>)
  40329c:	4798      	blx	r3
						break;
  40329e:	e053      	b.n	403348 <main+0x258>
					}
				}
			}
			else{
				write_wifi_command("poll all\r\n",2); // checking to see any open stream
  4032a0:	2102      	movs	r1, #2
  4032a2:	4840      	ldr	r0, [pc, #256]	; (4033a4 <main+0x2b4>)
  4032a4:	4b38      	ldr	r3, [pc, #224]	; (403388 <main+0x298>)
  4032a6:	4798      	blx	r3
				if(StreamOpen){
  4032a8:	4b3f      	ldr	r3, [pc, #252]	; (4033a8 <main+0x2b8>)
  4032aa:	681b      	ldr	r3, [r3, #0]
  4032ac:	2b00      	cmp	r3, #0
  4032ae:	d007      	beq.n	4032c0 <main+0x1d0>
					if(start_capture()){
  4032b0:	4b3e      	ldr	r3, [pc, #248]	; (4033ac <main+0x2bc>)
  4032b2:	4798      	blx	r3
  4032b4:	4603      	mov	r3, r0
  4032b6:	2b00      	cmp	r3, #0
  4032b8:	d086      	beq.n	4031c8 <main+0xd8>
						write_image_to_file();
  4032ba:	4b3d      	ldr	r3, [pc, #244]	; (4033b0 <main+0x2c0>)
  4032bc:	4798      	blx	r3
  4032be:	e783      	b.n	4031c8 <main+0xd8>
					}
				}
				else{
					delay_ms(1000);
  4032c0:	4b2d      	ldr	r3, [pc, #180]	; (403378 <main+0x288>)
  4032c2:	4798      	blx	r3
  4032c4:	4603      	mov	r3, r0
  4032c6:	4619      	mov	r1, r3
  4032c8:	f04f 0200 	mov.w	r2, #0
  4032cc:	460b      	mov	r3, r1
  4032ce:	4614      	mov	r4, r2
  4032d0:	ea4f 1b44 	mov.w	fp, r4, lsl #5
  4032d4:	ea4b 6bd3 	orr.w	fp, fp, r3, lsr #27
  4032d8:	ea4f 1a43 	mov.w	sl, r3, lsl #5
  4032dc:	4653      	mov	r3, sl
  4032de:	465c      	mov	r4, fp
  4032e0:	1a5b      	subs	r3, r3, r1
  4032e2:	eb64 0402 	sbc.w	r4, r4, r2
  4032e6:	00a0      	lsls	r0, r4, #2
  4032e8:	60f8      	str	r0, [r7, #12]
  4032ea:	68f8      	ldr	r0, [r7, #12]
  4032ec:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  4032f0:	60f8      	str	r0, [r7, #12]
  4032f2:	009b      	lsls	r3, r3, #2
  4032f4:	60bb      	str	r3, [r7, #8]
  4032f6:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
  4032fa:	185b      	adds	r3, r3, r1
  4032fc:	eb44 0402 	adc.w	r4, r4, r2
  403300:	00e2      	lsls	r2, r4, #3
  403302:	607a      	str	r2, [r7, #4]
  403304:	687a      	ldr	r2, [r7, #4]
  403306:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  40330a:	607a      	str	r2, [r7, #4]
  40330c:	00db      	lsls	r3, r3, #3
  40330e:	603b      	str	r3, [r7, #0]
  403310:	e9d7 3400 	ldrd	r3, r4, [r7]
  403314:	4619      	mov	r1, r3
  403316:	4622      	mov	r2, r4
  403318:	f243 63af 	movw	r3, #13999	; 0x36af
  40331c:	f04f 0400 	mov.w	r4, #0
  403320:	18cd      	adds	r5, r1, r3
  403322:	eb42 0604 	adc.w	r6, r2, r4
  403326:	4628      	mov	r0, r5
  403328:	4631      	mov	r1, r6
  40332a:	4c14      	ldr	r4, [pc, #80]	; (40337c <main+0x28c>)
  40332c:	f243 62b0 	movw	r2, #14000	; 0x36b0
  403330:	f04f 0300 	mov.w	r3, #0
  403334:	47a0      	blx	r4
  403336:	4603      	mov	r3, r0
  403338:	460c      	mov	r4, r1
  40333a:	4618      	mov	r0, r3
  40333c:	4b10      	ldr	r3, [pc, #64]	; (403380 <main+0x290>)
  40333e:	4798      	blx	r3
  403340:	e742      	b.n	4031c8 <main+0xd8>
					break;
  403342:	bf00      	nop
  403344:	e740      	b.n	4031c8 <main+0xd8>
						break;
  403346:	bf00      	nop
		if (wifi_web_setup_flag){
  403348:	e73e      	b.n	4031c8 <main+0xd8>
  40334a:	bf00      	nop
  40334c:	00400e7d 	.word	0x00400e7d
  403350:	400e1450 	.word	0x400e1450
  403354:	00400b79 	.word	0x00400b79
  403358:	00402bdd 	.word	0x00402bdd
  40335c:	00401a59 	.word	0x00401a59
  403360:	00401b91 	.word	0x00401b91
  403364:	004023f1 	.word	0x004023f1
  403368:	00402641 	.word	0x00402641
  40336c:	004026f1 	.word	0x004026f1
  403370:	00402741 	.word	0x00402741
  403374:	00403039 	.word	0x00403039
  403378:	00403025 	.word	0x00403025
  40337c:	004033b5 	.word	0x004033b5
  403380:	20000001 	.word	0x20000001
  403384:	00408f6c 	.word	0x00408f6c
  403388:	00402839 	.word	0x00402839
  40338c:	00408f80 	.word	0x00408f80
  403390:	00408f94 	.word	0x00408f94
  403394:	20000a64 	.word	0x20000a64
  403398:	00408f9c 	.word	0x00408f9c
  40339c:	004030a3 	.word	0x004030a3
  4033a0:	20019160 	.word	0x20019160
  4033a4:	00408fa8 	.word	0x00408fa8
  4033a8:	20000a70 	.word	0x20000a70
  4033ac:	00401c65 	.word	0x00401c65
  4033b0:	00402895 	.word	0x00402895

004033b4 <__aeabi_uldivmod>:
  4033b4:	b953      	cbnz	r3, 4033cc <__aeabi_uldivmod+0x18>
  4033b6:	b94a      	cbnz	r2, 4033cc <__aeabi_uldivmod+0x18>
  4033b8:	2900      	cmp	r1, #0
  4033ba:	bf08      	it	eq
  4033bc:	2800      	cmpeq	r0, #0
  4033be:	bf1c      	itt	ne
  4033c0:	f04f 31ff 	movne.w	r1, #4294967295
  4033c4:	f04f 30ff 	movne.w	r0, #4294967295
  4033c8:	f000 b97a 	b.w	4036c0 <__aeabi_idiv0>
  4033cc:	f1ad 0c08 	sub.w	ip, sp, #8
  4033d0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4033d4:	f000 f806 	bl	4033e4 <__udivmoddi4>
  4033d8:	f8dd e004 	ldr.w	lr, [sp, #4]
  4033dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4033e0:	b004      	add	sp, #16
  4033e2:	4770      	bx	lr

004033e4 <__udivmoddi4>:
  4033e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4033e8:	468c      	mov	ip, r1
  4033ea:	460d      	mov	r5, r1
  4033ec:	4604      	mov	r4, r0
  4033ee:	9e08      	ldr	r6, [sp, #32]
  4033f0:	2b00      	cmp	r3, #0
  4033f2:	d151      	bne.n	403498 <__udivmoddi4+0xb4>
  4033f4:	428a      	cmp	r2, r1
  4033f6:	4617      	mov	r7, r2
  4033f8:	d96d      	bls.n	4034d6 <__udivmoddi4+0xf2>
  4033fa:	fab2 fe82 	clz	lr, r2
  4033fe:	f1be 0f00 	cmp.w	lr, #0
  403402:	d00b      	beq.n	40341c <__udivmoddi4+0x38>
  403404:	f1ce 0c20 	rsb	ip, lr, #32
  403408:	fa01 f50e 	lsl.w	r5, r1, lr
  40340c:	fa20 fc0c 	lsr.w	ip, r0, ip
  403410:	fa02 f70e 	lsl.w	r7, r2, lr
  403414:	ea4c 0c05 	orr.w	ip, ip, r5
  403418:	fa00 f40e 	lsl.w	r4, r0, lr
  40341c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  403420:	0c25      	lsrs	r5, r4, #16
  403422:	fbbc f8fa 	udiv	r8, ip, sl
  403426:	fa1f f987 	uxth.w	r9, r7
  40342a:	fb0a cc18 	mls	ip, sl, r8, ip
  40342e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  403432:	fb08 f309 	mul.w	r3, r8, r9
  403436:	42ab      	cmp	r3, r5
  403438:	d90a      	bls.n	403450 <__udivmoddi4+0x6c>
  40343a:	19ed      	adds	r5, r5, r7
  40343c:	f108 32ff 	add.w	r2, r8, #4294967295
  403440:	f080 8123 	bcs.w	40368a <__udivmoddi4+0x2a6>
  403444:	42ab      	cmp	r3, r5
  403446:	f240 8120 	bls.w	40368a <__udivmoddi4+0x2a6>
  40344a:	f1a8 0802 	sub.w	r8, r8, #2
  40344e:	443d      	add	r5, r7
  403450:	1aed      	subs	r5, r5, r3
  403452:	b2a4      	uxth	r4, r4
  403454:	fbb5 f0fa 	udiv	r0, r5, sl
  403458:	fb0a 5510 	mls	r5, sl, r0, r5
  40345c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  403460:	fb00 f909 	mul.w	r9, r0, r9
  403464:	45a1      	cmp	r9, r4
  403466:	d909      	bls.n	40347c <__udivmoddi4+0x98>
  403468:	19e4      	adds	r4, r4, r7
  40346a:	f100 33ff 	add.w	r3, r0, #4294967295
  40346e:	f080 810a 	bcs.w	403686 <__udivmoddi4+0x2a2>
  403472:	45a1      	cmp	r9, r4
  403474:	f240 8107 	bls.w	403686 <__udivmoddi4+0x2a2>
  403478:	3802      	subs	r0, #2
  40347a:	443c      	add	r4, r7
  40347c:	eba4 0409 	sub.w	r4, r4, r9
  403480:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403484:	2100      	movs	r1, #0
  403486:	2e00      	cmp	r6, #0
  403488:	d061      	beq.n	40354e <__udivmoddi4+0x16a>
  40348a:	fa24 f40e 	lsr.w	r4, r4, lr
  40348e:	2300      	movs	r3, #0
  403490:	6034      	str	r4, [r6, #0]
  403492:	6073      	str	r3, [r6, #4]
  403494:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403498:	428b      	cmp	r3, r1
  40349a:	d907      	bls.n	4034ac <__udivmoddi4+0xc8>
  40349c:	2e00      	cmp	r6, #0
  40349e:	d054      	beq.n	40354a <__udivmoddi4+0x166>
  4034a0:	2100      	movs	r1, #0
  4034a2:	e886 0021 	stmia.w	r6, {r0, r5}
  4034a6:	4608      	mov	r0, r1
  4034a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4034ac:	fab3 f183 	clz	r1, r3
  4034b0:	2900      	cmp	r1, #0
  4034b2:	f040 808e 	bne.w	4035d2 <__udivmoddi4+0x1ee>
  4034b6:	42ab      	cmp	r3, r5
  4034b8:	d302      	bcc.n	4034c0 <__udivmoddi4+0xdc>
  4034ba:	4282      	cmp	r2, r0
  4034bc:	f200 80fa 	bhi.w	4036b4 <__udivmoddi4+0x2d0>
  4034c0:	1a84      	subs	r4, r0, r2
  4034c2:	eb65 0503 	sbc.w	r5, r5, r3
  4034c6:	2001      	movs	r0, #1
  4034c8:	46ac      	mov	ip, r5
  4034ca:	2e00      	cmp	r6, #0
  4034cc:	d03f      	beq.n	40354e <__udivmoddi4+0x16a>
  4034ce:	e886 1010 	stmia.w	r6, {r4, ip}
  4034d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4034d6:	b912      	cbnz	r2, 4034de <__udivmoddi4+0xfa>
  4034d8:	2701      	movs	r7, #1
  4034da:	fbb7 f7f2 	udiv	r7, r7, r2
  4034de:	fab7 fe87 	clz	lr, r7
  4034e2:	f1be 0f00 	cmp.w	lr, #0
  4034e6:	d134      	bne.n	403552 <__udivmoddi4+0x16e>
  4034e8:	1beb      	subs	r3, r5, r7
  4034ea:	0c3a      	lsrs	r2, r7, #16
  4034ec:	fa1f fc87 	uxth.w	ip, r7
  4034f0:	2101      	movs	r1, #1
  4034f2:	fbb3 f8f2 	udiv	r8, r3, r2
  4034f6:	0c25      	lsrs	r5, r4, #16
  4034f8:	fb02 3318 	mls	r3, r2, r8, r3
  4034fc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403500:	fb0c f308 	mul.w	r3, ip, r8
  403504:	42ab      	cmp	r3, r5
  403506:	d907      	bls.n	403518 <__udivmoddi4+0x134>
  403508:	19ed      	adds	r5, r5, r7
  40350a:	f108 30ff 	add.w	r0, r8, #4294967295
  40350e:	d202      	bcs.n	403516 <__udivmoddi4+0x132>
  403510:	42ab      	cmp	r3, r5
  403512:	f200 80d1 	bhi.w	4036b8 <__udivmoddi4+0x2d4>
  403516:	4680      	mov	r8, r0
  403518:	1aed      	subs	r5, r5, r3
  40351a:	b2a3      	uxth	r3, r4
  40351c:	fbb5 f0f2 	udiv	r0, r5, r2
  403520:	fb02 5510 	mls	r5, r2, r0, r5
  403524:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  403528:	fb0c fc00 	mul.w	ip, ip, r0
  40352c:	45a4      	cmp	ip, r4
  40352e:	d907      	bls.n	403540 <__udivmoddi4+0x15c>
  403530:	19e4      	adds	r4, r4, r7
  403532:	f100 33ff 	add.w	r3, r0, #4294967295
  403536:	d202      	bcs.n	40353e <__udivmoddi4+0x15a>
  403538:	45a4      	cmp	ip, r4
  40353a:	f200 80b8 	bhi.w	4036ae <__udivmoddi4+0x2ca>
  40353e:	4618      	mov	r0, r3
  403540:	eba4 040c 	sub.w	r4, r4, ip
  403544:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403548:	e79d      	b.n	403486 <__udivmoddi4+0xa2>
  40354a:	4631      	mov	r1, r6
  40354c:	4630      	mov	r0, r6
  40354e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403552:	f1ce 0420 	rsb	r4, lr, #32
  403556:	fa05 f30e 	lsl.w	r3, r5, lr
  40355a:	fa07 f70e 	lsl.w	r7, r7, lr
  40355e:	fa20 f804 	lsr.w	r8, r0, r4
  403562:	0c3a      	lsrs	r2, r7, #16
  403564:	fa25 f404 	lsr.w	r4, r5, r4
  403568:	ea48 0803 	orr.w	r8, r8, r3
  40356c:	fbb4 f1f2 	udiv	r1, r4, r2
  403570:	ea4f 4518 	mov.w	r5, r8, lsr #16
  403574:	fb02 4411 	mls	r4, r2, r1, r4
  403578:	fa1f fc87 	uxth.w	ip, r7
  40357c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  403580:	fb01 f30c 	mul.w	r3, r1, ip
  403584:	42ab      	cmp	r3, r5
  403586:	fa00 f40e 	lsl.w	r4, r0, lr
  40358a:	d909      	bls.n	4035a0 <__udivmoddi4+0x1bc>
  40358c:	19ed      	adds	r5, r5, r7
  40358e:	f101 30ff 	add.w	r0, r1, #4294967295
  403592:	f080 808a 	bcs.w	4036aa <__udivmoddi4+0x2c6>
  403596:	42ab      	cmp	r3, r5
  403598:	f240 8087 	bls.w	4036aa <__udivmoddi4+0x2c6>
  40359c:	3902      	subs	r1, #2
  40359e:	443d      	add	r5, r7
  4035a0:	1aeb      	subs	r3, r5, r3
  4035a2:	fa1f f588 	uxth.w	r5, r8
  4035a6:	fbb3 f0f2 	udiv	r0, r3, r2
  4035aa:	fb02 3310 	mls	r3, r2, r0, r3
  4035ae:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4035b2:	fb00 f30c 	mul.w	r3, r0, ip
  4035b6:	42ab      	cmp	r3, r5
  4035b8:	d907      	bls.n	4035ca <__udivmoddi4+0x1e6>
  4035ba:	19ed      	adds	r5, r5, r7
  4035bc:	f100 38ff 	add.w	r8, r0, #4294967295
  4035c0:	d26f      	bcs.n	4036a2 <__udivmoddi4+0x2be>
  4035c2:	42ab      	cmp	r3, r5
  4035c4:	d96d      	bls.n	4036a2 <__udivmoddi4+0x2be>
  4035c6:	3802      	subs	r0, #2
  4035c8:	443d      	add	r5, r7
  4035ca:	1aeb      	subs	r3, r5, r3
  4035cc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4035d0:	e78f      	b.n	4034f2 <__udivmoddi4+0x10e>
  4035d2:	f1c1 0720 	rsb	r7, r1, #32
  4035d6:	fa22 f807 	lsr.w	r8, r2, r7
  4035da:	408b      	lsls	r3, r1
  4035dc:	fa05 f401 	lsl.w	r4, r5, r1
  4035e0:	ea48 0303 	orr.w	r3, r8, r3
  4035e4:	fa20 fe07 	lsr.w	lr, r0, r7
  4035e8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4035ec:	40fd      	lsrs	r5, r7
  4035ee:	ea4e 0e04 	orr.w	lr, lr, r4
  4035f2:	fbb5 f9fc 	udiv	r9, r5, ip
  4035f6:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4035fa:	fb0c 5519 	mls	r5, ip, r9, r5
  4035fe:	fa1f f883 	uxth.w	r8, r3
  403602:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  403606:	fb09 f408 	mul.w	r4, r9, r8
  40360a:	42ac      	cmp	r4, r5
  40360c:	fa02 f201 	lsl.w	r2, r2, r1
  403610:	fa00 fa01 	lsl.w	sl, r0, r1
  403614:	d908      	bls.n	403628 <__udivmoddi4+0x244>
  403616:	18ed      	adds	r5, r5, r3
  403618:	f109 30ff 	add.w	r0, r9, #4294967295
  40361c:	d243      	bcs.n	4036a6 <__udivmoddi4+0x2c2>
  40361e:	42ac      	cmp	r4, r5
  403620:	d941      	bls.n	4036a6 <__udivmoddi4+0x2c2>
  403622:	f1a9 0902 	sub.w	r9, r9, #2
  403626:	441d      	add	r5, r3
  403628:	1b2d      	subs	r5, r5, r4
  40362a:	fa1f fe8e 	uxth.w	lr, lr
  40362e:	fbb5 f0fc 	udiv	r0, r5, ip
  403632:	fb0c 5510 	mls	r5, ip, r0, r5
  403636:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40363a:	fb00 f808 	mul.w	r8, r0, r8
  40363e:	45a0      	cmp	r8, r4
  403640:	d907      	bls.n	403652 <__udivmoddi4+0x26e>
  403642:	18e4      	adds	r4, r4, r3
  403644:	f100 35ff 	add.w	r5, r0, #4294967295
  403648:	d229      	bcs.n	40369e <__udivmoddi4+0x2ba>
  40364a:	45a0      	cmp	r8, r4
  40364c:	d927      	bls.n	40369e <__udivmoddi4+0x2ba>
  40364e:	3802      	subs	r0, #2
  403650:	441c      	add	r4, r3
  403652:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  403656:	eba4 0408 	sub.w	r4, r4, r8
  40365a:	fba0 8902 	umull	r8, r9, r0, r2
  40365e:	454c      	cmp	r4, r9
  403660:	46c6      	mov	lr, r8
  403662:	464d      	mov	r5, r9
  403664:	d315      	bcc.n	403692 <__udivmoddi4+0x2ae>
  403666:	d012      	beq.n	40368e <__udivmoddi4+0x2aa>
  403668:	b156      	cbz	r6, 403680 <__udivmoddi4+0x29c>
  40366a:	ebba 030e 	subs.w	r3, sl, lr
  40366e:	eb64 0405 	sbc.w	r4, r4, r5
  403672:	fa04 f707 	lsl.w	r7, r4, r7
  403676:	40cb      	lsrs	r3, r1
  403678:	431f      	orrs	r7, r3
  40367a:	40cc      	lsrs	r4, r1
  40367c:	6037      	str	r7, [r6, #0]
  40367e:	6074      	str	r4, [r6, #4]
  403680:	2100      	movs	r1, #0
  403682:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403686:	4618      	mov	r0, r3
  403688:	e6f8      	b.n	40347c <__udivmoddi4+0x98>
  40368a:	4690      	mov	r8, r2
  40368c:	e6e0      	b.n	403450 <__udivmoddi4+0x6c>
  40368e:	45c2      	cmp	sl, r8
  403690:	d2ea      	bcs.n	403668 <__udivmoddi4+0x284>
  403692:	ebb8 0e02 	subs.w	lr, r8, r2
  403696:	eb69 0503 	sbc.w	r5, r9, r3
  40369a:	3801      	subs	r0, #1
  40369c:	e7e4      	b.n	403668 <__udivmoddi4+0x284>
  40369e:	4628      	mov	r0, r5
  4036a0:	e7d7      	b.n	403652 <__udivmoddi4+0x26e>
  4036a2:	4640      	mov	r0, r8
  4036a4:	e791      	b.n	4035ca <__udivmoddi4+0x1e6>
  4036a6:	4681      	mov	r9, r0
  4036a8:	e7be      	b.n	403628 <__udivmoddi4+0x244>
  4036aa:	4601      	mov	r1, r0
  4036ac:	e778      	b.n	4035a0 <__udivmoddi4+0x1bc>
  4036ae:	3802      	subs	r0, #2
  4036b0:	443c      	add	r4, r7
  4036b2:	e745      	b.n	403540 <__udivmoddi4+0x15c>
  4036b4:	4608      	mov	r0, r1
  4036b6:	e708      	b.n	4034ca <__udivmoddi4+0xe6>
  4036b8:	f1a8 0802 	sub.w	r8, r8, #2
  4036bc:	443d      	add	r5, r7
  4036be:	e72b      	b.n	403518 <__udivmoddi4+0x134>

004036c0 <__aeabi_idiv0>:
  4036c0:	4770      	bx	lr
  4036c2:	bf00      	nop

004036c4 <__libc_init_array>:
  4036c4:	b570      	push	{r4, r5, r6, lr}
  4036c6:	4e0f      	ldr	r6, [pc, #60]	; (403704 <__libc_init_array+0x40>)
  4036c8:	4d0f      	ldr	r5, [pc, #60]	; (403708 <__libc_init_array+0x44>)
  4036ca:	1b76      	subs	r6, r6, r5
  4036cc:	10b6      	asrs	r6, r6, #2
  4036ce:	bf18      	it	ne
  4036d0:	2400      	movne	r4, #0
  4036d2:	d005      	beq.n	4036e0 <__libc_init_array+0x1c>
  4036d4:	3401      	adds	r4, #1
  4036d6:	f855 3b04 	ldr.w	r3, [r5], #4
  4036da:	4798      	blx	r3
  4036dc:	42a6      	cmp	r6, r4
  4036de:	d1f9      	bne.n	4036d4 <__libc_init_array+0x10>
  4036e0:	4e0a      	ldr	r6, [pc, #40]	; (40370c <__libc_init_array+0x48>)
  4036e2:	4d0b      	ldr	r5, [pc, #44]	; (403710 <__libc_init_array+0x4c>)
  4036e4:	1b76      	subs	r6, r6, r5
  4036e6:	f005 fdab 	bl	409240 <_init>
  4036ea:	10b6      	asrs	r6, r6, #2
  4036ec:	bf18      	it	ne
  4036ee:	2400      	movne	r4, #0
  4036f0:	d006      	beq.n	403700 <__libc_init_array+0x3c>
  4036f2:	3401      	adds	r4, #1
  4036f4:	f855 3b04 	ldr.w	r3, [r5], #4
  4036f8:	4798      	blx	r3
  4036fa:	42a6      	cmp	r6, r4
  4036fc:	d1f9      	bne.n	4036f2 <__libc_init_array+0x2e>
  4036fe:	bd70      	pop	{r4, r5, r6, pc}
  403700:	bd70      	pop	{r4, r5, r6, pc}
  403702:	bf00      	nop
  403704:	0040924c 	.word	0x0040924c
  403708:	0040924c 	.word	0x0040924c
  40370c:	00409254 	.word	0x00409254
  403710:	0040924c 	.word	0x0040924c

00403714 <memset>:
  403714:	b470      	push	{r4, r5, r6}
  403716:	0786      	lsls	r6, r0, #30
  403718:	d046      	beq.n	4037a8 <memset+0x94>
  40371a:	1e54      	subs	r4, r2, #1
  40371c:	2a00      	cmp	r2, #0
  40371e:	d041      	beq.n	4037a4 <memset+0x90>
  403720:	b2ca      	uxtb	r2, r1
  403722:	4603      	mov	r3, r0
  403724:	e002      	b.n	40372c <memset+0x18>
  403726:	f114 34ff 	adds.w	r4, r4, #4294967295
  40372a:	d33b      	bcc.n	4037a4 <memset+0x90>
  40372c:	f803 2b01 	strb.w	r2, [r3], #1
  403730:	079d      	lsls	r5, r3, #30
  403732:	d1f8      	bne.n	403726 <memset+0x12>
  403734:	2c03      	cmp	r4, #3
  403736:	d92e      	bls.n	403796 <memset+0x82>
  403738:	b2cd      	uxtb	r5, r1
  40373a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40373e:	2c0f      	cmp	r4, #15
  403740:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403744:	d919      	bls.n	40377a <memset+0x66>
  403746:	f103 0210 	add.w	r2, r3, #16
  40374a:	4626      	mov	r6, r4
  40374c:	3e10      	subs	r6, #16
  40374e:	2e0f      	cmp	r6, #15
  403750:	f842 5c10 	str.w	r5, [r2, #-16]
  403754:	f842 5c0c 	str.w	r5, [r2, #-12]
  403758:	f842 5c08 	str.w	r5, [r2, #-8]
  40375c:	f842 5c04 	str.w	r5, [r2, #-4]
  403760:	f102 0210 	add.w	r2, r2, #16
  403764:	d8f2      	bhi.n	40374c <memset+0x38>
  403766:	f1a4 0210 	sub.w	r2, r4, #16
  40376a:	f022 020f 	bic.w	r2, r2, #15
  40376e:	f004 040f 	and.w	r4, r4, #15
  403772:	3210      	adds	r2, #16
  403774:	2c03      	cmp	r4, #3
  403776:	4413      	add	r3, r2
  403778:	d90d      	bls.n	403796 <memset+0x82>
  40377a:	461e      	mov	r6, r3
  40377c:	4622      	mov	r2, r4
  40377e:	3a04      	subs	r2, #4
  403780:	2a03      	cmp	r2, #3
  403782:	f846 5b04 	str.w	r5, [r6], #4
  403786:	d8fa      	bhi.n	40377e <memset+0x6a>
  403788:	1f22      	subs	r2, r4, #4
  40378a:	f022 0203 	bic.w	r2, r2, #3
  40378e:	3204      	adds	r2, #4
  403790:	4413      	add	r3, r2
  403792:	f004 0403 	and.w	r4, r4, #3
  403796:	b12c      	cbz	r4, 4037a4 <memset+0x90>
  403798:	b2c9      	uxtb	r1, r1
  40379a:	441c      	add	r4, r3
  40379c:	f803 1b01 	strb.w	r1, [r3], #1
  4037a0:	429c      	cmp	r4, r3
  4037a2:	d1fb      	bne.n	40379c <memset+0x88>
  4037a4:	bc70      	pop	{r4, r5, r6}
  4037a6:	4770      	bx	lr
  4037a8:	4614      	mov	r4, r2
  4037aa:	4603      	mov	r3, r0
  4037ac:	e7c2      	b.n	403734 <memset+0x20>
  4037ae:	bf00      	nop

004037b0 <sprintf>:
  4037b0:	b40e      	push	{r1, r2, r3}
  4037b2:	b5f0      	push	{r4, r5, r6, r7, lr}
  4037b4:	b09c      	sub	sp, #112	; 0x70
  4037b6:	ab21      	add	r3, sp, #132	; 0x84
  4037b8:	490f      	ldr	r1, [pc, #60]	; (4037f8 <sprintf+0x48>)
  4037ba:	f853 2b04 	ldr.w	r2, [r3], #4
  4037be:	9301      	str	r3, [sp, #4]
  4037c0:	4605      	mov	r5, r0
  4037c2:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4037c6:	6808      	ldr	r0, [r1, #0]
  4037c8:	9502      	str	r5, [sp, #8]
  4037ca:	f44f 7702 	mov.w	r7, #520	; 0x208
  4037ce:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4037d2:	a902      	add	r1, sp, #8
  4037d4:	9506      	str	r5, [sp, #24]
  4037d6:	f8ad 7014 	strh.w	r7, [sp, #20]
  4037da:	9404      	str	r4, [sp, #16]
  4037dc:	9407      	str	r4, [sp, #28]
  4037de:	f8ad 6016 	strh.w	r6, [sp, #22]
  4037e2:	f000 fa6f 	bl	403cc4 <_svfprintf_r>
  4037e6:	9b02      	ldr	r3, [sp, #8]
  4037e8:	2200      	movs	r2, #0
  4037ea:	701a      	strb	r2, [r3, #0]
  4037ec:	b01c      	add	sp, #112	; 0x70
  4037ee:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4037f2:	b003      	add	sp, #12
  4037f4:	4770      	bx	lr
  4037f6:	bf00      	nop
  4037f8:	20000010 	.word	0x20000010

004037fc <critical_factorization>:
  4037fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403800:	f04f 0e01 	mov.w	lr, #1
  403804:	4674      	mov	r4, lr
  403806:	2500      	movs	r5, #0
  403808:	f04f 36ff 	mov.w	r6, #4294967295
  40380c:	192b      	adds	r3, r5, r4
  40380e:	428b      	cmp	r3, r1
  403810:	eb00 0706 	add.w	r7, r0, r6
  403814:	d20d      	bcs.n	403832 <critical_factorization+0x36>
  403816:	5d3f      	ldrb	r7, [r7, r4]
  403818:	f810 c003 	ldrb.w	ip, [r0, r3]
  40381c:	45bc      	cmp	ip, r7
  40381e:	d22d      	bcs.n	40387c <critical_factorization+0x80>
  403820:	461d      	mov	r5, r3
  403822:	2401      	movs	r4, #1
  403824:	eba3 0e06 	sub.w	lr, r3, r6
  403828:	192b      	adds	r3, r5, r4
  40382a:	428b      	cmp	r3, r1
  40382c:	eb00 0706 	add.w	r7, r0, r6
  403830:	d3f1      	bcc.n	403816 <critical_factorization+0x1a>
  403832:	f04f 0801 	mov.w	r8, #1
  403836:	f8c2 e000 	str.w	lr, [r2]
  40383a:	4644      	mov	r4, r8
  40383c:	2500      	movs	r5, #0
  40383e:	f04f 37ff 	mov.w	r7, #4294967295
  403842:	192b      	adds	r3, r5, r4
  403844:	4299      	cmp	r1, r3
  403846:	eb00 0e07 	add.w	lr, r0, r7
  40384a:	d90e      	bls.n	40386a <critical_factorization+0x6e>
  40384c:	f81e e004 	ldrb.w	lr, [lr, r4]
  403850:	f810 c003 	ldrb.w	ip, [r0, r3]
  403854:	45f4      	cmp	ip, lr
  403856:	d918      	bls.n	40388a <critical_factorization+0x8e>
  403858:	461d      	mov	r5, r3
  40385a:	2401      	movs	r4, #1
  40385c:	eba3 0807 	sub.w	r8, r3, r7
  403860:	192b      	adds	r3, r5, r4
  403862:	4299      	cmp	r1, r3
  403864:	eb00 0e07 	add.w	lr, r0, r7
  403868:	d8f0      	bhi.n	40384c <critical_factorization+0x50>
  40386a:	3701      	adds	r7, #1
  40386c:	1c70      	adds	r0, r6, #1
  40386e:	4287      	cmp	r7, r0
  403870:	bf24      	itt	cs
  403872:	f8c2 8000 	strcs.w	r8, [r2]
  403876:	4638      	movcs	r0, r7
  403878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40387c:	d00c      	beq.n	403898 <critical_factorization+0x9c>
  40387e:	f04f 0e01 	mov.w	lr, #1
  403882:	462e      	mov	r6, r5
  403884:	4674      	mov	r4, lr
  403886:	4475      	add	r5, lr
  403888:	e7c0      	b.n	40380c <critical_factorization+0x10>
  40388a:	d00b      	beq.n	4038a4 <critical_factorization+0xa8>
  40388c:	f04f 0801 	mov.w	r8, #1
  403890:	462f      	mov	r7, r5
  403892:	4644      	mov	r4, r8
  403894:	4445      	add	r5, r8
  403896:	e7d4      	b.n	403842 <critical_factorization+0x46>
  403898:	4574      	cmp	r4, lr
  40389a:	bf12      	itee	ne
  40389c:	3401      	addne	r4, #1
  40389e:	461d      	moveq	r5, r3
  4038a0:	2401      	moveq	r4, #1
  4038a2:	e7b3      	b.n	40380c <critical_factorization+0x10>
  4038a4:	4544      	cmp	r4, r8
  4038a6:	bf12      	itee	ne
  4038a8:	3401      	addne	r4, #1
  4038aa:	461d      	moveq	r5, r3
  4038ac:	2401      	moveq	r4, #1
  4038ae:	e7c8      	b.n	403842 <critical_factorization+0x46>

004038b0 <two_way_long_needle>:
  4038b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4038b4:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
  4038b8:	4616      	mov	r6, r2
  4038ba:	4605      	mov	r5, r0
  4038bc:	468b      	mov	fp, r1
  4038be:	4610      	mov	r0, r2
  4038c0:	4619      	mov	r1, r3
  4038c2:	aa03      	add	r2, sp, #12
  4038c4:	461c      	mov	r4, r3
  4038c6:	f7ff ff99 	bl	4037fc <critical_factorization>
  4038ca:	ab03      	add	r3, sp, #12
  4038cc:	4681      	mov	r9, r0
  4038ce:	f20d 420c 	addw	r2, sp, #1036	; 0x40c
  4038d2:	f843 4f04 	str.w	r4, [r3, #4]!
  4038d6:	4293      	cmp	r3, r2
  4038d8:	d1fb      	bne.n	4038d2 <two_way_long_needle+0x22>
  4038da:	b14c      	cbz	r4, 4038f0 <two_way_long_needle+0x40>
  4038dc:	1e63      	subs	r3, r4, #1
  4038de:	1e72      	subs	r2, r6, #1
  4038e0:	a804      	add	r0, sp, #16
  4038e2:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  4038e6:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
  4038ea:	f113 33ff 	adds.w	r3, r3, #4294967295
  4038ee:	d2f8      	bcs.n	4038e2 <two_way_long_needle+0x32>
  4038f0:	9903      	ldr	r1, [sp, #12]
  4038f2:	464a      	mov	r2, r9
  4038f4:	4431      	add	r1, r6
  4038f6:	4630      	mov	r0, r6
  4038f8:	f002 ff12 	bl	406720 <memcmp>
  4038fc:	2800      	cmp	r0, #0
  4038fe:	d16f      	bne.n	4039e0 <two_way_long_needle+0x130>
  403900:	f109 33ff 	add.w	r3, r9, #4294967295
  403904:	9300      	str	r3, [sp, #0]
  403906:	18f3      	adds	r3, r6, r3
  403908:	4682      	mov	sl, r0
  40390a:	9301      	str	r3, [sp, #4]
  40390c:	4623      	mov	r3, r4
  40390e:	4680      	mov	r8, r0
  403910:	4654      	mov	r4, sl
  403912:	4658      	mov	r0, fp
  403914:	469a      	mov	sl, r3
  403916:	eb08 070a 	add.w	r7, r8, sl
  40391a:	1a3a      	subs	r2, r7, r0
  40391c:	2100      	movs	r1, #0
  40391e:	4428      	add	r0, r5
  403920:	f002 feae 	bl	406680 <memchr>
  403924:	2800      	cmp	r0, #0
  403926:	d156      	bne.n	4039d6 <two_way_long_needle+0x126>
  403928:	2f00      	cmp	r7, #0
  40392a:	d054      	beq.n	4039d6 <two_way_long_needle+0x126>
  40392c:	19eb      	adds	r3, r5, r7
  40392e:	aa04      	add	r2, sp, #16
  403930:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  403934:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403938:	b14b      	cbz	r3, 40394e <two_way_long_needle+0x9e>
  40393a:	b124      	cbz	r4, 403946 <two_way_long_needle+0x96>
  40393c:	9a03      	ldr	r2, [sp, #12]
  40393e:	4293      	cmp	r3, r2
  403940:	d201      	bcs.n	403946 <two_way_long_needle+0x96>
  403942:	ebaa 0302 	sub.w	r3, sl, r2
  403946:	4498      	add	r8, r3
  403948:	2400      	movs	r4, #0
  40394a:	4638      	mov	r0, r7
  40394c:	e7e3      	b.n	403916 <two_way_long_needle+0x66>
  40394e:	454c      	cmp	r4, r9
  403950:	4623      	mov	r3, r4
  403952:	f10a 3eff 	add.w	lr, sl, #4294967295
  403956:	bf38      	it	cc
  403958:	464b      	movcc	r3, r9
  40395a:	4573      	cmp	r3, lr
  40395c:	d213      	bcs.n	403986 <two_way_long_needle+0xd6>
  40395e:	eb08 0203 	add.w	r2, r8, r3
  403962:	f816 c003 	ldrb.w	ip, [r6, r3]
  403966:	5ca8      	ldrb	r0, [r5, r2]
  403968:	4584      	cmp	ip, r0
  40396a:	442a      	add	r2, r5
  40396c:	eb06 0103 	add.w	r1, r6, r3
  403970:	d006      	beq.n	403980 <two_way_long_needle+0xd0>
  403972:	e02c      	b.n	4039ce <two_way_long_needle+0x11e>
  403974:	f811 cf01 	ldrb.w	ip, [r1, #1]!
  403978:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  40397c:	4584      	cmp	ip, r0
  40397e:	d126      	bne.n	4039ce <two_way_long_needle+0x11e>
  403980:	3301      	adds	r3, #1
  403982:	4573      	cmp	r3, lr
  403984:	d3f6      	bcc.n	403974 <two_way_long_needle+0xc4>
  403986:	454c      	cmp	r4, r9
  403988:	9900      	ldr	r1, [sp, #0]
  40398a:	f080 8089 	bcs.w	403aa0 <two_way_long_needle+0x1f0>
  40398e:	9b00      	ldr	r3, [sp, #0]
  403990:	eb08 0203 	add.w	r2, r8, r3
  403994:	9b01      	ldr	r3, [sp, #4]
  403996:	5ca8      	ldrb	r0, [r5, r2]
  403998:	781b      	ldrb	r3, [r3, #0]
  40399a:	4298      	cmp	r0, r3
  40399c:	442a      	add	r2, r5
  40399e:	d17f      	bne.n	403aa0 <two_way_long_needle+0x1f0>
  4039a0:	9801      	ldr	r0, [sp, #4]
  4039a2:	f104 3bff 	add.w	fp, r4, #4294967295
  4039a6:	e006      	b.n	4039b6 <two_way_long_needle+0x106>
  4039a8:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  4039ac:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  4039b0:	45f4      	cmp	ip, lr
  4039b2:	d103      	bne.n	4039bc <two_way_long_needle+0x10c>
  4039b4:	4619      	mov	r1, r3
  4039b6:	1e4b      	subs	r3, r1, #1
  4039b8:	459b      	cmp	fp, r3
  4039ba:	d1f5      	bne.n	4039a8 <two_way_long_needle+0xf8>
  4039bc:	3401      	adds	r4, #1
  4039be:	428c      	cmp	r4, r1
  4039c0:	d870      	bhi.n	403aa4 <two_way_long_needle+0x1f4>
  4039c2:	9c03      	ldr	r4, [sp, #12]
  4039c4:	4638      	mov	r0, r7
  4039c6:	44a0      	add	r8, r4
  4039c8:	ebaa 0404 	sub.w	r4, sl, r4
  4039cc:	e7a3      	b.n	403916 <two_way_long_needle+0x66>
  4039ce:	f1c9 0201 	rsb	r2, r9, #1
  4039d2:	4490      	add	r8, r2
  4039d4:	e7b7      	b.n	403946 <two_way_long_needle+0x96>
  4039d6:	2000      	movs	r0, #0
  4039d8:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  4039dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039e0:	eba4 0309 	sub.w	r3, r4, r9
  4039e4:	454b      	cmp	r3, r9
  4039e6:	bf38      	it	cc
  4039e8:	464b      	movcc	r3, r9
  4039ea:	3301      	adds	r3, #1
  4039ec:	f109 38ff 	add.w	r8, r9, #4294967295
  4039f0:	9303      	str	r3, [sp, #12]
  4039f2:	eb06 0308 	add.w	r3, r6, r8
  4039f6:	4658      	mov	r0, fp
  4039f8:	f04f 0a00 	mov.w	sl, #0
  4039fc:	46cb      	mov	fp, r9
  4039fe:	4699      	mov	r9, r3
  403a00:	eb0a 0704 	add.w	r7, sl, r4
  403a04:	1a3a      	subs	r2, r7, r0
  403a06:	2100      	movs	r1, #0
  403a08:	4428      	add	r0, r5
  403a0a:	f002 fe39 	bl	406680 <memchr>
  403a0e:	2800      	cmp	r0, #0
  403a10:	d1e1      	bne.n	4039d6 <two_way_long_needle+0x126>
  403a12:	2f00      	cmp	r7, #0
  403a14:	d0df      	beq.n	4039d6 <two_way_long_needle+0x126>
  403a16:	19eb      	adds	r3, r5, r7
  403a18:	aa04      	add	r2, sp, #16
  403a1a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  403a1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403a22:	bba3      	cbnz	r3, 403a8e <two_way_long_needle+0x1de>
  403a24:	1e61      	subs	r1, r4, #1
  403a26:	458b      	cmp	fp, r1
  403a28:	d215      	bcs.n	403a56 <two_way_long_needle+0x1a6>
  403a2a:	eb0a 020b 	add.w	r2, sl, fp
  403a2e:	f816 300b 	ldrb.w	r3, [r6, fp]
  403a32:	f815 e002 	ldrb.w	lr, [r5, r2]
  403a36:	459e      	cmp	lr, r3
  403a38:	442a      	add	r2, r5
  403a3a:	eb06 000b 	add.w	r0, r6, fp
  403a3e:	465b      	mov	r3, fp
  403a40:	d006      	beq.n	403a50 <two_way_long_needle+0x1a0>
  403a42:	e027      	b.n	403a94 <two_way_long_needle+0x1e4>
  403a44:	f810 cf01 	ldrb.w	ip, [r0, #1]!
  403a48:	f812 ef01 	ldrb.w	lr, [r2, #1]!
  403a4c:	45f4      	cmp	ip, lr
  403a4e:	d121      	bne.n	403a94 <two_way_long_needle+0x1e4>
  403a50:	3301      	adds	r3, #1
  403a52:	428b      	cmp	r3, r1
  403a54:	d3f6      	bcc.n	403a44 <two_way_long_needle+0x194>
  403a56:	f1b8 3fff 	cmp.w	r8, #4294967295
  403a5a:	d011      	beq.n	403a80 <two_way_long_needle+0x1d0>
  403a5c:	eb0a 0208 	add.w	r2, sl, r8
  403a60:	f899 1000 	ldrb.w	r1, [r9]
  403a64:	5cab      	ldrb	r3, [r5, r2]
  403a66:	4299      	cmp	r1, r3
  403a68:	442a      	add	r2, r5
  403a6a:	d10f      	bne.n	403a8c <two_way_long_needle+0x1dc>
  403a6c:	464b      	mov	r3, r9
  403a6e:	e005      	b.n	403a7c <two_way_long_needle+0x1cc>
  403a70:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  403a74:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  403a78:	4288      	cmp	r0, r1
  403a7a:	d107      	bne.n	403a8c <two_way_long_needle+0x1dc>
  403a7c:	42b3      	cmp	r3, r6
  403a7e:	d1f7      	bne.n	403a70 <two_way_long_needle+0x1c0>
  403a80:	eb05 000a 	add.w	r0, r5, sl
  403a84:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  403a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a8c:	9b03      	ldr	r3, [sp, #12]
  403a8e:	449a      	add	sl, r3
  403a90:	4638      	mov	r0, r7
  403a92:	e7b5      	b.n	403a00 <two_way_long_needle+0x150>
  403a94:	f1cb 0201 	rsb	r2, fp, #1
  403a98:	4492      	add	sl, r2
  403a9a:	449a      	add	sl, r3
  403a9c:	4638      	mov	r0, r7
  403a9e:	e7af      	b.n	403a00 <two_way_long_needle+0x150>
  403aa0:	4649      	mov	r1, r9
  403aa2:	e78b      	b.n	4039bc <two_way_long_needle+0x10c>
  403aa4:	eb05 0008 	add.w	r0, r5, r8
  403aa8:	e796      	b.n	4039d8 <two_way_long_needle+0x128>
  403aaa:	bf00      	nop

00403aac <strstr>:
  403aac:	7802      	ldrb	r2, [r0, #0]
  403aae:	2a00      	cmp	r2, #0
  403ab0:	f000 8101 	beq.w	403cb6 <strstr+0x20a>
  403ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403ab8:	f891 8000 	ldrb.w	r8, [r1]
  403abc:	b085      	sub	sp, #20
  403abe:	4644      	mov	r4, r8
  403ac0:	f1b8 0f00 	cmp.w	r8, #0
  403ac4:	d016      	beq.n	403af4 <strstr+0x48>
  403ac6:	4686      	mov	lr, r0
  403ac8:	f101 0c01 	add.w	ip, r1, #1
  403acc:	2701      	movs	r7, #1
  403ace:	e003      	b.n	403ad8 <strstr+0x2c>
  403ad0:	f813 4b01 	ldrb.w	r4, [r3], #1
  403ad4:	b16c      	cbz	r4, 403af2 <strstr+0x46>
  403ad6:	469c      	mov	ip, r3
  403ad8:	42a2      	cmp	r2, r4
  403ada:	bf14      	ite	ne
  403adc:	2700      	movne	r7, #0
  403ade:	f007 0701 	andeq.w	r7, r7, #1
  403ae2:	f81e 2f01 	ldrb.w	r2, [lr, #1]!
  403ae6:	4663      	mov	r3, ip
  403ae8:	2a00      	cmp	r2, #0
  403aea:	d1f1      	bne.n	403ad0 <strstr+0x24>
  403aec:	f89c 3000 	ldrb.w	r3, [ip]
  403af0:	b9fb      	cbnz	r3, 403b32 <strstr+0x86>
  403af2:	b117      	cbz	r7, 403afa <strstr+0x4e>
  403af4:	b005      	add	sp, #20
  403af6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403afa:	460e      	mov	r6, r1
  403afc:	4605      	mov	r5, r0
  403afe:	4641      	mov	r1, r8
  403b00:	3001      	adds	r0, #1
  403b02:	ebac 0406 	sub.w	r4, ip, r6
  403b06:	f003 f9ed 	bl	406ee4 <strchr>
  403b0a:	4607      	mov	r7, r0
  403b0c:	b188      	cbz	r0, 403b32 <strstr+0x86>
  403b0e:	2c01      	cmp	r4, #1
  403b10:	d0f0      	beq.n	403af4 <strstr+0x48>
  403b12:	1928      	adds	r0, r5, r4
  403b14:	4287      	cmp	r7, r0
  403b16:	bf94      	ite	ls
  403b18:	1bc1      	subls	r1, r0, r7
  403b1a:	2101      	movhi	r1, #1
  403b1c:	2c1f      	cmp	r4, #31
  403b1e:	468b      	mov	fp, r1
  403b20:	d90b      	bls.n	403b3a <strstr+0x8e>
  403b22:	4623      	mov	r3, r4
  403b24:	4632      	mov	r2, r6
  403b26:	4638      	mov	r0, r7
  403b28:	f7ff fec2 	bl	4038b0 <two_way_long_needle>
  403b2c:	b005      	add	sp, #20
  403b2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b32:	2000      	movs	r0, #0
  403b34:	b005      	add	sp, #20
  403b36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b3a:	aa03      	add	r2, sp, #12
  403b3c:	4621      	mov	r1, r4
  403b3e:	4630      	mov	r0, r6
  403b40:	f7ff fe5c 	bl	4037fc <critical_factorization>
  403b44:	9903      	ldr	r1, [sp, #12]
  403b46:	4680      	mov	r8, r0
  403b48:	4602      	mov	r2, r0
  403b4a:	4431      	add	r1, r6
  403b4c:	4630      	mov	r0, r6
  403b4e:	f002 fde7 	bl	406720 <memcmp>
  403b52:	2800      	cmp	r0, #0
  403b54:	d157      	bne.n	403c06 <strstr+0x15a>
  403b56:	f108 33ff 	add.w	r3, r8, #4294967295
  403b5a:	9300      	str	r3, [sp, #0]
  403b5c:	18f3      	adds	r3, r6, r3
  403b5e:	4681      	mov	r9, r0
  403b60:	4605      	mov	r5, r0
  403b62:	9301      	str	r3, [sp, #4]
  403b64:	4658      	mov	r0, fp
  403b66:	46b2      	mov	sl, r6
  403b68:	1966      	adds	r6, r4, r5
  403b6a:	1a32      	subs	r2, r6, r0
  403b6c:	2100      	movs	r1, #0
  403b6e:	4438      	add	r0, r7
  403b70:	f002 fd86 	bl	406680 <memchr>
  403b74:	2800      	cmp	r0, #0
  403b76:	d1dc      	bne.n	403b32 <strstr+0x86>
  403b78:	2e00      	cmp	r6, #0
  403b7a:	d0da      	beq.n	403b32 <strstr+0x86>
  403b7c:	45c8      	cmp	r8, r9
  403b7e:	4643      	mov	r3, r8
  403b80:	bf38      	it	cc
  403b82:	464b      	movcc	r3, r9
  403b84:	429c      	cmp	r4, r3
  403b86:	d912      	bls.n	403bae <strstr+0x102>
  403b88:	195a      	adds	r2, r3, r5
  403b8a:	f81a 1003 	ldrb.w	r1, [sl, r3]
  403b8e:	5cb8      	ldrb	r0, [r7, r2]
  403b90:	4281      	cmp	r1, r0
  403b92:	443a      	add	r2, r7
  403b94:	eb0a 0e03 	add.w	lr, sl, r3
  403b98:	d006      	beq.n	403ba8 <strstr+0xfc>
  403b9a:	e02c      	b.n	403bf6 <strstr+0x14a>
  403b9c:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
  403ba0:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  403ba4:	4288      	cmp	r0, r1
  403ba6:	d126      	bne.n	403bf6 <strstr+0x14a>
  403ba8:	3301      	adds	r3, #1
  403baa:	429c      	cmp	r4, r3
  403bac:	d1f6      	bne.n	403b9c <strstr+0xf0>
  403bae:	45c8      	cmp	r8, r9
  403bb0:	9900      	ldr	r1, [sp, #0]
  403bb2:	f240 8083 	bls.w	403cbc <strstr+0x210>
  403bb6:	9b00      	ldr	r3, [sp, #0]
  403bb8:	18ea      	adds	r2, r5, r3
  403bba:	9b01      	ldr	r3, [sp, #4]
  403bbc:	5cb8      	ldrb	r0, [r7, r2]
  403bbe:	781b      	ldrb	r3, [r3, #0]
  403bc0:	4298      	cmp	r0, r3
  403bc2:	443a      	add	r2, r7
  403bc4:	d17a      	bne.n	403cbc <strstr+0x210>
  403bc6:	9801      	ldr	r0, [sp, #4]
  403bc8:	f109 3bff 	add.w	fp, r9, #4294967295
  403bcc:	e006      	b.n	403bdc <strstr+0x130>
  403bce:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  403bd2:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  403bd6:	45f4      	cmp	ip, lr
  403bd8:	d103      	bne.n	403be2 <strstr+0x136>
  403bda:	4619      	mov	r1, r3
  403bdc:	1e4b      	subs	r3, r1, #1
  403bde:	455b      	cmp	r3, fp
  403be0:	d1f5      	bne.n	403bce <strstr+0x122>
  403be2:	f109 0901 	add.w	r9, r9, #1
  403be6:	4589      	cmp	r9, r1
  403be8:	d857      	bhi.n	403c9a <strstr+0x1ee>
  403bea:	9b03      	ldr	r3, [sp, #12]
  403bec:	4630      	mov	r0, r6
  403bee:	441d      	add	r5, r3
  403bf0:	eba4 0903 	sub.w	r9, r4, r3
  403bf4:	e7b8      	b.n	403b68 <strstr+0xbc>
  403bf6:	f1c8 0201 	rsb	r2, r8, #1
  403bfa:	4415      	add	r5, r2
  403bfc:	441d      	add	r5, r3
  403bfe:	f04f 0900 	mov.w	r9, #0
  403c02:	4630      	mov	r0, r6
  403c04:	e7b0      	b.n	403b68 <strstr+0xbc>
  403c06:	eba4 0308 	sub.w	r3, r4, r8
  403c0a:	4543      	cmp	r3, r8
  403c0c:	bf38      	it	cc
  403c0e:	4643      	movcc	r3, r8
  403c10:	3301      	adds	r3, #1
  403c12:	f108 39ff 	add.w	r9, r8, #4294967295
  403c16:	9303      	str	r3, [sp, #12]
  403c18:	eb06 0309 	add.w	r3, r6, r9
  403c1c:	4658      	mov	r0, fp
  403c1e:	2500      	movs	r5, #0
  403c20:	46bb      	mov	fp, r7
  403c22:	469a      	mov	sl, r3
  403c24:	1967      	adds	r7, r4, r5
  403c26:	1a3a      	subs	r2, r7, r0
  403c28:	2100      	movs	r1, #0
  403c2a:	4458      	add	r0, fp
  403c2c:	f002 fd28 	bl	406680 <memchr>
  403c30:	2800      	cmp	r0, #0
  403c32:	f47f af7e 	bne.w	403b32 <strstr+0x86>
  403c36:	2f00      	cmp	r7, #0
  403c38:	f43f af7b 	beq.w	403b32 <strstr+0x86>
  403c3c:	4544      	cmp	r4, r8
  403c3e:	d915      	bls.n	403c6c <strstr+0x1c0>
  403c40:	eb08 0205 	add.w	r2, r8, r5
  403c44:	f816 3008 	ldrb.w	r3, [r6, r8]
  403c48:	f81b 0002 	ldrb.w	r0, [fp, r2]
  403c4c:	4298      	cmp	r0, r3
  403c4e:	445a      	add	r2, fp
  403c50:	eb06 0108 	add.w	r1, r6, r8
  403c54:	4643      	mov	r3, r8
  403c56:	d006      	beq.n	403c66 <strstr+0x1ba>
  403c58:	e023      	b.n	403ca2 <strstr+0x1f6>
  403c5a:	f811 ef01 	ldrb.w	lr, [r1, #1]!
  403c5e:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  403c62:	4586      	cmp	lr, r0
  403c64:	d11d      	bne.n	403ca2 <strstr+0x1f6>
  403c66:	3301      	adds	r3, #1
  403c68:	429c      	cmp	r4, r3
  403c6a:	d1f6      	bne.n	403c5a <strstr+0x1ae>
  403c6c:	f1b9 3fff 	cmp.w	r9, #4294967295
  403c70:	d012      	beq.n	403c98 <strstr+0x1ec>
  403c72:	eb05 0209 	add.w	r2, r5, r9
  403c76:	f89a 3000 	ldrb.w	r3, [sl]
  403c7a:	f81b 1002 	ldrb.w	r1, [fp, r2]
  403c7e:	4299      	cmp	r1, r3
  403c80:	445a      	add	r2, fp
  403c82:	d114      	bne.n	403cae <strstr+0x202>
  403c84:	4653      	mov	r3, sl
  403c86:	e005      	b.n	403c94 <strstr+0x1e8>
  403c88:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  403c8c:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  403c90:	4288      	cmp	r0, r1
  403c92:	d10c      	bne.n	403cae <strstr+0x202>
  403c94:	42b3      	cmp	r3, r6
  403c96:	d1f7      	bne.n	403c88 <strstr+0x1dc>
  403c98:	465f      	mov	r7, fp
  403c9a:	1978      	adds	r0, r7, r5
  403c9c:	b005      	add	sp, #20
  403c9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ca2:	f1c8 0201 	rsb	r2, r8, #1
  403ca6:	4415      	add	r5, r2
  403ca8:	441d      	add	r5, r3
  403caa:	4638      	mov	r0, r7
  403cac:	e7ba      	b.n	403c24 <strstr+0x178>
  403cae:	9b03      	ldr	r3, [sp, #12]
  403cb0:	4638      	mov	r0, r7
  403cb2:	441d      	add	r5, r3
  403cb4:	e7b6      	b.n	403c24 <strstr+0x178>
  403cb6:	780b      	ldrb	r3, [r1, #0]
  403cb8:	b913      	cbnz	r3, 403cc0 <strstr+0x214>
  403cba:	4770      	bx	lr
  403cbc:	4641      	mov	r1, r8
  403cbe:	e790      	b.n	403be2 <strstr+0x136>
  403cc0:	2000      	movs	r0, #0
  403cc2:	4770      	bx	lr

00403cc4 <_svfprintf_r>:
  403cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403cc8:	b0c3      	sub	sp, #268	; 0x10c
  403cca:	460c      	mov	r4, r1
  403ccc:	910b      	str	r1, [sp, #44]	; 0x2c
  403cce:	4692      	mov	sl, r2
  403cd0:	930f      	str	r3, [sp, #60]	; 0x3c
  403cd2:	900c      	str	r0, [sp, #48]	; 0x30
  403cd4:	f002 fa0c 	bl	4060f0 <_localeconv_r>
  403cd8:	6803      	ldr	r3, [r0, #0]
  403cda:	931a      	str	r3, [sp, #104]	; 0x68
  403cdc:	4618      	mov	r0, r3
  403cde:	f003 f98f 	bl	407000 <strlen>
  403ce2:	89a3      	ldrh	r3, [r4, #12]
  403ce4:	9019      	str	r0, [sp, #100]	; 0x64
  403ce6:	0619      	lsls	r1, r3, #24
  403ce8:	d503      	bpl.n	403cf2 <_svfprintf_r+0x2e>
  403cea:	6923      	ldr	r3, [r4, #16]
  403cec:	2b00      	cmp	r3, #0
  403cee:	f001 8003 	beq.w	404cf8 <_svfprintf_r+0x1034>
  403cf2:	2300      	movs	r3, #0
  403cf4:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  403cf8:	9313      	str	r3, [sp, #76]	; 0x4c
  403cfa:	9315      	str	r3, [sp, #84]	; 0x54
  403cfc:	9314      	str	r3, [sp, #80]	; 0x50
  403cfe:	9327      	str	r3, [sp, #156]	; 0x9c
  403d00:	9326      	str	r3, [sp, #152]	; 0x98
  403d02:	9318      	str	r3, [sp, #96]	; 0x60
  403d04:	931b      	str	r3, [sp, #108]	; 0x6c
  403d06:	9309      	str	r3, [sp, #36]	; 0x24
  403d08:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  403d0c:	46c8      	mov	r8, r9
  403d0e:	9316      	str	r3, [sp, #88]	; 0x58
  403d10:	9317      	str	r3, [sp, #92]	; 0x5c
  403d12:	f89a 3000 	ldrb.w	r3, [sl]
  403d16:	4654      	mov	r4, sl
  403d18:	b1e3      	cbz	r3, 403d54 <_svfprintf_r+0x90>
  403d1a:	2b25      	cmp	r3, #37	; 0x25
  403d1c:	d102      	bne.n	403d24 <_svfprintf_r+0x60>
  403d1e:	e019      	b.n	403d54 <_svfprintf_r+0x90>
  403d20:	2b25      	cmp	r3, #37	; 0x25
  403d22:	d003      	beq.n	403d2c <_svfprintf_r+0x68>
  403d24:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403d28:	2b00      	cmp	r3, #0
  403d2a:	d1f9      	bne.n	403d20 <_svfprintf_r+0x5c>
  403d2c:	eba4 050a 	sub.w	r5, r4, sl
  403d30:	b185      	cbz	r5, 403d54 <_svfprintf_r+0x90>
  403d32:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d34:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403d36:	f8c8 a000 	str.w	sl, [r8]
  403d3a:	3301      	adds	r3, #1
  403d3c:	442a      	add	r2, r5
  403d3e:	2b07      	cmp	r3, #7
  403d40:	f8c8 5004 	str.w	r5, [r8, #4]
  403d44:	9227      	str	r2, [sp, #156]	; 0x9c
  403d46:	9326      	str	r3, [sp, #152]	; 0x98
  403d48:	dc7f      	bgt.n	403e4a <_svfprintf_r+0x186>
  403d4a:	f108 0808 	add.w	r8, r8, #8
  403d4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403d50:	442b      	add	r3, r5
  403d52:	9309      	str	r3, [sp, #36]	; 0x24
  403d54:	7823      	ldrb	r3, [r4, #0]
  403d56:	2b00      	cmp	r3, #0
  403d58:	d07f      	beq.n	403e5a <_svfprintf_r+0x196>
  403d5a:	2300      	movs	r3, #0
  403d5c:	461a      	mov	r2, r3
  403d5e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403d62:	4619      	mov	r1, r3
  403d64:	930d      	str	r3, [sp, #52]	; 0x34
  403d66:	469b      	mov	fp, r3
  403d68:	f04f 30ff 	mov.w	r0, #4294967295
  403d6c:	7863      	ldrb	r3, [r4, #1]
  403d6e:	900a      	str	r0, [sp, #40]	; 0x28
  403d70:	f104 0a01 	add.w	sl, r4, #1
  403d74:	f10a 0a01 	add.w	sl, sl, #1
  403d78:	f1a3 0020 	sub.w	r0, r3, #32
  403d7c:	2858      	cmp	r0, #88	; 0x58
  403d7e:	f200 83c1 	bhi.w	404504 <_svfprintf_r+0x840>
  403d82:	e8df f010 	tbh	[pc, r0, lsl #1]
  403d86:	0238      	.short	0x0238
  403d88:	03bf03bf 	.word	0x03bf03bf
  403d8c:	03bf0240 	.word	0x03bf0240
  403d90:	03bf03bf 	.word	0x03bf03bf
  403d94:	03bf03bf 	.word	0x03bf03bf
  403d98:	024503bf 	.word	0x024503bf
  403d9c:	03bf0203 	.word	0x03bf0203
  403da0:	026b005d 	.word	0x026b005d
  403da4:	028603bf 	.word	0x028603bf
  403da8:	039d039d 	.word	0x039d039d
  403dac:	039d039d 	.word	0x039d039d
  403db0:	039d039d 	.word	0x039d039d
  403db4:	039d039d 	.word	0x039d039d
  403db8:	03bf039d 	.word	0x03bf039d
  403dbc:	03bf03bf 	.word	0x03bf03bf
  403dc0:	03bf03bf 	.word	0x03bf03bf
  403dc4:	03bf03bf 	.word	0x03bf03bf
  403dc8:	03bf03bf 	.word	0x03bf03bf
  403dcc:	033703bf 	.word	0x033703bf
  403dd0:	03bf0357 	.word	0x03bf0357
  403dd4:	03bf0357 	.word	0x03bf0357
  403dd8:	03bf03bf 	.word	0x03bf03bf
  403ddc:	039803bf 	.word	0x039803bf
  403de0:	03bf03bf 	.word	0x03bf03bf
  403de4:	03bf03ad 	.word	0x03bf03ad
  403de8:	03bf03bf 	.word	0x03bf03bf
  403dec:	03bf03bf 	.word	0x03bf03bf
  403df0:	03bf0259 	.word	0x03bf0259
  403df4:	031e03bf 	.word	0x031e03bf
  403df8:	03bf03bf 	.word	0x03bf03bf
  403dfc:	03bf03bf 	.word	0x03bf03bf
  403e00:	03bf03bf 	.word	0x03bf03bf
  403e04:	03bf03bf 	.word	0x03bf03bf
  403e08:	03bf03bf 	.word	0x03bf03bf
  403e0c:	02db02c6 	.word	0x02db02c6
  403e10:	03570357 	.word	0x03570357
  403e14:	028b0357 	.word	0x028b0357
  403e18:	03bf02db 	.word	0x03bf02db
  403e1c:	029003bf 	.word	0x029003bf
  403e20:	029d03bf 	.word	0x029d03bf
  403e24:	02b401cc 	.word	0x02b401cc
  403e28:	03bf0208 	.word	0x03bf0208
  403e2c:	03bf01e1 	.word	0x03bf01e1
  403e30:	03bf007e 	.word	0x03bf007e
  403e34:	020d03bf 	.word	0x020d03bf
  403e38:	980d      	ldr	r0, [sp, #52]	; 0x34
  403e3a:	930f      	str	r3, [sp, #60]	; 0x3c
  403e3c:	4240      	negs	r0, r0
  403e3e:	900d      	str	r0, [sp, #52]	; 0x34
  403e40:	f04b 0b04 	orr.w	fp, fp, #4
  403e44:	f89a 3000 	ldrb.w	r3, [sl]
  403e48:	e794      	b.n	403d74 <_svfprintf_r+0xb0>
  403e4a:	aa25      	add	r2, sp, #148	; 0x94
  403e4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e4e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e50:	f003 f944 	bl	4070dc <__ssprint_r>
  403e54:	b940      	cbnz	r0, 403e68 <_svfprintf_r+0x1a4>
  403e56:	46c8      	mov	r8, r9
  403e58:	e779      	b.n	403d4e <_svfprintf_r+0x8a>
  403e5a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403e5c:	b123      	cbz	r3, 403e68 <_svfprintf_r+0x1a4>
  403e5e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e60:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e62:	aa25      	add	r2, sp, #148	; 0x94
  403e64:	f003 f93a 	bl	4070dc <__ssprint_r>
  403e68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403e6a:	899b      	ldrh	r3, [r3, #12]
  403e6c:	f013 0f40 	tst.w	r3, #64	; 0x40
  403e70:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403e72:	bf18      	it	ne
  403e74:	f04f 33ff 	movne.w	r3, #4294967295
  403e78:	9309      	str	r3, [sp, #36]	; 0x24
  403e7a:	9809      	ldr	r0, [sp, #36]	; 0x24
  403e7c:	b043      	add	sp, #268	; 0x10c
  403e7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e82:	f01b 0f20 	tst.w	fp, #32
  403e86:	9311      	str	r3, [sp, #68]	; 0x44
  403e88:	f040 81dd 	bne.w	404246 <_svfprintf_r+0x582>
  403e8c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403e8e:	f01b 0f10 	tst.w	fp, #16
  403e92:	4613      	mov	r3, r2
  403e94:	f040 856e 	bne.w	404974 <_svfprintf_r+0xcb0>
  403e98:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403e9c:	f000 856a 	beq.w	404974 <_svfprintf_r+0xcb0>
  403ea0:	8814      	ldrh	r4, [r2, #0]
  403ea2:	3204      	adds	r2, #4
  403ea4:	2500      	movs	r5, #0
  403ea6:	2301      	movs	r3, #1
  403ea8:	920f      	str	r2, [sp, #60]	; 0x3c
  403eaa:	2700      	movs	r7, #0
  403eac:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403eb0:	990a      	ldr	r1, [sp, #40]	; 0x28
  403eb2:	1c4a      	adds	r2, r1, #1
  403eb4:	f000 8265 	beq.w	404382 <_svfprintf_r+0x6be>
  403eb8:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  403ebc:	9207      	str	r2, [sp, #28]
  403ebe:	ea54 0205 	orrs.w	r2, r4, r5
  403ec2:	f040 8264 	bne.w	40438e <_svfprintf_r+0x6ca>
  403ec6:	2900      	cmp	r1, #0
  403ec8:	f040 843c 	bne.w	404744 <_svfprintf_r+0xa80>
  403ecc:	2b00      	cmp	r3, #0
  403ece:	f040 84d7 	bne.w	404880 <_svfprintf_r+0xbbc>
  403ed2:	f01b 0301 	ands.w	r3, fp, #1
  403ed6:	930e      	str	r3, [sp, #56]	; 0x38
  403ed8:	f000 8604 	beq.w	404ae4 <_svfprintf_r+0xe20>
  403edc:	ae42      	add	r6, sp, #264	; 0x108
  403ede:	2330      	movs	r3, #48	; 0x30
  403ee0:	f806 3d41 	strb.w	r3, [r6, #-65]!
  403ee4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ee6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403ee8:	4293      	cmp	r3, r2
  403eea:	bfb8      	it	lt
  403eec:	4613      	movlt	r3, r2
  403eee:	9308      	str	r3, [sp, #32]
  403ef0:	2300      	movs	r3, #0
  403ef2:	9312      	str	r3, [sp, #72]	; 0x48
  403ef4:	b117      	cbz	r7, 403efc <_svfprintf_r+0x238>
  403ef6:	9b08      	ldr	r3, [sp, #32]
  403ef8:	3301      	adds	r3, #1
  403efa:	9308      	str	r3, [sp, #32]
  403efc:	9b07      	ldr	r3, [sp, #28]
  403efe:	f013 0302 	ands.w	r3, r3, #2
  403f02:	9310      	str	r3, [sp, #64]	; 0x40
  403f04:	d002      	beq.n	403f0c <_svfprintf_r+0x248>
  403f06:	9b08      	ldr	r3, [sp, #32]
  403f08:	3302      	adds	r3, #2
  403f0a:	9308      	str	r3, [sp, #32]
  403f0c:	9b07      	ldr	r3, [sp, #28]
  403f0e:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  403f12:	f040 830e 	bne.w	404532 <_svfprintf_r+0x86e>
  403f16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403f18:	9a08      	ldr	r2, [sp, #32]
  403f1a:	eba3 0b02 	sub.w	fp, r3, r2
  403f1e:	f1bb 0f00 	cmp.w	fp, #0
  403f22:	f340 8306 	ble.w	404532 <_svfprintf_r+0x86e>
  403f26:	f1bb 0f10 	cmp.w	fp, #16
  403f2a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403f2c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403f2e:	dd29      	ble.n	403f84 <_svfprintf_r+0x2c0>
  403f30:	4643      	mov	r3, r8
  403f32:	4621      	mov	r1, r4
  403f34:	46a8      	mov	r8, r5
  403f36:	2710      	movs	r7, #16
  403f38:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403f3a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403f3c:	e006      	b.n	403f4c <_svfprintf_r+0x288>
  403f3e:	f1ab 0b10 	sub.w	fp, fp, #16
  403f42:	f1bb 0f10 	cmp.w	fp, #16
  403f46:	f103 0308 	add.w	r3, r3, #8
  403f4a:	dd18      	ble.n	403f7e <_svfprintf_r+0x2ba>
  403f4c:	3201      	adds	r2, #1
  403f4e:	48b7      	ldr	r0, [pc, #732]	; (40422c <_svfprintf_r+0x568>)
  403f50:	9226      	str	r2, [sp, #152]	; 0x98
  403f52:	3110      	adds	r1, #16
  403f54:	2a07      	cmp	r2, #7
  403f56:	9127      	str	r1, [sp, #156]	; 0x9c
  403f58:	e883 0081 	stmia.w	r3, {r0, r7}
  403f5c:	ddef      	ble.n	403f3e <_svfprintf_r+0x27a>
  403f5e:	aa25      	add	r2, sp, #148	; 0x94
  403f60:	4629      	mov	r1, r5
  403f62:	4620      	mov	r0, r4
  403f64:	f003 f8ba 	bl	4070dc <__ssprint_r>
  403f68:	2800      	cmp	r0, #0
  403f6a:	f47f af7d 	bne.w	403e68 <_svfprintf_r+0x1a4>
  403f6e:	f1ab 0b10 	sub.w	fp, fp, #16
  403f72:	f1bb 0f10 	cmp.w	fp, #16
  403f76:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403f78:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403f7a:	464b      	mov	r3, r9
  403f7c:	dce6      	bgt.n	403f4c <_svfprintf_r+0x288>
  403f7e:	4645      	mov	r5, r8
  403f80:	460c      	mov	r4, r1
  403f82:	4698      	mov	r8, r3
  403f84:	3201      	adds	r2, #1
  403f86:	4ba9      	ldr	r3, [pc, #676]	; (40422c <_svfprintf_r+0x568>)
  403f88:	9226      	str	r2, [sp, #152]	; 0x98
  403f8a:	445c      	add	r4, fp
  403f8c:	2a07      	cmp	r2, #7
  403f8e:	9427      	str	r4, [sp, #156]	; 0x9c
  403f90:	e888 0808 	stmia.w	r8, {r3, fp}
  403f94:	f300 8498 	bgt.w	4048c8 <_svfprintf_r+0xc04>
  403f98:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403f9c:	f108 0808 	add.w	r8, r8, #8
  403fa0:	b177      	cbz	r7, 403fc0 <_svfprintf_r+0x2fc>
  403fa2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403fa4:	3301      	adds	r3, #1
  403fa6:	3401      	adds	r4, #1
  403fa8:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  403fac:	2201      	movs	r2, #1
  403fae:	2b07      	cmp	r3, #7
  403fb0:	9427      	str	r4, [sp, #156]	; 0x9c
  403fb2:	9326      	str	r3, [sp, #152]	; 0x98
  403fb4:	e888 0006 	stmia.w	r8, {r1, r2}
  403fb8:	f300 83db 	bgt.w	404772 <_svfprintf_r+0xaae>
  403fbc:	f108 0808 	add.w	r8, r8, #8
  403fc0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403fc2:	b16b      	cbz	r3, 403fe0 <_svfprintf_r+0x31c>
  403fc4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403fc6:	3301      	adds	r3, #1
  403fc8:	3402      	adds	r4, #2
  403fca:	a91e      	add	r1, sp, #120	; 0x78
  403fcc:	2202      	movs	r2, #2
  403fce:	2b07      	cmp	r3, #7
  403fd0:	9427      	str	r4, [sp, #156]	; 0x9c
  403fd2:	9326      	str	r3, [sp, #152]	; 0x98
  403fd4:	e888 0006 	stmia.w	r8, {r1, r2}
  403fd8:	f300 83d6 	bgt.w	404788 <_svfprintf_r+0xac4>
  403fdc:	f108 0808 	add.w	r8, r8, #8
  403fe0:	2d80      	cmp	r5, #128	; 0x80
  403fe2:	f000 8315 	beq.w	404610 <_svfprintf_r+0x94c>
  403fe6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403fe8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403fea:	1a9f      	subs	r7, r3, r2
  403fec:	2f00      	cmp	r7, #0
  403fee:	dd36      	ble.n	40405e <_svfprintf_r+0x39a>
  403ff0:	2f10      	cmp	r7, #16
  403ff2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403ff4:	4d8e      	ldr	r5, [pc, #568]	; (404230 <_svfprintf_r+0x56c>)
  403ff6:	dd27      	ble.n	404048 <_svfprintf_r+0x384>
  403ff8:	4642      	mov	r2, r8
  403ffa:	4621      	mov	r1, r4
  403ffc:	46b0      	mov	r8, r6
  403ffe:	f04f 0b10 	mov.w	fp, #16
  404002:	462e      	mov	r6, r5
  404004:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404006:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404008:	e004      	b.n	404014 <_svfprintf_r+0x350>
  40400a:	3f10      	subs	r7, #16
  40400c:	2f10      	cmp	r7, #16
  40400e:	f102 0208 	add.w	r2, r2, #8
  404012:	dd15      	ble.n	404040 <_svfprintf_r+0x37c>
  404014:	3301      	adds	r3, #1
  404016:	3110      	adds	r1, #16
  404018:	2b07      	cmp	r3, #7
  40401a:	9127      	str	r1, [sp, #156]	; 0x9c
  40401c:	9326      	str	r3, [sp, #152]	; 0x98
  40401e:	e882 0840 	stmia.w	r2, {r6, fp}
  404022:	ddf2      	ble.n	40400a <_svfprintf_r+0x346>
  404024:	aa25      	add	r2, sp, #148	; 0x94
  404026:	4629      	mov	r1, r5
  404028:	4620      	mov	r0, r4
  40402a:	f003 f857 	bl	4070dc <__ssprint_r>
  40402e:	2800      	cmp	r0, #0
  404030:	f47f af1a 	bne.w	403e68 <_svfprintf_r+0x1a4>
  404034:	3f10      	subs	r7, #16
  404036:	2f10      	cmp	r7, #16
  404038:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40403a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40403c:	464a      	mov	r2, r9
  40403e:	dce9      	bgt.n	404014 <_svfprintf_r+0x350>
  404040:	4635      	mov	r5, r6
  404042:	460c      	mov	r4, r1
  404044:	4646      	mov	r6, r8
  404046:	4690      	mov	r8, r2
  404048:	3301      	adds	r3, #1
  40404a:	443c      	add	r4, r7
  40404c:	2b07      	cmp	r3, #7
  40404e:	9427      	str	r4, [sp, #156]	; 0x9c
  404050:	9326      	str	r3, [sp, #152]	; 0x98
  404052:	e888 00a0 	stmia.w	r8, {r5, r7}
  404056:	f300 8381 	bgt.w	40475c <_svfprintf_r+0xa98>
  40405a:	f108 0808 	add.w	r8, r8, #8
  40405e:	9b07      	ldr	r3, [sp, #28]
  404060:	05df      	lsls	r7, r3, #23
  404062:	f100 8268 	bmi.w	404536 <_svfprintf_r+0x872>
  404066:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404068:	990e      	ldr	r1, [sp, #56]	; 0x38
  40406a:	f8c8 6000 	str.w	r6, [r8]
  40406e:	3301      	adds	r3, #1
  404070:	440c      	add	r4, r1
  404072:	2b07      	cmp	r3, #7
  404074:	9427      	str	r4, [sp, #156]	; 0x9c
  404076:	f8c8 1004 	str.w	r1, [r8, #4]
  40407a:	9326      	str	r3, [sp, #152]	; 0x98
  40407c:	f300 834d 	bgt.w	40471a <_svfprintf_r+0xa56>
  404080:	f108 0808 	add.w	r8, r8, #8
  404084:	9b07      	ldr	r3, [sp, #28]
  404086:	075b      	lsls	r3, r3, #29
  404088:	d53a      	bpl.n	404100 <_svfprintf_r+0x43c>
  40408a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40408c:	9a08      	ldr	r2, [sp, #32]
  40408e:	1a9d      	subs	r5, r3, r2
  404090:	2d00      	cmp	r5, #0
  404092:	dd35      	ble.n	404100 <_svfprintf_r+0x43c>
  404094:	2d10      	cmp	r5, #16
  404096:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404098:	dd20      	ble.n	4040dc <_svfprintf_r+0x418>
  40409a:	2610      	movs	r6, #16
  40409c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40409e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4040a2:	e004      	b.n	4040ae <_svfprintf_r+0x3ea>
  4040a4:	3d10      	subs	r5, #16
  4040a6:	2d10      	cmp	r5, #16
  4040a8:	f108 0808 	add.w	r8, r8, #8
  4040ac:	dd16      	ble.n	4040dc <_svfprintf_r+0x418>
  4040ae:	3301      	adds	r3, #1
  4040b0:	4a5e      	ldr	r2, [pc, #376]	; (40422c <_svfprintf_r+0x568>)
  4040b2:	9326      	str	r3, [sp, #152]	; 0x98
  4040b4:	3410      	adds	r4, #16
  4040b6:	2b07      	cmp	r3, #7
  4040b8:	9427      	str	r4, [sp, #156]	; 0x9c
  4040ba:	e888 0044 	stmia.w	r8, {r2, r6}
  4040be:	ddf1      	ble.n	4040a4 <_svfprintf_r+0x3e0>
  4040c0:	aa25      	add	r2, sp, #148	; 0x94
  4040c2:	4659      	mov	r1, fp
  4040c4:	4638      	mov	r0, r7
  4040c6:	f003 f809 	bl	4070dc <__ssprint_r>
  4040ca:	2800      	cmp	r0, #0
  4040cc:	f47f aecc 	bne.w	403e68 <_svfprintf_r+0x1a4>
  4040d0:	3d10      	subs	r5, #16
  4040d2:	2d10      	cmp	r5, #16
  4040d4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4040d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4040d8:	46c8      	mov	r8, r9
  4040da:	dce8      	bgt.n	4040ae <_svfprintf_r+0x3ea>
  4040dc:	3301      	adds	r3, #1
  4040de:	4a53      	ldr	r2, [pc, #332]	; (40422c <_svfprintf_r+0x568>)
  4040e0:	9326      	str	r3, [sp, #152]	; 0x98
  4040e2:	442c      	add	r4, r5
  4040e4:	2b07      	cmp	r3, #7
  4040e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4040e8:	e888 0024 	stmia.w	r8, {r2, r5}
  4040ec:	dd08      	ble.n	404100 <_svfprintf_r+0x43c>
  4040ee:	aa25      	add	r2, sp, #148	; 0x94
  4040f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4040f2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4040f4:	f002 fff2 	bl	4070dc <__ssprint_r>
  4040f8:	2800      	cmp	r0, #0
  4040fa:	f47f aeb5 	bne.w	403e68 <_svfprintf_r+0x1a4>
  4040fe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404100:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404102:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404104:	9908      	ldr	r1, [sp, #32]
  404106:	428a      	cmp	r2, r1
  404108:	bfac      	ite	ge
  40410a:	189b      	addge	r3, r3, r2
  40410c:	185b      	addlt	r3, r3, r1
  40410e:	9309      	str	r3, [sp, #36]	; 0x24
  404110:	2c00      	cmp	r4, #0
  404112:	f040 830d 	bne.w	404730 <_svfprintf_r+0xa6c>
  404116:	2300      	movs	r3, #0
  404118:	9326      	str	r3, [sp, #152]	; 0x98
  40411a:	46c8      	mov	r8, r9
  40411c:	e5f9      	b.n	403d12 <_svfprintf_r+0x4e>
  40411e:	9311      	str	r3, [sp, #68]	; 0x44
  404120:	f01b 0320 	ands.w	r3, fp, #32
  404124:	f040 81e3 	bne.w	4044ee <_svfprintf_r+0x82a>
  404128:	f01b 0210 	ands.w	r2, fp, #16
  40412c:	f040 842e 	bne.w	40498c <_svfprintf_r+0xcc8>
  404130:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  404134:	f000 842a 	beq.w	40498c <_svfprintf_r+0xcc8>
  404138:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40413a:	4613      	mov	r3, r2
  40413c:	460a      	mov	r2, r1
  40413e:	3204      	adds	r2, #4
  404140:	880c      	ldrh	r4, [r1, #0]
  404142:	920f      	str	r2, [sp, #60]	; 0x3c
  404144:	2500      	movs	r5, #0
  404146:	e6b0      	b.n	403eaa <_svfprintf_r+0x1e6>
  404148:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40414a:	9311      	str	r3, [sp, #68]	; 0x44
  40414c:	6816      	ldr	r6, [r2, #0]
  40414e:	2400      	movs	r4, #0
  404150:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  404154:	1d15      	adds	r5, r2, #4
  404156:	2e00      	cmp	r6, #0
  404158:	f000 86a7 	beq.w	404eaa <_svfprintf_r+0x11e6>
  40415c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40415e:	1c53      	adds	r3, r2, #1
  404160:	f000 8609 	beq.w	404d76 <_svfprintf_r+0x10b2>
  404164:	4621      	mov	r1, r4
  404166:	4630      	mov	r0, r6
  404168:	f002 fa8a 	bl	406680 <memchr>
  40416c:	2800      	cmp	r0, #0
  40416e:	f000 86e1 	beq.w	404f34 <_svfprintf_r+0x1270>
  404172:	1b83      	subs	r3, r0, r6
  404174:	930e      	str	r3, [sp, #56]	; 0x38
  404176:	940a      	str	r4, [sp, #40]	; 0x28
  404178:	950f      	str	r5, [sp, #60]	; 0x3c
  40417a:	f8cd b01c 	str.w	fp, [sp, #28]
  40417e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404182:	9308      	str	r3, [sp, #32]
  404184:	9412      	str	r4, [sp, #72]	; 0x48
  404186:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40418a:	e6b3      	b.n	403ef4 <_svfprintf_r+0x230>
  40418c:	f89a 3000 	ldrb.w	r3, [sl]
  404190:	2201      	movs	r2, #1
  404192:	212b      	movs	r1, #43	; 0x2b
  404194:	e5ee      	b.n	403d74 <_svfprintf_r+0xb0>
  404196:	f04b 0b20 	orr.w	fp, fp, #32
  40419a:	f89a 3000 	ldrb.w	r3, [sl]
  40419e:	e5e9      	b.n	403d74 <_svfprintf_r+0xb0>
  4041a0:	9311      	str	r3, [sp, #68]	; 0x44
  4041a2:	2a00      	cmp	r2, #0
  4041a4:	f040 8795 	bne.w	4050d2 <_svfprintf_r+0x140e>
  4041a8:	4b22      	ldr	r3, [pc, #136]	; (404234 <_svfprintf_r+0x570>)
  4041aa:	9318      	str	r3, [sp, #96]	; 0x60
  4041ac:	f01b 0f20 	tst.w	fp, #32
  4041b0:	f040 8111 	bne.w	4043d6 <_svfprintf_r+0x712>
  4041b4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4041b6:	f01b 0f10 	tst.w	fp, #16
  4041ba:	4613      	mov	r3, r2
  4041bc:	f040 83e1 	bne.w	404982 <_svfprintf_r+0xcbe>
  4041c0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4041c4:	f000 83dd 	beq.w	404982 <_svfprintf_r+0xcbe>
  4041c8:	3304      	adds	r3, #4
  4041ca:	8814      	ldrh	r4, [r2, #0]
  4041cc:	930f      	str	r3, [sp, #60]	; 0x3c
  4041ce:	2500      	movs	r5, #0
  4041d0:	f01b 0f01 	tst.w	fp, #1
  4041d4:	f000 810c 	beq.w	4043f0 <_svfprintf_r+0x72c>
  4041d8:	ea54 0305 	orrs.w	r3, r4, r5
  4041dc:	f000 8108 	beq.w	4043f0 <_svfprintf_r+0x72c>
  4041e0:	2330      	movs	r3, #48	; 0x30
  4041e2:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4041e6:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  4041ea:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  4041ee:	f04b 0b02 	orr.w	fp, fp, #2
  4041f2:	2302      	movs	r3, #2
  4041f4:	e659      	b.n	403eaa <_svfprintf_r+0x1e6>
  4041f6:	f89a 3000 	ldrb.w	r3, [sl]
  4041fa:	2900      	cmp	r1, #0
  4041fc:	f47f adba 	bne.w	403d74 <_svfprintf_r+0xb0>
  404200:	2201      	movs	r2, #1
  404202:	2120      	movs	r1, #32
  404204:	e5b6      	b.n	403d74 <_svfprintf_r+0xb0>
  404206:	f04b 0b01 	orr.w	fp, fp, #1
  40420a:	f89a 3000 	ldrb.w	r3, [sl]
  40420e:	e5b1      	b.n	403d74 <_svfprintf_r+0xb0>
  404210:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  404212:	6823      	ldr	r3, [r4, #0]
  404214:	930d      	str	r3, [sp, #52]	; 0x34
  404216:	4618      	mov	r0, r3
  404218:	2800      	cmp	r0, #0
  40421a:	4623      	mov	r3, r4
  40421c:	f103 0304 	add.w	r3, r3, #4
  404220:	f6ff ae0a 	blt.w	403e38 <_svfprintf_r+0x174>
  404224:	930f      	str	r3, [sp, #60]	; 0x3c
  404226:	f89a 3000 	ldrb.w	r3, [sl]
  40422a:	e5a3      	b.n	403d74 <_svfprintf_r+0xb0>
  40422c:	00408ffc 	.word	0x00408ffc
  404230:	0040900c 	.word	0x0040900c
  404234:	00408fdc 	.word	0x00408fdc
  404238:	f04b 0b10 	orr.w	fp, fp, #16
  40423c:	f01b 0f20 	tst.w	fp, #32
  404240:	9311      	str	r3, [sp, #68]	; 0x44
  404242:	f43f ae23 	beq.w	403e8c <_svfprintf_r+0x1c8>
  404246:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404248:	3507      	adds	r5, #7
  40424a:	f025 0307 	bic.w	r3, r5, #7
  40424e:	f103 0208 	add.w	r2, r3, #8
  404252:	e9d3 4500 	ldrd	r4, r5, [r3]
  404256:	920f      	str	r2, [sp, #60]	; 0x3c
  404258:	2301      	movs	r3, #1
  40425a:	e626      	b.n	403eaa <_svfprintf_r+0x1e6>
  40425c:	f89a 3000 	ldrb.w	r3, [sl]
  404260:	2b2a      	cmp	r3, #42	; 0x2a
  404262:	f10a 0401 	add.w	r4, sl, #1
  404266:	f000 8727 	beq.w	4050b8 <_svfprintf_r+0x13f4>
  40426a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40426e:	2809      	cmp	r0, #9
  404270:	46a2      	mov	sl, r4
  404272:	f200 86ad 	bhi.w	404fd0 <_svfprintf_r+0x130c>
  404276:	2300      	movs	r3, #0
  404278:	461c      	mov	r4, r3
  40427a:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40427e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404282:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  404286:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40428a:	2809      	cmp	r0, #9
  40428c:	d9f5      	bls.n	40427a <_svfprintf_r+0x5b6>
  40428e:	940a      	str	r4, [sp, #40]	; 0x28
  404290:	e572      	b.n	403d78 <_svfprintf_r+0xb4>
  404292:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  404296:	f89a 3000 	ldrb.w	r3, [sl]
  40429a:	e56b      	b.n	403d74 <_svfprintf_r+0xb0>
  40429c:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4042a0:	f89a 3000 	ldrb.w	r3, [sl]
  4042a4:	e566      	b.n	403d74 <_svfprintf_r+0xb0>
  4042a6:	f89a 3000 	ldrb.w	r3, [sl]
  4042aa:	2b6c      	cmp	r3, #108	; 0x6c
  4042ac:	bf03      	ittte	eq
  4042ae:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  4042b2:	f04b 0b20 	orreq.w	fp, fp, #32
  4042b6:	f10a 0a01 	addeq.w	sl, sl, #1
  4042ba:	f04b 0b10 	orrne.w	fp, fp, #16
  4042be:	e559      	b.n	403d74 <_svfprintf_r+0xb0>
  4042c0:	2a00      	cmp	r2, #0
  4042c2:	f040 8711 	bne.w	4050e8 <_svfprintf_r+0x1424>
  4042c6:	f01b 0f20 	tst.w	fp, #32
  4042ca:	f040 84f9 	bne.w	404cc0 <_svfprintf_r+0xffc>
  4042ce:	f01b 0f10 	tst.w	fp, #16
  4042d2:	f040 84ac 	bne.w	404c2e <_svfprintf_r+0xf6a>
  4042d6:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4042da:	f000 84a8 	beq.w	404c2e <_svfprintf_r+0xf6a>
  4042de:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4042e0:	6813      	ldr	r3, [r2, #0]
  4042e2:	3204      	adds	r2, #4
  4042e4:	920f      	str	r2, [sp, #60]	; 0x3c
  4042e6:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  4042ea:	801a      	strh	r2, [r3, #0]
  4042ec:	e511      	b.n	403d12 <_svfprintf_r+0x4e>
  4042ee:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4042f0:	4bb3      	ldr	r3, [pc, #716]	; (4045c0 <_svfprintf_r+0x8fc>)
  4042f2:	680c      	ldr	r4, [r1, #0]
  4042f4:	9318      	str	r3, [sp, #96]	; 0x60
  4042f6:	2230      	movs	r2, #48	; 0x30
  4042f8:	2378      	movs	r3, #120	; 0x78
  4042fa:	3104      	adds	r1, #4
  4042fc:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  404300:	9311      	str	r3, [sp, #68]	; 0x44
  404302:	f04b 0b02 	orr.w	fp, fp, #2
  404306:	910f      	str	r1, [sp, #60]	; 0x3c
  404308:	2500      	movs	r5, #0
  40430a:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  40430e:	2302      	movs	r3, #2
  404310:	e5cb      	b.n	403eaa <_svfprintf_r+0x1e6>
  404312:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404314:	9311      	str	r3, [sp, #68]	; 0x44
  404316:	680a      	ldr	r2, [r1, #0]
  404318:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  40431c:	2300      	movs	r3, #0
  40431e:	460a      	mov	r2, r1
  404320:	461f      	mov	r7, r3
  404322:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  404326:	3204      	adds	r2, #4
  404328:	2301      	movs	r3, #1
  40432a:	9308      	str	r3, [sp, #32]
  40432c:	f8cd b01c 	str.w	fp, [sp, #28]
  404330:	970a      	str	r7, [sp, #40]	; 0x28
  404332:	9712      	str	r7, [sp, #72]	; 0x48
  404334:	920f      	str	r2, [sp, #60]	; 0x3c
  404336:	930e      	str	r3, [sp, #56]	; 0x38
  404338:	ae28      	add	r6, sp, #160	; 0xa0
  40433a:	e5df      	b.n	403efc <_svfprintf_r+0x238>
  40433c:	9311      	str	r3, [sp, #68]	; 0x44
  40433e:	2a00      	cmp	r2, #0
  404340:	f040 86ea 	bne.w	405118 <_svfprintf_r+0x1454>
  404344:	f01b 0f20 	tst.w	fp, #32
  404348:	d15d      	bne.n	404406 <_svfprintf_r+0x742>
  40434a:	f01b 0f10 	tst.w	fp, #16
  40434e:	f040 8308 	bne.w	404962 <_svfprintf_r+0xc9e>
  404352:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404356:	f000 8304 	beq.w	404962 <_svfprintf_r+0xc9e>
  40435a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40435c:	f9b1 4000 	ldrsh.w	r4, [r1]
  404360:	3104      	adds	r1, #4
  404362:	17e5      	asrs	r5, r4, #31
  404364:	4622      	mov	r2, r4
  404366:	462b      	mov	r3, r5
  404368:	910f      	str	r1, [sp, #60]	; 0x3c
  40436a:	2a00      	cmp	r2, #0
  40436c:	f173 0300 	sbcs.w	r3, r3, #0
  404370:	db58      	blt.n	404424 <_svfprintf_r+0x760>
  404372:	990a      	ldr	r1, [sp, #40]	; 0x28
  404374:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404378:	1c4a      	adds	r2, r1, #1
  40437a:	f04f 0301 	mov.w	r3, #1
  40437e:	f47f ad9b 	bne.w	403eb8 <_svfprintf_r+0x1f4>
  404382:	ea54 0205 	orrs.w	r2, r4, r5
  404386:	f000 81df 	beq.w	404748 <_svfprintf_r+0xa84>
  40438a:	f8cd b01c 	str.w	fp, [sp, #28]
  40438e:	2b01      	cmp	r3, #1
  404390:	f000 827b 	beq.w	40488a <_svfprintf_r+0xbc6>
  404394:	2b02      	cmp	r3, #2
  404396:	f040 8206 	bne.w	4047a6 <_svfprintf_r+0xae2>
  40439a:	9818      	ldr	r0, [sp, #96]	; 0x60
  40439c:	464e      	mov	r6, r9
  40439e:	0923      	lsrs	r3, r4, #4
  4043a0:	f004 010f 	and.w	r1, r4, #15
  4043a4:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4043a8:	092a      	lsrs	r2, r5, #4
  4043aa:	461c      	mov	r4, r3
  4043ac:	4615      	mov	r5, r2
  4043ae:	5c43      	ldrb	r3, [r0, r1]
  4043b0:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4043b4:	ea54 0305 	orrs.w	r3, r4, r5
  4043b8:	d1f1      	bne.n	40439e <_svfprintf_r+0x6da>
  4043ba:	eba9 0306 	sub.w	r3, r9, r6
  4043be:	930e      	str	r3, [sp, #56]	; 0x38
  4043c0:	e590      	b.n	403ee4 <_svfprintf_r+0x220>
  4043c2:	9311      	str	r3, [sp, #68]	; 0x44
  4043c4:	2a00      	cmp	r2, #0
  4043c6:	f040 86a3 	bne.w	405110 <_svfprintf_r+0x144c>
  4043ca:	4b7e      	ldr	r3, [pc, #504]	; (4045c4 <_svfprintf_r+0x900>)
  4043cc:	9318      	str	r3, [sp, #96]	; 0x60
  4043ce:	f01b 0f20 	tst.w	fp, #32
  4043d2:	f43f aeef 	beq.w	4041b4 <_svfprintf_r+0x4f0>
  4043d6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4043d8:	3507      	adds	r5, #7
  4043da:	f025 0307 	bic.w	r3, r5, #7
  4043de:	f103 0208 	add.w	r2, r3, #8
  4043e2:	f01b 0f01 	tst.w	fp, #1
  4043e6:	920f      	str	r2, [sp, #60]	; 0x3c
  4043e8:	e9d3 4500 	ldrd	r4, r5, [r3]
  4043ec:	f47f aef4 	bne.w	4041d8 <_svfprintf_r+0x514>
  4043f0:	2302      	movs	r3, #2
  4043f2:	e55a      	b.n	403eaa <_svfprintf_r+0x1e6>
  4043f4:	9311      	str	r3, [sp, #68]	; 0x44
  4043f6:	2a00      	cmp	r2, #0
  4043f8:	f040 8686 	bne.w	405108 <_svfprintf_r+0x1444>
  4043fc:	f04b 0b10 	orr.w	fp, fp, #16
  404400:	f01b 0f20 	tst.w	fp, #32
  404404:	d0a1      	beq.n	40434a <_svfprintf_r+0x686>
  404406:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404408:	3507      	adds	r5, #7
  40440a:	f025 0507 	bic.w	r5, r5, #7
  40440e:	e9d5 2300 	ldrd	r2, r3, [r5]
  404412:	2a00      	cmp	r2, #0
  404414:	f105 0108 	add.w	r1, r5, #8
  404418:	461d      	mov	r5, r3
  40441a:	f173 0300 	sbcs.w	r3, r3, #0
  40441e:	910f      	str	r1, [sp, #60]	; 0x3c
  404420:	4614      	mov	r4, r2
  404422:	daa6      	bge.n	404372 <_svfprintf_r+0x6ae>
  404424:	272d      	movs	r7, #45	; 0x2d
  404426:	4264      	negs	r4, r4
  404428:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40442c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404430:	2301      	movs	r3, #1
  404432:	e53d      	b.n	403eb0 <_svfprintf_r+0x1ec>
  404434:	9311      	str	r3, [sp, #68]	; 0x44
  404436:	2a00      	cmp	r2, #0
  404438:	f040 8662 	bne.w	405100 <_svfprintf_r+0x143c>
  40443c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40443e:	3507      	adds	r5, #7
  404440:	f025 0307 	bic.w	r3, r5, #7
  404444:	f103 0208 	add.w	r2, r3, #8
  404448:	920f      	str	r2, [sp, #60]	; 0x3c
  40444a:	681a      	ldr	r2, [r3, #0]
  40444c:	9215      	str	r2, [sp, #84]	; 0x54
  40444e:	685b      	ldr	r3, [r3, #4]
  404450:	9314      	str	r3, [sp, #80]	; 0x50
  404452:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404454:	9d15      	ldr	r5, [sp, #84]	; 0x54
  404456:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  40445a:	4628      	mov	r0, r5
  40445c:	4621      	mov	r1, r4
  40445e:	f04f 32ff 	mov.w	r2, #4294967295
  404462:	4b59      	ldr	r3, [pc, #356]	; (4045c8 <_svfprintf_r+0x904>)
  404464:	f003 ff00 	bl	408268 <__aeabi_dcmpun>
  404468:	2800      	cmp	r0, #0
  40446a:	f040 834a 	bne.w	404b02 <_svfprintf_r+0xe3e>
  40446e:	4628      	mov	r0, r5
  404470:	4621      	mov	r1, r4
  404472:	f04f 32ff 	mov.w	r2, #4294967295
  404476:	4b54      	ldr	r3, [pc, #336]	; (4045c8 <_svfprintf_r+0x904>)
  404478:	f003 fed8 	bl	40822c <__aeabi_dcmple>
  40447c:	2800      	cmp	r0, #0
  40447e:	f040 8340 	bne.w	404b02 <_svfprintf_r+0xe3e>
  404482:	a815      	add	r0, sp, #84	; 0x54
  404484:	c80d      	ldmia	r0, {r0, r2, r3}
  404486:	9914      	ldr	r1, [sp, #80]	; 0x50
  404488:	f003 fec6 	bl	408218 <__aeabi_dcmplt>
  40448c:	2800      	cmp	r0, #0
  40448e:	f040 8530 	bne.w	404ef2 <_svfprintf_r+0x122e>
  404492:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404496:	4e4d      	ldr	r6, [pc, #308]	; (4045cc <_svfprintf_r+0x908>)
  404498:	4b4d      	ldr	r3, [pc, #308]	; (4045d0 <_svfprintf_r+0x90c>)
  40449a:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  40449e:	9007      	str	r0, [sp, #28]
  4044a0:	9811      	ldr	r0, [sp, #68]	; 0x44
  4044a2:	2203      	movs	r2, #3
  4044a4:	2100      	movs	r1, #0
  4044a6:	9208      	str	r2, [sp, #32]
  4044a8:	910a      	str	r1, [sp, #40]	; 0x28
  4044aa:	2847      	cmp	r0, #71	; 0x47
  4044ac:	bfd8      	it	le
  4044ae:	461e      	movle	r6, r3
  4044b0:	920e      	str	r2, [sp, #56]	; 0x38
  4044b2:	9112      	str	r1, [sp, #72]	; 0x48
  4044b4:	e51e      	b.n	403ef4 <_svfprintf_r+0x230>
  4044b6:	f04b 0b08 	orr.w	fp, fp, #8
  4044ba:	f89a 3000 	ldrb.w	r3, [sl]
  4044be:	e459      	b.n	403d74 <_svfprintf_r+0xb0>
  4044c0:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4044c4:	2300      	movs	r3, #0
  4044c6:	461c      	mov	r4, r3
  4044c8:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4044cc:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4044d0:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4044d4:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4044d8:	2809      	cmp	r0, #9
  4044da:	d9f5      	bls.n	4044c8 <_svfprintf_r+0x804>
  4044dc:	940d      	str	r4, [sp, #52]	; 0x34
  4044de:	e44b      	b.n	403d78 <_svfprintf_r+0xb4>
  4044e0:	f04b 0b10 	orr.w	fp, fp, #16
  4044e4:	9311      	str	r3, [sp, #68]	; 0x44
  4044e6:	f01b 0320 	ands.w	r3, fp, #32
  4044ea:	f43f ae1d 	beq.w	404128 <_svfprintf_r+0x464>
  4044ee:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4044f0:	3507      	adds	r5, #7
  4044f2:	f025 0307 	bic.w	r3, r5, #7
  4044f6:	f103 0208 	add.w	r2, r3, #8
  4044fa:	e9d3 4500 	ldrd	r4, r5, [r3]
  4044fe:	920f      	str	r2, [sp, #60]	; 0x3c
  404500:	2300      	movs	r3, #0
  404502:	e4d2      	b.n	403eaa <_svfprintf_r+0x1e6>
  404504:	9311      	str	r3, [sp, #68]	; 0x44
  404506:	2a00      	cmp	r2, #0
  404508:	f040 85e7 	bne.w	4050da <_svfprintf_r+0x1416>
  40450c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40450e:	2a00      	cmp	r2, #0
  404510:	f43f aca3 	beq.w	403e5a <_svfprintf_r+0x196>
  404514:	2300      	movs	r3, #0
  404516:	2101      	movs	r1, #1
  404518:	461f      	mov	r7, r3
  40451a:	9108      	str	r1, [sp, #32]
  40451c:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  404520:	f8cd b01c 	str.w	fp, [sp, #28]
  404524:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  404528:	930a      	str	r3, [sp, #40]	; 0x28
  40452a:	9312      	str	r3, [sp, #72]	; 0x48
  40452c:	910e      	str	r1, [sp, #56]	; 0x38
  40452e:	ae28      	add	r6, sp, #160	; 0xa0
  404530:	e4e4      	b.n	403efc <_svfprintf_r+0x238>
  404532:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404534:	e534      	b.n	403fa0 <_svfprintf_r+0x2dc>
  404536:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404538:	2b65      	cmp	r3, #101	; 0x65
  40453a:	f340 80a7 	ble.w	40468c <_svfprintf_r+0x9c8>
  40453e:	a815      	add	r0, sp, #84	; 0x54
  404540:	c80d      	ldmia	r0, {r0, r2, r3}
  404542:	9914      	ldr	r1, [sp, #80]	; 0x50
  404544:	f003 fe5e 	bl	408204 <__aeabi_dcmpeq>
  404548:	2800      	cmp	r0, #0
  40454a:	f000 8150 	beq.w	4047ee <_svfprintf_r+0xb2a>
  40454e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404550:	4a20      	ldr	r2, [pc, #128]	; (4045d4 <_svfprintf_r+0x910>)
  404552:	f8c8 2000 	str.w	r2, [r8]
  404556:	3301      	adds	r3, #1
  404558:	3401      	adds	r4, #1
  40455a:	2201      	movs	r2, #1
  40455c:	2b07      	cmp	r3, #7
  40455e:	9427      	str	r4, [sp, #156]	; 0x9c
  404560:	9326      	str	r3, [sp, #152]	; 0x98
  404562:	f8c8 2004 	str.w	r2, [r8, #4]
  404566:	f300 836a 	bgt.w	404c3e <_svfprintf_r+0xf7a>
  40456a:	f108 0808 	add.w	r8, r8, #8
  40456e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404570:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404572:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404574:	4293      	cmp	r3, r2
  404576:	db03      	blt.n	404580 <_svfprintf_r+0x8bc>
  404578:	9b07      	ldr	r3, [sp, #28]
  40457a:	07dd      	lsls	r5, r3, #31
  40457c:	f57f ad82 	bpl.w	404084 <_svfprintf_r+0x3c0>
  404580:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404582:	9919      	ldr	r1, [sp, #100]	; 0x64
  404584:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  404586:	f8c8 2000 	str.w	r2, [r8]
  40458a:	3301      	adds	r3, #1
  40458c:	440c      	add	r4, r1
  40458e:	2b07      	cmp	r3, #7
  404590:	f8c8 1004 	str.w	r1, [r8, #4]
  404594:	9427      	str	r4, [sp, #156]	; 0x9c
  404596:	9326      	str	r3, [sp, #152]	; 0x98
  404598:	f300 839e 	bgt.w	404cd8 <_svfprintf_r+0x1014>
  40459c:	f108 0808 	add.w	r8, r8, #8
  4045a0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4045a2:	1e5e      	subs	r6, r3, #1
  4045a4:	2e00      	cmp	r6, #0
  4045a6:	f77f ad6d 	ble.w	404084 <_svfprintf_r+0x3c0>
  4045aa:	2e10      	cmp	r6, #16
  4045ac:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4045ae:	4d0a      	ldr	r5, [pc, #40]	; (4045d8 <_svfprintf_r+0x914>)
  4045b0:	f340 81f5 	ble.w	40499e <_svfprintf_r+0xcda>
  4045b4:	4622      	mov	r2, r4
  4045b6:	2710      	movs	r7, #16
  4045b8:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4045bc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4045be:	e013      	b.n	4045e8 <_svfprintf_r+0x924>
  4045c0:	00408fdc 	.word	0x00408fdc
  4045c4:	00408fc8 	.word	0x00408fc8
  4045c8:	7fefffff 	.word	0x7fefffff
  4045cc:	00408fbc 	.word	0x00408fbc
  4045d0:	00408fb8 	.word	0x00408fb8
  4045d4:	00408ff8 	.word	0x00408ff8
  4045d8:	0040900c 	.word	0x0040900c
  4045dc:	f108 0808 	add.w	r8, r8, #8
  4045e0:	3e10      	subs	r6, #16
  4045e2:	2e10      	cmp	r6, #16
  4045e4:	f340 81da 	ble.w	40499c <_svfprintf_r+0xcd8>
  4045e8:	3301      	adds	r3, #1
  4045ea:	3210      	adds	r2, #16
  4045ec:	2b07      	cmp	r3, #7
  4045ee:	9227      	str	r2, [sp, #156]	; 0x9c
  4045f0:	9326      	str	r3, [sp, #152]	; 0x98
  4045f2:	e888 00a0 	stmia.w	r8, {r5, r7}
  4045f6:	ddf1      	ble.n	4045dc <_svfprintf_r+0x918>
  4045f8:	aa25      	add	r2, sp, #148	; 0x94
  4045fa:	4621      	mov	r1, r4
  4045fc:	4658      	mov	r0, fp
  4045fe:	f002 fd6d 	bl	4070dc <__ssprint_r>
  404602:	2800      	cmp	r0, #0
  404604:	f47f ac30 	bne.w	403e68 <_svfprintf_r+0x1a4>
  404608:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40460a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40460c:	46c8      	mov	r8, r9
  40460e:	e7e7      	b.n	4045e0 <_svfprintf_r+0x91c>
  404610:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404612:	9a08      	ldr	r2, [sp, #32]
  404614:	1a9f      	subs	r7, r3, r2
  404616:	2f00      	cmp	r7, #0
  404618:	f77f ace5 	ble.w	403fe6 <_svfprintf_r+0x322>
  40461c:	2f10      	cmp	r7, #16
  40461e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404620:	4db6      	ldr	r5, [pc, #728]	; (4048fc <_svfprintf_r+0xc38>)
  404622:	dd27      	ble.n	404674 <_svfprintf_r+0x9b0>
  404624:	4642      	mov	r2, r8
  404626:	4621      	mov	r1, r4
  404628:	46b0      	mov	r8, r6
  40462a:	f04f 0b10 	mov.w	fp, #16
  40462e:	462e      	mov	r6, r5
  404630:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404632:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404634:	e004      	b.n	404640 <_svfprintf_r+0x97c>
  404636:	3f10      	subs	r7, #16
  404638:	2f10      	cmp	r7, #16
  40463a:	f102 0208 	add.w	r2, r2, #8
  40463e:	dd15      	ble.n	40466c <_svfprintf_r+0x9a8>
  404640:	3301      	adds	r3, #1
  404642:	3110      	adds	r1, #16
  404644:	2b07      	cmp	r3, #7
  404646:	9127      	str	r1, [sp, #156]	; 0x9c
  404648:	9326      	str	r3, [sp, #152]	; 0x98
  40464a:	e882 0840 	stmia.w	r2, {r6, fp}
  40464e:	ddf2      	ble.n	404636 <_svfprintf_r+0x972>
  404650:	aa25      	add	r2, sp, #148	; 0x94
  404652:	4629      	mov	r1, r5
  404654:	4620      	mov	r0, r4
  404656:	f002 fd41 	bl	4070dc <__ssprint_r>
  40465a:	2800      	cmp	r0, #0
  40465c:	f47f ac04 	bne.w	403e68 <_svfprintf_r+0x1a4>
  404660:	3f10      	subs	r7, #16
  404662:	2f10      	cmp	r7, #16
  404664:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404666:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404668:	464a      	mov	r2, r9
  40466a:	dce9      	bgt.n	404640 <_svfprintf_r+0x97c>
  40466c:	4635      	mov	r5, r6
  40466e:	460c      	mov	r4, r1
  404670:	4646      	mov	r6, r8
  404672:	4690      	mov	r8, r2
  404674:	3301      	adds	r3, #1
  404676:	443c      	add	r4, r7
  404678:	2b07      	cmp	r3, #7
  40467a:	9427      	str	r4, [sp, #156]	; 0x9c
  40467c:	9326      	str	r3, [sp, #152]	; 0x98
  40467e:	e888 00a0 	stmia.w	r8, {r5, r7}
  404682:	f300 8232 	bgt.w	404aea <_svfprintf_r+0xe26>
  404686:	f108 0808 	add.w	r8, r8, #8
  40468a:	e4ac      	b.n	403fe6 <_svfprintf_r+0x322>
  40468c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40468e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404690:	2b01      	cmp	r3, #1
  404692:	f340 81fe 	ble.w	404a92 <_svfprintf_r+0xdce>
  404696:	3701      	adds	r7, #1
  404698:	3401      	adds	r4, #1
  40469a:	2301      	movs	r3, #1
  40469c:	2f07      	cmp	r7, #7
  40469e:	9427      	str	r4, [sp, #156]	; 0x9c
  4046a0:	9726      	str	r7, [sp, #152]	; 0x98
  4046a2:	f8c8 6000 	str.w	r6, [r8]
  4046a6:	f8c8 3004 	str.w	r3, [r8, #4]
  4046aa:	f300 8203 	bgt.w	404ab4 <_svfprintf_r+0xdf0>
  4046ae:	f108 0808 	add.w	r8, r8, #8
  4046b2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4046b4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  4046b6:	f8c8 3000 	str.w	r3, [r8]
  4046ba:	3701      	adds	r7, #1
  4046bc:	4414      	add	r4, r2
  4046be:	2f07      	cmp	r7, #7
  4046c0:	9427      	str	r4, [sp, #156]	; 0x9c
  4046c2:	9726      	str	r7, [sp, #152]	; 0x98
  4046c4:	f8c8 2004 	str.w	r2, [r8, #4]
  4046c8:	f300 8200 	bgt.w	404acc <_svfprintf_r+0xe08>
  4046cc:	f108 0808 	add.w	r8, r8, #8
  4046d0:	a815      	add	r0, sp, #84	; 0x54
  4046d2:	c80d      	ldmia	r0, {r0, r2, r3}
  4046d4:	9914      	ldr	r1, [sp, #80]	; 0x50
  4046d6:	f003 fd95 	bl	408204 <__aeabi_dcmpeq>
  4046da:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4046dc:	2800      	cmp	r0, #0
  4046de:	f040 8101 	bne.w	4048e4 <_svfprintf_r+0xc20>
  4046e2:	3b01      	subs	r3, #1
  4046e4:	3701      	adds	r7, #1
  4046e6:	3601      	adds	r6, #1
  4046e8:	441c      	add	r4, r3
  4046ea:	2f07      	cmp	r7, #7
  4046ec:	9726      	str	r7, [sp, #152]	; 0x98
  4046ee:	9427      	str	r4, [sp, #156]	; 0x9c
  4046f0:	f8c8 6000 	str.w	r6, [r8]
  4046f4:	f8c8 3004 	str.w	r3, [r8, #4]
  4046f8:	f300 8127 	bgt.w	40494a <_svfprintf_r+0xc86>
  4046fc:	f108 0808 	add.w	r8, r8, #8
  404700:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  404702:	f8c8 2004 	str.w	r2, [r8, #4]
  404706:	3701      	adds	r7, #1
  404708:	4414      	add	r4, r2
  40470a:	ab21      	add	r3, sp, #132	; 0x84
  40470c:	2f07      	cmp	r7, #7
  40470e:	9427      	str	r4, [sp, #156]	; 0x9c
  404710:	9726      	str	r7, [sp, #152]	; 0x98
  404712:	f8c8 3000 	str.w	r3, [r8]
  404716:	f77f acb3 	ble.w	404080 <_svfprintf_r+0x3bc>
  40471a:	aa25      	add	r2, sp, #148	; 0x94
  40471c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40471e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404720:	f002 fcdc 	bl	4070dc <__ssprint_r>
  404724:	2800      	cmp	r0, #0
  404726:	f47f ab9f 	bne.w	403e68 <_svfprintf_r+0x1a4>
  40472a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40472c:	46c8      	mov	r8, r9
  40472e:	e4a9      	b.n	404084 <_svfprintf_r+0x3c0>
  404730:	aa25      	add	r2, sp, #148	; 0x94
  404732:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404734:	980c      	ldr	r0, [sp, #48]	; 0x30
  404736:	f002 fcd1 	bl	4070dc <__ssprint_r>
  40473a:	2800      	cmp	r0, #0
  40473c:	f43f aceb 	beq.w	404116 <_svfprintf_r+0x452>
  404740:	f7ff bb92 	b.w	403e68 <_svfprintf_r+0x1a4>
  404744:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404748:	2b01      	cmp	r3, #1
  40474a:	f000 8134 	beq.w	4049b6 <_svfprintf_r+0xcf2>
  40474e:	2b02      	cmp	r3, #2
  404750:	d125      	bne.n	40479e <_svfprintf_r+0xada>
  404752:	f8cd b01c 	str.w	fp, [sp, #28]
  404756:	2400      	movs	r4, #0
  404758:	2500      	movs	r5, #0
  40475a:	e61e      	b.n	40439a <_svfprintf_r+0x6d6>
  40475c:	aa25      	add	r2, sp, #148	; 0x94
  40475e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404760:	980c      	ldr	r0, [sp, #48]	; 0x30
  404762:	f002 fcbb 	bl	4070dc <__ssprint_r>
  404766:	2800      	cmp	r0, #0
  404768:	f47f ab7e 	bne.w	403e68 <_svfprintf_r+0x1a4>
  40476c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40476e:	46c8      	mov	r8, r9
  404770:	e475      	b.n	40405e <_svfprintf_r+0x39a>
  404772:	aa25      	add	r2, sp, #148	; 0x94
  404774:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404776:	980c      	ldr	r0, [sp, #48]	; 0x30
  404778:	f002 fcb0 	bl	4070dc <__ssprint_r>
  40477c:	2800      	cmp	r0, #0
  40477e:	f47f ab73 	bne.w	403e68 <_svfprintf_r+0x1a4>
  404782:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404784:	46c8      	mov	r8, r9
  404786:	e41b      	b.n	403fc0 <_svfprintf_r+0x2fc>
  404788:	aa25      	add	r2, sp, #148	; 0x94
  40478a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40478c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40478e:	f002 fca5 	bl	4070dc <__ssprint_r>
  404792:	2800      	cmp	r0, #0
  404794:	f47f ab68 	bne.w	403e68 <_svfprintf_r+0x1a4>
  404798:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40479a:	46c8      	mov	r8, r9
  40479c:	e420      	b.n	403fe0 <_svfprintf_r+0x31c>
  40479e:	f8cd b01c 	str.w	fp, [sp, #28]
  4047a2:	2400      	movs	r4, #0
  4047a4:	2500      	movs	r5, #0
  4047a6:	4649      	mov	r1, r9
  4047a8:	e000      	b.n	4047ac <_svfprintf_r+0xae8>
  4047aa:	4631      	mov	r1, r6
  4047ac:	08e2      	lsrs	r2, r4, #3
  4047ae:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4047b2:	08e8      	lsrs	r0, r5, #3
  4047b4:	f004 0307 	and.w	r3, r4, #7
  4047b8:	4605      	mov	r5, r0
  4047ba:	4614      	mov	r4, r2
  4047bc:	3330      	adds	r3, #48	; 0x30
  4047be:	ea54 0205 	orrs.w	r2, r4, r5
  4047c2:	f801 3c01 	strb.w	r3, [r1, #-1]
  4047c6:	f101 36ff 	add.w	r6, r1, #4294967295
  4047ca:	d1ee      	bne.n	4047aa <_svfprintf_r+0xae6>
  4047cc:	9a07      	ldr	r2, [sp, #28]
  4047ce:	07d2      	lsls	r2, r2, #31
  4047d0:	f57f adf3 	bpl.w	4043ba <_svfprintf_r+0x6f6>
  4047d4:	2b30      	cmp	r3, #48	; 0x30
  4047d6:	f43f adf0 	beq.w	4043ba <_svfprintf_r+0x6f6>
  4047da:	3902      	subs	r1, #2
  4047dc:	2330      	movs	r3, #48	; 0x30
  4047de:	f806 3c01 	strb.w	r3, [r6, #-1]
  4047e2:	eba9 0301 	sub.w	r3, r9, r1
  4047e6:	930e      	str	r3, [sp, #56]	; 0x38
  4047e8:	460e      	mov	r6, r1
  4047ea:	f7ff bb7b 	b.w	403ee4 <_svfprintf_r+0x220>
  4047ee:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4047f0:	2900      	cmp	r1, #0
  4047f2:	f340 822e 	ble.w	404c52 <_svfprintf_r+0xf8e>
  4047f6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4047f8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4047fa:	4293      	cmp	r3, r2
  4047fc:	bfa8      	it	ge
  4047fe:	4613      	movge	r3, r2
  404800:	2b00      	cmp	r3, #0
  404802:	461f      	mov	r7, r3
  404804:	dd0d      	ble.n	404822 <_svfprintf_r+0xb5e>
  404806:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404808:	f8c8 6000 	str.w	r6, [r8]
  40480c:	3301      	adds	r3, #1
  40480e:	443c      	add	r4, r7
  404810:	2b07      	cmp	r3, #7
  404812:	9427      	str	r4, [sp, #156]	; 0x9c
  404814:	f8c8 7004 	str.w	r7, [r8, #4]
  404818:	9326      	str	r3, [sp, #152]	; 0x98
  40481a:	f300 831f 	bgt.w	404e5c <_svfprintf_r+0x1198>
  40481e:	f108 0808 	add.w	r8, r8, #8
  404822:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404824:	2f00      	cmp	r7, #0
  404826:	bfa8      	it	ge
  404828:	1bdb      	subge	r3, r3, r7
  40482a:	2b00      	cmp	r3, #0
  40482c:	461f      	mov	r7, r3
  40482e:	f340 80d6 	ble.w	4049de <_svfprintf_r+0xd1a>
  404832:	2f10      	cmp	r7, #16
  404834:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404836:	4d31      	ldr	r5, [pc, #196]	; (4048fc <_svfprintf_r+0xc38>)
  404838:	f340 81ed 	ble.w	404c16 <_svfprintf_r+0xf52>
  40483c:	4642      	mov	r2, r8
  40483e:	4621      	mov	r1, r4
  404840:	46b0      	mov	r8, r6
  404842:	f04f 0b10 	mov.w	fp, #16
  404846:	462e      	mov	r6, r5
  404848:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40484a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40484c:	e004      	b.n	404858 <_svfprintf_r+0xb94>
  40484e:	3208      	adds	r2, #8
  404850:	3f10      	subs	r7, #16
  404852:	2f10      	cmp	r7, #16
  404854:	f340 81db 	ble.w	404c0e <_svfprintf_r+0xf4a>
  404858:	3301      	adds	r3, #1
  40485a:	3110      	adds	r1, #16
  40485c:	2b07      	cmp	r3, #7
  40485e:	9127      	str	r1, [sp, #156]	; 0x9c
  404860:	9326      	str	r3, [sp, #152]	; 0x98
  404862:	e882 0840 	stmia.w	r2, {r6, fp}
  404866:	ddf2      	ble.n	40484e <_svfprintf_r+0xb8a>
  404868:	aa25      	add	r2, sp, #148	; 0x94
  40486a:	4629      	mov	r1, r5
  40486c:	4620      	mov	r0, r4
  40486e:	f002 fc35 	bl	4070dc <__ssprint_r>
  404872:	2800      	cmp	r0, #0
  404874:	f47f aaf8 	bne.w	403e68 <_svfprintf_r+0x1a4>
  404878:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40487a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40487c:	464a      	mov	r2, r9
  40487e:	e7e7      	b.n	404850 <_svfprintf_r+0xb8c>
  404880:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404882:	930e      	str	r3, [sp, #56]	; 0x38
  404884:	464e      	mov	r6, r9
  404886:	f7ff bb2d 	b.w	403ee4 <_svfprintf_r+0x220>
  40488a:	2d00      	cmp	r5, #0
  40488c:	bf08      	it	eq
  40488e:	2c0a      	cmpeq	r4, #10
  404890:	f0c0 808f 	bcc.w	4049b2 <_svfprintf_r+0xcee>
  404894:	464e      	mov	r6, r9
  404896:	4620      	mov	r0, r4
  404898:	4629      	mov	r1, r5
  40489a:	220a      	movs	r2, #10
  40489c:	2300      	movs	r3, #0
  40489e:	f7fe fd89 	bl	4033b4 <__aeabi_uldivmod>
  4048a2:	3230      	adds	r2, #48	; 0x30
  4048a4:	f806 2d01 	strb.w	r2, [r6, #-1]!
  4048a8:	4620      	mov	r0, r4
  4048aa:	4629      	mov	r1, r5
  4048ac:	2300      	movs	r3, #0
  4048ae:	220a      	movs	r2, #10
  4048b0:	f7fe fd80 	bl	4033b4 <__aeabi_uldivmod>
  4048b4:	4604      	mov	r4, r0
  4048b6:	460d      	mov	r5, r1
  4048b8:	ea54 0305 	orrs.w	r3, r4, r5
  4048bc:	d1eb      	bne.n	404896 <_svfprintf_r+0xbd2>
  4048be:	eba9 0306 	sub.w	r3, r9, r6
  4048c2:	930e      	str	r3, [sp, #56]	; 0x38
  4048c4:	f7ff bb0e 	b.w	403ee4 <_svfprintf_r+0x220>
  4048c8:	aa25      	add	r2, sp, #148	; 0x94
  4048ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4048cc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4048ce:	f002 fc05 	bl	4070dc <__ssprint_r>
  4048d2:	2800      	cmp	r0, #0
  4048d4:	f47f aac8 	bne.w	403e68 <_svfprintf_r+0x1a4>
  4048d8:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4048dc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4048de:	46c8      	mov	r8, r9
  4048e0:	f7ff bb5e 	b.w	403fa0 <_svfprintf_r+0x2dc>
  4048e4:	1e5e      	subs	r6, r3, #1
  4048e6:	2e00      	cmp	r6, #0
  4048e8:	f77f af0a 	ble.w	404700 <_svfprintf_r+0xa3c>
  4048ec:	2e10      	cmp	r6, #16
  4048ee:	4d03      	ldr	r5, [pc, #12]	; (4048fc <_svfprintf_r+0xc38>)
  4048f0:	dd22      	ble.n	404938 <_svfprintf_r+0xc74>
  4048f2:	4622      	mov	r2, r4
  4048f4:	f04f 0b10 	mov.w	fp, #16
  4048f8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4048fa:	e006      	b.n	40490a <_svfprintf_r+0xc46>
  4048fc:	0040900c 	.word	0x0040900c
  404900:	3e10      	subs	r6, #16
  404902:	2e10      	cmp	r6, #16
  404904:	f108 0808 	add.w	r8, r8, #8
  404908:	dd15      	ble.n	404936 <_svfprintf_r+0xc72>
  40490a:	3701      	adds	r7, #1
  40490c:	3210      	adds	r2, #16
  40490e:	2f07      	cmp	r7, #7
  404910:	9227      	str	r2, [sp, #156]	; 0x9c
  404912:	9726      	str	r7, [sp, #152]	; 0x98
  404914:	e888 0820 	stmia.w	r8, {r5, fp}
  404918:	ddf2      	ble.n	404900 <_svfprintf_r+0xc3c>
  40491a:	aa25      	add	r2, sp, #148	; 0x94
  40491c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40491e:	4620      	mov	r0, r4
  404920:	f002 fbdc 	bl	4070dc <__ssprint_r>
  404924:	2800      	cmp	r0, #0
  404926:	f47f aa9f 	bne.w	403e68 <_svfprintf_r+0x1a4>
  40492a:	3e10      	subs	r6, #16
  40492c:	2e10      	cmp	r6, #16
  40492e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404930:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404932:	46c8      	mov	r8, r9
  404934:	dce9      	bgt.n	40490a <_svfprintf_r+0xc46>
  404936:	4614      	mov	r4, r2
  404938:	3701      	adds	r7, #1
  40493a:	4434      	add	r4, r6
  40493c:	2f07      	cmp	r7, #7
  40493e:	9427      	str	r4, [sp, #156]	; 0x9c
  404940:	9726      	str	r7, [sp, #152]	; 0x98
  404942:	e888 0060 	stmia.w	r8, {r5, r6}
  404946:	f77f aed9 	ble.w	4046fc <_svfprintf_r+0xa38>
  40494a:	aa25      	add	r2, sp, #148	; 0x94
  40494c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40494e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404950:	f002 fbc4 	bl	4070dc <__ssprint_r>
  404954:	2800      	cmp	r0, #0
  404956:	f47f aa87 	bne.w	403e68 <_svfprintf_r+0x1a4>
  40495a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40495c:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40495e:	46c8      	mov	r8, r9
  404960:	e6ce      	b.n	404700 <_svfprintf_r+0xa3c>
  404962:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404964:	6814      	ldr	r4, [r2, #0]
  404966:	4613      	mov	r3, r2
  404968:	3304      	adds	r3, #4
  40496a:	17e5      	asrs	r5, r4, #31
  40496c:	930f      	str	r3, [sp, #60]	; 0x3c
  40496e:	4622      	mov	r2, r4
  404970:	462b      	mov	r3, r5
  404972:	e4fa      	b.n	40436a <_svfprintf_r+0x6a6>
  404974:	3204      	adds	r2, #4
  404976:	681c      	ldr	r4, [r3, #0]
  404978:	920f      	str	r2, [sp, #60]	; 0x3c
  40497a:	2301      	movs	r3, #1
  40497c:	2500      	movs	r5, #0
  40497e:	f7ff ba94 	b.w	403eaa <_svfprintf_r+0x1e6>
  404982:	681c      	ldr	r4, [r3, #0]
  404984:	3304      	adds	r3, #4
  404986:	930f      	str	r3, [sp, #60]	; 0x3c
  404988:	2500      	movs	r5, #0
  40498a:	e421      	b.n	4041d0 <_svfprintf_r+0x50c>
  40498c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40498e:	460a      	mov	r2, r1
  404990:	3204      	adds	r2, #4
  404992:	680c      	ldr	r4, [r1, #0]
  404994:	920f      	str	r2, [sp, #60]	; 0x3c
  404996:	2500      	movs	r5, #0
  404998:	f7ff ba87 	b.w	403eaa <_svfprintf_r+0x1e6>
  40499c:	4614      	mov	r4, r2
  40499e:	3301      	adds	r3, #1
  4049a0:	4434      	add	r4, r6
  4049a2:	2b07      	cmp	r3, #7
  4049a4:	9427      	str	r4, [sp, #156]	; 0x9c
  4049a6:	9326      	str	r3, [sp, #152]	; 0x98
  4049a8:	e888 0060 	stmia.w	r8, {r5, r6}
  4049ac:	f77f ab68 	ble.w	404080 <_svfprintf_r+0x3bc>
  4049b0:	e6b3      	b.n	40471a <_svfprintf_r+0xa56>
  4049b2:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4049b6:	f8cd b01c 	str.w	fp, [sp, #28]
  4049ba:	ae42      	add	r6, sp, #264	; 0x108
  4049bc:	3430      	adds	r4, #48	; 0x30
  4049be:	2301      	movs	r3, #1
  4049c0:	f806 4d41 	strb.w	r4, [r6, #-65]!
  4049c4:	930e      	str	r3, [sp, #56]	; 0x38
  4049c6:	f7ff ba8d 	b.w	403ee4 <_svfprintf_r+0x220>
  4049ca:	aa25      	add	r2, sp, #148	; 0x94
  4049cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4049ce:	980c      	ldr	r0, [sp, #48]	; 0x30
  4049d0:	f002 fb84 	bl	4070dc <__ssprint_r>
  4049d4:	2800      	cmp	r0, #0
  4049d6:	f47f aa47 	bne.w	403e68 <_svfprintf_r+0x1a4>
  4049da:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4049dc:	46c8      	mov	r8, r9
  4049de:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4049e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4049e2:	429a      	cmp	r2, r3
  4049e4:	db44      	blt.n	404a70 <_svfprintf_r+0xdac>
  4049e6:	9b07      	ldr	r3, [sp, #28]
  4049e8:	07d9      	lsls	r1, r3, #31
  4049ea:	d441      	bmi.n	404a70 <_svfprintf_r+0xdac>
  4049ec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4049ee:	9812      	ldr	r0, [sp, #72]	; 0x48
  4049f0:	1a9a      	subs	r2, r3, r2
  4049f2:	1a1d      	subs	r5, r3, r0
  4049f4:	4295      	cmp	r5, r2
  4049f6:	bfa8      	it	ge
  4049f8:	4615      	movge	r5, r2
  4049fa:	2d00      	cmp	r5, #0
  4049fc:	dd0e      	ble.n	404a1c <_svfprintf_r+0xd58>
  4049fe:	9926      	ldr	r1, [sp, #152]	; 0x98
  404a00:	f8c8 5004 	str.w	r5, [r8, #4]
  404a04:	3101      	adds	r1, #1
  404a06:	4406      	add	r6, r0
  404a08:	442c      	add	r4, r5
  404a0a:	2907      	cmp	r1, #7
  404a0c:	f8c8 6000 	str.w	r6, [r8]
  404a10:	9427      	str	r4, [sp, #156]	; 0x9c
  404a12:	9126      	str	r1, [sp, #152]	; 0x98
  404a14:	f300 823b 	bgt.w	404e8e <_svfprintf_r+0x11ca>
  404a18:	f108 0808 	add.w	r8, r8, #8
  404a1c:	2d00      	cmp	r5, #0
  404a1e:	bfac      	ite	ge
  404a20:	1b56      	subge	r6, r2, r5
  404a22:	4616      	movlt	r6, r2
  404a24:	2e00      	cmp	r6, #0
  404a26:	f77f ab2d 	ble.w	404084 <_svfprintf_r+0x3c0>
  404a2a:	2e10      	cmp	r6, #16
  404a2c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404a2e:	4db0      	ldr	r5, [pc, #704]	; (404cf0 <_svfprintf_r+0x102c>)
  404a30:	ddb5      	ble.n	40499e <_svfprintf_r+0xcda>
  404a32:	4622      	mov	r2, r4
  404a34:	2710      	movs	r7, #16
  404a36:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404a3a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404a3c:	e004      	b.n	404a48 <_svfprintf_r+0xd84>
  404a3e:	f108 0808 	add.w	r8, r8, #8
  404a42:	3e10      	subs	r6, #16
  404a44:	2e10      	cmp	r6, #16
  404a46:	dda9      	ble.n	40499c <_svfprintf_r+0xcd8>
  404a48:	3301      	adds	r3, #1
  404a4a:	3210      	adds	r2, #16
  404a4c:	2b07      	cmp	r3, #7
  404a4e:	9227      	str	r2, [sp, #156]	; 0x9c
  404a50:	9326      	str	r3, [sp, #152]	; 0x98
  404a52:	e888 00a0 	stmia.w	r8, {r5, r7}
  404a56:	ddf2      	ble.n	404a3e <_svfprintf_r+0xd7a>
  404a58:	aa25      	add	r2, sp, #148	; 0x94
  404a5a:	4621      	mov	r1, r4
  404a5c:	4658      	mov	r0, fp
  404a5e:	f002 fb3d 	bl	4070dc <__ssprint_r>
  404a62:	2800      	cmp	r0, #0
  404a64:	f47f aa00 	bne.w	403e68 <_svfprintf_r+0x1a4>
  404a68:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404a6a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404a6c:	46c8      	mov	r8, r9
  404a6e:	e7e8      	b.n	404a42 <_svfprintf_r+0xd7e>
  404a70:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404a72:	9819      	ldr	r0, [sp, #100]	; 0x64
  404a74:	991a      	ldr	r1, [sp, #104]	; 0x68
  404a76:	f8c8 1000 	str.w	r1, [r8]
  404a7a:	3301      	adds	r3, #1
  404a7c:	4404      	add	r4, r0
  404a7e:	2b07      	cmp	r3, #7
  404a80:	9427      	str	r4, [sp, #156]	; 0x9c
  404a82:	f8c8 0004 	str.w	r0, [r8, #4]
  404a86:	9326      	str	r3, [sp, #152]	; 0x98
  404a88:	f300 81f5 	bgt.w	404e76 <_svfprintf_r+0x11b2>
  404a8c:	f108 0808 	add.w	r8, r8, #8
  404a90:	e7ac      	b.n	4049ec <_svfprintf_r+0xd28>
  404a92:	9b07      	ldr	r3, [sp, #28]
  404a94:	07da      	lsls	r2, r3, #31
  404a96:	f53f adfe 	bmi.w	404696 <_svfprintf_r+0x9d2>
  404a9a:	3701      	adds	r7, #1
  404a9c:	3401      	adds	r4, #1
  404a9e:	2301      	movs	r3, #1
  404aa0:	2f07      	cmp	r7, #7
  404aa2:	9427      	str	r4, [sp, #156]	; 0x9c
  404aa4:	9726      	str	r7, [sp, #152]	; 0x98
  404aa6:	f8c8 6000 	str.w	r6, [r8]
  404aaa:	f8c8 3004 	str.w	r3, [r8, #4]
  404aae:	f77f ae25 	ble.w	4046fc <_svfprintf_r+0xa38>
  404ab2:	e74a      	b.n	40494a <_svfprintf_r+0xc86>
  404ab4:	aa25      	add	r2, sp, #148	; 0x94
  404ab6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404ab8:	980c      	ldr	r0, [sp, #48]	; 0x30
  404aba:	f002 fb0f 	bl	4070dc <__ssprint_r>
  404abe:	2800      	cmp	r0, #0
  404ac0:	f47f a9d2 	bne.w	403e68 <_svfprintf_r+0x1a4>
  404ac4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404ac6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404ac8:	46c8      	mov	r8, r9
  404aca:	e5f2      	b.n	4046b2 <_svfprintf_r+0x9ee>
  404acc:	aa25      	add	r2, sp, #148	; 0x94
  404ace:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404ad0:	980c      	ldr	r0, [sp, #48]	; 0x30
  404ad2:	f002 fb03 	bl	4070dc <__ssprint_r>
  404ad6:	2800      	cmp	r0, #0
  404ad8:	f47f a9c6 	bne.w	403e68 <_svfprintf_r+0x1a4>
  404adc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404ade:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404ae0:	46c8      	mov	r8, r9
  404ae2:	e5f5      	b.n	4046d0 <_svfprintf_r+0xa0c>
  404ae4:	464e      	mov	r6, r9
  404ae6:	f7ff b9fd 	b.w	403ee4 <_svfprintf_r+0x220>
  404aea:	aa25      	add	r2, sp, #148	; 0x94
  404aec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404aee:	980c      	ldr	r0, [sp, #48]	; 0x30
  404af0:	f002 faf4 	bl	4070dc <__ssprint_r>
  404af4:	2800      	cmp	r0, #0
  404af6:	f47f a9b7 	bne.w	403e68 <_svfprintf_r+0x1a4>
  404afa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404afc:	46c8      	mov	r8, r9
  404afe:	f7ff ba72 	b.w	403fe6 <_svfprintf_r+0x322>
  404b02:	9c15      	ldr	r4, [sp, #84]	; 0x54
  404b04:	4622      	mov	r2, r4
  404b06:	4620      	mov	r0, r4
  404b08:	9c14      	ldr	r4, [sp, #80]	; 0x50
  404b0a:	4623      	mov	r3, r4
  404b0c:	4621      	mov	r1, r4
  404b0e:	f003 fbab 	bl	408268 <__aeabi_dcmpun>
  404b12:	2800      	cmp	r0, #0
  404b14:	f040 8286 	bne.w	405024 <_svfprintf_r+0x1360>
  404b18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404b1a:	3301      	adds	r3, #1
  404b1c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404b1e:	f023 0320 	bic.w	r3, r3, #32
  404b22:	930e      	str	r3, [sp, #56]	; 0x38
  404b24:	f000 81e2 	beq.w	404eec <_svfprintf_r+0x1228>
  404b28:	2b47      	cmp	r3, #71	; 0x47
  404b2a:	f000 811e 	beq.w	404d6a <_svfprintf_r+0x10a6>
  404b2e:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  404b32:	9307      	str	r3, [sp, #28]
  404b34:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404b36:	1e1f      	subs	r7, r3, #0
  404b38:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404b3a:	9308      	str	r3, [sp, #32]
  404b3c:	bfbb      	ittet	lt
  404b3e:	463b      	movlt	r3, r7
  404b40:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  404b44:	2300      	movge	r3, #0
  404b46:	232d      	movlt	r3, #45	; 0x2d
  404b48:	9310      	str	r3, [sp, #64]	; 0x40
  404b4a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404b4c:	2b66      	cmp	r3, #102	; 0x66
  404b4e:	f000 81bb 	beq.w	404ec8 <_svfprintf_r+0x1204>
  404b52:	2b46      	cmp	r3, #70	; 0x46
  404b54:	f000 80df 	beq.w	404d16 <_svfprintf_r+0x1052>
  404b58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404b5a:	9a08      	ldr	r2, [sp, #32]
  404b5c:	2b45      	cmp	r3, #69	; 0x45
  404b5e:	bf0c      	ite	eq
  404b60:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  404b62:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  404b64:	a823      	add	r0, sp, #140	; 0x8c
  404b66:	a920      	add	r1, sp, #128	; 0x80
  404b68:	bf08      	it	eq
  404b6a:	1c5d      	addeq	r5, r3, #1
  404b6c:	9004      	str	r0, [sp, #16]
  404b6e:	9103      	str	r1, [sp, #12]
  404b70:	a81f      	add	r0, sp, #124	; 0x7c
  404b72:	2102      	movs	r1, #2
  404b74:	463b      	mov	r3, r7
  404b76:	9002      	str	r0, [sp, #8]
  404b78:	9501      	str	r5, [sp, #4]
  404b7a:	9100      	str	r1, [sp, #0]
  404b7c:	980c      	ldr	r0, [sp, #48]	; 0x30
  404b7e:	f000 fb73 	bl	405268 <_dtoa_r>
  404b82:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404b84:	2b67      	cmp	r3, #103	; 0x67
  404b86:	4606      	mov	r6, r0
  404b88:	f040 81e0 	bne.w	404f4c <_svfprintf_r+0x1288>
  404b8c:	f01b 0f01 	tst.w	fp, #1
  404b90:	f000 8246 	beq.w	405020 <_svfprintf_r+0x135c>
  404b94:	1974      	adds	r4, r6, r5
  404b96:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404b98:	9808      	ldr	r0, [sp, #32]
  404b9a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404b9c:	4639      	mov	r1, r7
  404b9e:	f003 fb31 	bl	408204 <__aeabi_dcmpeq>
  404ba2:	2800      	cmp	r0, #0
  404ba4:	f040 8165 	bne.w	404e72 <_svfprintf_r+0x11ae>
  404ba8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404baa:	42a3      	cmp	r3, r4
  404bac:	d206      	bcs.n	404bbc <_svfprintf_r+0xef8>
  404bae:	2130      	movs	r1, #48	; 0x30
  404bb0:	1c5a      	adds	r2, r3, #1
  404bb2:	9223      	str	r2, [sp, #140]	; 0x8c
  404bb4:	7019      	strb	r1, [r3, #0]
  404bb6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404bb8:	429c      	cmp	r4, r3
  404bba:	d8f9      	bhi.n	404bb0 <_svfprintf_r+0xeec>
  404bbc:	1b9b      	subs	r3, r3, r6
  404bbe:	9313      	str	r3, [sp, #76]	; 0x4c
  404bc0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404bc2:	2b47      	cmp	r3, #71	; 0x47
  404bc4:	f000 80e9 	beq.w	404d9a <_svfprintf_r+0x10d6>
  404bc8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404bca:	2b65      	cmp	r3, #101	; 0x65
  404bcc:	f340 81cd 	ble.w	404f6a <_svfprintf_r+0x12a6>
  404bd0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404bd2:	2b66      	cmp	r3, #102	; 0x66
  404bd4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404bd6:	9312      	str	r3, [sp, #72]	; 0x48
  404bd8:	f000 819e 	beq.w	404f18 <_svfprintf_r+0x1254>
  404bdc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404bde:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404be0:	4619      	mov	r1, r3
  404be2:	4291      	cmp	r1, r2
  404be4:	f300 818a 	bgt.w	404efc <_svfprintf_r+0x1238>
  404be8:	f01b 0f01 	tst.w	fp, #1
  404bec:	f040 8213 	bne.w	405016 <_svfprintf_r+0x1352>
  404bf0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404bf4:	9308      	str	r3, [sp, #32]
  404bf6:	2367      	movs	r3, #103	; 0x67
  404bf8:	920e      	str	r2, [sp, #56]	; 0x38
  404bfa:	9311      	str	r3, [sp, #68]	; 0x44
  404bfc:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404bfe:	2b00      	cmp	r3, #0
  404c00:	f040 80c4 	bne.w	404d8c <_svfprintf_r+0x10c8>
  404c04:	930a      	str	r3, [sp, #40]	; 0x28
  404c06:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404c0a:	f7ff b973 	b.w	403ef4 <_svfprintf_r+0x230>
  404c0e:	4635      	mov	r5, r6
  404c10:	460c      	mov	r4, r1
  404c12:	4646      	mov	r6, r8
  404c14:	4690      	mov	r8, r2
  404c16:	3301      	adds	r3, #1
  404c18:	443c      	add	r4, r7
  404c1a:	2b07      	cmp	r3, #7
  404c1c:	9427      	str	r4, [sp, #156]	; 0x9c
  404c1e:	9326      	str	r3, [sp, #152]	; 0x98
  404c20:	e888 00a0 	stmia.w	r8, {r5, r7}
  404c24:	f73f aed1 	bgt.w	4049ca <_svfprintf_r+0xd06>
  404c28:	f108 0808 	add.w	r8, r8, #8
  404c2c:	e6d7      	b.n	4049de <_svfprintf_r+0xd1a>
  404c2e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404c30:	6813      	ldr	r3, [r2, #0]
  404c32:	3204      	adds	r2, #4
  404c34:	920f      	str	r2, [sp, #60]	; 0x3c
  404c36:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404c38:	601a      	str	r2, [r3, #0]
  404c3a:	f7ff b86a 	b.w	403d12 <_svfprintf_r+0x4e>
  404c3e:	aa25      	add	r2, sp, #148	; 0x94
  404c40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404c42:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c44:	f002 fa4a 	bl	4070dc <__ssprint_r>
  404c48:	2800      	cmp	r0, #0
  404c4a:	f47f a90d 	bne.w	403e68 <_svfprintf_r+0x1a4>
  404c4e:	46c8      	mov	r8, r9
  404c50:	e48d      	b.n	40456e <_svfprintf_r+0x8aa>
  404c52:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404c54:	4a27      	ldr	r2, [pc, #156]	; (404cf4 <_svfprintf_r+0x1030>)
  404c56:	f8c8 2000 	str.w	r2, [r8]
  404c5a:	3301      	adds	r3, #1
  404c5c:	3401      	adds	r4, #1
  404c5e:	2201      	movs	r2, #1
  404c60:	2b07      	cmp	r3, #7
  404c62:	9427      	str	r4, [sp, #156]	; 0x9c
  404c64:	9326      	str	r3, [sp, #152]	; 0x98
  404c66:	f8c8 2004 	str.w	r2, [r8, #4]
  404c6a:	dc72      	bgt.n	404d52 <_svfprintf_r+0x108e>
  404c6c:	f108 0808 	add.w	r8, r8, #8
  404c70:	b929      	cbnz	r1, 404c7e <_svfprintf_r+0xfba>
  404c72:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404c74:	b91b      	cbnz	r3, 404c7e <_svfprintf_r+0xfba>
  404c76:	9b07      	ldr	r3, [sp, #28]
  404c78:	07d8      	lsls	r0, r3, #31
  404c7a:	f57f aa03 	bpl.w	404084 <_svfprintf_r+0x3c0>
  404c7e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404c80:	9819      	ldr	r0, [sp, #100]	; 0x64
  404c82:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  404c84:	f8c8 2000 	str.w	r2, [r8]
  404c88:	3301      	adds	r3, #1
  404c8a:	4602      	mov	r2, r0
  404c8c:	4422      	add	r2, r4
  404c8e:	2b07      	cmp	r3, #7
  404c90:	9227      	str	r2, [sp, #156]	; 0x9c
  404c92:	f8c8 0004 	str.w	r0, [r8, #4]
  404c96:	9326      	str	r3, [sp, #152]	; 0x98
  404c98:	f300 818d 	bgt.w	404fb6 <_svfprintf_r+0x12f2>
  404c9c:	f108 0808 	add.w	r8, r8, #8
  404ca0:	2900      	cmp	r1, #0
  404ca2:	f2c0 8165 	blt.w	404f70 <_svfprintf_r+0x12ac>
  404ca6:	9913      	ldr	r1, [sp, #76]	; 0x4c
  404ca8:	f8c8 6000 	str.w	r6, [r8]
  404cac:	3301      	adds	r3, #1
  404cae:	188c      	adds	r4, r1, r2
  404cb0:	2b07      	cmp	r3, #7
  404cb2:	9427      	str	r4, [sp, #156]	; 0x9c
  404cb4:	9326      	str	r3, [sp, #152]	; 0x98
  404cb6:	f8c8 1004 	str.w	r1, [r8, #4]
  404cba:	f77f a9e1 	ble.w	404080 <_svfprintf_r+0x3bc>
  404cbe:	e52c      	b.n	40471a <_svfprintf_r+0xa56>
  404cc0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404cc2:	9909      	ldr	r1, [sp, #36]	; 0x24
  404cc4:	6813      	ldr	r3, [r2, #0]
  404cc6:	17cd      	asrs	r5, r1, #31
  404cc8:	4608      	mov	r0, r1
  404cca:	3204      	adds	r2, #4
  404ccc:	4629      	mov	r1, r5
  404cce:	920f      	str	r2, [sp, #60]	; 0x3c
  404cd0:	e9c3 0100 	strd	r0, r1, [r3]
  404cd4:	f7ff b81d 	b.w	403d12 <_svfprintf_r+0x4e>
  404cd8:	aa25      	add	r2, sp, #148	; 0x94
  404cda:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404cdc:	980c      	ldr	r0, [sp, #48]	; 0x30
  404cde:	f002 f9fd 	bl	4070dc <__ssprint_r>
  404ce2:	2800      	cmp	r0, #0
  404ce4:	f47f a8c0 	bne.w	403e68 <_svfprintf_r+0x1a4>
  404ce8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404cea:	46c8      	mov	r8, r9
  404cec:	e458      	b.n	4045a0 <_svfprintf_r+0x8dc>
  404cee:	bf00      	nop
  404cf0:	0040900c 	.word	0x0040900c
  404cf4:	00408ff8 	.word	0x00408ff8
  404cf8:	2140      	movs	r1, #64	; 0x40
  404cfa:	980c      	ldr	r0, [sp, #48]	; 0x30
  404cfc:	f001 fa0a 	bl	406114 <_malloc_r>
  404d00:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404d02:	6010      	str	r0, [r2, #0]
  404d04:	6110      	str	r0, [r2, #16]
  404d06:	2800      	cmp	r0, #0
  404d08:	f000 81f2 	beq.w	4050f0 <_svfprintf_r+0x142c>
  404d0c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404d0e:	2340      	movs	r3, #64	; 0x40
  404d10:	6153      	str	r3, [r2, #20]
  404d12:	f7fe bfee 	b.w	403cf2 <_svfprintf_r+0x2e>
  404d16:	a823      	add	r0, sp, #140	; 0x8c
  404d18:	a920      	add	r1, sp, #128	; 0x80
  404d1a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404d1c:	9004      	str	r0, [sp, #16]
  404d1e:	9103      	str	r1, [sp, #12]
  404d20:	a81f      	add	r0, sp, #124	; 0x7c
  404d22:	2103      	movs	r1, #3
  404d24:	9002      	str	r0, [sp, #8]
  404d26:	9a08      	ldr	r2, [sp, #32]
  404d28:	9401      	str	r4, [sp, #4]
  404d2a:	463b      	mov	r3, r7
  404d2c:	9100      	str	r1, [sp, #0]
  404d2e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404d30:	f000 fa9a 	bl	405268 <_dtoa_r>
  404d34:	4625      	mov	r5, r4
  404d36:	4606      	mov	r6, r0
  404d38:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404d3a:	2b46      	cmp	r3, #70	; 0x46
  404d3c:	eb06 0405 	add.w	r4, r6, r5
  404d40:	f47f af29 	bne.w	404b96 <_svfprintf_r+0xed2>
  404d44:	7833      	ldrb	r3, [r6, #0]
  404d46:	2b30      	cmp	r3, #48	; 0x30
  404d48:	f000 8178 	beq.w	40503c <_svfprintf_r+0x1378>
  404d4c:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  404d4e:	442c      	add	r4, r5
  404d50:	e721      	b.n	404b96 <_svfprintf_r+0xed2>
  404d52:	aa25      	add	r2, sp, #148	; 0x94
  404d54:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404d56:	980c      	ldr	r0, [sp, #48]	; 0x30
  404d58:	f002 f9c0 	bl	4070dc <__ssprint_r>
  404d5c:	2800      	cmp	r0, #0
  404d5e:	f47f a883 	bne.w	403e68 <_svfprintf_r+0x1a4>
  404d62:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404d64:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404d66:	46c8      	mov	r8, r9
  404d68:	e782      	b.n	404c70 <_svfprintf_r+0xfac>
  404d6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404d6c:	2b00      	cmp	r3, #0
  404d6e:	bf08      	it	eq
  404d70:	2301      	moveq	r3, #1
  404d72:	930a      	str	r3, [sp, #40]	; 0x28
  404d74:	e6db      	b.n	404b2e <_svfprintf_r+0xe6a>
  404d76:	4630      	mov	r0, r6
  404d78:	940a      	str	r4, [sp, #40]	; 0x28
  404d7a:	f002 f941 	bl	407000 <strlen>
  404d7e:	950f      	str	r5, [sp, #60]	; 0x3c
  404d80:	900e      	str	r0, [sp, #56]	; 0x38
  404d82:	f8cd b01c 	str.w	fp, [sp, #28]
  404d86:	4603      	mov	r3, r0
  404d88:	f7ff b9f9 	b.w	40417e <_svfprintf_r+0x4ba>
  404d8c:	272d      	movs	r7, #45	; 0x2d
  404d8e:	2300      	movs	r3, #0
  404d90:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404d94:	930a      	str	r3, [sp, #40]	; 0x28
  404d96:	f7ff b8ae 	b.w	403ef6 <_svfprintf_r+0x232>
  404d9a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404d9c:	9312      	str	r3, [sp, #72]	; 0x48
  404d9e:	461a      	mov	r2, r3
  404da0:	3303      	adds	r3, #3
  404da2:	db04      	blt.n	404dae <_svfprintf_r+0x10ea>
  404da4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404da6:	4619      	mov	r1, r3
  404da8:	4291      	cmp	r1, r2
  404daa:	f6bf af17 	bge.w	404bdc <_svfprintf_r+0xf18>
  404dae:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404db0:	3b02      	subs	r3, #2
  404db2:	9311      	str	r3, [sp, #68]	; 0x44
  404db4:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  404db8:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  404dbc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404dbe:	3b01      	subs	r3, #1
  404dc0:	2b00      	cmp	r3, #0
  404dc2:	931f      	str	r3, [sp, #124]	; 0x7c
  404dc4:	bfbd      	ittte	lt
  404dc6:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  404dc8:	f1c3 0301 	rsblt	r3, r3, #1
  404dcc:	222d      	movlt	r2, #45	; 0x2d
  404dce:	222b      	movge	r2, #43	; 0x2b
  404dd0:	2b09      	cmp	r3, #9
  404dd2:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  404dd6:	f340 8116 	ble.w	405006 <_svfprintf_r+0x1342>
  404dda:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  404dde:	4620      	mov	r0, r4
  404de0:	4dab      	ldr	r5, [pc, #684]	; (405090 <_svfprintf_r+0x13cc>)
  404de2:	e000      	b.n	404de6 <_svfprintf_r+0x1122>
  404de4:	4610      	mov	r0, r2
  404de6:	fb85 1203 	smull	r1, r2, r5, r3
  404dea:	17d9      	asrs	r1, r3, #31
  404dec:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  404df0:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  404df4:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  404df8:	3230      	adds	r2, #48	; 0x30
  404dfa:	2909      	cmp	r1, #9
  404dfc:	f800 2c01 	strb.w	r2, [r0, #-1]
  404e00:	460b      	mov	r3, r1
  404e02:	f100 32ff 	add.w	r2, r0, #4294967295
  404e06:	dced      	bgt.n	404de4 <_svfprintf_r+0x1120>
  404e08:	3330      	adds	r3, #48	; 0x30
  404e0a:	3802      	subs	r0, #2
  404e0c:	b2d9      	uxtb	r1, r3
  404e0e:	4284      	cmp	r4, r0
  404e10:	f802 1c01 	strb.w	r1, [r2, #-1]
  404e14:	f240 8165 	bls.w	4050e2 <_svfprintf_r+0x141e>
  404e18:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  404e1c:	4613      	mov	r3, r2
  404e1e:	e001      	b.n	404e24 <_svfprintf_r+0x1160>
  404e20:	f813 1b01 	ldrb.w	r1, [r3], #1
  404e24:	f800 1b01 	strb.w	r1, [r0], #1
  404e28:	42a3      	cmp	r3, r4
  404e2a:	d1f9      	bne.n	404e20 <_svfprintf_r+0x115c>
  404e2c:	3301      	adds	r3, #1
  404e2e:	1a9b      	subs	r3, r3, r2
  404e30:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  404e34:	4413      	add	r3, r2
  404e36:	aa21      	add	r2, sp, #132	; 0x84
  404e38:	1a9b      	subs	r3, r3, r2
  404e3a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404e3c:	931b      	str	r3, [sp, #108]	; 0x6c
  404e3e:	2a01      	cmp	r2, #1
  404e40:	4413      	add	r3, r2
  404e42:	930e      	str	r3, [sp, #56]	; 0x38
  404e44:	f340 8119 	ble.w	40507a <_svfprintf_r+0x13b6>
  404e48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404e4a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404e4c:	4413      	add	r3, r2
  404e4e:	930e      	str	r3, [sp, #56]	; 0x38
  404e50:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404e54:	9308      	str	r3, [sp, #32]
  404e56:	2300      	movs	r3, #0
  404e58:	9312      	str	r3, [sp, #72]	; 0x48
  404e5a:	e6cf      	b.n	404bfc <_svfprintf_r+0xf38>
  404e5c:	aa25      	add	r2, sp, #148	; 0x94
  404e5e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404e60:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e62:	f002 f93b 	bl	4070dc <__ssprint_r>
  404e66:	2800      	cmp	r0, #0
  404e68:	f47e affe 	bne.w	403e68 <_svfprintf_r+0x1a4>
  404e6c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404e6e:	46c8      	mov	r8, r9
  404e70:	e4d7      	b.n	404822 <_svfprintf_r+0xb5e>
  404e72:	4623      	mov	r3, r4
  404e74:	e6a2      	b.n	404bbc <_svfprintf_r+0xef8>
  404e76:	aa25      	add	r2, sp, #148	; 0x94
  404e78:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404e7a:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e7c:	f002 f92e 	bl	4070dc <__ssprint_r>
  404e80:	2800      	cmp	r0, #0
  404e82:	f47e aff1 	bne.w	403e68 <_svfprintf_r+0x1a4>
  404e86:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404e88:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404e8a:	46c8      	mov	r8, r9
  404e8c:	e5ae      	b.n	4049ec <_svfprintf_r+0xd28>
  404e8e:	aa25      	add	r2, sp, #148	; 0x94
  404e90:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404e92:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e94:	f002 f922 	bl	4070dc <__ssprint_r>
  404e98:	2800      	cmp	r0, #0
  404e9a:	f47e afe5 	bne.w	403e68 <_svfprintf_r+0x1a4>
  404e9e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404ea0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404ea2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404ea4:	1a9a      	subs	r2, r3, r2
  404ea6:	46c8      	mov	r8, r9
  404ea8:	e5b8      	b.n	404a1c <_svfprintf_r+0xd58>
  404eaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404eac:	9612      	str	r6, [sp, #72]	; 0x48
  404eae:	2b06      	cmp	r3, #6
  404eb0:	bf28      	it	cs
  404eb2:	2306      	movcs	r3, #6
  404eb4:	960a      	str	r6, [sp, #40]	; 0x28
  404eb6:	4637      	mov	r7, r6
  404eb8:	9308      	str	r3, [sp, #32]
  404eba:	950f      	str	r5, [sp, #60]	; 0x3c
  404ebc:	f8cd b01c 	str.w	fp, [sp, #28]
  404ec0:	930e      	str	r3, [sp, #56]	; 0x38
  404ec2:	4e74      	ldr	r6, [pc, #464]	; (405094 <_svfprintf_r+0x13d0>)
  404ec4:	f7ff b816 	b.w	403ef4 <_svfprintf_r+0x230>
  404ec8:	a823      	add	r0, sp, #140	; 0x8c
  404eca:	a920      	add	r1, sp, #128	; 0x80
  404ecc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404ece:	9004      	str	r0, [sp, #16]
  404ed0:	9103      	str	r1, [sp, #12]
  404ed2:	a81f      	add	r0, sp, #124	; 0x7c
  404ed4:	2103      	movs	r1, #3
  404ed6:	9002      	str	r0, [sp, #8]
  404ed8:	9a08      	ldr	r2, [sp, #32]
  404eda:	9501      	str	r5, [sp, #4]
  404edc:	463b      	mov	r3, r7
  404ede:	9100      	str	r1, [sp, #0]
  404ee0:	980c      	ldr	r0, [sp, #48]	; 0x30
  404ee2:	f000 f9c1 	bl	405268 <_dtoa_r>
  404ee6:	4606      	mov	r6, r0
  404ee8:	1944      	adds	r4, r0, r5
  404eea:	e72b      	b.n	404d44 <_svfprintf_r+0x1080>
  404eec:	2306      	movs	r3, #6
  404eee:	930a      	str	r3, [sp, #40]	; 0x28
  404ef0:	e61d      	b.n	404b2e <_svfprintf_r+0xe6a>
  404ef2:	272d      	movs	r7, #45	; 0x2d
  404ef4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404ef8:	f7ff bacd 	b.w	404496 <_svfprintf_r+0x7d2>
  404efc:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404efe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404f00:	4413      	add	r3, r2
  404f02:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404f04:	930e      	str	r3, [sp, #56]	; 0x38
  404f06:	2a00      	cmp	r2, #0
  404f08:	f340 80b0 	ble.w	40506c <_svfprintf_r+0x13a8>
  404f0c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404f10:	9308      	str	r3, [sp, #32]
  404f12:	2367      	movs	r3, #103	; 0x67
  404f14:	9311      	str	r3, [sp, #68]	; 0x44
  404f16:	e671      	b.n	404bfc <_svfprintf_r+0xf38>
  404f18:	2b00      	cmp	r3, #0
  404f1a:	f340 80c3 	ble.w	4050a4 <_svfprintf_r+0x13e0>
  404f1e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404f20:	2a00      	cmp	r2, #0
  404f22:	f040 8099 	bne.w	405058 <_svfprintf_r+0x1394>
  404f26:	f01b 0f01 	tst.w	fp, #1
  404f2a:	f040 8095 	bne.w	405058 <_svfprintf_r+0x1394>
  404f2e:	9308      	str	r3, [sp, #32]
  404f30:	930e      	str	r3, [sp, #56]	; 0x38
  404f32:	e663      	b.n	404bfc <_svfprintf_r+0xf38>
  404f34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404f36:	9308      	str	r3, [sp, #32]
  404f38:	930e      	str	r3, [sp, #56]	; 0x38
  404f3a:	900a      	str	r0, [sp, #40]	; 0x28
  404f3c:	950f      	str	r5, [sp, #60]	; 0x3c
  404f3e:	f8cd b01c 	str.w	fp, [sp, #28]
  404f42:	9012      	str	r0, [sp, #72]	; 0x48
  404f44:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404f48:	f7fe bfd4 	b.w	403ef4 <_svfprintf_r+0x230>
  404f4c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404f4e:	2b47      	cmp	r3, #71	; 0x47
  404f50:	f47f ae20 	bne.w	404b94 <_svfprintf_r+0xed0>
  404f54:	f01b 0f01 	tst.w	fp, #1
  404f58:	f47f aeee 	bne.w	404d38 <_svfprintf_r+0x1074>
  404f5c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404f5e:	1b9b      	subs	r3, r3, r6
  404f60:	9313      	str	r3, [sp, #76]	; 0x4c
  404f62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404f64:	2b47      	cmp	r3, #71	; 0x47
  404f66:	f43f af18 	beq.w	404d9a <_svfprintf_r+0x10d6>
  404f6a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404f6c:	9312      	str	r3, [sp, #72]	; 0x48
  404f6e:	e721      	b.n	404db4 <_svfprintf_r+0x10f0>
  404f70:	424f      	negs	r7, r1
  404f72:	3110      	adds	r1, #16
  404f74:	4d48      	ldr	r5, [pc, #288]	; (405098 <_svfprintf_r+0x13d4>)
  404f76:	da2f      	bge.n	404fd8 <_svfprintf_r+0x1314>
  404f78:	2410      	movs	r4, #16
  404f7a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404f7e:	e004      	b.n	404f8a <_svfprintf_r+0x12c6>
  404f80:	f108 0808 	add.w	r8, r8, #8
  404f84:	3f10      	subs	r7, #16
  404f86:	2f10      	cmp	r7, #16
  404f88:	dd26      	ble.n	404fd8 <_svfprintf_r+0x1314>
  404f8a:	3301      	adds	r3, #1
  404f8c:	3210      	adds	r2, #16
  404f8e:	2b07      	cmp	r3, #7
  404f90:	9227      	str	r2, [sp, #156]	; 0x9c
  404f92:	9326      	str	r3, [sp, #152]	; 0x98
  404f94:	f8c8 5000 	str.w	r5, [r8]
  404f98:	f8c8 4004 	str.w	r4, [r8, #4]
  404f9c:	ddf0      	ble.n	404f80 <_svfprintf_r+0x12bc>
  404f9e:	aa25      	add	r2, sp, #148	; 0x94
  404fa0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404fa2:	4658      	mov	r0, fp
  404fa4:	f002 f89a 	bl	4070dc <__ssprint_r>
  404fa8:	2800      	cmp	r0, #0
  404faa:	f47e af5d 	bne.w	403e68 <_svfprintf_r+0x1a4>
  404fae:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404fb0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404fb2:	46c8      	mov	r8, r9
  404fb4:	e7e6      	b.n	404f84 <_svfprintf_r+0x12c0>
  404fb6:	aa25      	add	r2, sp, #148	; 0x94
  404fb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404fba:	980c      	ldr	r0, [sp, #48]	; 0x30
  404fbc:	f002 f88e 	bl	4070dc <__ssprint_r>
  404fc0:	2800      	cmp	r0, #0
  404fc2:	f47e af51 	bne.w	403e68 <_svfprintf_r+0x1a4>
  404fc6:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404fc8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404fca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404fcc:	46c8      	mov	r8, r9
  404fce:	e667      	b.n	404ca0 <_svfprintf_r+0xfdc>
  404fd0:	2000      	movs	r0, #0
  404fd2:	900a      	str	r0, [sp, #40]	; 0x28
  404fd4:	f7fe bed0 	b.w	403d78 <_svfprintf_r+0xb4>
  404fd8:	3301      	adds	r3, #1
  404fda:	443a      	add	r2, r7
  404fdc:	2b07      	cmp	r3, #7
  404fde:	e888 00a0 	stmia.w	r8, {r5, r7}
  404fe2:	9227      	str	r2, [sp, #156]	; 0x9c
  404fe4:	9326      	str	r3, [sp, #152]	; 0x98
  404fe6:	f108 0808 	add.w	r8, r8, #8
  404fea:	f77f ae5c 	ble.w	404ca6 <_svfprintf_r+0xfe2>
  404fee:	aa25      	add	r2, sp, #148	; 0x94
  404ff0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404ff2:	980c      	ldr	r0, [sp, #48]	; 0x30
  404ff4:	f002 f872 	bl	4070dc <__ssprint_r>
  404ff8:	2800      	cmp	r0, #0
  404ffa:	f47e af35 	bne.w	403e68 <_svfprintf_r+0x1a4>
  404ffe:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405000:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405002:	46c8      	mov	r8, r9
  405004:	e64f      	b.n	404ca6 <_svfprintf_r+0xfe2>
  405006:	3330      	adds	r3, #48	; 0x30
  405008:	2230      	movs	r2, #48	; 0x30
  40500a:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  40500e:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  405012:	ab22      	add	r3, sp, #136	; 0x88
  405014:	e70f      	b.n	404e36 <_svfprintf_r+0x1172>
  405016:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405018:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40501a:	4413      	add	r3, r2
  40501c:	930e      	str	r3, [sp, #56]	; 0x38
  40501e:	e775      	b.n	404f0c <_svfprintf_r+0x1248>
  405020:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  405022:	e5cb      	b.n	404bbc <_svfprintf_r+0xef8>
  405024:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405026:	4e1d      	ldr	r6, [pc, #116]	; (40509c <_svfprintf_r+0x13d8>)
  405028:	2b00      	cmp	r3, #0
  40502a:	bfb6      	itet	lt
  40502c:	272d      	movlt	r7, #45	; 0x2d
  40502e:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  405032:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  405036:	4b1a      	ldr	r3, [pc, #104]	; (4050a0 <_svfprintf_r+0x13dc>)
  405038:	f7ff ba2f 	b.w	40449a <_svfprintf_r+0x7d6>
  40503c:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40503e:	9808      	ldr	r0, [sp, #32]
  405040:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  405042:	4639      	mov	r1, r7
  405044:	f003 f8de 	bl	408204 <__aeabi_dcmpeq>
  405048:	2800      	cmp	r0, #0
  40504a:	f47f ae7f 	bne.w	404d4c <_svfprintf_r+0x1088>
  40504e:	f1c5 0501 	rsb	r5, r5, #1
  405052:	951f      	str	r5, [sp, #124]	; 0x7c
  405054:	442c      	add	r4, r5
  405056:	e59e      	b.n	404b96 <_svfprintf_r+0xed2>
  405058:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40505a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40505c:	4413      	add	r3, r2
  40505e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405060:	441a      	add	r2, r3
  405062:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  405066:	920e      	str	r2, [sp, #56]	; 0x38
  405068:	9308      	str	r3, [sp, #32]
  40506a:	e5c7      	b.n	404bfc <_svfprintf_r+0xf38>
  40506c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40506e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405070:	f1c3 0301 	rsb	r3, r3, #1
  405074:	441a      	add	r2, r3
  405076:	4613      	mov	r3, r2
  405078:	e7d0      	b.n	40501c <_svfprintf_r+0x1358>
  40507a:	f01b 0301 	ands.w	r3, fp, #1
  40507e:	9312      	str	r3, [sp, #72]	; 0x48
  405080:	f47f aee2 	bne.w	404e48 <_svfprintf_r+0x1184>
  405084:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405086:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40508a:	9308      	str	r3, [sp, #32]
  40508c:	e5b6      	b.n	404bfc <_svfprintf_r+0xf38>
  40508e:	bf00      	nop
  405090:	66666667 	.word	0x66666667
  405094:	00408ff0 	.word	0x00408ff0
  405098:	0040900c 	.word	0x0040900c
  40509c:	00408fc4 	.word	0x00408fc4
  4050a0:	00408fc0 	.word	0x00408fc0
  4050a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4050a6:	b913      	cbnz	r3, 4050ae <_svfprintf_r+0x13ea>
  4050a8:	f01b 0f01 	tst.w	fp, #1
  4050ac:	d002      	beq.n	4050b4 <_svfprintf_r+0x13f0>
  4050ae:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4050b0:	3301      	adds	r3, #1
  4050b2:	e7d4      	b.n	40505e <_svfprintf_r+0x139a>
  4050b4:	2301      	movs	r3, #1
  4050b6:	e73a      	b.n	404f2e <_svfprintf_r+0x126a>
  4050b8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4050ba:	f89a 3001 	ldrb.w	r3, [sl, #1]
  4050be:	6828      	ldr	r0, [r5, #0]
  4050c0:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  4050c4:	900a      	str	r0, [sp, #40]	; 0x28
  4050c6:	4628      	mov	r0, r5
  4050c8:	3004      	adds	r0, #4
  4050ca:	46a2      	mov	sl, r4
  4050cc:	900f      	str	r0, [sp, #60]	; 0x3c
  4050ce:	f7fe be51 	b.w	403d74 <_svfprintf_r+0xb0>
  4050d2:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4050d6:	f7ff b867 	b.w	4041a8 <_svfprintf_r+0x4e4>
  4050da:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4050de:	f7ff ba15 	b.w	40450c <_svfprintf_r+0x848>
  4050e2:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4050e6:	e6a6      	b.n	404e36 <_svfprintf_r+0x1172>
  4050e8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4050ec:	f7ff b8eb 	b.w	4042c6 <_svfprintf_r+0x602>
  4050f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4050f2:	230c      	movs	r3, #12
  4050f4:	6013      	str	r3, [r2, #0]
  4050f6:	f04f 33ff 	mov.w	r3, #4294967295
  4050fa:	9309      	str	r3, [sp, #36]	; 0x24
  4050fc:	f7fe bebd 	b.w	403e7a <_svfprintf_r+0x1b6>
  405100:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405104:	f7ff b99a 	b.w	40443c <_svfprintf_r+0x778>
  405108:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40510c:	f7ff b976 	b.w	4043fc <_svfprintf_r+0x738>
  405110:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405114:	f7ff b959 	b.w	4043ca <_svfprintf_r+0x706>
  405118:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40511c:	f7ff b912 	b.w	404344 <_svfprintf_r+0x680>

00405120 <register_fini>:
  405120:	4b02      	ldr	r3, [pc, #8]	; (40512c <register_fini+0xc>)
  405122:	b113      	cbz	r3, 40512a <register_fini+0xa>
  405124:	4802      	ldr	r0, [pc, #8]	; (405130 <register_fini+0x10>)
  405126:	f000 b805 	b.w	405134 <atexit>
  40512a:	4770      	bx	lr
  40512c:	00000000 	.word	0x00000000
  405130:	004060bd 	.word	0x004060bd

00405134 <atexit>:
  405134:	2300      	movs	r3, #0
  405136:	4601      	mov	r1, r0
  405138:	461a      	mov	r2, r3
  40513a:	4618      	mov	r0, r3
  40513c:	f002 b84c 	b.w	4071d8 <__register_exitproc>

00405140 <quorem>:
  405140:	6902      	ldr	r2, [r0, #16]
  405142:	690b      	ldr	r3, [r1, #16]
  405144:	4293      	cmp	r3, r2
  405146:	f300 808d 	bgt.w	405264 <quorem+0x124>
  40514a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40514e:	f103 38ff 	add.w	r8, r3, #4294967295
  405152:	f101 0714 	add.w	r7, r1, #20
  405156:	f100 0b14 	add.w	fp, r0, #20
  40515a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40515e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  405162:	ea4f 0488 	mov.w	r4, r8, lsl #2
  405166:	b083      	sub	sp, #12
  405168:	3201      	adds	r2, #1
  40516a:	fbb3 f9f2 	udiv	r9, r3, r2
  40516e:	eb0b 0304 	add.w	r3, fp, r4
  405172:	9400      	str	r4, [sp, #0]
  405174:	eb07 0a04 	add.w	sl, r7, r4
  405178:	9301      	str	r3, [sp, #4]
  40517a:	f1b9 0f00 	cmp.w	r9, #0
  40517e:	d039      	beq.n	4051f4 <quorem+0xb4>
  405180:	2500      	movs	r5, #0
  405182:	462e      	mov	r6, r5
  405184:	46bc      	mov	ip, r7
  405186:	46de      	mov	lr, fp
  405188:	f85c 4b04 	ldr.w	r4, [ip], #4
  40518c:	f8de 3000 	ldr.w	r3, [lr]
  405190:	b2a2      	uxth	r2, r4
  405192:	fb09 5502 	mla	r5, r9, r2, r5
  405196:	0c22      	lsrs	r2, r4, #16
  405198:	0c2c      	lsrs	r4, r5, #16
  40519a:	fb09 4202 	mla	r2, r9, r2, r4
  40519e:	b2ad      	uxth	r5, r5
  4051a0:	1b75      	subs	r5, r6, r5
  4051a2:	b296      	uxth	r6, r2
  4051a4:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4051a8:	fa15 f383 	uxtah	r3, r5, r3
  4051ac:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4051b0:	b29b      	uxth	r3, r3
  4051b2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4051b6:	45e2      	cmp	sl, ip
  4051b8:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4051bc:	f84e 3b04 	str.w	r3, [lr], #4
  4051c0:	ea4f 4626 	mov.w	r6, r6, asr #16
  4051c4:	d2e0      	bcs.n	405188 <quorem+0x48>
  4051c6:	9b00      	ldr	r3, [sp, #0]
  4051c8:	f85b 3003 	ldr.w	r3, [fp, r3]
  4051cc:	b993      	cbnz	r3, 4051f4 <quorem+0xb4>
  4051ce:	9c01      	ldr	r4, [sp, #4]
  4051d0:	1f23      	subs	r3, r4, #4
  4051d2:	459b      	cmp	fp, r3
  4051d4:	d20c      	bcs.n	4051f0 <quorem+0xb0>
  4051d6:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4051da:	b94b      	cbnz	r3, 4051f0 <quorem+0xb0>
  4051dc:	f1a4 0308 	sub.w	r3, r4, #8
  4051e0:	e002      	b.n	4051e8 <quorem+0xa8>
  4051e2:	681a      	ldr	r2, [r3, #0]
  4051e4:	3b04      	subs	r3, #4
  4051e6:	b91a      	cbnz	r2, 4051f0 <quorem+0xb0>
  4051e8:	459b      	cmp	fp, r3
  4051ea:	f108 38ff 	add.w	r8, r8, #4294967295
  4051ee:	d3f8      	bcc.n	4051e2 <quorem+0xa2>
  4051f0:	f8c0 8010 	str.w	r8, [r0, #16]
  4051f4:	4604      	mov	r4, r0
  4051f6:	f001 fd67 	bl	406cc8 <__mcmp>
  4051fa:	2800      	cmp	r0, #0
  4051fc:	db2e      	blt.n	40525c <quorem+0x11c>
  4051fe:	f109 0901 	add.w	r9, r9, #1
  405202:	465d      	mov	r5, fp
  405204:	2300      	movs	r3, #0
  405206:	f857 1b04 	ldr.w	r1, [r7], #4
  40520a:	6828      	ldr	r0, [r5, #0]
  40520c:	b28a      	uxth	r2, r1
  40520e:	1a9a      	subs	r2, r3, r2
  405210:	0c0b      	lsrs	r3, r1, #16
  405212:	fa12 f280 	uxtah	r2, r2, r0
  405216:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  40521a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40521e:	b292      	uxth	r2, r2
  405220:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  405224:	45ba      	cmp	sl, r7
  405226:	f845 2b04 	str.w	r2, [r5], #4
  40522a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40522e:	d2ea      	bcs.n	405206 <quorem+0xc6>
  405230:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  405234:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  405238:	b982      	cbnz	r2, 40525c <quorem+0x11c>
  40523a:	1f1a      	subs	r2, r3, #4
  40523c:	4593      	cmp	fp, r2
  40523e:	d20b      	bcs.n	405258 <quorem+0x118>
  405240:	f853 2c04 	ldr.w	r2, [r3, #-4]
  405244:	b942      	cbnz	r2, 405258 <quorem+0x118>
  405246:	3b08      	subs	r3, #8
  405248:	e002      	b.n	405250 <quorem+0x110>
  40524a:	681a      	ldr	r2, [r3, #0]
  40524c:	3b04      	subs	r3, #4
  40524e:	b91a      	cbnz	r2, 405258 <quorem+0x118>
  405250:	459b      	cmp	fp, r3
  405252:	f108 38ff 	add.w	r8, r8, #4294967295
  405256:	d3f8      	bcc.n	40524a <quorem+0x10a>
  405258:	f8c4 8010 	str.w	r8, [r4, #16]
  40525c:	4648      	mov	r0, r9
  40525e:	b003      	add	sp, #12
  405260:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405264:	2000      	movs	r0, #0
  405266:	4770      	bx	lr

00405268 <_dtoa_r>:
  405268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40526c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40526e:	b09b      	sub	sp, #108	; 0x6c
  405270:	4604      	mov	r4, r0
  405272:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  405274:	4692      	mov	sl, r2
  405276:	469b      	mov	fp, r3
  405278:	b141      	cbz	r1, 40528c <_dtoa_r+0x24>
  40527a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40527c:	604a      	str	r2, [r1, #4]
  40527e:	2301      	movs	r3, #1
  405280:	4093      	lsls	r3, r2
  405282:	608b      	str	r3, [r1, #8]
  405284:	f001 fb48 	bl	406918 <_Bfree>
  405288:	2300      	movs	r3, #0
  40528a:	6423      	str	r3, [r4, #64]	; 0x40
  40528c:	f1bb 0f00 	cmp.w	fp, #0
  405290:	465d      	mov	r5, fp
  405292:	db35      	blt.n	405300 <_dtoa_r+0x98>
  405294:	2300      	movs	r3, #0
  405296:	6033      	str	r3, [r6, #0]
  405298:	4b9d      	ldr	r3, [pc, #628]	; (405510 <_dtoa_r+0x2a8>)
  40529a:	43ab      	bics	r3, r5
  40529c:	d015      	beq.n	4052ca <_dtoa_r+0x62>
  40529e:	4650      	mov	r0, sl
  4052a0:	4659      	mov	r1, fp
  4052a2:	2200      	movs	r2, #0
  4052a4:	2300      	movs	r3, #0
  4052a6:	f002 ffad 	bl	408204 <__aeabi_dcmpeq>
  4052aa:	4680      	mov	r8, r0
  4052ac:	2800      	cmp	r0, #0
  4052ae:	d02d      	beq.n	40530c <_dtoa_r+0xa4>
  4052b0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4052b2:	2301      	movs	r3, #1
  4052b4:	6013      	str	r3, [r2, #0]
  4052b6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4052b8:	2b00      	cmp	r3, #0
  4052ba:	f000 80bd 	beq.w	405438 <_dtoa_r+0x1d0>
  4052be:	4895      	ldr	r0, [pc, #596]	; (405514 <_dtoa_r+0x2ac>)
  4052c0:	6018      	str	r0, [r3, #0]
  4052c2:	3801      	subs	r0, #1
  4052c4:	b01b      	add	sp, #108	; 0x6c
  4052c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4052ca:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4052cc:	f242 730f 	movw	r3, #9999	; 0x270f
  4052d0:	6013      	str	r3, [r2, #0]
  4052d2:	f1ba 0f00 	cmp.w	sl, #0
  4052d6:	d10d      	bne.n	4052f4 <_dtoa_r+0x8c>
  4052d8:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4052dc:	b955      	cbnz	r5, 4052f4 <_dtoa_r+0x8c>
  4052de:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4052e0:	488d      	ldr	r0, [pc, #564]	; (405518 <_dtoa_r+0x2b0>)
  4052e2:	2b00      	cmp	r3, #0
  4052e4:	d0ee      	beq.n	4052c4 <_dtoa_r+0x5c>
  4052e6:	f100 0308 	add.w	r3, r0, #8
  4052ea:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4052ec:	6013      	str	r3, [r2, #0]
  4052ee:	b01b      	add	sp, #108	; 0x6c
  4052f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4052f4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4052f6:	4889      	ldr	r0, [pc, #548]	; (40551c <_dtoa_r+0x2b4>)
  4052f8:	2b00      	cmp	r3, #0
  4052fa:	d0e3      	beq.n	4052c4 <_dtoa_r+0x5c>
  4052fc:	1cc3      	adds	r3, r0, #3
  4052fe:	e7f4      	b.n	4052ea <_dtoa_r+0x82>
  405300:	2301      	movs	r3, #1
  405302:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  405306:	6033      	str	r3, [r6, #0]
  405308:	46ab      	mov	fp, r5
  40530a:	e7c5      	b.n	405298 <_dtoa_r+0x30>
  40530c:	aa18      	add	r2, sp, #96	; 0x60
  40530e:	ab19      	add	r3, sp, #100	; 0x64
  405310:	9201      	str	r2, [sp, #4]
  405312:	9300      	str	r3, [sp, #0]
  405314:	4652      	mov	r2, sl
  405316:	465b      	mov	r3, fp
  405318:	4620      	mov	r0, r4
  40531a:	f001 fd75 	bl	406e08 <__d2b>
  40531e:	0d2b      	lsrs	r3, r5, #20
  405320:	4681      	mov	r9, r0
  405322:	d071      	beq.n	405408 <_dtoa_r+0x1a0>
  405324:	f3cb 0213 	ubfx	r2, fp, #0, #20
  405328:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  40532c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40532e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  405332:	4650      	mov	r0, sl
  405334:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  405338:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40533c:	2200      	movs	r2, #0
  40533e:	4b78      	ldr	r3, [pc, #480]	; (405520 <_dtoa_r+0x2b8>)
  405340:	f002 fb44 	bl	4079cc <__aeabi_dsub>
  405344:	a36c      	add	r3, pc, #432	; (adr r3, 4054f8 <_dtoa_r+0x290>)
  405346:	e9d3 2300 	ldrd	r2, r3, [r3]
  40534a:	f002 fcf3 	bl	407d34 <__aeabi_dmul>
  40534e:	a36c      	add	r3, pc, #432	; (adr r3, 405500 <_dtoa_r+0x298>)
  405350:	e9d3 2300 	ldrd	r2, r3, [r3]
  405354:	f002 fb3c 	bl	4079d0 <__adddf3>
  405358:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40535c:	4630      	mov	r0, r6
  40535e:	f002 fc83 	bl	407c68 <__aeabi_i2d>
  405362:	a369      	add	r3, pc, #420	; (adr r3, 405508 <_dtoa_r+0x2a0>)
  405364:	e9d3 2300 	ldrd	r2, r3, [r3]
  405368:	f002 fce4 	bl	407d34 <__aeabi_dmul>
  40536c:	4602      	mov	r2, r0
  40536e:	460b      	mov	r3, r1
  405370:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405374:	f002 fb2c 	bl	4079d0 <__adddf3>
  405378:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40537c:	f002 ff8a 	bl	408294 <__aeabi_d2iz>
  405380:	2200      	movs	r2, #0
  405382:	9002      	str	r0, [sp, #8]
  405384:	2300      	movs	r3, #0
  405386:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40538a:	f002 ff45 	bl	408218 <__aeabi_dcmplt>
  40538e:	2800      	cmp	r0, #0
  405390:	f040 8173 	bne.w	40567a <_dtoa_r+0x412>
  405394:	9d02      	ldr	r5, [sp, #8]
  405396:	2d16      	cmp	r5, #22
  405398:	f200 815d 	bhi.w	405656 <_dtoa_r+0x3ee>
  40539c:	4b61      	ldr	r3, [pc, #388]	; (405524 <_dtoa_r+0x2bc>)
  40539e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4053a2:	e9d3 0100 	ldrd	r0, r1, [r3]
  4053a6:	4652      	mov	r2, sl
  4053a8:	465b      	mov	r3, fp
  4053aa:	f002 ff53 	bl	408254 <__aeabi_dcmpgt>
  4053ae:	2800      	cmp	r0, #0
  4053b0:	f000 81c5 	beq.w	40573e <_dtoa_r+0x4d6>
  4053b4:	1e6b      	subs	r3, r5, #1
  4053b6:	9302      	str	r3, [sp, #8]
  4053b8:	2300      	movs	r3, #0
  4053ba:	930e      	str	r3, [sp, #56]	; 0x38
  4053bc:	1bbf      	subs	r7, r7, r6
  4053be:	1e7b      	subs	r3, r7, #1
  4053c0:	9306      	str	r3, [sp, #24]
  4053c2:	f100 8154 	bmi.w	40566e <_dtoa_r+0x406>
  4053c6:	2300      	movs	r3, #0
  4053c8:	9308      	str	r3, [sp, #32]
  4053ca:	9b02      	ldr	r3, [sp, #8]
  4053cc:	2b00      	cmp	r3, #0
  4053ce:	f2c0 8145 	blt.w	40565c <_dtoa_r+0x3f4>
  4053d2:	9a06      	ldr	r2, [sp, #24]
  4053d4:	930d      	str	r3, [sp, #52]	; 0x34
  4053d6:	4611      	mov	r1, r2
  4053d8:	4419      	add	r1, r3
  4053da:	2300      	movs	r3, #0
  4053dc:	9106      	str	r1, [sp, #24]
  4053de:	930c      	str	r3, [sp, #48]	; 0x30
  4053e0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4053e2:	2b09      	cmp	r3, #9
  4053e4:	d82a      	bhi.n	40543c <_dtoa_r+0x1d4>
  4053e6:	2b05      	cmp	r3, #5
  4053e8:	f340 865b 	ble.w	4060a2 <_dtoa_r+0xe3a>
  4053ec:	3b04      	subs	r3, #4
  4053ee:	9324      	str	r3, [sp, #144]	; 0x90
  4053f0:	2500      	movs	r5, #0
  4053f2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4053f4:	3b02      	subs	r3, #2
  4053f6:	2b03      	cmp	r3, #3
  4053f8:	f200 8642 	bhi.w	406080 <_dtoa_r+0xe18>
  4053fc:	e8df f013 	tbh	[pc, r3, lsl #1]
  405400:	02c903d4 	.word	0x02c903d4
  405404:	046103df 	.word	0x046103df
  405408:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40540a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40540c:	443e      	add	r6, r7
  40540e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  405412:	2b20      	cmp	r3, #32
  405414:	f340 818e 	ble.w	405734 <_dtoa_r+0x4cc>
  405418:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40541c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  405420:	409d      	lsls	r5, r3
  405422:	fa2a f000 	lsr.w	r0, sl, r0
  405426:	4328      	orrs	r0, r5
  405428:	f002 fc0e 	bl	407c48 <__aeabi_ui2d>
  40542c:	2301      	movs	r3, #1
  40542e:	3e01      	subs	r6, #1
  405430:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  405434:	9314      	str	r3, [sp, #80]	; 0x50
  405436:	e781      	b.n	40533c <_dtoa_r+0xd4>
  405438:	483b      	ldr	r0, [pc, #236]	; (405528 <_dtoa_r+0x2c0>)
  40543a:	e743      	b.n	4052c4 <_dtoa_r+0x5c>
  40543c:	2100      	movs	r1, #0
  40543e:	6461      	str	r1, [r4, #68]	; 0x44
  405440:	4620      	mov	r0, r4
  405442:	9125      	str	r1, [sp, #148]	; 0x94
  405444:	f001 fa42 	bl	4068cc <_Balloc>
  405448:	f04f 33ff 	mov.w	r3, #4294967295
  40544c:	930a      	str	r3, [sp, #40]	; 0x28
  40544e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405450:	930f      	str	r3, [sp, #60]	; 0x3c
  405452:	2301      	movs	r3, #1
  405454:	9004      	str	r0, [sp, #16]
  405456:	6420      	str	r0, [r4, #64]	; 0x40
  405458:	9224      	str	r2, [sp, #144]	; 0x90
  40545a:	930b      	str	r3, [sp, #44]	; 0x2c
  40545c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40545e:	2b00      	cmp	r3, #0
  405460:	f2c0 80d9 	blt.w	405616 <_dtoa_r+0x3ae>
  405464:	9a02      	ldr	r2, [sp, #8]
  405466:	2a0e      	cmp	r2, #14
  405468:	f300 80d5 	bgt.w	405616 <_dtoa_r+0x3ae>
  40546c:	4b2d      	ldr	r3, [pc, #180]	; (405524 <_dtoa_r+0x2bc>)
  40546e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405472:	e9d3 2300 	ldrd	r2, r3, [r3]
  405476:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40547a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40547c:	2b00      	cmp	r3, #0
  40547e:	f2c0 83ba 	blt.w	405bf6 <_dtoa_r+0x98e>
  405482:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  405486:	4650      	mov	r0, sl
  405488:	462a      	mov	r2, r5
  40548a:	4633      	mov	r3, r6
  40548c:	4659      	mov	r1, fp
  40548e:	f002 fd7b 	bl	407f88 <__aeabi_ddiv>
  405492:	f002 feff 	bl	408294 <__aeabi_d2iz>
  405496:	4680      	mov	r8, r0
  405498:	f002 fbe6 	bl	407c68 <__aeabi_i2d>
  40549c:	462a      	mov	r2, r5
  40549e:	4633      	mov	r3, r6
  4054a0:	f002 fc48 	bl	407d34 <__aeabi_dmul>
  4054a4:	460b      	mov	r3, r1
  4054a6:	4602      	mov	r2, r0
  4054a8:	4659      	mov	r1, fp
  4054aa:	4650      	mov	r0, sl
  4054ac:	f002 fa8e 	bl	4079cc <__aeabi_dsub>
  4054b0:	9d04      	ldr	r5, [sp, #16]
  4054b2:	f108 0330 	add.w	r3, r8, #48	; 0x30
  4054b6:	702b      	strb	r3, [r5, #0]
  4054b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4054ba:	2b01      	cmp	r3, #1
  4054bc:	4606      	mov	r6, r0
  4054be:	460f      	mov	r7, r1
  4054c0:	f105 0501 	add.w	r5, r5, #1
  4054c4:	d068      	beq.n	405598 <_dtoa_r+0x330>
  4054c6:	2200      	movs	r2, #0
  4054c8:	4b18      	ldr	r3, [pc, #96]	; (40552c <_dtoa_r+0x2c4>)
  4054ca:	f002 fc33 	bl	407d34 <__aeabi_dmul>
  4054ce:	2200      	movs	r2, #0
  4054d0:	2300      	movs	r3, #0
  4054d2:	4606      	mov	r6, r0
  4054d4:	460f      	mov	r7, r1
  4054d6:	f002 fe95 	bl	408204 <__aeabi_dcmpeq>
  4054da:	2800      	cmp	r0, #0
  4054dc:	f040 8088 	bne.w	4055f0 <_dtoa_r+0x388>
  4054e0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  4054e4:	f04f 0a00 	mov.w	sl, #0
  4054e8:	f8df b040 	ldr.w	fp, [pc, #64]	; 40552c <_dtoa_r+0x2c4>
  4054ec:	940c      	str	r4, [sp, #48]	; 0x30
  4054ee:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4054f2:	e028      	b.n	405546 <_dtoa_r+0x2de>
  4054f4:	f3af 8000 	nop.w
  4054f8:	636f4361 	.word	0x636f4361
  4054fc:	3fd287a7 	.word	0x3fd287a7
  405500:	8b60c8b3 	.word	0x8b60c8b3
  405504:	3fc68a28 	.word	0x3fc68a28
  405508:	509f79fb 	.word	0x509f79fb
  40550c:	3fd34413 	.word	0x3fd34413
  405510:	7ff00000 	.word	0x7ff00000
  405514:	00408ff9 	.word	0x00408ff9
  405518:	0040901c 	.word	0x0040901c
  40551c:	00409028 	.word	0x00409028
  405520:	3ff80000 	.word	0x3ff80000
  405524:	00409058 	.word	0x00409058
  405528:	00408ff8 	.word	0x00408ff8
  40552c:	40240000 	.word	0x40240000
  405530:	f002 fc00 	bl	407d34 <__aeabi_dmul>
  405534:	2200      	movs	r2, #0
  405536:	2300      	movs	r3, #0
  405538:	4606      	mov	r6, r0
  40553a:	460f      	mov	r7, r1
  40553c:	f002 fe62 	bl	408204 <__aeabi_dcmpeq>
  405540:	2800      	cmp	r0, #0
  405542:	f040 83c1 	bne.w	405cc8 <_dtoa_r+0xa60>
  405546:	4642      	mov	r2, r8
  405548:	464b      	mov	r3, r9
  40554a:	4630      	mov	r0, r6
  40554c:	4639      	mov	r1, r7
  40554e:	f002 fd1b 	bl	407f88 <__aeabi_ddiv>
  405552:	f002 fe9f 	bl	408294 <__aeabi_d2iz>
  405556:	4604      	mov	r4, r0
  405558:	f002 fb86 	bl	407c68 <__aeabi_i2d>
  40555c:	4642      	mov	r2, r8
  40555e:	464b      	mov	r3, r9
  405560:	f002 fbe8 	bl	407d34 <__aeabi_dmul>
  405564:	4602      	mov	r2, r0
  405566:	460b      	mov	r3, r1
  405568:	4630      	mov	r0, r6
  40556a:	4639      	mov	r1, r7
  40556c:	f002 fa2e 	bl	4079cc <__aeabi_dsub>
  405570:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  405574:	9e04      	ldr	r6, [sp, #16]
  405576:	f805 eb01 	strb.w	lr, [r5], #1
  40557a:	eba5 0e06 	sub.w	lr, r5, r6
  40557e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  405580:	45b6      	cmp	lr, r6
  405582:	e9cd 0106 	strd	r0, r1, [sp, #24]
  405586:	4652      	mov	r2, sl
  405588:	465b      	mov	r3, fp
  40558a:	d1d1      	bne.n	405530 <_dtoa_r+0x2c8>
  40558c:	46a0      	mov	r8, r4
  40558e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405592:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405594:	4606      	mov	r6, r0
  405596:	460f      	mov	r7, r1
  405598:	4632      	mov	r2, r6
  40559a:	463b      	mov	r3, r7
  40559c:	4630      	mov	r0, r6
  40559e:	4639      	mov	r1, r7
  4055a0:	f002 fa16 	bl	4079d0 <__adddf3>
  4055a4:	4606      	mov	r6, r0
  4055a6:	460f      	mov	r7, r1
  4055a8:	4602      	mov	r2, r0
  4055aa:	460b      	mov	r3, r1
  4055ac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4055b0:	f002 fe32 	bl	408218 <__aeabi_dcmplt>
  4055b4:	b948      	cbnz	r0, 4055ca <_dtoa_r+0x362>
  4055b6:	4632      	mov	r2, r6
  4055b8:	463b      	mov	r3, r7
  4055ba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4055be:	f002 fe21 	bl	408204 <__aeabi_dcmpeq>
  4055c2:	b1a8      	cbz	r0, 4055f0 <_dtoa_r+0x388>
  4055c4:	f018 0f01 	tst.w	r8, #1
  4055c8:	d012      	beq.n	4055f0 <_dtoa_r+0x388>
  4055ca:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4055ce:	9a04      	ldr	r2, [sp, #16]
  4055d0:	1e6b      	subs	r3, r5, #1
  4055d2:	e004      	b.n	4055de <_dtoa_r+0x376>
  4055d4:	429a      	cmp	r2, r3
  4055d6:	f000 8401 	beq.w	405ddc <_dtoa_r+0xb74>
  4055da:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4055de:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4055e2:	f103 0501 	add.w	r5, r3, #1
  4055e6:	d0f5      	beq.n	4055d4 <_dtoa_r+0x36c>
  4055e8:	f108 0801 	add.w	r8, r8, #1
  4055ec:	f883 8000 	strb.w	r8, [r3]
  4055f0:	4649      	mov	r1, r9
  4055f2:	4620      	mov	r0, r4
  4055f4:	f001 f990 	bl	406918 <_Bfree>
  4055f8:	2200      	movs	r2, #0
  4055fa:	9b02      	ldr	r3, [sp, #8]
  4055fc:	702a      	strb	r2, [r5, #0]
  4055fe:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405600:	3301      	adds	r3, #1
  405602:	6013      	str	r3, [r2, #0]
  405604:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405606:	2b00      	cmp	r3, #0
  405608:	f000 839e 	beq.w	405d48 <_dtoa_r+0xae0>
  40560c:	9804      	ldr	r0, [sp, #16]
  40560e:	601d      	str	r5, [r3, #0]
  405610:	b01b      	add	sp, #108	; 0x6c
  405612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405616:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405618:	2a00      	cmp	r2, #0
  40561a:	d03e      	beq.n	40569a <_dtoa_r+0x432>
  40561c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40561e:	2a01      	cmp	r2, #1
  405620:	f340 8311 	ble.w	405c46 <_dtoa_r+0x9de>
  405624:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405626:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405628:	1e5f      	subs	r7, r3, #1
  40562a:	42ba      	cmp	r2, r7
  40562c:	f2c0 838f 	blt.w	405d4e <_dtoa_r+0xae6>
  405630:	1bd7      	subs	r7, r2, r7
  405632:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405634:	2b00      	cmp	r3, #0
  405636:	f2c0 848b 	blt.w	405f50 <_dtoa_r+0xce8>
  40563a:	9d08      	ldr	r5, [sp, #32]
  40563c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40563e:	9a08      	ldr	r2, [sp, #32]
  405640:	441a      	add	r2, r3
  405642:	9208      	str	r2, [sp, #32]
  405644:	9a06      	ldr	r2, [sp, #24]
  405646:	2101      	movs	r1, #1
  405648:	441a      	add	r2, r3
  40564a:	4620      	mov	r0, r4
  40564c:	9206      	str	r2, [sp, #24]
  40564e:	f001 f9fd 	bl	406a4c <__i2b>
  405652:	4606      	mov	r6, r0
  405654:	e024      	b.n	4056a0 <_dtoa_r+0x438>
  405656:	2301      	movs	r3, #1
  405658:	930e      	str	r3, [sp, #56]	; 0x38
  40565a:	e6af      	b.n	4053bc <_dtoa_r+0x154>
  40565c:	9a08      	ldr	r2, [sp, #32]
  40565e:	9b02      	ldr	r3, [sp, #8]
  405660:	1ad2      	subs	r2, r2, r3
  405662:	425b      	negs	r3, r3
  405664:	930c      	str	r3, [sp, #48]	; 0x30
  405666:	2300      	movs	r3, #0
  405668:	9208      	str	r2, [sp, #32]
  40566a:	930d      	str	r3, [sp, #52]	; 0x34
  40566c:	e6b8      	b.n	4053e0 <_dtoa_r+0x178>
  40566e:	f1c7 0301 	rsb	r3, r7, #1
  405672:	9308      	str	r3, [sp, #32]
  405674:	2300      	movs	r3, #0
  405676:	9306      	str	r3, [sp, #24]
  405678:	e6a7      	b.n	4053ca <_dtoa_r+0x162>
  40567a:	9d02      	ldr	r5, [sp, #8]
  40567c:	4628      	mov	r0, r5
  40567e:	f002 faf3 	bl	407c68 <__aeabi_i2d>
  405682:	4602      	mov	r2, r0
  405684:	460b      	mov	r3, r1
  405686:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40568a:	f002 fdbb 	bl	408204 <__aeabi_dcmpeq>
  40568e:	2800      	cmp	r0, #0
  405690:	f47f ae80 	bne.w	405394 <_dtoa_r+0x12c>
  405694:	1e6b      	subs	r3, r5, #1
  405696:	9302      	str	r3, [sp, #8]
  405698:	e67c      	b.n	405394 <_dtoa_r+0x12c>
  40569a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40569c:	9d08      	ldr	r5, [sp, #32]
  40569e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4056a0:	2d00      	cmp	r5, #0
  4056a2:	dd0c      	ble.n	4056be <_dtoa_r+0x456>
  4056a4:	9906      	ldr	r1, [sp, #24]
  4056a6:	2900      	cmp	r1, #0
  4056a8:	460b      	mov	r3, r1
  4056aa:	dd08      	ble.n	4056be <_dtoa_r+0x456>
  4056ac:	42a9      	cmp	r1, r5
  4056ae:	9a08      	ldr	r2, [sp, #32]
  4056b0:	bfa8      	it	ge
  4056b2:	462b      	movge	r3, r5
  4056b4:	1ad2      	subs	r2, r2, r3
  4056b6:	1aed      	subs	r5, r5, r3
  4056b8:	1acb      	subs	r3, r1, r3
  4056ba:	9208      	str	r2, [sp, #32]
  4056bc:	9306      	str	r3, [sp, #24]
  4056be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4056c0:	b1d3      	cbz	r3, 4056f8 <_dtoa_r+0x490>
  4056c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4056c4:	2b00      	cmp	r3, #0
  4056c6:	f000 82b7 	beq.w	405c38 <_dtoa_r+0x9d0>
  4056ca:	2f00      	cmp	r7, #0
  4056cc:	dd10      	ble.n	4056f0 <_dtoa_r+0x488>
  4056ce:	4631      	mov	r1, r6
  4056d0:	463a      	mov	r2, r7
  4056d2:	4620      	mov	r0, r4
  4056d4:	f001 fa56 	bl	406b84 <__pow5mult>
  4056d8:	464a      	mov	r2, r9
  4056da:	4601      	mov	r1, r0
  4056dc:	4606      	mov	r6, r0
  4056de:	4620      	mov	r0, r4
  4056e0:	f001 f9be 	bl	406a60 <__multiply>
  4056e4:	4649      	mov	r1, r9
  4056e6:	4680      	mov	r8, r0
  4056e8:	4620      	mov	r0, r4
  4056ea:	f001 f915 	bl	406918 <_Bfree>
  4056ee:	46c1      	mov	r9, r8
  4056f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4056f2:	1bda      	subs	r2, r3, r7
  4056f4:	f040 82a1 	bne.w	405c3a <_dtoa_r+0x9d2>
  4056f8:	2101      	movs	r1, #1
  4056fa:	4620      	mov	r0, r4
  4056fc:	f001 f9a6 	bl	406a4c <__i2b>
  405700:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405702:	2b00      	cmp	r3, #0
  405704:	4680      	mov	r8, r0
  405706:	dd1c      	ble.n	405742 <_dtoa_r+0x4da>
  405708:	4601      	mov	r1, r0
  40570a:	461a      	mov	r2, r3
  40570c:	4620      	mov	r0, r4
  40570e:	f001 fa39 	bl	406b84 <__pow5mult>
  405712:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405714:	2b01      	cmp	r3, #1
  405716:	4680      	mov	r8, r0
  405718:	f340 8254 	ble.w	405bc4 <_dtoa_r+0x95c>
  40571c:	2300      	movs	r3, #0
  40571e:	930c      	str	r3, [sp, #48]	; 0x30
  405720:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405724:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  405728:	6918      	ldr	r0, [r3, #16]
  40572a:	f001 f93f 	bl	4069ac <__hi0bits>
  40572e:	f1c0 0020 	rsb	r0, r0, #32
  405732:	e010      	b.n	405756 <_dtoa_r+0x4ee>
  405734:	f1c3 0520 	rsb	r5, r3, #32
  405738:	fa0a f005 	lsl.w	r0, sl, r5
  40573c:	e674      	b.n	405428 <_dtoa_r+0x1c0>
  40573e:	900e      	str	r0, [sp, #56]	; 0x38
  405740:	e63c      	b.n	4053bc <_dtoa_r+0x154>
  405742:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405744:	2b01      	cmp	r3, #1
  405746:	f340 8287 	ble.w	405c58 <_dtoa_r+0x9f0>
  40574a:	2300      	movs	r3, #0
  40574c:	930c      	str	r3, [sp, #48]	; 0x30
  40574e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405750:	2001      	movs	r0, #1
  405752:	2b00      	cmp	r3, #0
  405754:	d1e4      	bne.n	405720 <_dtoa_r+0x4b8>
  405756:	9a06      	ldr	r2, [sp, #24]
  405758:	4410      	add	r0, r2
  40575a:	f010 001f 	ands.w	r0, r0, #31
  40575e:	f000 80a1 	beq.w	4058a4 <_dtoa_r+0x63c>
  405762:	f1c0 0320 	rsb	r3, r0, #32
  405766:	2b04      	cmp	r3, #4
  405768:	f340 849e 	ble.w	4060a8 <_dtoa_r+0xe40>
  40576c:	9b08      	ldr	r3, [sp, #32]
  40576e:	f1c0 001c 	rsb	r0, r0, #28
  405772:	4403      	add	r3, r0
  405774:	9308      	str	r3, [sp, #32]
  405776:	4613      	mov	r3, r2
  405778:	4403      	add	r3, r0
  40577a:	4405      	add	r5, r0
  40577c:	9306      	str	r3, [sp, #24]
  40577e:	9b08      	ldr	r3, [sp, #32]
  405780:	2b00      	cmp	r3, #0
  405782:	dd05      	ble.n	405790 <_dtoa_r+0x528>
  405784:	4649      	mov	r1, r9
  405786:	461a      	mov	r2, r3
  405788:	4620      	mov	r0, r4
  40578a:	f001 fa4b 	bl	406c24 <__lshift>
  40578e:	4681      	mov	r9, r0
  405790:	9b06      	ldr	r3, [sp, #24]
  405792:	2b00      	cmp	r3, #0
  405794:	dd05      	ble.n	4057a2 <_dtoa_r+0x53a>
  405796:	4641      	mov	r1, r8
  405798:	461a      	mov	r2, r3
  40579a:	4620      	mov	r0, r4
  40579c:	f001 fa42 	bl	406c24 <__lshift>
  4057a0:	4680      	mov	r8, r0
  4057a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4057a4:	2b00      	cmp	r3, #0
  4057a6:	f040 8086 	bne.w	4058b6 <_dtoa_r+0x64e>
  4057aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4057ac:	2b00      	cmp	r3, #0
  4057ae:	f340 8266 	ble.w	405c7e <_dtoa_r+0xa16>
  4057b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4057b4:	2b00      	cmp	r3, #0
  4057b6:	f000 8098 	beq.w	4058ea <_dtoa_r+0x682>
  4057ba:	2d00      	cmp	r5, #0
  4057bc:	dd05      	ble.n	4057ca <_dtoa_r+0x562>
  4057be:	4631      	mov	r1, r6
  4057c0:	462a      	mov	r2, r5
  4057c2:	4620      	mov	r0, r4
  4057c4:	f001 fa2e 	bl	406c24 <__lshift>
  4057c8:	4606      	mov	r6, r0
  4057ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4057cc:	2b00      	cmp	r3, #0
  4057ce:	f040 8337 	bne.w	405e40 <_dtoa_r+0xbd8>
  4057d2:	9606      	str	r6, [sp, #24]
  4057d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4057d6:	9a04      	ldr	r2, [sp, #16]
  4057d8:	f8dd b018 	ldr.w	fp, [sp, #24]
  4057dc:	3b01      	subs	r3, #1
  4057de:	18d3      	adds	r3, r2, r3
  4057e0:	930b      	str	r3, [sp, #44]	; 0x2c
  4057e2:	f00a 0301 	and.w	r3, sl, #1
  4057e6:	930c      	str	r3, [sp, #48]	; 0x30
  4057e8:	4617      	mov	r7, r2
  4057ea:	46c2      	mov	sl, r8
  4057ec:	4651      	mov	r1, sl
  4057ee:	4648      	mov	r0, r9
  4057f0:	f7ff fca6 	bl	405140 <quorem>
  4057f4:	4631      	mov	r1, r6
  4057f6:	4605      	mov	r5, r0
  4057f8:	4648      	mov	r0, r9
  4057fa:	f001 fa65 	bl	406cc8 <__mcmp>
  4057fe:	465a      	mov	r2, fp
  405800:	900a      	str	r0, [sp, #40]	; 0x28
  405802:	4651      	mov	r1, sl
  405804:	4620      	mov	r0, r4
  405806:	f001 fa7b 	bl	406d00 <__mdiff>
  40580a:	68c2      	ldr	r2, [r0, #12]
  40580c:	4680      	mov	r8, r0
  40580e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  405812:	2a00      	cmp	r2, #0
  405814:	f040 822b 	bne.w	405c6e <_dtoa_r+0xa06>
  405818:	4601      	mov	r1, r0
  40581a:	4648      	mov	r0, r9
  40581c:	9308      	str	r3, [sp, #32]
  40581e:	f001 fa53 	bl	406cc8 <__mcmp>
  405822:	4641      	mov	r1, r8
  405824:	9006      	str	r0, [sp, #24]
  405826:	4620      	mov	r0, r4
  405828:	f001 f876 	bl	406918 <_Bfree>
  40582c:	9a06      	ldr	r2, [sp, #24]
  40582e:	9b08      	ldr	r3, [sp, #32]
  405830:	b932      	cbnz	r2, 405840 <_dtoa_r+0x5d8>
  405832:	9924      	ldr	r1, [sp, #144]	; 0x90
  405834:	b921      	cbnz	r1, 405840 <_dtoa_r+0x5d8>
  405836:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405838:	2a00      	cmp	r2, #0
  40583a:	f000 83ef 	beq.w	40601c <_dtoa_r+0xdb4>
  40583e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405840:	990a      	ldr	r1, [sp, #40]	; 0x28
  405842:	2900      	cmp	r1, #0
  405844:	f2c0 829f 	blt.w	405d86 <_dtoa_r+0xb1e>
  405848:	d105      	bne.n	405856 <_dtoa_r+0x5ee>
  40584a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40584c:	b919      	cbnz	r1, 405856 <_dtoa_r+0x5ee>
  40584e:	990c      	ldr	r1, [sp, #48]	; 0x30
  405850:	2900      	cmp	r1, #0
  405852:	f000 8298 	beq.w	405d86 <_dtoa_r+0xb1e>
  405856:	2a00      	cmp	r2, #0
  405858:	f300 8306 	bgt.w	405e68 <_dtoa_r+0xc00>
  40585c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40585e:	703b      	strb	r3, [r7, #0]
  405860:	f107 0801 	add.w	r8, r7, #1
  405864:	4297      	cmp	r7, r2
  405866:	4645      	mov	r5, r8
  405868:	f000 830c 	beq.w	405e84 <_dtoa_r+0xc1c>
  40586c:	4649      	mov	r1, r9
  40586e:	2300      	movs	r3, #0
  405870:	220a      	movs	r2, #10
  405872:	4620      	mov	r0, r4
  405874:	f001 f85a 	bl	40692c <__multadd>
  405878:	455e      	cmp	r6, fp
  40587a:	4681      	mov	r9, r0
  40587c:	4631      	mov	r1, r6
  40587e:	f04f 0300 	mov.w	r3, #0
  405882:	f04f 020a 	mov.w	r2, #10
  405886:	4620      	mov	r0, r4
  405888:	f000 81eb 	beq.w	405c62 <_dtoa_r+0x9fa>
  40588c:	f001 f84e 	bl	40692c <__multadd>
  405890:	4659      	mov	r1, fp
  405892:	4606      	mov	r6, r0
  405894:	2300      	movs	r3, #0
  405896:	220a      	movs	r2, #10
  405898:	4620      	mov	r0, r4
  40589a:	f001 f847 	bl	40692c <__multadd>
  40589e:	4647      	mov	r7, r8
  4058a0:	4683      	mov	fp, r0
  4058a2:	e7a3      	b.n	4057ec <_dtoa_r+0x584>
  4058a4:	201c      	movs	r0, #28
  4058a6:	9b08      	ldr	r3, [sp, #32]
  4058a8:	4403      	add	r3, r0
  4058aa:	9308      	str	r3, [sp, #32]
  4058ac:	9b06      	ldr	r3, [sp, #24]
  4058ae:	4403      	add	r3, r0
  4058b0:	4405      	add	r5, r0
  4058b2:	9306      	str	r3, [sp, #24]
  4058b4:	e763      	b.n	40577e <_dtoa_r+0x516>
  4058b6:	4641      	mov	r1, r8
  4058b8:	4648      	mov	r0, r9
  4058ba:	f001 fa05 	bl	406cc8 <__mcmp>
  4058be:	2800      	cmp	r0, #0
  4058c0:	f6bf af73 	bge.w	4057aa <_dtoa_r+0x542>
  4058c4:	9f02      	ldr	r7, [sp, #8]
  4058c6:	4649      	mov	r1, r9
  4058c8:	2300      	movs	r3, #0
  4058ca:	220a      	movs	r2, #10
  4058cc:	4620      	mov	r0, r4
  4058ce:	3f01      	subs	r7, #1
  4058d0:	9702      	str	r7, [sp, #8]
  4058d2:	f001 f82b 	bl	40692c <__multadd>
  4058d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4058d8:	4681      	mov	r9, r0
  4058da:	2b00      	cmp	r3, #0
  4058dc:	f040 83b6 	bne.w	40604c <_dtoa_r+0xde4>
  4058e0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4058e2:	2b00      	cmp	r3, #0
  4058e4:	f340 83bf 	ble.w	406066 <_dtoa_r+0xdfe>
  4058e8:	930a      	str	r3, [sp, #40]	; 0x28
  4058ea:	f8dd b010 	ldr.w	fp, [sp, #16]
  4058ee:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4058f0:	465d      	mov	r5, fp
  4058f2:	e002      	b.n	4058fa <_dtoa_r+0x692>
  4058f4:	f001 f81a 	bl	40692c <__multadd>
  4058f8:	4681      	mov	r9, r0
  4058fa:	4641      	mov	r1, r8
  4058fc:	4648      	mov	r0, r9
  4058fe:	f7ff fc1f 	bl	405140 <quorem>
  405902:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  405906:	f805 ab01 	strb.w	sl, [r5], #1
  40590a:	eba5 030b 	sub.w	r3, r5, fp
  40590e:	42bb      	cmp	r3, r7
  405910:	f04f 020a 	mov.w	r2, #10
  405914:	f04f 0300 	mov.w	r3, #0
  405918:	4649      	mov	r1, r9
  40591a:	4620      	mov	r0, r4
  40591c:	dbea      	blt.n	4058f4 <_dtoa_r+0x68c>
  40591e:	9b04      	ldr	r3, [sp, #16]
  405920:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405922:	2a01      	cmp	r2, #1
  405924:	bfac      	ite	ge
  405926:	189b      	addge	r3, r3, r2
  405928:	3301      	addlt	r3, #1
  40592a:	461d      	mov	r5, r3
  40592c:	f04f 0b00 	mov.w	fp, #0
  405930:	4649      	mov	r1, r9
  405932:	2201      	movs	r2, #1
  405934:	4620      	mov	r0, r4
  405936:	f001 f975 	bl	406c24 <__lshift>
  40593a:	4641      	mov	r1, r8
  40593c:	4681      	mov	r9, r0
  40593e:	f001 f9c3 	bl	406cc8 <__mcmp>
  405942:	2800      	cmp	r0, #0
  405944:	f340 823d 	ble.w	405dc2 <_dtoa_r+0xb5a>
  405948:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40594c:	9904      	ldr	r1, [sp, #16]
  40594e:	1e6b      	subs	r3, r5, #1
  405950:	e004      	b.n	40595c <_dtoa_r+0x6f4>
  405952:	428b      	cmp	r3, r1
  405954:	f000 81ae 	beq.w	405cb4 <_dtoa_r+0xa4c>
  405958:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40595c:	2a39      	cmp	r2, #57	; 0x39
  40595e:	f103 0501 	add.w	r5, r3, #1
  405962:	d0f6      	beq.n	405952 <_dtoa_r+0x6ea>
  405964:	3201      	adds	r2, #1
  405966:	701a      	strb	r2, [r3, #0]
  405968:	4641      	mov	r1, r8
  40596a:	4620      	mov	r0, r4
  40596c:	f000 ffd4 	bl	406918 <_Bfree>
  405970:	2e00      	cmp	r6, #0
  405972:	f43f ae3d 	beq.w	4055f0 <_dtoa_r+0x388>
  405976:	f1bb 0f00 	cmp.w	fp, #0
  40597a:	d005      	beq.n	405988 <_dtoa_r+0x720>
  40597c:	45b3      	cmp	fp, r6
  40597e:	d003      	beq.n	405988 <_dtoa_r+0x720>
  405980:	4659      	mov	r1, fp
  405982:	4620      	mov	r0, r4
  405984:	f000 ffc8 	bl	406918 <_Bfree>
  405988:	4631      	mov	r1, r6
  40598a:	4620      	mov	r0, r4
  40598c:	f000 ffc4 	bl	406918 <_Bfree>
  405990:	e62e      	b.n	4055f0 <_dtoa_r+0x388>
  405992:	2300      	movs	r3, #0
  405994:	930b      	str	r3, [sp, #44]	; 0x2c
  405996:	9b02      	ldr	r3, [sp, #8]
  405998:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40599a:	4413      	add	r3, r2
  40599c:	930f      	str	r3, [sp, #60]	; 0x3c
  40599e:	3301      	adds	r3, #1
  4059a0:	2b01      	cmp	r3, #1
  4059a2:	461f      	mov	r7, r3
  4059a4:	461e      	mov	r6, r3
  4059a6:	930a      	str	r3, [sp, #40]	; 0x28
  4059a8:	bfb8      	it	lt
  4059aa:	2701      	movlt	r7, #1
  4059ac:	2100      	movs	r1, #0
  4059ae:	2f17      	cmp	r7, #23
  4059b0:	6461      	str	r1, [r4, #68]	; 0x44
  4059b2:	d90a      	bls.n	4059ca <_dtoa_r+0x762>
  4059b4:	2201      	movs	r2, #1
  4059b6:	2304      	movs	r3, #4
  4059b8:	005b      	lsls	r3, r3, #1
  4059ba:	f103 0014 	add.w	r0, r3, #20
  4059be:	4287      	cmp	r7, r0
  4059c0:	4611      	mov	r1, r2
  4059c2:	f102 0201 	add.w	r2, r2, #1
  4059c6:	d2f7      	bcs.n	4059b8 <_dtoa_r+0x750>
  4059c8:	6461      	str	r1, [r4, #68]	; 0x44
  4059ca:	4620      	mov	r0, r4
  4059cc:	f000 ff7e 	bl	4068cc <_Balloc>
  4059d0:	2e0e      	cmp	r6, #14
  4059d2:	9004      	str	r0, [sp, #16]
  4059d4:	6420      	str	r0, [r4, #64]	; 0x40
  4059d6:	f63f ad41 	bhi.w	40545c <_dtoa_r+0x1f4>
  4059da:	2d00      	cmp	r5, #0
  4059dc:	f43f ad3e 	beq.w	40545c <_dtoa_r+0x1f4>
  4059e0:	9902      	ldr	r1, [sp, #8]
  4059e2:	2900      	cmp	r1, #0
  4059e4:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4059e8:	f340 8202 	ble.w	405df0 <_dtoa_r+0xb88>
  4059ec:	4bb8      	ldr	r3, [pc, #736]	; (405cd0 <_dtoa_r+0xa68>)
  4059ee:	f001 020f 	and.w	r2, r1, #15
  4059f2:	110d      	asrs	r5, r1, #4
  4059f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4059f8:	06e9      	lsls	r1, r5, #27
  4059fa:	e9d3 6700 	ldrd	r6, r7, [r3]
  4059fe:	f140 81ae 	bpl.w	405d5e <_dtoa_r+0xaf6>
  405a02:	4bb4      	ldr	r3, [pc, #720]	; (405cd4 <_dtoa_r+0xa6c>)
  405a04:	4650      	mov	r0, sl
  405a06:	4659      	mov	r1, fp
  405a08:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  405a0c:	f002 fabc 	bl	407f88 <__aeabi_ddiv>
  405a10:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  405a14:	f005 050f 	and.w	r5, r5, #15
  405a18:	f04f 0a03 	mov.w	sl, #3
  405a1c:	b18d      	cbz	r5, 405a42 <_dtoa_r+0x7da>
  405a1e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 405cd4 <_dtoa_r+0xa6c>
  405a22:	07ea      	lsls	r2, r5, #31
  405a24:	d509      	bpl.n	405a3a <_dtoa_r+0x7d2>
  405a26:	4630      	mov	r0, r6
  405a28:	4639      	mov	r1, r7
  405a2a:	e9d8 2300 	ldrd	r2, r3, [r8]
  405a2e:	f002 f981 	bl	407d34 <__aeabi_dmul>
  405a32:	f10a 0a01 	add.w	sl, sl, #1
  405a36:	4606      	mov	r6, r0
  405a38:	460f      	mov	r7, r1
  405a3a:	106d      	asrs	r5, r5, #1
  405a3c:	f108 0808 	add.w	r8, r8, #8
  405a40:	d1ef      	bne.n	405a22 <_dtoa_r+0x7ba>
  405a42:	463b      	mov	r3, r7
  405a44:	4632      	mov	r2, r6
  405a46:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  405a4a:	f002 fa9d 	bl	407f88 <__aeabi_ddiv>
  405a4e:	4607      	mov	r7, r0
  405a50:	4688      	mov	r8, r1
  405a52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405a54:	b143      	cbz	r3, 405a68 <_dtoa_r+0x800>
  405a56:	2200      	movs	r2, #0
  405a58:	4b9f      	ldr	r3, [pc, #636]	; (405cd8 <_dtoa_r+0xa70>)
  405a5a:	4638      	mov	r0, r7
  405a5c:	4641      	mov	r1, r8
  405a5e:	f002 fbdb 	bl	408218 <__aeabi_dcmplt>
  405a62:	2800      	cmp	r0, #0
  405a64:	f040 8286 	bne.w	405f74 <_dtoa_r+0xd0c>
  405a68:	4650      	mov	r0, sl
  405a6a:	f002 f8fd 	bl	407c68 <__aeabi_i2d>
  405a6e:	463a      	mov	r2, r7
  405a70:	4643      	mov	r3, r8
  405a72:	f002 f95f 	bl	407d34 <__aeabi_dmul>
  405a76:	4b99      	ldr	r3, [pc, #612]	; (405cdc <_dtoa_r+0xa74>)
  405a78:	2200      	movs	r2, #0
  405a7a:	f001 ffa9 	bl	4079d0 <__adddf3>
  405a7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405a80:	4605      	mov	r5, r0
  405a82:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405a86:	2b00      	cmp	r3, #0
  405a88:	f000 813e 	beq.w	405d08 <_dtoa_r+0xaa0>
  405a8c:	9b02      	ldr	r3, [sp, #8]
  405a8e:	9315      	str	r3, [sp, #84]	; 0x54
  405a90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405a92:	9312      	str	r3, [sp, #72]	; 0x48
  405a94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405a96:	2b00      	cmp	r3, #0
  405a98:	f000 81fa 	beq.w	405e90 <_dtoa_r+0xc28>
  405a9c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405a9e:	4b8c      	ldr	r3, [pc, #560]	; (405cd0 <_dtoa_r+0xa68>)
  405aa0:	498f      	ldr	r1, [pc, #572]	; (405ce0 <_dtoa_r+0xa78>)
  405aa2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405aa6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  405aaa:	2000      	movs	r0, #0
  405aac:	f002 fa6c 	bl	407f88 <__aeabi_ddiv>
  405ab0:	462a      	mov	r2, r5
  405ab2:	4633      	mov	r3, r6
  405ab4:	f001 ff8a 	bl	4079cc <__aeabi_dsub>
  405ab8:	4682      	mov	sl, r0
  405aba:	468b      	mov	fp, r1
  405abc:	4638      	mov	r0, r7
  405abe:	4641      	mov	r1, r8
  405ac0:	f002 fbe8 	bl	408294 <__aeabi_d2iz>
  405ac4:	4605      	mov	r5, r0
  405ac6:	f002 f8cf 	bl	407c68 <__aeabi_i2d>
  405aca:	4602      	mov	r2, r0
  405acc:	460b      	mov	r3, r1
  405ace:	4638      	mov	r0, r7
  405ad0:	4641      	mov	r1, r8
  405ad2:	f001 ff7b 	bl	4079cc <__aeabi_dsub>
  405ad6:	3530      	adds	r5, #48	; 0x30
  405ad8:	fa5f f885 	uxtb.w	r8, r5
  405adc:	9d04      	ldr	r5, [sp, #16]
  405ade:	4606      	mov	r6, r0
  405ae0:	460f      	mov	r7, r1
  405ae2:	f885 8000 	strb.w	r8, [r5]
  405ae6:	4602      	mov	r2, r0
  405ae8:	460b      	mov	r3, r1
  405aea:	4650      	mov	r0, sl
  405aec:	4659      	mov	r1, fp
  405aee:	3501      	adds	r5, #1
  405af0:	f002 fbb0 	bl	408254 <__aeabi_dcmpgt>
  405af4:	2800      	cmp	r0, #0
  405af6:	d154      	bne.n	405ba2 <_dtoa_r+0x93a>
  405af8:	4632      	mov	r2, r6
  405afa:	463b      	mov	r3, r7
  405afc:	2000      	movs	r0, #0
  405afe:	4976      	ldr	r1, [pc, #472]	; (405cd8 <_dtoa_r+0xa70>)
  405b00:	f001 ff64 	bl	4079cc <__aeabi_dsub>
  405b04:	4602      	mov	r2, r0
  405b06:	460b      	mov	r3, r1
  405b08:	4650      	mov	r0, sl
  405b0a:	4659      	mov	r1, fp
  405b0c:	f002 fba2 	bl	408254 <__aeabi_dcmpgt>
  405b10:	2800      	cmp	r0, #0
  405b12:	f040 8270 	bne.w	405ff6 <_dtoa_r+0xd8e>
  405b16:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405b18:	2a01      	cmp	r2, #1
  405b1a:	f000 8111 	beq.w	405d40 <_dtoa_r+0xad8>
  405b1e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405b20:	9a04      	ldr	r2, [sp, #16]
  405b22:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405b26:	4413      	add	r3, r2
  405b28:	4699      	mov	r9, r3
  405b2a:	e00d      	b.n	405b48 <_dtoa_r+0x8e0>
  405b2c:	2000      	movs	r0, #0
  405b2e:	496a      	ldr	r1, [pc, #424]	; (405cd8 <_dtoa_r+0xa70>)
  405b30:	f001 ff4c 	bl	4079cc <__aeabi_dsub>
  405b34:	4652      	mov	r2, sl
  405b36:	465b      	mov	r3, fp
  405b38:	f002 fb6e 	bl	408218 <__aeabi_dcmplt>
  405b3c:	2800      	cmp	r0, #0
  405b3e:	f040 8258 	bne.w	405ff2 <_dtoa_r+0xd8a>
  405b42:	454d      	cmp	r5, r9
  405b44:	f000 80fa 	beq.w	405d3c <_dtoa_r+0xad4>
  405b48:	4650      	mov	r0, sl
  405b4a:	4659      	mov	r1, fp
  405b4c:	2200      	movs	r2, #0
  405b4e:	4b65      	ldr	r3, [pc, #404]	; (405ce4 <_dtoa_r+0xa7c>)
  405b50:	f002 f8f0 	bl	407d34 <__aeabi_dmul>
  405b54:	2200      	movs	r2, #0
  405b56:	4b63      	ldr	r3, [pc, #396]	; (405ce4 <_dtoa_r+0xa7c>)
  405b58:	4682      	mov	sl, r0
  405b5a:	468b      	mov	fp, r1
  405b5c:	4630      	mov	r0, r6
  405b5e:	4639      	mov	r1, r7
  405b60:	f002 f8e8 	bl	407d34 <__aeabi_dmul>
  405b64:	460f      	mov	r7, r1
  405b66:	4606      	mov	r6, r0
  405b68:	f002 fb94 	bl	408294 <__aeabi_d2iz>
  405b6c:	4680      	mov	r8, r0
  405b6e:	f002 f87b 	bl	407c68 <__aeabi_i2d>
  405b72:	4602      	mov	r2, r0
  405b74:	460b      	mov	r3, r1
  405b76:	4630      	mov	r0, r6
  405b78:	4639      	mov	r1, r7
  405b7a:	f001 ff27 	bl	4079cc <__aeabi_dsub>
  405b7e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405b82:	fa5f f888 	uxtb.w	r8, r8
  405b86:	4652      	mov	r2, sl
  405b88:	465b      	mov	r3, fp
  405b8a:	f805 8b01 	strb.w	r8, [r5], #1
  405b8e:	4606      	mov	r6, r0
  405b90:	460f      	mov	r7, r1
  405b92:	f002 fb41 	bl	408218 <__aeabi_dcmplt>
  405b96:	4632      	mov	r2, r6
  405b98:	463b      	mov	r3, r7
  405b9a:	2800      	cmp	r0, #0
  405b9c:	d0c6      	beq.n	405b2c <_dtoa_r+0x8c4>
  405b9e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405ba2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405ba4:	9302      	str	r3, [sp, #8]
  405ba6:	e523      	b.n	4055f0 <_dtoa_r+0x388>
  405ba8:	2300      	movs	r3, #0
  405baa:	930b      	str	r3, [sp, #44]	; 0x2c
  405bac:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405bae:	2b00      	cmp	r3, #0
  405bb0:	f340 80dc 	ble.w	405d6c <_dtoa_r+0xb04>
  405bb4:	461f      	mov	r7, r3
  405bb6:	461e      	mov	r6, r3
  405bb8:	930f      	str	r3, [sp, #60]	; 0x3c
  405bba:	930a      	str	r3, [sp, #40]	; 0x28
  405bbc:	e6f6      	b.n	4059ac <_dtoa_r+0x744>
  405bbe:	2301      	movs	r3, #1
  405bc0:	930b      	str	r3, [sp, #44]	; 0x2c
  405bc2:	e7f3      	b.n	405bac <_dtoa_r+0x944>
  405bc4:	f1ba 0f00 	cmp.w	sl, #0
  405bc8:	f47f ada8 	bne.w	40571c <_dtoa_r+0x4b4>
  405bcc:	f3cb 0313 	ubfx	r3, fp, #0, #20
  405bd0:	2b00      	cmp	r3, #0
  405bd2:	f47f adba 	bne.w	40574a <_dtoa_r+0x4e2>
  405bd6:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  405bda:	0d3f      	lsrs	r7, r7, #20
  405bdc:	053f      	lsls	r7, r7, #20
  405bde:	2f00      	cmp	r7, #0
  405be0:	f000 820d 	beq.w	405ffe <_dtoa_r+0xd96>
  405be4:	9b08      	ldr	r3, [sp, #32]
  405be6:	3301      	adds	r3, #1
  405be8:	9308      	str	r3, [sp, #32]
  405bea:	9b06      	ldr	r3, [sp, #24]
  405bec:	3301      	adds	r3, #1
  405bee:	9306      	str	r3, [sp, #24]
  405bf0:	2301      	movs	r3, #1
  405bf2:	930c      	str	r3, [sp, #48]	; 0x30
  405bf4:	e5ab      	b.n	40574e <_dtoa_r+0x4e6>
  405bf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405bf8:	2b00      	cmp	r3, #0
  405bfa:	f73f ac42 	bgt.w	405482 <_dtoa_r+0x21a>
  405bfe:	f040 8221 	bne.w	406044 <_dtoa_r+0xddc>
  405c02:	2200      	movs	r2, #0
  405c04:	4b38      	ldr	r3, [pc, #224]	; (405ce8 <_dtoa_r+0xa80>)
  405c06:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405c0a:	f002 f893 	bl	407d34 <__aeabi_dmul>
  405c0e:	4652      	mov	r2, sl
  405c10:	465b      	mov	r3, fp
  405c12:	f002 fb15 	bl	408240 <__aeabi_dcmpge>
  405c16:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  405c1a:	4646      	mov	r6, r8
  405c1c:	2800      	cmp	r0, #0
  405c1e:	d041      	beq.n	405ca4 <_dtoa_r+0xa3c>
  405c20:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405c22:	9d04      	ldr	r5, [sp, #16]
  405c24:	43db      	mvns	r3, r3
  405c26:	9302      	str	r3, [sp, #8]
  405c28:	4641      	mov	r1, r8
  405c2a:	4620      	mov	r0, r4
  405c2c:	f000 fe74 	bl	406918 <_Bfree>
  405c30:	2e00      	cmp	r6, #0
  405c32:	f43f acdd 	beq.w	4055f0 <_dtoa_r+0x388>
  405c36:	e6a7      	b.n	405988 <_dtoa_r+0x720>
  405c38:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405c3a:	4649      	mov	r1, r9
  405c3c:	4620      	mov	r0, r4
  405c3e:	f000 ffa1 	bl	406b84 <__pow5mult>
  405c42:	4681      	mov	r9, r0
  405c44:	e558      	b.n	4056f8 <_dtoa_r+0x490>
  405c46:	9a14      	ldr	r2, [sp, #80]	; 0x50
  405c48:	2a00      	cmp	r2, #0
  405c4a:	f000 8187 	beq.w	405f5c <_dtoa_r+0xcf4>
  405c4e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  405c52:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405c54:	9d08      	ldr	r5, [sp, #32]
  405c56:	e4f2      	b.n	40563e <_dtoa_r+0x3d6>
  405c58:	f1ba 0f00 	cmp.w	sl, #0
  405c5c:	f47f ad75 	bne.w	40574a <_dtoa_r+0x4e2>
  405c60:	e7b4      	b.n	405bcc <_dtoa_r+0x964>
  405c62:	f000 fe63 	bl	40692c <__multadd>
  405c66:	4647      	mov	r7, r8
  405c68:	4606      	mov	r6, r0
  405c6a:	4683      	mov	fp, r0
  405c6c:	e5be      	b.n	4057ec <_dtoa_r+0x584>
  405c6e:	4601      	mov	r1, r0
  405c70:	4620      	mov	r0, r4
  405c72:	9306      	str	r3, [sp, #24]
  405c74:	f000 fe50 	bl	406918 <_Bfree>
  405c78:	2201      	movs	r2, #1
  405c7a:	9b06      	ldr	r3, [sp, #24]
  405c7c:	e5e0      	b.n	405840 <_dtoa_r+0x5d8>
  405c7e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405c80:	2b02      	cmp	r3, #2
  405c82:	f77f ad96 	ble.w	4057b2 <_dtoa_r+0x54a>
  405c86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405c88:	2b00      	cmp	r3, #0
  405c8a:	d1c9      	bne.n	405c20 <_dtoa_r+0x9b8>
  405c8c:	4641      	mov	r1, r8
  405c8e:	2205      	movs	r2, #5
  405c90:	4620      	mov	r0, r4
  405c92:	f000 fe4b 	bl	40692c <__multadd>
  405c96:	4601      	mov	r1, r0
  405c98:	4680      	mov	r8, r0
  405c9a:	4648      	mov	r0, r9
  405c9c:	f001 f814 	bl	406cc8 <__mcmp>
  405ca0:	2800      	cmp	r0, #0
  405ca2:	ddbd      	ble.n	405c20 <_dtoa_r+0x9b8>
  405ca4:	9a02      	ldr	r2, [sp, #8]
  405ca6:	9904      	ldr	r1, [sp, #16]
  405ca8:	2331      	movs	r3, #49	; 0x31
  405caa:	3201      	adds	r2, #1
  405cac:	9202      	str	r2, [sp, #8]
  405cae:	700b      	strb	r3, [r1, #0]
  405cb0:	1c4d      	adds	r5, r1, #1
  405cb2:	e7b9      	b.n	405c28 <_dtoa_r+0x9c0>
  405cb4:	9a02      	ldr	r2, [sp, #8]
  405cb6:	3201      	adds	r2, #1
  405cb8:	9202      	str	r2, [sp, #8]
  405cba:	9a04      	ldr	r2, [sp, #16]
  405cbc:	2331      	movs	r3, #49	; 0x31
  405cbe:	7013      	strb	r3, [r2, #0]
  405cc0:	e652      	b.n	405968 <_dtoa_r+0x700>
  405cc2:	2301      	movs	r3, #1
  405cc4:	930b      	str	r3, [sp, #44]	; 0x2c
  405cc6:	e666      	b.n	405996 <_dtoa_r+0x72e>
  405cc8:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405ccc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405cce:	e48f      	b.n	4055f0 <_dtoa_r+0x388>
  405cd0:	00409058 	.word	0x00409058
  405cd4:	00409030 	.word	0x00409030
  405cd8:	3ff00000 	.word	0x3ff00000
  405cdc:	401c0000 	.word	0x401c0000
  405ce0:	3fe00000 	.word	0x3fe00000
  405ce4:	40240000 	.word	0x40240000
  405ce8:	40140000 	.word	0x40140000
  405cec:	4650      	mov	r0, sl
  405cee:	f001 ffbb 	bl	407c68 <__aeabi_i2d>
  405cf2:	463a      	mov	r2, r7
  405cf4:	4643      	mov	r3, r8
  405cf6:	f002 f81d 	bl	407d34 <__aeabi_dmul>
  405cfa:	2200      	movs	r2, #0
  405cfc:	4bc1      	ldr	r3, [pc, #772]	; (406004 <_dtoa_r+0xd9c>)
  405cfe:	f001 fe67 	bl	4079d0 <__adddf3>
  405d02:	4605      	mov	r5, r0
  405d04:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405d08:	4641      	mov	r1, r8
  405d0a:	2200      	movs	r2, #0
  405d0c:	4bbe      	ldr	r3, [pc, #760]	; (406008 <_dtoa_r+0xda0>)
  405d0e:	4638      	mov	r0, r7
  405d10:	f001 fe5c 	bl	4079cc <__aeabi_dsub>
  405d14:	462a      	mov	r2, r5
  405d16:	4633      	mov	r3, r6
  405d18:	4682      	mov	sl, r0
  405d1a:	468b      	mov	fp, r1
  405d1c:	f002 fa9a 	bl	408254 <__aeabi_dcmpgt>
  405d20:	4680      	mov	r8, r0
  405d22:	2800      	cmp	r0, #0
  405d24:	f040 8110 	bne.w	405f48 <_dtoa_r+0xce0>
  405d28:	462a      	mov	r2, r5
  405d2a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  405d2e:	4650      	mov	r0, sl
  405d30:	4659      	mov	r1, fp
  405d32:	f002 fa71 	bl	408218 <__aeabi_dcmplt>
  405d36:	b118      	cbz	r0, 405d40 <_dtoa_r+0xad8>
  405d38:	4646      	mov	r6, r8
  405d3a:	e771      	b.n	405c20 <_dtoa_r+0x9b8>
  405d3c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405d40:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  405d44:	f7ff bb8a 	b.w	40545c <_dtoa_r+0x1f4>
  405d48:	9804      	ldr	r0, [sp, #16]
  405d4a:	f7ff babb 	b.w	4052c4 <_dtoa_r+0x5c>
  405d4e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405d50:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405d52:	970c      	str	r7, [sp, #48]	; 0x30
  405d54:	1afb      	subs	r3, r7, r3
  405d56:	441a      	add	r2, r3
  405d58:	920d      	str	r2, [sp, #52]	; 0x34
  405d5a:	2700      	movs	r7, #0
  405d5c:	e469      	b.n	405632 <_dtoa_r+0x3ca>
  405d5e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  405d62:	f04f 0a02 	mov.w	sl, #2
  405d66:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  405d6a:	e657      	b.n	405a1c <_dtoa_r+0x7b4>
  405d6c:	2100      	movs	r1, #0
  405d6e:	2301      	movs	r3, #1
  405d70:	6461      	str	r1, [r4, #68]	; 0x44
  405d72:	4620      	mov	r0, r4
  405d74:	9325      	str	r3, [sp, #148]	; 0x94
  405d76:	f000 fda9 	bl	4068cc <_Balloc>
  405d7a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405d7c:	9004      	str	r0, [sp, #16]
  405d7e:	6420      	str	r0, [r4, #64]	; 0x40
  405d80:	930a      	str	r3, [sp, #40]	; 0x28
  405d82:	930f      	str	r3, [sp, #60]	; 0x3c
  405d84:	e629      	b.n	4059da <_dtoa_r+0x772>
  405d86:	2a00      	cmp	r2, #0
  405d88:	46d0      	mov	r8, sl
  405d8a:	f8cd b018 	str.w	fp, [sp, #24]
  405d8e:	469a      	mov	sl, r3
  405d90:	dd11      	ble.n	405db6 <_dtoa_r+0xb4e>
  405d92:	4649      	mov	r1, r9
  405d94:	2201      	movs	r2, #1
  405d96:	4620      	mov	r0, r4
  405d98:	f000 ff44 	bl	406c24 <__lshift>
  405d9c:	4641      	mov	r1, r8
  405d9e:	4681      	mov	r9, r0
  405da0:	f000 ff92 	bl	406cc8 <__mcmp>
  405da4:	2800      	cmp	r0, #0
  405da6:	f340 8146 	ble.w	406036 <_dtoa_r+0xdce>
  405daa:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  405dae:	f000 8106 	beq.w	405fbe <_dtoa_r+0xd56>
  405db2:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  405db6:	46b3      	mov	fp, r6
  405db8:	f887 a000 	strb.w	sl, [r7]
  405dbc:	1c7d      	adds	r5, r7, #1
  405dbe:	9e06      	ldr	r6, [sp, #24]
  405dc0:	e5d2      	b.n	405968 <_dtoa_r+0x700>
  405dc2:	d104      	bne.n	405dce <_dtoa_r+0xb66>
  405dc4:	f01a 0f01 	tst.w	sl, #1
  405dc8:	d001      	beq.n	405dce <_dtoa_r+0xb66>
  405dca:	e5bd      	b.n	405948 <_dtoa_r+0x6e0>
  405dcc:	4615      	mov	r5, r2
  405dce:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405dd2:	2b30      	cmp	r3, #48	; 0x30
  405dd4:	f105 32ff 	add.w	r2, r5, #4294967295
  405dd8:	d0f8      	beq.n	405dcc <_dtoa_r+0xb64>
  405dda:	e5c5      	b.n	405968 <_dtoa_r+0x700>
  405ddc:	9904      	ldr	r1, [sp, #16]
  405dde:	2230      	movs	r2, #48	; 0x30
  405de0:	700a      	strb	r2, [r1, #0]
  405de2:	9a02      	ldr	r2, [sp, #8]
  405de4:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405de8:	3201      	adds	r2, #1
  405dea:	9202      	str	r2, [sp, #8]
  405dec:	f7ff bbfc 	b.w	4055e8 <_dtoa_r+0x380>
  405df0:	f000 80bb 	beq.w	405f6a <_dtoa_r+0xd02>
  405df4:	9b02      	ldr	r3, [sp, #8]
  405df6:	425d      	negs	r5, r3
  405df8:	4b84      	ldr	r3, [pc, #528]	; (40600c <_dtoa_r+0xda4>)
  405dfa:	f005 020f 	and.w	r2, r5, #15
  405dfe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405e02:	e9d3 2300 	ldrd	r2, r3, [r3]
  405e06:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  405e0a:	f001 ff93 	bl	407d34 <__aeabi_dmul>
  405e0e:	112d      	asrs	r5, r5, #4
  405e10:	4607      	mov	r7, r0
  405e12:	4688      	mov	r8, r1
  405e14:	f000 812c 	beq.w	406070 <_dtoa_r+0xe08>
  405e18:	4e7d      	ldr	r6, [pc, #500]	; (406010 <_dtoa_r+0xda8>)
  405e1a:	f04f 0a02 	mov.w	sl, #2
  405e1e:	07eb      	lsls	r3, r5, #31
  405e20:	d509      	bpl.n	405e36 <_dtoa_r+0xbce>
  405e22:	4638      	mov	r0, r7
  405e24:	4641      	mov	r1, r8
  405e26:	e9d6 2300 	ldrd	r2, r3, [r6]
  405e2a:	f001 ff83 	bl	407d34 <__aeabi_dmul>
  405e2e:	f10a 0a01 	add.w	sl, sl, #1
  405e32:	4607      	mov	r7, r0
  405e34:	4688      	mov	r8, r1
  405e36:	106d      	asrs	r5, r5, #1
  405e38:	f106 0608 	add.w	r6, r6, #8
  405e3c:	d1ef      	bne.n	405e1e <_dtoa_r+0xbb6>
  405e3e:	e608      	b.n	405a52 <_dtoa_r+0x7ea>
  405e40:	6871      	ldr	r1, [r6, #4]
  405e42:	4620      	mov	r0, r4
  405e44:	f000 fd42 	bl	4068cc <_Balloc>
  405e48:	6933      	ldr	r3, [r6, #16]
  405e4a:	3302      	adds	r3, #2
  405e4c:	009a      	lsls	r2, r3, #2
  405e4e:	4605      	mov	r5, r0
  405e50:	f106 010c 	add.w	r1, r6, #12
  405e54:	300c      	adds	r0, #12
  405e56:	f000 fc93 	bl	406780 <memcpy>
  405e5a:	4629      	mov	r1, r5
  405e5c:	2201      	movs	r2, #1
  405e5e:	4620      	mov	r0, r4
  405e60:	f000 fee0 	bl	406c24 <__lshift>
  405e64:	9006      	str	r0, [sp, #24]
  405e66:	e4b5      	b.n	4057d4 <_dtoa_r+0x56c>
  405e68:	2b39      	cmp	r3, #57	; 0x39
  405e6a:	f8cd b018 	str.w	fp, [sp, #24]
  405e6e:	46d0      	mov	r8, sl
  405e70:	f000 80a5 	beq.w	405fbe <_dtoa_r+0xd56>
  405e74:	f103 0a01 	add.w	sl, r3, #1
  405e78:	46b3      	mov	fp, r6
  405e7a:	f887 a000 	strb.w	sl, [r7]
  405e7e:	1c7d      	adds	r5, r7, #1
  405e80:	9e06      	ldr	r6, [sp, #24]
  405e82:	e571      	b.n	405968 <_dtoa_r+0x700>
  405e84:	465a      	mov	r2, fp
  405e86:	46d0      	mov	r8, sl
  405e88:	46b3      	mov	fp, r6
  405e8a:	469a      	mov	sl, r3
  405e8c:	4616      	mov	r6, r2
  405e8e:	e54f      	b.n	405930 <_dtoa_r+0x6c8>
  405e90:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405e92:	495e      	ldr	r1, [pc, #376]	; (40600c <_dtoa_r+0xda4>)
  405e94:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  405e98:	462a      	mov	r2, r5
  405e9a:	4633      	mov	r3, r6
  405e9c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  405ea0:	f001 ff48 	bl	407d34 <__aeabi_dmul>
  405ea4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  405ea8:	4638      	mov	r0, r7
  405eaa:	4641      	mov	r1, r8
  405eac:	f002 f9f2 	bl	408294 <__aeabi_d2iz>
  405eb0:	4605      	mov	r5, r0
  405eb2:	f001 fed9 	bl	407c68 <__aeabi_i2d>
  405eb6:	460b      	mov	r3, r1
  405eb8:	4602      	mov	r2, r0
  405eba:	4641      	mov	r1, r8
  405ebc:	4638      	mov	r0, r7
  405ebe:	f001 fd85 	bl	4079cc <__aeabi_dsub>
  405ec2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405ec4:	460f      	mov	r7, r1
  405ec6:	9904      	ldr	r1, [sp, #16]
  405ec8:	3530      	adds	r5, #48	; 0x30
  405eca:	2b01      	cmp	r3, #1
  405ecc:	700d      	strb	r5, [r1, #0]
  405ece:	4606      	mov	r6, r0
  405ed0:	f101 0501 	add.w	r5, r1, #1
  405ed4:	d026      	beq.n	405f24 <_dtoa_r+0xcbc>
  405ed6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405ed8:	9a04      	ldr	r2, [sp, #16]
  405eda:	f8df b13c 	ldr.w	fp, [pc, #316]	; 406018 <_dtoa_r+0xdb0>
  405ede:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405ee2:	4413      	add	r3, r2
  405ee4:	f04f 0a00 	mov.w	sl, #0
  405ee8:	4699      	mov	r9, r3
  405eea:	4652      	mov	r2, sl
  405eec:	465b      	mov	r3, fp
  405eee:	4630      	mov	r0, r6
  405ef0:	4639      	mov	r1, r7
  405ef2:	f001 ff1f 	bl	407d34 <__aeabi_dmul>
  405ef6:	460f      	mov	r7, r1
  405ef8:	4606      	mov	r6, r0
  405efa:	f002 f9cb 	bl	408294 <__aeabi_d2iz>
  405efe:	4680      	mov	r8, r0
  405f00:	f001 feb2 	bl	407c68 <__aeabi_i2d>
  405f04:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405f08:	4602      	mov	r2, r0
  405f0a:	460b      	mov	r3, r1
  405f0c:	4630      	mov	r0, r6
  405f0e:	4639      	mov	r1, r7
  405f10:	f001 fd5c 	bl	4079cc <__aeabi_dsub>
  405f14:	f805 8b01 	strb.w	r8, [r5], #1
  405f18:	454d      	cmp	r5, r9
  405f1a:	4606      	mov	r6, r0
  405f1c:	460f      	mov	r7, r1
  405f1e:	d1e4      	bne.n	405eea <_dtoa_r+0xc82>
  405f20:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405f24:	4b3b      	ldr	r3, [pc, #236]	; (406014 <_dtoa_r+0xdac>)
  405f26:	2200      	movs	r2, #0
  405f28:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  405f2c:	f001 fd50 	bl	4079d0 <__adddf3>
  405f30:	4632      	mov	r2, r6
  405f32:	463b      	mov	r3, r7
  405f34:	f002 f970 	bl	408218 <__aeabi_dcmplt>
  405f38:	2800      	cmp	r0, #0
  405f3a:	d046      	beq.n	405fca <_dtoa_r+0xd62>
  405f3c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405f3e:	9302      	str	r3, [sp, #8]
  405f40:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405f44:	f7ff bb43 	b.w	4055ce <_dtoa_r+0x366>
  405f48:	f04f 0800 	mov.w	r8, #0
  405f4c:	4646      	mov	r6, r8
  405f4e:	e6a9      	b.n	405ca4 <_dtoa_r+0xa3c>
  405f50:	9b08      	ldr	r3, [sp, #32]
  405f52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405f54:	1a9d      	subs	r5, r3, r2
  405f56:	2300      	movs	r3, #0
  405f58:	f7ff bb71 	b.w	40563e <_dtoa_r+0x3d6>
  405f5c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  405f5e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405f60:	9d08      	ldr	r5, [sp, #32]
  405f62:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  405f66:	f7ff bb6a 	b.w	40563e <_dtoa_r+0x3d6>
  405f6a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  405f6e:	f04f 0a02 	mov.w	sl, #2
  405f72:	e56e      	b.n	405a52 <_dtoa_r+0x7ea>
  405f74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405f76:	2b00      	cmp	r3, #0
  405f78:	f43f aeb8 	beq.w	405cec <_dtoa_r+0xa84>
  405f7c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405f7e:	2b00      	cmp	r3, #0
  405f80:	f77f aede 	ble.w	405d40 <_dtoa_r+0xad8>
  405f84:	2200      	movs	r2, #0
  405f86:	4b24      	ldr	r3, [pc, #144]	; (406018 <_dtoa_r+0xdb0>)
  405f88:	4638      	mov	r0, r7
  405f8a:	4641      	mov	r1, r8
  405f8c:	f001 fed2 	bl	407d34 <__aeabi_dmul>
  405f90:	4607      	mov	r7, r0
  405f92:	4688      	mov	r8, r1
  405f94:	f10a 0001 	add.w	r0, sl, #1
  405f98:	f001 fe66 	bl	407c68 <__aeabi_i2d>
  405f9c:	463a      	mov	r2, r7
  405f9e:	4643      	mov	r3, r8
  405fa0:	f001 fec8 	bl	407d34 <__aeabi_dmul>
  405fa4:	2200      	movs	r2, #0
  405fa6:	4b17      	ldr	r3, [pc, #92]	; (406004 <_dtoa_r+0xd9c>)
  405fa8:	f001 fd12 	bl	4079d0 <__adddf3>
  405fac:	9a02      	ldr	r2, [sp, #8]
  405fae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405fb0:	9312      	str	r3, [sp, #72]	; 0x48
  405fb2:	3a01      	subs	r2, #1
  405fb4:	4605      	mov	r5, r0
  405fb6:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405fba:	9215      	str	r2, [sp, #84]	; 0x54
  405fbc:	e56a      	b.n	405a94 <_dtoa_r+0x82c>
  405fbe:	2239      	movs	r2, #57	; 0x39
  405fc0:	46b3      	mov	fp, r6
  405fc2:	703a      	strb	r2, [r7, #0]
  405fc4:	9e06      	ldr	r6, [sp, #24]
  405fc6:	1c7d      	adds	r5, r7, #1
  405fc8:	e4c0      	b.n	40594c <_dtoa_r+0x6e4>
  405fca:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  405fce:	2000      	movs	r0, #0
  405fd0:	4910      	ldr	r1, [pc, #64]	; (406014 <_dtoa_r+0xdac>)
  405fd2:	f001 fcfb 	bl	4079cc <__aeabi_dsub>
  405fd6:	4632      	mov	r2, r6
  405fd8:	463b      	mov	r3, r7
  405fda:	f002 f93b 	bl	408254 <__aeabi_dcmpgt>
  405fde:	b908      	cbnz	r0, 405fe4 <_dtoa_r+0xd7c>
  405fe0:	e6ae      	b.n	405d40 <_dtoa_r+0xad8>
  405fe2:	4615      	mov	r5, r2
  405fe4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405fe8:	2b30      	cmp	r3, #48	; 0x30
  405fea:	f105 32ff 	add.w	r2, r5, #4294967295
  405fee:	d0f8      	beq.n	405fe2 <_dtoa_r+0xd7a>
  405ff0:	e5d7      	b.n	405ba2 <_dtoa_r+0x93a>
  405ff2:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405ff6:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405ff8:	9302      	str	r3, [sp, #8]
  405ffa:	f7ff bae8 	b.w	4055ce <_dtoa_r+0x366>
  405ffe:	970c      	str	r7, [sp, #48]	; 0x30
  406000:	f7ff bba5 	b.w	40574e <_dtoa_r+0x4e6>
  406004:	401c0000 	.word	0x401c0000
  406008:	40140000 	.word	0x40140000
  40600c:	00409058 	.word	0x00409058
  406010:	00409030 	.word	0x00409030
  406014:	3fe00000 	.word	0x3fe00000
  406018:	40240000 	.word	0x40240000
  40601c:	2b39      	cmp	r3, #57	; 0x39
  40601e:	f8cd b018 	str.w	fp, [sp, #24]
  406022:	46d0      	mov	r8, sl
  406024:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  406028:	469a      	mov	sl, r3
  40602a:	d0c8      	beq.n	405fbe <_dtoa_r+0xd56>
  40602c:	f1bb 0f00 	cmp.w	fp, #0
  406030:	f73f aebf 	bgt.w	405db2 <_dtoa_r+0xb4a>
  406034:	e6bf      	b.n	405db6 <_dtoa_r+0xb4e>
  406036:	f47f aebe 	bne.w	405db6 <_dtoa_r+0xb4e>
  40603a:	f01a 0f01 	tst.w	sl, #1
  40603e:	f43f aeba 	beq.w	405db6 <_dtoa_r+0xb4e>
  406042:	e6b2      	b.n	405daa <_dtoa_r+0xb42>
  406044:	f04f 0800 	mov.w	r8, #0
  406048:	4646      	mov	r6, r8
  40604a:	e5e9      	b.n	405c20 <_dtoa_r+0x9b8>
  40604c:	4631      	mov	r1, r6
  40604e:	2300      	movs	r3, #0
  406050:	220a      	movs	r2, #10
  406052:	4620      	mov	r0, r4
  406054:	f000 fc6a 	bl	40692c <__multadd>
  406058:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40605a:	2b00      	cmp	r3, #0
  40605c:	4606      	mov	r6, r0
  40605e:	dd0a      	ble.n	406076 <_dtoa_r+0xe0e>
  406060:	930a      	str	r3, [sp, #40]	; 0x28
  406062:	f7ff bbaa 	b.w	4057ba <_dtoa_r+0x552>
  406066:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406068:	2b02      	cmp	r3, #2
  40606a:	dc23      	bgt.n	4060b4 <_dtoa_r+0xe4c>
  40606c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40606e:	e43b      	b.n	4058e8 <_dtoa_r+0x680>
  406070:	f04f 0a02 	mov.w	sl, #2
  406074:	e4ed      	b.n	405a52 <_dtoa_r+0x7ea>
  406076:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406078:	2b02      	cmp	r3, #2
  40607a:	dc1b      	bgt.n	4060b4 <_dtoa_r+0xe4c>
  40607c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40607e:	e7ef      	b.n	406060 <_dtoa_r+0xdf8>
  406080:	2500      	movs	r5, #0
  406082:	6465      	str	r5, [r4, #68]	; 0x44
  406084:	4629      	mov	r1, r5
  406086:	4620      	mov	r0, r4
  406088:	f000 fc20 	bl	4068cc <_Balloc>
  40608c:	f04f 33ff 	mov.w	r3, #4294967295
  406090:	930a      	str	r3, [sp, #40]	; 0x28
  406092:	930f      	str	r3, [sp, #60]	; 0x3c
  406094:	2301      	movs	r3, #1
  406096:	9004      	str	r0, [sp, #16]
  406098:	9525      	str	r5, [sp, #148]	; 0x94
  40609a:	6420      	str	r0, [r4, #64]	; 0x40
  40609c:	930b      	str	r3, [sp, #44]	; 0x2c
  40609e:	f7ff b9dd 	b.w	40545c <_dtoa_r+0x1f4>
  4060a2:	2501      	movs	r5, #1
  4060a4:	f7ff b9a5 	b.w	4053f2 <_dtoa_r+0x18a>
  4060a8:	f43f ab69 	beq.w	40577e <_dtoa_r+0x516>
  4060ac:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4060b0:	f7ff bbf9 	b.w	4058a6 <_dtoa_r+0x63e>
  4060b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4060b6:	930a      	str	r3, [sp, #40]	; 0x28
  4060b8:	e5e5      	b.n	405c86 <_dtoa_r+0xa1e>
  4060ba:	bf00      	nop

004060bc <__libc_fini_array>:
  4060bc:	b538      	push	{r3, r4, r5, lr}
  4060be:	4c0a      	ldr	r4, [pc, #40]	; (4060e8 <__libc_fini_array+0x2c>)
  4060c0:	4d0a      	ldr	r5, [pc, #40]	; (4060ec <__libc_fini_array+0x30>)
  4060c2:	1b64      	subs	r4, r4, r5
  4060c4:	10a4      	asrs	r4, r4, #2
  4060c6:	d00a      	beq.n	4060de <__libc_fini_array+0x22>
  4060c8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4060cc:	3b01      	subs	r3, #1
  4060ce:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4060d2:	3c01      	subs	r4, #1
  4060d4:	f855 3904 	ldr.w	r3, [r5], #-4
  4060d8:	4798      	blx	r3
  4060da:	2c00      	cmp	r4, #0
  4060dc:	d1f9      	bne.n	4060d2 <__libc_fini_array+0x16>
  4060de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4060e2:	f003 b8b7 	b.w	409254 <_fini>
  4060e6:	bf00      	nop
  4060e8:	00409264 	.word	0x00409264
  4060ec:	00409260 	.word	0x00409260

004060f0 <_localeconv_r>:
  4060f0:	4a04      	ldr	r2, [pc, #16]	; (406104 <_localeconv_r+0x14>)
  4060f2:	4b05      	ldr	r3, [pc, #20]	; (406108 <_localeconv_r+0x18>)
  4060f4:	6812      	ldr	r2, [r2, #0]
  4060f6:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4060f8:	2800      	cmp	r0, #0
  4060fa:	bf08      	it	eq
  4060fc:	4618      	moveq	r0, r3
  4060fe:	30f0      	adds	r0, #240	; 0xf0
  406100:	4770      	bx	lr
  406102:	bf00      	nop
  406104:	20000010 	.word	0x20000010
  406108:	20000854 	.word	0x20000854

0040610c <__retarget_lock_acquire_recursive>:
  40610c:	4770      	bx	lr
  40610e:	bf00      	nop

00406110 <__retarget_lock_release_recursive>:
  406110:	4770      	bx	lr
  406112:	bf00      	nop

00406114 <_malloc_r>:
  406114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406118:	f101 060b 	add.w	r6, r1, #11
  40611c:	2e16      	cmp	r6, #22
  40611e:	b083      	sub	sp, #12
  406120:	4605      	mov	r5, r0
  406122:	f240 809e 	bls.w	406262 <_malloc_r+0x14e>
  406126:	f036 0607 	bics.w	r6, r6, #7
  40612a:	f100 80bd 	bmi.w	4062a8 <_malloc_r+0x194>
  40612e:	42b1      	cmp	r1, r6
  406130:	f200 80ba 	bhi.w	4062a8 <_malloc_r+0x194>
  406134:	f000 fbbe 	bl	4068b4 <__malloc_lock>
  406138:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  40613c:	f0c0 8293 	bcc.w	406666 <_malloc_r+0x552>
  406140:	0a73      	lsrs	r3, r6, #9
  406142:	f000 80b8 	beq.w	4062b6 <_malloc_r+0x1a2>
  406146:	2b04      	cmp	r3, #4
  406148:	f200 8179 	bhi.w	40643e <_malloc_r+0x32a>
  40614c:	09b3      	lsrs	r3, r6, #6
  40614e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  406152:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  406156:	00c3      	lsls	r3, r0, #3
  406158:	4fbf      	ldr	r7, [pc, #764]	; (406458 <_malloc_r+0x344>)
  40615a:	443b      	add	r3, r7
  40615c:	f1a3 0108 	sub.w	r1, r3, #8
  406160:	685c      	ldr	r4, [r3, #4]
  406162:	42a1      	cmp	r1, r4
  406164:	d106      	bne.n	406174 <_malloc_r+0x60>
  406166:	e00c      	b.n	406182 <_malloc_r+0x6e>
  406168:	2a00      	cmp	r2, #0
  40616a:	f280 80aa 	bge.w	4062c2 <_malloc_r+0x1ae>
  40616e:	68e4      	ldr	r4, [r4, #12]
  406170:	42a1      	cmp	r1, r4
  406172:	d006      	beq.n	406182 <_malloc_r+0x6e>
  406174:	6863      	ldr	r3, [r4, #4]
  406176:	f023 0303 	bic.w	r3, r3, #3
  40617a:	1b9a      	subs	r2, r3, r6
  40617c:	2a0f      	cmp	r2, #15
  40617e:	ddf3      	ble.n	406168 <_malloc_r+0x54>
  406180:	4670      	mov	r0, lr
  406182:	693c      	ldr	r4, [r7, #16]
  406184:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 40646c <_malloc_r+0x358>
  406188:	4574      	cmp	r4, lr
  40618a:	f000 81ab 	beq.w	4064e4 <_malloc_r+0x3d0>
  40618e:	6863      	ldr	r3, [r4, #4]
  406190:	f023 0303 	bic.w	r3, r3, #3
  406194:	1b9a      	subs	r2, r3, r6
  406196:	2a0f      	cmp	r2, #15
  406198:	f300 8190 	bgt.w	4064bc <_malloc_r+0x3a8>
  40619c:	2a00      	cmp	r2, #0
  40619e:	f8c7 e014 	str.w	lr, [r7, #20]
  4061a2:	f8c7 e010 	str.w	lr, [r7, #16]
  4061a6:	f280 809d 	bge.w	4062e4 <_malloc_r+0x1d0>
  4061aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4061ae:	f080 8161 	bcs.w	406474 <_malloc_r+0x360>
  4061b2:	08db      	lsrs	r3, r3, #3
  4061b4:	f103 0c01 	add.w	ip, r3, #1
  4061b8:	1099      	asrs	r1, r3, #2
  4061ba:	687a      	ldr	r2, [r7, #4]
  4061bc:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4061c0:	f8c4 8008 	str.w	r8, [r4, #8]
  4061c4:	2301      	movs	r3, #1
  4061c6:	408b      	lsls	r3, r1
  4061c8:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4061cc:	4313      	orrs	r3, r2
  4061ce:	3908      	subs	r1, #8
  4061d0:	60e1      	str	r1, [r4, #12]
  4061d2:	607b      	str	r3, [r7, #4]
  4061d4:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4061d8:	f8c8 400c 	str.w	r4, [r8, #12]
  4061dc:	1082      	asrs	r2, r0, #2
  4061de:	2401      	movs	r4, #1
  4061e0:	4094      	lsls	r4, r2
  4061e2:	429c      	cmp	r4, r3
  4061e4:	f200 808b 	bhi.w	4062fe <_malloc_r+0x1ea>
  4061e8:	421c      	tst	r4, r3
  4061ea:	d106      	bne.n	4061fa <_malloc_r+0xe6>
  4061ec:	f020 0003 	bic.w	r0, r0, #3
  4061f0:	0064      	lsls	r4, r4, #1
  4061f2:	421c      	tst	r4, r3
  4061f4:	f100 0004 	add.w	r0, r0, #4
  4061f8:	d0fa      	beq.n	4061f0 <_malloc_r+0xdc>
  4061fa:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4061fe:	46cc      	mov	ip, r9
  406200:	4680      	mov	r8, r0
  406202:	f8dc 300c 	ldr.w	r3, [ip, #12]
  406206:	459c      	cmp	ip, r3
  406208:	d107      	bne.n	40621a <_malloc_r+0x106>
  40620a:	e16d      	b.n	4064e8 <_malloc_r+0x3d4>
  40620c:	2a00      	cmp	r2, #0
  40620e:	f280 817b 	bge.w	406508 <_malloc_r+0x3f4>
  406212:	68db      	ldr	r3, [r3, #12]
  406214:	459c      	cmp	ip, r3
  406216:	f000 8167 	beq.w	4064e8 <_malloc_r+0x3d4>
  40621a:	6859      	ldr	r1, [r3, #4]
  40621c:	f021 0103 	bic.w	r1, r1, #3
  406220:	1b8a      	subs	r2, r1, r6
  406222:	2a0f      	cmp	r2, #15
  406224:	ddf2      	ble.n	40620c <_malloc_r+0xf8>
  406226:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40622a:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40622e:	9300      	str	r3, [sp, #0]
  406230:	199c      	adds	r4, r3, r6
  406232:	4628      	mov	r0, r5
  406234:	f046 0601 	orr.w	r6, r6, #1
  406238:	f042 0501 	orr.w	r5, r2, #1
  40623c:	605e      	str	r6, [r3, #4]
  40623e:	f8c8 c00c 	str.w	ip, [r8, #12]
  406242:	f8cc 8008 	str.w	r8, [ip, #8]
  406246:	617c      	str	r4, [r7, #20]
  406248:	613c      	str	r4, [r7, #16]
  40624a:	f8c4 e00c 	str.w	lr, [r4, #12]
  40624e:	f8c4 e008 	str.w	lr, [r4, #8]
  406252:	6065      	str	r5, [r4, #4]
  406254:	505a      	str	r2, [r3, r1]
  406256:	f000 fb33 	bl	4068c0 <__malloc_unlock>
  40625a:	9b00      	ldr	r3, [sp, #0]
  40625c:	f103 0408 	add.w	r4, r3, #8
  406260:	e01e      	b.n	4062a0 <_malloc_r+0x18c>
  406262:	2910      	cmp	r1, #16
  406264:	d820      	bhi.n	4062a8 <_malloc_r+0x194>
  406266:	f000 fb25 	bl	4068b4 <__malloc_lock>
  40626a:	2610      	movs	r6, #16
  40626c:	2318      	movs	r3, #24
  40626e:	2002      	movs	r0, #2
  406270:	4f79      	ldr	r7, [pc, #484]	; (406458 <_malloc_r+0x344>)
  406272:	443b      	add	r3, r7
  406274:	f1a3 0208 	sub.w	r2, r3, #8
  406278:	685c      	ldr	r4, [r3, #4]
  40627a:	4294      	cmp	r4, r2
  40627c:	f000 813d 	beq.w	4064fa <_malloc_r+0x3e6>
  406280:	6863      	ldr	r3, [r4, #4]
  406282:	68e1      	ldr	r1, [r4, #12]
  406284:	68a6      	ldr	r6, [r4, #8]
  406286:	f023 0303 	bic.w	r3, r3, #3
  40628a:	4423      	add	r3, r4
  40628c:	4628      	mov	r0, r5
  40628e:	685a      	ldr	r2, [r3, #4]
  406290:	60f1      	str	r1, [r6, #12]
  406292:	f042 0201 	orr.w	r2, r2, #1
  406296:	608e      	str	r6, [r1, #8]
  406298:	605a      	str	r2, [r3, #4]
  40629a:	f000 fb11 	bl	4068c0 <__malloc_unlock>
  40629e:	3408      	adds	r4, #8
  4062a0:	4620      	mov	r0, r4
  4062a2:	b003      	add	sp, #12
  4062a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4062a8:	2400      	movs	r4, #0
  4062aa:	230c      	movs	r3, #12
  4062ac:	4620      	mov	r0, r4
  4062ae:	602b      	str	r3, [r5, #0]
  4062b0:	b003      	add	sp, #12
  4062b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4062b6:	2040      	movs	r0, #64	; 0x40
  4062b8:	f44f 7300 	mov.w	r3, #512	; 0x200
  4062bc:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4062c0:	e74a      	b.n	406158 <_malloc_r+0x44>
  4062c2:	4423      	add	r3, r4
  4062c4:	68e1      	ldr	r1, [r4, #12]
  4062c6:	685a      	ldr	r2, [r3, #4]
  4062c8:	68a6      	ldr	r6, [r4, #8]
  4062ca:	f042 0201 	orr.w	r2, r2, #1
  4062ce:	60f1      	str	r1, [r6, #12]
  4062d0:	4628      	mov	r0, r5
  4062d2:	608e      	str	r6, [r1, #8]
  4062d4:	605a      	str	r2, [r3, #4]
  4062d6:	f000 faf3 	bl	4068c0 <__malloc_unlock>
  4062da:	3408      	adds	r4, #8
  4062dc:	4620      	mov	r0, r4
  4062de:	b003      	add	sp, #12
  4062e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4062e4:	4423      	add	r3, r4
  4062e6:	4628      	mov	r0, r5
  4062e8:	685a      	ldr	r2, [r3, #4]
  4062ea:	f042 0201 	orr.w	r2, r2, #1
  4062ee:	605a      	str	r2, [r3, #4]
  4062f0:	f000 fae6 	bl	4068c0 <__malloc_unlock>
  4062f4:	3408      	adds	r4, #8
  4062f6:	4620      	mov	r0, r4
  4062f8:	b003      	add	sp, #12
  4062fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4062fe:	68bc      	ldr	r4, [r7, #8]
  406300:	6863      	ldr	r3, [r4, #4]
  406302:	f023 0803 	bic.w	r8, r3, #3
  406306:	45b0      	cmp	r8, r6
  406308:	d304      	bcc.n	406314 <_malloc_r+0x200>
  40630a:	eba8 0306 	sub.w	r3, r8, r6
  40630e:	2b0f      	cmp	r3, #15
  406310:	f300 8085 	bgt.w	40641e <_malloc_r+0x30a>
  406314:	f8df 9158 	ldr.w	r9, [pc, #344]	; 406470 <_malloc_r+0x35c>
  406318:	4b50      	ldr	r3, [pc, #320]	; (40645c <_malloc_r+0x348>)
  40631a:	f8d9 2000 	ldr.w	r2, [r9]
  40631e:	681b      	ldr	r3, [r3, #0]
  406320:	3201      	adds	r2, #1
  406322:	4433      	add	r3, r6
  406324:	eb04 0a08 	add.w	sl, r4, r8
  406328:	f000 8155 	beq.w	4065d6 <_malloc_r+0x4c2>
  40632c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  406330:	330f      	adds	r3, #15
  406332:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  406336:	f02b 0b0f 	bic.w	fp, fp, #15
  40633a:	4659      	mov	r1, fp
  40633c:	4628      	mov	r0, r5
  40633e:	f000 fdbf 	bl	406ec0 <_sbrk_r>
  406342:	1c41      	adds	r1, r0, #1
  406344:	4602      	mov	r2, r0
  406346:	f000 80fc 	beq.w	406542 <_malloc_r+0x42e>
  40634a:	4582      	cmp	sl, r0
  40634c:	f200 80f7 	bhi.w	40653e <_malloc_r+0x42a>
  406350:	4b43      	ldr	r3, [pc, #268]	; (406460 <_malloc_r+0x34c>)
  406352:	6819      	ldr	r1, [r3, #0]
  406354:	4459      	add	r1, fp
  406356:	6019      	str	r1, [r3, #0]
  406358:	f000 814d 	beq.w	4065f6 <_malloc_r+0x4e2>
  40635c:	f8d9 0000 	ldr.w	r0, [r9]
  406360:	3001      	adds	r0, #1
  406362:	bf1b      	ittet	ne
  406364:	eba2 0a0a 	subne.w	sl, r2, sl
  406368:	4451      	addne	r1, sl
  40636a:	f8c9 2000 	streq.w	r2, [r9]
  40636e:	6019      	strne	r1, [r3, #0]
  406370:	f012 0107 	ands.w	r1, r2, #7
  406374:	f000 8115 	beq.w	4065a2 <_malloc_r+0x48e>
  406378:	f1c1 0008 	rsb	r0, r1, #8
  40637c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  406380:	4402      	add	r2, r0
  406382:	3108      	adds	r1, #8
  406384:	eb02 090b 	add.w	r9, r2, fp
  406388:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40638c:	eba1 0909 	sub.w	r9, r1, r9
  406390:	4649      	mov	r1, r9
  406392:	4628      	mov	r0, r5
  406394:	9301      	str	r3, [sp, #4]
  406396:	9200      	str	r2, [sp, #0]
  406398:	f000 fd92 	bl	406ec0 <_sbrk_r>
  40639c:	1c43      	adds	r3, r0, #1
  40639e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4063a2:	f000 8143 	beq.w	40662c <_malloc_r+0x518>
  4063a6:	1a80      	subs	r0, r0, r2
  4063a8:	4448      	add	r0, r9
  4063aa:	f040 0001 	orr.w	r0, r0, #1
  4063ae:	6819      	ldr	r1, [r3, #0]
  4063b0:	60ba      	str	r2, [r7, #8]
  4063b2:	4449      	add	r1, r9
  4063b4:	42bc      	cmp	r4, r7
  4063b6:	6050      	str	r0, [r2, #4]
  4063b8:	6019      	str	r1, [r3, #0]
  4063ba:	d017      	beq.n	4063ec <_malloc_r+0x2d8>
  4063bc:	f1b8 0f0f 	cmp.w	r8, #15
  4063c0:	f240 80fb 	bls.w	4065ba <_malloc_r+0x4a6>
  4063c4:	6860      	ldr	r0, [r4, #4]
  4063c6:	f1a8 020c 	sub.w	r2, r8, #12
  4063ca:	f022 0207 	bic.w	r2, r2, #7
  4063ce:	eb04 0e02 	add.w	lr, r4, r2
  4063d2:	f000 0001 	and.w	r0, r0, #1
  4063d6:	f04f 0c05 	mov.w	ip, #5
  4063da:	4310      	orrs	r0, r2
  4063dc:	2a0f      	cmp	r2, #15
  4063de:	6060      	str	r0, [r4, #4]
  4063e0:	f8ce c004 	str.w	ip, [lr, #4]
  4063e4:	f8ce c008 	str.w	ip, [lr, #8]
  4063e8:	f200 8117 	bhi.w	40661a <_malloc_r+0x506>
  4063ec:	4b1d      	ldr	r3, [pc, #116]	; (406464 <_malloc_r+0x350>)
  4063ee:	68bc      	ldr	r4, [r7, #8]
  4063f0:	681a      	ldr	r2, [r3, #0]
  4063f2:	4291      	cmp	r1, r2
  4063f4:	bf88      	it	hi
  4063f6:	6019      	strhi	r1, [r3, #0]
  4063f8:	4b1b      	ldr	r3, [pc, #108]	; (406468 <_malloc_r+0x354>)
  4063fa:	681a      	ldr	r2, [r3, #0]
  4063fc:	4291      	cmp	r1, r2
  4063fe:	6862      	ldr	r2, [r4, #4]
  406400:	bf88      	it	hi
  406402:	6019      	strhi	r1, [r3, #0]
  406404:	f022 0203 	bic.w	r2, r2, #3
  406408:	4296      	cmp	r6, r2
  40640a:	eba2 0306 	sub.w	r3, r2, r6
  40640e:	d801      	bhi.n	406414 <_malloc_r+0x300>
  406410:	2b0f      	cmp	r3, #15
  406412:	dc04      	bgt.n	40641e <_malloc_r+0x30a>
  406414:	4628      	mov	r0, r5
  406416:	f000 fa53 	bl	4068c0 <__malloc_unlock>
  40641a:	2400      	movs	r4, #0
  40641c:	e740      	b.n	4062a0 <_malloc_r+0x18c>
  40641e:	19a2      	adds	r2, r4, r6
  406420:	f043 0301 	orr.w	r3, r3, #1
  406424:	f046 0601 	orr.w	r6, r6, #1
  406428:	6066      	str	r6, [r4, #4]
  40642a:	4628      	mov	r0, r5
  40642c:	60ba      	str	r2, [r7, #8]
  40642e:	6053      	str	r3, [r2, #4]
  406430:	f000 fa46 	bl	4068c0 <__malloc_unlock>
  406434:	3408      	adds	r4, #8
  406436:	4620      	mov	r0, r4
  406438:	b003      	add	sp, #12
  40643a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40643e:	2b14      	cmp	r3, #20
  406440:	d971      	bls.n	406526 <_malloc_r+0x412>
  406442:	2b54      	cmp	r3, #84	; 0x54
  406444:	f200 80a3 	bhi.w	40658e <_malloc_r+0x47a>
  406448:	0b33      	lsrs	r3, r6, #12
  40644a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40644e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  406452:	00c3      	lsls	r3, r0, #3
  406454:	e680      	b.n	406158 <_malloc_r+0x44>
  406456:	bf00      	nop
  406458:	20000444 	.word	0x20000444
  40645c:	20000ab0 	.word	0x20000ab0
  406460:	20000a80 	.word	0x20000a80
  406464:	20000aa8 	.word	0x20000aa8
  406468:	20000aac 	.word	0x20000aac
  40646c:	2000044c 	.word	0x2000044c
  406470:	2000084c 	.word	0x2000084c
  406474:	0a5a      	lsrs	r2, r3, #9
  406476:	2a04      	cmp	r2, #4
  406478:	d95b      	bls.n	406532 <_malloc_r+0x41e>
  40647a:	2a14      	cmp	r2, #20
  40647c:	f200 80ae 	bhi.w	4065dc <_malloc_r+0x4c8>
  406480:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  406484:	00c9      	lsls	r1, r1, #3
  406486:	325b      	adds	r2, #91	; 0x5b
  406488:	eb07 0c01 	add.w	ip, r7, r1
  40648c:	5879      	ldr	r1, [r7, r1]
  40648e:	f1ac 0c08 	sub.w	ip, ip, #8
  406492:	458c      	cmp	ip, r1
  406494:	f000 8088 	beq.w	4065a8 <_malloc_r+0x494>
  406498:	684a      	ldr	r2, [r1, #4]
  40649a:	f022 0203 	bic.w	r2, r2, #3
  40649e:	4293      	cmp	r3, r2
  4064a0:	d273      	bcs.n	40658a <_malloc_r+0x476>
  4064a2:	6889      	ldr	r1, [r1, #8]
  4064a4:	458c      	cmp	ip, r1
  4064a6:	d1f7      	bne.n	406498 <_malloc_r+0x384>
  4064a8:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4064ac:	687b      	ldr	r3, [r7, #4]
  4064ae:	60e2      	str	r2, [r4, #12]
  4064b0:	f8c4 c008 	str.w	ip, [r4, #8]
  4064b4:	6094      	str	r4, [r2, #8]
  4064b6:	f8cc 400c 	str.w	r4, [ip, #12]
  4064ba:	e68f      	b.n	4061dc <_malloc_r+0xc8>
  4064bc:	19a1      	adds	r1, r4, r6
  4064be:	f046 0c01 	orr.w	ip, r6, #1
  4064c2:	f042 0601 	orr.w	r6, r2, #1
  4064c6:	f8c4 c004 	str.w	ip, [r4, #4]
  4064ca:	4628      	mov	r0, r5
  4064cc:	6179      	str	r1, [r7, #20]
  4064ce:	6139      	str	r1, [r7, #16]
  4064d0:	f8c1 e00c 	str.w	lr, [r1, #12]
  4064d4:	f8c1 e008 	str.w	lr, [r1, #8]
  4064d8:	604e      	str	r6, [r1, #4]
  4064da:	50e2      	str	r2, [r4, r3]
  4064dc:	f000 f9f0 	bl	4068c0 <__malloc_unlock>
  4064e0:	3408      	adds	r4, #8
  4064e2:	e6dd      	b.n	4062a0 <_malloc_r+0x18c>
  4064e4:	687b      	ldr	r3, [r7, #4]
  4064e6:	e679      	b.n	4061dc <_malloc_r+0xc8>
  4064e8:	f108 0801 	add.w	r8, r8, #1
  4064ec:	f018 0f03 	tst.w	r8, #3
  4064f0:	f10c 0c08 	add.w	ip, ip, #8
  4064f4:	f47f ae85 	bne.w	406202 <_malloc_r+0xee>
  4064f8:	e02d      	b.n	406556 <_malloc_r+0x442>
  4064fa:	68dc      	ldr	r4, [r3, #12]
  4064fc:	42a3      	cmp	r3, r4
  4064fe:	bf08      	it	eq
  406500:	3002      	addeq	r0, #2
  406502:	f43f ae3e 	beq.w	406182 <_malloc_r+0x6e>
  406506:	e6bb      	b.n	406280 <_malloc_r+0x16c>
  406508:	4419      	add	r1, r3
  40650a:	461c      	mov	r4, r3
  40650c:	684a      	ldr	r2, [r1, #4]
  40650e:	68db      	ldr	r3, [r3, #12]
  406510:	f854 6f08 	ldr.w	r6, [r4, #8]!
  406514:	f042 0201 	orr.w	r2, r2, #1
  406518:	604a      	str	r2, [r1, #4]
  40651a:	4628      	mov	r0, r5
  40651c:	60f3      	str	r3, [r6, #12]
  40651e:	609e      	str	r6, [r3, #8]
  406520:	f000 f9ce 	bl	4068c0 <__malloc_unlock>
  406524:	e6bc      	b.n	4062a0 <_malloc_r+0x18c>
  406526:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40652a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40652e:	00c3      	lsls	r3, r0, #3
  406530:	e612      	b.n	406158 <_malloc_r+0x44>
  406532:	099a      	lsrs	r2, r3, #6
  406534:	f102 0139 	add.w	r1, r2, #57	; 0x39
  406538:	00c9      	lsls	r1, r1, #3
  40653a:	3238      	adds	r2, #56	; 0x38
  40653c:	e7a4      	b.n	406488 <_malloc_r+0x374>
  40653e:	42bc      	cmp	r4, r7
  406540:	d054      	beq.n	4065ec <_malloc_r+0x4d8>
  406542:	68bc      	ldr	r4, [r7, #8]
  406544:	6862      	ldr	r2, [r4, #4]
  406546:	f022 0203 	bic.w	r2, r2, #3
  40654a:	e75d      	b.n	406408 <_malloc_r+0x2f4>
  40654c:	f859 3908 	ldr.w	r3, [r9], #-8
  406550:	4599      	cmp	r9, r3
  406552:	f040 8086 	bne.w	406662 <_malloc_r+0x54e>
  406556:	f010 0f03 	tst.w	r0, #3
  40655a:	f100 30ff 	add.w	r0, r0, #4294967295
  40655e:	d1f5      	bne.n	40654c <_malloc_r+0x438>
  406560:	687b      	ldr	r3, [r7, #4]
  406562:	ea23 0304 	bic.w	r3, r3, r4
  406566:	607b      	str	r3, [r7, #4]
  406568:	0064      	lsls	r4, r4, #1
  40656a:	429c      	cmp	r4, r3
  40656c:	f63f aec7 	bhi.w	4062fe <_malloc_r+0x1ea>
  406570:	2c00      	cmp	r4, #0
  406572:	f43f aec4 	beq.w	4062fe <_malloc_r+0x1ea>
  406576:	421c      	tst	r4, r3
  406578:	4640      	mov	r0, r8
  40657a:	f47f ae3e 	bne.w	4061fa <_malloc_r+0xe6>
  40657e:	0064      	lsls	r4, r4, #1
  406580:	421c      	tst	r4, r3
  406582:	f100 0004 	add.w	r0, r0, #4
  406586:	d0fa      	beq.n	40657e <_malloc_r+0x46a>
  406588:	e637      	b.n	4061fa <_malloc_r+0xe6>
  40658a:	468c      	mov	ip, r1
  40658c:	e78c      	b.n	4064a8 <_malloc_r+0x394>
  40658e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  406592:	d815      	bhi.n	4065c0 <_malloc_r+0x4ac>
  406594:	0bf3      	lsrs	r3, r6, #15
  406596:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40659a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40659e:	00c3      	lsls	r3, r0, #3
  4065a0:	e5da      	b.n	406158 <_malloc_r+0x44>
  4065a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4065a6:	e6ed      	b.n	406384 <_malloc_r+0x270>
  4065a8:	687b      	ldr	r3, [r7, #4]
  4065aa:	1092      	asrs	r2, r2, #2
  4065ac:	2101      	movs	r1, #1
  4065ae:	fa01 f202 	lsl.w	r2, r1, r2
  4065b2:	4313      	orrs	r3, r2
  4065b4:	607b      	str	r3, [r7, #4]
  4065b6:	4662      	mov	r2, ip
  4065b8:	e779      	b.n	4064ae <_malloc_r+0x39a>
  4065ba:	2301      	movs	r3, #1
  4065bc:	6053      	str	r3, [r2, #4]
  4065be:	e729      	b.n	406414 <_malloc_r+0x300>
  4065c0:	f240 5254 	movw	r2, #1364	; 0x554
  4065c4:	4293      	cmp	r3, r2
  4065c6:	d822      	bhi.n	40660e <_malloc_r+0x4fa>
  4065c8:	0cb3      	lsrs	r3, r6, #18
  4065ca:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4065ce:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4065d2:	00c3      	lsls	r3, r0, #3
  4065d4:	e5c0      	b.n	406158 <_malloc_r+0x44>
  4065d6:	f103 0b10 	add.w	fp, r3, #16
  4065da:	e6ae      	b.n	40633a <_malloc_r+0x226>
  4065dc:	2a54      	cmp	r2, #84	; 0x54
  4065de:	d829      	bhi.n	406634 <_malloc_r+0x520>
  4065e0:	0b1a      	lsrs	r2, r3, #12
  4065e2:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4065e6:	00c9      	lsls	r1, r1, #3
  4065e8:	326e      	adds	r2, #110	; 0x6e
  4065ea:	e74d      	b.n	406488 <_malloc_r+0x374>
  4065ec:	4b20      	ldr	r3, [pc, #128]	; (406670 <_malloc_r+0x55c>)
  4065ee:	6819      	ldr	r1, [r3, #0]
  4065f0:	4459      	add	r1, fp
  4065f2:	6019      	str	r1, [r3, #0]
  4065f4:	e6b2      	b.n	40635c <_malloc_r+0x248>
  4065f6:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4065fa:	2800      	cmp	r0, #0
  4065fc:	f47f aeae 	bne.w	40635c <_malloc_r+0x248>
  406600:	eb08 030b 	add.w	r3, r8, fp
  406604:	68ba      	ldr	r2, [r7, #8]
  406606:	f043 0301 	orr.w	r3, r3, #1
  40660a:	6053      	str	r3, [r2, #4]
  40660c:	e6ee      	b.n	4063ec <_malloc_r+0x2d8>
  40660e:	207f      	movs	r0, #127	; 0x7f
  406610:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  406614:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  406618:	e59e      	b.n	406158 <_malloc_r+0x44>
  40661a:	f104 0108 	add.w	r1, r4, #8
  40661e:	4628      	mov	r0, r5
  406620:	9300      	str	r3, [sp, #0]
  406622:	f000 febb 	bl	40739c <_free_r>
  406626:	9b00      	ldr	r3, [sp, #0]
  406628:	6819      	ldr	r1, [r3, #0]
  40662a:	e6df      	b.n	4063ec <_malloc_r+0x2d8>
  40662c:	2001      	movs	r0, #1
  40662e:	f04f 0900 	mov.w	r9, #0
  406632:	e6bc      	b.n	4063ae <_malloc_r+0x29a>
  406634:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406638:	d805      	bhi.n	406646 <_malloc_r+0x532>
  40663a:	0bda      	lsrs	r2, r3, #15
  40663c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  406640:	00c9      	lsls	r1, r1, #3
  406642:	3277      	adds	r2, #119	; 0x77
  406644:	e720      	b.n	406488 <_malloc_r+0x374>
  406646:	f240 5154 	movw	r1, #1364	; 0x554
  40664a:	428a      	cmp	r2, r1
  40664c:	d805      	bhi.n	40665a <_malloc_r+0x546>
  40664e:	0c9a      	lsrs	r2, r3, #18
  406650:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  406654:	00c9      	lsls	r1, r1, #3
  406656:	327c      	adds	r2, #124	; 0x7c
  406658:	e716      	b.n	406488 <_malloc_r+0x374>
  40665a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40665e:	227e      	movs	r2, #126	; 0x7e
  406660:	e712      	b.n	406488 <_malloc_r+0x374>
  406662:	687b      	ldr	r3, [r7, #4]
  406664:	e780      	b.n	406568 <_malloc_r+0x454>
  406666:	08f0      	lsrs	r0, r6, #3
  406668:	f106 0308 	add.w	r3, r6, #8
  40666c:	e600      	b.n	406270 <_malloc_r+0x15c>
  40666e:	bf00      	nop
  406670:	20000a80 	.word	0x20000a80
	...

00406680 <memchr>:
  406680:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406684:	2a10      	cmp	r2, #16
  406686:	db2b      	blt.n	4066e0 <memchr+0x60>
  406688:	f010 0f07 	tst.w	r0, #7
  40668c:	d008      	beq.n	4066a0 <memchr+0x20>
  40668e:	f810 3b01 	ldrb.w	r3, [r0], #1
  406692:	3a01      	subs	r2, #1
  406694:	428b      	cmp	r3, r1
  406696:	d02d      	beq.n	4066f4 <memchr+0x74>
  406698:	f010 0f07 	tst.w	r0, #7
  40669c:	b342      	cbz	r2, 4066f0 <memchr+0x70>
  40669e:	d1f6      	bne.n	40668e <memchr+0xe>
  4066a0:	b4f0      	push	{r4, r5, r6, r7}
  4066a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4066a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4066aa:	f022 0407 	bic.w	r4, r2, #7
  4066ae:	f07f 0700 	mvns.w	r7, #0
  4066b2:	2300      	movs	r3, #0
  4066b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4066b8:	3c08      	subs	r4, #8
  4066ba:	ea85 0501 	eor.w	r5, r5, r1
  4066be:	ea86 0601 	eor.w	r6, r6, r1
  4066c2:	fa85 f547 	uadd8	r5, r5, r7
  4066c6:	faa3 f587 	sel	r5, r3, r7
  4066ca:	fa86 f647 	uadd8	r6, r6, r7
  4066ce:	faa5 f687 	sel	r6, r5, r7
  4066d2:	b98e      	cbnz	r6, 4066f8 <memchr+0x78>
  4066d4:	d1ee      	bne.n	4066b4 <memchr+0x34>
  4066d6:	bcf0      	pop	{r4, r5, r6, r7}
  4066d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4066dc:	f002 0207 	and.w	r2, r2, #7
  4066e0:	b132      	cbz	r2, 4066f0 <memchr+0x70>
  4066e2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4066e6:	3a01      	subs	r2, #1
  4066e8:	ea83 0301 	eor.w	r3, r3, r1
  4066ec:	b113      	cbz	r3, 4066f4 <memchr+0x74>
  4066ee:	d1f8      	bne.n	4066e2 <memchr+0x62>
  4066f0:	2000      	movs	r0, #0
  4066f2:	4770      	bx	lr
  4066f4:	3801      	subs	r0, #1
  4066f6:	4770      	bx	lr
  4066f8:	2d00      	cmp	r5, #0
  4066fa:	bf06      	itte	eq
  4066fc:	4635      	moveq	r5, r6
  4066fe:	3803      	subeq	r0, #3
  406700:	3807      	subne	r0, #7
  406702:	f015 0f01 	tst.w	r5, #1
  406706:	d107      	bne.n	406718 <memchr+0x98>
  406708:	3001      	adds	r0, #1
  40670a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40670e:	bf02      	ittt	eq
  406710:	3001      	addeq	r0, #1
  406712:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406716:	3001      	addeq	r0, #1
  406718:	bcf0      	pop	{r4, r5, r6, r7}
  40671a:	3801      	subs	r0, #1
  40671c:	4770      	bx	lr
  40671e:	bf00      	nop

00406720 <memcmp>:
  406720:	2a03      	cmp	r2, #3
  406722:	b470      	push	{r4, r5, r6}
  406724:	d922      	bls.n	40676c <memcmp+0x4c>
  406726:	ea40 0301 	orr.w	r3, r0, r1
  40672a:	079b      	lsls	r3, r3, #30
  40672c:	d011      	beq.n	406752 <memcmp+0x32>
  40672e:	7803      	ldrb	r3, [r0, #0]
  406730:	780c      	ldrb	r4, [r1, #0]
  406732:	42a3      	cmp	r3, r4
  406734:	d11d      	bne.n	406772 <memcmp+0x52>
  406736:	440a      	add	r2, r1
  406738:	3101      	adds	r1, #1
  40673a:	e005      	b.n	406748 <memcmp+0x28>
  40673c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  406740:	f811 4b01 	ldrb.w	r4, [r1], #1
  406744:	42a3      	cmp	r3, r4
  406746:	d114      	bne.n	406772 <memcmp+0x52>
  406748:	4291      	cmp	r1, r2
  40674a:	d1f7      	bne.n	40673c <memcmp+0x1c>
  40674c:	2000      	movs	r0, #0
  40674e:	bc70      	pop	{r4, r5, r6}
  406750:	4770      	bx	lr
  406752:	680d      	ldr	r5, [r1, #0]
  406754:	6806      	ldr	r6, [r0, #0]
  406756:	42ae      	cmp	r6, r5
  406758:	460c      	mov	r4, r1
  40675a:	4603      	mov	r3, r0
  40675c:	f101 0104 	add.w	r1, r1, #4
  406760:	f100 0004 	add.w	r0, r0, #4
  406764:	d108      	bne.n	406778 <memcmp+0x58>
  406766:	3a04      	subs	r2, #4
  406768:	2a03      	cmp	r2, #3
  40676a:	d8f2      	bhi.n	406752 <memcmp+0x32>
  40676c:	2a00      	cmp	r2, #0
  40676e:	d1de      	bne.n	40672e <memcmp+0xe>
  406770:	e7ec      	b.n	40674c <memcmp+0x2c>
  406772:	1b18      	subs	r0, r3, r4
  406774:	bc70      	pop	{r4, r5, r6}
  406776:	4770      	bx	lr
  406778:	4621      	mov	r1, r4
  40677a:	4618      	mov	r0, r3
  40677c:	e7d7      	b.n	40672e <memcmp+0xe>
  40677e:	bf00      	nop

00406780 <memcpy>:
  406780:	4684      	mov	ip, r0
  406782:	ea41 0300 	orr.w	r3, r1, r0
  406786:	f013 0303 	ands.w	r3, r3, #3
  40678a:	d16d      	bne.n	406868 <memcpy+0xe8>
  40678c:	3a40      	subs	r2, #64	; 0x40
  40678e:	d341      	bcc.n	406814 <memcpy+0x94>
  406790:	f851 3b04 	ldr.w	r3, [r1], #4
  406794:	f840 3b04 	str.w	r3, [r0], #4
  406798:	f851 3b04 	ldr.w	r3, [r1], #4
  40679c:	f840 3b04 	str.w	r3, [r0], #4
  4067a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4067a4:	f840 3b04 	str.w	r3, [r0], #4
  4067a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4067ac:	f840 3b04 	str.w	r3, [r0], #4
  4067b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4067b4:	f840 3b04 	str.w	r3, [r0], #4
  4067b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4067bc:	f840 3b04 	str.w	r3, [r0], #4
  4067c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4067c4:	f840 3b04 	str.w	r3, [r0], #4
  4067c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4067cc:	f840 3b04 	str.w	r3, [r0], #4
  4067d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4067d4:	f840 3b04 	str.w	r3, [r0], #4
  4067d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4067dc:	f840 3b04 	str.w	r3, [r0], #4
  4067e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4067e4:	f840 3b04 	str.w	r3, [r0], #4
  4067e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4067ec:	f840 3b04 	str.w	r3, [r0], #4
  4067f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4067f4:	f840 3b04 	str.w	r3, [r0], #4
  4067f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4067fc:	f840 3b04 	str.w	r3, [r0], #4
  406800:	f851 3b04 	ldr.w	r3, [r1], #4
  406804:	f840 3b04 	str.w	r3, [r0], #4
  406808:	f851 3b04 	ldr.w	r3, [r1], #4
  40680c:	f840 3b04 	str.w	r3, [r0], #4
  406810:	3a40      	subs	r2, #64	; 0x40
  406812:	d2bd      	bcs.n	406790 <memcpy+0x10>
  406814:	3230      	adds	r2, #48	; 0x30
  406816:	d311      	bcc.n	40683c <memcpy+0xbc>
  406818:	f851 3b04 	ldr.w	r3, [r1], #4
  40681c:	f840 3b04 	str.w	r3, [r0], #4
  406820:	f851 3b04 	ldr.w	r3, [r1], #4
  406824:	f840 3b04 	str.w	r3, [r0], #4
  406828:	f851 3b04 	ldr.w	r3, [r1], #4
  40682c:	f840 3b04 	str.w	r3, [r0], #4
  406830:	f851 3b04 	ldr.w	r3, [r1], #4
  406834:	f840 3b04 	str.w	r3, [r0], #4
  406838:	3a10      	subs	r2, #16
  40683a:	d2ed      	bcs.n	406818 <memcpy+0x98>
  40683c:	320c      	adds	r2, #12
  40683e:	d305      	bcc.n	40684c <memcpy+0xcc>
  406840:	f851 3b04 	ldr.w	r3, [r1], #4
  406844:	f840 3b04 	str.w	r3, [r0], #4
  406848:	3a04      	subs	r2, #4
  40684a:	d2f9      	bcs.n	406840 <memcpy+0xc0>
  40684c:	3204      	adds	r2, #4
  40684e:	d008      	beq.n	406862 <memcpy+0xe2>
  406850:	07d2      	lsls	r2, r2, #31
  406852:	bf1c      	itt	ne
  406854:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406858:	f800 3b01 	strbne.w	r3, [r0], #1
  40685c:	d301      	bcc.n	406862 <memcpy+0xe2>
  40685e:	880b      	ldrh	r3, [r1, #0]
  406860:	8003      	strh	r3, [r0, #0]
  406862:	4660      	mov	r0, ip
  406864:	4770      	bx	lr
  406866:	bf00      	nop
  406868:	2a08      	cmp	r2, #8
  40686a:	d313      	bcc.n	406894 <memcpy+0x114>
  40686c:	078b      	lsls	r3, r1, #30
  40686e:	d08d      	beq.n	40678c <memcpy+0xc>
  406870:	f010 0303 	ands.w	r3, r0, #3
  406874:	d08a      	beq.n	40678c <memcpy+0xc>
  406876:	f1c3 0304 	rsb	r3, r3, #4
  40687a:	1ad2      	subs	r2, r2, r3
  40687c:	07db      	lsls	r3, r3, #31
  40687e:	bf1c      	itt	ne
  406880:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406884:	f800 3b01 	strbne.w	r3, [r0], #1
  406888:	d380      	bcc.n	40678c <memcpy+0xc>
  40688a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40688e:	f820 3b02 	strh.w	r3, [r0], #2
  406892:	e77b      	b.n	40678c <memcpy+0xc>
  406894:	3a04      	subs	r2, #4
  406896:	d3d9      	bcc.n	40684c <memcpy+0xcc>
  406898:	3a01      	subs	r2, #1
  40689a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40689e:	f800 3b01 	strb.w	r3, [r0], #1
  4068a2:	d2f9      	bcs.n	406898 <memcpy+0x118>
  4068a4:	780b      	ldrb	r3, [r1, #0]
  4068a6:	7003      	strb	r3, [r0, #0]
  4068a8:	784b      	ldrb	r3, [r1, #1]
  4068aa:	7043      	strb	r3, [r0, #1]
  4068ac:	788b      	ldrb	r3, [r1, #2]
  4068ae:	7083      	strb	r3, [r0, #2]
  4068b0:	4660      	mov	r0, ip
  4068b2:	4770      	bx	lr

004068b4 <__malloc_lock>:
  4068b4:	4801      	ldr	r0, [pc, #4]	; (4068bc <__malloc_lock+0x8>)
  4068b6:	f7ff bc29 	b.w	40610c <__retarget_lock_acquire_recursive>
  4068ba:	bf00      	nop
  4068bc:	2001955c 	.word	0x2001955c

004068c0 <__malloc_unlock>:
  4068c0:	4801      	ldr	r0, [pc, #4]	; (4068c8 <__malloc_unlock+0x8>)
  4068c2:	f7ff bc25 	b.w	406110 <__retarget_lock_release_recursive>
  4068c6:	bf00      	nop
  4068c8:	2001955c 	.word	0x2001955c

004068cc <_Balloc>:
  4068cc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4068ce:	b570      	push	{r4, r5, r6, lr}
  4068d0:	4605      	mov	r5, r0
  4068d2:	460c      	mov	r4, r1
  4068d4:	b14b      	cbz	r3, 4068ea <_Balloc+0x1e>
  4068d6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4068da:	b180      	cbz	r0, 4068fe <_Balloc+0x32>
  4068dc:	6802      	ldr	r2, [r0, #0]
  4068de:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4068e2:	2300      	movs	r3, #0
  4068e4:	6103      	str	r3, [r0, #16]
  4068e6:	60c3      	str	r3, [r0, #12]
  4068e8:	bd70      	pop	{r4, r5, r6, pc}
  4068ea:	2221      	movs	r2, #33	; 0x21
  4068ec:	2104      	movs	r1, #4
  4068ee:	f000 fcd5 	bl	40729c <_calloc_r>
  4068f2:	64e8      	str	r0, [r5, #76]	; 0x4c
  4068f4:	4603      	mov	r3, r0
  4068f6:	2800      	cmp	r0, #0
  4068f8:	d1ed      	bne.n	4068d6 <_Balloc+0xa>
  4068fa:	2000      	movs	r0, #0
  4068fc:	bd70      	pop	{r4, r5, r6, pc}
  4068fe:	2101      	movs	r1, #1
  406900:	fa01 f604 	lsl.w	r6, r1, r4
  406904:	1d72      	adds	r2, r6, #5
  406906:	4628      	mov	r0, r5
  406908:	0092      	lsls	r2, r2, #2
  40690a:	f000 fcc7 	bl	40729c <_calloc_r>
  40690e:	2800      	cmp	r0, #0
  406910:	d0f3      	beq.n	4068fa <_Balloc+0x2e>
  406912:	6044      	str	r4, [r0, #4]
  406914:	6086      	str	r6, [r0, #8]
  406916:	e7e4      	b.n	4068e2 <_Balloc+0x16>

00406918 <_Bfree>:
  406918:	b131      	cbz	r1, 406928 <_Bfree+0x10>
  40691a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40691c:	684a      	ldr	r2, [r1, #4]
  40691e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  406922:	6008      	str	r0, [r1, #0]
  406924:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406928:	4770      	bx	lr
  40692a:	bf00      	nop

0040692c <__multadd>:
  40692c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40692e:	690c      	ldr	r4, [r1, #16]
  406930:	b083      	sub	sp, #12
  406932:	460d      	mov	r5, r1
  406934:	4606      	mov	r6, r0
  406936:	f101 0e14 	add.w	lr, r1, #20
  40693a:	2700      	movs	r7, #0
  40693c:	f8de 0000 	ldr.w	r0, [lr]
  406940:	b281      	uxth	r1, r0
  406942:	fb02 3301 	mla	r3, r2, r1, r3
  406946:	0c01      	lsrs	r1, r0, #16
  406948:	0c18      	lsrs	r0, r3, #16
  40694a:	fb02 0101 	mla	r1, r2, r1, r0
  40694e:	b29b      	uxth	r3, r3
  406950:	3701      	adds	r7, #1
  406952:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  406956:	42bc      	cmp	r4, r7
  406958:	f84e 3b04 	str.w	r3, [lr], #4
  40695c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  406960:	dcec      	bgt.n	40693c <__multadd+0x10>
  406962:	b13b      	cbz	r3, 406974 <__multadd+0x48>
  406964:	68aa      	ldr	r2, [r5, #8]
  406966:	4294      	cmp	r4, r2
  406968:	da07      	bge.n	40697a <__multadd+0x4e>
  40696a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40696e:	3401      	adds	r4, #1
  406970:	6153      	str	r3, [r2, #20]
  406972:	612c      	str	r4, [r5, #16]
  406974:	4628      	mov	r0, r5
  406976:	b003      	add	sp, #12
  406978:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40697a:	6869      	ldr	r1, [r5, #4]
  40697c:	9301      	str	r3, [sp, #4]
  40697e:	3101      	adds	r1, #1
  406980:	4630      	mov	r0, r6
  406982:	f7ff ffa3 	bl	4068cc <_Balloc>
  406986:	692a      	ldr	r2, [r5, #16]
  406988:	3202      	adds	r2, #2
  40698a:	f105 010c 	add.w	r1, r5, #12
  40698e:	4607      	mov	r7, r0
  406990:	0092      	lsls	r2, r2, #2
  406992:	300c      	adds	r0, #12
  406994:	f7ff fef4 	bl	406780 <memcpy>
  406998:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40699a:	6869      	ldr	r1, [r5, #4]
  40699c:	9b01      	ldr	r3, [sp, #4]
  40699e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4069a2:	6028      	str	r0, [r5, #0]
  4069a4:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4069a8:	463d      	mov	r5, r7
  4069aa:	e7de      	b.n	40696a <__multadd+0x3e>

004069ac <__hi0bits>:
  4069ac:	0c02      	lsrs	r2, r0, #16
  4069ae:	0412      	lsls	r2, r2, #16
  4069b0:	4603      	mov	r3, r0
  4069b2:	b9b2      	cbnz	r2, 4069e2 <__hi0bits+0x36>
  4069b4:	0403      	lsls	r3, r0, #16
  4069b6:	2010      	movs	r0, #16
  4069b8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4069bc:	bf04      	itt	eq
  4069be:	021b      	lsleq	r3, r3, #8
  4069c0:	3008      	addeq	r0, #8
  4069c2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4069c6:	bf04      	itt	eq
  4069c8:	011b      	lsleq	r3, r3, #4
  4069ca:	3004      	addeq	r0, #4
  4069cc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4069d0:	bf04      	itt	eq
  4069d2:	009b      	lsleq	r3, r3, #2
  4069d4:	3002      	addeq	r0, #2
  4069d6:	2b00      	cmp	r3, #0
  4069d8:	db02      	blt.n	4069e0 <__hi0bits+0x34>
  4069da:	005b      	lsls	r3, r3, #1
  4069dc:	d403      	bmi.n	4069e6 <__hi0bits+0x3a>
  4069de:	2020      	movs	r0, #32
  4069e0:	4770      	bx	lr
  4069e2:	2000      	movs	r0, #0
  4069e4:	e7e8      	b.n	4069b8 <__hi0bits+0xc>
  4069e6:	3001      	adds	r0, #1
  4069e8:	4770      	bx	lr
  4069ea:	bf00      	nop

004069ec <__lo0bits>:
  4069ec:	6803      	ldr	r3, [r0, #0]
  4069ee:	f013 0207 	ands.w	r2, r3, #7
  4069f2:	4601      	mov	r1, r0
  4069f4:	d007      	beq.n	406a06 <__lo0bits+0x1a>
  4069f6:	07da      	lsls	r2, r3, #31
  4069f8:	d421      	bmi.n	406a3e <__lo0bits+0x52>
  4069fa:	0798      	lsls	r0, r3, #30
  4069fc:	d421      	bmi.n	406a42 <__lo0bits+0x56>
  4069fe:	089b      	lsrs	r3, r3, #2
  406a00:	600b      	str	r3, [r1, #0]
  406a02:	2002      	movs	r0, #2
  406a04:	4770      	bx	lr
  406a06:	b298      	uxth	r0, r3
  406a08:	b198      	cbz	r0, 406a32 <__lo0bits+0x46>
  406a0a:	4610      	mov	r0, r2
  406a0c:	f013 0fff 	tst.w	r3, #255	; 0xff
  406a10:	bf04      	itt	eq
  406a12:	0a1b      	lsreq	r3, r3, #8
  406a14:	3008      	addeq	r0, #8
  406a16:	071a      	lsls	r2, r3, #28
  406a18:	bf04      	itt	eq
  406a1a:	091b      	lsreq	r3, r3, #4
  406a1c:	3004      	addeq	r0, #4
  406a1e:	079a      	lsls	r2, r3, #30
  406a20:	bf04      	itt	eq
  406a22:	089b      	lsreq	r3, r3, #2
  406a24:	3002      	addeq	r0, #2
  406a26:	07da      	lsls	r2, r3, #31
  406a28:	d407      	bmi.n	406a3a <__lo0bits+0x4e>
  406a2a:	085b      	lsrs	r3, r3, #1
  406a2c:	d104      	bne.n	406a38 <__lo0bits+0x4c>
  406a2e:	2020      	movs	r0, #32
  406a30:	4770      	bx	lr
  406a32:	0c1b      	lsrs	r3, r3, #16
  406a34:	2010      	movs	r0, #16
  406a36:	e7e9      	b.n	406a0c <__lo0bits+0x20>
  406a38:	3001      	adds	r0, #1
  406a3a:	600b      	str	r3, [r1, #0]
  406a3c:	4770      	bx	lr
  406a3e:	2000      	movs	r0, #0
  406a40:	4770      	bx	lr
  406a42:	085b      	lsrs	r3, r3, #1
  406a44:	600b      	str	r3, [r1, #0]
  406a46:	2001      	movs	r0, #1
  406a48:	4770      	bx	lr
  406a4a:	bf00      	nop

00406a4c <__i2b>:
  406a4c:	b510      	push	{r4, lr}
  406a4e:	460c      	mov	r4, r1
  406a50:	2101      	movs	r1, #1
  406a52:	f7ff ff3b 	bl	4068cc <_Balloc>
  406a56:	2201      	movs	r2, #1
  406a58:	6144      	str	r4, [r0, #20]
  406a5a:	6102      	str	r2, [r0, #16]
  406a5c:	bd10      	pop	{r4, pc}
  406a5e:	bf00      	nop

00406a60 <__multiply>:
  406a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406a64:	690c      	ldr	r4, [r1, #16]
  406a66:	6915      	ldr	r5, [r2, #16]
  406a68:	42ac      	cmp	r4, r5
  406a6a:	b083      	sub	sp, #12
  406a6c:	468b      	mov	fp, r1
  406a6e:	4616      	mov	r6, r2
  406a70:	da04      	bge.n	406a7c <__multiply+0x1c>
  406a72:	4622      	mov	r2, r4
  406a74:	46b3      	mov	fp, r6
  406a76:	462c      	mov	r4, r5
  406a78:	460e      	mov	r6, r1
  406a7a:	4615      	mov	r5, r2
  406a7c:	f8db 3008 	ldr.w	r3, [fp, #8]
  406a80:	f8db 1004 	ldr.w	r1, [fp, #4]
  406a84:	eb04 0805 	add.w	r8, r4, r5
  406a88:	4598      	cmp	r8, r3
  406a8a:	bfc8      	it	gt
  406a8c:	3101      	addgt	r1, #1
  406a8e:	f7ff ff1d 	bl	4068cc <_Balloc>
  406a92:	f100 0914 	add.w	r9, r0, #20
  406a96:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  406a9a:	45d1      	cmp	r9, sl
  406a9c:	9000      	str	r0, [sp, #0]
  406a9e:	d205      	bcs.n	406aac <__multiply+0x4c>
  406aa0:	464b      	mov	r3, r9
  406aa2:	2100      	movs	r1, #0
  406aa4:	f843 1b04 	str.w	r1, [r3], #4
  406aa8:	459a      	cmp	sl, r3
  406aaa:	d8fb      	bhi.n	406aa4 <__multiply+0x44>
  406aac:	f106 0c14 	add.w	ip, r6, #20
  406ab0:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  406ab4:	f10b 0b14 	add.w	fp, fp, #20
  406ab8:	459c      	cmp	ip, r3
  406aba:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  406abe:	d24c      	bcs.n	406b5a <__multiply+0xfa>
  406ac0:	f8cd a004 	str.w	sl, [sp, #4]
  406ac4:	469a      	mov	sl, r3
  406ac6:	f8dc 5000 	ldr.w	r5, [ip]
  406aca:	b2af      	uxth	r7, r5
  406acc:	b1ef      	cbz	r7, 406b0a <__multiply+0xaa>
  406ace:	2100      	movs	r1, #0
  406ad0:	464d      	mov	r5, r9
  406ad2:	465e      	mov	r6, fp
  406ad4:	460c      	mov	r4, r1
  406ad6:	f856 2b04 	ldr.w	r2, [r6], #4
  406ada:	6828      	ldr	r0, [r5, #0]
  406adc:	b293      	uxth	r3, r2
  406ade:	b281      	uxth	r1, r0
  406ae0:	fb07 1303 	mla	r3, r7, r3, r1
  406ae4:	0c12      	lsrs	r2, r2, #16
  406ae6:	0c01      	lsrs	r1, r0, #16
  406ae8:	4423      	add	r3, r4
  406aea:	fb07 1102 	mla	r1, r7, r2, r1
  406aee:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  406af2:	b29b      	uxth	r3, r3
  406af4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  406af8:	45b6      	cmp	lr, r6
  406afa:	f845 3b04 	str.w	r3, [r5], #4
  406afe:	ea4f 4411 	mov.w	r4, r1, lsr #16
  406b02:	d8e8      	bhi.n	406ad6 <__multiply+0x76>
  406b04:	602c      	str	r4, [r5, #0]
  406b06:	f8dc 5000 	ldr.w	r5, [ip]
  406b0a:	0c2d      	lsrs	r5, r5, #16
  406b0c:	d01d      	beq.n	406b4a <__multiply+0xea>
  406b0e:	f8d9 3000 	ldr.w	r3, [r9]
  406b12:	4648      	mov	r0, r9
  406b14:	461c      	mov	r4, r3
  406b16:	4659      	mov	r1, fp
  406b18:	2200      	movs	r2, #0
  406b1a:	880e      	ldrh	r6, [r1, #0]
  406b1c:	0c24      	lsrs	r4, r4, #16
  406b1e:	fb05 4406 	mla	r4, r5, r6, r4
  406b22:	4422      	add	r2, r4
  406b24:	b29b      	uxth	r3, r3
  406b26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  406b2a:	f840 3b04 	str.w	r3, [r0], #4
  406b2e:	f851 3b04 	ldr.w	r3, [r1], #4
  406b32:	6804      	ldr	r4, [r0, #0]
  406b34:	0c1b      	lsrs	r3, r3, #16
  406b36:	b2a6      	uxth	r6, r4
  406b38:	fb05 6303 	mla	r3, r5, r3, r6
  406b3c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  406b40:	458e      	cmp	lr, r1
  406b42:	ea4f 4213 	mov.w	r2, r3, lsr #16
  406b46:	d8e8      	bhi.n	406b1a <__multiply+0xba>
  406b48:	6003      	str	r3, [r0, #0]
  406b4a:	f10c 0c04 	add.w	ip, ip, #4
  406b4e:	45e2      	cmp	sl, ip
  406b50:	f109 0904 	add.w	r9, r9, #4
  406b54:	d8b7      	bhi.n	406ac6 <__multiply+0x66>
  406b56:	f8dd a004 	ldr.w	sl, [sp, #4]
  406b5a:	f1b8 0f00 	cmp.w	r8, #0
  406b5e:	dd0b      	ble.n	406b78 <__multiply+0x118>
  406b60:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  406b64:	f1aa 0a04 	sub.w	sl, sl, #4
  406b68:	b11b      	cbz	r3, 406b72 <__multiply+0x112>
  406b6a:	e005      	b.n	406b78 <__multiply+0x118>
  406b6c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  406b70:	b913      	cbnz	r3, 406b78 <__multiply+0x118>
  406b72:	f1b8 0801 	subs.w	r8, r8, #1
  406b76:	d1f9      	bne.n	406b6c <__multiply+0x10c>
  406b78:	9800      	ldr	r0, [sp, #0]
  406b7a:	f8c0 8010 	str.w	r8, [r0, #16]
  406b7e:	b003      	add	sp, #12
  406b80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406b84 <__pow5mult>:
  406b84:	f012 0303 	ands.w	r3, r2, #3
  406b88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406b8c:	4614      	mov	r4, r2
  406b8e:	4607      	mov	r7, r0
  406b90:	d12e      	bne.n	406bf0 <__pow5mult+0x6c>
  406b92:	460d      	mov	r5, r1
  406b94:	10a4      	asrs	r4, r4, #2
  406b96:	d01c      	beq.n	406bd2 <__pow5mult+0x4e>
  406b98:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  406b9a:	b396      	cbz	r6, 406c02 <__pow5mult+0x7e>
  406b9c:	07e3      	lsls	r3, r4, #31
  406b9e:	f04f 0800 	mov.w	r8, #0
  406ba2:	d406      	bmi.n	406bb2 <__pow5mult+0x2e>
  406ba4:	1064      	asrs	r4, r4, #1
  406ba6:	d014      	beq.n	406bd2 <__pow5mult+0x4e>
  406ba8:	6830      	ldr	r0, [r6, #0]
  406baa:	b1a8      	cbz	r0, 406bd8 <__pow5mult+0x54>
  406bac:	4606      	mov	r6, r0
  406bae:	07e3      	lsls	r3, r4, #31
  406bb0:	d5f8      	bpl.n	406ba4 <__pow5mult+0x20>
  406bb2:	4632      	mov	r2, r6
  406bb4:	4629      	mov	r1, r5
  406bb6:	4638      	mov	r0, r7
  406bb8:	f7ff ff52 	bl	406a60 <__multiply>
  406bbc:	b1b5      	cbz	r5, 406bec <__pow5mult+0x68>
  406bbe:	686a      	ldr	r2, [r5, #4]
  406bc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406bc2:	1064      	asrs	r4, r4, #1
  406bc4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406bc8:	6029      	str	r1, [r5, #0]
  406bca:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  406bce:	4605      	mov	r5, r0
  406bd0:	d1ea      	bne.n	406ba8 <__pow5mult+0x24>
  406bd2:	4628      	mov	r0, r5
  406bd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406bd8:	4632      	mov	r2, r6
  406bda:	4631      	mov	r1, r6
  406bdc:	4638      	mov	r0, r7
  406bde:	f7ff ff3f 	bl	406a60 <__multiply>
  406be2:	6030      	str	r0, [r6, #0]
  406be4:	f8c0 8000 	str.w	r8, [r0]
  406be8:	4606      	mov	r6, r0
  406bea:	e7e0      	b.n	406bae <__pow5mult+0x2a>
  406bec:	4605      	mov	r5, r0
  406bee:	e7d9      	b.n	406ba4 <__pow5mult+0x20>
  406bf0:	1e5a      	subs	r2, r3, #1
  406bf2:	4d0b      	ldr	r5, [pc, #44]	; (406c20 <__pow5mult+0x9c>)
  406bf4:	2300      	movs	r3, #0
  406bf6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  406bfa:	f7ff fe97 	bl	40692c <__multadd>
  406bfe:	4605      	mov	r5, r0
  406c00:	e7c8      	b.n	406b94 <__pow5mult+0x10>
  406c02:	2101      	movs	r1, #1
  406c04:	4638      	mov	r0, r7
  406c06:	f7ff fe61 	bl	4068cc <_Balloc>
  406c0a:	f240 2171 	movw	r1, #625	; 0x271
  406c0e:	2201      	movs	r2, #1
  406c10:	2300      	movs	r3, #0
  406c12:	6141      	str	r1, [r0, #20]
  406c14:	6102      	str	r2, [r0, #16]
  406c16:	4606      	mov	r6, r0
  406c18:	64b8      	str	r0, [r7, #72]	; 0x48
  406c1a:	6003      	str	r3, [r0, #0]
  406c1c:	e7be      	b.n	406b9c <__pow5mult+0x18>
  406c1e:	bf00      	nop
  406c20:	00409120 	.word	0x00409120

00406c24 <__lshift>:
  406c24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406c28:	4691      	mov	r9, r2
  406c2a:	690a      	ldr	r2, [r1, #16]
  406c2c:	688b      	ldr	r3, [r1, #8]
  406c2e:	ea4f 1469 	mov.w	r4, r9, asr #5
  406c32:	eb04 0802 	add.w	r8, r4, r2
  406c36:	f108 0501 	add.w	r5, r8, #1
  406c3a:	429d      	cmp	r5, r3
  406c3c:	460e      	mov	r6, r1
  406c3e:	4607      	mov	r7, r0
  406c40:	6849      	ldr	r1, [r1, #4]
  406c42:	dd04      	ble.n	406c4e <__lshift+0x2a>
  406c44:	005b      	lsls	r3, r3, #1
  406c46:	429d      	cmp	r5, r3
  406c48:	f101 0101 	add.w	r1, r1, #1
  406c4c:	dcfa      	bgt.n	406c44 <__lshift+0x20>
  406c4e:	4638      	mov	r0, r7
  406c50:	f7ff fe3c 	bl	4068cc <_Balloc>
  406c54:	2c00      	cmp	r4, #0
  406c56:	f100 0314 	add.w	r3, r0, #20
  406c5a:	dd06      	ble.n	406c6a <__lshift+0x46>
  406c5c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  406c60:	2100      	movs	r1, #0
  406c62:	f843 1b04 	str.w	r1, [r3], #4
  406c66:	429a      	cmp	r2, r3
  406c68:	d1fb      	bne.n	406c62 <__lshift+0x3e>
  406c6a:	6934      	ldr	r4, [r6, #16]
  406c6c:	f106 0114 	add.w	r1, r6, #20
  406c70:	f019 091f 	ands.w	r9, r9, #31
  406c74:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  406c78:	d01d      	beq.n	406cb6 <__lshift+0x92>
  406c7a:	f1c9 0c20 	rsb	ip, r9, #32
  406c7e:	2200      	movs	r2, #0
  406c80:	680c      	ldr	r4, [r1, #0]
  406c82:	fa04 f409 	lsl.w	r4, r4, r9
  406c86:	4314      	orrs	r4, r2
  406c88:	f843 4b04 	str.w	r4, [r3], #4
  406c8c:	f851 2b04 	ldr.w	r2, [r1], #4
  406c90:	458e      	cmp	lr, r1
  406c92:	fa22 f20c 	lsr.w	r2, r2, ip
  406c96:	d8f3      	bhi.n	406c80 <__lshift+0x5c>
  406c98:	601a      	str	r2, [r3, #0]
  406c9a:	b10a      	cbz	r2, 406ca0 <__lshift+0x7c>
  406c9c:	f108 0502 	add.w	r5, r8, #2
  406ca0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406ca2:	6872      	ldr	r2, [r6, #4]
  406ca4:	3d01      	subs	r5, #1
  406ca6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406caa:	6105      	str	r5, [r0, #16]
  406cac:	6031      	str	r1, [r6, #0]
  406cae:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  406cb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406cb6:	3b04      	subs	r3, #4
  406cb8:	f851 2b04 	ldr.w	r2, [r1], #4
  406cbc:	f843 2f04 	str.w	r2, [r3, #4]!
  406cc0:	458e      	cmp	lr, r1
  406cc2:	d8f9      	bhi.n	406cb8 <__lshift+0x94>
  406cc4:	e7ec      	b.n	406ca0 <__lshift+0x7c>
  406cc6:	bf00      	nop

00406cc8 <__mcmp>:
  406cc8:	b430      	push	{r4, r5}
  406cca:	690b      	ldr	r3, [r1, #16]
  406ccc:	4605      	mov	r5, r0
  406cce:	6900      	ldr	r0, [r0, #16]
  406cd0:	1ac0      	subs	r0, r0, r3
  406cd2:	d10f      	bne.n	406cf4 <__mcmp+0x2c>
  406cd4:	009b      	lsls	r3, r3, #2
  406cd6:	3514      	adds	r5, #20
  406cd8:	3114      	adds	r1, #20
  406cda:	4419      	add	r1, r3
  406cdc:	442b      	add	r3, r5
  406cde:	e001      	b.n	406ce4 <__mcmp+0x1c>
  406ce0:	429d      	cmp	r5, r3
  406ce2:	d207      	bcs.n	406cf4 <__mcmp+0x2c>
  406ce4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  406ce8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  406cec:	4294      	cmp	r4, r2
  406cee:	d0f7      	beq.n	406ce0 <__mcmp+0x18>
  406cf0:	d302      	bcc.n	406cf8 <__mcmp+0x30>
  406cf2:	2001      	movs	r0, #1
  406cf4:	bc30      	pop	{r4, r5}
  406cf6:	4770      	bx	lr
  406cf8:	f04f 30ff 	mov.w	r0, #4294967295
  406cfc:	e7fa      	b.n	406cf4 <__mcmp+0x2c>
  406cfe:	bf00      	nop

00406d00 <__mdiff>:
  406d00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406d04:	690f      	ldr	r7, [r1, #16]
  406d06:	460e      	mov	r6, r1
  406d08:	6911      	ldr	r1, [r2, #16]
  406d0a:	1a7f      	subs	r7, r7, r1
  406d0c:	2f00      	cmp	r7, #0
  406d0e:	4690      	mov	r8, r2
  406d10:	d117      	bne.n	406d42 <__mdiff+0x42>
  406d12:	0089      	lsls	r1, r1, #2
  406d14:	f106 0514 	add.w	r5, r6, #20
  406d18:	f102 0e14 	add.w	lr, r2, #20
  406d1c:	186b      	adds	r3, r5, r1
  406d1e:	4471      	add	r1, lr
  406d20:	e001      	b.n	406d26 <__mdiff+0x26>
  406d22:	429d      	cmp	r5, r3
  406d24:	d25c      	bcs.n	406de0 <__mdiff+0xe0>
  406d26:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  406d2a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  406d2e:	42a2      	cmp	r2, r4
  406d30:	d0f7      	beq.n	406d22 <__mdiff+0x22>
  406d32:	d25e      	bcs.n	406df2 <__mdiff+0xf2>
  406d34:	4633      	mov	r3, r6
  406d36:	462c      	mov	r4, r5
  406d38:	4646      	mov	r6, r8
  406d3a:	4675      	mov	r5, lr
  406d3c:	4698      	mov	r8, r3
  406d3e:	2701      	movs	r7, #1
  406d40:	e005      	b.n	406d4e <__mdiff+0x4e>
  406d42:	db58      	blt.n	406df6 <__mdiff+0xf6>
  406d44:	f106 0514 	add.w	r5, r6, #20
  406d48:	f108 0414 	add.w	r4, r8, #20
  406d4c:	2700      	movs	r7, #0
  406d4e:	6871      	ldr	r1, [r6, #4]
  406d50:	f7ff fdbc 	bl	4068cc <_Balloc>
  406d54:	f8d8 3010 	ldr.w	r3, [r8, #16]
  406d58:	6936      	ldr	r6, [r6, #16]
  406d5a:	60c7      	str	r7, [r0, #12]
  406d5c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  406d60:	46a6      	mov	lr, r4
  406d62:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  406d66:	f100 0414 	add.w	r4, r0, #20
  406d6a:	2300      	movs	r3, #0
  406d6c:	f85e 1b04 	ldr.w	r1, [lr], #4
  406d70:	f855 8b04 	ldr.w	r8, [r5], #4
  406d74:	b28a      	uxth	r2, r1
  406d76:	fa13 f388 	uxtah	r3, r3, r8
  406d7a:	0c09      	lsrs	r1, r1, #16
  406d7c:	1a9a      	subs	r2, r3, r2
  406d7e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  406d82:	eb03 4322 	add.w	r3, r3, r2, asr #16
  406d86:	b292      	uxth	r2, r2
  406d88:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  406d8c:	45f4      	cmp	ip, lr
  406d8e:	f844 2b04 	str.w	r2, [r4], #4
  406d92:	ea4f 4323 	mov.w	r3, r3, asr #16
  406d96:	d8e9      	bhi.n	406d6c <__mdiff+0x6c>
  406d98:	42af      	cmp	r7, r5
  406d9a:	d917      	bls.n	406dcc <__mdiff+0xcc>
  406d9c:	46a4      	mov	ip, r4
  406d9e:	46ae      	mov	lr, r5
  406da0:	f85e 2b04 	ldr.w	r2, [lr], #4
  406da4:	fa13 f382 	uxtah	r3, r3, r2
  406da8:	1419      	asrs	r1, r3, #16
  406daa:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  406dae:	b29b      	uxth	r3, r3
  406db0:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  406db4:	4577      	cmp	r7, lr
  406db6:	f84c 2b04 	str.w	r2, [ip], #4
  406dba:	ea4f 4321 	mov.w	r3, r1, asr #16
  406dbe:	d8ef      	bhi.n	406da0 <__mdiff+0xa0>
  406dc0:	43ed      	mvns	r5, r5
  406dc2:	442f      	add	r7, r5
  406dc4:	f027 0703 	bic.w	r7, r7, #3
  406dc8:	3704      	adds	r7, #4
  406dca:	443c      	add	r4, r7
  406dcc:	3c04      	subs	r4, #4
  406dce:	b922      	cbnz	r2, 406dda <__mdiff+0xda>
  406dd0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  406dd4:	3e01      	subs	r6, #1
  406dd6:	2b00      	cmp	r3, #0
  406dd8:	d0fa      	beq.n	406dd0 <__mdiff+0xd0>
  406dda:	6106      	str	r6, [r0, #16]
  406ddc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406de0:	2100      	movs	r1, #0
  406de2:	f7ff fd73 	bl	4068cc <_Balloc>
  406de6:	2201      	movs	r2, #1
  406de8:	2300      	movs	r3, #0
  406dea:	6102      	str	r2, [r0, #16]
  406dec:	6143      	str	r3, [r0, #20]
  406dee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406df2:	4674      	mov	r4, lr
  406df4:	e7ab      	b.n	406d4e <__mdiff+0x4e>
  406df6:	4633      	mov	r3, r6
  406df8:	f106 0414 	add.w	r4, r6, #20
  406dfc:	f102 0514 	add.w	r5, r2, #20
  406e00:	4616      	mov	r6, r2
  406e02:	2701      	movs	r7, #1
  406e04:	4698      	mov	r8, r3
  406e06:	e7a2      	b.n	406d4e <__mdiff+0x4e>

00406e08 <__d2b>:
  406e08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406e0c:	b082      	sub	sp, #8
  406e0e:	2101      	movs	r1, #1
  406e10:	461c      	mov	r4, r3
  406e12:	f3c3 570a 	ubfx	r7, r3, #20, #11
  406e16:	4615      	mov	r5, r2
  406e18:	9e08      	ldr	r6, [sp, #32]
  406e1a:	f7ff fd57 	bl	4068cc <_Balloc>
  406e1e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  406e22:	4680      	mov	r8, r0
  406e24:	b10f      	cbz	r7, 406e2a <__d2b+0x22>
  406e26:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  406e2a:	9401      	str	r4, [sp, #4]
  406e2c:	b31d      	cbz	r5, 406e76 <__d2b+0x6e>
  406e2e:	a802      	add	r0, sp, #8
  406e30:	f840 5d08 	str.w	r5, [r0, #-8]!
  406e34:	f7ff fdda 	bl	4069ec <__lo0bits>
  406e38:	2800      	cmp	r0, #0
  406e3a:	d134      	bne.n	406ea6 <__d2b+0x9e>
  406e3c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406e40:	f8c8 2014 	str.w	r2, [r8, #20]
  406e44:	2b00      	cmp	r3, #0
  406e46:	bf0c      	ite	eq
  406e48:	2101      	moveq	r1, #1
  406e4a:	2102      	movne	r1, #2
  406e4c:	f8c8 3018 	str.w	r3, [r8, #24]
  406e50:	f8c8 1010 	str.w	r1, [r8, #16]
  406e54:	b9df      	cbnz	r7, 406e8e <__d2b+0x86>
  406e56:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  406e5a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  406e5e:	6030      	str	r0, [r6, #0]
  406e60:	6918      	ldr	r0, [r3, #16]
  406e62:	f7ff fda3 	bl	4069ac <__hi0bits>
  406e66:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406e68:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  406e6c:	6018      	str	r0, [r3, #0]
  406e6e:	4640      	mov	r0, r8
  406e70:	b002      	add	sp, #8
  406e72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406e76:	a801      	add	r0, sp, #4
  406e78:	f7ff fdb8 	bl	4069ec <__lo0bits>
  406e7c:	9b01      	ldr	r3, [sp, #4]
  406e7e:	f8c8 3014 	str.w	r3, [r8, #20]
  406e82:	2101      	movs	r1, #1
  406e84:	3020      	adds	r0, #32
  406e86:	f8c8 1010 	str.w	r1, [r8, #16]
  406e8a:	2f00      	cmp	r7, #0
  406e8c:	d0e3      	beq.n	406e56 <__d2b+0x4e>
  406e8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406e90:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406e94:	4407      	add	r7, r0
  406e96:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  406e9a:	6037      	str	r7, [r6, #0]
  406e9c:	6018      	str	r0, [r3, #0]
  406e9e:	4640      	mov	r0, r8
  406ea0:	b002      	add	sp, #8
  406ea2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406ea6:	e89d 000a 	ldmia.w	sp, {r1, r3}
  406eaa:	f1c0 0220 	rsb	r2, r0, #32
  406eae:	fa03 f202 	lsl.w	r2, r3, r2
  406eb2:	430a      	orrs	r2, r1
  406eb4:	40c3      	lsrs	r3, r0
  406eb6:	9301      	str	r3, [sp, #4]
  406eb8:	f8c8 2014 	str.w	r2, [r8, #20]
  406ebc:	e7c2      	b.n	406e44 <__d2b+0x3c>
  406ebe:	bf00      	nop

00406ec0 <_sbrk_r>:
  406ec0:	b538      	push	{r3, r4, r5, lr}
  406ec2:	4c07      	ldr	r4, [pc, #28]	; (406ee0 <_sbrk_r+0x20>)
  406ec4:	2300      	movs	r3, #0
  406ec6:	4605      	mov	r5, r0
  406ec8:	4608      	mov	r0, r1
  406eca:	6023      	str	r3, [r4, #0]
  406ecc:	f7fc f836 	bl	402f3c <_sbrk>
  406ed0:	1c43      	adds	r3, r0, #1
  406ed2:	d000      	beq.n	406ed6 <_sbrk_r+0x16>
  406ed4:	bd38      	pop	{r3, r4, r5, pc}
  406ed6:	6823      	ldr	r3, [r4, #0]
  406ed8:	2b00      	cmp	r3, #0
  406eda:	d0fb      	beq.n	406ed4 <_sbrk_r+0x14>
  406edc:	602b      	str	r3, [r5, #0]
  406ede:	bd38      	pop	{r3, r4, r5, pc}
  406ee0:	20019570 	.word	0x20019570

00406ee4 <strchr>:
  406ee4:	b2c9      	uxtb	r1, r1
  406ee6:	2900      	cmp	r1, #0
  406ee8:	d041      	beq.n	406f6e <strchr+0x8a>
  406eea:	0782      	lsls	r2, r0, #30
  406eec:	b4f0      	push	{r4, r5, r6, r7}
  406eee:	d067      	beq.n	406fc0 <strchr+0xdc>
  406ef0:	7803      	ldrb	r3, [r0, #0]
  406ef2:	2b00      	cmp	r3, #0
  406ef4:	d068      	beq.n	406fc8 <strchr+0xe4>
  406ef6:	4299      	cmp	r1, r3
  406ef8:	d037      	beq.n	406f6a <strchr+0x86>
  406efa:	1c43      	adds	r3, r0, #1
  406efc:	e004      	b.n	406f08 <strchr+0x24>
  406efe:	f813 0b01 	ldrb.w	r0, [r3], #1
  406f02:	b390      	cbz	r0, 406f6a <strchr+0x86>
  406f04:	4281      	cmp	r1, r0
  406f06:	d02f      	beq.n	406f68 <strchr+0x84>
  406f08:	079a      	lsls	r2, r3, #30
  406f0a:	461c      	mov	r4, r3
  406f0c:	d1f7      	bne.n	406efe <strchr+0x1a>
  406f0e:	6825      	ldr	r5, [r4, #0]
  406f10:	ea41 2301 	orr.w	r3, r1, r1, lsl #8
  406f14:	ea43 4303 	orr.w	r3, r3, r3, lsl #16
  406f18:	ea83 0605 	eor.w	r6, r3, r5
  406f1c:	f1a6 3001 	sub.w	r0, r6, #16843009	; 0x1010101
  406f20:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
  406f24:	ea20 0006 	bic.w	r0, r0, r6
  406f28:	ea22 0205 	bic.w	r2, r2, r5
  406f2c:	4302      	orrs	r2, r0
  406f2e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  406f32:	d111      	bne.n	406f58 <strchr+0x74>
  406f34:	4620      	mov	r0, r4
  406f36:	f850 6f04 	ldr.w	r6, [r0, #4]!
  406f3a:	ea83 0706 	eor.w	r7, r3, r6
  406f3e:	f1a7 3501 	sub.w	r5, r7, #16843009	; 0x1010101
  406f42:	f1a6 3201 	sub.w	r2, r6, #16843009	; 0x1010101
  406f46:	ea25 0507 	bic.w	r5, r5, r7
  406f4a:	ea22 0206 	bic.w	r2, r2, r6
  406f4e:	432a      	orrs	r2, r5
  406f50:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  406f54:	d0ef      	beq.n	406f36 <strchr+0x52>
  406f56:	4604      	mov	r4, r0
  406f58:	7820      	ldrb	r0, [r4, #0]
  406f5a:	b918      	cbnz	r0, 406f64 <strchr+0x80>
  406f5c:	e005      	b.n	406f6a <strchr+0x86>
  406f5e:	f814 0f01 	ldrb.w	r0, [r4, #1]!
  406f62:	b110      	cbz	r0, 406f6a <strchr+0x86>
  406f64:	4281      	cmp	r1, r0
  406f66:	d1fa      	bne.n	406f5e <strchr+0x7a>
  406f68:	4620      	mov	r0, r4
  406f6a:	bcf0      	pop	{r4, r5, r6, r7}
  406f6c:	4770      	bx	lr
  406f6e:	0783      	lsls	r3, r0, #30
  406f70:	d024      	beq.n	406fbc <strchr+0xd8>
  406f72:	7803      	ldrb	r3, [r0, #0]
  406f74:	2b00      	cmp	r3, #0
  406f76:	d0f9      	beq.n	406f6c <strchr+0x88>
  406f78:	1c43      	adds	r3, r0, #1
  406f7a:	e003      	b.n	406f84 <strchr+0xa0>
  406f7c:	7802      	ldrb	r2, [r0, #0]
  406f7e:	3301      	adds	r3, #1
  406f80:	2a00      	cmp	r2, #0
  406f82:	d0f3      	beq.n	406f6c <strchr+0x88>
  406f84:	0799      	lsls	r1, r3, #30
  406f86:	4618      	mov	r0, r3
  406f88:	d1f8      	bne.n	406f7c <strchr+0x98>
  406f8a:	6819      	ldr	r1, [r3, #0]
  406f8c:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  406f90:	ea22 0201 	bic.w	r2, r2, r1
  406f94:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  406f98:	d108      	bne.n	406fac <strchr+0xc8>
  406f9a:	f853 1f04 	ldr.w	r1, [r3, #4]!
  406f9e:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  406fa2:	ea22 0201 	bic.w	r2, r2, r1
  406fa6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  406faa:	d0f6      	beq.n	406f9a <strchr+0xb6>
  406fac:	781a      	ldrb	r2, [r3, #0]
  406fae:	4618      	mov	r0, r3
  406fb0:	b142      	cbz	r2, 406fc4 <strchr+0xe0>
  406fb2:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  406fb6:	2b00      	cmp	r3, #0
  406fb8:	d1fb      	bne.n	406fb2 <strchr+0xce>
  406fba:	4770      	bx	lr
  406fbc:	4603      	mov	r3, r0
  406fbe:	e7e4      	b.n	406f8a <strchr+0xa6>
  406fc0:	4604      	mov	r4, r0
  406fc2:	e7a4      	b.n	406f0e <strchr+0x2a>
  406fc4:	4618      	mov	r0, r3
  406fc6:	4770      	bx	lr
  406fc8:	4618      	mov	r0, r3
  406fca:	e7ce      	b.n	406f6a <strchr+0x86>
	...

00407000 <strlen>:
  407000:	f890 f000 	pld	[r0]
  407004:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  407008:	f020 0107 	bic.w	r1, r0, #7
  40700c:	f06f 0c00 	mvn.w	ip, #0
  407010:	f010 0407 	ands.w	r4, r0, #7
  407014:	f891 f020 	pld	[r1, #32]
  407018:	f040 8049 	bne.w	4070ae <strlen+0xae>
  40701c:	f04f 0400 	mov.w	r4, #0
  407020:	f06f 0007 	mvn.w	r0, #7
  407024:	e9d1 2300 	ldrd	r2, r3, [r1]
  407028:	f891 f040 	pld	[r1, #64]	; 0x40
  40702c:	f100 0008 	add.w	r0, r0, #8
  407030:	fa82 f24c 	uadd8	r2, r2, ip
  407034:	faa4 f28c 	sel	r2, r4, ip
  407038:	fa83 f34c 	uadd8	r3, r3, ip
  40703c:	faa2 f38c 	sel	r3, r2, ip
  407040:	bb4b      	cbnz	r3, 407096 <strlen+0x96>
  407042:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  407046:	fa82 f24c 	uadd8	r2, r2, ip
  40704a:	f100 0008 	add.w	r0, r0, #8
  40704e:	faa4 f28c 	sel	r2, r4, ip
  407052:	fa83 f34c 	uadd8	r3, r3, ip
  407056:	faa2 f38c 	sel	r3, r2, ip
  40705a:	b9e3      	cbnz	r3, 407096 <strlen+0x96>
  40705c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  407060:	fa82 f24c 	uadd8	r2, r2, ip
  407064:	f100 0008 	add.w	r0, r0, #8
  407068:	faa4 f28c 	sel	r2, r4, ip
  40706c:	fa83 f34c 	uadd8	r3, r3, ip
  407070:	faa2 f38c 	sel	r3, r2, ip
  407074:	b97b      	cbnz	r3, 407096 <strlen+0x96>
  407076:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40707a:	f101 0120 	add.w	r1, r1, #32
  40707e:	fa82 f24c 	uadd8	r2, r2, ip
  407082:	f100 0008 	add.w	r0, r0, #8
  407086:	faa4 f28c 	sel	r2, r4, ip
  40708a:	fa83 f34c 	uadd8	r3, r3, ip
  40708e:	faa2 f38c 	sel	r3, r2, ip
  407092:	2b00      	cmp	r3, #0
  407094:	d0c6      	beq.n	407024 <strlen+0x24>
  407096:	2a00      	cmp	r2, #0
  407098:	bf04      	itt	eq
  40709a:	3004      	addeq	r0, #4
  40709c:	461a      	moveq	r2, r3
  40709e:	ba12      	rev	r2, r2
  4070a0:	fab2 f282 	clz	r2, r2
  4070a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4070a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4070ac:	4770      	bx	lr
  4070ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4070b2:	f004 0503 	and.w	r5, r4, #3
  4070b6:	f1c4 0000 	rsb	r0, r4, #0
  4070ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4070be:	f014 0f04 	tst.w	r4, #4
  4070c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4070c6:	fa0c f505 	lsl.w	r5, ip, r5
  4070ca:	ea62 0205 	orn	r2, r2, r5
  4070ce:	bf1c      	itt	ne
  4070d0:	ea63 0305 	ornne	r3, r3, r5
  4070d4:	4662      	movne	r2, ip
  4070d6:	f04f 0400 	mov.w	r4, #0
  4070da:	e7a9      	b.n	407030 <strlen+0x30>

004070dc <__ssprint_r>:
  4070dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4070e0:	6893      	ldr	r3, [r2, #8]
  4070e2:	b083      	sub	sp, #12
  4070e4:	4690      	mov	r8, r2
  4070e6:	2b00      	cmp	r3, #0
  4070e8:	d070      	beq.n	4071cc <__ssprint_r+0xf0>
  4070ea:	4682      	mov	sl, r0
  4070ec:	460c      	mov	r4, r1
  4070ee:	6817      	ldr	r7, [r2, #0]
  4070f0:	688d      	ldr	r5, [r1, #8]
  4070f2:	6808      	ldr	r0, [r1, #0]
  4070f4:	e042      	b.n	40717c <__ssprint_r+0xa0>
  4070f6:	89a3      	ldrh	r3, [r4, #12]
  4070f8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4070fc:	d02e      	beq.n	40715c <__ssprint_r+0x80>
  4070fe:	6965      	ldr	r5, [r4, #20]
  407100:	6921      	ldr	r1, [r4, #16]
  407102:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  407106:	eba0 0b01 	sub.w	fp, r0, r1
  40710a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40710e:	f10b 0001 	add.w	r0, fp, #1
  407112:	106d      	asrs	r5, r5, #1
  407114:	4430      	add	r0, r6
  407116:	42a8      	cmp	r0, r5
  407118:	462a      	mov	r2, r5
  40711a:	bf84      	itt	hi
  40711c:	4605      	movhi	r5, r0
  40711e:	462a      	movhi	r2, r5
  407120:	055b      	lsls	r3, r3, #21
  407122:	d538      	bpl.n	407196 <__ssprint_r+0xba>
  407124:	4611      	mov	r1, r2
  407126:	4650      	mov	r0, sl
  407128:	f7fe fff4 	bl	406114 <_malloc_r>
  40712c:	2800      	cmp	r0, #0
  40712e:	d03c      	beq.n	4071aa <__ssprint_r+0xce>
  407130:	465a      	mov	r2, fp
  407132:	6921      	ldr	r1, [r4, #16]
  407134:	9001      	str	r0, [sp, #4]
  407136:	f7ff fb23 	bl	406780 <memcpy>
  40713a:	89a2      	ldrh	r2, [r4, #12]
  40713c:	9b01      	ldr	r3, [sp, #4]
  40713e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  407142:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  407146:	81a2      	strh	r2, [r4, #12]
  407148:	eba5 020b 	sub.w	r2, r5, fp
  40714c:	eb03 000b 	add.w	r0, r3, fp
  407150:	6165      	str	r5, [r4, #20]
  407152:	6123      	str	r3, [r4, #16]
  407154:	6020      	str	r0, [r4, #0]
  407156:	60a2      	str	r2, [r4, #8]
  407158:	4635      	mov	r5, r6
  40715a:	46b3      	mov	fp, r6
  40715c:	465a      	mov	r2, fp
  40715e:	4649      	mov	r1, r9
  407160:	f000 fa18 	bl	407594 <memmove>
  407164:	f8d8 3008 	ldr.w	r3, [r8, #8]
  407168:	68a2      	ldr	r2, [r4, #8]
  40716a:	6820      	ldr	r0, [r4, #0]
  40716c:	1b55      	subs	r5, r2, r5
  40716e:	4458      	add	r0, fp
  407170:	1b9e      	subs	r6, r3, r6
  407172:	60a5      	str	r5, [r4, #8]
  407174:	6020      	str	r0, [r4, #0]
  407176:	f8c8 6008 	str.w	r6, [r8, #8]
  40717a:	b33e      	cbz	r6, 4071cc <__ssprint_r+0xf0>
  40717c:	687e      	ldr	r6, [r7, #4]
  40717e:	463b      	mov	r3, r7
  407180:	3708      	adds	r7, #8
  407182:	2e00      	cmp	r6, #0
  407184:	d0fa      	beq.n	40717c <__ssprint_r+0xa0>
  407186:	42ae      	cmp	r6, r5
  407188:	f8d3 9000 	ldr.w	r9, [r3]
  40718c:	46ab      	mov	fp, r5
  40718e:	d2b2      	bcs.n	4070f6 <__ssprint_r+0x1a>
  407190:	4635      	mov	r5, r6
  407192:	46b3      	mov	fp, r6
  407194:	e7e2      	b.n	40715c <__ssprint_r+0x80>
  407196:	4650      	mov	r0, sl
  407198:	f000 fa60 	bl	40765c <_realloc_r>
  40719c:	4603      	mov	r3, r0
  40719e:	2800      	cmp	r0, #0
  4071a0:	d1d2      	bne.n	407148 <__ssprint_r+0x6c>
  4071a2:	6921      	ldr	r1, [r4, #16]
  4071a4:	4650      	mov	r0, sl
  4071a6:	f000 f8f9 	bl	40739c <_free_r>
  4071aa:	230c      	movs	r3, #12
  4071ac:	f8ca 3000 	str.w	r3, [sl]
  4071b0:	89a3      	ldrh	r3, [r4, #12]
  4071b2:	2200      	movs	r2, #0
  4071b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4071b8:	f04f 30ff 	mov.w	r0, #4294967295
  4071bc:	81a3      	strh	r3, [r4, #12]
  4071be:	f8c8 2008 	str.w	r2, [r8, #8]
  4071c2:	f8c8 2004 	str.w	r2, [r8, #4]
  4071c6:	b003      	add	sp, #12
  4071c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4071cc:	2000      	movs	r0, #0
  4071ce:	f8c8 0004 	str.w	r0, [r8, #4]
  4071d2:	b003      	add	sp, #12
  4071d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004071d8 <__register_exitproc>:
  4071d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4071dc:	4d2c      	ldr	r5, [pc, #176]	; (407290 <__register_exitproc+0xb8>)
  4071de:	4606      	mov	r6, r0
  4071e0:	6828      	ldr	r0, [r5, #0]
  4071e2:	4698      	mov	r8, r3
  4071e4:	460f      	mov	r7, r1
  4071e6:	4691      	mov	r9, r2
  4071e8:	f7fe ff90 	bl	40610c <__retarget_lock_acquire_recursive>
  4071ec:	4b29      	ldr	r3, [pc, #164]	; (407294 <__register_exitproc+0xbc>)
  4071ee:	681c      	ldr	r4, [r3, #0]
  4071f0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4071f4:	2b00      	cmp	r3, #0
  4071f6:	d03e      	beq.n	407276 <__register_exitproc+0x9e>
  4071f8:	685a      	ldr	r2, [r3, #4]
  4071fa:	2a1f      	cmp	r2, #31
  4071fc:	dc1c      	bgt.n	407238 <__register_exitproc+0x60>
  4071fe:	f102 0e01 	add.w	lr, r2, #1
  407202:	b176      	cbz	r6, 407222 <__register_exitproc+0x4a>
  407204:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  407208:	2401      	movs	r4, #1
  40720a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40720e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  407212:	4094      	lsls	r4, r2
  407214:	4320      	orrs	r0, r4
  407216:	2e02      	cmp	r6, #2
  407218:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40721c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  407220:	d023      	beq.n	40726a <__register_exitproc+0x92>
  407222:	3202      	adds	r2, #2
  407224:	f8c3 e004 	str.w	lr, [r3, #4]
  407228:	6828      	ldr	r0, [r5, #0]
  40722a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40722e:	f7fe ff6f 	bl	406110 <__retarget_lock_release_recursive>
  407232:	2000      	movs	r0, #0
  407234:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407238:	4b17      	ldr	r3, [pc, #92]	; (407298 <__register_exitproc+0xc0>)
  40723a:	b30b      	cbz	r3, 407280 <__register_exitproc+0xa8>
  40723c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407240:	f3af 8000 	nop.w
  407244:	4603      	mov	r3, r0
  407246:	b1d8      	cbz	r0, 407280 <__register_exitproc+0xa8>
  407248:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40724c:	6002      	str	r2, [r0, #0]
  40724e:	2100      	movs	r1, #0
  407250:	6041      	str	r1, [r0, #4]
  407252:	460a      	mov	r2, r1
  407254:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407258:	f04f 0e01 	mov.w	lr, #1
  40725c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  407260:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  407264:	2e00      	cmp	r6, #0
  407266:	d0dc      	beq.n	407222 <__register_exitproc+0x4a>
  407268:	e7cc      	b.n	407204 <__register_exitproc+0x2c>
  40726a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40726e:	430c      	orrs	r4, r1
  407270:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  407274:	e7d5      	b.n	407222 <__register_exitproc+0x4a>
  407276:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40727a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40727e:	e7bb      	b.n	4071f8 <__register_exitproc+0x20>
  407280:	6828      	ldr	r0, [r5, #0]
  407282:	f7fe ff45 	bl	406110 <__retarget_lock_release_recursive>
  407286:	f04f 30ff 	mov.w	r0, #4294967295
  40728a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40728e:	bf00      	nop
  407290:	20000440 	.word	0x20000440
  407294:	00408fb4 	.word	0x00408fb4
  407298:	00000000 	.word	0x00000000

0040729c <_calloc_r>:
  40729c:	b510      	push	{r4, lr}
  40729e:	fb02 f101 	mul.w	r1, r2, r1
  4072a2:	f7fe ff37 	bl	406114 <_malloc_r>
  4072a6:	4604      	mov	r4, r0
  4072a8:	b1d8      	cbz	r0, 4072e2 <_calloc_r+0x46>
  4072aa:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4072ae:	f022 0203 	bic.w	r2, r2, #3
  4072b2:	3a04      	subs	r2, #4
  4072b4:	2a24      	cmp	r2, #36	; 0x24
  4072b6:	d818      	bhi.n	4072ea <_calloc_r+0x4e>
  4072b8:	2a13      	cmp	r2, #19
  4072ba:	d914      	bls.n	4072e6 <_calloc_r+0x4a>
  4072bc:	2300      	movs	r3, #0
  4072be:	2a1b      	cmp	r2, #27
  4072c0:	6003      	str	r3, [r0, #0]
  4072c2:	6043      	str	r3, [r0, #4]
  4072c4:	d916      	bls.n	4072f4 <_calloc_r+0x58>
  4072c6:	2a24      	cmp	r2, #36	; 0x24
  4072c8:	6083      	str	r3, [r0, #8]
  4072ca:	60c3      	str	r3, [r0, #12]
  4072cc:	bf11      	iteee	ne
  4072ce:	f100 0210 	addne.w	r2, r0, #16
  4072d2:	6103      	streq	r3, [r0, #16]
  4072d4:	6143      	streq	r3, [r0, #20]
  4072d6:	f100 0218 	addeq.w	r2, r0, #24
  4072da:	2300      	movs	r3, #0
  4072dc:	6013      	str	r3, [r2, #0]
  4072de:	6053      	str	r3, [r2, #4]
  4072e0:	6093      	str	r3, [r2, #8]
  4072e2:	4620      	mov	r0, r4
  4072e4:	bd10      	pop	{r4, pc}
  4072e6:	4602      	mov	r2, r0
  4072e8:	e7f7      	b.n	4072da <_calloc_r+0x3e>
  4072ea:	2100      	movs	r1, #0
  4072ec:	f7fc fa12 	bl	403714 <memset>
  4072f0:	4620      	mov	r0, r4
  4072f2:	bd10      	pop	{r4, pc}
  4072f4:	f100 0208 	add.w	r2, r0, #8
  4072f8:	e7ef      	b.n	4072da <_calloc_r+0x3e>
  4072fa:	bf00      	nop

004072fc <_malloc_trim_r>:
  4072fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4072fe:	4f24      	ldr	r7, [pc, #144]	; (407390 <_malloc_trim_r+0x94>)
  407300:	460c      	mov	r4, r1
  407302:	4606      	mov	r6, r0
  407304:	f7ff fad6 	bl	4068b4 <__malloc_lock>
  407308:	68bb      	ldr	r3, [r7, #8]
  40730a:	685d      	ldr	r5, [r3, #4]
  40730c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  407310:	310f      	adds	r1, #15
  407312:	f025 0503 	bic.w	r5, r5, #3
  407316:	4429      	add	r1, r5
  407318:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40731c:	f021 010f 	bic.w	r1, r1, #15
  407320:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  407324:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  407328:	db07      	blt.n	40733a <_malloc_trim_r+0x3e>
  40732a:	2100      	movs	r1, #0
  40732c:	4630      	mov	r0, r6
  40732e:	f7ff fdc7 	bl	406ec0 <_sbrk_r>
  407332:	68bb      	ldr	r3, [r7, #8]
  407334:	442b      	add	r3, r5
  407336:	4298      	cmp	r0, r3
  407338:	d004      	beq.n	407344 <_malloc_trim_r+0x48>
  40733a:	4630      	mov	r0, r6
  40733c:	f7ff fac0 	bl	4068c0 <__malloc_unlock>
  407340:	2000      	movs	r0, #0
  407342:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407344:	4261      	negs	r1, r4
  407346:	4630      	mov	r0, r6
  407348:	f7ff fdba 	bl	406ec0 <_sbrk_r>
  40734c:	3001      	adds	r0, #1
  40734e:	d00d      	beq.n	40736c <_malloc_trim_r+0x70>
  407350:	4b10      	ldr	r3, [pc, #64]	; (407394 <_malloc_trim_r+0x98>)
  407352:	68ba      	ldr	r2, [r7, #8]
  407354:	6819      	ldr	r1, [r3, #0]
  407356:	1b2d      	subs	r5, r5, r4
  407358:	f045 0501 	orr.w	r5, r5, #1
  40735c:	4630      	mov	r0, r6
  40735e:	1b09      	subs	r1, r1, r4
  407360:	6055      	str	r5, [r2, #4]
  407362:	6019      	str	r1, [r3, #0]
  407364:	f7ff faac 	bl	4068c0 <__malloc_unlock>
  407368:	2001      	movs	r0, #1
  40736a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40736c:	2100      	movs	r1, #0
  40736e:	4630      	mov	r0, r6
  407370:	f7ff fda6 	bl	406ec0 <_sbrk_r>
  407374:	68ba      	ldr	r2, [r7, #8]
  407376:	1a83      	subs	r3, r0, r2
  407378:	2b0f      	cmp	r3, #15
  40737a:	ddde      	ble.n	40733a <_malloc_trim_r+0x3e>
  40737c:	4c06      	ldr	r4, [pc, #24]	; (407398 <_malloc_trim_r+0x9c>)
  40737e:	4905      	ldr	r1, [pc, #20]	; (407394 <_malloc_trim_r+0x98>)
  407380:	6824      	ldr	r4, [r4, #0]
  407382:	f043 0301 	orr.w	r3, r3, #1
  407386:	1b00      	subs	r0, r0, r4
  407388:	6053      	str	r3, [r2, #4]
  40738a:	6008      	str	r0, [r1, #0]
  40738c:	e7d5      	b.n	40733a <_malloc_trim_r+0x3e>
  40738e:	bf00      	nop
  407390:	20000444 	.word	0x20000444
  407394:	20000a80 	.word	0x20000a80
  407398:	2000084c 	.word	0x2000084c

0040739c <_free_r>:
  40739c:	2900      	cmp	r1, #0
  40739e:	d044      	beq.n	40742a <_free_r+0x8e>
  4073a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4073a4:	460d      	mov	r5, r1
  4073a6:	4680      	mov	r8, r0
  4073a8:	f7ff fa84 	bl	4068b4 <__malloc_lock>
  4073ac:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4073b0:	4969      	ldr	r1, [pc, #420]	; (407558 <_free_r+0x1bc>)
  4073b2:	f027 0301 	bic.w	r3, r7, #1
  4073b6:	f1a5 0408 	sub.w	r4, r5, #8
  4073ba:	18e2      	adds	r2, r4, r3
  4073bc:	688e      	ldr	r6, [r1, #8]
  4073be:	6850      	ldr	r0, [r2, #4]
  4073c0:	42b2      	cmp	r2, r6
  4073c2:	f020 0003 	bic.w	r0, r0, #3
  4073c6:	d05e      	beq.n	407486 <_free_r+0xea>
  4073c8:	07fe      	lsls	r6, r7, #31
  4073ca:	6050      	str	r0, [r2, #4]
  4073cc:	d40b      	bmi.n	4073e6 <_free_r+0x4a>
  4073ce:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4073d2:	1be4      	subs	r4, r4, r7
  4073d4:	f101 0e08 	add.w	lr, r1, #8
  4073d8:	68a5      	ldr	r5, [r4, #8]
  4073da:	4575      	cmp	r5, lr
  4073dc:	443b      	add	r3, r7
  4073de:	d06d      	beq.n	4074bc <_free_r+0x120>
  4073e0:	68e7      	ldr	r7, [r4, #12]
  4073e2:	60ef      	str	r7, [r5, #12]
  4073e4:	60bd      	str	r5, [r7, #8]
  4073e6:	1815      	adds	r5, r2, r0
  4073e8:	686d      	ldr	r5, [r5, #4]
  4073ea:	07ed      	lsls	r5, r5, #31
  4073ec:	d53e      	bpl.n	40746c <_free_r+0xd0>
  4073ee:	f043 0201 	orr.w	r2, r3, #1
  4073f2:	6062      	str	r2, [r4, #4]
  4073f4:	50e3      	str	r3, [r4, r3]
  4073f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4073fa:	d217      	bcs.n	40742c <_free_r+0x90>
  4073fc:	08db      	lsrs	r3, r3, #3
  4073fe:	1c58      	adds	r0, r3, #1
  407400:	109a      	asrs	r2, r3, #2
  407402:	684d      	ldr	r5, [r1, #4]
  407404:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  407408:	60a7      	str	r7, [r4, #8]
  40740a:	2301      	movs	r3, #1
  40740c:	4093      	lsls	r3, r2
  40740e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  407412:	432b      	orrs	r3, r5
  407414:	3a08      	subs	r2, #8
  407416:	60e2      	str	r2, [r4, #12]
  407418:	604b      	str	r3, [r1, #4]
  40741a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40741e:	60fc      	str	r4, [r7, #12]
  407420:	4640      	mov	r0, r8
  407422:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407426:	f7ff ba4b 	b.w	4068c0 <__malloc_unlock>
  40742a:	4770      	bx	lr
  40742c:	0a5a      	lsrs	r2, r3, #9
  40742e:	2a04      	cmp	r2, #4
  407430:	d852      	bhi.n	4074d8 <_free_r+0x13c>
  407432:	099a      	lsrs	r2, r3, #6
  407434:	f102 0739 	add.w	r7, r2, #57	; 0x39
  407438:	00ff      	lsls	r7, r7, #3
  40743a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40743e:	19c8      	adds	r0, r1, r7
  407440:	59ca      	ldr	r2, [r1, r7]
  407442:	3808      	subs	r0, #8
  407444:	4290      	cmp	r0, r2
  407446:	d04f      	beq.n	4074e8 <_free_r+0x14c>
  407448:	6851      	ldr	r1, [r2, #4]
  40744a:	f021 0103 	bic.w	r1, r1, #3
  40744e:	428b      	cmp	r3, r1
  407450:	d232      	bcs.n	4074b8 <_free_r+0x11c>
  407452:	6892      	ldr	r2, [r2, #8]
  407454:	4290      	cmp	r0, r2
  407456:	d1f7      	bne.n	407448 <_free_r+0xac>
  407458:	68c3      	ldr	r3, [r0, #12]
  40745a:	60a0      	str	r0, [r4, #8]
  40745c:	60e3      	str	r3, [r4, #12]
  40745e:	609c      	str	r4, [r3, #8]
  407460:	60c4      	str	r4, [r0, #12]
  407462:	4640      	mov	r0, r8
  407464:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407468:	f7ff ba2a 	b.w	4068c0 <__malloc_unlock>
  40746c:	6895      	ldr	r5, [r2, #8]
  40746e:	4f3b      	ldr	r7, [pc, #236]	; (40755c <_free_r+0x1c0>)
  407470:	42bd      	cmp	r5, r7
  407472:	4403      	add	r3, r0
  407474:	d040      	beq.n	4074f8 <_free_r+0x15c>
  407476:	68d0      	ldr	r0, [r2, #12]
  407478:	60e8      	str	r0, [r5, #12]
  40747a:	f043 0201 	orr.w	r2, r3, #1
  40747e:	6085      	str	r5, [r0, #8]
  407480:	6062      	str	r2, [r4, #4]
  407482:	50e3      	str	r3, [r4, r3]
  407484:	e7b7      	b.n	4073f6 <_free_r+0x5a>
  407486:	07ff      	lsls	r7, r7, #31
  407488:	4403      	add	r3, r0
  40748a:	d407      	bmi.n	40749c <_free_r+0x100>
  40748c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  407490:	1aa4      	subs	r4, r4, r2
  407492:	4413      	add	r3, r2
  407494:	68a0      	ldr	r0, [r4, #8]
  407496:	68e2      	ldr	r2, [r4, #12]
  407498:	60c2      	str	r2, [r0, #12]
  40749a:	6090      	str	r0, [r2, #8]
  40749c:	4a30      	ldr	r2, [pc, #192]	; (407560 <_free_r+0x1c4>)
  40749e:	6812      	ldr	r2, [r2, #0]
  4074a0:	f043 0001 	orr.w	r0, r3, #1
  4074a4:	4293      	cmp	r3, r2
  4074a6:	6060      	str	r0, [r4, #4]
  4074a8:	608c      	str	r4, [r1, #8]
  4074aa:	d3b9      	bcc.n	407420 <_free_r+0x84>
  4074ac:	4b2d      	ldr	r3, [pc, #180]	; (407564 <_free_r+0x1c8>)
  4074ae:	4640      	mov	r0, r8
  4074b0:	6819      	ldr	r1, [r3, #0]
  4074b2:	f7ff ff23 	bl	4072fc <_malloc_trim_r>
  4074b6:	e7b3      	b.n	407420 <_free_r+0x84>
  4074b8:	4610      	mov	r0, r2
  4074ba:	e7cd      	b.n	407458 <_free_r+0xbc>
  4074bc:	1811      	adds	r1, r2, r0
  4074be:	6849      	ldr	r1, [r1, #4]
  4074c0:	07c9      	lsls	r1, r1, #31
  4074c2:	d444      	bmi.n	40754e <_free_r+0x1b2>
  4074c4:	6891      	ldr	r1, [r2, #8]
  4074c6:	68d2      	ldr	r2, [r2, #12]
  4074c8:	60ca      	str	r2, [r1, #12]
  4074ca:	4403      	add	r3, r0
  4074cc:	f043 0001 	orr.w	r0, r3, #1
  4074d0:	6091      	str	r1, [r2, #8]
  4074d2:	6060      	str	r0, [r4, #4]
  4074d4:	50e3      	str	r3, [r4, r3]
  4074d6:	e7a3      	b.n	407420 <_free_r+0x84>
  4074d8:	2a14      	cmp	r2, #20
  4074da:	d816      	bhi.n	40750a <_free_r+0x16e>
  4074dc:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4074e0:	00ff      	lsls	r7, r7, #3
  4074e2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4074e6:	e7aa      	b.n	40743e <_free_r+0xa2>
  4074e8:	10aa      	asrs	r2, r5, #2
  4074ea:	2301      	movs	r3, #1
  4074ec:	684d      	ldr	r5, [r1, #4]
  4074ee:	4093      	lsls	r3, r2
  4074f0:	432b      	orrs	r3, r5
  4074f2:	604b      	str	r3, [r1, #4]
  4074f4:	4603      	mov	r3, r0
  4074f6:	e7b0      	b.n	40745a <_free_r+0xbe>
  4074f8:	f043 0201 	orr.w	r2, r3, #1
  4074fc:	614c      	str	r4, [r1, #20]
  4074fe:	610c      	str	r4, [r1, #16]
  407500:	60e5      	str	r5, [r4, #12]
  407502:	60a5      	str	r5, [r4, #8]
  407504:	6062      	str	r2, [r4, #4]
  407506:	50e3      	str	r3, [r4, r3]
  407508:	e78a      	b.n	407420 <_free_r+0x84>
  40750a:	2a54      	cmp	r2, #84	; 0x54
  40750c:	d806      	bhi.n	40751c <_free_r+0x180>
  40750e:	0b1a      	lsrs	r2, r3, #12
  407510:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  407514:	00ff      	lsls	r7, r7, #3
  407516:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40751a:	e790      	b.n	40743e <_free_r+0xa2>
  40751c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407520:	d806      	bhi.n	407530 <_free_r+0x194>
  407522:	0bda      	lsrs	r2, r3, #15
  407524:	f102 0778 	add.w	r7, r2, #120	; 0x78
  407528:	00ff      	lsls	r7, r7, #3
  40752a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40752e:	e786      	b.n	40743e <_free_r+0xa2>
  407530:	f240 5054 	movw	r0, #1364	; 0x554
  407534:	4282      	cmp	r2, r0
  407536:	d806      	bhi.n	407546 <_free_r+0x1aa>
  407538:	0c9a      	lsrs	r2, r3, #18
  40753a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40753e:	00ff      	lsls	r7, r7, #3
  407540:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  407544:	e77b      	b.n	40743e <_free_r+0xa2>
  407546:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40754a:	257e      	movs	r5, #126	; 0x7e
  40754c:	e777      	b.n	40743e <_free_r+0xa2>
  40754e:	f043 0101 	orr.w	r1, r3, #1
  407552:	6061      	str	r1, [r4, #4]
  407554:	6013      	str	r3, [r2, #0]
  407556:	e763      	b.n	407420 <_free_r+0x84>
  407558:	20000444 	.word	0x20000444
  40755c:	2000044c 	.word	0x2000044c
  407560:	20000850 	.word	0x20000850
  407564:	20000ab0 	.word	0x20000ab0

00407568 <__ascii_mbtowc>:
  407568:	b082      	sub	sp, #8
  40756a:	b149      	cbz	r1, 407580 <__ascii_mbtowc+0x18>
  40756c:	b15a      	cbz	r2, 407586 <__ascii_mbtowc+0x1e>
  40756e:	b16b      	cbz	r3, 40758c <__ascii_mbtowc+0x24>
  407570:	7813      	ldrb	r3, [r2, #0]
  407572:	600b      	str	r3, [r1, #0]
  407574:	7812      	ldrb	r2, [r2, #0]
  407576:	1c10      	adds	r0, r2, #0
  407578:	bf18      	it	ne
  40757a:	2001      	movne	r0, #1
  40757c:	b002      	add	sp, #8
  40757e:	4770      	bx	lr
  407580:	a901      	add	r1, sp, #4
  407582:	2a00      	cmp	r2, #0
  407584:	d1f3      	bne.n	40756e <__ascii_mbtowc+0x6>
  407586:	4610      	mov	r0, r2
  407588:	b002      	add	sp, #8
  40758a:	4770      	bx	lr
  40758c:	f06f 0001 	mvn.w	r0, #1
  407590:	e7f4      	b.n	40757c <__ascii_mbtowc+0x14>
  407592:	bf00      	nop

00407594 <memmove>:
  407594:	4288      	cmp	r0, r1
  407596:	b5f0      	push	{r4, r5, r6, r7, lr}
  407598:	d90d      	bls.n	4075b6 <memmove+0x22>
  40759a:	188b      	adds	r3, r1, r2
  40759c:	4298      	cmp	r0, r3
  40759e:	d20a      	bcs.n	4075b6 <memmove+0x22>
  4075a0:	1884      	adds	r4, r0, r2
  4075a2:	2a00      	cmp	r2, #0
  4075a4:	d051      	beq.n	40764a <memmove+0xb6>
  4075a6:	4622      	mov	r2, r4
  4075a8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4075ac:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4075b0:	4299      	cmp	r1, r3
  4075b2:	d1f9      	bne.n	4075a8 <memmove+0x14>
  4075b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4075b6:	2a0f      	cmp	r2, #15
  4075b8:	d948      	bls.n	40764c <memmove+0xb8>
  4075ba:	ea41 0300 	orr.w	r3, r1, r0
  4075be:	079b      	lsls	r3, r3, #30
  4075c0:	d146      	bne.n	407650 <memmove+0xbc>
  4075c2:	f100 0410 	add.w	r4, r0, #16
  4075c6:	f101 0310 	add.w	r3, r1, #16
  4075ca:	4615      	mov	r5, r2
  4075cc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4075d0:	f844 6c10 	str.w	r6, [r4, #-16]
  4075d4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4075d8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4075dc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4075e0:	f844 6c08 	str.w	r6, [r4, #-8]
  4075e4:	3d10      	subs	r5, #16
  4075e6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4075ea:	f844 6c04 	str.w	r6, [r4, #-4]
  4075ee:	2d0f      	cmp	r5, #15
  4075f0:	f103 0310 	add.w	r3, r3, #16
  4075f4:	f104 0410 	add.w	r4, r4, #16
  4075f8:	d8e8      	bhi.n	4075cc <memmove+0x38>
  4075fa:	f1a2 0310 	sub.w	r3, r2, #16
  4075fe:	f023 030f 	bic.w	r3, r3, #15
  407602:	f002 0e0f 	and.w	lr, r2, #15
  407606:	3310      	adds	r3, #16
  407608:	f1be 0f03 	cmp.w	lr, #3
  40760c:	4419      	add	r1, r3
  40760e:	4403      	add	r3, r0
  407610:	d921      	bls.n	407656 <memmove+0xc2>
  407612:	1f1e      	subs	r6, r3, #4
  407614:	460d      	mov	r5, r1
  407616:	4674      	mov	r4, lr
  407618:	3c04      	subs	r4, #4
  40761a:	f855 7b04 	ldr.w	r7, [r5], #4
  40761e:	f846 7f04 	str.w	r7, [r6, #4]!
  407622:	2c03      	cmp	r4, #3
  407624:	d8f8      	bhi.n	407618 <memmove+0x84>
  407626:	f1ae 0404 	sub.w	r4, lr, #4
  40762a:	f024 0403 	bic.w	r4, r4, #3
  40762e:	3404      	adds	r4, #4
  407630:	4421      	add	r1, r4
  407632:	4423      	add	r3, r4
  407634:	f002 0203 	and.w	r2, r2, #3
  407638:	b162      	cbz	r2, 407654 <memmove+0xc0>
  40763a:	3b01      	subs	r3, #1
  40763c:	440a      	add	r2, r1
  40763e:	f811 4b01 	ldrb.w	r4, [r1], #1
  407642:	f803 4f01 	strb.w	r4, [r3, #1]!
  407646:	428a      	cmp	r2, r1
  407648:	d1f9      	bne.n	40763e <memmove+0xaa>
  40764a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40764c:	4603      	mov	r3, r0
  40764e:	e7f3      	b.n	407638 <memmove+0xa4>
  407650:	4603      	mov	r3, r0
  407652:	e7f2      	b.n	40763a <memmove+0xa6>
  407654:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407656:	4672      	mov	r2, lr
  407658:	e7ee      	b.n	407638 <memmove+0xa4>
  40765a:	bf00      	nop

0040765c <_realloc_r>:
  40765c:	2900      	cmp	r1, #0
  40765e:	f000 8095 	beq.w	40778c <_realloc_r+0x130>
  407662:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407666:	460d      	mov	r5, r1
  407668:	4616      	mov	r6, r2
  40766a:	b083      	sub	sp, #12
  40766c:	4680      	mov	r8, r0
  40766e:	f106 070b 	add.w	r7, r6, #11
  407672:	f7ff f91f 	bl	4068b4 <__malloc_lock>
  407676:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40767a:	2f16      	cmp	r7, #22
  40767c:	f02e 0403 	bic.w	r4, lr, #3
  407680:	f1a5 0908 	sub.w	r9, r5, #8
  407684:	d83c      	bhi.n	407700 <_realloc_r+0xa4>
  407686:	2210      	movs	r2, #16
  407688:	4617      	mov	r7, r2
  40768a:	42be      	cmp	r6, r7
  40768c:	d83d      	bhi.n	40770a <_realloc_r+0xae>
  40768e:	4294      	cmp	r4, r2
  407690:	da43      	bge.n	40771a <_realloc_r+0xbe>
  407692:	4bc4      	ldr	r3, [pc, #784]	; (4079a4 <_realloc_r+0x348>)
  407694:	6899      	ldr	r1, [r3, #8]
  407696:	eb09 0004 	add.w	r0, r9, r4
  40769a:	4288      	cmp	r0, r1
  40769c:	f000 80b4 	beq.w	407808 <_realloc_r+0x1ac>
  4076a0:	6843      	ldr	r3, [r0, #4]
  4076a2:	f023 0101 	bic.w	r1, r3, #1
  4076a6:	4401      	add	r1, r0
  4076a8:	6849      	ldr	r1, [r1, #4]
  4076aa:	07c9      	lsls	r1, r1, #31
  4076ac:	d54c      	bpl.n	407748 <_realloc_r+0xec>
  4076ae:	f01e 0f01 	tst.w	lr, #1
  4076b2:	f000 809b 	beq.w	4077ec <_realloc_r+0x190>
  4076b6:	4631      	mov	r1, r6
  4076b8:	4640      	mov	r0, r8
  4076ba:	f7fe fd2b 	bl	406114 <_malloc_r>
  4076be:	4606      	mov	r6, r0
  4076c0:	2800      	cmp	r0, #0
  4076c2:	d03a      	beq.n	40773a <_realloc_r+0xde>
  4076c4:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4076c8:	f023 0301 	bic.w	r3, r3, #1
  4076cc:	444b      	add	r3, r9
  4076ce:	f1a0 0208 	sub.w	r2, r0, #8
  4076d2:	429a      	cmp	r2, r3
  4076d4:	f000 8121 	beq.w	40791a <_realloc_r+0x2be>
  4076d8:	1f22      	subs	r2, r4, #4
  4076da:	2a24      	cmp	r2, #36	; 0x24
  4076dc:	f200 8107 	bhi.w	4078ee <_realloc_r+0x292>
  4076e0:	2a13      	cmp	r2, #19
  4076e2:	f200 80db 	bhi.w	40789c <_realloc_r+0x240>
  4076e6:	4603      	mov	r3, r0
  4076e8:	462a      	mov	r2, r5
  4076ea:	6811      	ldr	r1, [r2, #0]
  4076ec:	6019      	str	r1, [r3, #0]
  4076ee:	6851      	ldr	r1, [r2, #4]
  4076f0:	6059      	str	r1, [r3, #4]
  4076f2:	6892      	ldr	r2, [r2, #8]
  4076f4:	609a      	str	r2, [r3, #8]
  4076f6:	4629      	mov	r1, r5
  4076f8:	4640      	mov	r0, r8
  4076fa:	f7ff fe4f 	bl	40739c <_free_r>
  4076fe:	e01c      	b.n	40773a <_realloc_r+0xde>
  407700:	f027 0707 	bic.w	r7, r7, #7
  407704:	2f00      	cmp	r7, #0
  407706:	463a      	mov	r2, r7
  407708:	dabf      	bge.n	40768a <_realloc_r+0x2e>
  40770a:	2600      	movs	r6, #0
  40770c:	230c      	movs	r3, #12
  40770e:	4630      	mov	r0, r6
  407710:	f8c8 3000 	str.w	r3, [r8]
  407714:	b003      	add	sp, #12
  407716:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40771a:	462e      	mov	r6, r5
  40771c:	1be3      	subs	r3, r4, r7
  40771e:	2b0f      	cmp	r3, #15
  407720:	d81e      	bhi.n	407760 <_realloc_r+0x104>
  407722:	f8d9 3004 	ldr.w	r3, [r9, #4]
  407726:	f003 0301 	and.w	r3, r3, #1
  40772a:	4323      	orrs	r3, r4
  40772c:	444c      	add	r4, r9
  40772e:	f8c9 3004 	str.w	r3, [r9, #4]
  407732:	6863      	ldr	r3, [r4, #4]
  407734:	f043 0301 	orr.w	r3, r3, #1
  407738:	6063      	str	r3, [r4, #4]
  40773a:	4640      	mov	r0, r8
  40773c:	f7ff f8c0 	bl	4068c0 <__malloc_unlock>
  407740:	4630      	mov	r0, r6
  407742:	b003      	add	sp, #12
  407744:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407748:	f023 0303 	bic.w	r3, r3, #3
  40774c:	18e1      	adds	r1, r4, r3
  40774e:	4291      	cmp	r1, r2
  407750:	db1f      	blt.n	407792 <_realloc_r+0x136>
  407752:	68c3      	ldr	r3, [r0, #12]
  407754:	6882      	ldr	r2, [r0, #8]
  407756:	462e      	mov	r6, r5
  407758:	60d3      	str	r3, [r2, #12]
  40775a:	460c      	mov	r4, r1
  40775c:	609a      	str	r2, [r3, #8]
  40775e:	e7dd      	b.n	40771c <_realloc_r+0xc0>
  407760:	f8d9 2004 	ldr.w	r2, [r9, #4]
  407764:	eb09 0107 	add.w	r1, r9, r7
  407768:	f002 0201 	and.w	r2, r2, #1
  40776c:	444c      	add	r4, r9
  40776e:	f043 0301 	orr.w	r3, r3, #1
  407772:	4317      	orrs	r7, r2
  407774:	f8c9 7004 	str.w	r7, [r9, #4]
  407778:	604b      	str	r3, [r1, #4]
  40777a:	6863      	ldr	r3, [r4, #4]
  40777c:	f043 0301 	orr.w	r3, r3, #1
  407780:	3108      	adds	r1, #8
  407782:	6063      	str	r3, [r4, #4]
  407784:	4640      	mov	r0, r8
  407786:	f7ff fe09 	bl	40739c <_free_r>
  40778a:	e7d6      	b.n	40773a <_realloc_r+0xde>
  40778c:	4611      	mov	r1, r2
  40778e:	f7fe bcc1 	b.w	406114 <_malloc_r>
  407792:	f01e 0f01 	tst.w	lr, #1
  407796:	d18e      	bne.n	4076b6 <_realloc_r+0x5a>
  407798:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40779c:	eba9 0a01 	sub.w	sl, r9, r1
  4077a0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4077a4:	f021 0103 	bic.w	r1, r1, #3
  4077a8:	440b      	add	r3, r1
  4077aa:	4423      	add	r3, r4
  4077ac:	4293      	cmp	r3, r2
  4077ae:	db25      	blt.n	4077fc <_realloc_r+0x1a0>
  4077b0:	68c2      	ldr	r2, [r0, #12]
  4077b2:	6881      	ldr	r1, [r0, #8]
  4077b4:	4656      	mov	r6, sl
  4077b6:	60ca      	str	r2, [r1, #12]
  4077b8:	6091      	str	r1, [r2, #8]
  4077ba:	f8da 100c 	ldr.w	r1, [sl, #12]
  4077be:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4077c2:	1f22      	subs	r2, r4, #4
  4077c4:	2a24      	cmp	r2, #36	; 0x24
  4077c6:	60c1      	str	r1, [r0, #12]
  4077c8:	6088      	str	r0, [r1, #8]
  4077ca:	f200 8094 	bhi.w	4078f6 <_realloc_r+0x29a>
  4077ce:	2a13      	cmp	r2, #19
  4077d0:	d96f      	bls.n	4078b2 <_realloc_r+0x256>
  4077d2:	6829      	ldr	r1, [r5, #0]
  4077d4:	f8ca 1008 	str.w	r1, [sl, #8]
  4077d8:	6869      	ldr	r1, [r5, #4]
  4077da:	f8ca 100c 	str.w	r1, [sl, #12]
  4077de:	2a1b      	cmp	r2, #27
  4077e0:	f200 80a2 	bhi.w	407928 <_realloc_r+0x2cc>
  4077e4:	3508      	adds	r5, #8
  4077e6:	f10a 0210 	add.w	r2, sl, #16
  4077ea:	e063      	b.n	4078b4 <_realloc_r+0x258>
  4077ec:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4077f0:	eba9 0a03 	sub.w	sl, r9, r3
  4077f4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4077f8:	f021 0103 	bic.w	r1, r1, #3
  4077fc:	1863      	adds	r3, r4, r1
  4077fe:	4293      	cmp	r3, r2
  407800:	f6ff af59 	blt.w	4076b6 <_realloc_r+0x5a>
  407804:	4656      	mov	r6, sl
  407806:	e7d8      	b.n	4077ba <_realloc_r+0x15e>
  407808:	6841      	ldr	r1, [r0, #4]
  40780a:	f021 0b03 	bic.w	fp, r1, #3
  40780e:	44a3      	add	fp, r4
  407810:	f107 0010 	add.w	r0, r7, #16
  407814:	4583      	cmp	fp, r0
  407816:	da56      	bge.n	4078c6 <_realloc_r+0x26a>
  407818:	f01e 0f01 	tst.w	lr, #1
  40781c:	f47f af4b 	bne.w	4076b6 <_realloc_r+0x5a>
  407820:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407824:	eba9 0a01 	sub.w	sl, r9, r1
  407828:	f8da 1004 	ldr.w	r1, [sl, #4]
  40782c:	f021 0103 	bic.w	r1, r1, #3
  407830:	448b      	add	fp, r1
  407832:	4558      	cmp	r0, fp
  407834:	dce2      	bgt.n	4077fc <_realloc_r+0x1a0>
  407836:	4656      	mov	r6, sl
  407838:	f8da 100c 	ldr.w	r1, [sl, #12]
  40783c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407840:	1f22      	subs	r2, r4, #4
  407842:	2a24      	cmp	r2, #36	; 0x24
  407844:	60c1      	str	r1, [r0, #12]
  407846:	6088      	str	r0, [r1, #8]
  407848:	f200 808f 	bhi.w	40796a <_realloc_r+0x30e>
  40784c:	2a13      	cmp	r2, #19
  40784e:	f240 808a 	bls.w	407966 <_realloc_r+0x30a>
  407852:	6829      	ldr	r1, [r5, #0]
  407854:	f8ca 1008 	str.w	r1, [sl, #8]
  407858:	6869      	ldr	r1, [r5, #4]
  40785a:	f8ca 100c 	str.w	r1, [sl, #12]
  40785e:	2a1b      	cmp	r2, #27
  407860:	f200 808a 	bhi.w	407978 <_realloc_r+0x31c>
  407864:	3508      	adds	r5, #8
  407866:	f10a 0210 	add.w	r2, sl, #16
  40786a:	6829      	ldr	r1, [r5, #0]
  40786c:	6011      	str	r1, [r2, #0]
  40786e:	6869      	ldr	r1, [r5, #4]
  407870:	6051      	str	r1, [r2, #4]
  407872:	68a9      	ldr	r1, [r5, #8]
  407874:	6091      	str	r1, [r2, #8]
  407876:	eb0a 0107 	add.w	r1, sl, r7
  40787a:	ebab 0207 	sub.w	r2, fp, r7
  40787e:	f042 0201 	orr.w	r2, r2, #1
  407882:	6099      	str	r1, [r3, #8]
  407884:	604a      	str	r2, [r1, #4]
  407886:	f8da 3004 	ldr.w	r3, [sl, #4]
  40788a:	f003 0301 	and.w	r3, r3, #1
  40788e:	431f      	orrs	r7, r3
  407890:	4640      	mov	r0, r8
  407892:	f8ca 7004 	str.w	r7, [sl, #4]
  407896:	f7ff f813 	bl	4068c0 <__malloc_unlock>
  40789a:	e751      	b.n	407740 <_realloc_r+0xe4>
  40789c:	682b      	ldr	r3, [r5, #0]
  40789e:	6003      	str	r3, [r0, #0]
  4078a0:	686b      	ldr	r3, [r5, #4]
  4078a2:	6043      	str	r3, [r0, #4]
  4078a4:	2a1b      	cmp	r2, #27
  4078a6:	d82d      	bhi.n	407904 <_realloc_r+0x2a8>
  4078a8:	f100 0308 	add.w	r3, r0, #8
  4078ac:	f105 0208 	add.w	r2, r5, #8
  4078b0:	e71b      	b.n	4076ea <_realloc_r+0x8e>
  4078b2:	4632      	mov	r2, r6
  4078b4:	6829      	ldr	r1, [r5, #0]
  4078b6:	6011      	str	r1, [r2, #0]
  4078b8:	6869      	ldr	r1, [r5, #4]
  4078ba:	6051      	str	r1, [r2, #4]
  4078bc:	68a9      	ldr	r1, [r5, #8]
  4078be:	6091      	str	r1, [r2, #8]
  4078c0:	461c      	mov	r4, r3
  4078c2:	46d1      	mov	r9, sl
  4078c4:	e72a      	b.n	40771c <_realloc_r+0xc0>
  4078c6:	eb09 0107 	add.w	r1, r9, r7
  4078ca:	ebab 0b07 	sub.w	fp, fp, r7
  4078ce:	f04b 0201 	orr.w	r2, fp, #1
  4078d2:	6099      	str	r1, [r3, #8]
  4078d4:	604a      	str	r2, [r1, #4]
  4078d6:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4078da:	f003 0301 	and.w	r3, r3, #1
  4078de:	431f      	orrs	r7, r3
  4078e0:	4640      	mov	r0, r8
  4078e2:	f845 7c04 	str.w	r7, [r5, #-4]
  4078e6:	f7fe ffeb 	bl	4068c0 <__malloc_unlock>
  4078ea:	462e      	mov	r6, r5
  4078ec:	e728      	b.n	407740 <_realloc_r+0xe4>
  4078ee:	4629      	mov	r1, r5
  4078f0:	f7ff fe50 	bl	407594 <memmove>
  4078f4:	e6ff      	b.n	4076f6 <_realloc_r+0x9a>
  4078f6:	4629      	mov	r1, r5
  4078f8:	4630      	mov	r0, r6
  4078fa:	461c      	mov	r4, r3
  4078fc:	46d1      	mov	r9, sl
  4078fe:	f7ff fe49 	bl	407594 <memmove>
  407902:	e70b      	b.n	40771c <_realloc_r+0xc0>
  407904:	68ab      	ldr	r3, [r5, #8]
  407906:	6083      	str	r3, [r0, #8]
  407908:	68eb      	ldr	r3, [r5, #12]
  40790a:	60c3      	str	r3, [r0, #12]
  40790c:	2a24      	cmp	r2, #36	; 0x24
  40790e:	d017      	beq.n	407940 <_realloc_r+0x2e4>
  407910:	f100 0310 	add.w	r3, r0, #16
  407914:	f105 0210 	add.w	r2, r5, #16
  407918:	e6e7      	b.n	4076ea <_realloc_r+0x8e>
  40791a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40791e:	f023 0303 	bic.w	r3, r3, #3
  407922:	441c      	add	r4, r3
  407924:	462e      	mov	r6, r5
  407926:	e6f9      	b.n	40771c <_realloc_r+0xc0>
  407928:	68a9      	ldr	r1, [r5, #8]
  40792a:	f8ca 1010 	str.w	r1, [sl, #16]
  40792e:	68e9      	ldr	r1, [r5, #12]
  407930:	f8ca 1014 	str.w	r1, [sl, #20]
  407934:	2a24      	cmp	r2, #36	; 0x24
  407936:	d00c      	beq.n	407952 <_realloc_r+0x2f6>
  407938:	3510      	adds	r5, #16
  40793a:	f10a 0218 	add.w	r2, sl, #24
  40793e:	e7b9      	b.n	4078b4 <_realloc_r+0x258>
  407940:	692b      	ldr	r3, [r5, #16]
  407942:	6103      	str	r3, [r0, #16]
  407944:	696b      	ldr	r3, [r5, #20]
  407946:	6143      	str	r3, [r0, #20]
  407948:	f105 0218 	add.w	r2, r5, #24
  40794c:	f100 0318 	add.w	r3, r0, #24
  407950:	e6cb      	b.n	4076ea <_realloc_r+0x8e>
  407952:	692a      	ldr	r2, [r5, #16]
  407954:	f8ca 2018 	str.w	r2, [sl, #24]
  407958:	696a      	ldr	r2, [r5, #20]
  40795a:	f8ca 201c 	str.w	r2, [sl, #28]
  40795e:	3518      	adds	r5, #24
  407960:	f10a 0220 	add.w	r2, sl, #32
  407964:	e7a6      	b.n	4078b4 <_realloc_r+0x258>
  407966:	4632      	mov	r2, r6
  407968:	e77f      	b.n	40786a <_realloc_r+0x20e>
  40796a:	4629      	mov	r1, r5
  40796c:	4630      	mov	r0, r6
  40796e:	9301      	str	r3, [sp, #4]
  407970:	f7ff fe10 	bl	407594 <memmove>
  407974:	9b01      	ldr	r3, [sp, #4]
  407976:	e77e      	b.n	407876 <_realloc_r+0x21a>
  407978:	68a9      	ldr	r1, [r5, #8]
  40797a:	f8ca 1010 	str.w	r1, [sl, #16]
  40797e:	68e9      	ldr	r1, [r5, #12]
  407980:	f8ca 1014 	str.w	r1, [sl, #20]
  407984:	2a24      	cmp	r2, #36	; 0x24
  407986:	d003      	beq.n	407990 <_realloc_r+0x334>
  407988:	3510      	adds	r5, #16
  40798a:	f10a 0218 	add.w	r2, sl, #24
  40798e:	e76c      	b.n	40786a <_realloc_r+0x20e>
  407990:	692a      	ldr	r2, [r5, #16]
  407992:	f8ca 2018 	str.w	r2, [sl, #24]
  407996:	696a      	ldr	r2, [r5, #20]
  407998:	f8ca 201c 	str.w	r2, [sl, #28]
  40799c:	3518      	adds	r5, #24
  40799e:	f10a 0220 	add.w	r2, sl, #32
  4079a2:	e762      	b.n	40786a <_realloc_r+0x20e>
  4079a4:	20000444 	.word	0x20000444

004079a8 <__ascii_wctomb>:
  4079a8:	b121      	cbz	r1, 4079b4 <__ascii_wctomb+0xc>
  4079aa:	2aff      	cmp	r2, #255	; 0xff
  4079ac:	d804      	bhi.n	4079b8 <__ascii_wctomb+0x10>
  4079ae:	700a      	strb	r2, [r1, #0]
  4079b0:	2001      	movs	r0, #1
  4079b2:	4770      	bx	lr
  4079b4:	4608      	mov	r0, r1
  4079b6:	4770      	bx	lr
  4079b8:	238a      	movs	r3, #138	; 0x8a
  4079ba:	6003      	str	r3, [r0, #0]
  4079bc:	f04f 30ff 	mov.w	r0, #4294967295
  4079c0:	4770      	bx	lr
  4079c2:	bf00      	nop

004079c4 <__aeabi_drsub>:
  4079c4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4079c8:	e002      	b.n	4079d0 <__adddf3>
  4079ca:	bf00      	nop

004079cc <__aeabi_dsub>:
  4079cc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004079d0 <__adddf3>:
  4079d0:	b530      	push	{r4, r5, lr}
  4079d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4079d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4079da:	ea94 0f05 	teq	r4, r5
  4079de:	bf08      	it	eq
  4079e0:	ea90 0f02 	teqeq	r0, r2
  4079e4:	bf1f      	itttt	ne
  4079e6:	ea54 0c00 	orrsne.w	ip, r4, r0
  4079ea:	ea55 0c02 	orrsne.w	ip, r5, r2
  4079ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4079f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4079f6:	f000 80e2 	beq.w	407bbe <__adddf3+0x1ee>
  4079fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4079fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  407a02:	bfb8      	it	lt
  407a04:	426d      	neglt	r5, r5
  407a06:	dd0c      	ble.n	407a22 <__adddf3+0x52>
  407a08:	442c      	add	r4, r5
  407a0a:	ea80 0202 	eor.w	r2, r0, r2
  407a0e:	ea81 0303 	eor.w	r3, r1, r3
  407a12:	ea82 0000 	eor.w	r0, r2, r0
  407a16:	ea83 0101 	eor.w	r1, r3, r1
  407a1a:	ea80 0202 	eor.w	r2, r0, r2
  407a1e:	ea81 0303 	eor.w	r3, r1, r3
  407a22:	2d36      	cmp	r5, #54	; 0x36
  407a24:	bf88      	it	hi
  407a26:	bd30      	pophi	{r4, r5, pc}
  407a28:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407a2c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407a30:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  407a34:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  407a38:	d002      	beq.n	407a40 <__adddf3+0x70>
  407a3a:	4240      	negs	r0, r0
  407a3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407a40:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  407a44:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407a48:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  407a4c:	d002      	beq.n	407a54 <__adddf3+0x84>
  407a4e:	4252      	negs	r2, r2
  407a50:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407a54:	ea94 0f05 	teq	r4, r5
  407a58:	f000 80a7 	beq.w	407baa <__adddf3+0x1da>
  407a5c:	f1a4 0401 	sub.w	r4, r4, #1
  407a60:	f1d5 0e20 	rsbs	lr, r5, #32
  407a64:	db0d      	blt.n	407a82 <__adddf3+0xb2>
  407a66:	fa02 fc0e 	lsl.w	ip, r2, lr
  407a6a:	fa22 f205 	lsr.w	r2, r2, r5
  407a6e:	1880      	adds	r0, r0, r2
  407a70:	f141 0100 	adc.w	r1, r1, #0
  407a74:	fa03 f20e 	lsl.w	r2, r3, lr
  407a78:	1880      	adds	r0, r0, r2
  407a7a:	fa43 f305 	asr.w	r3, r3, r5
  407a7e:	4159      	adcs	r1, r3
  407a80:	e00e      	b.n	407aa0 <__adddf3+0xd0>
  407a82:	f1a5 0520 	sub.w	r5, r5, #32
  407a86:	f10e 0e20 	add.w	lr, lr, #32
  407a8a:	2a01      	cmp	r2, #1
  407a8c:	fa03 fc0e 	lsl.w	ip, r3, lr
  407a90:	bf28      	it	cs
  407a92:	f04c 0c02 	orrcs.w	ip, ip, #2
  407a96:	fa43 f305 	asr.w	r3, r3, r5
  407a9a:	18c0      	adds	r0, r0, r3
  407a9c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  407aa0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407aa4:	d507      	bpl.n	407ab6 <__adddf3+0xe6>
  407aa6:	f04f 0e00 	mov.w	lr, #0
  407aaa:	f1dc 0c00 	rsbs	ip, ip, #0
  407aae:	eb7e 0000 	sbcs.w	r0, lr, r0
  407ab2:	eb6e 0101 	sbc.w	r1, lr, r1
  407ab6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  407aba:	d31b      	bcc.n	407af4 <__adddf3+0x124>
  407abc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  407ac0:	d30c      	bcc.n	407adc <__adddf3+0x10c>
  407ac2:	0849      	lsrs	r1, r1, #1
  407ac4:	ea5f 0030 	movs.w	r0, r0, rrx
  407ac8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  407acc:	f104 0401 	add.w	r4, r4, #1
  407ad0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  407ad4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  407ad8:	f080 809a 	bcs.w	407c10 <__adddf3+0x240>
  407adc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  407ae0:	bf08      	it	eq
  407ae2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407ae6:	f150 0000 	adcs.w	r0, r0, #0
  407aea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407aee:	ea41 0105 	orr.w	r1, r1, r5
  407af2:	bd30      	pop	{r4, r5, pc}
  407af4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  407af8:	4140      	adcs	r0, r0
  407afa:	eb41 0101 	adc.w	r1, r1, r1
  407afe:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407b02:	f1a4 0401 	sub.w	r4, r4, #1
  407b06:	d1e9      	bne.n	407adc <__adddf3+0x10c>
  407b08:	f091 0f00 	teq	r1, #0
  407b0c:	bf04      	itt	eq
  407b0e:	4601      	moveq	r1, r0
  407b10:	2000      	moveq	r0, #0
  407b12:	fab1 f381 	clz	r3, r1
  407b16:	bf08      	it	eq
  407b18:	3320      	addeq	r3, #32
  407b1a:	f1a3 030b 	sub.w	r3, r3, #11
  407b1e:	f1b3 0220 	subs.w	r2, r3, #32
  407b22:	da0c      	bge.n	407b3e <__adddf3+0x16e>
  407b24:	320c      	adds	r2, #12
  407b26:	dd08      	ble.n	407b3a <__adddf3+0x16a>
  407b28:	f102 0c14 	add.w	ip, r2, #20
  407b2c:	f1c2 020c 	rsb	r2, r2, #12
  407b30:	fa01 f00c 	lsl.w	r0, r1, ip
  407b34:	fa21 f102 	lsr.w	r1, r1, r2
  407b38:	e00c      	b.n	407b54 <__adddf3+0x184>
  407b3a:	f102 0214 	add.w	r2, r2, #20
  407b3e:	bfd8      	it	le
  407b40:	f1c2 0c20 	rsble	ip, r2, #32
  407b44:	fa01 f102 	lsl.w	r1, r1, r2
  407b48:	fa20 fc0c 	lsr.w	ip, r0, ip
  407b4c:	bfdc      	itt	le
  407b4e:	ea41 010c 	orrle.w	r1, r1, ip
  407b52:	4090      	lslle	r0, r2
  407b54:	1ae4      	subs	r4, r4, r3
  407b56:	bfa2      	ittt	ge
  407b58:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  407b5c:	4329      	orrge	r1, r5
  407b5e:	bd30      	popge	{r4, r5, pc}
  407b60:	ea6f 0404 	mvn.w	r4, r4
  407b64:	3c1f      	subs	r4, #31
  407b66:	da1c      	bge.n	407ba2 <__adddf3+0x1d2>
  407b68:	340c      	adds	r4, #12
  407b6a:	dc0e      	bgt.n	407b8a <__adddf3+0x1ba>
  407b6c:	f104 0414 	add.w	r4, r4, #20
  407b70:	f1c4 0220 	rsb	r2, r4, #32
  407b74:	fa20 f004 	lsr.w	r0, r0, r4
  407b78:	fa01 f302 	lsl.w	r3, r1, r2
  407b7c:	ea40 0003 	orr.w	r0, r0, r3
  407b80:	fa21 f304 	lsr.w	r3, r1, r4
  407b84:	ea45 0103 	orr.w	r1, r5, r3
  407b88:	bd30      	pop	{r4, r5, pc}
  407b8a:	f1c4 040c 	rsb	r4, r4, #12
  407b8e:	f1c4 0220 	rsb	r2, r4, #32
  407b92:	fa20 f002 	lsr.w	r0, r0, r2
  407b96:	fa01 f304 	lsl.w	r3, r1, r4
  407b9a:	ea40 0003 	orr.w	r0, r0, r3
  407b9e:	4629      	mov	r1, r5
  407ba0:	bd30      	pop	{r4, r5, pc}
  407ba2:	fa21 f004 	lsr.w	r0, r1, r4
  407ba6:	4629      	mov	r1, r5
  407ba8:	bd30      	pop	{r4, r5, pc}
  407baa:	f094 0f00 	teq	r4, #0
  407bae:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  407bb2:	bf06      	itte	eq
  407bb4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  407bb8:	3401      	addeq	r4, #1
  407bba:	3d01      	subne	r5, #1
  407bbc:	e74e      	b.n	407a5c <__adddf3+0x8c>
  407bbe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407bc2:	bf18      	it	ne
  407bc4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407bc8:	d029      	beq.n	407c1e <__adddf3+0x24e>
  407bca:	ea94 0f05 	teq	r4, r5
  407bce:	bf08      	it	eq
  407bd0:	ea90 0f02 	teqeq	r0, r2
  407bd4:	d005      	beq.n	407be2 <__adddf3+0x212>
  407bd6:	ea54 0c00 	orrs.w	ip, r4, r0
  407bda:	bf04      	itt	eq
  407bdc:	4619      	moveq	r1, r3
  407bde:	4610      	moveq	r0, r2
  407be0:	bd30      	pop	{r4, r5, pc}
  407be2:	ea91 0f03 	teq	r1, r3
  407be6:	bf1e      	ittt	ne
  407be8:	2100      	movne	r1, #0
  407bea:	2000      	movne	r0, #0
  407bec:	bd30      	popne	{r4, r5, pc}
  407bee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  407bf2:	d105      	bne.n	407c00 <__adddf3+0x230>
  407bf4:	0040      	lsls	r0, r0, #1
  407bf6:	4149      	adcs	r1, r1
  407bf8:	bf28      	it	cs
  407bfa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  407bfe:	bd30      	pop	{r4, r5, pc}
  407c00:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  407c04:	bf3c      	itt	cc
  407c06:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  407c0a:	bd30      	popcc	{r4, r5, pc}
  407c0c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407c10:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  407c14:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407c18:	f04f 0000 	mov.w	r0, #0
  407c1c:	bd30      	pop	{r4, r5, pc}
  407c1e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407c22:	bf1a      	itte	ne
  407c24:	4619      	movne	r1, r3
  407c26:	4610      	movne	r0, r2
  407c28:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  407c2c:	bf1c      	itt	ne
  407c2e:	460b      	movne	r3, r1
  407c30:	4602      	movne	r2, r0
  407c32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407c36:	bf06      	itte	eq
  407c38:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  407c3c:	ea91 0f03 	teqeq	r1, r3
  407c40:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  407c44:	bd30      	pop	{r4, r5, pc}
  407c46:	bf00      	nop

00407c48 <__aeabi_ui2d>:
  407c48:	f090 0f00 	teq	r0, #0
  407c4c:	bf04      	itt	eq
  407c4e:	2100      	moveq	r1, #0
  407c50:	4770      	bxeq	lr
  407c52:	b530      	push	{r4, r5, lr}
  407c54:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407c58:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407c5c:	f04f 0500 	mov.w	r5, #0
  407c60:	f04f 0100 	mov.w	r1, #0
  407c64:	e750      	b.n	407b08 <__adddf3+0x138>
  407c66:	bf00      	nop

00407c68 <__aeabi_i2d>:
  407c68:	f090 0f00 	teq	r0, #0
  407c6c:	bf04      	itt	eq
  407c6e:	2100      	moveq	r1, #0
  407c70:	4770      	bxeq	lr
  407c72:	b530      	push	{r4, r5, lr}
  407c74:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407c78:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407c7c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  407c80:	bf48      	it	mi
  407c82:	4240      	negmi	r0, r0
  407c84:	f04f 0100 	mov.w	r1, #0
  407c88:	e73e      	b.n	407b08 <__adddf3+0x138>
  407c8a:	bf00      	nop

00407c8c <__aeabi_f2d>:
  407c8c:	0042      	lsls	r2, r0, #1
  407c8e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  407c92:	ea4f 0131 	mov.w	r1, r1, rrx
  407c96:	ea4f 7002 	mov.w	r0, r2, lsl #28
  407c9a:	bf1f      	itttt	ne
  407c9c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  407ca0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407ca4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  407ca8:	4770      	bxne	lr
  407caa:	f092 0f00 	teq	r2, #0
  407cae:	bf14      	ite	ne
  407cb0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407cb4:	4770      	bxeq	lr
  407cb6:	b530      	push	{r4, r5, lr}
  407cb8:	f44f 7460 	mov.w	r4, #896	; 0x380
  407cbc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407cc0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407cc4:	e720      	b.n	407b08 <__adddf3+0x138>
  407cc6:	bf00      	nop

00407cc8 <__aeabi_ul2d>:
  407cc8:	ea50 0201 	orrs.w	r2, r0, r1
  407ccc:	bf08      	it	eq
  407cce:	4770      	bxeq	lr
  407cd0:	b530      	push	{r4, r5, lr}
  407cd2:	f04f 0500 	mov.w	r5, #0
  407cd6:	e00a      	b.n	407cee <__aeabi_l2d+0x16>

00407cd8 <__aeabi_l2d>:
  407cd8:	ea50 0201 	orrs.w	r2, r0, r1
  407cdc:	bf08      	it	eq
  407cde:	4770      	bxeq	lr
  407ce0:	b530      	push	{r4, r5, lr}
  407ce2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  407ce6:	d502      	bpl.n	407cee <__aeabi_l2d+0x16>
  407ce8:	4240      	negs	r0, r0
  407cea:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407cee:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407cf2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407cf6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  407cfa:	f43f aedc 	beq.w	407ab6 <__adddf3+0xe6>
  407cfe:	f04f 0203 	mov.w	r2, #3
  407d02:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407d06:	bf18      	it	ne
  407d08:	3203      	addne	r2, #3
  407d0a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407d0e:	bf18      	it	ne
  407d10:	3203      	addne	r2, #3
  407d12:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  407d16:	f1c2 0320 	rsb	r3, r2, #32
  407d1a:	fa00 fc03 	lsl.w	ip, r0, r3
  407d1e:	fa20 f002 	lsr.w	r0, r0, r2
  407d22:	fa01 fe03 	lsl.w	lr, r1, r3
  407d26:	ea40 000e 	orr.w	r0, r0, lr
  407d2a:	fa21 f102 	lsr.w	r1, r1, r2
  407d2e:	4414      	add	r4, r2
  407d30:	e6c1      	b.n	407ab6 <__adddf3+0xe6>
  407d32:	bf00      	nop

00407d34 <__aeabi_dmul>:
  407d34:	b570      	push	{r4, r5, r6, lr}
  407d36:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407d3a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407d3e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407d42:	bf1d      	ittte	ne
  407d44:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407d48:	ea94 0f0c 	teqne	r4, ip
  407d4c:	ea95 0f0c 	teqne	r5, ip
  407d50:	f000 f8de 	bleq	407f10 <__aeabi_dmul+0x1dc>
  407d54:	442c      	add	r4, r5
  407d56:	ea81 0603 	eor.w	r6, r1, r3
  407d5a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  407d5e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  407d62:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  407d66:	bf18      	it	ne
  407d68:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  407d6c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407d70:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  407d74:	d038      	beq.n	407de8 <__aeabi_dmul+0xb4>
  407d76:	fba0 ce02 	umull	ip, lr, r0, r2
  407d7a:	f04f 0500 	mov.w	r5, #0
  407d7e:	fbe1 e502 	umlal	lr, r5, r1, r2
  407d82:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  407d86:	fbe0 e503 	umlal	lr, r5, r0, r3
  407d8a:	f04f 0600 	mov.w	r6, #0
  407d8e:	fbe1 5603 	umlal	r5, r6, r1, r3
  407d92:	f09c 0f00 	teq	ip, #0
  407d96:	bf18      	it	ne
  407d98:	f04e 0e01 	orrne.w	lr, lr, #1
  407d9c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  407da0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  407da4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  407da8:	d204      	bcs.n	407db4 <__aeabi_dmul+0x80>
  407daa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  407dae:	416d      	adcs	r5, r5
  407db0:	eb46 0606 	adc.w	r6, r6, r6
  407db4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  407db8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  407dbc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  407dc0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  407dc4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  407dc8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407dcc:	bf88      	it	hi
  407dce:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407dd2:	d81e      	bhi.n	407e12 <__aeabi_dmul+0xde>
  407dd4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  407dd8:	bf08      	it	eq
  407dda:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  407dde:	f150 0000 	adcs.w	r0, r0, #0
  407de2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407de6:	bd70      	pop	{r4, r5, r6, pc}
  407de8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  407dec:	ea46 0101 	orr.w	r1, r6, r1
  407df0:	ea40 0002 	orr.w	r0, r0, r2
  407df4:	ea81 0103 	eor.w	r1, r1, r3
  407df8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  407dfc:	bfc2      	ittt	gt
  407dfe:	ebd4 050c 	rsbsgt	r5, r4, ip
  407e02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407e06:	bd70      	popgt	{r4, r5, r6, pc}
  407e08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407e0c:	f04f 0e00 	mov.w	lr, #0
  407e10:	3c01      	subs	r4, #1
  407e12:	f300 80ab 	bgt.w	407f6c <__aeabi_dmul+0x238>
  407e16:	f114 0f36 	cmn.w	r4, #54	; 0x36
  407e1a:	bfde      	ittt	le
  407e1c:	2000      	movle	r0, #0
  407e1e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  407e22:	bd70      	pople	{r4, r5, r6, pc}
  407e24:	f1c4 0400 	rsb	r4, r4, #0
  407e28:	3c20      	subs	r4, #32
  407e2a:	da35      	bge.n	407e98 <__aeabi_dmul+0x164>
  407e2c:	340c      	adds	r4, #12
  407e2e:	dc1b      	bgt.n	407e68 <__aeabi_dmul+0x134>
  407e30:	f104 0414 	add.w	r4, r4, #20
  407e34:	f1c4 0520 	rsb	r5, r4, #32
  407e38:	fa00 f305 	lsl.w	r3, r0, r5
  407e3c:	fa20 f004 	lsr.w	r0, r0, r4
  407e40:	fa01 f205 	lsl.w	r2, r1, r5
  407e44:	ea40 0002 	orr.w	r0, r0, r2
  407e48:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  407e4c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407e50:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407e54:	fa21 f604 	lsr.w	r6, r1, r4
  407e58:	eb42 0106 	adc.w	r1, r2, r6
  407e5c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407e60:	bf08      	it	eq
  407e62:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407e66:	bd70      	pop	{r4, r5, r6, pc}
  407e68:	f1c4 040c 	rsb	r4, r4, #12
  407e6c:	f1c4 0520 	rsb	r5, r4, #32
  407e70:	fa00 f304 	lsl.w	r3, r0, r4
  407e74:	fa20 f005 	lsr.w	r0, r0, r5
  407e78:	fa01 f204 	lsl.w	r2, r1, r4
  407e7c:	ea40 0002 	orr.w	r0, r0, r2
  407e80:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407e84:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407e88:	f141 0100 	adc.w	r1, r1, #0
  407e8c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407e90:	bf08      	it	eq
  407e92:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407e96:	bd70      	pop	{r4, r5, r6, pc}
  407e98:	f1c4 0520 	rsb	r5, r4, #32
  407e9c:	fa00 f205 	lsl.w	r2, r0, r5
  407ea0:	ea4e 0e02 	orr.w	lr, lr, r2
  407ea4:	fa20 f304 	lsr.w	r3, r0, r4
  407ea8:	fa01 f205 	lsl.w	r2, r1, r5
  407eac:	ea43 0302 	orr.w	r3, r3, r2
  407eb0:	fa21 f004 	lsr.w	r0, r1, r4
  407eb4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407eb8:	fa21 f204 	lsr.w	r2, r1, r4
  407ebc:	ea20 0002 	bic.w	r0, r0, r2
  407ec0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  407ec4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407ec8:	bf08      	it	eq
  407eca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407ece:	bd70      	pop	{r4, r5, r6, pc}
  407ed0:	f094 0f00 	teq	r4, #0
  407ed4:	d10f      	bne.n	407ef6 <__aeabi_dmul+0x1c2>
  407ed6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  407eda:	0040      	lsls	r0, r0, #1
  407edc:	eb41 0101 	adc.w	r1, r1, r1
  407ee0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407ee4:	bf08      	it	eq
  407ee6:	3c01      	subeq	r4, #1
  407ee8:	d0f7      	beq.n	407eda <__aeabi_dmul+0x1a6>
  407eea:	ea41 0106 	orr.w	r1, r1, r6
  407eee:	f095 0f00 	teq	r5, #0
  407ef2:	bf18      	it	ne
  407ef4:	4770      	bxne	lr
  407ef6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  407efa:	0052      	lsls	r2, r2, #1
  407efc:	eb43 0303 	adc.w	r3, r3, r3
  407f00:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  407f04:	bf08      	it	eq
  407f06:	3d01      	subeq	r5, #1
  407f08:	d0f7      	beq.n	407efa <__aeabi_dmul+0x1c6>
  407f0a:	ea43 0306 	orr.w	r3, r3, r6
  407f0e:	4770      	bx	lr
  407f10:	ea94 0f0c 	teq	r4, ip
  407f14:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407f18:	bf18      	it	ne
  407f1a:	ea95 0f0c 	teqne	r5, ip
  407f1e:	d00c      	beq.n	407f3a <__aeabi_dmul+0x206>
  407f20:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407f24:	bf18      	it	ne
  407f26:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407f2a:	d1d1      	bne.n	407ed0 <__aeabi_dmul+0x19c>
  407f2c:	ea81 0103 	eor.w	r1, r1, r3
  407f30:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407f34:	f04f 0000 	mov.w	r0, #0
  407f38:	bd70      	pop	{r4, r5, r6, pc}
  407f3a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407f3e:	bf06      	itte	eq
  407f40:	4610      	moveq	r0, r2
  407f42:	4619      	moveq	r1, r3
  407f44:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407f48:	d019      	beq.n	407f7e <__aeabi_dmul+0x24a>
  407f4a:	ea94 0f0c 	teq	r4, ip
  407f4e:	d102      	bne.n	407f56 <__aeabi_dmul+0x222>
  407f50:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  407f54:	d113      	bne.n	407f7e <__aeabi_dmul+0x24a>
  407f56:	ea95 0f0c 	teq	r5, ip
  407f5a:	d105      	bne.n	407f68 <__aeabi_dmul+0x234>
  407f5c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  407f60:	bf1c      	itt	ne
  407f62:	4610      	movne	r0, r2
  407f64:	4619      	movne	r1, r3
  407f66:	d10a      	bne.n	407f7e <__aeabi_dmul+0x24a>
  407f68:	ea81 0103 	eor.w	r1, r1, r3
  407f6c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407f70:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407f74:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407f78:	f04f 0000 	mov.w	r0, #0
  407f7c:	bd70      	pop	{r4, r5, r6, pc}
  407f7e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407f82:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  407f86:	bd70      	pop	{r4, r5, r6, pc}

00407f88 <__aeabi_ddiv>:
  407f88:	b570      	push	{r4, r5, r6, lr}
  407f8a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407f8e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407f92:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407f96:	bf1d      	ittte	ne
  407f98:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407f9c:	ea94 0f0c 	teqne	r4, ip
  407fa0:	ea95 0f0c 	teqne	r5, ip
  407fa4:	f000 f8a7 	bleq	4080f6 <__aeabi_ddiv+0x16e>
  407fa8:	eba4 0405 	sub.w	r4, r4, r5
  407fac:	ea81 0e03 	eor.w	lr, r1, r3
  407fb0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407fb4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407fb8:	f000 8088 	beq.w	4080cc <__aeabi_ddiv+0x144>
  407fbc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407fc0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  407fc4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  407fc8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  407fcc:	ea4f 2202 	mov.w	r2, r2, lsl #8
  407fd0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  407fd4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  407fd8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  407fdc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  407fe0:	429d      	cmp	r5, r3
  407fe2:	bf08      	it	eq
  407fe4:	4296      	cmpeq	r6, r2
  407fe6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  407fea:	f504 7440 	add.w	r4, r4, #768	; 0x300
  407fee:	d202      	bcs.n	407ff6 <__aeabi_ddiv+0x6e>
  407ff0:	085b      	lsrs	r3, r3, #1
  407ff2:	ea4f 0232 	mov.w	r2, r2, rrx
  407ff6:	1ab6      	subs	r6, r6, r2
  407ff8:	eb65 0503 	sbc.w	r5, r5, r3
  407ffc:	085b      	lsrs	r3, r3, #1
  407ffe:	ea4f 0232 	mov.w	r2, r2, rrx
  408002:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  408006:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40800a:	ebb6 0e02 	subs.w	lr, r6, r2
  40800e:	eb75 0e03 	sbcs.w	lr, r5, r3
  408012:	bf22      	ittt	cs
  408014:	1ab6      	subcs	r6, r6, r2
  408016:	4675      	movcs	r5, lr
  408018:	ea40 000c 	orrcs.w	r0, r0, ip
  40801c:	085b      	lsrs	r3, r3, #1
  40801e:	ea4f 0232 	mov.w	r2, r2, rrx
  408022:	ebb6 0e02 	subs.w	lr, r6, r2
  408026:	eb75 0e03 	sbcs.w	lr, r5, r3
  40802a:	bf22      	ittt	cs
  40802c:	1ab6      	subcs	r6, r6, r2
  40802e:	4675      	movcs	r5, lr
  408030:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  408034:	085b      	lsrs	r3, r3, #1
  408036:	ea4f 0232 	mov.w	r2, r2, rrx
  40803a:	ebb6 0e02 	subs.w	lr, r6, r2
  40803e:	eb75 0e03 	sbcs.w	lr, r5, r3
  408042:	bf22      	ittt	cs
  408044:	1ab6      	subcs	r6, r6, r2
  408046:	4675      	movcs	r5, lr
  408048:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40804c:	085b      	lsrs	r3, r3, #1
  40804e:	ea4f 0232 	mov.w	r2, r2, rrx
  408052:	ebb6 0e02 	subs.w	lr, r6, r2
  408056:	eb75 0e03 	sbcs.w	lr, r5, r3
  40805a:	bf22      	ittt	cs
  40805c:	1ab6      	subcs	r6, r6, r2
  40805e:	4675      	movcs	r5, lr
  408060:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  408064:	ea55 0e06 	orrs.w	lr, r5, r6
  408068:	d018      	beq.n	40809c <__aeabi_ddiv+0x114>
  40806a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40806e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  408072:	ea4f 1606 	mov.w	r6, r6, lsl #4
  408076:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40807a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40807e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  408082:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  408086:	d1c0      	bne.n	40800a <__aeabi_ddiv+0x82>
  408088:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40808c:	d10b      	bne.n	4080a6 <__aeabi_ddiv+0x11e>
  40808e:	ea41 0100 	orr.w	r1, r1, r0
  408092:	f04f 0000 	mov.w	r0, #0
  408096:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40809a:	e7b6      	b.n	40800a <__aeabi_ddiv+0x82>
  40809c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4080a0:	bf04      	itt	eq
  4080a2:	4301      	orreq	r1, r0
  4080a4:	2000      	moveq	r0, #0
  4080a6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4080aa:	bf88      	it	hi
  4080ac:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4080b0:	f63f aeaf 	bhi.w	407e12 <__aeabi_dmul+0xde>
  4080b4:	ebb5 0c03 	subs.w	ip, r5, r3
  4080b8:	bf04      	itt	eq
  4080ba:	ebb6 0c02 	subseq.w	ip, r6, r2
  4080be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4080c2:	f150 0000 	adcs.w	r0, r0, #0
  4080c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4080ca:	bd70      	pop	{r4, r5, r6, pc}
  4080cc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4080d0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4080d4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4080d8:	bfc2      	ittt	gt
  4080da:	ebd4 050c 	rsbsgt	r5, r4, ip
  4080de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4080e2:	bd70      	popgt	{r4, r5, r6, pc}
  4080e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4080e8:	f04f 0e00 	mov.w	lr, #0
  4080ec:	3c01      	subs	r4, #1
  4080ee:	e690      	b.n	407e12 <__aeabi_dmul+0xde>
  4080f0:	ea45 0e06 	orr.w	lr, r5, r6
  4080f4:	e68d      	b.n	407e12 <__aeabi_dmul+0xde>
  4080f6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4080fa:	ea94 0f0c 	teq	r4, ip
  4080fe:	bf08      	it	eq
  408100:	ea95 0f0c 	teqeq	r5, ip
  408104:	f43f af3b 	beq.w	407f7e <__aeabi_dmul+0x24a>
  408108:	ea94 0f0c 	teq	r4, ip
  40810c:	d10a      	bne.n	408124 <__aeabi_ddiv+0x19c>
  40810e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408112:	f47f af34 	bne.w	407f7e <__aeabi_dmul+0x24a>
  408116:	ea95 0f0c 	teq	r5, ip
  40811a:	f47f af25 	bne.w	407f68 <__aeabi_dmul+0x234>
  40811e:	4610      	mov	r0, r2
  408120:	4619      	mov	r1, r3
  408122:	e72c      	b.n	407f7e <__aeabi_dmul+0x24a>
  408124:	ea95 0f0c 	teq	r5, ip
  408128:	d106      	bne.n	408138 <__aeabi_ddiv+0x1b0>
  40812a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40812e:	f43f aefd 	beq.w	407f2c <__aeabi_dmul+0x1f8>
  408132:	4610      	mov	r0, r2
  408134:	4619      	mov	r1, r3
  408136:	e722      	b.n	407f7e <__aeabi_dmul+0x24a>
  408138:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40813c:	bf18      	it	ne
  40813e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408142:	f47f aec5 	bne.w	407ed0 <__aeabi_dmul+0x19c>
  408146:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40814a:	f47f af0d 	bne.w	407f68 <__aeabi_dmul+0x234>
  40814e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  408152:	f47f aeeb 	bne.w	407f2c <__aeabi_dmul+0x1f8>
  408156:	e712      	b.n	407f7e <__aeabi_dmul+0x24a>

00408158 <__gedf2>:
  408158:	f04f 3cff 	mov.w	ip, #4294967295
  40815c:	e006      	b.n	40816c <__cmpdf2+0x4>
  40815e:	bf00      	nop

00408160 <__ledf2>:
  408160:	f04f 0c01 	mov.w	ip, #1
  408164:	e002      	b.n	40816c <__cmpdf2+0x4>
  408166:	bf00      	nop

00408168 <__cmpdf2>:
  408168:	f04f 0c01 	mov.w	ip, #1
  40816c:	f84d cd04 	str.w	ip, [sp, #-4]!
  408170:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408174:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408178:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40817c:	bf18      	it	ne
  40817e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  408182:	d01b      	beq.n	4081bc <__cmpdf2+0x54>
  408184:	b001      	add	sp, #4
  408186:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40818a:	bf0c      	ite	eq
  40818c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  408190:	ea91 0f03 	teqne	r1, r3
  408194:	bf02      	ittt	eq
  408196:	ea90 0f02 	teqeq	r0, r2
  40819a:	2000      	moveq	r0, #0
  40819c:	4770      	bxeq	lr
  40819e:	f110 0f00 	cmn.w	r0, #0
  4081a2:	ea91 0f03 	teq	r1, r3
  4081a6:	bf58      	it	pl
  4081a8:	4299      	cmppl	r1, r3
  4081aa:	bf08      	it	eq
  4081ac:	4290      	cmpeq	r0, r2
  4081ae:	bf2c      	ite	cs
  4081b0:	17d8      	asrcs	r0, r3, #31
  4081b2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4081b6:	f040 0001 	orr.w	r0, r0, #1
  4081ba:	4770      	bx	lr
  4081bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4081c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4081c4:	d102      	bne.n	4081cc <__cmpdf2+0x64>
  4081c6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4081ca:	d107      	bne.n	4081dc <__cmpdf2+0x74>
  4081cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4081d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4081d4:	d1d6      	bne.n	408184 <__cmpdf2+0x1c>
  4081d6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4081da:	d0d3      	beq.n	408184 <__cmpdf2+0x1c>
  4081dc:	f85d 0b04 	ldr.w	r0, [sp], #4
  4081e0:	4770      	bx	lr
  4081e2:	bf00      	nop

004081e4 <__aeabi_cdrcmple>:
  4081e4:	4684      	mov	ip, r0
  4081e6:	4610      	mov	r0, r2
  4081e8:	4662      	mov	r2, ip
  4081ea:	468c      	mov	ip, r1
  4081ec:	4619      	mov	r1, r3
  4081ee:	4663      	mov	r3, ip
  4081f0:	e000      	b.n	4081f4 <__aeabi_cdcmpeq>
  4081f2:	bf00      	nop

004081f4 <__aeabi_cdcmpeq>:
  4081f4:	b501      	push	{r0, lr}
  4081f6:	f7ff ffb7 	bl	408168 <__cmpdf2>
  4081fa:	2800      	cmp	r0, #0
  4081fc:	bf48      	it	mi
  4081fe:	f110 0f00 	cmnmi.w	r0, #0
  408202:	bd01      	pop	{r0, pc}

00408204 <__aeabi_dcmpeq>:
  408204:	f84d ed08 	str.w	lr, [sp, #-8]!
  408208:	f7ff fff4 	bl	4081f4 <__aeabi_cdcmpeq>
  40820c:	bf0c      	ite	eq
  40820e:	2001      	moveq	r0, #1
  408210:	2000      	movne	r0, #0
  408212:	f85d fb08 	ldr.w	pc, [sp], #8
  408216:	bf00      	nop

00408218 <__aeabi_dcmplt>:
  408218:	f84d ed08 	str.w	lr, [sp, #-8]!
  40821c:	f7ff ffea 	bl	4081f4 <__aeabi_cdcmpeq>
  408220:	bf34      	ite	cc
  408222:	2001      	movcc	r0, #1
  408224:	2000      	movcs	r0, #0
  408226:	f85d fb08 	ldr.w	pc, [sp], #8
  40822a:	bf00      	nop

0040822c <__aeabi_dcmple>:
  40822c:	f84d ed08 	str.w	lr, [sp, #-8]!
  408230:	f7ff ffe0 	bl	4081f4 <__aeabi_cdcmpeq>
  408234:	bf94      	ite	ls
  408236:	2001      	movls	r0, #1
  408238:	2000      	movhi	r0, #0
  40823a:	f85d fb08 	ldr.w	pc, [sp], #8
  40823e:	bf00      	nop

00408240 <__aeabi_dcmpge>:
  408240:	f84d ed08 	str.w	lr, [sp, #-8]!
  408244:	f7ff ffce 	bl	4081e4 <__aeabi_cdrcmple>
  408248:	bf94      	ite	ls
  40824a:	2001      	movls	r0, #1
  40824c:	2000      	movhi	r0, #0
  40824e:	f85d fb08 	ldr.w	pc, [sp], #8
  408252:	bf00      	nop

00408254 <__aeabi_dcmpgt>:
  408254:	f84d ed08 	str.w	lr, [sp, #-8]!
  408258:	f7ff ffc4 	bl	4081e4 <__aeabi_cdrcmple>
  40825c:	bf34      	ite	cc
  40825e:	2001      	movcc	r0, #1
  408260:	2000      	movcs	r0, #0
  408262:	f85d fb08 	ldr.w	pc, [sp], #8
  408266:	bf00      	nop

00408268 <__aeabi_dcmpun>:
  408268:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40826c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408270:	d102      	bne.n	408278 <__aeabi_dcmpun+0x10>
  408272:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408276:	d10a      	bne.n	40828e <__aeabi_dcmpun+0x26>
  408278:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40827c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408280:	d102      	bne.n	408288 <__aeabi_dcmpun+0x20>
  408282:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408286:	d102      	bne.n	40828e <__aeabi_dcmpun+0x26>
  408288:	f04f 0000 	mov.w	r0, #0
  40828c:	4770      	bx	lr
  40828e:	f04f 0001 	mov.w	r0, #1
  408292:	4770      	bx	lr

00408294 <__aeabi_d2iz>:
  408294:	ea4f 0241 	mov.w	r2, r1, lsl #1
  408298:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40829c:	d215      	bcs.n	4082ca <__aeabi_d2iz+0x36>
  40829e:	d511      	bpl.n	4082c4 <__aeabi_d2iz+0x30>
  4082a0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4082a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4082a8:	d912      	bls.n	4082d0 <__aeabi_d2iz+0x3c>
  4082aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4082ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4082b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4082b6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4082ba:	fa23 f002 	lsr.w	r0, r3, r2
  4082be:	bf18      	it	ne
  4082c0:	4240      	negne	r0, r0
  4082c2:	4770      	bx	lr
  4082c4:	f04f 0000 	mov.w	r0, #0
  4082c8:	4770      	bx	lr
  4082ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4082ce:	d105      	bne.n	4082dc <__aeabi_d2iz+0x48>
  4082d0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4082d4:	bf08      	it	eq
  4082d6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4082da:	4770      	bx	lr
  4082dc:	f04f 0000 	mov.w	r0, #0
  4082e0:	4770      	bx	lr
  4082e2:	bf00      	nop

004082e4 <OV2640_JPEG_INIT>:
  4082e4:	00ff ff2c df2e 01ff 323c 0111 0209 2804     ..,.....<2.....(
  4082f4:	e513 4814 0c2c 7833 333a fb3b 003e 1143     ...H,.3x:3;.>.C.
  408304:	1016 9239 da35 1a22 c337 0023 c034 1a36     ..9.5.".7.#.4.6.
  408314:	8806 c007 870d 410e 004c 0048 005b 0342     .......AL.H.[.B.
  408324:	814a 9921 4024 3825 8226 005c 0063 7061     J.!.$@%8&.\.c.ap
  408334:	8062 057c 8020 3028 006c 806d 006e 0270     b.|. .(0l.m.n.p.
  408344:	9471 c173 4012 1117 4318 0019 4b1a 0932     q.s..@...C...K2.
  408354:	c037 604f a850 006d 383d 3f46 604f 3c0c     7.O`P.m.=8F?O`.<
  408364:	00ff 7fe5 c0f9 2441 14e0 ff76 a033 2042     ......A$..v.3.B 
  408374:	1843 004c d587 3f88 03d7 10d9 82d3 08c8     C.L....?........
  408384:	80c9 007c 007d 037c 487d 487d 087c 207d     ..|.}.|.}H}H|.} 
  408394:	107d 0e7d 0090 0e91 1a91 3191 5a91 6991     }.}........1.Z.i
  4083a4:	7591 7e91 8891 8f91 9691 a391 af91 c491     .u.~............
  4083b4:	d791 e891 2091 0092 0693 e393 0593 0593     ..... ..........
  4083c4:	0093 0493 0093 0093 0093 0093 0093 0093     ................
  4083d4:	0093 0096 0897 1997 0297 0c97 2497 3097     .............$.0
  4083e4:	2897 2697 0297 9897 8097 0097 0097 edc3     .(.&............
  4083f4:	00a4 00a8 11c5 51c6 80bf 10c7 66b6 a5b8     .......Q.....f..
  408404:	64b7 7cb9 afb3 97b4 ffb5 c5b0 94b1 0fb2     .d.|............
  408414:	5cc4 64c0 4bc1 008c 3d86 0050 c851 9652     .\.d.K...=P.Q.R.
  408424:	0053 0054 0055 c85a 965b 005c 00d3 edc3     S.T.U.Z.[.\.....
  408434:	007f 00da 1fe5 67e1 00e0 7fdd 0005 4012     .......g.......@
  408444:	04d3 16c0 12c1 008c 3d86 0050 2c51 2452     .........=P.Q,R$
  408454:	0053 0054 0055 2c5a 245b 005c ffff 0000     S.T.U.Z,[$\.....

00408464 <OV2640_YUV422>:
  408464:	00ff 0005 10da 03d7 00df 8033 403c 77e1     ..........3.<@.w
  408474:	0000 ffff                                   ....

00408478 <OV2640_JPEG>:
  408478:	14e0 77e1 1fe5 03d7 10da 00e0 01ff 0804     ...w............
  408488:	ffff 0000                                   ....

0040848c <OV2640_JPEG_320x240>:
  40848c:	01ff 4012 1117 4318 0019 4b1a 0932 ca4f     ...@...C...K2.O.
  40849c:	a850 235a 006d 1239 da35 1a22 c337 0023     P.Z#m.9.5.".7.#.
  4084ac:	c034 1a36 8806 c007 870d 410e 004c 00ff     4.6........AL...
  4084bc:	04e0 64c0 4bc1 3586 8950 c851 9652 0053     ...d.K.5P.Q.R.S.
  4084cc:	0054 0055 0057 505a 3c5b 005c 00e0 ffff     T.U.W.ZP[<\.....

004084dc <OV2640_JPEG_640x480>:
  4084dc:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  4084ec:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  4084fc:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  40850c:	04e0 c8c0 96c1 3d86 8950 9051 2c52 0053     .......=P.Q.R,S.
  40851c:	0054 8855 0057 a05a 785b 005c 04d3 00e0     T.U.W.Z.[x\.....
  40852c:	ffff 0000                                   ....

00408530 <OV2640_JPEG_800x600>:
  408530:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408540:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408550:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  408560:	04e0 c8c0 96c1 3586 8950 9051 2c52 0053     .......5P.Q.R,S.
  408570:	0054 8855 0057 c85a 965b 005c 02d3 00e0     T.U.W.Z.[.\.....
  408580:	ffff 0000                                   ....

00408584 <OV2640_JPEG_1024x768>:
  408584:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408594:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  4085a4:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  4085b4:	c8c0 96c1 008c 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  4085c4:	0054 8855 005a c05b 015c 02d3 ffff 0000     T.U.Z.[.\.......

004085d4 <OV2640_JPEG_1280x1024>:
  4085d4:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  4085e4:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  4085f4:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  408604:	04e0 c8c0 96c1 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  408614:	0054 8855 0057 405a f05b 015c 02d3 00e0     T.U.W.Z@[.\.....
  408624:	ffff 0000                                   ....

00408628 <OV2640_JPEG_1600x1200>:
  408628:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408638:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408648:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  408658:	04e0 c8c0 96c1 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  408668:	0054 8855 0057 905a 2c5b 055c 02d3 00e0     T.U.W.Z.[,\.....
  408678:	ffff 0000                                   ....

0040867c <OV2640_QVGA_YUV422_10FPS>:
  40867c:	000e 8012 05fe 0013 0511 0012 10d5 d40c     ................
  40868c:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  40869c:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  4086ac:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  4086bc:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  4086cc:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  4086dc:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  4086ec:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  4086fc:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  40870c:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  40871c:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  40872c:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  40873c:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  40874c:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  40875c:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

0040876c <OV2640_QVGA_YUV422_15FPS>:
  40876c:	000e 8012 05fe 0013 0311 0012 10d5 d40c     ................
  40877c:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  40878c:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  40879c:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  4087ac:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  4087bc:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  4087cc:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  4087dc:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  4087ec:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  4087fc:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  40880c:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  40881c:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  40882c:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  40883c:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  40884c:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

0040885c <OV2640_QVGA_YUV422_20FPS>:
  40885c:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  40886c:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  40887c:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  40888c:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  40889c:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  4088ac:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  4088bc:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  4088cc:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  4088dc:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  4088ec:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  4088fc:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  40890c:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  40891c:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  40892c:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  40893c:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

0040894c <OV2640_QVGA_YUV422_30FPS>:
  40894c:	000e 8012 05fe 0013 0111 0012 10d5 d40c     ................
  40895c:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  40896c:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  40897c:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  40898c:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  40899c:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  4089ac:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  4089bc:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  4089cc:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  4089dc:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  4089ec:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  4089fc:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  408a0c:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  408a1c:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  408a2c:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

00408a3c <OV2640_QVGA_RGB888>:
  408a3c:	000e 8012 0013 0111 0012 10d5 120c 340d     ...............4
  408a4c:	2517 a018 0319 f01a 891b 0322 1829 f82b     .%........".).+.
  408a5c:	012c a031 f032 c433 b43a 3f36 6004 8027     ,.1.2.3.:.6?.`'.
  408a6c:	0f3d 803e 403f 7f40 6a41 2942 e544 4145     =.>.?@@.AjB)D.EA
  408a7c:	0247 6449 a14a 704b 1a4c 504d 134e 0064     G.IdJ.KpL.MPN.d.
  408a8c:	8867 1a68 3814 3c24 3025 7226 9750 7e51     g.h..8$<%0&rP.Q~
  408a9c:	0052 0053 0020 2321 1438 00e9 5556 ff57     R.S. .!#8...VUW.
  408aac:	ff58 ff59 045f 00ec ff13 7f80 3f81 3282     X.Y._........?.2
  408abc:	0183 1138 7084 0085 0386 0187 0588 3089     ..8..p.........0
  408acc:	308d 858f 3093 8595 3099 859b 089c 129d     .0...0...0......
  408adc:	239e 459f 55a0 64a1 72a2 7fa3 8ba4 95a5     .#.E.U.d.r......
  408aec:	a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce 6ecf     .............x.n
  408afc:	0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b 885c     ..........Z$[.\.
  408b0c:	605d 6eac ffbe 00bf 5031 7832 3f82 0112     ]`.n....1P2x.?..
  408b1c:	2f36 0483 0053 f433 8a1b 0322 0084 0084     6/..S.3...".....
  408b2c:	0228 ffff                                   (...

00408b30 <OV2640_QQVGA_YUV422>:
  408b30:	000e 8012 0013 0111 0012 10d5 540c 340d     .............T.4
  408b40:	0116 2517 a018 0319 f01a 891b 0322 1829     ...%........".).
  408b50:	f82b 012c a031 f032 c433 b43a 3f36 6004     +.,.1.2.3.:.6?.`
  408b60:	8027 0f3d 803e 403f 7f40 6a41 2942 e544     '.=.>.?@@.AjB)D.
  408b70:	4145 0247 6449 a14a 704b 1a4c 504d 134e     EAG.IdJ.KpL.MPN.
  408b80:	0064 8867 1a68 3814 3c24 3025 7226 9750     d.g.h..8$<%0&rP.
  408b90:	7e51 0052 0053 0020 2321 1438 00e9 5556     Q~R.S. .!#8...VU
  408ba0:	ff57 ff58 ff59 045f 00ec ff13 7f80 3f81     W.X.Y._........?
  408bb0:	3282 0183 1138 7084 0085 0386 0187 0588     .2..8..p........
  408bc0:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  408bd0:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  408be0:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  408bf0:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  408c00:	885c 605d 6eac ffbe 00bf 2831 3c32 0034     \.]`.n....1(2<4.
  408c10:	3f82 0012 3f36 0053 0033 891b 0322 0228     .?..6?S.3...".(.
  408c20:	00d9 ffff                                   ....

00408c24 <OV2640_QQVGA_RGB888>:
  408c24:	000e 8012 0013 0111 0012 10d5 120c 340d     ...............4
  408c34:	2517 a018 0319 f01a 891b 0322 1829 f82b     .%........".).+.
  408c44:	012c a031 f032 c433 b43a 3f36 6004 8027     ,.1.2.3.:.6?.`'.
  408c54:	0f3d 803e 403f 7f40 6a41 2942 e544 4145     =.>.?@@.AjB)D.EA
  408c64:	0247 6449 a14a 704b 1a4c 504d 134e 0064     G.IdJ.KpL.MPN.d.
  408c74:	8867 1a68 3814 3c24 3025 7226 9750 7e51     g.h..8$<%0&rP.Q~
  408c84:	0052 0053 0020 2321 1438 00e9 5556 ff57     R.S. .!#8...VUW.
  408c94:	ff58 ff59 045f 00ec ff13 7f80 3f81 3282     X.Y._........?.2
  408ca4:	0183 1138 7084 0085 0386 0187 0588 3089     ..8..p.........0
  408cb4:	308d 858f 3093 8595 3099 859b 089c 129d     .0...0...0......
  408cc4:	239e 459f 55a0 64a1 72a2 7fa3 8ba4 95a5     .#.E.U.d.r......
  408cd4:	a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce 6ecf     .............x.n
  408ce4:	0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b 885c     ..........Z$[.\.
  408cf4:	605d 6eac ffbe 00bf 2831 3c32 3f82 0112     ]`.n....1(2<.?..
  408d04:	2f36 0483 0053 f433 8a1b 0322 0084 0084     6/..S.3...".....
  408d14:	0228 ffff                                   (...

00408d18 <OV2640_TEST_PATTERN>:
  408d18:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  408d28:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  408d38:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  408d48:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  408d58:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  408d68:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  408d78:	9750 7e51 0052 0053 0020 2321 0738 0284     P.Q~R.S. .!#8...
  408d88:	1438 00e9 5556 ff57 ff58 ff59 045f 00ec     8...VUW.X.Y._...
  408d98:	ff13 7f80 3f81 3282 0183 1138 0085 0386     .....?.2..8.....
  408da8:	0187 0588 3089 308d 858f 3093 8595 3099     .....0.0...0...0
  408db8:	859b 089c 129d 239e 459f 55a0 64a1 72a2     .......#.E.U.d.r
  408dc8:	7fa3 8ba4 95a5 a7a6 b5a7 cba8 dda9 ecaa     ................
  408dd8:	1aab 78ce 6ecf 0ad0 0cd1 84d2 90d3 1ed4     ...x.n..........
  408de8:	245a 1f5b 885c 605d 6eac ffbe 00bf 5031     Z$[.\.]`.n....1P
  408df8:	7832 3f82 0012 3f36 0053 c433 891b 0322     2x.?..6?S.3...".
  408e08:	0228 ffff                                   (...

00408e0c <OV2640_VGA_YUV422_20FPS>:
  408e0c:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  408e1c:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  408e2c:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  408e3c:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  408e4c:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  408e5c:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  408e6c:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  408e7c:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  408e8c:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  408e9c:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  408eac:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  408ebc:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  408ecc:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  408edc:	885c 605d 6eac ffbe 00bf a031 f032 3f82     \.]`.n....1.2..?
  408eec:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...
  408efc:	c200 0001 00c0 0000 0800 0000 0000 0000     ................
	...
  408f14:	7453 7261 2074 7274 6e61 6673 7265 0000     Start transfer..
  408f24:	6f4e 656e 0000 0000 6c43 6569 746e 6e20     None....Client n
  408f34:	746f 6320 6e6f 656e 7463 6465 0000 0000     ot connected....
  408f44:	6557 7362 636f 656b 2074 6f63 6e6e 6365     Websocket connec
  408f54:	6574 0064 6d69 6761 5f65 7274 6e61 6673     ted.image_transf
  408f64:	7265 2520 0d64 000a 6573 2074 7973 6320     er %d...set sy c
  408f74:	7020 6f20 6666 0a0d 0000 0000 6573 2074      p off......set 
  408f84:	7973 6320 6520 6f20 6666 0a0d 0000 0000     sy c e off......
  408f94:	6173 6576 0a0d 0000 6573 7574 2070 6577     save....setup we
  408fa4:	0d62 000a 6f70 6c6c 6120 6c6c 0a0d 0000     b...poll all....

00408fb4 <_global_impure_ptr>:
  408fb4:	0018 2000 4e49 0046 6e69 0066 414e 004e     ... INF.inf.NAN.
  408fc4:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  408fd4:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  408fe4:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  408ff4:	296c 0000 0030 0000                         l)..0...

00408ffc <blanks.7223>:
  408ffc:	2020 2020 2020 2020 2020 2020 2020 2020                     

0040900c <zeroes.7224>:
  40900c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  40901c:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  40902c:	0000 0000                                   ....

00409030 <__mprec_bigtens>:
  409030:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  409040:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  409050:	bf3c 7f73 4fdd 7515                         <.s..O.u

00409058 <__mprec_tens>:
  409058:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  409068:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  409078:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  409088:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  409098:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  4090a8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  4090b8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  4090c8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  4090d8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  4090e8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  4090f8:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  409108:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  409118:	9db4 79d9 7843 44ea                         ...yCx.D

00409120 <p05.6055>:
  409120:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  409130:	4f50 4953 0058 0000 002e 0000               POSIX.......

0040913c <_ctype_>:
  40913c:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  40914c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40915c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  40916c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  40917c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  40918c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  40919c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  4091ac:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  4091bc:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00409240 <_init>:
  409240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409242:	bf00      	nop
  409244:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409246:	bc08      	pop	{r3}
  409248:	469e      	mov	lr, r3
  40924a:	4770      	bx	lr

0040924c <__init_array_start>:
  40924c:	00405121 	.word	0x00405121

00409250 <__frame_dummy_init_array_entry>:
  409250:	004000f1                                ..@.

00409254 <_fini>:
  409254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409256:	bf00      	nop
  409258:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40925a:	bc08      	pop	{r3}
  40925c:	469e      	mov	lr, r3
  40925e:	4770      	bx	lr

00409260 <__fini_array_start>:
  409260:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
	...

2000000c <SystemCoreClock>:
2000000c:	0900 003d                                   ..=.

20000010 <_impure_ptr>:
20000010:	0018 2000 0000 0000                         ... ....

20000018 <impure_data>:
20000018:	0000 0000 0304 2000 036c 2000 03d4 2000     ....... l.. ... 
	...
200000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000440 <__atexit_recursive_mutex>:
20000440:	954c 2001                                   L.. 

20000444 <__malloc_av_>:
	...
2000044c:	0444 2000 0444 2000 044c 2000 044c 2000     D.. D.. L.. L.. 
2000045c:	0454 2000 0454 2000 045c 2000 045c 2000     T.. T.. \.. \.. 
2000046c:	0464 2000 0464 2000 046c 2000 046c 2000     d.. d.. l.. l.. 
2000047c:	0474 2000 0474 2000 047c 2000 047c 2000     t.. t.. |.. |.. 
2000048c:	0484 2000 0484 2000 048c 2000 048c 2000     ... ... ... ... 
2000049c:	0494 2000 0494 2000 049c 2000 049c 2000     ... ... ... ... 
200004ac:	04a4 2000 04a4 2000 04ac 2000 04ac 2000     ... ... ... ... 
200004bc:	04b4 2000 04b4 2000 04bc 2000 04bc 2000     ... ... ... ... 
200004cc:	04c4 2000 04c4 2000 04cc 2000 04cc 2000     ... ... ... ... 
200004dc:	04d4 2000 04d4 2000 04dc 2000 04dc 2000     ... ... ... ... 
200004ec:	04e4 2000 04e4 2000 04ec 2000 04ec 2000     ... ... ... ... 
200004fc:	04f4 2000 04f4 2000 04fc 2000 04fc 2000     ... ... ... ... 
2000050c:	0504 2000 0504 2000 050c 2000 050c 2000     ... ... ... ... 
2000051c:	0514 2000 0514 2000 051c 2000 051c 2000     ... ... ... ... 
2000052c:	0524 2000 0524 2000 052c 2000 052c 2000     $.. $.. ,.. ,.. 
2000053c:	0534 2000 0534 2000 053c 2000 053c 2000     4.. 4.. <.. <.. 
2000054c:	0544 2000 0544 2000 054c 2000 054c 2000     D.. D.. L.. L.. 
2000055c:	0554 2000 0554 2000 055c 2000 055c 2000     T.. T.. \.. \.. 
2000056c:	0564 2000 0564 2000 056c 2000 056c 2000     d.. d.. l.. l.. 
2000057c:	0574 2000 0574 2000 057c 2000 057c 2000     t.. t.. |.. |.. 
2000058c:	0584 2000 0584 2000 058c 2000 058c 2000     ... ... ... ... 
2000059c:	0594 2000 0594 2000 059c 2000 059c 2000     ... ... ... ... 
200005ac:	05a4 2000 05a4 2000 05ac 2000 05ac 2000     ... ... ... ... 
200005bc:	05b4 2000 05b4 2000 05bc 2000 05bc 2000     ... ... ... ... 
200005cc:	05c4 2000 05c4 2000 05cc 2000 05cc 2000     ... ... ... ... 
200005dc:	05d4 2000 05d4 2000 05dc 2000 05dc 2000     ... ... ... ... 
200005ec:	05e4 2000 05e4 2000 05ec 2000 05ec 2000     ... ... ... ... 
200005fc:	05f4 2000 05f4 2000 05fc 2000 05fc 2000     ... ... ... ... 
2000060c:	0604 2000 0604 2000 060c 2000 060c 2000     ... ... ... ... 
2000061c:	0614 2000 0614 2000 061c 2000 061c 2000     ... ... ... ... 
2000062c:	0624 2000 0624 2000 062c 2000 062c 2000     $.. $.. ,.. ,.. 
2000063c:	0634 2000 0634 2000 063c 2000 063c 2000     4.. 4.. <.. <.. 
2000064c:	0644 2000 0644 2000 064c 2000 064c 2000     D.. D.. L.. L.. 
2000065c:	0654 2000 0654 2000 065c 2000 065c 2000     T.. T.. \.. \.. 
2000066c:	0664 2000 0664 2000 066c 2000 066c 2000     d.. d.. l.. l.. 
2000067c:	0674 2000 0674 2000 067c 2000 067c 2000     t.. t.. |.. |.. 
2000068c:	0684 2000 0684 2000 068c 2000 068c 2000     ... ... ... ... 
2000069c:	0694 2000 0694 2000 069c 2000 069c 2000     ... ... ... ... 
200006ac:	06a4 2000 06a4 2000 06ac 2000 06ac 2000     ... ... ... ... 
200006bc:	06b4 2000 06b4 2000 06bc 2000 06bc 2000     ... ... ... ... 
200006cc:	06c4 2000 06c4 2000 06cc 2000 06cc 2000     ... ... ... ... 
200006dc:	06d4 2000 06d4 2000 06dc 2000 06dc 2000     ... ... ... ... 
200006ec:	06e4 2000 06e4 2000 06ec 2000 06ec 2000     ... ... ... ... 
200006fc:	06f4 2000 06f4 2000 06fc 2000 06fc 2000     ... ... ... ... 
2000070c:	0704 2000 0704 2000 070c 2000 070c 2000     ... ... ... ... 
2000071c:	0714 2000 0714 2000 071c 2000 071c 2000     ... ... ... ... 
2000072c:	0724 2000 0724 2000 072c 2000 072c 2000     $.. $.. ,.. ,.. 
2000073c:	0734 2000 0734 2000 073c 2000 073c 2000     4.. 4.. <.. <.. 
2000074c:	0744 2000 0744 2000 074c 2000 074c 2000     D.. D.. L.. L.. 
2000075c:	0754 2000 0754 2000 075c 2000 075c 2000     T.. T.. \.. \.. 
2000076c:	0764 2000 0764 2000 076c 2000 076c 2000     d.. d.. l.. l.. 
2000077c:	0774 2000 0774 2000 077c 2000 077c 2000     t.. t.. |.. |.. 
2000078c:	0784 2000 0784 2000 078c 2000 078c 2000     ... ... ... ... 
2000079c:	0794 2000 0794 2000 079c 2000 079c 2000     ... ... ... ... 
200007ac:	07a4 2000 07a4 2000 07ac 2000 07ac 2000     ... ... ... ... 
200007bc:	07b4 2000 07b4 2000 07bc 2000 07bc 2000     ... ... ... ... 
200007cc:	07c4 2000 07c4 2000 07cc 2000 07cc 2000     ... ... ... ... 
200007dc:	07d4 2000 07d4 2000 07dc 2000 07dc 2000     ... ... ... ... 
200007ec:	07e4 2000 07e4 2000 07ec 2000 07ec 2000     ... ... ... ... 
200007fc:	07f4 2000 07f4 2000 07fc 2000 07fc 2000     ... ... ... ... 
2000080c:	0804 2000 0804 2000 080c 2000 080c 2000     ... ... ... ... 
2000081c:	0814 2000 0814 2000 081c 2000 081c 2000     ... ... ... ... 
2000082c:	0824 2000 0824 2000 082c 2000 082c 2000     $.. $.. ,.. ,.. 
2000083c:	0834 2000 0834 2000 083c 2000 083c 2000     4.. 4.. <.. <.. 

2000084c <__malloc_sbrk_base>:
2000084c:	ffff ffff                                   ....

20000850 <__malloc_trim_threshold>:
20000850:	0000 0002                                   ....

20000854 <__global_locale>:
20000854:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000874:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000894:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000914:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000934:	79a9 0040 7569 0040 0000 0000 913c 0040     .y@.iu@.....<.@.
20000944:	9138 0040 8fd8 0040 8fd8 0040 8fd8 0040     8.@...@...@...@.
20000954:	8fd8 0040 8fd8 0040 8fd8 0040 8fd8 0040     ..@...@...@...@.
20000964:	8fd8 0040 8fd8 0040 ffff ffff ffff ffff     ..@...@.........
20000974:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2000099c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
