$date
	Mon Oct 21 20:41:07 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_tff $end
$var wire 1 ! q2 $end
$var wire 1 " q1 $end
$var reg 1 # clk $end
$var reg 1 $ set $end
$var reg 1 % t $end
$scope module uut1 $end
$var wire 1 # clk $end
$var wire 1 $ set $end
$var wire 1 % t $end
$var reg 1 " q $end
$upscope $end
$scope module uut2 $end
$var wire 1 " clk $end
$var wire 1 $ set $end
$var wire 1 % t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
1$
1#
1"
1!
$end
#1
0$
#5
0#
#10
0"
1#
#15
0#
#20
0!
1"
1#
#25
0#
#30
0"
1#
#35
0#
#40
1!
1"
1#
#45
0#
#50
0"
1#
