// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s (
        ap_clk,
        ap_rst,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [32:0] data_0_val;
input  [32:0] data_1_val;
input  [32:0] data_2_val;
input  [32:0] data_3_val;
output  [32:0] ap_return_0;
output  [32:0] ap_return_1;
output  [32:0] ap_return_2;
output  [32:0] ap_return_3;
input   ap_ce;

reg[32:0] ap_return_0;
reg[32:0] ap_return_1;
reg[32:0] ap_return_2;
reg[32:0] ap_return_3;

reg   [15:0] trunc_ln_reg_1481;
wire    ap_block_pp0_stage0_11001;
reg   [15:0] trunc_ln42_1_reg_1486;
reg   [15:0] trunc_ln42_2_reg_1491;
reg   [15:0] trunc_ln42_3_reg_1496;
reg   [15:0] trunc_ln42_4_reg_1501;
reg   [15:0] trunc_ln42_5_reg_1506;
reg   [15:0] trunc_ln42_6_reg_1511;
reg   [15:0] trunc_ln42_7_reg_1516;
reg   [15:0] trunc_ln42_8_reg_1521;
reg   [15:0] trunc_ln42_9_reg_1526;
reg   [15:0] trunc_ln42_s_reg_1531;
reg   [15:0] trunc_ln42_10_reg_1536;
reg   [15:0] trunc_ln42_11_reg_1541;
reg   [15:0] trunc_ln42_12_reg_1546;
reg   [15:0] trunc_ln42_13_reg_1551;
reg   [15:0] trunc_ln42_14_reg_1556;
wire  signed [32:0] mul_ln42_10_fu_102_p0;
wire  signed [35:0] sext_ln42_2_fu_1305_p1;
wire  signed [9:0] mul_ln42_10_fu_102_p1;
wire    ap_block_pp0_stage0;
wire  signed [32:0] mul_ln42_4_fu_103_p0;
wire  signed [35:0] sext_ln42_1_fu_1161_p1;
wire  signed [8:0] mul_ln42_4_fu_103_p1;
wire  signed [32:0] mul_ln42_1_fu_104_p0;
wire  signed [35:0] sext_ln42_fu_1113_p1;
wire   [9:0] mul_ln42_1_fu_104_p1;
wire  signed [32:0] mul_ln42_13_fu_105_p0;
wire   [7:0] mul_ln42_13_fu_105_p1;
wire  signed [32:0] mul_ln42_2_fu_106_p0;
wire   [6:0] mul_ln42_2_fu_106_p1;
wire  signed [32:0] mul_ln42_5_fu_107_p0;
wire  signed [5:0] mul_ln42_5_fu_107_p1;
wire  signed [32:0] mul_ln42_12_fu_108_p0;
wire   [9:0] mul_ln42_12_fu_108_p1;
wire  signed [32:0] mul_ln42_8_fu_109_p0;
wire  signed [35:0] sext_ln70_fu_1234_p1;
wire   [8:0] mul_ln42_8_fu_109_p1;
wire  signed [32:0] mul_ln42_3_fu_110_p0;
wire  signed [8:0] mul_ln42_3_fu_110_p1;
wire  signed [32:0] mul_ln42_fu_112_p0;
wire   [9:0] mul_ln42_fu_112_p1;
wire  signed [32:0] mul_ln42_11_fu_113_p0;
wire  signed [10:0] mul_ln42_11_fu_113_p1;
wire  signed [32:0] mul_ln42_9_fu_114_p0;
wire   [7:0] mul_ln42_9_fu_114_p1;
wire  signed [32:0] mul_ln42_6_fu_116_p0;
wire  signed [9:0] mul_ln42_6_fu_116_p1;
wire  signed [32:0] mul_ln42_7_fu_117_p0;
wire  signed [10:0] mul_ln42_7_fu_117_p1;
wire   [35:0] mul_ln42_fu_112_p2;
wire   [35:0] mul_ln42_1_fu_104_p2;
wire   [35:0] mul_ln42_2_fu_106_p2;
wire   [35:0] mul_ln42_3_fu_110_p2;
wire  signed [32:0] sext_ln42_1_fu_1161_p0;
wire  signed [32:0] trunc_ln73_fu_1168_p0;
wire   [26:0] trunc_ln73_fu_1168_p1;
wire  signed [32:0] shl_ln73_1_fu_1180_p1;
wire   [35:0] shl_ln_fu_1172_p3;
wire   [35:0] shl_ln73_1_fu_1180_p3;
wire   [35:0] sub_ln73_fu_1188_p2;
wire   [35:0] mul_ln42_4_fu_103_p2;
wire   [35:0] mul_ln42_5_fu_107_p2;
wire   [35:0] mul_ln42_6_fu_116_p2;
wire  signed [32:0] sext_ln70_fu_1234_p0;
wire   [35:0] mul_ln42_7_fu_117_p2;
wire   [35:0] mul_ln42_8_fu_109_p2;
wire   [35:0] mul_ln42_9_fu_114_p2;
wire  signed [32:0] trunc_ln73_1_fu_1271_p0;
wire   [28:0] trunc_ln73_1_fu_1271_p1;
wire   [35:0] shl_ln73_2_fu_1275_p3;
wire   [35:0] sub_ln73_1_fu_1283_p2;
wire   [35:0] sub_ln73_2_fu_1289_p2;
wire   [35:0] mul_ln42_10_fu_102_p2;
wire   [35:0] mul_ln42_11_fu_113_p2;
wire   [35:0] mul_ln42_12_fu_108_p2;
wire   [35:0] mul_ln42_13_fu_105_p2;
wire   [15:0] add_ln58_1_fu_1357_p2;
wire   [15:0] add_ln58_fu_1353_p2;
wire   [15:0] add_ln58_4_fu_1371_p2;
wire   [15:0] add_ln58_3_fu_1367_p2;
wire   [15:0] add_ln58_7_fu_1385_p2;
wire   [15:0] add_ln58_6_fu_1381_p2;
wire   [15:0] add_ln58_10_fu_1399_p2;
wire   [15:0] add_ln58_9_fu_1395_p2;
wire   [15:0] x_fu_1361_p2;
wire   [25:0] shl_ln2_fu_1409_p3;
wire   [15:0] x_1_fu_1375_p2;
wire   [25:0] shl_ln111_1_fu_1421_p3;
wire   [15:0] x_2_fu_1389_p2;
wire   [25:0] shl_ln111_2_fu_1433_p3;
wire   [15:0] x_3_fu_1403_p2;
wire   [25:0] shl_ln111_3_fu_1445_p3;
wire  signed [32:0] sext_ln110_fu_1417_p1;
wire  signed [32:0] sext_ln110_1_fu_1429_p1;
wire  signed [32:0] sext_ln110_2_fu_1441_p1;
wire  signed [32:0] sext_ln68_fu_1453_p1;
reg    ap_ce_reg;
reg   [32:0] ap_return_0_int_reg;
reg   [32:0] ap_return_1_int_reg;
reg   [32:0] ap_return_2_int_reg;
reg   [32:0] ap_return_3_int_reg;

myproject_mul_33s_10s_36_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 36 ))
mul_33s_10s_36_1_0_U4925(
    .din0(mul_ln42_10_fu_102_p0),
    .din1(mul_ln42_10_fu_102_p1),
    .dout(mul_ln42_10_fu_102_p2)
);

myproject_mul_33s_9s_36_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 36 ))
mul_33s_9s_36_1_0_U4926(
    .din0(mul_ln42_4_fu_103_p0),
    .din1(mul_ln42_4_fu_103_p1),
    .dout(mul_ln42_4_fu_103_p2)
);

myproject_mul_33s_10ns_36_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 36 ))
mul_33s_10ns_36_1_0_U4927(
    .din0(mul_ln42_1_fu_104_p0),
    .din1(mul_ln42_1_fu_104_p1),
    .dout(mul_ln42_1_fu_104_p2)
);

myproject_mul_33s_8ns_36_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 36 ))
mul_33s_8ns_36_1_0_U4928(
    .din0(mul_ln42_13_fu_105_p0),
    .din1(mul_ln42_13_fu_105_p1),
    .dout(mul_ln42_13_fu_105_p2)
);

myproject_mul_33s_7ns_36_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 36 ))
mul_33s_7ns_36_1_0_U4929(
    .din0(mul_ln42_2_fu_106_p0),
    .din1(mul_ln42_2_fu_106_p1),
    .dout(mul_ln42_2_fu_106_p2)
);

myproject_mul_33s_6s_36_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 36 ))
mul_33s_6s_36_1_0_U4930(
    .din0(mul_ln42_5_fu_107_p0),
    .din1(mul_ln42_5_fu_107_p1),
    .dout(mul_ln42_5_fu_107_p2)
);

myproject_mul_33s_10ns_36_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 36 ))
mul_33s_10ns_36_1_0_U4931(
    .din0(mul_ln42_12_fu_108_p0),
    .din1(mul_ln42_12_fu_108_p1),
    .dout(mul_ln42_12_fu_108_p2)
);

myproject_mul_33s_9ns_36_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 36 ))
mul_33s_9ns_36_1_0_U4932(
    .din0(mul_ln42_8_fu_109_p0),
    .din1(mul_ln42_8_fu_109_p1),
    .dout(mul_ln42_8_fu_109_p2)
);

myproject_mul_33s_9s_36_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 36 ))
mul_33s_9s_36_1_0_U4933(
    .din0(mul_ln42_3_fu_110_p0),
    .din1(mul_ln42_3_fu_110_p1),
    .dout(mul_ln42_3_fu_110_p2)
);

myproject_mul_33s_10ns_36_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 36 ))
mul_33s_10ns_36_1_0_U4934(
    .din0(mul_ln42_fu_112_p0),
    .din1(mul_ln42_fu_112_p1),
    .dout(mul_ln42_fu_112_p2)
);

myproject_mul_33s_11s_36_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 36 ))
mul_33s_11s_36_1_0_U4935(
    .din0(mul_ln42_11_fu_113_p0),
    .din1(mul_ln42_11_fu_113_p1),
    .dout(mul_ln42_11_fu_113_p2)
);

myproject_mul_33s_8ns_36_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 36 ))
mul_33s_8ns_36_1_0_U4936(
    .din0(mul_ln42_9_fu_114_p0),
    .din1(mul_ln42_9_fu_114_p1),
    .dout(mul_ln42_9_fu_114_p2)
);

myproject_mul_33s_10s_36_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 36 ))
mul_33s_10s_36_1_0_U4937(
    .din0(mul_ln42_6_fu_116_p0),
    .din1(mul_ln42_6_fu_116_p1),
    .dout(mul_ln42_6_fu_116_p2)
);

myproject_mul_33s_11s_36_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 36 ))
mul_33s_11s_36_1_0_U4938(
    .din0(mul_ln42_7_fu_117_p0),
    .din1(mul_ln42_7_fu_117_p1),
    .dout(mul_ln42_7_fu_117_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg[32 : 10] <= sext_ln110_fu_1417_p1[32 : 10];
        ap_return_1_int_reg[32 : 10] <= sext_ln110_1_fu_1429_p1[32 : 10];
        ap_return_2_int_reg[32 : 10] <= sext_ln110_2_fu_1441_p1[32 : 10];
        ap_return_3_int_reg[32 : 10] <= sext_ln68_fu_1453_p1[32 : 10];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln42_10_reg_1536 <= {{sub_ln73_2_fu_1289_p2[35:20]}};
        trunc_ln42_11_reg_1541 <= {{mul_ln42_10_fu_102_p2[35:20]}};
        trunc_ln42_12_reg_1546 <= {{mul_ln42_11_fu_113_p2[35:20]}};
        trunc_ln42_13_reg_1551 <= {{mul_ln42_12_fu_108_p2[35:20]}};
        trunc_ln42_14_reg_1556 <= {{mul_ln42_13_fu_105_p2[35:20]}};
        trunc_ln42_1_reg_1486 <= {{mul_ln42_1_fu_104_p2[35:20]}};
        trunc_ln42_2_reg_1491 <= {{mul_ln42_2_fu_106_p2[35:20]}};
        trunc_ln42_3_reg_1496 <= {{mul_ln42_3_fu_110_p2[35:20]}};
        trunc_ln42_4_reg_1501 <= {{sub_ln73_fu_1188_p2[35:20]}};
        trunc_ln42_5_reg_1506 <= {{mul_ln42_4_fu_103_p2[35:20]}};
        trunc_ln42_6_reg_1511 <= {{mul_ln42_5_fu_107_p2[35:20]}};
        trunc_ln42_7_reg_1516 <= {{mul_ln42_6_fu_116_p2[35:20]}};
        trunc_ln42_8_reg_1521 <= {{mul_ln42_7_fu_117_p2[35:20]}};
        trunc_ln42_9_reg_1526 <= {{mul_ln42_8_fu_109_p2[35:20]}};
        trunc_ln42_s_reg_1531 <= {{mul_ln42_9_fu_114_p2[35:20]}};
        trunc_ln_reg_1481 <= {{mul_ln42_fu_112_p2[35:20]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = sext_ln110_fu_1417_p1;
    end else begin
        ap_return_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = sext_ln110_1_fu_1429_p1;
    end else begin
        ap_return_1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = sext_ln110_2_fu_1441_p1;
    end else begin
        ap_return_2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = sext_ln68_fu_1453_p1;
    end else begin
        ap_return_3 = 'bx;
    end
end

assign add_ln58_10_fu_1399_p2 = (trunc_ln42_10_reg_1536 + trunc_ln42_14_reg_1556);

assign add_ln58_1_fu_1357_p2 = (trunc_ln42_8_reg_1521 + trunc_ln42_11_reg_1541);

assign add_ln58_3_fu_1367_p2 = (trunc_ln42_5_reg_1506 + trunc_ln42_1_reg_1486);

assign add_ln58_4_fu_1371_p2 = (trunc_ln42_9_reg_1526 + trunc_ln42_12_reg_1546);

assign add_ln58_6_fu_1381_p2 = (trunc_ln42_6_reg_1511 + trunc_ln42_2_reg_1491);

assign add_ln58_7_fu_1385_p2 = (trunc_ln42_s_reg_1531 + trunc_ln42_13_reg_1551);

assign add_ln58_9_fu_1395_p2 = (trunc_ln42_7_reg_1516 + trunc_ln42_3_reg_1496);

assign add_ln58_fu_1353_p2 = (trunc_ln42_4_reg_1501 + trunc_ln_reg_1481);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign mul_ln42_10_fu_102_p0 = sext_ln42_2_fu_1305_p1;

assign mul_ln42_10_fu_102_p1 = 36'd68719476470;

assign mul_ln42_11_fu_113_p0 = sext_ln42_2_fu_1305_p1;

assign mul_ln42_11_fu_113_p1 = 36'd68719476155;

assign mul_ln42_12_fu_108_p0 = sext_ln42_2_fu_1305_p1;

assign mul_ln42_12_fu_108_p1 = 36'd444;

assign mul_ln42_13_fu_105_p0 = sext_ln42_2_fu_1305_p1;

assign mul_ln42_13_fu_105_p1 = 36'd75;

assign mul_ln42_1_fu_104_p0 = sext_ln42_fu_1113_p1;

assign mul_ln42_1_fu_104_p1 = 36'd445;

assign mul_ln42_2_fu_106_p0 = sext_ln42_fu_1113_p1;

assign mul_ln42_2_fu_106_p1 = 36'd61;

assign mul_ln42_3_fu_110_p0 = sext_ln42_fu_1113_p1;

assign mul_ln42_3_fu_110_p1 = 36'd68719476575;

assign mul_ln42_4_fu_103_p0 = sext_ln42_1_fu_1161_p1;

assign mul_ln42_4_fu_103_p1 = 36'd68719476538;

assign mul_ln42_5_fu_107_p0 = sext_ln42_1_fu_1161_p1;

assign mul_ln42_5_fu_107_p1 = 36'd68719476709;

assign mul_ln42_6_fu_116_p0 = sext_ln42_1_fu_1161_p1;

assign mul_ln42_6_fu_116_p1 = 36'd68719476293;

assign mul_ln42_7_fu_117_p0 = sext_ln70_fu_1234_p1;

assign mul_ln42_7_fu_117_p1 = 36'd68719476168;

assign mul_ln42_8_fu_109_p0 = sext_ln70_fu_1234_p1;

assign mul_ln42_8_fu_109_p1 = 36'd158;

assign mul_ln42_9_fu_114_p0 = sext_ln70_fu_1234_p1;

assign mul_ln42_9_fu_114_p1 = 36'd87;

assign mul_ln42_fu_112_p0 = sext_ln42_fu_1113_p1;

assign mul_ln42_fu_112_p1 = 36'd292;

assign sext_ln110_1_fu_1429_p1 = $signed(shl_ln111_1_fu_1421_p3);

assign sext_ln110_2_fu_1441_p1 = $signed(shl_ln111_2_fu_1433_p3);

assign sext_ln110_fu_1417_p1 = $signed(shl_ln2_fu_1409_p3);

assign sext_ln42_1_fu_1161_p0 = data_1_val;

assign sext_ln42_1_fu_1161_p1 = sext_ln42_1_fu_1161_p0;

assign sext_ln42_2_fu_1305_p1 = $signed(data_3_val);

assign sext_ln42_fu_1113_p1 = $signed(data_0_val);

assign sext_ln68_fu_1453_p1 = $signed(shl_ln111_3_fu_1445_p3);

assign sext_ln70_fu_1234_p0 = data_2_val;

assign sext_ln70_fu_1234_p1 = sext_ln70_fu_1234_p0;

assign shl_ln111_1_fu_1421_p3 = {{x_1_fu_1375_p2}, {10'd0}};

assign shl_ln111_2_fu_1433_p3 = {{x_2_fu_1389_p2}, {10'd0}};

assign shl_ln111_3_fu_1445_p3 = {{x_3_fu_1403_p2}, {10'd0}};

assign shl_ln2_fu_1409_p3 = {{x_fu_1361_p2}, {10'd0}};

assign shl_ln73_1_fu_1180_p1 = data_1_val;

assign shl_ln73_1_fu_1180_p3 = {{shl_ln73_1_fu_1180_p1}, {3'd0}};

assign shl_ln73_2_fu_1275_p3 = {{trunc_ln73_1_fu_1271_p1}, {7'd0}};

assign shl_ln_fu_1172_p3 = {{trunc_ln73_fu_1168_p1}, {9'd0}};

assign sub_ln73_1_fu_1283_p2 = (36'd0 - shl_ln73_2_fu_1275_p3);

assign sub_ln73_2_fu_1289_p2 = ($signed(sub_ln73_1_fu_1283_p2) - $signed(sext_ln70_fu_1234_p1));

assign sub_ln73_fu_1188_p2 = (shl_ln_fu_1172_p3 - shl_ln73_1_fu_1180_p3);

assign trunc_ln73_1_fu_1271_p0 = data_2_val;

assign trunc_ln73_1_fu_1271_p1 = trunc_ln73_1_fu_1271_p0[28:0];

assign trunc_ln73_fu_1168_p0 = data_1_val;

assign trunc_ln73_fu_1168_p1 = trunc_ln73_fu_1168_p0[26:0];

assign x_1_fu_1375_p2 = (add_ln58_4_fu_1371_p2 + add_ln58_3_fu_1367_p2);

assign x_2_fu_1389_p2 = (add_ln58_7_fu_1385_p2 + add_ln58_6_fu_1381_p2);

assign x_3_fu_1403_p2 = (add_ln58_10_fu_1399_p2 + add_ln58_9_fu_1395_p2);

assign x_fu_1361_p2 = (add_ln58_1_fu_1357_p2 + add_ln58_fu_1353_p2);

always @ (posedge ap_clk) begin
    ap_return_0_int_reg[9:0] <= 10'b0000000000;
    ap_return_1_int_reg[9:0] <= 10'b0000000000;
    ap_return_2_int_reg[9:0] <= 10'b0000000000;
    ap_return_3_int_reg[9:0] <= 10'b0000000000;
end

endmodule //myproject_dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s
