// Seed: 2338285339
module module_0 ();
  tri1 id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_2 #(
    parameter id_10 = 32'd70,
    parameter id_12 = 32'd37
) (
    input wor id_0,
    output wand id_1,
    input tri1 id_2,
    input wire id_3,
    input wor id_4,
    output uwire id_5,
    output wand id_6
    , _id_12,
    input wire id_7,
    input supply1 id_8,
    input wor id_9,
    input tri0 _id_10
);
  wire id_13;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic [id_10  ==  1 : id_12] id_14, id_15;
endmodule
