<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-pxa › include › mach › irqs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>irqs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  arch/arm/mach-pxa/include/mach/irqs.h</span>
<span class="cm"> *</span>
<span class="cm"> *  Author:	Nicolas Pitre</span>
<span class="cm"> *  Created:	Jun 15, 2001</span>
<span class="cm"> *  Copyright:	MontaVista Software Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ASM_MACH_IRQS_H</span>
<span class="cp">#define __ASM_MACH_IRQS_H</span>

<span class="cp">#ifdef CONFIG_PXA_HAVE_ISA_IRQS</span>
<span class="cp">#define PXA_ISA_IRQ(x)	(x)</span>
<span class="cp">#define PXA_ISA_IRQ_NUM	(16)</span>
<span class="cp">#else</span>
<span class="cp">#define PXA_ISA_IRQ_NUM	(0)</span>
<span class="cp">#endif</span>

<span class="cp">#define PXA_IRQ(x)	(PXA_ISA_IRQ_NUM + (x))</span>

<span class="cp">#define IRQ_SSP3	PXA_IRQ(0)	</span><span class="cm">/* SSP3 service request */</span><span class="cp"></span>
<span class="cp">#define IRQ_MSL		PXA_IRQ(1)	</span><span class="cm">/* MSL Interface interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_USBH2	PXA_IRQ(2)	</span><span class="cm">/* USB Host interrupt 1 (OHCI,PXA27x) */</span><span class="cp"></span>
<span class="cp">#define IRQ_USBH1	PXA_IRQ(3)	</span><span class="cm">/* USB Host interrupt 2 (non-OHCI,PXA27x) */</span><span class="cp"></span>
<span class="cp">#define IRQ_KEYPAD	PXA_IRQ(4)	</span><span class="cm">/* Key pad controller */</span><span class="cp"></span>
<span class="cp">#define IRQ_MEMSTK	PXA_IRQ(5)	</span><span class="cm">/* Memory Stick interrupt (PXA27x) */</span><span class="cp"></span>
<span class="cp">#define IRQ_ACIPC0	PXA_IRQ(5)	</span><span class="cm">/* AP-CP Communication (PXA930) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PWRI2C	PXA_IRQ(6)	</span><span class="cm">/* Power I2C interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_HWUART	PXA_IRQ(7)	</span><span class="cm">/* HWUART Transmit/Receive/Error (PXA26x) */</span><span class="cp"></span>
<span class="cp">#define IRQ_OST_4_11	PXA_IRQ(7)	</span><span class="cm">/* OS timer 4-11 matches (PXA27x) */</span><span class="cp"></span>
<span class="cp">#define	IRQ_GPIO0	PXA_IRQ(8)	</span><span class="cm">/* GPIO0 Edge Detect */</span><span class="cp"></span>
<span class="cp">#define	IRQ_GPIO1	PXA_IRQ(9)	</span><span class="cm">/* GPIO1 Edge Detect */</span><span class="cp"></span>
<span class="cp">#define	IRQ_GPIO_2_x	PXA_IRQ(10)	</span><span class="cm">/* GPIO[2-x] Edge Detect */</span><span class="cp"></span>
<span class="cp">#define	IRQ_USB		PXA_IRQ(11)	</span><span class="cm">/* USB Service */</span><span class="cp"></span>
<span class="cp">#define	IRQ_PMU		PXA_IRQ(12)	</span><span class="cm">/* Performance Monitoring Unit */</span><span class="cp"></span>
<span class="cp">#define	IRQ_I2S		PXA_IRQ(13)	</span><span class="cm">/* I2S Interrupt (PXA27x) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SSP4	PXA_IRQ(13)	</span><span class="cm">/* SSP4 service request (PXA3xx) */</span><span class="cp"></span>
<span class="cp">#define	IRQ_AC97	PXA_IRQ(14)	</span><span class="cm">/* AC97 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_ASSP	PXA_IRQ(15)	</span><span class="cm">/* Audio SSP Service Request (PXA25x) */</span><span class="cp"></span>
<span class="cp">#define IRQ_USIM	PXA_IRQ(15)     </span><span class="cm">/* Smart Card interface interrupt (PXA27x) */</span><span class="cp"></span>
<span class="cp">#define IRQ_NSSP	PXA_IRQ(16)	</span><span class="cm">/* Network SSP Service Request (PXA25x) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SSP2	PXA_IRQ(16)	</span><span class="cm">/* SSP2 interrupt (PXA27x) */</span><span class="cp"></span>
<span class="cp">#define	IRQ_LCD		PXA_IRQ(17)	</span><span class="cm">/* LCD Controller Service Request */</span><span class="cp"></span>
<span class="cp">#define	IRQ_I2C		PXA_IRQ(18)	</span><span class="cm">/* I2C Service Request */</span><span class="cp"></span>
<span class="cp">#define	IRQ_ICP		PXA_IRQ(19)	</span><span class="cm">/* ICP Transmit/Receive/Error */</span><span class="cp"></span>
<span class="cp">#define IRQ_ACIPC2	PXA_IRQ(19)	</span><span class="cm">/* AP-CP Communication (PXA930) */</span><span class="cp"></span>
<span class="cp">#define	IRQ_STUART	PXA_IRQ(20)	</span><span class="cm">/* STUART Transmit/Receive/Error */</span><span class="cp"></span>
<span class="cp">#define	IRQ_BTUART	PXA_IRQ(21)	</span><span class="cm">/* BTUART Transmit/Receive/Error */</span><span class="cp"></span>
<span class="cp">#define	IRQ_FFUART	PXA_IRQ(22)	</span><span class="cm">/* FFUART Transmit/Receive/Error*/</span><span class="cp"></span>
<span class="cp">#define	IRQ_MMC		PXA_IRQ(23)	</span><span class="cm">/* MMC Status/Error Detection */</span><span class="cp"></span>
<span class="cp">#define	IRQ_SSP		PXA_IRQ(24)	</span><span class="cm">/* SSP Service Request */</span><span class="cp"></span>
<span class="cp">#define	IRQ_DMA 	PXA_IRQ(25)	</span><span class="cm">/* DMA Channel Service Request */</span><span class="cp"></span>
<span class="cp">#define	IRQ_OST0 	PXA_IRQ(26)	</span><span class="cm">/* OS Timer match 0 */</span><span class="cp"></span>
<span class="cp">#define	IRQ_OST1 	PXA_IRQ(27)	</span><span class="cm">/* OS Timer match 1 */</span><span class="cp"></span>
<span class="cp">#define	IRQ_OST2 	PXA_IRQ(28)	</span><span class="cm">/* OS Timer match 2 */</span><span class="cp"></span>
<span class="cp">#define	IRQ_OST3 	PXA_IRQ(29)	</span><span class="cm">/* OS Timer match 3 */</span><span class="cp"></span>
<span class="cp">#define	IRQ_RTC1Hz	PXA_IRQ(30)	</span><span class="cm">/* RTC HZ Clock Tick */</span><span class="cp"></span>
<span class="cp">#define	IRQ_RTCAlrm	PXA_IRQ(31)	</span><span class="cm">/* RTC Alarm */</span><span class="cp"></span>

<span class="cp">#define IRQ_TPM		PXA_IRQ(32)	</span><span class="cm">/* TPM interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_CAMERA	PXA_IRQ(33)	</span><span class="cm">/* Camera Interface */</span><span class="cp"></span>
<span class="cp">#define IRQ_CIR		PXA_IRQ(34)	</span><span class="cm">/* Consumer IR */</span><span class="cp"></span>
<span class="cp">#define IRQ_COMM_WDT	PXA_IRQ(35) 	</span><span class="cm">/* Comm WDT interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TSI		PXA_IRQ(36)	</span><span class="cm">/* Touch Screen Interface (PXA320) */</span><span class="cp"></span>
<span class="cp">#define IRQ_ENHROT	PXA_IRQ(37)	</span><span class="cm">/* Enhanced Rotary (PXA930) */</span><span class="cp"></span>
<span class="cp">#define IRQ_USIM2	PXA_IRQ(38)	</span><span class="cm">/* USIM2 Controller */</span><span class="cp"></span>
<span class="cp">#define IRQ_GCU		PXA_IRQ(39)	</span><span class="cm">/* Graphics Controller (PXA3xx) */</span><span class="cp"></span>
<span class="cp">#define IRQ_ACIPC1	PXA_IRQ(40)	</span><span class="cm">/* AP-CP Communication (PXA930) */</span><span class="cp"></span>
<span class="cp">#define IRQ_MMC2	PXA_IRQ(41)	</span><span class="cm">/* MMC2 Controller */</span><span class="cp"></span>
<span class="cp">#define IRQ_TRKBALL	PXA_IRQ(43)	</span><span class="cm">/* Track Ball (PXA930) */</span><span class="cp"></span>
<span class="cp">#define IRQ_1WIRE	PXA_IRQ(44)	</span><span class="cm">/* 1-Wire Controller */</span><span class="cp"></span>
<span class="cp">#define IRQ_NAND	PXA_IRQ(45)	</span><span class="cm">/* NAND Controller */</span><span class="cp"></span>
<span class="cp">#define IRQ_USB2	PXA_IRQ(46)	</span><span class="cm">/* USB 2.0 Device Controller */</span><span class="cp"></span>
<span class="cp">#define IRQ_WAKEUP0	PXA_IRQ(49)	</span><span class="cm">/* EXT_WAKEUP0 */</span><span class="cp"></span>
<span class="cp">#define IRQ_WAKEUP1	PXA_IRQ(50)	</span><span class="cm">/* EXT_WAKEUP1 */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMEMC	PXA_IRQ(51)	</span><span class="cm">/* Dynamic Memory Controller */</span><span class="cp"></span>
<span class="cp">#define IRQ_MMC3	PXA_IRQ(55)	</span><span class="cm">/* MMC3 Controller (PXA310) */</span><span class="cp"></span>

<span class="cp">#define IRQ_U2O		PXA_IRQ(64)	</span><span class="cm">/* USB OTG 2.0 Controller (PXA935) */</span><span class="cp"></span>
<span class="cp">#define IRQ_U2H		PXA_IRQ(65)	</span><span class="cm">/* USB Host 2.0 Controller (PXA935) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PXA935_MMC0	PXA_IRQ(72)	</span><span class="cm">/* MMC0 Controller (PXA935) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PXA935_MMC1	PXA_IRQ(73)	</span><span class="cm">/* MMC1 Controller (PXA935) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PXA935_MMC2	PXA_IRQ(74)	</span><span class="cm">/* MMC2 Controller (PXA935) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PXA955_MMC3	PXA_IRQ(75)	</span><span class="cm">/* MMC3 Controller (PXA955) */</span><span class="cp"></span>
<span class="cp">#define IRQ_U2P		PXA_IRQ(93)	</span><span class="cm">/* USB PHY D+/D- Lines (PXA935) */</span><span class="cp"></span>

<span class="cp">#define PXA_GPIO_IRQ_BASE	PXA_IRQ(96)</span>
<span class="cp">#define PXA_NR_BUILTIN_GPIO	(192)</span>
<span class="cp">#define PXA_GPIO_TO_IRQ(x)	(PXA_GPIO_IRQ_BASE + (x))</span>

<span class="cm">/*</span>
<span class="cm"> * The following interrupts are for board specific purposes. Since</span>
<span class="cm"> * the kernel can only run on one machine at a time, we can re-use</span>
<span class="cm"> * these.</span>
<span class="cm"> * By default, no board IRQ is reserved. It should be finished in</span>
<span class="cm"> * custom board since sparse IRQ is already enabled.</span>
<span class="cm"> */</span>
<span class="cp">#define IRQ_BOARD_START		(PXA_GPIO_IRQ_BASE + PXA_NR_BUILTIN_GPIO)</span>

<span class="cp">#define PXA_NR_IRQS		(IRQ_BOARD_START)</span>

<span class="cp">#ifndef __ASSEMBLY__</span>
<span class="k">struct</span> <span class="n">irq_data</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">pt_regs</span><span class="p">;</span>

<span class="kt">void</span> <span class="n">pxa_mask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">pxa_unmask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">icip_handle_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">ichp_handle_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">pxa_init_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq_nr</span><span class="p">,</span> <span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">set_wake</span><span class="p">)(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span><span class="p">));</span>
<span class="cp">#endif</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_MACH_IRQS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
