// Seed: 1336262426
`timescale 1ps / 1 ps
module module_0 (
    input  id_0,
    output id_1
    , id_6,
    input  id_2,
    output id_3,
    input  id_4,
    inout  id_5
);
  assign id_3 = id_6;
  initial begin
    id_5 = 1;
  end
endmodule
