
projekt_ARM_budzik.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ae0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000648  08009c80  08009c80  0000ac80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a2c8  0800a2c8  0000c074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a2c8  0800a2c8  0000b2c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a2d0  0800a2d0  0000c074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a2d0  0800a2d0  0000b2d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a2d4  0800a2d4  0000b2d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  0800a2d8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000048c  20000074  0800a34c  0000c074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000500  0800a34c  0000c500  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000134c5  00000000  00000000  0000c0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000348e  00000000  00000000  0001f569  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012f0  00000000  00000000  000229f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e9c  00000000  00000000  00023ce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019afa  00000000  00000000  00024b84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000184e9  00000000  00000000  0003e67e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009791e  00000000  00000000  00056b67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ee485  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000056f8  00000000  00000000  000ee4c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000f3bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009c68 	.word	0x08009c68

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08009c68 	.word	0x08009c68

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <GFX_draw_char>:
    @param    size_x  Font magnification level in X-axis, 1 is 'original' size
    @param    size_y  Font magnification level in Y-axis, 1 is 'original' size
*/
/**************************************************************************/
void GFX_draw_char(int16_t x, int16_t y, unsigned char c, uint16_t color, uint16_t bg, uint8_t size_x, uint8_t size_y)
{
 80005ac:	b590      	push	{r4, r7, lr}
 80005ae:	b087      	sub	sp, #28
 80005b0:	af02      	add	r7, sp, #8
 80005b2:	4604      	mov	r4, r0
 80005b4:	4608      	mov	r0, r1
 80005b6:	4611      	mov	r1, r2
 80005b8:	461a      	mov	r2, r3
 80005ba:	4623      	mov	r3, r4
 80005bc:	80fb      	strh	r3, [r7, #6]
 80005be:	4603      	mov	r3, r0
 80005c0:	80bb      	strh	r3, [r7, #4]
 80005c2:	460b      	mov	r3, r1
 80005c4:	70fb      	strb	r3, [r7, #3]
 80005c6:	4613      	mov	r3, r2
 80005c8:	803b      	strh	r3, [r7, #0]
	int8_t i, j;
	uint8_t line;

	if((x >= WIDTH) || (y >= HEIGHT) || ((x + 6 * size_x - 1) < 0) || ((y + 8 * size_y - 1) < 0))
 80005ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80005ce:	2b7f      	cmp	r3, #127	@ 0x7f
 80005d0:	f300 8100 	bgt.w	80007d4 <GFX_draw_char+0x228>
 80005d4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80005d8:	2b3f      	cmp	r3, #63	@ 0x3f
 80005da:	f300 80fb 	bgt.w	80007d4 <GFX_draw_char+0x228>
 80005de:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80005e2:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80005e6:	4613      	mov	r3, r2
 80005e8:	005b      	lsls	r3, r3, #1
 80005ea:	4413      	add	r3, r2
 80005ec:	005b      	lsls	r3, r3, #1
 80005ee:	440b      	add	r3, r1
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	f340 80ef 	ble.w	80007d4 <GFX_draw_char+0x228>
 80005f6:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80005fa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80005fe:	00db      	lsls	r3, r3, #3
 8000600:	4413      	add	r3, r2
 8000602:	2b00      	cmp	r3, #0
 8000604:	f340 80e6 	ble.w	80007d4 <GFX_draw_char+0x228>
	{
		return;
	}

	for(i = 0; i < 5; i++)  // Char bitmap = 5 columns
 8000608:	2300      	movs	r3, #0
 800060a:	73fb      	strb	r3, [r7, #15]
 800060c:	e0aa      	b.n	8000764 <GFX_draw_char+0x1b8>
	{
		line = (*(const unsigned char *)(&font[c * 5 + i]));
 800060e:	78fa      	ldrb	r2, [r7, #3]
 8000610:	4613      	mov	r3, r2
 8000612:	009b      	lsls	r3, r3, #2
 8000614:	441a      	add	r2, r3
 8000616:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800061a:	4413      	add	r3, r2
 800061c:	4a6f      	ldr	r2, [pc, #444]	@ (80007dc <GFX_draw_char+0x230>)
 800061e:	5cd3      	ldrb	r3, [r2, r3]
 8000620:	737b      	strb	r3, [r7, #13]
		for(j = 7; j >= 0; j--, line >>= 1)
 8000622:	2307      	movs	r3, #7
 8000624:	73bb      	strb	r3, [r7, #14]
 8000626:	e092      	b.n	800074e <GFX_draw_char+0x1a2>
		{
			if(line & 1)
 8000628:	7b7b      	ldrb	r3, [r7, #13]
 800062a:	f003 0301 	and.w	r3, r3, #1
 800062e:	2b00      	cmp	r3, #0
 8000630:	d040      	beq.n	80006b4 <GFX_draw_char+0x108>
			{
				if(size_x == 1 && size_y == 1)
 8000632:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000636:	2b01      	cmp	r3, #1
 8000638:	d116      	bne.n	8000668 <GFX_draw_char+0xbc>
 800063a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800063e:	2b01      	cmp	r3, #1
 8000640:	d112      	bne.n	8000668 <GFX_draw_char+0xbc>
				{
					SSD1306_draw_pixel(x + i, y + j, color);
 8000642:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000646:	b29a      	uxth	r2, r3
 8000648:	88fb      	ldrh	r3, [r7, #6]
 800064a:	4413      	add	r3, r2
 800064c:	b29b      	uxth	r3, r3
 800064e:	b218      	sxth	r0, r3
 8000650:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000654:	b29a      	uxth	r2, r3
 8000656:	88bb      	ldrh	r3, [r7, #4]
 8000658:	4413      	add	r3, r2
 800065a:	b29b      	uxth	r3, r3
 800065c:	b21b      	sxth	r3, r3
 800065e:	883a      	ldrh	r2, [r7, #0]
 8000660:	4619      	mov	r1, r3
 8000662:	f000 f9f7 	bl	8000a54 <SSD1306_draw_pixel>
 8000666:	e069      	b.n	800073c <GFX_draw_char+0x190>
				}
				else
				{
					GFX_draw_fill_rect(x + i * size_x, y + j * size_y, size_x, size_y, color);
 8000668:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800066c:	b29a      	uxth	r2, r3
 800066e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000672:	b29b      	uxth	r3, r3
 8000674:	fb12 f303 	smulbb	r3, r2, r3
 8000678:	b29a      	uxth	r2, r3
 800067a:	88fb      	ldrh	r3, [r7, #6]
 800067c:	4413      	add	r3, r2
 800067e:	b29b      	uxth	r3, r3
 8000680:	b218      	sxth	r0, r3
 8000682:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000686:	b29a      	uxth	r2, r3
 8000688:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800068c:	b29b      	uxth	r3, r3
 800068e:	fb12 f303 	smulbb	r3, r2, r3
 8000692:	b29a      	uxth	r2, r3
 8000694:	88bb      	ldrh	r3, [r7, #4]
 8000696:	4413      	add	r3, r2
 8000698:	b29b      	uxth	r3, r3
 800069a:	b219      	sxth	r1, r3
 800069c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80006a0:	b21a      	sxth	r2, r3
 80006a2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80006a6:	b21c      	sxth	r4, r3
 80006a8:	883b      	ldrh	r3, [r7, #0]
 80006aa:	9300      	str	r3, [sp, #0]
 80006ac:	4623      	mov	r3, r4
 80006ae:	f000 f8d0 	bl	8000852 <GFX_draw_fill_rect>
 80006b2:	e043      	b.n	800073c <GFX_draw_char+0x190>
				}
			}
			else if(bg != color)
 80006b4:	8c3a      	ldrh	r2, [r7, #32]
 80006b6:	883b      	ldrh	r3, [r7, #0]
 80006b8:	429a      	cmp	r2, r3
 80006ba:	d03f      	beq.n	800073c <GFX_draw_char+0x190>
			{
				if(size_x == 1 && size_y == 1)
 80006bc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80006c0:	2b01      	cmp	r3, #1
 80006c2:	d116      	bne.n	80006f2 <GFX_draw_char+0x146>
 80006c4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80006c8:	2b01      	cmp	r3, #1
 80006ca:	d112      	bne.n	80006f2 <GFX_draw_char+0x146>
				{
					SSD1306_draw_pixel(x + i, y + j, bg);
 80006cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006d0:	b29a      	uxth	r2, r3
 80006d2:	88fb      	ldrh	r3, [r7, #6]
 80006d4:	4413      	add	r3, r2
 80006d6:	b29b      	uxth	r3, r3
 80006d8:	b218      	sxth	r0, r3
 80006da:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80006de:	b29a      	uxth	r2, r3
 80006e0:	88bb      	ldrh	r3, [r7, #4]
 80006e2:	4413      	add	r3, r2
 80006e4:	b29b      	uxth	r3, r3
 80006e6:	b21b      	sxth	r3, r3
 80006e8:	8c3a      	ldrh	r2, [r7, #32]
 80006ea:	4619      	mov	r1, r3
 80006ec:	f000 f9b2 	bl	8000a54 <SSD1306_draw_pixel>
 80006f0:	e024      	b.n	800073c <GFX_draw_char+0x190>
				}
				else
				{
					GFX_draw_fill_rect(x + i * size_x, y + j * size_y, size_x, size_y, bg);
 80006f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006f6:	b29a      	uxth	r2, r3
 80006f8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80006fc:	b29b      	uxth	r3, r3
 80006fe:	fb12 f303 	smulbb	r3, r2, r3
 8000702:	b29a      	uxth	r2, r3
 8000704:	88fb      	ldrh	r3, [r7, #6]
 8000706:	4413      	add	r3, r2
 8000708:	b29b      	uxth	r3, r3
 800070a:	b218      	sxth	r0, r3
 800070c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000710:	b29a      	uxth	r2, r3
 8000712:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000716:	b29b      	uxth	r3, r3
 8000718:	fb12 f303 	smulbb	r3, r2, r3
 800071c:	b29a      	uxth	r2, r3
 800071e:	88bb      	ldrh	r3, [r7, #4]
 8000720:	4413      	add	r3, r2
 8000722:	b29b      	uxth	r3, r3
 8000724:	b219      	sxth	r1, r3
 8000726:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800072a:	b21a      	sxth	r2, r3
 800072c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000730:	b21c      	sxth	r4, r3
 8000732:	8c3b      	ldrh	r3, [r7, #32]
 8000734:	9300      	str	r3, [sp, #0]
 8000736:	4623      	mov	r3, r4
 8000738:	f000 f88b 	bl	8000852 <GFX_draw_fill_rect>
		for(j = 7; j >= 0; j--, line >>= 1)
 800073c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000740:	b2db      	uxtb	r3, r3
 8000742:	3b01      	subs	r3, #1
 8000744:	b2db      	uxtb	r3, r3
 8000746:	73bb      	strb	r3, [r7, #14]
 8000748:	7b7b      	ldrb	r3, [r7, #13]
 800074a:	085b      	lsrs	r3, r3, #1
 800074c:	737b      	strb	r3, [r7, #13]
 800074e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000752:	2b00      	cmp	r3, #0
 8000754:	f6bf af68 	bge.w	8000628 <GFX_draw_char+0x7c>
	for(i = 0; i < 5; i++)  // Char bitmap = 5 columns
 8000758:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800075c:	b2db      	uxtb	r3, r3
 800075e:	3301      	adds	r3, #1
 8000760:	b2db      	uxtb	r3, r3
 8000762:	73fb      	strb	r3, [r7, #15]
 8000764:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000768:	2b04      	cmp	r3, #4
 800076a:	f77f af50 	ble.w	800060e <GFX_draw_char+0x62>
				}
			}
		}
	}

	if(bg != color) // If opaque, draw vertical line for last column
 800076e:	8c3a      	ldrh	r2, [r7, #32]
 8000770:	883b      	ldrh	r3, [r7, #0]
 8000772:	429a      	cmp	r2, r3
 8000774:	d02f      	beq.n	80007d6 <GFX_draw_char+0x22a>
	{
		if(size_x == 1 && size_y == 1)
 8000776:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800077a:	2b01      	cmp	r3, #1
 800077c:	d10e      	bne.n	800079c <GFX_draw_char+0x1f0>
 800077e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000782:	2b01      	cmp	r3, #1
 8000784:	d10a      	bne.n	800079c <GFX_draw_char+0x1f0>
		{
			SSD1306_draw_fast_vline(x + 5, y, 8, bg);
 8000786:	88fb      	ldrh	r3, [r7, #6]
 8000788:	3305      	adds	r3, #5
 800078a:	b29b      	uxth	r3, r3
 800078c:	b218      	sxth	r0, r3
 800078e:	8c3b      	ldrh	r3, [r7, #32]
 8000790:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000794:	2208      	movs	r2, #8
 8000796:	f000 fad3 	bl	8000d40 <SSD1306_draw_fast_vline>
 800079a:	e01c      	b.n	80007d6 <GFX_draw_char+0x22a>
		}
		else
		{
			GFX_draw_fill_rect(x + 5 * size_x, y, size_x, 8 * size_y, bg);
 800079c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80007a0:	b29b      	uxth	r3, r3
 80007a2:	461a      	mov	r2, r3
 80007a4:	0092      	lsls	r2, r2, #2
 80007a6:	4413      	add	r3, r2
 80007a8:	b29a      	uxth	r2, r3
 80007aa:	88fb      	ldrh	r3, [r7, #6]
 80007ac:	4413      	add	r3, r2
 80007ae:	b29b      	uxth	r3, r3
 80007b0:	b218      	sxth	r0, r3
 80007b2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80007b6:	b21a      	sxth	r2, r3
 80007b8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80007bc:	b29b      	uxth	r3, r3
 80007be:	00db      	lsls	r3, r3, #3
 80007c0:	b29b      	uxth	r3, r3
 80007c2:	b21c      	sxth	r4, r3
 80007c4:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80007c8:	8c3b      	ldrh	r3, [r7, #32]
 80007ca:	9300      	str	r3, [sp, #0]
 80007cc:	4623      	mov	r3, r4
 80007ce:	f000 f840 	bl	8000852 <GFX_draw_fill_rect>
 80007d2:	e000      	b.n	80007d6 <GFX_draw_char+0x22a>
		return;
 80007d4:	bf00      	nop
		}
	}
}
 80007d6:	3714      	adds	r7, #20
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd90      	pop	{r4, r7, pc}
 80007dc:	08009d64 	.word	0x08009d64

080007e0 <GFX_draw_string>:
    @param    size_x  Font magnification level in X-axis, 1 is 'original' size
    @param    size_y  Font magnification level in Y-axis, 1 is 'original' size
*/
/**************************************************************************/
void GFX_draw_string(int16_t x, int16_t y, unsigned char * c, uint16_t color, uint16_t bg, uint8_t size_x, uint8_t size_y)
{
 80007e0:	b590      	push	{r4, r7, lr}
 80007e2:	b08b      	sub	sp, #44	@ 0x2c
 80007e4:	af04      	add	r7, sp, #16
 80007e6:	60ba      	str	r2, [r7, #8]
 80007e8:	461a      	mov	r2, r3
 80007ea:	4603      	mov	r3, r0
 80007ec:	81fb      	strh	r3, [r7, #14]
 80007ee:	460b      	mov	r3, r1
 80007f0:	81bb      	strh	r3, [r7, #12]
 80007f2:	4613      	mov	r3, r2
 80007f4:	80fb      	strh	r3, [r7, #6]
	uint8_t offset = 0;
 80007f6:	2300      	movs	r3, #0
 80007f8:	75fb      	strb	r3, [r7, #23]
	while(*c)
 80007fa:	e021      	b.n	8000840 <GFX_draw_string+0x60>
	{
		GFX_draw_char(x+offset, y, *c, color, bg, size_x, size_y);
 80007fc:	7dfb      	ldrb	r3, [r7, #23]
 80007fe:	b29a      	uxth	r2, r3
 8000800:	89fb      	ldrh	r3, [r7, #14]
 8000802:	4413      	add	r3, r2
 8000804:	b29b      	uxth	r3, r3
 8000806:	b218      	sxth	r0, r3
 8000808:	68bb      	ldr	r3, [r7, #8]
 800080a:	781a      	ldrb	r2, [r3, #0]
 800080c:	88fc      	ldrh	r4, [r7, #6]
 800080e:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8000812:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000816:	9302      	str	r3, [sp, #8]
 8000818:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800081c:	9301      	str	r3, [sp, #4]
 800081e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000820:	9300      	str	r3, [sp, #0]
 8000822:	4623      	mov	r3, r4
 8000824:	f7ff fec2 	bl	80005ac <GFX_draw_char>
		offset += (5 + 2) * size_x;
 8000828:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800082c:	461a      	mov	r2, r3
 800082e:	00d2      	lsls	r2, r2, #3
 8000830:	1ad3      	subs	r3, r2, r3
 8000832:	b2da      	uxtb	r2, r3
 8000834:	7dfb      	ldrb	r3, [r7, #23]
 8000836:	4413      	add	r3, r2
 8000838:	75fb      	strb	r3, [r7, #23]
		c++;
 800083a:	68bb      	ldr	r3, [r7, #8]
 800083c:	3301      	adds	r3, #1
 800083e:	60bb      	str	r3, [r7, #8]
	while(*c)
 8000840:	68bb      	ldr	r3, [r7, #8]
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	2b00      	cmp	r3, #0
 8000846:	d1d9      	bne.n	80007fc <GFX_draw_string+0x1c>
	}
}
 8000848:	bf00      	nop
 800084a:	bf00      	nop
 800084c:	371c      	adds	r7, #28
 800084e:	46bd      	mov	sp, r7
 8000850:	bd90      	pop	{r4, r7, pc}

08000852 <GFX_draw_fill_rect>:
    @param    h   Height in pixels
    @param    color 16-bit 5-6-5 Color to fill with
*/
/**************************************************************************/
void GFX_draw_fill_rect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8000852:	b590      	push	{r4, r7, lr}
 8000854:	b085      	sub	sp, #20
 8000856:	af00      	add	r7, sp, #0
 8000858:	4604      	mov	r4, r0
 800085a:	4608      	mov	r0, r1
 800085c:	4611      	mov	r1, r2
 800085e:	461a      	mov	r2, r3
 8000860:	4623      	mov	r3, r4
 8000862:	80fb      	strh	r3, [r7, #6]
 8000864:	4603      	mov	r3, r0
 8000866:	80bb      	strh	r3, [r7, #4]
 8000868:	460b      	mov	r3, r1
 800086a:	807b      	strh	r3, [r7, #2]
 800086c:	4613      	mov	r3, r2
 800086e:	803b      	strh	r3, [r7, #0]
	for(int16_t i = x; i < x + w; i++)
 8000870:	88fb      	ldrh	r3, [r7, #6]
 8000872:	81fb      	strh	r3, [r7, #14]
 8000874:	e00e      	b.n	8000894 <GFX_draw_fill_rect+0x42>
	{
		SSD1306_draw_fast_vline(i, y, h, color);
 8000876:	8c3b      	ldrh	r3, [r7, #32]
 8000878:	f9b7 2000 	ldrsh.w	r2, [r7]
 800087c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000880:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8000884:	f000 fa5c 	bl	8000d40 <SSD1306_draw_fast_vline>
	for(int16_t i = x; i < x + w; i++)
 8000888:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800088c:	b29b      	uxth	r3, r3
 800088e:	3301      	adds	r3, #1
 8000890:	b29b      	uxth	r3, r3
 8000892:	81fb      	strh	r3, [r7, #14]
 8000894:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000898:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 800089c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80008a0:	440b      	add	r3, r1
 80008a2:	429a      	cmp	r2, r3
 80008a4:	dbe7      	blt.n	8000876 <GFX_draw_fill_rect+0x24>
	}
}
 80008a6:	bf00      	nop
 80008a8:	bf00      	nop
 80008aa:	3714      	adds	r7, #20
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd90      	pop	{r4, r7, pc}

080008b0 <platform_write>:

static uint8_t * buffer;
static uint8_t rotation;

static uint8_t platform_write(uint8_t reg, uint8_t *bufp, uint16_t len)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b086      	sub	sp, #24
 80008b4:	af04      	add	r7, sp, #16
 80008b6:	4603      	mov	r3, r0
 80008b8:	6039      	str	r1, [r7, #0]
 80008ba:	71fb      	strb	r3, [r7, #7]
 80008bc:	4613      	mov	r3, r2
 80008be:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Mem_Write(&SSD1306_I2C_BUS, SSD1306_I2C_ADDRESS, reg, 1, bufp, len, 100);
 80008c0:	79fb      	ldrb	r3, [r7, #7]
 80008c2:	b29a      	uxth	r2, r3
 80008c4:	2364      	movs	r3, #100	@ 0x64
 80008c6:	9302      	str	r3, [sp, #8]
 80008c8:	88bb      	ldrh	r3, [r7, #4]
 80008ca:	9301      	str	r3, [sp, #4]
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	9300      	str	r3, [sp, #0]
 80008d0:	2301      	movs	r3, #1
 80008d2:	2178      	movs	r1, #120	@ 0x78
 80008d4:	4803      	ldr	r0, [pc, #12]	@ (80008e4 <platform_write+0x34>)
 80008d6:	f003 fb33 	bl	8003f40 <HAL_I2C_Mem_Write>
	return 0;
 80008da:	2300      	movs	r3, #0
}
 80008dc:	4618      	mov	r0, r3
 80008de:	3708      	adds	r7, #8
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	20000098 	.word	0x20000098

080008e8 <platform_write_dma>:

static uint8_t platform_write_dma(uint8_t reg, uint8_t *bufp, uint16_t len)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b084      	sub	sp, #16
 80008ec:	af02      	add	r7, sp, #8
 80008ee:	4603      	mov	r3, r0
 80008f0:	6039      	str	r1, [r7, #0]
 80008f2:	71fb      	strb	r3, [r7, #7]
 80008f4:	4613      	mov	r3, r2
 80008f6:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Mem_Write_DMA(&SSD1306_I2C_BUS, SSD1306_I2C_ADDRESS, reg, 1, bufp, len);
 80008f8:	79fb      	ldrb	r3, [r7, #7]
 80008fa:	b29a      	uxth	r2, r3
 80008fc:	88bb      	ldrh	r3, [r7, #4]
 80008fe:	9301      	str	r3, [sp, #4]
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	9300      	str	r3, [sp, #0]
 8000904:	2301      	movs	r3, #1
 8000906:	2178      	movs	r1, #120	@ 0x78
 8000908:	4803      	ldr	r0, [pc, #12]	@ (8000918 <platform_write_dma+0x30>)
 800090a:	f003 fc13 	bl	8004134 <HAL_I2C_Mem_Write_DMA>
	return 0;
 800090e:	2300      	movs	r3, #0
}
 8000910:	4618      	mov	r0, r3
 8000912:	3708      	adds	r7, #8
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	20000098 	.word	0x20000098

0800091c <SSD1306_send_com>:

static void SSD1306_send_com(uint8_t c)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
 8000922:	4603      	mov	r3, r0
 8000924:	71fb      	strb	r3, [r7, #7]
	platform_write(0x00, &c, 1);
 8000926:	1dfb      	adds	r3, r7, #7
 8000928:	2201      	movs	r2, #1
 800092a:	4619      	mov	r1, r3
 800092c:	2000      	movs	r0, #0
 800092e:	f7ff ffbf 	bl	80008b0 <platform_write>
}
 8000932:	bf00      	nop
 8000934:	3708      	adds	r7, #8
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
	...

0800093c <SSD1306_init>:

bool SSD1306_init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
  uint8_t comPins = 0x02, contrast = 0x8F, vccstate = SSD1306_SWITCHCAPVCC;
 8000942:	2302      	movs	r3, #2
 8000944:	71fb      	strb	r3, [r7, #7]
 8000946:	238f      	movs	r3, #143	@ 0x8f
 8000948:	71bb      	strb	r3, [r7, #6]
 800094a:	2302      	movs	r3, #2
 800094c:	717b      	strb	r3, [r7, #5]

  if ((!buffer) && !(buffer = (uint8_t *)malloc(SSD1306_WIDTH * ((SSD1306_HEIGHT + 7) / 8))))
 800094e:	4b40      	ldr	r3, [pc, #256]	@ (8000a50 <SSD1306_init+0x114>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	2b00      	cmp	r3, #0
 8000954:	d10d      	bne.n	8000972 <SSD1306_init+0x36>
 8000956:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800095a:	f008 f877 	bl	8008a4c <malloc>
 800095e:	4603      	mov	r3, r0
 8000960:	461a      	mov	r2, r3
 8000962:	4b3b      	ldr	r3, [pc, #236]	@ (8000a50 <SSD1306_init+0x114>)
 8000964:	601a      	str	r2, [r3, #0]
 8000966:	4b3a      	ldr	r3, [pc, #232]	@ (8000a50 <SSD1306_init+0x114>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	2b00      	cmp	r3, #0
 800096c:	d101      	bne.n	8000972 <SSD1306_init+0x36>
  {
    return false;
 800096e:	2300      	movs	r3, #0
 8000970:	e06a      	b.n	8000a48 <SSD1306_init+0x10c>
  }

  SSD1306_display_clear();
 8000972:	f000 f947 	bl	8000c04 <SSD1306_display_clear>

  // Init sequence
  SSD1306_send_com(SSD1306_DISPLAYOFF);
 8000976:	20ae      	movs	r0, #174	@ 0xae
 8000978:	f7ff ffd0 	bl	800091c <SSD1306_send_com>
  SSD1306_send_com(SSD1306_SETDISPLAYCLOCKDIV);
 800097c:	20d5      	movs	r0, #213	@ 0xd5
 800097e:	f7ff ffcd 	bl	800091c <SSD1306_send_com>
  SSD1306_send_com(0xE0);
 8000982:	20e0      	movs	r0, #224	@ 0xe0
 8000984:	f7ff ffca 	bl	800091c <SSD1306_send_com>
  SSD1306_send_com(SSD1306_SETMULTIPLEX);
 8000988:	20a8      	movs	r0, #168	@ 0xa8
 800098a:	f7ff ffc7 	bl	800091c <SSD1306_send_com>
  SSD1306_send_com(SSD1306_HEIGHT - 1);
 800098e:	203f      	movs	r0, #63	@ 0x3f
 8000990:	f7ff ffc4 	bl	800091c <SSD1306_send_com>

  SSD1306_send_com(SSD1306_SETDISPLAYOFFSET);
 8000994:	20d3      	movs	r0, #211	@ 0xd3
 8000996:	f7ff ffc1 	bl	800091c <SSD1306_send_com>
  SSD1306_send_com(0x00);
 800099a:	2000      	movs	r0, #0
 800099c:	f7ff ffbe 	bl	800091c <SSD1306_send_com>
  SSD1306_send_com(SSD1306_SETSTARTLINE | 0x00);
 80009a0:	2040      	movs	r0, #64	@ 0x40
 80009a2:	f7ff ffbb 	bl	800091c <SSD1306_send_com>
  SSD1306_send_com(SSD1306_CHARGEPUMP);
 80009a6:	208d      	movs	r0, #141	@ 0x8d
 80009a8:	f7ff ffb8 	bl	800091c <SSD1306_send_com>

  SSD1306_send_com((vccstate == SSD1306_EXTERNALVCC) ? 0x10 : 0x14);
 80009ac:	797b      	ldrb	r3, [r7, #5]
 80009ae:	2b01      	cmp	r3, #1
 80009b0:	d101      	bne.n	80009b6 <SSD1306_init+0x7a>
 80009b2:	2310      	movs	r3, #16
 80009b4:	e000      	b.n	80009b8 <SSD1306_init+0x7c>
 80009b6:	2314      	movs	r3, #20
 80009b8:	4618      	mov	r0, r3
 80009ba:	f7ff ffaf 	bl	800091c <SSD1306_send_com>

  SSD1306_send_com(SSD1306_MEMORYMODE);
 80009be:	2020      	movs	r0, #32
 80009c0:	f7ff ffac 	bl	800091c <SSD1306_send_com>
  SSD1306_send_com(0x00);
 80009c4:	2000      	movs	r0, #0
 80009c6:	f7ff ffa9 	bl	800091c <SSD1306_send_com>
  SSD1306_send_com(SSD1306_SEGREMAP | 0x10);
 80009ca:	20b0      	movs	r0, #176	@ 0xb0
 80009cc:	f7ff ffa6 	bl	800091c <SSD1306_send_com>
  SSD1306_send_com(SSD1306_COMSCANDEC);
 80009d0:	20c8      	movs	r0, #200	@ 0xc8
 80009d2:	f7ff ffa3 	bl	800091c <SSD1306_send_com>
    comPins = 0x02;
    contrast = 0x8F;
  }
  else if ((SSD1306_WIDTH == 128) && (SSD1306_HEIGHT == 64))
  {
    comPins = 0x12;
 80009d6:	2312      	movs	r3, #18
 80009d8:	71fb      	strb	r3, [r7, #7]
    contrast = (vccstate == SSD1306_EXTERNALVCC) ? 0x9F : 0xCF;
 80009da:	797b      	ldrb	r3, [r7, #5]
 80009dc:	2b01      	cmp	r3, #1
 80009de:	d101      	bne.n	80009e4 <SSD1306_init+0xa8>
 80009e0:	239f      	movs	r3, #159	@ 0x9f
 80009e2:	e000      	b.n	80009e6 <SSD1306_init+0xaa>
 80009e4:	23cf      	movs	r3, #207	@ 0xcf
 80009e6:	71bb      	strb	r3, [r7, #6]
  {
    comPins = 0x2; // ada x12
    contrast = (vccstate == SSD1306_EXTERNALVCC) ? 0x10 : 0xAF;
  }

  SSD1306_send_com(SSD1306_SETCOMPINS);
 80009e8:	20da      	movs	r0, #218	@ 0xda
 80009ea:	f7ff ff97 	bl	800091c <SSD1306_send_com>
  SSD1306_send_com(comPins);
 80009ee:	79fb      	ldrb	r3, [r7, #7]
 80009f0:	4618      	mov	r0, r3
 80009f2:	f7ff ff93 	bl	800091c <SSD1306_send_com>
  SSD1306_send_com(SSD1306_SETCONTRAST);
 80009f6:	2081      	movs	r0, #129	@ 0x81
 80009f8:	f7ff ff90 	bl	800091c <SSD1306_send_com>
  SSD1306_send_com(contrast);
 80009fc:	79bb      	ldrb	r3, [r7, #6]
 80009fe:	4618      	mov	r0, r3
 8000a00:	f7ff ff8c 	bl	800091c <SSD1306_send_com>

  SSD1306_send_com(SSD1306_SETPRECHARGE);
 8000a04:	20d9      	movs	r0, #217	@ 0xd9
 8000a06:	f7ff ff89 	bl	800091c <SSD1306_send_com>
  SSD1306_send_com((vccstate == SSD1306_EXTERNALVCC) ? 0x22 : 0xF1);
 8000a0a:	797b      	ldrb	r3, [r7, #5]
 8000a0c:	2b01      	cmp	r3, #1
 8000a0e:	d101      	bne.n	8000a14 <SSD1306_init+0xd8>
 8000a10:	2322      	movs	r3, #34	@ 0x22
 8000a12:	e000      	b.n	8000a16 <SSD1306_init+0xda>
 8000a14:	23f1      	movs	r3, #241	@ 0xf1
 8000a16:	4618      	mov	r0, r3
 8000a18:	f7ff ff80 	bl	800091c <SSD1306_send_com>

  SSD1306_send_com(SSD1306_SETVCOMDETECT);
 8000a1c:	20db      	movs	r0, #219	@ 0xdb
 8000a1e:	f7ff ff7d 	bl	800091c <SSD1306_send_com>
  SSD1306_send_com(0x40);
 8000a22:	2040      	movs	r0, #64	@ 0x40
 8000a24:	f7ff ff7a 	bl	800091c <SSD1306_send_com>
  SSD1306_send_com(SSD1306_DISPLAYALLON_RESUME);
 8000a28:	20a4      	movs	r0, #164	@ 0xa4
 8000a2a:	f7ff ff77 	bl	800091c <SSD1306_send_com>
  SSD1306_send_com(SSD1306_NORMALDISPLAY);
 8000a2e:	20a6      	movs	r0, #166	@ 0xa6
 8000a30:	f7ff ff74 	bl	800091c <SSD1306_send_com>
  SSD1306_send_com(SSD1306_DEACTIVATE_SCROLL);
 8000a34:	202e      	movs	r0, #46	@ 0x2e
 8000a36:	f7ff ff71 	bl	800091c <SSD1306_send_com>
  SSD1306_send_com(SSD1306_DISPLAYON);
 8000a3a:	20af      	movs	r0, #175	@ 0xaf
 8000a3c:	f7ff ff6e 	bl	800091c <SSD1306_send_com>

  SSD1306_set_rotation(SSD1306_HORIZONTAL_MODE2);
 8000a40:	2002      	movs	r0, #2
 8000a42:	f000 fb17 	bl	8001074 <SSD1306_set_rotation>
  return true;
 8000a46:	2301      	movs	r3, #1
}
 8000a48:	4618      	mov	r0, r3
 8000a4a:	3708      	adds	r7, #8
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	20000090 	.word	0x20000090

08000a54 <SSD1306_draw_pixel>:
    @note   Changes buffer contents only, no immediate effect on display.
            Follow up with a call to display(), or with other graphics
            commands as needed by one's own application.
*/
void SSD1306_draw_pixel(int16_t x, int16_t y, uint16_t color)
{
 8000a54:	b590      	push	{r4, r7, lr}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	80fb      	strh	r3, [r7, #6]
 8000a5e:	460b      	mov	r3, r1
 8000a60:	80bb      	strh	r3, [r7, #4]
 8000a62:	4613      	mov	r3, r2
 8000a64:	807b      	strh	r3, [r7, #2]
	if ((x >= 0) && (x < SSD1306_WIDTH) && (y >= 0) && (y < SSD1306_HEIGHT))
 8000a66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	f2c0 80c4 	blt.w	8000bf8 <SSD1306_draw_pixel+0x1a4>
 8000a70:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a74:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a76:	f300 80bf 	bgt.w	8000bf8 <SSD1306_draw_pixel+0x1a4>
 8000a7a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	f2c0 80ba 	blt.w	8000bf8 <SSD1306_draw_pixel+0x1a4>
 8000a84:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000a88:	2b3f      	cmp	r3, #63	@ 0x3f
 8000a8a:	f300 80b5 	bgt.w	8000bf8 <SSD1306_draw_pixel+0x1a4>
	{
		/* Pixel is in-bounds. Rotate coordinates if needed. */
		switch (SSD1306_get_rotation())
 8000a8e:	f000 fb01 	bl	8001094 <SSD1306_get_rotation>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b03      	cmp	r3, #3
 8000a96:	d023      	beq.n	8000ae0 <SSD1306_draw_pixel+0x8c>
 8000a98:	2b03      	cmp	r3, #3
 8000a9a:	dc33      	bgt.n	8000b04 <SSD1306_draw_pixel+0xb0>
 8000a9c:	2b01      	cmp	r3, #1
 8000a9e:	d002      	beq.n	8000aa6 <SSD1306_draw_pixel+0x52>
 8000aa0:	2b02      	cmp	r3, #2
 8000aa2:	d012      	beq.n	8000aca <SSD1306_draw_pixel+0x76>
 8000aa4:	e02e      	b.n	8000b04 <SSD1306_draw_pixel+0xb0>
		{
			case 1:
				ssd1306_swap(x, y);
 8000aa6:	88fa      	ldrh	r2, [r7, #6]
 8000aa8:	88bb      	ldrh	r3, [r7, #4]
 8000aaa:	4053      	eors	r3, r2
 8000aac:	80fb      	strh	r3, [r7, #6]
 8000aae:	88ba      	ldrh	r2, [r7, #4]
 8000ab0:	88fb      	ldrh	r3, [r7, #6]
 8000ab2:	4053      	eors	r3, r2
 8000ab4:	80bb      	strh	r3, [r7, #4]
 8000ab6:	88fa      	ldrh	r2, [r7, #6]
 8000ab8:	88bb      	ldrh	r3, [r7, #4]
 8000aba:	4053      	eors	r3, r2
 8000abc:	80fb      	strh	r3, [r7, #6]
				x = SSD1306_WIDTH - x - 1;
 8000abe:	88fb      	ldrh	r3, [r7, #6]
 8000ac0:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8000ac4:	b29b      	uxth	r3, r3
 8000ac6:	80fb      	strh	r3, [r7, #6]
				break;
 8000ac8:	e01c      	b.n	8000b04 <SSD1306_draw_pixel+0xb0>
			case 2:
				x = SSD1306_WIDTH - x - 1;
 8000aca:	88fb      	ldrh	r3, [r7, #6]
 8000acc:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8000ad0:	b29b      	uxth	r3, r3
 8000ad2:	80fb      	strh	r3, [r7, #6]
				y = SSD1306_HEIGHT - y - 1;
 8000ad4:	88bb      	ldrh	r3, [r7, #4]
 8000ad6:	f1c3 033f 	rsb	r3, r3, #63	@ 0x3f
 8000ada:	b29b      	uxth	r3, r3
 8000adc:	80bb      	strh	r3, [r7, #4]
				break;
 8000ade:	e011      	b.n	8000b04 <SSD1306_draw_pixel+0xb0>
			case 3:
				ssd1306_swap(x, y);
 8000ae0:	88fa      	ldrh	r2, [r7, #6]
 8000ae2:	88bb      	ldrh	r3, [r7, #4]
 8000ae4:	4053      	eors	r3, r2
 8000ae6:	80fb      	strh	r3, [r7, #6]
 8000ae8:	88ba      	ldrh	r2, [r7, #4]
 8000aea:	88fb      	ldrh	r3, [r7, #6]
 8000aec:	4053      	eors	r3, r2
 8000aee:	80bb      	strh	r3, [r7, #4]
 8000af0:	88fa      	ldrh	r2, [r7, #6]
 8000af2:	88bb      	ldrh	r3, [r7, #4]
 8000af4:	4053      	eors	r3, r2
 8000af6:	80fb      	strh	r3, [r7, #6]
				y = SSD1306_HEIGHT - y - 1;
 8000af8:	88bb      	ldrh	r3, [r7, #4]
 8000afa:	f1c3 033f 	rsb	r3, r3, #63	@ 0x3f
 8000afe:	b29b      	uxth	r3, r3
 8000b00:	80bb      	strh	r3, [r7, #4]
				break;
 8000b02:	bf00      	nop
		}

		switch (color)
 8000b04:	887b      	ldrh	r3, [r7, #2]
 8000b06:	2b02      	cmp	r3, #2
 8000b08:	d051      	beq.n	8000bae <SSD1306_draw_pixel+0x15a>
 8000b0a:	2b02      	cmp	r3, #2
 8000b0c:	dc74      	bgt.n	8000bf8 <SSD1306_draw_pixel+0x1a4>
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d026      	beq.n	8000b60 <SSD1306_draw_pixel+0x10c>
 8000b12:	2b01      	cmp	r3, #1
 8000b14:	d170      	bne.n	8000bf8 <SSD1306_draw_pixel+0x1a4>
		{
			case SSD1306_WHITE:
				buffer[x + (y / 8) * SSD1306_WIDTH] |= (1 << (y & 7));
 8000b16:	4b3a      	ldr	r3, [pc, #232]	@ (8000c00 <SSD1306_draw_pixel+0x1ac>)
 8000b18:	681a      	ldr	r2, [r3, #0]
 8000b1a:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8000b1e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	da00      	bge.n	8000b28 <SSD1306_draw_pixel+0xd4>
 8000b26:	3307      	adds	r3, #7
 8000b28:	10db      	asrs	r3, r3, #3
 8000b2a:	b218      	sxth	r0, r3
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	01db      	lsls	r3, r3, #7
 8000b30:	440b      	add	r3, r1
 8000b32:	4413      	add	r3, r2
 8000b34:	781b      	ldrb	r3, [r3, #0]
 8000b36:	b25a      	sxtb	r2, r3
 8000b38:	88bb      	ldrh	r3, [r7, #4]
 8000b3a:	f003 0307 	and.w	r3, r3, #7
 8000b3e:	2101      	movs	r1, #1
 8000b40:	fa01 f303 	lsl.w	r3, r1, r3
 8000b44:	b25b      	sxtb	r3, r3
 8000b46:	4313      	orrs	r3, r2
 8000b48:	b25c      	sxtb	r4, r3
 8000b4a:	4b2d      	ldr	r3, [pc, #180]	@ (8000c00 <SSD1306_draw_pixel+0x1ac>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8000b52:	4602      	mov	r2, r0
 8000b54:	01d2      	lsls	r2, r2, #7
 8000b56:	440a      	add	r2, r1
 8000b58:	4413      	add	r3, r2
 8000b5a:	b2e2      	uxtb	r2, r4
 8000b5c:	701a      	strb	r2, [r3, #0]
				break;
 8000b5e:	e04b      	b.n	8000bf8 <SSD1306_draw_pixel+0x1a4>
			case SSD1306_BLACK:
				buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y & 7));
 8000b60:	4b27      	ldr	r3, [pc, #156]	@ (8000c00 <SSD1306_draw_pixel+0x1ac>)
 8000b62:	681a      	ldr	r2, [r3, #0]
 8000b64:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8000b68:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	da00      	bge.n	8000b72 <SSD1306_draw_pixel+0x11e>
 8000b70:	3307      	adds	r3, #7
 8000b72:	10db      	asrs	r3, r3, #3
 8000b74:	b218      	sxth	r0, r3
 8000b76:	4603      	mov	r3, r0
 8000b78:	01db      	lsls	r3, r3, #7
 8000b7a:	440b      	add	r3, r1
 8000b7c:	4413      	add	r3, r2
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	b25a      	sxtb	r2, r3
 8000b82:	88bb      	ldrh	r3, [r7, #4]
 8000b84:	f003 0307 	and.w	r3, r3, #7
 8000b88:	2101      	movs	r1, #1
 8000b8a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b8e:	b25b      	sxtb	r3, r3
 8000b90:	43db      	mvns	r3, r3
 8000b92:	b25b      	sxtb	r3, r3
 8000b94:	4013      	ands	r3, r2
 8000b96:	b25c      	sxtb	r4, r3
 8000b98:	4b19      	ldr	r3, [pc, #100]	@ (8000c00 <SSD1306_draw_pixel+0x1ac>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8000ba0:	4602      	mov	r2, r0
 8000ba2:	01d2      	lsls	r2, r2, #7
 8000ba4:	440a      	add	r2, r1
 8000ba6:	4413      	add	r3, r2
 8000ba8:	b2e2      	uxtb	r2, r4
 8000baa:	701a      	strb	r2, [r3, #0]
				break;
 8000bac:	e024      	b.n	8000bf8 <SSD1306_draw_pixel+0x1a4>
			case SSD1306_INVERSE:
				buffer[x + (y / 8) * SSD1306_WIDTH] ^= (1 << (y & 7));
 8000bae:	4b14      	ldr	r3, [pc, #80]	@ (8000c00 <SSD1306_draw_pixel+0x1ac>)
 8000bb0:	681a      	ldr	r2, [r3, #0]
 8000bb2:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8000bb6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	da00      	bge.n	8000bc0 <SSD1306_draw_pixel+0x16c>
 8000bbe:	3307      	adds	r3, #7
 8000bc0:	10db      	asrs	r3, r3, #3
 8000bc2:	b218      	sxth	r0, r3
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	01db      	lsls	r3, r3, #7
 8000bc8:	440b      	add	r3, r1
 8000bca:	4413      	add	r3, r2
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	b25a      	sxtb	r2, r3
 8000bd0:	88bb      	ldrh	r3, [r7, #4]
 8000bd2:	f003 0307 	and.w	r3, r3, #7
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bdc:	b25b      	sxtb	r3, r3
 8000bde:	4053      	eors	r3, r2
 8000be0:	b25c      	sxtb	r4, r3
 8000be2:	4b07      	ldr	r3, [pc, #28]	@ (8000c00 <SSD1306_draw_pixel+0x1ac>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8000bea:	4602      	mov	r2, r0
 8000bec:	01d2      	lsls	r2, r2, #7
 8000bee:	440a      	add	r2, r1
 8000bf0:	4413      	add	r3, r2
 8000bf2:	b2e2      	uxtb	r2, r4
 8000bf4:	701a      	strb	r2, [r3, #0]
				break;
 8000bf6:	bf00      	nop
		}
	}
}
 8000bf8:	bf00      	nop
 8000bfa:	370c      	adds	r7, #12
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd90      	pop	{r4, r7, pc}
 8000c00:	20000090 	.word	0x20000090

08000c04 <SSD1306_display_clear>:
    @note   Changes buffer contents only, no immediate effect on display.
            Follow up with a call to display(), or with other graphics
            commands as needed by one's own application.
*/
void SSD1306_display_clear(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
	memset(buffer, 0, SSD1306_WIDTH * ((SSD1306_HEIGHT + 7) / 8));
 8000c08:	4b04      	ldr	r3, [pc, #16]	@ (8000c1c <SSD1306_display_clear+0x18>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c10:	2100      	movs	r1, #0
 8000c12:	4618      	mov	r0, r3
 8000c14:	f008 f909 	bl	8008e2a <memset>
}
 8000c18:	bf00      	nop
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	20000090 	.word	0x20000090

08000c20 <SSD1306_draw_fast_hline_internal>:
		SSD1306_draw_fast_hline_internal(x, y, w, color);
	}
}

void SSD1306_draw_fast_hline_internal(int16_t x, int16_t y, int16_t w, uint16_t color)
{
 8000c20:	b490      	push	{r4, r7}
 8000c22:	b084      	sub	sp, #16
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	4604      	mov	r4, r0
 8000c28:	4608      	mov	r0, r1
 8000c2a:	4611      	mov	r1, r2
 8000c2c:	461a      	mov	r2, r3
 8000c2e:	4623      	mov	r3, r4
 8000c30:	80fb      	strh	r3, [r7, #6]
 8000c32:	4603      	mov	r3, r0
 8000c34:	80bb      	strh	r3, [r7, #4]
 8000c36:	460b      	mov	r3, r1
 8000c38:	807b      	strh	r3, [r7, #2]
 8000c3a:	4613      	mov	r3, r2
 8000c3c:	803b      	strh	r3, [r7, #0]
	if ((y >= 0) && (y < SSD1306_HEIGHT))
 8000c3e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	db75      	blt.n	8000d32 <SSD1306_draw_fast_hline_internal+0x112>
 8000c46:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000c4a:	2b3f      	cmp	r3, #63	@ 0x3f
 8000c4c:	dc71      	bgt.n	8000d32 <SSD1306_draw_fast_hline_internal+0x112>
	{
		// Y coord in bounds?
		if (x < 0)
 8000c4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	da06      	bge.n	8000c64 <SSD1306_draw_fast_hline_internal+0x44>
		{
			// Clip left
			w += x;
 8000c56:	887a      	ldrh	r2, [r7, #2]
 8000c58:	88fb      	ldrh	r3, [r7, #6]
 8000c5a:	4413      	add	r3, r2
 8000c5c:	b29b      	uxth	r3, r3
 8000c5e:	807b      	strh	r3, [r7, #2]
			x = 0;
 8000c60:	2300      	movs	r3, #0
 8000c62:	80fb      	strh	r3, [r7, #6]
		}
		if ((x + w) > SSD1306_WIDTH)
 8000c64:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000c68:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000c6c:	4413      	add	r3, r2
 8000c6e:	2b80      	cmp	r3, #128	@ 0x80
 8000c70:	dd04      	ble.n	8000c7c <SSD1306_draw_fast_hline_internal+0x5c>
		{
			// Clip right
			w = (SSD1306_WIDTH - x);
 8000c72:	88fb      	ldrh	r3, [r7, #6]
 8000c74:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8000c78:	b29b      	uxth	r3, r3
 8000c7a:	807b      	strh	r3, [r7, #2]
		}
		if (w > 0)
 8000c7c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	dd56      	ble.n	8000d32 <SSD1306_draw_fast_hline_internal+0x112>
		{
			// Proceed only if width is positive
			uint8_t *pBuf = &buffer[(y / 8) * SSD1306_WIDTH + x], mask = 1 << (y & 7);
 8000c84:	4b2d      	ldr	r3, [pc, #180]	@ (8000d3c <SSD1306_draw_fast_hline_internal+0x11c>)
 8000c86:	681a      	ldr	r2, [r3, #0]
 8000c88:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	da00      	bge.n	8000c92 <SSD1306_draw_fast_hline_internal+0x72>
 8000c90:	3307      	adds	r3, #7
 8000c92:	10db      	asrs	r3, r3, #3
 8000c94:	b21b      	sxth	r3, r3
 8000c96:	01d9      	lsls	r1, r3, #7
 8000c98:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c9c:	440b      	add	r3, r1
 8000c9e:	4413      	add	r3, r2
 8000ca0:	60fb      	str	r3, [r7, #12]
 8000ca2:	88bb      	ldrh	r3, [r7, #4]
 8000ca4:	f003 0307 	and.w	r3, r3, #7
 8000ca8:	2201      	movs	r2, #1
 8000caa:	fa02 f303 	lsl.w	r3, r2, r3
 8000cae:	72fb      	strb	r3, [r7, #11]
			switch (color)
 8000cb0:	883b      	ldrh	r3, [r7, #0]
 8000cb2:	2b02      	cmp	r3, #2
 8000cb4:	d034      	beq.n	8000d20 <SSD1306_draw_fast_hline_internal+0x100>
 8000cb6:	2b02      	cmp	r3, #2
 8000cb8:	dc3b      	bgt.n	8000d32 <SSD1306_draw_fast_hline_internal+0x112>
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d013      	beq.n	8000ce6 <SSD1306_draw_fast_hline_internal+0xc6>
 8000cbe:	2b01      	cmp	r3, #1
 8000cc0:	d137      	bne.n	8000d32 <SSD1306_draw_fast_hline_internal+0x112>
			{
				case SSD1306_WHITE:
					while (w--)
 8000cc2:	e007      	b.n	8000cd4 <SSD1306_draw_fast_hline_internal+0xb4>
					{
						*pBuf++ |= mask;
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	1c5a      	adds	r2, r3, #1
 8000cc8:	60fa      	str	r2, [r7, #12]
 8000cca:	7819      	ldrb	r1, [r3, #0]
 8000ccc:	7afa      	ldrb	r2, [r7, #11]
 8000cce:	430a      	orrs	r2, r1
 8000cd0:	b2d2      	uxtb	r2, r2
 8000cd2:	701a      	strb	r2, [r3, #0]
					while (w--)
 8000cd4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000cd8:	b29a      	uxth	r2, r3
 8000cda:	3a01      	subs	r2, #1
 8000cdc:	b292      	uxth	r2, r2
 8000cde:	807a      	strh	r2, [r7, #2]
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d1ef      	bne.n	8000cc4 <SSD1306_draw_fast_hline_internal+0xa4>
					};
					break;
 8000ce4:	e025      	b.n	8000d32 <SSD1306_draw_fast_hline_internal+0x112>
				case SSD1306_BLACK:
					mask = ~mask;
 8000ce6:	7afb      	ldrb	r3, [r7, #11]
 8000ce8:	43db      	mvns	r3, r3
 8000cea:	72fb      	strb	r3, [r7, #11]
					while (w--)
 8000cec:	e007      	b.n	8000cfe <SSD1306_draw_fast_hline_internal+0xde>
					{
						*pBuf++ &= mask;
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	1c5a      	adds	r2, r3, #1
 8000cf2:	60fa      	str	r2, [r7, #12]
 8000cf4:	7819      	ldrb	r1, [r3, #0]
 8000cf6:	7afa      	ldrb	r2, [r7, #11]
 8000cf8:	400a      	ands	r2, r1
 8000cfa:	b2d2      	uxtb	r2, r2
 8000cfc:	701a      	strb	r2, [r3, #0]
					while (w--)
 8000cfe:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000d02:	b29a      	uxth	r2, r3
 8000d04:	3a01      	subs	r2, #1
 8000d06:	b292      	uxth	r2, r2
 8000d08:	807a      	strh	r2, [r7, #2]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d1ef      	bne.n	8000cee <SSD1306_draw_fast_hline_internal+0xce>
					};
					break;
 8000d0e:	e010      	b.n	8000d32 <SSD1306_draw_fast_hline_internal+0x112>
				case SSD1306_INVERSE:
					while (w--)
					{
						*pBuf++ ^= mask;
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	1c5a      	adds	r2, r3, #1
 8000d14:	60fa      	str	r2, [r7, #12]
 8000d16:	7819      	ldrb	r1, [r3, #0]
 8000d18:	7afa      	ldrb	r2, [r7, #11]
 8000d1a:	404a      	eors	r2, r1
 8000d1c:	b2d2      	uxtb	r2, r2
 8000d1e:	701a      	strb	r2, [r3, #0]
					while (w--)
 8000d20:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000d24:	b29a      	uxth	r2, r3
 8000d26:	3a01      	subs	r2, #1
 8000d28:	b292      	uxth	r2, r2
 8000d2a:	807a      	strh	r2, [r7, #2]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d1ef      	bne.n	8000d10 <SSD1306_draw_fast_hline_internal+0xf0>
					};
					break;
 8000d30:	bf00      	nop
			}
		}
	}
}
 8000d32:	bf00      	nop
 8000d34:	3710      	adds	r7, #16
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bc90      	pop	{r4, r7}
 8000d3a:	4770      	bx	lr
 8000d3c:	20000090 	.word	0x20000090

08000d40 <SSD1306_draw_fast_vline>:
    @note   Changes buffer contents only, no immediate effect on display.
            Follow up with a call to display(), or with other graphics
            commands as needed by one's own application.
*/
void SSD1306_draw_fast_vline(int16_t x, int16_t y, int16_t h, uint16_t color)
{
 8000d40:	b590      	push	{r4, r7, lr}
 8000d42:	b085      	sub	sp, #20
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	4604      	mov	r4, r0
 8000d48:	4608      	mov	r0, r1
 8000d4a:	4611      	mov	r1, r2
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	4623      	mov	r3, r4
 8000d50:	80fb      	strh	r3, [r7, #6]
 8000d52:	4603      	mov	r3, r0
 8000d54:	80bb      	strh	r3, [r7, #4]
 8000d56:	460b      	mov	r3, r1
 8000d58:	807b      	strh	r3, [r7, #2]
 8000d5a:	4613      	mov	r3, r2
 8000d5c:	803b      	strh	r3, [r7, #0]
	bool bSwap = false;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	73fb      	strb	r3, [r7, #15]
	switch (SSD1306_get_rotation())
 8000d62:	f000 f997 	bl	8001094 <SSD1306_get_rotation>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b03      	cmp	r3, #3
 8000d6a:	d033      	beq.n	8000dd4 <SSD1306_draw_fast_vline+0x94>
 8000d6c:	2b03      	cmp	r3, #3
 8000d6e:	dc45      	bgt.n	8000dfc <SSD1306_draw_fast_vline+0xbc>
 8000d70:	2b01      	cmp	r3, #1
 8000d72:	d002      	beq.n	8000d7a <SSD1306_draw_fast_vline+0x3a>
 8000d74:	2b02      	cmp	r3, #2
 8000d76:	d01b      	beq.n	8000db0 <SSD1306_draw_fast_vline+0x70>
 8000d78:	e040      	b.n	8000dfc <SSD1306_draw_fast_vline+0xbc>
	{
		case 1:
			// 90 degree rotation, swap x & y for rotation,
			// then invert x and adjust x for h (now to become w)
			bSwap = true;
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	73fb      	strb	r3, [r7, #15]
  			ssd1306_swap(x, y);
 8000d7e:	88fa      	ldrh	r2, [r7, #6]
 8000d80:	88bb      	ldrh	r3, [r7, #4]
 8000d82:	4053      	eors	r3, r2
 8000d84:	80fb      	strh	r3, [r7, #6]
 8000d86:	88ba      	ldrh	r2, [r7, #4]
 8000d88:	88fb      	ldrh	r3, [r7, #6]
 8000d8a:	4053      	eors	r3, r2
 8000d8c:	80bb      	strh	r3, [r7, #4]
 8000d8e:	88fa      	ldrh	r2, [r7, #6]
 8000d90:	88bb      	ldrh	r3, [r7, #4]
 8000d92:	4053      	eors	r3, r2
 8000d94:	80fb      	strh	r3, [r7, #6]
  			x = SSD1306_WIDTH - x - 1;
 8000d96:	88fb      	ldrh	r3, [r7, #6]
 8000d98:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8000d9c:	b29b      	uxth	r3, r3
 8000d9e:	80fb      	strh	r3, [r7, #6]
  			x -= (h - 1);
 8000da0:	88fa      	ldrh	r2, [r7, #6]
 8000da2:	887b      	ldrh	r3, [r7, #2]
 8000da4:	1ad3      	subs	r3, r2, r3
 8000da6:	b29b      	uxth	r3, r3
 8000da8:	3301      	adds	r3, #1
 8000daa:	b29b      	uxth	r3, r3
 8000dac:	80fb      	strh	r3, [r7, #6]
  			break;
 8000dae:	e025      	b.n	8000dfc <SSD1306_draw_fast_vline+0xbc>
  	    case 2:
  	    	// 180 degree rotation, invert x and y, then shift y around for height.
  	    	x = SSD1306_WIDTH - x - 1;
 8000db0:	88fb      	ldrh	r3, [r7, #6]
 8000db2:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8000db6:	b29b      	uxth	r3, r3
 8000db8:	80fb      	strh	r3, [r7, #6]
  	    	y = SSD1306_HEIGHT - y - 1;
 8000dba:	88bb      	ldrh	r3, [r7, #4]
 8000dbc:	f1c3 033f 	rsb	r3, r3, #63	@ 0x3f
 8000dc0:	b29b      	uxth	r3, r3
 8000dc2:	80bb      	strh	r3, [r7, #4]
  	    	y -= (h - 1);
 8000dc4:	88ba      	ldrh	r2, [r7, #4]
 8000dc6:	887b      	ldrh	r3, [r7, #2]
 8000dc8:	1ad3      	subs	r3, r2, r3
 8000dca:	b29b      	uxth	r3, r3
 8000dcc:	3301      	adds	r3, #1
 8000dce:	b29b      	uxth	r3, r3
 8000dd0:	80bb      	strh	r3, [r7, #4]
  	    	break;
 8000dd2:	e013      	b.n	8000dfc <SSD1306_draw_fast_vline+0xbc>
  	    case 3:
  	    	// 270 degree rotation, swap x & y for rotation, then invert y
  	    	bSwap = true;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	73fb      	strb	r3, [r7, #15]
  	    	ssd1306_swap(x, y);
 8000dd8:	88fa      	ldrh	r2, [r7, #6]
 8000dda:	88bb      	ldrh	r3, [r7, #4]
 8000ddc:	4053      	eors	r3, r2
 8000dde:	80fb      	strh	r3, [r7, #6]
 8000de0:	88ba      	ldrh	r2, [r7, #4]
 8000de2:	88fb      	ldrh	r3, [r7, #6]
 8000de4:	4053      	eors	r3, r2
 8000de6:	80bb      	strh	r3, [r7, #4]
 8000de8:	88fa      	ldrh	r2, [r7, #6]
 8000dea:	88bb      	ldrh	r3, [r7, #4]
 8000dec:	4053      	eors	r3, r2
 8000dee:	80fb      	strh	r3, [r7, #6]
  	    	y = SSD1306_HEIGHT - y - 1;
 8000df0:	88bb      	ldrh	r3, [r7, #4]
 8000df2:	f1c3 033f 	rsb	r3, r3, #63	@ 0x3f
 8000df6:	b29b      	uxth	r3, r3
 8000df8:	80bb      	strh	r3, [r7, #4]
  	    	break;
 8000dfa:	bf00      	nop
	}

	if (bSwap)
 8000dfc:	7bfb      	ldrb	r3, [r7, #15]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d009      	beq.n	8000e16 <SSD1306_draw_fast_vline+0xd6>
	{
		SSD1306_draw_fast_hline_internal(x, y, h, color);
 8000e02:	883b      	ldrh	r3, [r7, #0]
 8000e04:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000e08:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000e0c:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000e10:	f7ff ff06 	bl	8000c20 <SSD1306_draw_fast_hline_internal>
	}
	else
	{
		SSD1306_draw_fast_vline_internal(x, y, h, color);
	}
}
 8000e14:	e008      	b.n	8000e28 <SSD1306_draw_fast_vline+0xe8>
		SSD1306_draw_fast_vline_internal(x, y, h, color);
 8000e16:	883b      	ldrh	r3, [r7, #0]
 8000e18:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000e1c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000e20:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000e24:	f000 f804 	bl	8000e30 <SSD1306_draw_fast_vline_internal>
}
 8000e28:	bf00      	nop
 8000e2a:	3714      	adds	r7, #20
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd90      	pop	{r4, r7, pc}

08000e30 <SSD1306_draw_fast_vline_internal>:

void SSD1306_draw_fast_vline_internal(int16_t x, int16_t __y, int16_t __h, uint16_t color)
{
 8000e30:	b490      	push	{r4, r7}
 8000e32:	b086      	sub	sp, #24
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	4604      	mov	r4, r0
 8000e38:	4608      	mov	r0, r1
 8000e3a:	4611      	mov	r1, r2
 8000e3c:	461a      	mov	r2, r3
 8000e3e:	4623      	mov	r3, r4
 8000e40:	80fb      	strh	r3, [r7, #6]
 8000e42:	4603      	mov	r3, r0
 8000e44:	80bb      	strh	r3, [r7, #4]
 8000e46:	460b      	mov	r3, r1
 8000e48:	807b      	strh	r3, [r7, #2]
 8000e4a:	4613      	mov	r3, r2
 8000e4c:	803b      	strh	r3, [r7, #0]
	if ((x >= 0) && (x < SSD1306_WIDTH))
 8000e4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	f2c0 80dc 	blt.w	8001010 <SSD1306_draw_fast_vline_internal+0x1e0>
 8000e58:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e5c:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e5e:	f300 80d7 	bgt.w	8001010 <SSD1306_draw_fast_vline_internal+0x1e0>
	{
		// X coord in bounds?
		if (__y < 0)
 8000e62:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	da06      	bge.n	8000e78 <SSD1306_draw_fast_vline_internal+0x48>
		{
			// Clip top
			__h += __y;
 8000e6a:	887a      	ldrh	r2, [r7, #2]
 8000e6c:	88bb      	ldrh	r3, [r7, #4]
 8000e6e:	4413      	add	r3, r2
 8000e70:	b29b      	uxth	r3, r3
 8000e72:	807b      	strh	r3, [r7, #2]
			__y = 0;
 8000e74:	2300      	movs	r3, #0
 8000e76:	80bb      	strh	r3, [r7, #4]
		}
		if ((__y + __h) > SSD1306_HEIGHT)
 8000e78:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000e7c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000e80:	4413      	add	r3, r2
 8000e82:	2b40      	cmp	r3, #64	@ 0x40
 8000e84:	dd04      	ble.n	8000e90 <SSD1306_draw_fast_vline_internal+0x60>
		{
			// Clip bottom
			__h = (SSD1306_HEIGHT - __y);
 8000e86:	88bb      	ldrh	r3, [r7, #4]
 8000e88:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8000e8c:	b29b      	uxth	r3, r3
 8000e8e:	807b      	strh	r3, [r7, #2]
		}
		if (__h > 0)
 8000e90:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	f340 80bb 	ble.w	8001010 <SSD1306_draw_fast_vline_internal+0x1e0>
		{
			// Proceed only if height is now positive
			// this display doesn't need ints for coordinates,
			// use local byte registers for faster juggling
			uint8_t y = __y, h = __h;
 8000e9a:	88bb      	ldrh	r3, [r7, #4]
 8000e9c:	737b      	strb	r3, [r7, #13]
 8000e9e:	887b      	ldrh	r3, [r7, #2]
 8000ea0:	75fb      	strb	r3, [r7, #23]
			uint8_t *pBuf = &buffer[(y / 8) * SSD1306_WIDTH + x];
 8000ea2:	4b5e      	ldr	r3, [pc, #376]	@ (800101c <SSD1306_draw_fast_vline_internal+0x1ec>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	7b7a      	ldrb	r2, [r7, #13]
 8000ea8:	08d2      	lsrs	r2, r2, #3
 8000eaa:	b2d2      	uxtb	r2, r2
 8000eac:	01d1      	lsls	r1, r2, #7
 8000eae:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000eb2:	440a      	add	r2, r1
 8000eb4:	4413      	add	r3, r2
 8000eb6:	613b      	str	r3, [r7, #16]

			// do the first partial byte, if necessary - this requires some masking
			uint8_t mod = (y & 7);
 8000eb8:	7b7b      	ldrb	r3, [r7, #13]
 8000eba:	f003 0307 	and.w	r3, r3, #7
 8000ebe:	73fb      	strb	r3, [r7, #15]
			if (mod)
 8000ec0:	7bfb      	ldrb	r3, [r7, #15]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d041      	beq.n	8000f4a <SSD1306_draw_fast_vline_internal+0x11a>
			{
				// mask off the high n bits we want to set
				mod = 8 - mod;
 8000ec6:	7bfb      	ldrb	r3, [r7, #15]
 8000ec8:	f1c3 0308 	rsb	r3, r3, #8
 8000ecc:	73fb      	strb	r3, [r7, #15]
				// note - lookup table results in a nearly 10% performance
				// improvement in fill* functions
				// uint8_t mask = ~(0xFF >> mod);
				static const uint8_t premask[8] = {0x00, 0x80, 0xC0, 0xE0, 0xF0, 0xF8, 0xFC, 0xFE};
				uint8_t mask = (*(const unsigned char *)(&premask[mod]));
 8000ece:	7bfb      	ldrb	r3, [r7, #15]
 8000ed0:	4a53      	ldr	r2, [pc, #332]	@ (8001020 <SSD1306_draw_fast_vline_internal+0x1f0>)
 8000ed2:	4413      	add	r3, r2
 8000ed4:	781b      	ldrb	r3, [r3, #0]
 8000ed6:	73bb      	strb	r3, [r7, #14]
				// adjust the mask if we're not going to reach the end of this byte
				if (h < mod)
 8000ed8:	7dfa      	ldrb	r2, [r7, #23]
 8000eda:	7bfb      	ldrb	r3, [r7, #15]
 8000edc:	429a      	cmp	r2, r3
 8000ede:	d20b      	bcs.n	8000ef8 <SSD1306_draw_fast_vline_internal+0xc8>
				{
					mask &= (0XFF >> (mod - h));
 8000ee0:	7bfa      	ldrb	r2, [r7, #15]
 8000ee2:	7dfb      	ldrb	r3, [r7, #23]
 8000ee4:	1ad3      	subs	r3, r2, r3
 8000ee6:	22ff      	movs	r2, #255	@ 0xff
 8000ee8:	fa42 f303 	asr.w	r3, r2, r3
 8000eec:	b25a      	sxtb	r2, r3
 8000eee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	b25b      	sxtb	r3, r3
 8000ef6:	73bb      	strb	r3, [r7, #14]
				}

				switch (color)
 8000ef8:	883b      	ldrh	r3, [r7, #0]
 8000efa:	2b02      	cmp	r3, #2
 8000efc:	d01a      	beq.n	8000f34 <SSD1306_draw_fast_vline_internal+0x104>
 8000efe:	2b02      	cmp	r3, #2
 8000f00:	dc20      	bgt.n	8000f44 <SSD1306_draw_fast_vline_internal+0x114>
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d009      	beq.n	8000f1a <SSD1306_draw_fast_vline_internal+0xea>
 8000f06:	2b01      	cmp	r3, #1
 8000f08:	d11c      	bne.n	8000f44 <SSD1306_draw_fast_vline_internal+0x114>
				{
					case SSD1306_WHITE:
						*pBuf |= mask;
 8000f0a:	693b      	ldr	r3, [r7, #16]
 8000f0c:	781a      	ldrb	r2, [r3, #0]
 8000f0e:	7bbb      	ldrb	r3, [r7, #14]
 8000f10:	4313      	orrs	r3, r2
 8000f12:	b2da      	uxtb	r2, r3
 8000f14:	693b      	ldr	r3, [r7, #16]
 8000f16:	701a      	strb	r2, [r3, #0]
						break;
 8000f18:	e014      	b.n	8000f44 <SSD1306_draw_fast_vline_internal+0x114>
					case SSD1306_BLACK:
						*pBuf &= ~mask;
 8000f1a:	693b      	ldr	r3, [r7, #16]
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	b25a      	sxtb	r2, r3
 8000f20:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000f24:	43db      	mvns	r3, r3
 8000f26:	b25b      	sxtb	r3, r3
 8000f28:	4013      	ands	r3, r2
 8000f2a:	b25b      	sxtb	r3, r3
 8000f2c:	b2da      	uxtb	r2, r3
 8000f2e:	693b      	ldr	r3, [r7, #16]
 8000f30:	701a      	strb	r2, [r3, #0]
						break;
 8000f32:	e007      	b.n	8000f44 <SSD1306_draw_fast_vline_internal+0x114>
					case SSD1306_INVERSE:
						*pBuf ^= mask;
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	781a      	ldrb	r2, [r3, #0]
 8000f38:	7bbb      	ldrb	r3, [r7, #14]
 8000f3a:	4053      	eors	r3, r2
 8000f3c:	b2da      	uxtb	r2, r3
 8000f3e:	693b      	ldr	r3, [r7, #16]
 8000f40:	701a      	strb	r2, [r3, #0]
						break;
 8000f42:	bf00      	nop
				}
				pBuf += SSD1306_WIDTH;
 8000f44:	693b      	ldr	r3, [r7, #16]
 8000f46:	3380      	adds	r3, #128	@ 0x80
 8000f48:	613b      	str	r3, [r7, #16]
			}

			if (h >= mod)
 8000f4a:	7dfa      	ldrb	r2, [r7, #23]
 8000f4c:	7bfb      	ldrb	r3, [r7, #15]
 8000f4e:	429a      	cmp	r2, r3
 8000f50:	d35e      	bcc.n	8001010 <SSD1306_draw_fast_vline_internal+0x1e0>
			{
				// More to go?
				h -= mod;
 8000f52:	7dfa      	ldrb	r2, [r7, #23]
 8000f54:	7bfb      	ldrb	r3, [r7, #15]
 8000f56:	1ad3      	subs	r3, r2, r3
 8000f58:	75fb      	strb	r3, [r7, #23]
				// Write solid bytes while we can - effectively 8 rows at a time
				if (h >= 8)
 8000f5a:	7dfb      	ldrb	r3, [r7, #23]
 8000f5c:	2b07      	cmp	r3, #7
 8000f5e:	d925      	bls.n	8000fac <SSD1306_draw_fast_vline_internal+0x17c>
				{
					if (color == SSD1306_INVERSE)
 8000f60:	883b      	ldrh	r3, [r7, #0]
 8000f62:	2b02      	cmp	r3, #2
 8000f64:	d10f      	bne.n	8000f86 <SSD1306_draw_fast_vline_internal+0x156>
					{
						// separate copy of the code so we don't impact performance of
						// black/white write version with an extra comparison per loop
						do
						{
							*pBuf ^= 0xFF; // Invert byte
 8000f66:	693b      	ldr	r3, [r7, #16]
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	43db      	mvns	r3, r3
 8000f6c:	b2da      	uxtb	r2, r3
 8000f6e:	693b      	ldr	r3, [r7, #16]
 8000f70:	701a      	strb	r2, [r3, #0]
							pBuf += SSD1306_WIDTH; // Advance pointer 8 rows
 8000f72:	693b      	ldr	r3, [r7, #16]
 8000f74:	3380      	adds	r3, #128	@ 0x80
 8000f76:	613b      	str	r3, [r7, #16]
							h -= 8;        // Subtract 8 rows from height
 8000f78:	7dfb      	ldrb	r3, [r7, #23]
 8000f7a:	3b08      	subs	r3, #8
 8000f7c:	75fb      	strb	r3, [r7, #23]
						} while (h >= 8);
 8000f7e:	7dfb      	ldrb	r3, [r7, #23]
 8000f80:	2b07      	cmp	r3, #7
 8000f82:	d8f0      	bhi.n	8000f66 <SSD1306_draw_fast_vline_internal+0x136>
 8000f84:	e012      	b.n	8000fac <SSD1306_draw_fast_vline_internal+0x17c>
					}
					else
					{
						// store a local value to work with
						uint8_t val = (color != SSD1306_BLACK) ? 255 : 0;
 8000f86:	883b      	ldrh	r3, [r7, #0]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <SSD1306_draw_fast_vline_internal+0x160>
 8000f8c:	23ff      	movs	r3, #255	@ 0xff
 8000f8e:	e000      	b.n	8000f92 <SSD1306_draw_fast_vline_internal+0x162>
 8000f90:	2300      	movs	r3, #0
 8000f92:	733b      	strb	r3, [r7, #12]
						do
						{
							*pBuf = val;   // Set byte
 8000f94:	693b      	ldr	r3, [r7, #16]
 8000f96:	7b3a      	ldrb	r2, [r7, #12]
 8000f98:	701a      	strb	r2, [r3, #0]
							pBuf += SSD1306_WIDTH; // Advance pointer 8 rows
 8000f9a:	693b      	ldr	r3, [r7, #16]
 8000f9c:	3380      	adds	r3, #128	@ 0x80
 8000f9e:	613b      	str	r3, [r7, #16]
							h -= 8;        // Subtract 8 rows from height
 8000fa0:	7dfb      	ldrb	r3, [r7, #23]
 8000fa2:	3b08      	subs	r3, #8
 8000fa4:	75fb      	strb	r3, [r7, #23]
						} while (h >= 8);
 8000fa6:	7dfb      	ldrb	r3, [r7, #23]
 8000fa8:	2b07      	cmp	r3, #7
 8000faa:	d8f3      	bhi.n	8000f94 <SSD1306_draw_fast_vline_internal+0x164>
					}
				}

				if (h)
 8000fac:	7dfb      	ldrb	r3, [r7, #23]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d02e      	beq.n	8001010 <SSD1306_draw_fast_vline_internal+0x1e0>
				{
					// Do the final partial byte, if necessary
					mod = h & 7;
 8000fb2:	7dfb      	ldrb	r3, [r7, #23]
 8000fb4:	f003 0307 	and.w	r3, r3, #7
 8000fb8:	73fb      	strb	r3, [r7, #15]
					// uint8_t mask = (1 << mod) - 1;
					// note - lookup table results in a nearly 10% performance
					// improvement in fill* functions
					static const uint8_t postmask[8] = {0x00, 0x01, 0x03, 0x07,
                                                      0x0F, 0x1F, 0x3F, 0x7F};
					uint8_t mask = (*(const unsigned char *)(&postmask[mod]));
 8000fba:	7bfb      	ldrb	r3, [r7, #15]
 8000fbc:	4a19      	ldr	r2, [pc, #100]	@ (8001024 <SSD1306_draw_fast_vline_internal+0x1f4>)
 8000fbe:	4413      	add	r3, r2
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	72fb      	strb	r3, [r7, #11]
					switch (color)
 8000fc4:	883b      	ldrh	r3, [r7, #0]
 8000fc6:	2b02      	cmp	r3, #2
 8000fc8:	d01a      	beq.n	8001000 <SSD1306_draw_fast_vline_internal+0x1d0>
 8000fca:	2b02      	cmp	r3, #2
 8000fcc:	dc20      	bgt.n	8001010 <SSD1306_draw_fast_vline_internal+0x1e0>
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d009      	beq.n	8000fe6 <SSD1306_draw_fast_vline_internal+0x1b6>
 8000fd2:	2b01      	cmp	r3, #1
 8000fd4:	d11c      	bne.n	8001010 <SSD1306_draw_fast_vline_internal+0x1e0>
					{
						case SSD1306_WHITE:
							*pBuf |= mask;
 8000fd6:	693b      	ldr	r3, [r7, #16]
 8000fd8:	781a      	ldrb	r2, [r3, #0]
 8000fda:	7afb      	ldrb	r3, [r7, #11]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	b2da      	uxtb	r2, r3
 8000fe0:	693b      	ldr	r3, [r7, #16]
 8000fe2:	701a      	strb	r2, [r3, #0]
							break;
 8000fe4:	e014      	b.n	8001010 <SSD1306_draw_fast_vline_internal+0x1e0>
						case SSD1306_BLACK:
							*pBuf &= ~mask;
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	b25a      	sxtb	r2, r3
 8000fec:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000ff0:	43db      	mvns	r3, r3
 8000ff2:	b25b      	sxtb	r3, r3
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	b25b      	sxtb	r3, r3
 8000ff8:	b2da      	uxtb	r2, r3
 8000ffa:	693b      	ldr	r3, [r7, #16]
 8000ffc:	701a      	strb	r2, [r3, #0]
							break;
 8000ffe:	e007      	b.n	8001010 <SSD1306_draw_fast_vline_internal+0x1e0>
						case SSD1306_INVERSE:
							*pBuf ^= mask;
 8001000:	693b      	ldr	r3, [r7, #16]
 8001002:	781a      	ldrb	r2, [r3, #0]
 8001004:	7afb      	ldrb	r3, [r7, #11]
 8001006:	4053      	eors	r3, r2
 8001008:	b2da      	uxtb	r2, r3
 800100a:	693b      	ldr	r3, [r7, #16]
 800100c:	701a      	strb	r2, [r3, #0]
							break;
 800100e:	bf00      	nop
					}
				}
			}
		} // endif positive height
	}   // endif x in bounds
}
 8001010:	bf00      	nop
 8001012:	3718      	adds	r7, #24
 8001014:	46bd      	mov	sp, r7
 8001016:	bc90      	pop	{r4, r7}
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	20000090 	.word	0x20000090
 8001020:	0800a264 	.word	0x0800a264
 8001024:	0800a26c 	.word	0x0800a26c

08001028 <SSD1306_display_repaint>:
    @note   Drawing operations are not visible until this function is
            called. Call after each graphics command, or after a whole set
            of graphics commands, as best needed by one's own application.
*/
void SSD1306_display_repaint(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
	uint16_t buf_len = SSD1306_WIDTH * ((SSD1306_HEIGHT + 7) / 8);
 800102e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001032:	80fb      	strh	r3, [r7, #6]

	SSD1306_send_com(SSD1306_PAGEADDR);
 8001034:	2022      	movs	r0, #34	@ 0x22
 8001036:	f7ff fc71 	bl	800091c <SSD1306_send_com>
	SSD1306_send_com(0x00);
 800103a:	2000      	movs	r0, #0
 800103c:	f7ff fc6e 	bl	800091c <SSD1306_send_com>
	SSD1306_send_com(0xFF);
 8001040:	20ff      	movs	r0, #255	@ 0xff
 8001042:	f7ff fc6b 	bl	800091c <SSD1306_send_com>
	SSD1306_send_com(SSD1306_COLUMNADDR);
 8001046:	2021      	movs	r0, #33	@ 0x21
 8001048:	f7ff fc68 	bl	800091c <SSD1306_send_com>
	SSD1306_send_com(0x00);
 800104c:	2000      	movs	r0, #0
 800104e:	f7ff fc65 	bl	800091c <SSD1306_send_com>

	SSD1306_send_com(SSD1306_WIDTH - 1); // Column end address
 8001052:	207f      	movs	r0, #127	@ 0x7f
 8001054:	f7ff fc62 	bl	800091c <SSD1306_send_com>

	platform_write_dma(SSD1306_SETSTARTLINE, buffer, buf_len);
 8001058:	4b05      	ldr	r3, [pc, #20]	@ (8001070 <SSD1306_display_repaint+0x48>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	88fa      	ldrh	r2, [r7, #6]
 800105e:	4619      	mov	r1, r3
 8001060:	2040      	movs	r0, #64	@ 0x40
 8001062:	f7ff fc41 	bl	80008e8 <platform_write_dma>
}
 8001066:	bf00      	nop
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	20000090 	.word	0x20000090

08001074 <SSD1306_set_rotation>:
    SSD1306_send_com(SSD1306_SETCONTRAST);
    SSD1306_send_com(contrast);
}

void SSD1306_set_rotation(uint8_t rot)
{
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	71fb      	strb	r3, [r7, #7]
	rotation = rot;
 800107e:	4a04      	ldr	r2, [pc, #16]	@ (8001090 <SSD1306_set_rotation+0x1c>)
 8001080:	79fb      	ldrb	r3, [r7, #7]
 8001082:	7013      	strb	r3, [r2, #0]
}
 8001084:	bf00      	nop
 8001086:	370c      	adds	r7, #12
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr
 8001090:	20000094 	.word	0x20000094

08001094 <SSD1306_get_rotation>:

uint8_t SSD1306_get_rotation(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
	return rotation;
 8001098:	4b03      	ldr	r3, [pc, #12]	@ (80010a8 <SSD1306_get_rotation+0x14>)
 800109a:	781b      	ldrb	r3, [r3, #0]
}
 800109c:	4618      	mov	r0, r3
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	20000094 	.word	0x20000094

080010ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010b2:	2300      	movs	r3, #0
 80010b4:	607b      	str	r3, [r7, #4]
 80010b6:	4b10      	ldr	r3, [pc, #64]	@ (80010f8 <MX_DMA_Init+0x4c>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ba:	4a0f      	ldr	r2, [pc, #60]	@ (80010f8 <MX_DMA_Init+0x4c>)
 80010bc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80010c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010c2:	4b0d      	ldr	r3, [pc, #52]	@ (80010f8 <MX_DMA_Init+0x4c>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010ca:	607b      	str	r3, [r7, #4]
 80010cc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80010ce:	2200      	movs	r2, #0
 80010d0:	2100      	movs	r1, #0
 80010d2:	200c      	movs	r0, #12
 80010d4:	f001 ff43 	bl	8002f5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80010d8:	200c      	movs	r0, #12
 80010da:	f001 ff5c 	bl	8002f96 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80010de:	2200      	movs	r2, #0
 80010e0:	2100      	movs	r1, #0
 80010e2:	200f      	movs	r0, #15
 80010e4:	f001 ff3b 	bl	8002f5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80010e8:	200f      	movs	r0, #15
 80010ea:	f001 ff54 	bl	8002f96 <HAL_NVIC_EnableIRQ>

}
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	40023800 	.word	0x40023800

080010fc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b08a      	sub	sp, #40	@ 0x28
 8001100:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001102:	f107 0314 	add.w	r3, r7, #20
 8001106:	2200      	movs	r2, #0
 8001108:	601a      	str	r2, [r3, #0]
 800110a:	605a      	str	r2, [r3, #4]
 800110c:	609a      	str	r2, [r3, #8]
 800110e:	60da      	str	r2, [r3, #12]
 8001110:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001112:	2300      	movs	r3, #0
 8001114:	613b      	str	r3, [r7, #16]
 8001116:	4b47      	ldr	r3, [pc, #284]	@ (8001234 <MX_GPIO_Init+0x138>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111a:	4a46      	ldr	r2, [pc, #280]	@ (8001234 <MX_GPIO_Init+0x138>)
 800111c:	f043 0301 	orr.w	r3, r3, #1
 8001120:	6313      	str	r3, [r2, #48]	@ 0x30
 8001122:	4b44      	ldr	r3, [pc, #272]	@ (8001234 <MX_GPIO_Init+0x138>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001126:	f003 0301 	and.w	r3, r3, #1
 800112a:	613b      	str	r3, [r7, #16]
 800112c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800112e:	2300      	movs	r3, #0
 8001130:	60fb      	str	r3, [r7, #12]
 8001132:	4b40      	ldr	r3, [pc, #256]	@ (8001234 <MX_GPIO_Init+0x138>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001136:	4a3f      	ldr	r2, [pc, #252]	@ (8001234 <MX_GPIO_Init+0x138>)
 8001138:	f043 0310 	orr.w	r3, r3, #16
 800113c:	6313      	str	r3, [r2, #48]	@ 0x30
 800113e:	4b3d      	ldr	r3, [pc, #244]	@ (8001234 <MX_GPIO_Init+0x138>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001142:	f003 0310 	and.w	r3, r3, #16
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800114a:	2300      	movs	r3, #0
 800114c:	60bb      	str	r3, [r7, #8]
 800114e:	4b39      	ldr	r3, [pc, #228]	@ (8001234 <MX_GPIO_Init+0x138>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001152:	4a38      	ldr	r2, [pc, #224]	@ (8001234 <MX_GPIO_Init+0x138>)
 8001154:	f043 0308 	orr.w	r3, r3, #8
 8001158:	6313      	str	r3, [r2, #48]	@ 0x30
 800115a:	4b36      	ldr	r3, [pc, #216]	@ (8001234 <MX_GPIO_Init+0x138>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115e:	f003 0308 	and.w	r3, r3, #8
 8001162:	60bb      	str	r3, [r7, #8]
 8001164:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001166:	2300      	movs	r3, #0
 8001168:	607b      	str	r3, [r7, #4]
 800116a:	4b32      	ldr	r3, [pc, #200]	@ (8001234 <MX_GPIO_Init+0x138>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116e:	4a31      	ldr	r2, [pc, #196]	@ (8001234 <MX_GPIO_Init+0x138>)
 8001170:	f043 0304 	orr.w	r3, r3, #4
 8001174:	6313      	str	r3, [r2, #48]	@ 0x30
 8001176:	4b2f      	ldr	r3, [pc, #188]	@ (8001234 <MX_GPIO_Init+0x138>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117a:	f003 0304 	and.w	r3, r3, #4
 800117e:	607b      	str	r3, [r7, #4]
 8001180:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001182:	2300      	movs	r3, #0
 8001184:	603b      	str	r3, [r7, #0]
 8001186:	4b2b      	ldr	r3, [pc, #172]	@ (8001234 <MX_GPIO_Init+0x138>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118a:	4a2a      	ldr	r2, [pc, #168]	@ (8001234 <MX_GPIO_Init+0x138>)
 800118c:	f043 0302 	orr.w	r3, r3, #2
 8001190:	6313      	str	r3, [r2, #48]	@ 0x30
 8001192:	4b28      	ldr	r3, [pc, #160]	@ (8001234 <MX_GPIO_Init+0x138>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001196:	f003 0302 	and.w	r3, r3, #2
 800119a:	603b      	str	r3, [r7, #0]
 800119c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_GREEN_Pin|LED_ORANGE_Pin|LED_RED_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 800119e:	2200      	movs	r2, #0
 80011a0:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80011a4:	4824      	ldr	r0, [pc, #144]	@ (8001238 <MX_GPIO_Init+0x13c>)
 80011a6:	f002 fc41 	bl	8003a2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BTN_Pin */
  GPIO_InitStruct.Pin = USER_BTN_Pin;
 80011aa:	2301      	movs	r3, #1
 80011ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011ae:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80011b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b4:	2300      	movs	r3, #0
 80011b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_BTN_GPIO_Port, &GPIO_InitStruct);
 80011b8:	f107 0314 	add.w	r3, r7, #20
 80011bc:	4619      	mov	r1, r3
 80011be:	481f      	ldr	r0, [pc, #124]	@ (800123c <MX_GPIO_Init+0x140>)
 80011c0:	f002 fab0 	bl	8003724 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin LED_ORANGE_Pin LED_RED_Pin LED_BLUE_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_ORANGE_Pin|LED_RED_Pin|LED_BLUE_Pin;
 80011c4:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80011c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ca:	2301      	movs	r3, #1
 80011cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ce:	2300      	movs	r3, #0
 80011d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d2:	2300      	movs	r3, #0
 80011d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011d6:	f107 0314 	add.w	r3, r7, #20
 80011da:	4619      	mov	r1, r3
 80011dc:	4816      	ldr	r0, [pc, #88]	@ (8001238 <MX_GPIO_Init+0x13c>)
 80011de:	f002 faa1 	bl	8003724 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENC_BTN_Pin ENC2_BTN_Pin */
  GPIO_InitStruct.Pin = ENC_BTN_Pin|ENC2_BTN_Pin;
 80011e2:	2306      	movs	r3, #6
 80011e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011e6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80011ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011ec:	2301      	movs	r3, #1
 80011ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011f0:	f107 0314 	add.w	r3, r7, #20
 80011f4:	4619      	mov	r1, r3
 80011f6:	4810      	ldr	r0, [pc, #64]	@ (8001238 <MX_GPIO_Init+0x13c>)
 80011f8:	f002 fa94 	bl	8003724 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80011fc:	2200      	movs	r2, #0
 80011fe:	2100      	movs	r1, #0
 8001200:	2006      	movs	r0, #6
 8001202:	f001 feac 	bl	8002f5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001206:	2006      	movs	r0, #6
 8001208:	f001 fec5 	bl	8002f96 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800120c:	2200      	movs	r2, #0
 800120e:	2100      	movs	r1, #0
 8001210:	2007      	movs	r0, #7
 8001212:	f001 fea4 	bl	8002f5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001216:	2007      	movs	r0, #7
 8001218:	f001 febd 	bl	8002f96 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800121c:	2200      	movs	r2, #0
 800121e:	2100      	movs	r1, #0
 8001220:	2008      	movs	r0, #8
 8001222:	f001 fe9c 	bl	8002f5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001226:	2008      	movs	r0, #8
 8001228:	f001 feb5 	bl	8002f96 <HAL_NVIC_EnableIRQ>

}
 800122c:	bf00      	nop
 800122e:	3728      	adds	r7, #40	@ 0x28
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	40023800 	.word	0x40023800
 8001238:	40020c00 	.word	0x40020c00
 800123c:	40020000 	.word	0x40020000

08001240 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_tx;
DMA_HandleTypeDef hdma_i2c3_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001244:	4b12      	ldr	r3, [pc, #72]	@ (8001290 <MX_I2C1_Init+0x50>)
 8001246:	4a13      	ldr	r2, [pc, #76]	@ (8001294 <MX_I2C1_Init+0x54>)
 8001248:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800124a:	4b11      	ldr	r3, [pc, #68]	@ (8001290 <MX_I2C1_Init+0x50>)
 800124c:	4a12      	ldr	r2, [pc, #72]	@ (8001298 <MX_I2C1_Init+0x58>)
 800124e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001250:	4b0f      	ldr	r3, [pc, #60]	@ (8001290 <MX_I2C1_Init+0x50>)
 8001252:	2200      	movs	r2, #0
 8001254:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001256:	4b0e      	ldr	r3, [pc, #56]	@ (8001290 <MX_I2C1_Init+0x50>)
 8001258:	2200      	movs	r2, #0
 800125a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800125c:	4b0c      	ldr	r3, [pc, #48]	@ (8001290 <MX_I2C1_Init+0x50>)
 800125e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001262:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001264:	4b0a      	ldr	r3, [pc, #40]	@ (8001290 <MX_I2C1_Init+0x50>)
 8001266:	2200      	movs	r2, #0
 8001268:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800126a:	4b09      	ldr	r3, [pc, #36]	@ (8001290 <MX_I2C1_Init+0x50>)
 800126c:	2200      	movs	r2, #0
 800126e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001270:	4b07      	ldr	r3, [pc, #28]	@ (8001290 <MX_I2C1_Init+0x50>)
 8001272:	2200      	movs	r2, #0
 8001274:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001276:	4b06      	ldr	r3, [pc, #24]	@ (8001290 <MX_I2C1_Init+0x50>)
 8001278:	2200      	movs	r2, #0
 800127a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800127c:	4804      	ldr	r0, [pc, #16]	@ (8001290 <MX_I2C1_Init+0x50>)
 800127e:	f002 fc07 	bl	8003a90 <HAL_I2C_Init>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001288:	f000 fe48 	bl	8001f1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800128c:	bf00      	nop
 800128e:	bd80      	pop	{r7, pc}
 8001290:	20000098 	.word	0x20000098
 8001294:	40005400 	.word	0x40005400
 8001298:	00061a80 	.word	0x00061a80

0800129c <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80012a0:	4b12      	ldr	r3, [pc, #72]	@ (80012ec <MX_I2C3_Init+0x50>)
 80012a2:	4a13      	ldr	r2, [pc, #76]	@ (80012f0 <MX_I2C3_Init+0x54>)
 80012a4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 80012a6:	4b11      	ldr	r3, [pc, #68]	@ (80012ec <MX_I2C3_Init+0x50>)
 80012a8:	4a12      	ldr	r2, [pc, #72]	@ (80012f4 <MX_I2C3_Init+0x58>)
 80012aa:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012ac:	4b0f      	ldr	r3, [pc, #60]	@ (80012ec <MX_I2C3_Init+0x50>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80012b2:	4b0e      	ldr	r3, [pc, #56]	@ (80012ec <MX_I2C3_Init+0x50>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012b8:	4b0c      	ldr	r3, [pc, #48]	@ (80012ec <MX_I2C3_Init+0x50>)
 80012ba:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012be:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012c0:	4b0a      	ldr	r3, [pc, #40]	@ (80012ec <MX_I2C3_Init+0x50>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80012c6:	4b09      	ldr	r3, [pc, #36]	@ (80012ec <MX_I2C3_Init+0x50>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012cc:	4b07      	ldr	r3, [pc, #28]	@ (80012ec <MX_I2C3_Init+0x50>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012d2:	4b06      	ldr	r3, [pc, #24]	@ (80012ec <MX_I2C3_Init+0x50>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80012d8:	4804      	ldr	r0, [pc, #16]	@ (80012ec <MX_I2C3_Init+0x50>)
 80012da:	f002 fbd9 	bl	8003a90 <HAL_I2C_Init>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80012e4:	f000 fe1a 	bl	8001f1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80012e8:	bf00      	nop
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	200000ec 	.word	0x200000ec
 80012f0:	40005c00 	.word	0x40005c00
 80012f4:	00061a80 	.word	0x00061a80

080012f8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b08c      	sub	sp, #48	@ 0x30
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001300:	f107 031c 	add.w	r3, r7, #28
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	605a      	str	r2, [r3, #4]
 800130a:	609a      	str	r2, [r3, #8]
 800130c:	60da      	str	r2, [r3, #12]
 800130e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4a78      	ldr	r2, [pc, #480]	@ (80014f8 <HAL_I2C_MspInit+0x200>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d162      	bne.n	80013e0 <HAL_I2C_MspInit+0xe8>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800131a:	2300      	movs	r3, #0
 800131c:	61bb      	str	r3, [r7, #24]
 800131e:	4b77      	ldr	r3, [pc, #476]	@ (80014fc <HAL_I2C_MspInit+0x204>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001322:	4a76      	ldr	r2, [pc, #472]	@ (80014fc <HAL_I2C_MspInit+0x204>)
 8001324:	f043 0302 	orr.w	r3, r3, #2
 8001328:	6313      	str	r3, [r2, #48]	@ 0x30
 800132a:	4b74      	ldr	r3, [pc, #464]	@ (80014fc <HAL_I2C_MspInit+0x204>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800132e:	f003 0302 	and.w	r3, r3, #2
 8001332:	61bb      	str	r3, [r7, #24]
 8001334:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_I2C_SCL_Pin|OLED_I2C_SDA_Pin;
 8001336:	23c0      	movs	r3, #192	@ 0xc0
 8001338:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800133a:	2312      	movs	r3, #18
 800133c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133e:	2300      	movs	r3, #0
 8001340:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001342:	2303      	movs	r3, #3
 8001344:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001346:	2304      	movs	r3, #4
 8001348:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800134a:	f107 031c 	add.w	r3, r7, #28
 800134e:	4619      	mov	r1, r3
 8001350:	486b      	ldr	r0, [pc, #428]	@ (8001500 <HAL_I2C_MspInit+0x208>)
 8001352:	f002 f9e7 	bl	8003724 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001356:	2300      	movs	r3, #0
 8001358:	617b      	str	r3, [r7, #20]
 800135a:	4b68      	ldr	r3, [pc, #416]	@ (80014fc <HAL_I2C_MspInit+0x204>)
 800135c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800135e:	4a67      	ldr	r2, [pc, #412]	@ (80014fc <HAL_I2C_MspInit+0x204>)
 8001360:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001364:	6413      	str	r3, [r2, #64]	@ 0x40
 8001366:	4b65      	ldr	r3, [pc, #404]	@ (80014fc <HAL_I2C_MspInit+0x204>)
 8001368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800136a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800136e:	617b      	str	r3, [r7, #20]
 8001370:	697b      	ldr	r3, [r7, #20]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 8001372:	4b64      	ldr	r3, [pc, #400]	@ (8001504 <HAL_I2C_MspInit+0x20c>)
 8001374:	4a64      	ldr	r2, [pc, #400]	@ (8001508 <HAL_I2C_MspInit+0x210>)
 8001376:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 8001378:	4b62      	ldr	r3, [pc, #392]	@ (8001504 <HAL_I2C_MspInit+0x20c>)
 800137a:	2200      	movs	r2, #0
 800137c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800137e:	4b61      	ldr	r3, [pc, #388]	@ (8001504 <HAL_I2C_MspInit+0x20c>)
 8001380:	2240      	movs	r2, #64	@ 0x40
 8001382:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001384:	4b5f      	ldr	r3, [pc, #380]	@ (8001504 <HAL_I2C_MspInit+0x20c>)
 8001386:	2200      	movs	r2, #0
 8001388:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800138a:	4b5e      	ldr	r3, [pc, #376]	@ (8001504 <HAL_I2C_MspInit+0x20c>)
 800138c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001390:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001392:	4b5c      	ldr	r3, [pc, #368]	@ (8001504 <HAL_I2C_MspInit+0x20c>)
 8001394:	2200      	movs	r2, #0
 8001396:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001398:	4b5a      	ldr	r3, [pc, #360]	@ (8001504 <HAL_I2C_MspInit+0x20c>)
 800139a:	2200      	movs	r2, #0
 800139c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 800139e:	4b59      	ldr	r3, [pc, #356]	@ (8001504 <HAL_I2C_MspInit+0x20c>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80013a4:	4b57      	ldr	r3, [pc, #348]	@ (8001504 <HAL_I2C_MspInit+0x20c>)
 80013a6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80013aa:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80013ac:	4b55      	ldr	r3, [pc, #340]	@ (8001504 <HAL_I2C_MspInit+0x20c>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80013b2:	4854      	ldr	r0, [pc, #336]	@ (8001504 <HAL_I2C_MspInit+0x20c>)
 80013b4:	f001 fe0a 	bl	8002fcc <HAL_DMA_Init>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <HAL_I2C_MspInit+0xca>
    {
      Error_Handler();
 80013be:	f000 fdad 	bl	8001f1c <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4a4f      	ldr	r2, [pc, #316]	@ (8001504 <HAL_I2C_MspInit+0x20c>)
 80013c6:	635a      	str	r2, [r3, #52]	@ 0x34
 80013c8:	4a4e      	ldr	r2, [pc, #312]	@ (8001504 <HAL_I2C_MspInit+0x20c>)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80013ce:	2200      	movs	r2, #0
 80013d0:	2100      	movs	r1, #0
 80013d2:	201f      	movs	r0, #31
 80013d4:	f001 fdc3 	bl	8002f5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80013d8:	201f      	movs	r0, #31
 80013da:	f001 fddc 	bl	8002f96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80013de:	e087      	b.n	80014f0 <HAL_I2C_MspInit+0x1f8>
  else if(i2cHandle->Instance==I2C3)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a49      	ldr	r2, [pc, #292]	@ (800150c <HAL_I2C_MspInit+0x214>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	f040 8082 	bne.w	80014f0 <HAL_I2C_MspInit+0x1f8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ec:	2300      	movs	r3, #0
 80013ee:	613b      	str	r3, [r7, #16]
 80013f0:	4b42      	ldr	r3, [pc, #264]	@ (80014fc <HAL_I2C_MspInit+0x204>)
 80013f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f4:	4a41      	ldr	r2, [pc, #260]	@ (80014fc <HAL_I2C_MspInit+0x204>)
 80013f6:	f043 0304 	orr.w	r3, r3, #4
 80013fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80013fc:	4b3f      	ldr	r3, [pc, #252]	@ (80014fc <HAL_I2C_MspInit+0x204>)
 80013fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001400:	f003 0304 	and.w	r3, r3, #4
 8001404:	613b      	str	r3, [r7, #16]
 8001406:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001408:	2300      	movs	r3, #0
 800140a:	60fb      	str	r3, [r7, #12]
 800140c:	4b3b      	ldr	r3, [pc, #236]	@ (80014fc <HAL_I2C_MspInit+0x204>)
 800140e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001410:	4a3a      	ldr	r2, [pc, #232]	@ (80014fc <HAL_I2C_MspInit+0x204>)
 8001412:	f043 0301 	orr.w	r3, r3, #1
 8001416:	6313      	str	r3, [r2, #48]	@ 0x30
 8001418:	4b38      	ldr	r3, [pc, #224]	@ (80014fc <HAL_I2C_MspInit+0x204>)
 800141a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141c:	f003 0301 	and.w	r3, r3, #1
 8001420:	60fb      	str	r3, [r7, #12]
 8001422:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001424:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001428:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800142a:	2312      	movs	r3, #18
 800142c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142e:	2300      	movs	r3, #0
 8001430:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001432:	2303      	movs	r3, #3
 8001434:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001436:	2304      	movs	r3, #4
 8001438:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800143a:	f107 031c 	add.w	r3, r7, #28
 800143e:	4619      	mov	r1, r3
 8001440:	4833      	ldr	r0, [pc, #204]	@ (8001510 <HAL_I2C_MspInit+0x218>)
 8001442:	f002 f96f 	bl	8003724 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001446:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800144a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800144c:	2312      	movs	r3, #18
 800144e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001450:	2300      	movs	r3, #0
 8001452:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001454:	2303      	movs	r3, #3
 8001456:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001458:	2304      	movs	r3, #4
 800145a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800145c:	f107 031c 	add.w	r3, r7, #28
 8001460:	4619      	mov	r1, r3
 8001462:	482c      	ldr	r0, [pc, #176]	@ (8001514 <HAL_I2C_MspInit+0x21c>)
 8001464:	f002 f95e 	bl	8003724 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001468:	2300      	movs	r3, #0
 800146a:	60bb      	str	r3, [r7, #8]
 800146c:	4b23      	ldr	r3, [pc, #140]	@ (80014fc <HAL_I2C_MspInit+0x204>)
 800146e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001470:	4a22      	ldr	r2, [pc, #136]	@ (80014fc <HAL_I2C_MspInit+0x204>)
 8001472:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001476:	6413      	str	r3, [r2, #64]	@ 0x40
 8001478:	4b20      	ldr	r3, [pc, #128]	@ (80014fc <HAL_I2C_MspInit+0x204>)
 800147a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800147c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001480:	60bb      	str	r3, [r7, #8]
 8001482:	68bb      	ldr	r3, [r7, #8]
    hdma_i2c3_tx.Instance = DMA1_Stream4;
 8001484:	4b24      	ldr	r3, [pc, #144]	@ (8001518 <HAL_I2C_MspInit+0x220>)
 8001486:	4a25      	ldr	r2, [pc, #148]	@ (800151c <HAL_I2C_MspInit+0x224>)
 8001488:	601a      	str	r2, [r3, #0]
    hdma_i2c3_tx.Init.Channel = DMA_CHANNEL_3;
 800148a:	4b23      	ldr	r3, [pc, #140]	@ (8001518 <HAL_I2C_MspInit+0x220>)
 800148c:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001490:	605a      	str	r2, [r3, #4]
    hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001492:	4b21      	ldr	r3, [pc, #132]	@ (8001518 <HAL_I2C_MspInit+0x220>)
 8001494:	2240      	movs	r2, #64	@ 0x40
 8001496:	609a      	str	r2, [r3, #8]
    hdma_i2c3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001498:	4b1f      	ldr	r3, [pc, #124]	@ (8001518 <HAL_I2C_MspInit+0x220>)
 800149a:	2200      	movs	r2, #0
 800149c:	60da      	str	r2, [r3, #12]
    hdma_i2c3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800149e:	4b1e      	ldr	r3, [pc, #120]	@ (8001518 <HAL_I2C_MspInit+0x220>)
 80014a0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014a4:	611a      	str	r2, [r3, #16]
    hdma_i2c3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014a6:	4b1c      	ldr	r3, [pc, #112]	@ (8001518 <HAL_I2C_MspInit+0x220>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	615a      	str	r2, [r3, #20]
    hdma_i2c3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001518 <HAL_I2C_MspInit+0x220>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	619a      	str	r2, [r3, #24]
    hdma_i2c3_tx.Init.Mode = DMA_NORMAL;
 80014b2:	4b19      	ldr	r3, [pc, #100]	@ (8001518 <HAL_I2C_MspInit+0x220>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	61da      	str	r2, [r3, #28]
    hdma_i2c3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80014b8:	4b17      	ldr	r3, [pc, #92]	@ (8001518 <HAL_I2C_MspInit+0x220>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	621a      	str	r2, [r3, #32]
    hdma_i2c3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014be:	4b16      	ldr	r3, [pc, #88]	@ (8001518 <HAL_I2C_MspInit+0x220>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c3_tx) != HAL_OK)
 80014c4:	4814      	ldr	r0, [pc, #80]	@ (8001518 <HAL_I2C_MspInit+0x220>)
 80014c6:	f001 fd81 	bl	8002fcc <HAL_DMA_Init>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <HAL_I2C_MspInit+0x1dc>
      Error_Handler();
 80014d0:	f000 fd24 	bl	8001f1c <Error_Handler>
    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c3_tx);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	4a10      	ldr	r2, [pc, #64]	@ (8001518 <HAL_I2C_MspInit+0x220>)
 80014d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80014da:	4a0f      	ldr	r2, [pc, #60]	@ (8001518 <HAL_I2C_MspInit+0x220>)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 80014e0:	2200      	movs	r2, #0
 80014e2:	2100      	movs	r1, #0
 80014e4:	2048      	movs	r0, #72	@ 0x48
 80014e6:	f001 fd3a 	bl	8002f5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 80014ea:	2048      	movs	r0, #72	@ 0x48
 80014ec:	f001 fd53 	bl	8002f96 <HAL_NVIC_EnableIRQ>
}
 80014f0:	bf00      	nop
 80014f2:	3730      	adds	r7, #48	@ 0x30
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	40005400 	.word	0x40005400
 80014fc:	40023800 	.word	0x40023800
 8001500:	40020400 	.word	0x40020400
 8001504:	20000140 	.word	0x20000140
 8001508:	40026028 	.word	0x40026028
 800150c:	40005c00 	.word	0x40005c00
 8001510:	40020800 	.word	0x40020800
 8001514:	40020000 	.word	0x40020000
 8001518:	200001a0 	.word	0x200001a0
 800151c:	40026070 	.word	0x40026070

08001520 <LCD_send_internal>:
#include "lcd_i2c.h"

static I2C_HandleTypeDef *lcd_i2c;

void LCD_send_internal(uint8_t data, uint8_t rs) {
 8001520:	b580      	push	{r7, lr}
 8001522:	b086      	sub	sp, #24
 8001524:	af02      	add	r7, sp, #8
 8001526:	4603      	mov	r3, r0
 8001528:	460a      	mov	r2, r1
 800152a:	71fb      	strb	r3, [r7, #7]
 800152c:	4613      	mov	r3, r2
 800152e:	71bb      	strb	r3, [r7, #6]
    uint8_t high_nibble = data & 0xF0;
 8001530:	79fb      	ldrb	r3, [r7, #7]
 8001532:	f023 030f 	bic.w	r3, r3, #15
 8001536:	73fb      	strb	r3, [r7, #15]
    uint8_t low_nibble  = (data << 4) & 0xF0;
 8001538:	79fb      	ldrb	r3, [r7, #7]
 800153a:	011b      	lsls	r3, r3, #4
 800153c:	73bb      	strb	r3, [r7, #14]
    uint8_t data_arr[4];

    data_arr[0] = high_nibble | rs | LCD_BACKLIGHT | LCD_ENABLE;
 800153e:	7bfa      	ldrb	r2, [r7, #15]
 8001540:	79bb      	ldrb	r3, [r7, #6]
 8001542:	4313      	orrs	r3, r2
 8001544:	b2db      	uxtb	r3, r3
 8001546:	f043 030c 	orr.w	r3, r3, #12
 800154a:	b2db      	uxtb	r3, r3
 800154c:	723b      	strb	r3, [r7, #8]
    data_arr[1] = high_nibble | rs | LCD_BACKLIGHT;
 800154e:	7bfa      	ldrb	r2, [r7, #15]
 8001550:	79bb      	ldrb	r3, [r7, #6]
 8001552:	4313      	orrs	r3, r2
 8001554:	b2db      	uxtb	r3, r3
 8001556:	f043 0308 	orr.w	r3, r3, #8
 800155a:	b2db      	uxtb	r3, r3
 800155c:	727b      	strb	r3, [r7, #9]
    data_arr[2] = low_nibble | rs | LCD_BACKLIGHT | LCD_ENABLE;
 800155e:	7bba      	ldrb	r2, [r7, #14]
 8001560:	79bb      	ldrb	r3, [r7, #6]
 8001562:	4313      	orrs	r3, r2
 8001564:	b2db      	uxtb	r3, r3
 8001566:	f043 030c 	orr.w	r3, r3, #12
 800156a:	b2db      	uxtb	r3, r3
 800156c:	72bb      	strb	r3, [r7, #10]
    data_arr[3] = low_nibble | rs | LCD_BACKLIGHT;
 800156e:	7bba      	ldrb	r2, [r7, #14]
 8001570:	79bb      	ldrb	r3, [r7, #6]
 8001572:	4313      	orrs	r3, r2
 8001574:	b2db      	uxtb	r3, r3
 8001576:	f043 0308 	orr.w	r3, r3, #8
 800157a:	b2db      	uxtb	r3, r3
 800157c:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd_i2c, LCD_ADDR, data_arr, 4, HAL_MAX_DELAY);
 800157e:	4b07      	ldr	r3, [pc, #28]	@ (800159c <LCD_send_internal+0x7c>)
 8001580:	6818      	ldr	r0, [r3, #0]
 8001582:	f107 0208 	add.w	r2, r7, #8
 8001586:	f04f 33ff 	mov.w	r3, #4294967295
 800158a:	9300      	str	r3, [sp, #0]
 800158c:	2304      	movs	r3, #4
 800158e:	214e      	movs	r1, #78	@ 0x4e
 8001590:	f002 fbd8 	bl	8003d44 <HAL_I2C_Master_Transmit>
}
 8001594:	bf00      	nop
 8001596:	3710      	adds	r7, #16
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	20000200 	.word	0x20000200

080015a0 <LCD_send_cmd>:

void LCD_send_cmd(uint8_t cmd) {
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	4603      	mov	r3, r0
 80015a8:	71fb      	strb	r3, [r7, #7]
    LCD_send_internal(cmd, 0x00);
 80015aa:	79fb      	ldrb	r3, [r7, #7]
 80015ac:	2100      	movs	r1, #0
 80015ae:	4618      	mov	r0, r3
 80015b0:	f7ff ffb6 	bl	8001520 <LCD_send_internal>
    HAL_Delay(2);
 80015b4:	2002      	movs	r0, #2
 80015b6:	f001 fbd3 	bl	8002d60 <HAL_Delay>
}
 80015ba:	bf00      	nop
 80015bc:	3708      	adds	r7, #8
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}

080015c2 <LCD_send_data>:

void LCD_send_data(uint8_t data) {
 80015c2:	b580      	push	{r7, lr}
 80015c4:	b082      	sub	sp, #8
 80015c6:	af00      	add	r7, sp, #0
 80015c8:	4603      	mov	r3, r0
 80015ca:	71fb      	strb	r3, [r7, #7]
    LCD_send_internal(data, LCD_REGISTER_SEL);
 80015cc:	79fb      	ldrb	r3, [r7, #7]
 80015ce:	2101      	movs	r1, #1
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7ff ffa5 	bl	8001520 <LCD_send_internal>
    HAL_Delay(1);
 80015d6:	2001      	movs	r0, #1
 80015d8:	f001 fbc2 	bl	8002d60 <HAL_Delay>
}
 80015dc:	bf00      	nop
 80015de:	3708      	adds	r7, #8
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}

080015e4 <LCD_clear>:

void LCD_clear(void) {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
    LCD_send_cmd(0x01);
 80015e8:	2001      	movs	r0, #1
 80015ea:	f7ff ffd9 	bl	80015a0 <LCD_send_cmd>
    HAL_Delay(2);
 80015ee:	2002      	movs	r0, #2
 80015f0:	f001 fbb6 	bl	8002d60 <HAL_Delay>
}
 80015f4:	bf00      	nop
 80015f6:	bd80      	pop	{r7, pc}

080015f8 <LCD_put_cursor>:

void LCD_put_cursor(uint8_t row, uint8_t col) {
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	4603      	mov	r3, r0
 8001600:	460a      	mov	r2, r1
 8001602:	71fb      	strb	r3, [r7, #7]
 8001604:	4613      	mov	r3, r2
 8001606:	71bb      	strb	r3, [r7, #6]
    uint8_t addr = 0;
 8001608:	2300      	movs	r3, #0
 800160a:	73fb      	strb	r3, [r7, #15]
    switch (row) {
 800160c:	79fb      	ldrb	r3, [r7, #7]
 800160e:	2b03      	cmp	r3, #3
 8001610:	d819      	bhi.n	8001646 <LCD_put_cursor+0x4e>
 8001612:	a201      	add	r2, pc, #4	@ (adr r2, 8001618 <LCD_put_cursor+0x20>)
 8001614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001618:	08001629 	.word	0x08001629
 800161c:	0800162f 	.word	0x0800162f
 8001620:	08001637 	.word	0x08001637
 8001624:	0800163f 	.word	0x0800163f
        case 0: addr = 0x00 + col; break;
 8001628:	79bb      	ldrb	r3, [r7, #6]
 800162a:	73fb      	strb	r3, [r7, #15]
 800162c:	e00b      	b.n	8001646 <LCD_put_cursor+0x4e>
        case 1: addr = 0x40 + col; break;
 800162e:	79bb      	ldrb	r3, [r7, #6]
 8001630:	3340      	adds	r3, #64	@ 0x40
 8001632:	73fb      	strb	r3, [r7, #15]
 8001634:	e007      	b.n	8001646 <LCD_put_cursor+0x4e>
        case 2: addr = 0x14 + col; break;
 8001636:	79bb      	ldrb	r3, [r7, #6]
 8001638:	3314      	adds	r3, #20
 800163a:	73fb      	strb	r3, [r7, #15]
 800163c:	e003      	b.n	8001646 <LCD_put_cursor+0x4e>
        case 3: addr = 0x54 + col; break;
 800163e:	79bb      	ldrb	r3, [r7, #6]
 8001640:	3354      	adds	r3, #84	@ 0x54
 8001642:	73fb      	strb	r3, [r7, #15]
 8001644:	bf00      	nop
    }
    LCD_send_cmd(0x80 | addr);
 8001646:	7bfb      	ldrb	r3, [r7, #15]
 8001648:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800164c:	b2db      	uxtb	r3, r3
 800164e:	4618      	mov	r0, r3
 8001650:	f7ff ffa6 	bl	80015a0 <LCD_send_cmd>
}
 8001654:	bf00      	nop
 8001656:	3710      	adds	r7, #16
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}

0800165c <LCD_send_string>:

void LCD_send_string(char *str) {
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
    while (*str) {
 8001664:	e007      	b.n	8001676 <LCD_send_string+0x1a>
        LCD_send_data((uint8_t)(*str));
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	4618      	mov	r0, r3
 800166c:	f7ff ffa9 	bl	80015c2 <LCD_send_data>
        str++;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	3301      	adds	r3, #1
 8001674:	607b      	str	r3, [r7, #4]
    while (*str) {
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d1f3      	bne.n	8001666 <LCD_send_string+0xa>
    }
}
 800167e:	bf00      	nop
 8001680:	bf00      	nop
 8001682:	3708      	adds	r7, #8
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}

08001688 <LCD_clear_row>:

void LCD_clear_row(uint8_t row) {
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	4603      	mov	r3, r0
 8001690:	71fb      	strb	r3, [r7, #7]
	if(row > LCD_ROWS) {
 8001692:	79fb      	ldrb	r3, [r7, #7]
 8001694:	2b04      	cmp	r3, #4
 8001696:	d901      	bls.n	800169c <LCD_clear_row+0x14>
		row = LCD_ROWS;
 8001698:	2304      	movs	r3, #4
 800169a:	71fb      	strb	r3, [r7, #7]
	}

	for(uint8_t i = 0; i < LCD_COLS; i++) {
 800169c:	2300      	movs	r3, #0
 800169e:	73fb      	strb	r3, [r7, #15]
 80016a0:	e00b      	b.n	80016ba <LCD_clear_row+0x32>
		LCD_put_cursor(row, i);
 80016a2:	7bfa      	ldrb	r2, [r7, #15]
 80016a4:	79fb      	ldrb	r3, [r7, #7]
 80016a6:	4611      	mov	r1, r2
 80016a8:	4618      	mov	r0, r3
 80016aa:	f7ff ffa5 	bl	80015f8 <LCD_put_cursor>
		LCD_send_string(" ");
 80016ae:	4807      	ldr	r0, [pc, #28]	@ (80016cc <LCD_clear_row+0x44>)
 80016b0:	f7ff ffd4 	bl	800165c <LCD_send_string>
	for(uint8_t i = 0; i < LCD_COLS; i++) {
 80016b4:	7bfb      	ldrb	r3, [r7, #15]
 80016b6:	3301      	adds	r3, #1
 80016b8:	73fb      	strb	r3, [r7, #15]
 80016ba:	7bfb      	ldrb	r3, [r7, #15]
 80016bc:	2b13      	cmp	r3, #19
 80016be:	d9f0      	bls.n	80016a2 <LCD_clear_row+0x1a>
	}
}
 80016c0:	bf00      	nop
 80016c2:	bf00      	nop
 80016c4:	3710      	adds	r7, #16
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	08009c80 	.word	0x08009c80

080016d0 <LCD_init>:

void LCD_init(I2C_HandleTypeDef *hi2c) {
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
    lcd_i2c = hi2c;
 80016d8:	4a18      	ldr	r2, [pc, #96]	@ (800173c <LCD_init+0x6c>)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6013      	str	r3, [r2, #0]
    HAL_Delay(50);
 80016de:	2032      	movs	r0, #50	@ 0x32
 80016e0:	f001 fb3e 	bl	8002d60 <HAL_Delay>

    LCD_send_cmd(0x30);
 80016e4:	2030      	movs	r0, #48	@ 0x30
 80016e6:	f7ff ff5b 	bl	80015a0 <LCD_send_cmd>
    HAL_Delay(5);
 80016ea:	2005      	movs	r0, #5
 80016ec:	f001 fb38 	bl	8002d60 <HAL_Delay>
    LCD_send_cmd(0x30);
 80016f0:	2030      	movs	r0, #48	@ 0x30
 80016f2:	f7ff ff55 	bl	80015a0 <LCD_send_cmd>
    HAL_Delay(1);
 80016f6:	2001      	movs	r0, #1
 80016f8:	f001 fb32 	bl	8002d60 <HAL_Delay>
    LCD_send_cmd(0x30);
 80016fc:	2030      	movs	r0, #48	@ 0x30
 80016fe:	f7ff ff4f 	bl	80015a0 <LCD_send_cmd>
    HAL_Delay(10);
 8001702:	200a      	movs	r0, #10
 8001704:	f001 fb2c 	bl	8002d60 <HAL_Delay>
    LCD_send_cmd(0x20); // Tryb 4-bitowy
 8001708:	2020      	movs	r0, #32
 800170a:	f7ff ff49 	bl	80015a0 <LCD_send_cmd>

    LCD_send_cmd(0x28); // 4-bit, 2-linie, 5x8 font
 800170e:	2028      	movs	r0, #40	@ 0x28
 8001710:	f7ff ff46 	bl	80015a0 <LCD_send_cmd>
    LCD_send_cmd(0x08); // Display off
 8001714:	2008      	movs	r0, #8
 8001716:	f7ff ff43 	bl	80015a0 <LCD_send_cmd>
    LCD_send_cmd(0x01); // Clear
 800171a:	2001      	movs	r0, #1
 800171c:	f7ff ff40 	bl	80015a0 <LCD_send_cmd>
    HAL_Delay(2);
 8001720:	2002      	movs	r0, #2
 8001722:	f001 fb1d 	bl	8002d60 <HAL_Delay>
    LCD_send_cmd(0x06); // Entry mode
 8001726:	2006      	movs	r0, #6
 8001728:	f7ff ff3a 	bl	80015a0 <LCD_send_cmd>
    LCD_send_cmd(0x0C); // Display on, cursor off, blink off
 800172c:	200c      	movs	r0, #12
 800172e:	f7ff ff37 	bl	80015a0 <LCD_send_cmd>
}
 8001732:	bf00      	nop
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	20000200 	.word	0x20000200

08001740 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001748:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800174c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001750:	f003 0301 	and.w	r3, r3, #1
 8001754:	2b00      	cmp	r3, #0
 8001756:	d013      	beq.n	8001780 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001758:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800175c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001760:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001764:	2b00      	cmp	r3, #0
 8001766:	d00b      	beq.n	8001780 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001768:	e000      	b.n	800176c <ITM_SendChar+0x2c>
    {
      __NOP();
 800176a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800176c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d0f9      	beq.n	800176a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001776:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	b2d2      	uxtb	r2, r2
 800177e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001780:	687b      	ldr	r3, [r7, #4]
}
 8001782:	4618      	mov	r0, r3
 8001784:	370c      	adds	r7, #12
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr

0800178e <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch) {
 800178e:	b580      	push	{r7, lr}
 8001790:	b082      	sub	sp, #8
 8001792:	af00      	add	r7, sp, #0
 8001794:	6078      	str	r0, [r7, #4]
	ITM_SendChar(ch);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4618      	mov	r0, r3
 800179a:	f7ff ffd1 	bl	8001740 <ITM_SendChar>
	return ch;
 800179e:	687b      	ldr	r3, [r7, #4]
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	3708      	adds	r7, #8
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
   alarm_config.enabled = false;
 80017ac:	4b25      	ldr	r3, [pc, #148]	@ (8001844 <main+0x9c>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	701a      	strb	r2, [r3, #0]
   alarm_config.dismissed = false;
 80017b2:	4b24      	ldr	r3, [pc, #144]	@ (8001844 <main+0x9c>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	705a      	strb	r2, [r3, #1]
   clock_config.hours = 0;
 80017b8:	4b23      	ldr	r3, [pc, #140]	@ (8001848 <main+0xa0>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	701a      	strb	r2, [r3, #0]
   clock_config.minutes = 0;
 80017be:	4b22      	ldr	r3, [pc, #136]	@ (8001848 <main+0xa0>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	705a      	strb	r2, [r3, #1]
   clock_config.seconds = 0;
 80017c4:	4b20      	ldr	r3, [pc, #128]	@ (8001848 <main+0xa0>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	709a      	strb	r2, [r3, #2]
   clock_config.date = 1;
 80017ca:	4b1f      	ldr	r3, [pc, #124]	@ (8001848 <main+0xa0>)
 80017cc:	2201      	movs	r2, #1
 80017ce:	70da      	strb	r2, [r3, #3]
   clock_config.month = 1;
 80017d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001848 <main+0xa0>)
 80017d2:	2201      	movs	r2, #1
 80017d4:	711a      	strb	r2, [r3, #4]
   clock_config.year = 25;
 80017d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001848 <main+0xa0>)
 80017d8:	2219      	movs	r2, #25
 80017da:	80da      	strh	r2, [r3, #6]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017dc:	f001 fa4e 	bl	8002c7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017e0:	f000 f83c 	bl	800185c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017e4:	f7ff fc8a 	bl	80010fc <MX_GPIO_Init>
  MX_DMA_Init();
 80017e8:	f7ff fc60 	bl	80010ac <MX_DMA_Init>
  MX_I2C1_Init();
 80017ec:	f7ff fd28 	bl	8001240 <MX_I2C1_Init>
  MX_TIM1_Init();
 80017f0:	f000 ff86 	bl	8002700 <MX_TIM1_Init>
  MX_RTC_Init();
 80017f4:	f000 fbbe 	bl	8001f74 <MX_RTC_Init>
  MX_TIM3_Init();
 80017f8:	f001 f836 	bl	8002868 <MX_TIM3_Init>
  MX_I2C3_Init();
 80017fc:	f7ff fd4e 	bl	800129c <MX_I2C3_Init>
  MX_TIM4_Init();
 8001800:	f001 f88c 	bl	800291c <MX_TIM4_Init>
  MX_TIM2_Init();
 8001804:	f000 ffd8 	bl	80027b8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  OLED_init();
 8001808:	f000 fb8e 	bl	8001f28 <OLED_init>
  LCD_init(&hi2c3);
 800180c:	480f      	ldr	r0, [pc, #60]	@ (800184c <main+0xa4>)
 800180e:	f7ff ff5f 	bl	80016d0 <LCD_init>

  HAL_TIM_OC_Start_IT(&htim4, TIM_CHANNEL_1);
 8001812:	2100      	movs	r1, #0
 8001814:	480e      	ldr	r0, [pc, #56]	@ (8001850 <main+0xa8>)
 8001816:	f005 fff7 	bl	8007808 <HAL_TIM_OC_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(is_update_lcd) {
 800181a:	4b0e      	ldr	r3, [pc, #56]	@ (8001854 <main+0xac>)
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d004      	beq.n	800182c <main+0x84>
		  is_update_lcd = false;
 8001822:	4b0c      	ldr	r3, [pc, #48]	@ (8001854 <main+0xac>)
 8001824:	2200      	movs	r2, #0
 8001826:	701a      	strb	r2, [r3, #0]
		  LCD_update();
 8001828:	f000 fb38 	bl	8001e9c <LCD_update>
	  }

	  if(is_update_oled) {
 800182c:	4b0a      	ldr	r3, [pc, #40]	@ (8001858 <main+0xb0>)
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d003      	beq.n	800183c <main+0x94>
		  ENC_ALARM_update();
 8001834:	f000 f8f4 	bl	8001a20 <ENC_ALARM_update>
		  OLED_update_time();
 8001838:	f000 f870 	bl	800191c <OLED_update_time>
	  }

	  ENC_CLOCK_update();
 800183c:	f000 f946 	bl	8001acc <ENC_CLOCK_update>
	  if(is_update_lcd) {
 8001840:	e7eb      	b.n	800181a <main+0x72>
 8001842:	bf00      	nop
 8001844:	2000024c 	.word	0x2000024c
 8001848:	20000250 	.word	0x20000250
 800184c:	200000ec 	.word	0x200000ec
 8001850:	20000368 	.word	0x20000368
 8001854:	20000258 	.word	0x20000258
 8001858:	20000002 	.word	0x20000002

0800185c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b094      	sub	sp, #80	@ 0x50
 8001860:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001862:	f107 0320 	add.w	r3, r7, #32
 8001866:	2230      	movs	r2, #48	@ 0x30
 8001868:	2100      	movs	r1, #0
 800186a:	4618      	mov	r0, r3
 800186c:	f007 fadd 	bl	8008e2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001870:	f107 030c 	add.w	r3, r7, #12
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	605a      	str	r2, [r3, #4]
 800187a:	609a      	str	r2, [r3, #8]
 800187c:	60da      	str	r2, [r3, #12]
 800187e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001880:	2300      	movs	r3, #0
 8001882:	60bb      	str	r3, [r7, #8]
 8001884:	4b23      	ldr	r3, [pc, #140]	@ (8001914 <SystemClock_Config+0xb8>)
 8001886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001888:	4a22      	ldr	r2, [pc, #136]	@ (8001914 <SystemClock_Config+0xb8>)
 800188a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800188e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001890:	4b20      	ldr	r3, [pc, #128]	@ (8001914 <SystemClock_Config+0xb8>)
 8001892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001894:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001898:	60bb      	str	r3, [r7, #8]
 800189a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800189c:	2300      	movs	r3, #0
 800189e:	607b      	str	r3, [r7, #4]
 80018a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001918 <SystemClock_Config+0xbc>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a1c      	ldr	r2, [pc, #112]	@ (8001918 <SystemClock_Config+0xbc>)
 80018a6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80018aa:	6013      	str	r3, [r2, #0]
 80018ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001918 <SystemClock_Config+0xbc>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80018b4:	607b      	str	r3, [r7, #4]
 80018b6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80018b8:	230a      	movs	r3, #10
 80018ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018bc:	2301      	movs	r3, #1
 80018be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018c0:	2310      	movs	r3, #16
 80018c2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80018c4:	2301      	movs	r3, #1
 80018c6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80018c8:	2300      	movs	r3, #0
 80018ca:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018cc:	f107 0320 	add.w	r3, r7, #32
 80018d0:	4618      	mov	r0, r3
 80018d2:	f004 fd77 	bl	80063c4 <HAL_RCC_OscConfig>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d001      	beq.n	80018e0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80018dc:	f000 fb1e 	bl	8001f1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018e0:	230f      	movs	r3, #15
 80018e2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80018e4:	2300      	movs	r3, #0
 80018e6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018e8:	2300      	movs	r3, #0
 80018ea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80018ec:	2300      	movs	r3, #0
 80018ee:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018f0:	2300      	movs	r3, #0
 80018f2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80018f4:	f107 030c 	add.w	r3, r7, #12
 80018f8:	2100      	movs	r1, #0
 80018fa:	4618      	mov	r0, r3
 80018fc:	f004 ffda 	bl	80068b4 <HAL_RCC_ClockConfig>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001906:	f000 fb09 	bl	8001f1c <Error_Handler>
  }
}
 800190a:	bf00      	nop
 800190c:	3750      	adds	r7, #80	@ 0x50
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	40023800 	.word	0x40023800
 8001918:	40007000 	.word	0x40007000

0800191c <OLED_update_time>:

/* USER CODE BEGIN 4 */

void OLED_update_time(void) {
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0

    OLED_print("Ustaw godzin\313", 0, OLED_ROW_1, 1);
 8001920:	2301      	movs	r3, #1
 8001922:	2238      	movs	r2, #56	@ 0x38
 8001924:	2100      	movs	r1, #0
 8001926:	4833      	ldr	r0, [pc, #204]	@ (80019f4 <OLED_update_time+0xd8>)
 8001928:	f000 fb04 	bl	8001f34 <OLED_print>

    if(selection_mode != SELECTION_NONE) {
 800192c:	4b32      	ldr	r3, [pc, #200]	@ (80019f8 <OLED_update_time+0xdc>)
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	2b03      	cmp	r3, #3
 8001932:	d035      	beq.n	80019a0 <OLED_update_time+0x84>

    	if(selection_mode == SELECTION_HOUR) {
 8001934:	4b30      	ldr	r3, [pc, #192]	@ (80019f8 <OLED_update_time+0xdc>)
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d118      	bne.n	800196e <OLED_update_time+0x52>

    		if(cursor_cnt < 40) {
 800193c:	4b2f      	ldr	r3, [pc, #188]	@ (80019fc <OLED_update_time+0xe0>)
 800193e:	881b      	ldrh	r3, [r3, #0]
 8001940:	2b27      	cmp	r3, #39	@ 0x27
 8001942:	d807      	bhi.n	8001954 <OLED_update_time+0x38>
    			sprintf(time_hour_str, "%02d", alarm_config.hours);
 8001944:	4b2e      	ldr	r3, [pc, #184]	@ (8001a00 <OLED_update_time+0xe4>)
 8001946:	789b      	ldrb	r3, [r3, #2]
 8001948:	461a      	mov	r2, r3
 800194a:	492e      	ldr	r1, [pc, #184]	@ (8001a04 <OLED_update_time+0xe8>)
 800194c:	482e      	ldr	r0, [pc, #184]	@ (8001a08 <OLED_update_time+0xec>)
 800194e:	f007 fa07 	bl	8008d60 <siprintf>
 8001952:	e004      	b.n	800195e <OLED_update_time+0x42>
    		} else {
    			sprintf(time_hour_str, "%s", "  ");
 8001954:	4a2d      	ldr	r2, [pc, #180]	@ (8001a0c <OLED_update_time+0xf0>)
 8001956:	492e      	ldr	r1, [pc, #184]	@ (8001a10 <OLED_update_time+0xf4>)
 8001958:	482b      	ldr	r0, [pc, #172]	@ (8001a08 <OLED_update_time+0xec>)
 800195a:	f007 fa01 	bl	8008d60 <siprintf>
    		}
    		sprintf(time_minute_str, "%02d", alarm_config.minutes);
 800195e:	4b28      	ldr	r3, [pc, #160]	@ (8001a00 <OLED_update_time+0xe4>)
 8001960:	78db      	ldrb	r3, [r3, #3]
 8001962:	461a      	mov	r2, r3
 8001964:	4927      	ldr	r1, [pc, #156]	@ (8001a04 <OLED_update_time+0xe8>)
 8001966:	482b      	ldr	r0, [pc, #172]	@ (8001a14 <OLED_update_time+0xf8>)
 8001968:	f007 f9fa 	bl	8008d60 <siprintf>
 800196c:	e026      	b.n	80019bc <OLED_update_time+0xa0>

    	} else {

    		if(cursor_cnt < 40) {
 800196e:	4b23      	ldr	r3, [pc, #140]	@ (80019fc <OLED_update_time+0xe0>)
 8001970:	881b      	ldrh	r3, [r3, #0]
 8001972:	2b27      	cmp	r3, #39	@ 0x27
 8001974:	d807      	bhi.n	8001986 <OLED_update_time+0x6a>
        		sprintf(time_minute_str, "%02d", alarm_config.minutes);
 8001976:	4b22      	ldr	r3, [pc, #136]	@ (8001a00 <OLED_update_time+0xe4>)
 8001978:	78db      	ldrb	r3, [r3, #3]
 800197a:	461a      	mov	r2, r3
 800197c:	4921      	ldr	r1, [pc, #132]	@ (8001a04 <OLED_update_time+0xe8>)
 800197e:	4825      	ldr	r0, [pc, #148]	@ (8001a14 <OLED_update_time+0xf8>)
 8001980:	f007 f9ee 	bl	8008d60 <siprintf>
 8001984:	e004      	b.n	8001990 <OLED_update_time+0x74>
			} else {
				sprintf(time_minute_str, "%s", "  ");
 8001986:	4a21      	ldr	r2, [pc, #132]	@ (8001a0c <OLED_update_time+0xf0>)
 8001988:	4921      	ldr	r1, [pc, #132]	@ (8001a10 <OLED_update_time+0xf4>)
 800198a:	4822      	ldr	r0, [pc, #136]	@ (8001a14 <OLED_update_time+0xf8>)
 800198c:	f007 f9e8 	bl	8008d60 <siprintf>
			}
    		sprintf(time_hour_str, "%02d", alarm_config.hours);
 8001990:	4b1b      	ldr	r3, [pc, #108]	@ (8001a00 <OLED_update_time+0xe4>)
 8001992:	789b      	ldrb	r3, [r3, #2]
 8001994:	461a      	mov	r2, r3
 8001996:	491b      	ldr	r1, [pc, #108]	@ (8001a04 <OLED_update_time+0xe8>)
 8001998:	481b      	ldr	r0, [pc, #108]	@ (8001a08 <OLED_update_time+0xec>)
 800199a:	f007 f9e1 	bl	8008d60 <siprintf>
 800199e:	e00d      	b.n	80019bc <OLED_update_time+0xa0>
    	}

    } else {
		sprintf(time_hour_str, "%02d", alarm_config.hours);
 80019a0:	4b17      	ldr	r3, [pc, #92]	@ (8001a00 <OLED_update_time+0xe4>)
 80019a2:	789b      	ldrb	r3, [r3, #2]
 80019a4:	461a      	mov	r2, r3
 80019a6:	4917      	ldr	r1, [pc, #92]	@ (8001a04 <OLED_update_time+0xe8>)
 80019a8:	4817      	ldr	r0, [pc, #92]	@ (8001a08 <OLED_update_time+0xec>)
 80019aa:	f007 f9d9 	bl	8008d60 <siprintf>
		sprintf(time_minute_str, "%02d", alarm_config.minutes);
 80019ae:	4b14      	ldr	r3, [pc, #80]	@ (8001a00 <OLED_update_time+0xe4>)
 80019b0:	78db      	ldrb	r3, [r3, #3]
 80019b2:	461a      	mov	r2, r3
 80019b4:	4913      	ldr	r1, [pc, #76]	@ (8001a04 <OLED_update_time+0xe8>)
 80019b6:	4817      	ldr	r0, [pc, #92]	@ (8001a14 <OLED_update_time+0xf8>)
 80019b8:	f007 f9d2 	bl	8008d60 <siprintf>
    }

	if(cursor_cnt > 50) cursor_cnt = 0;
 80019bc:	4b0f      	ldr	r3, [pc, #60]	@ (80019fc <OLED_update_time+0xe0>)
 80019be:	881b      	ldrh	r3, [r3, #0]
 80019c0:	2b32      	cmp	r3, #50	@ 0x32
 80019c2:	d903      	bls.n	80019cc <OLED_update_time+0xb0>
 80019c4:	4b0d      	ldr	r3, [pc, #52]	@ (80019fc <OLED_update_time+0xe0>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	801a      	strh	r2, [r3, #0]
 80019ca:	e005      	b.n	80019d8 <OLED_update_time+0xbc>
	else cursor_cnt++;
 80019cc:	4b0b      	ldr	r3, [pc, #44]	@ (80019fc <OLED_update_time+0xe0>)
 80019ce:	881b      	ldrh	r3, [r3, #0]
 80019d0:	3301      	adds	r3, #1
 80019d2:	b29a      	uxth	r2, r3
 80019d4:	4b09      	ldr	r3, [pc, #36]	@ (80019fc <OLED_update_time+0xe0>)
 80019d6:	801a      	strh	r2, [r3, #0]

	sprintf(time_str, "%s:%s", time_hour_str, time_minute_str);
 80019d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001a14 <OLED_update_time+0xf8>)
 80019da:	4a0b      	ldr	r2, [pc, #44]	@ (8001a08 <OLED_update_time+0xec>)
 80019dc:	490e      	ldr	r1, [pc, #56]	@ (8001a18 <OLED_update_time+0xfc>)
 80019de:	480f      	ldr	r0, [pc, #60]	@ (8001a1c <OLED_update_time+0x100>)
 80019e0:	f007 f9be 	bl	8008d60 <siprintf>
	OLED_print(time_str, 0, OLED_ROW_5, 2);
 80019e4:	2302      	movs	r3, #2
 80019e6:	2218      	movs	r2, #24
 80019e8:	2100      	movs	r1, #0
 80019ea:	480c      	ldr	r0, [pc, #48]	@ (8001a1c <OLED_update_time+0x100>)
 80019ec:	f000 faa2 	bl	8001f34 <OLED_print>
}
 80019f0:	bf00      	nop
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	08009c84 	.word	0x08009c84
 80019f8:	20000000 	.word	0x20000000
 80019fc:	20000204 	.word	0x20000204
 8001a00:	2000024c 	.word	0x2000024c
 8001a04:	08009c94 	.word	0x08009c94
 8001a08:	20000228 	.word	0x20000228
 8001a0c:	08009c9c 	.word	0x08009c9c
 8001a10:	08009ca0 	.word	0x08009ca0
 8001a14:	20000238 	.word	0x20000238
 8001a18:	08009ca4 	.word	0x08009ca4
 8001a1c:	20000208 	.word	0x20000208

08001a20 <ENC_ALARM_update>:

void ENC_ALARM_update(void) {
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
	static uint16_t last_cnt = 0;
	int diff = htim1.Instance->CNT - last_cnt;
 8001a26:	4b25      	ldr	r3, [pc, #148]	@ (8001abc <ENC_ALARM_update+0x9c>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a2c:	4a24      	ldr	r2, [pc, #144]	@ (8001ac0 <ENC_ALARM_update+0xa0>)
 8001a2e:	8812      	ldrh	r2, [r2, #0]
 8001a30:	1a9b      	subs	r3, r3, r2
 8001a32:	607b      	str	r3, [r7, #4]

	if(diff >= 4 || diff <= -4) {
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2b03      	cmp	r3, #3
 8001a38:	dc03      	bgt.n	8001a42 <ENC_ALARM_update+0x22>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	f113 0f03 	cmn.w	r3, #3
 8001a40:	da35      	bge.n	8001aae <ENC_ALARM_update+0x8e>
		diff /= 4;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	da00      	bge.n	8001a4a <ENC_ALARM_update+0x2a>
 8001a48:	3303      	adds	r3, #3
 8001a4a:	109b      	asrs	r3, r3, #2
 8001a4c:	607b      	str	r3, [r7, #4]

		switch(selection_mode) {
 8001a4e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ac4 <ENC_ALARM_update+0xa4>)
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d002      	beq.n	8001a5c <ENC_ALARM_update+0x3c>
 8001a56:	2b01      	cmp	r3, #1
 8001a58:	d010      	beq.n	8001a7c <ENC_ALARM_update+0x5c>
				alarm_config.minutes += (int8_t)diff;

				if(alarm_config.minutes > 59) alarm_config.minutes = 0;
				if (alarm_config.minutes < 0) alarm_config.minutes = 59;
			default:
				break;
 8001a5a:	e021      	b.n	8001aa0 <ENC_ALARM_update+0x80>
				alarm_config.hours += (int8_t)diff;
 8001a5c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ac8 <ENC_ALARM_update+0xa8>)
 8001a5e:	789a      	ldrb	r2, [r3, #2]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	4413      	add	r3, r2
 8001a66:	b2da      	uxtb	r2, r3
 8001a68:	4b17      	ldr	r3, [pc, #92]	@ (8001ac8 <ENC_ALARM_update+0xa8>)
 8001a6a:	709a      	strb	r2, [r3, #2]
				if(alarm_config.hours > 23) alarm_config.hours = 0;
 8001a6c:	4b16      	ldr	r3, [pc, #88]	@ (8001ac8 <ENC_ALARM_update+0xa8>)
 8001a6e:	789b      	ldrb	r3, [r3, #2]
 8001a70:	2b17      	cmp	r3, #23
 8001a72:	d913      	bls.n	8001a9c <ENC_ALARM_update+0x7c>
 8001a74:	4b14      	ldr	r3, [pc, #80]	@ (8001ac8 <ENC_ALARM_update+0xa8>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	709a      	strb	r2, [r3, #2]
				break;
 8001a7a:	e00f      	b.n	8001a9c <ENC_ALARM_update+0x7c>
				alarm_config.minutes += (int8_t)diff;
 8001a7c:	4b12      	ldr	r3, [pc, #72]	@ (8001ac8 <ENC_ALARM_update+0xa8>)
 8001a7e:	78da      	ldrb	r2, [r3, #3]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	4413      	add	r3, r2
 8001a86:	b2da      	uxtb	r2, r3
 8001a88:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac8 <ENC_ALARM_update+0xa8>)
 8001a8a:	70da      	strb	r2, [r3, #3]
				if(alarm_config.minutes > 59) alarm_config.minutes = 0;
 8001a8c:	4b0e      	ldr	r3, [pc, #56]	@ (8001ac8 <ENC_ALARM_update+0xa8>)
 8001a8e:	78db      	ldrb	r3, [r3, #3]
 8001a90:	2b3b      	cmp	r3, #59	@ 0x3b
 8001a92:	d905      	bls.n	8001aa0 <ENC_ALARM_update+0x80>
 8001a94:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac8 <ENC_ALARM_update+0xa8>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	70da      	strb	r2, [r3, #3]
				break;
 8001a9a:	e001      	b.n	8001aa0 <ENC_ALARM_update+0x80>
				break;
 8001a9c:	bf00      	nop
 8001a9e:	e000      	b.n	8001aa2 <ENC_ALARM_update+0x82>
				break;
 8001aa0:	bf00      	nop
		}

		last_cnt = htim1.Instance->CNT;
 8001aa2:	4b06      	ldr	r3, [pc, #24]	@ (8001abc <ENC_ALARM_update+0x9c>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aa8:	b29a      	uxth	r2, r3
 8001aaa:	4b05      	ldr	r3, [pc, #20]	@ (8001ac0 <ENC_ALARM_update+0xa0>)
 8001aac:	801a      	strh	r2, [r3, #0]
	}
}
 8001aae:	bf00      	nop
 8001ab0:	370c      	adds	r7, #12
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	20000290 	.word	0x20000290
 8001ac0:	2000025c 	.word	0x2000025c
 8001ac4:	20000000 	.word	0x20000000
 8001ac8:	2000024c 	.word	0x2000024c

08001acc <ENC_CLOCK_update>:

void ENC_CLOCK_update(void) {
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
	static uint16_t last_cnt_clock = 0;
	int diff = htim2.Instance->CNT - last_cnt_clock;
 8001ad2:	4b55      	ldr	r3, [pc, #340]	@ (8001c28 <ENC_CLOCK_update+0x15c>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ad8:	4a54      	ldr	r2, [pc, #336]	@ (8001c2c <ENC_CLOCK_update+0x160>)
 8001ada:	8812      	ldrh	r2, [r2, #0]
 8001adc:	1a9b      	subs	r3, r3, r2
 8001ade:	607b      	str	r3, [r7, #4]

	if(diff >= 4 || diff <= -4) {
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2b03      	cmp	r3, #3
 8001ae4:	dc04      	bgt.n	8001af0 <ENC_CLOCK_update+0x24>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	f113 0f03 	cmn.w	r3, #3
 8001aec:	f280 8098 	bge.w	8001c20 <ENC_CLOCK_update+0x154>
		diff /= 4;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	da00      	bge.n	8001af8 <ENC_CLOCK_update+0x2c>
 8001af6:	3303      	adds	r3, #3
 8001af8:	109b      	asrs	r3, r3, #2
 8001afa:	607b      	str	r3, [r7, #4]

		printf("Clock: %d \n", diff);
 8001afc:	6879      	ldr	r1, [r7, #4]
 8001afe:	484c      	ldr	r0, [pc, #304]	@ (8001c30 <ENC_CLOCK_update+0x164>)
 8001b00:	f007 f91c 	bl	8008d3c <iprintf>

		switch(clock_selection_mode) {
 8001b04:	4b4b      	ldr	r3, [pc, #300]	@ (8001c34 <ENC_CLOCK_update+0x168>)
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	2b06      	cmp	r3, #6
 8001b0a:	d878      	bhi.n	8001bfe <ENC_CLOCK_update+0x132>
 8001b0c:	a201      	add	r2, pc, #4	@ (adr r2, 8001b14 <ENC_CLOCK_update+0x48>)
 8001b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b12:	bf00      	nop
 8001b14:	08001b31 	.word	0x08001b31
 8001b18:	08001b51 	.word	0x08001b51
 8001b1c:	08001b71 	.word	0x08001b71
 8001b20:	08001bff 	.word	0x08001bff
 8001b24:	08001b91 	.word	0x08001b91
 8001b28:	08001bb1 	.word	0x08001bb1
 8001b2c:	08001bd1 	.word	0x08001bd1
			case SELECTION_HOUR:
				clock_config.hours += (int8_t)diff;
 8001b30:	4b41      	ldr	r3, [pc, #260]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001b32:	781a      	ldrb	r2, [r3, #0]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	b2db      	uxtb	r3, r3
 8001b38:	4413      	add	r3, r2
 8001b3a:	b2da      	uxtb	r2, r3
 8001b3c:	4b3e      	ldr	r3, [pc, #248]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001b3e:	701a      	strb	r2, [r3, #0]

				if(clock_config.hours > 23) clock_config.hours = 0;
 8001b40:	4b3d      	ldr	r3, [pc, #244]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	2b17      	cmp	r3, #23
 8001b46:	d95c      	bls.n	8001c02 <ENC_CLOCK_update+0x136>
 8001b48:	4b3b      	ldr	r3, [pc, #236]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	701a      	strb	r2, [r3, #0]
				if (clock_config.hours < 0) clock_config.hours = 23;
				break;
 8001b4e:	e058      	b.n	8001c02 <ENC_CLOCK_update+0x136>

			case SELECTION_MINUTE:
				clock_config.minutes += (int8_t)diff;
 8001b50:	4b39      	ldr	r3, [pc, #228]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001b52:	785a      	ldrb	r2, [r3, #1]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	4413      	add	r3, r2
 8001b5a:	b2da      	uxtb	r2, r3
 8001b5c:	4b36      	ldr	r3, [pc, #216]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001b5e:	705a      	strb	r2, [r3, #1]

				if(clock_config.minutes > 59) clock_config.minutes = 0;
 8001b60:	4b35      	ldr	r3, [pc, #212]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001b62:	785b      	ldrb	r3, [r3, #1]
 8001b64:	2b3b      	cmp	r3, #59	@ 0x3b
 8001b66:	d94e      	bls.n	8001c06 <ENC_CLOCK_update+0x13a>
 8001b68:	4b33      	ldr	r3, [pc, #204]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	705a      	strb	r2, [r3, #1]
				if (clock_config.minutes < 0) clock_config.minutes = 59;
				break;
 8001b6e:	e04a      	b.n	8001c06 <ENC_CLOCK_update+0x13a>

			case SELECTION_SECONDS:
				clock_config.seconds += (int8_t)diff;
 8001b70:	4b31      	ldr	r3, [pc, #196]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001b72:	789a      	ldrb	r2, [r3, #2]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	4413      	add	r3, r2
 8001b7a:	b2da      	uxtb	r2, r3
 8001b7c:	4b2e      	ldr	r3, [pc, #184]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001b7e:	709a      	strb	r2, [r3, #2]

				if(clock_config.seconds > 59) clock_config.seconds = 0;
 8001b80:	4b2d      	ldr	r3, [pc, #180]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001b82:	789b      	ldrb	r3, [r3, #2]
 8001b84:	2b3b      	cmp	r3, #59	@ 0x3b
 8001b86:	d940      	bls.n	8001c0a <ENC_CLOCK_update+0x13e>
 8001b88:	4b2b      	ldr	r3, [pc, #172]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	709a      	strb	r2, [r3, #2]
				if (clock_config.seconds < 0) clock_config.seconds = 59;
				break;
 8001b8e:	e03c      	b.n	8001c0a <ENC_CLOCK_update+0x13e>

			case SELECTION_DATE:
				clock_config.date += (int8_t)diff;
 8001b90:	4b29      	ldr	r3, [pc, #164]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001b92:	78da      	ldrb	r2, [r3, #3]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	b2db      	uxtb	r3, r3
 8001b98:	4413      	add	r3, r2
 8001b9a:	b2da      	uxtb	r2, r3
 8001b9c:	4b26      	ldr	r3, [pc, #152]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001b9e:	70da      	strb	r2, [r3, #3]

				if(clock_config.date > 31) clock_config.date = 1;
 8001ba0:	4b25      	ldr	r3, [pc, #148]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001ba2:	78db      	ldrb	r3, [r3, #3]
 8001ba4:	2b1f      	cmp	r3, #31
 8001ba6:	d932      	bls.n	8001c0e <ENC_CLOCK_update+0x142>
 8001ba8:	4b23      	ldr	r3, [pc, #140]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001baa:	2201      	movs	r2, #1
 8001bac:	70da      	strb	r2, [r3, #3]
				if (clock_config.date < 0) clock_config.date = 31;
				break;
 8001bae:	e02e      	b.n	8001c0e <ENC_CLOCK_update+0x142>

			case SELECTION_MONTH:
				clock_config.month += (int8_t)diff;
 8001bb0:	4b21      	ldr	r3, [pc, #132]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001bb2:	791a      	ldrb	r2, [r3, #4]
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	b2db      	uxtb	r3, r3
 8001bb8:	4413      	add	r3, r2
 8001bba:	b2da      	uxtb	r2, r3
 8001bbc:	4b1e      	ldr	r3, [pc, #120]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001bbe:	711a      	strb	r2, [r3, #4]

				if(clock_config.month > 12) clock_config.month = 1;
 8001bc0:	4b1d      	ldr	r3, [pc, #116]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001bc2:	791b      	ldrb	r3, [r3, #4]
 8001bc4:	2b0c      	cmp	r3, #12
 8001bc6:	d924      	bls.n	8001c12 <ENC_CLOCK_update+0x146>
 8001bc8:	4b1b      	ldr	r3, [pc, #108]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001bca:	2201      	movs	r2, #1
 8001bcc:	711a      	strb	r2, [r3, #4]
				if (clock_config.month < 0) clock_config.month = 12;
				break;
 8001bce:	e020      	b.n	8001c12 <ENC_CLOCK_update+0x146>

			case SELECTION_YEAR:
				clock_config.year += (int8_t)diff;
 8001bd0:	4b19      	ldr	r3, [pc, #100]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001bd2:	88da      	ldrh	r2, [r3, #6]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	b25b      	sxtb	r3, r3
 8001bd8:	b29b      	uxth	r3, r3
 8001bda:	4413      	add	r3, r2
 8001bdc:	b29a      	uxth	r2, r3
 8001bde:	4b16      	ldr	r3, [pc, #88]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001be0:	80da      	strh	r2, [r3, #6]

				if(clock_config.year > 30) clock_config.year = 25;
 8001be2:	4b15      	ldr	r3, [pc, #84]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001be4:	88db      	ldrh	r3, [r3, #6]
 8001be6:	2b1e      	cmp	r3, #30
 8001be8:	d902      	bls.n	8001bf0 <ENC_CLOCK_update+0x124>
 8001bea:	4b13      	ldr	r3, [pc, #76]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001bec:	2219      	movs	r2, #25
 8001bee:	80da      	strh	r2, [r3, #6]
				if (clock_config.year < 25) clock_config.year = 30;
 8001bf0:	4b11      	ldr	r3, [pc, #68]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001bf2:	88db      	ldrh	r3, [r3, #6]
 8001bf4:	2b18      	cmp	r3, #24
 8001bf6:	d802      	bhi.n	8001bfe <ENC_CLOCK_update+0x132>
 8001bf8:	4b0f      	ldr	r3, [pc, #60]	@ (8001c38 <ENC_CLOCK_update+0x16c>)
 8001bfa:	221e      	movs	r2, #30
 8001bfc:	80da      	strh	r2, [r3, #6]
			default:
				break;
 8001bfe:	bf00      	nop
 8001c00:	e008      	b.n	8001c14 <ENC_CLOCK_update+0x148>
				break;
 8001c02:	bf00      	nop
 8001c04:	e006      	b.n	8001c14 <ENC_CLOCK_update+0x148>
				break;
 8001c06:	bf00      	nop
 8001c08:	e004      	b.n	8001c14 <ENC_CLOCK_update+0x148>
				break;
 8001c0a:	bf00      	nop
 8001c0c:	e002      	b.n	8001c14 <ENC_CLOCK_update+0x148>
				break;
 8001c0e:	bf00      	nop
 8001c10:	e000      	b.n	8001c14 <ENC_CLOCK_update+0x148>
				break;
 8001c12:	bf00      	nop
		}

		last_cnt_clock = htim2.Instance->CNT;
 8001c14:	4b04      	ldr	r3, [pc, #16]	@ (8001c28 <ENC_CLOCK_update+0x15c>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c1a:	b29a      	uxth	r2, r3
 8001c1c:	4b03      	ldr	r3, [pc, #12]	@ (8001c2c <ENC_CLOCK_update+0x160>)
 8001c1e:	801a      	strh	r2, [r3, #0]
	}
}
 8001c20:	bf00      	nop
 8001c22:	3708      	adds	r7, #8
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	200002d8 	.word	0x200002d8
 8001c2c:	2000025e 	.word	0x2000025e
 8001c30:	08009cac 	.word	0x08009cac
 8001c34:	20000001 	.word	0x20000001
 8001c38:	20000250 	.word	0x20000250

08001c3c <LCD_show_clock_screen>:

void LCD_show_clock_screen() {
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b098      	sub	sp, #96	@ 0x60
 8001c40:	af02      	add	r7, sp, #8
	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001c42:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001c46:	2200      	movs	r2, #0
 8001c48:	4619      	mov	r1, r3
 8001c4a:	481e      	ldr	r0, [pc, #120]	@ (8001cc4 <LCD_show_clock_screen+0x88>)
 8001c4c:	f005 fa09 	bl	8007062 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);  // Musi być po GetTime()
 8001c50:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001c54:	2200      	movs	r2, #0
 8001c56:	4619      	mov	r1, r3
 8001c58:	481a      	ldr	r0, [pc, #104]	@ (8001cc4 <LCD_show_clock_screen+0x88>)
 8001c5a:	f005 fae4 	bl	8007226 <HAL_RTC_GetDate>

	char buffer[64];
	sprintf(buffer, "%02d:%02d:%02d", sTime.Hours, sTime.Minutes, sTime.Seconds);
 8001c5e:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001c62:	461a      	mov	r2, r3
 8001c64:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001c68:	4619      	mov	r1, r3
 8001c6a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001c6e:	4638      	mov	r0, r7
 8001c70:	9300      	str	r3, [sp, #0]
 8001c72:	460b      	mov	r3, r1
 8001c74:	4914      	ldr	r1, [pc, #80]	@ (8001cc8 <LCD_show_clock_screen+0x8c>)
 8001c76:	f007 f873 	bl	8008d60 <siprintf>
	LCD_put_cursor(0, 6);
 8001c7a:	2106      	movs	r1, #6
 8001c7c:	2000      	movs	r0, #0
 8001c7e:	f7ff fcbb 	bl	80015f8 <LCD_put_cursor>
	LCD_send_string(buffer);
 8001c82:	463b      	mov	r3, r7
 8001c84:	4618      	mov	r0, r3
 8001c86:	f7ff fce9 	bl	800165c <LCD_send_string>

	sprintf(buffer, "%02d.%02d.%d", sDate.Date, sDate.Month, 2000 + sDate.Year);
 8001c8a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8001c8e:	461a      	mov	r2, r3
 8001c90:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8001c94:	4619      	mov	r1, r3
 8001c96:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001c9a:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8001c9e:	4638      	mov	r0, r7
 8001ca0:	9300      	str	r3, [sp, #0]
 8001ca2:	460b      	mov	r3, r1
 8001ca4:	4909      	ldr	r1, [pc, #36]	@ (8001ccc <LCD_show_clock_screen+0x90>)
 8001ca6:	f007 f85b 	bl	8008d60 <siprintf>
	LCD_put_cursor(2, 5);
 8001caa:	2105      	movs	r1, #5
 8001cac:	2002      	movs	r0, #2
 8001cae:	f7ff fca3 	bl	80015f8 <LCD_put_cursor>
	LCD_send_string(buffer);
 8001cb2:	463b      	mov	r3, r7
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f7ff fcd1 	bl	800165c <LCD_send_string>
}
 8001cba:	bf00      	nop
 8001cbc:	3758      	adds	r7, #88	@ 0x58
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	20000260 	.word	0x20000260
 8001cc8:	08009cb8 	.word	0x08009cb8
 8001ccc:	08009cc8 	.word	0x08009cc8

08001cd0 <LCD_show_edit_clock_screen>:

void LCD_show_edit_clock_screen() {
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b092      	sub	sp, #72	@ 0x48
 8001cd4:	af02      	add	r7, sp, #8
	char buffer[64];

	LCD_put_cursor(0, 0);
 8001cd6:	2100      	movs	r1, #0
 8001cd8:	2000      	movs	r0, #0
 8001cda:	f7ff fc8d 	bl	80015f8 <LCD_put_cursor>
	LCD_send_string("Godzina");
 8001cde:	484d      	ldr	r0, [pc, #308]	@ (8001e14 <LCD_show_edit_clock_screen+0x144>)
 8001ce0:	f7ff fcbc 	bl	800165c <LCD_send_string>
	LCD_put_cursor(0, 10);
 8001ce4:	210a      	movs	r1, #10
 8001ce6:	2000      	movs	r0, #0
 8001ce8:	f7ff fc86 	bl	80015f8 <LCD_put_cursor>
	LCD_send_string("Data");
 8001cec:	484a      	ldr	r0, [pc, #296]	@ (8001e18 <LCD_show_edit_clock_screen+0x148>)
 8001cee:	f7ff fcb5 	bl	800165c <LCD_send_string>
	LCD_put_cursor(3, 0);
 8001cf2:	2100      	movs	r1, #0
 8001cf4:	2003      	movs	r0, #3
 8001cf6:	f7ff fc7f 	bl	80015f8 <LCD_put_cursor>
	LCD_send_string("Zapisz - User Button");
 8001cfa:	4848      	ldr	r0, [pc, #288]	@ (8001e1c <LCD_show_edit_clock_screen+0x14c>)
 8001cfc:	f7ff fcae 	bl	800165c <LCD_send_string>

	sprintf(buffer, "%02d:%02d:%02d", clock_config.hours, clock_config.minutes, clock_config.seconds);
 8001d00:	4b47      	ldr	r3, [pc, #284]	@ (8001e20 <LCD_show_edit_clock_screen+0x150>)
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	461a      	mov	r2, r3
 8001d06:	4b46      	ldr	r3, [pc, #280]	@ (8001e20 <LCD_show_edit_clock_screen+0x150>)
 8001d08:	785b      	ldrb	r3, [r3, #1]
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	4b44      	ldr	r3, [pc, #272]	@ (8001e20 <LCD_show_edit_clock_screen+0x150>)
 8001d0e:	789b      	ldrb	r3, [r3, #2]
 8001d10:	4638      	mov	r0, r7
 8001d12:	9300      	str	r3, [sp, #0]
 8001d14:	460b      	mov	r3, r1
 8001d16:	4943      	ldr	r1, [pc, #268]	@ (8001e24 <LCD_show_edit_clock_screen+0x154>)
 8001d18:	f007 f822 	bl	8008d60 <siprintf>
	LCD_put_cursor(1, 0);
 8001d1c:	2100      	movs	r1, #0
 8001d1e:	2001      	movs	r0, #1
 8001d20:	f7ff fc6a 	bl	80015f8 <LCD_put_cursor>
	LCD_send_string(buffer);
 8001d24:	463b      	mov	r3, r7
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7ff fc98 	bl	800165c <LCD_send_string>

	sprintf(buffer, "%02d.%02d.%d", clock_config.date, clock_config.month, 2000 + clock_config.year);
 8001d2c:	4b3c      	ldr	r3, [pc, #240]	@ (8001e20 <LCD_show_edit_clock_screen+0x150>)
 8001d2e:	78db      	ldrb	r3, [r3, #3]
 8001d30:	461a      	mov	r2, r3
 8001d32:	4b3b      	ldr	r3, [pc, #236]	@ (8001e20 <LCD_show_edit_clock_screen+0x150>)
 8001d34:	791b      	ldrb	r3, [r3, #4]
 8001d36:	4619      	mov	r1, r3
 8001d38:	4b39      	ldr	r3, [pc, #228]	@ (8001e20 <LCD_show_edit_clock_screen+0x150>)
 8001d3a:	88db      	ldrh	r3, [r3, #6]
 8001d3c:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8001d40:	4638      	mov	r0, r7
 8001d42:	9300      	str	r3, [sp, #0]
 8001d44:	460b      	mov	r3, r1
 8001d46:	4938      	ldr	r1, [pc, #224]	@ (8001e28 <LCD_show_edit_clock_screen+0x158>)
 8001d48:	f007 f80a 	bl	8008d60 <siprintf>
	LCD_put_cursor(1, 10);
 8001d4c:	210a      	movs	r1, #10
 8001d4e:	2001      	movs	r0, #1
 8001d50:	f7ff fc52 	bl	80015f8 <LCD_put_cursor>
	LCD_send_string(buffer);
 8001d54:	463b      	mov	r3, r7
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7ff fc80 	bl	800165c <LCD_send_string>

	switch(clock_selection_mode) {
 8001d5c:	4b33      	ldr	r3, [pc, #204]	@ (8001e2c <LCD_show_edit_clock_screen+0x15c>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	2b06      	cmp	r3, #6
 8001d62:	d852      	bhi.n	8001e0a <LCD_show_edit_clock_screen+0x13a>
 8001d64:	a201      	add	r2, pc, #4	@ (adr r2, 8001d6c <LCD_show_edit_clock_screen+0x9c>)
 8001d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d6a:	bf00      	nop
 8001d6c:	08001d89 	.word	0x08001d89
 8001d70:	08001d9f 	.word	0x08001d9f
 8001d74:	08001db5 	.word	0x08001db5
 8001d78:	08001e0b 	.word	0x08001e0b
 8001d7c:	08001dcb 	.word	0x08001dcb
 8001d80:	08001de1 	.word	0x08001de1
 8001d84:	08001df7 	.word	0x08001df7
		case SELECTION_HOUR:
			LCD_clear_row(2);
 8001d88:	2002      	movs	r0, #2
 8001d8a:	f7ff fc7d 	bl	8001688 <LCD_clear_row>
			LCD_put_cursor(2, 0);
 8001d8e:	2100      	movs	r1, #0
 8001d90:	2002      	movs	r0, #2
 8001d92:	f7ff fc31 	bl	80015f8 <LCD_put_cursor>
			LCD_send_string("^^");
 8001d96:	4826      	ldr	r0, [pc, #152]	@ (8001e30 <LCD_show_edit_clock_screen+0x160>)
 8001d98:	f7ff fc60 	bl	800165c <LCD_send_string>
			break;
 8001d9c:	e036      	b.n	8001e0c <LCD_show_edit_clock_screen+0x13c>

		case SELECTION_MINUTE:
			LCD_clear_row(2);
 8001d9e:	2002      	movs	r0, #2
 8001da0:	f7ff fc72 	bl	8001688 <LCD_clear_row>
			LCD_put_cursor(2, 3);
 8001da4:	2103      	movs	r1, #3
 8001da6:	2002      	movs	r0, #2
 8001da8:	f7ff fc26 	bl	80015f8 <LCD_put_cursor>
			LCD_send_string("^^");;
 8001dac:	4820      	ldr	r0, [pc, #128]	@ (8001e30 <LCD_show_edit_clock_screen+0x160>)
 8001dae:	f7ff fc55 	bl	800165c <LCD_send_string>
			break;
 8001db2:	e02b      	b.n	8001e0c <LCD_show_edit_clock_screen+0x13c>

		case SELECTION_SECONDS:
			LCD_clear_row(2);
 8001db4:	2002      	movs	r0, #2
 8001db6:	f7ff fc67 	bl	8001688 <LCD_clear_row>
			LCD_put_cursor(2, 6);
 8001dba:	2106      	movs	r1, #6
 8001dbc:	2002      	movs	r0, #2
 8001dbe:	f7ff fc1b 	bl	80015f8 <LCD_put_cursor>
			LCD_send_string("^^");
 8001dc2:	481b      	ldr	r0, [pc, #108]	@ (8001e30 <LCD_show_edit_clock_screen+0x160>)
 8001dc4:	f7ff fc4a 	bl	800165c <LCD_send_string>
			break;
 8001dc8:	e020      	b.n	8001e0c <LCD_show_edit_clock_screen+0x13c>

		case SELECTION_DATE:
			LCD_clear_row(2);
 8001dca:	2002      	movs	r0, #2
 8001dcc:	f7ff fc5c 	bl	8001688 <LCD_clear_row>
			LCD_put_cursor(2, 10);
 8001dd0:	210a      	movs	r1, #10
 8001dd2:	2002      	movs	r0, #2
 8001dd4:	f7ff fc10 	bl	80015f8 <LCD_put_cursor>
			LCD_send_string("^^");
 8001dd8:	4815      	ldr	r0, [pc, #84]	@ (8001e30 <LCD_show_edit_clock_screen+0x160>)
 8001dda:	f7ff fc3f 	bl	800165c <LCD_send_string>
			break;
 8001dde:	e015      	b.n	8001e0c <LCD_show_edit_clock_screen+0x13c>

		case SELECTION_MONTH:
			LCD_clear_row(2);
 8001de0:	2002      	movs	r0, #2
 8001de2:	f7ff fc51 	bl	8001688 <LCD_clear_row>
			LCD_put_cursor(2, 13);
 8001de6:	210d      	movs	r1, #13
 8001de8:	2002      	movs	r0, #2
 8001dea:	f7ff fc05 	bl	80015f8 <LCD_put_cursor>
			LCD_send_string("^^");
 8001dee:	4810      	ldr	r0, [pc, #64]	@ (8001e30 <LCD_show_edit_clock_screen+0x160>)
 8001df0:	f7ff fc34 	bl	800165c <LCD_send_string>
			break;
 8001df4:	e00a      	b.n	8001e0c <LCD_show_edit_clock_screen+0x13c>

		case SELECTION_YEAR:
			LCD_clear_row(2);
 8001df6:	2002      	movs	r0, #2
 8001df8:	f7ff fc46 	bl	8001688 <LCD_clear_row>
			LCD_put_cursor(2, 18);
 8001dfc:	2112      	movs	r1, #18
 8001dfe:	2002      	movs	r0, #2
 8001e00:	f7ff fbfa 	bl	80015f8 <LCD_put_cursor>
			LCD_send_string("^^");
 8001e04:	480a      	ldr	r0, [pc, #40]	@ (8001e30 <LCD_show_edit_clock_screen+0x160>)
 8001e06:	f7ff fc29 	bl	800165c <LCD_send_string>

		default:
			break;
 8001e0a:	bf00      	nop
	}
}
 8001e0c:	bf00      	nop
 8001e0e:	3740      	adds	r7, #64	@ 0x40
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	08009cd8 	.word	0x08009cd8
 8001e18:	08009ce0 	.word	0x08009ce0
 8001e1c:	08009ce8 	.word	0x08009ce8
 8001e20:	20000250 	.word	0x20000250
 8001e24:	08009cb8 	.word	0x08009cb8
 8001e28:	08009cc8 	.word	0x08009cc8
 8001e2c:	20000001 	.word	0x20000001
 8001e30:	08009d00 	.word	0x08009d00

08001e34 <LCD_show_alarm_screen>:

void LCD_show_alarm_screen() {
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
	LCD_put_cursor(2, 3);
 8001e38:	2103      	movs	r1, #3
 8001e3a:	2002      	movs	r0, #2
 8001e3c:	f7ff fbdc 	bl	80015f8 <LCD_put_cursor>
	LCD_send_string("     ALARM    ");
 8001e40:	4812      	ldr	r0, [pc, #72]	@ (8001e8c <LCD_show_alarm_screen+0x58>)
 8001e42:	f7ff fc0b 	bl	800165c <LCD_send_string>
	HAL_Delay(150);
 8001e46:	2096      	movs	r0, #150	@ 0x96
 8001e48:	f000 ff8a 	bl	8002d60 <HAL_Delay>
	LCD_put_cursor(2, 3);
 8001e4c:	2103      	movs	r1, #3
 8001e4e:	2002      	movs	r0, #2
 8001e50:	f7ff fbd2 	bl	80015f8 <LCD_put_cursor>
	LCD_send_string("   ! ALARM !  ");
 8001e54:	480e      	ldr	r0, [pc, #56]	@ (8001e90 <LCD_show_alarm_screen+0x5c>)
 8001e56:	f7ff fc01 	bl	800165c <LCD_send_string>
	HAL_Delay(150);
 8001e5a:	2096      	movs	r0, #150	@ 0x96
 8001e5c:	f000 ff80 	bl	8002d60 <HAL_Delay>
	LCD_put_cursor(2, 3);
 8001e60:	2103      	movs	r1, #3
 8001e62:	2002      	movs	r0, #2
 8001e64:	f7ff fbc8 	bl	80015f8 <LCD_put_cursor>
	LCD_send_string("  !! ALARM !! ");
 8001e68:	480a      	ldr	r0, [pc, #40]	@ (8001e94 <LCD_show_alarm_screen+0x60>)
 8001e6a:	f7ff fbf7 	bl	800165c <LCD_send_string>
	HAL_Delay(150);
 8001e6e:	2096      	movs	r0, #150	@ 0x96
 8001e70:	f000 ff76 	bl	8002d60 <HAL_Delay>
	LCD_put_cursor(2, 3);
 8001e74:	2103      	movs	r1, #3
 8001e76:	2002      	movs	r0, #2
 8001e78:	f7ff fbbe 	bl	80015f8 <LCD_put_cursor>
	LCD_send_string(" !!! ALARM !!!");
 8001e7c:	4806      	ldr	r0, [pc, #24]	@ (8001e98 <LCD_show_alarm_screen+0x64>)
 8001e7e:	f7ff fbed 	bl	800165c <LCD_send_string>
	HAL_Delay(150);
 8001e82:	2096      	movs	r0, #150	@ 0x96
 8001e84:	f000 ff6c 	bl	8002d60 <HAL_Delay>
}
 8001e88:	bf00      	nop
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	08009d04 	.word	0x08009d04
 8001e90:	08009d14 	.word	0x08009d14
 8001e94:	08009d24 	.word	0x08009d24
 8001e98:	08009d34 	.word	0x08009d34

08001e9c <LCD_update>:

void LCD_update(void) {
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
	if(alarm_config.enabled) {
 8001ea0:	4b19      	ldr	r3, [pc, #100]	@ (8001f08 <LCD_update+0x6c>)
 8001ea2:	781b      	ldrb	r3, [r3, #0]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d002      	beq.n	8001eae <LCD_update+0x12>
		LCD_show_alarm_screen();
 8001ea8:	f7ff ffc4 	bl	8001e34 <LCD_show_alarm_screen>
 8001eac:	e027      	b.n	8001efe <LCD_update+0x62>
	} else {
		if(alarm_config.dismissed) {
 8001eae:	4b16      	ldr	r3, [pc, #88]	@ (8001f08 <LCD_update+0x6c>)
 8001eb0:	785b      	ldrb	r3, [r3, #1]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d00e      	beq.n	8001ed4 <LCD_update+0x38>
			LCD_clear();
 8001eb6:	f7ff fb95 	bl	80015e4 <LCD_clear>

			LCD_put_cursor(2, 2);
 8001eba:	2102      	movs	r1, #2
 8001ebc:	2002      	movs	r0, #2
 8001ebe:	f7ff fb9b 	bl	80015f8 <LCD_put_cursor>
			LCD_send_string("ALARM ODRZUCONY!");
 8001ec2:	4812      	ldr	r0, [pc, #72]	@ (8001f0c <LCD_update+0x70>)
 8001ec4:	f7ff fbca 	bl	800165c <LCD_send_string>
			HAL_Delay(800);
 8001ec8:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8001ecc:	f000 ff48 	bl	8002d60 <HAL_Delay>
			LCD_clear();
 8001ed0:	f7ff fb88 	bl	80015e4 <LCD_clear>
		}
		alarm_config.dismissed = false;
 8001ed4:	4b0c      	ldr	r3, [pc, #48]	@ (8001f08 <LCD_update+0x6c>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	705a      	strb	r2, [r3, #1]

		if(is_clock_edit) {
 8001eda:	4b0d      	ldr	r3, [pc, #52]	@ (8001f10 <LCD_update+0x74>)
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d00b      	beq.n	8001efa <LCD_update+0x5e>
			if(is_lcd_cls) {
 8001ee2:	4b0c      	ldr	r3, [pc, #48]	@ (8001f14 <LCD_update+0x78>)
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d004      	beq.n	8001ef4 <LCD_update+0x58>
				LCD_clear();
 8001eea:	f7ff fb7b 	bl	80015e4 <LCD_clear>
				is_lcd_cls = false;
 8001eee:	4b09      	ldr	r3, [pc, #36]	@ (8001f14 <LCD_update+0x78>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	701a      	strb	r2, [r3, #0]
			}
			LCD_show_edit_clock_screen();
 8001ef4:	f7ff feec 	bl	8001cd0 <LCD_show_edit_clock_screen>
 8001ef8:	e001      	b.n	8001efe <LCD_update+0x62>
		} else {
			LCD_show_clock_screen();
 8001efa:	f7ff fe9f 	bl	8001c3c <LCD_show_clock_screen>
		}
	}
	is_update_lcd = false;
 8001efe:	4b06      	ldr	r3, [pc, #24]	@ (8001f18 <LCD_update+0x7c>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	701a      	strb	r2, [r3, #0]
}
 8001f04:	bf00      	nop
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	2000024c 	.word	0x2000024c
 8001f0c:	08009d44 	.word	0x08009d44
 8001f10:	20000259 	.word	0x20000259
 8001f14:	2000025a 	.word	0x2000025a
 8001f18:	20000258 	.word	0x20000258

08001f1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f20:	b672      	cpsid	i
}
 8001f22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f24:	bf00      	nop
 8001f26:	e7fd      	b.n	8001f24 <Error_Handler+0x8>

08001f28 <OLED_init>:
 */


#include "oled.h"

void OLED_init(void) {
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
	SSD1306_init();
 8001f2c:	f7fe fd06 	bl	800093c <SSD1306_init>
}
 8001f30:	bf00      	nop
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <OLED_print>:


void OLED_print(char *str, uint16_t x, uint16_t y, uint8_t size) {
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b088      	sub	sp, #32
 8001f38:	af04      	add	r7, sp, #16
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	4608      	mov	r0, r1
 8001f3e:	4611      	mov	r1, r2
 8001f40:	461a      	mov	r2, r3
 8001f42:	4603      	mov	r3, r0
 8001f44:	817b      	strh	r3, [r7, #10]
 8001f46:	460b      	mov	r3, r1
 8001f48:	813b      	strh	r3, [r7, #8]
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	71fb      	strb	r3, [r7, #7]
	GFX_draw_string(x, y, str, WHITE, BLACK, size, size);
 8001f4e:	8978      	ldrh	r0, [r7, #10]
 8001f50:	8939      	ldrh	r1, [r7, #8]
 8001f52:	79fb      	ldrb	r3, [r7, #7]
 8001f54:	79fa      	ldrb	r2, [r7, #7]
 8001f56:	9202      	str	r2, [sp, #8]
 8001f58:	9301      	str	r3, [sp, #4]
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	9300      	str	r3, [sp, #0]
 8001f5e:	2301      	movs	r3, #1
 8001f60:	68fa      	ldr	r2, [r7, #12]
 8001f62:	f7fe fc3d 	bl	80007e0 <GFX_draw_string>
	SSD1306_display_repaint();
 8001f66:	f7ff f85f 	bl	8001028 <SSD1306_display_repaint>
}
 8001f6a:	bf00      	nop
 8001f6c:	3710      	adds	r7, #16
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
	...

08001f74 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b090      	sub	sp, #64	@ 0x40
 8001f78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */
	__HAL_RCC_BACKUPRESET_FORCE();
 8001f7a:	4b45      	ldr	r3, [pc, #276]	@ (8002090 <MX_RTC_Init+0x11c>)
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	601a      	str	r2, [r3, #0]
	__HAL_RCC_BACKUPRESET_RELEASE();
 8001f80:	4b43      	ldr	r3, [pc, #268]	@ (8002090 <MX_RTC_Init+0x11c>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	601a      	str	r2, [r3, #0]


  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001f86:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	601a      	str	r2, [r3, #0]
 8001f8e:	605a      	str	r2, [r3, #4]
 8001f90:	609a      	str	r2, [r3, #8]
 8001f92:	60da      	str	r2, [r3, #12]
 8001f94:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001f96:	2300      	movs	r3, #0
 8001f98:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8001f9a:	463b      	mov	r3, r7
 8001f9c:	2228      	movs	r2, #40	@ 0x28
 8001f9e:	2100      	movs	r1, #0
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f006 ff42 	bl	8008e2a <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001fa6:	4b3b      	ldr	r3, [pc, #236]	@ (8002094 <MX_RTC_Init+0x120>)
 8001fa8:	4a3b      	ldr	r2, [pc, #236]	@ (8002098 <MX_RTC_Init+0x124>)
 8001faa:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001fac:	4b39      	ldr	r3, [pc, #228]	@ (8002094 <MX_RTC_Init+0x120>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001fb2:	4b38      	ldr	r3, [pc, #224]	@ (8002094 <MX_RTC_Init+0x120>)
 8001fb4:	227f      	movs	r2, #127	@ 0x7f
 8001fb6:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001fb8:	4b36      	ldr	r3, [pc, #216]	@ (8002094 <MX_RTC_Init+0x120>)
 8001fba:	22ff      	movs	r2, #255	@ 0xff
 8001fbc:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001fbe:	4b35      	ldr	r3, [pc, #212]	@ (8002094 <MX_RTC_Init+0x120>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001fc4:	4b33      	ldr	r3, [pc, #204]	@ (8002094 <MX_RTC_Init+0x120>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001fca:	4b32      	ldr	r3, [pc, #200]	@ (8002094 <MX_RTC_Init+0x120>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001fd0:	4830      	ldr	r0, [pc, #192]	@ (8002094 <MX_RTC_Init+0x120>)
 8001fd2:	f004 ff2b 	bl	8006e2c <HAL_RTC_Init>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 8001fdc:	f7ff ff9e 	bl	8001f1c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x19;
 8001fe0:	2319      	movs	r3, #25
 8001fe2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8001fec:	2300      	movs	r3, #0
 8001fee:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001ffa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ffe:	2201      	movs	r2, #1
 8002000:	4619      	mov	r1, r3
 8002002:	4824      	ldr	r0, [pc, #144]	@ (8002094 <MX_RTC_Init+0x120>)
 8002004:	f004 ff93 	bl	8006f2e <HAL_RTC_SetTime>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d001      	beq.n	8002012 <MX_RTC_Init+0x9e>
  {
    Error_Handler();
 800200e:	f7ff ff85 	bl	8001f1c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 8002012:	2305      	movs	r3, #5
 8002014:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JUNE;
 8002018:	2306      	movs	r3, #6
 800201a:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x20;
 800201e:	2320      	movs	r3, #32
 8002020:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x25;
 8002024:	2325      	movs	r3, #37	@ 0x25
 8002026:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800202a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800202e:	2201      	movs	r2, #1
 8002030:	4619      	mov	r1, r3
 8002032:	4818      	ldr	r0, [pc, #96]	@ (8002094 <MX_RTC_Init+0x120>)
 8002034:	f005 f873 	bl	800711e <HAL_RTC_SetDate>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d001      	beq.n	8002042 <MX_RTC_Init+0xce>
  {
    Error_Handler();
 800203e:	f7ff ff6d 	bl	8001f1c <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x19;
 8002042:	2319      	movs	r3, #25
 8002044:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8002046:	2300      	movs	r3, #0
 8002048:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x10;
 800204a:	2310      	movs	r3, #16
 800204c:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800204e:	2300      	movs	r3, #0
 8002050:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002052:	2300      	movs	r3, #0
 8002054:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002056:	2300      	movs	r3, #0
 8002058:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800205a:	2300      	movs	r3, #0
 800205c:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800205e:	2300      	movs	r3, #0
 8002060:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002062:	2300      	movs	r3, #0
 8002064:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x20;
 8002066:	2320      	movs	r3, #32
 8002068:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 800206c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002070:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002072:	463b      	mov	r3, r7
 8002074:	2201      	movs	r2, #1
 8002076:	4619      	mov	r1, r3
 8002078:	4806      	ldr	r0, [pc, #24]	@ (8002094 <MX_RTC_Init+0x120>)
 800207a:	f005 f923 	bl	80072c4 <HAL_RTC_SetAlarm_IT>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <MX_RTC_Init+0x114>
  {
    Error_Handler();
 8002084:	f7ff ff4a 	bl	8001f1c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002088:	bf00      	nop
 800208a:	3740      	adds	r7, #64	@ 0x40
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	42470e40 	.word	0x42470e40
 8002094:	20000260 	.word	0x20000260
 8002098:	40002800 	.word	0x40002800

0800209c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b088      	sub	sp, #32
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80020a4:	f107 0308 	add.w	r3, r7, #8
 80020a8:	2200      	movs	r2, #0
 80020aa:	601a      	str	r2, [r3, #0]
 80020ac:	605a      	str	r2, [r3, #4]
 80020ae:	609a      	str	r2, [r3, #8]
 80020b0:	60da      	str	r2, [r3, #12]
 80020b2:	611a      	str	r2, [r3, #16]
 80020b4:	615a      	str	r2, [r3, #20]
  if(rtcHandle->Instance==RTC)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a10      	ldr	r2, [pc, #64]	@ (80020fc <HAL_RTC_MspInit+0x60>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d119      	bne.n	80020f4 <HAL_RTC_MspInit+0x58>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80020c0:	2302      	movs	r3, #2
 80020c2:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80020c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80020c8:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020ca:	f107 0308 	add.w	r3, r7, #8
 80020ce:	4618      	mov	r0, r3
 80020d0:	f004 fdbc 	bl	8006c4c <HAL_RCCEx_PeriphCLKConfig>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80020da:	f7ff ff1f 	bl	8001f1c <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80020de:	4b08      	ldr	r3, [pc, #32]	@ (8002100 <HAL_RTC_MspInit+0x64>)
 80020e0:	2201      	movs	r2, #1
 80020e2:	601a      	str	r2, [r3, #0]

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80020e4:	2200      	movs	r2, #0
 80020e6:	2100      	movs	r1, #0
 80020e8:	2029      	movs	r0, #41	@ 0x29
 80020ea:	f000 ff38 	bl	8002f5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80020ee:	2029      	movs	r0, #41	@ 0x29
 80020f0:	f000 ff51 	bl	8002f96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80020f4:	bf00      	nop
 80020f6:	3720      	adds	r7, #32
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	40002800 	.word	0x40002800
 8002100:	42470e3c 	.word	0x42470e3c

08002104 <RTC_update_clock>:
  }
}

/* USER CODE BEGIN 1 */

void RTC_update_clock(struct ClockConfig *config) {
 8002104:	b580      	push	{r7, lr}
 8002106:	b088      	sub	sp, #32
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
	__HAL_RCC_BACKUPRESET_FORCE();
 800210c:	4b22      	ldr	r3, [pc, #136]	@ (8002198 <RTC_update_clock+0x94>)
 800210e:	2201      	movs	r2, #1
 8002110:	601a      	str	r2, [r3, #0]
	__HAL_RCC_BACKUPRESET_RELEASE();
 8002112:	4b21      	ldr	r3, [pc, #132]	@ (8002198 <RTC_update_clock+0x94>)
 8002114:	2200      	movs	r2, #0
 8002116:	601a      	str	r2, [r3, #0]

	RTC_TimeTypeDef sTime = {0};
 8002118:	f107 030c 	add.w	r3, r7, #12
 800211c:	2200      	movs	r2, #0
 800211e:	601a      	str	r2, [r3, #0]
 8002120:	605a      	str	r2, [r3, #4]
 8002122:	609a      	str	r2, [r3, #8]
 8002124:	60da      	str	r2, [r3, #12]
 8002126:	611a      	str	r2, [r3, #16]
	RTC_DateTypeDef sDate = {0};
 8002128:	2300      	movs	r3, #0
 800212a:	60bb      	str	r3, [r7, #8]

	sTime.Hours = config->hours;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	733b      	strb	r3, [r7, #12]
	sTime.Minutes = config->minutes;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	785b      	ldrb	r3, [r3, #1]
 8002136:	737b      	strb	r3, [r7, #13]
	sTime.Seconds = config->seconds;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	789b      	ldrb	r3, [r3, #2]
 800213c:	73bb      	strb	r3, [r7, #14]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800213e:	2300      	movs	r3, #0
 8002140:	61bb      	str	r3, [r7, #24]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002142:	2300      	movs	r3, #0
 8002144:	61fb      	str	r3, [r7, #28]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002146:	f107 030c 	add.w	r3, r7, #12
 800214a:	2201      	movs	r2, #1
 800214c:	4619      	mov	r1, r3
 800214e:	4813      	ldr	r0, [pc, #76]	@ (800219c <RTC_update_clock+0x98>)
 8002150:	f004 feed 	bl	8006f2e <HAL_RTC_SetTime>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <RTC_update_clock+0x5a>
	{
		Error_Handler();
 800215a:	f7ff fedf 	bl	8001f1c <Error_Handler>
	}
	sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 800215e:	2305      	movs	r3, #5
 8002160:	723b      	strb	r3, [r7, #8]
	sDate.Month = config->month;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	791b      	ldrb	r3, [r3, #4]
 8002166:	727b      	strb	r3, [r7, #9]
	sDate.Date = config->date;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	78db      	ldrb	r3, [r3, #3]
 800216c:	72bb      	strb	r3, [r7, #10]
	sDate.Year = config->year;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	88db      	ldrh	r3, [r3, #6]
 8002172:	b2db      	uxtb	r3, r3
 8002174:	72fb      	strb	r3, [r7, #11]

	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002176:	f107 0308 	add.w	r3, r7, #8
 800217a:	2201      	movs	r2, #1
 800217c:	4619      	mov	r1, r3
 800217e:	4807      	ldr	r0, [pc, #28]	@ (800219c <RTC_update_clock+0x98>)
 8002180:	f004 ffcd 	bl	800711e <HAL_RTC_SetDate>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <RTC_update_clock+0x8a>
	{
		Error_Handler();
 800218a:	f7ff fec7 	bl	8001f1c <Error_Handler>
	}
}
 800218e:	bf00      	nop
 8002190:	3720      	adds	r7, #32
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	42470e40 	.word	0x42470e40
 800219c:	20000260 	.word	0x20000260

080021a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b083      	sub	sp, #12
 80021a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021a6:	2300      	movs	r3, #0
 80021a8:	607b      	str	r3, [r7, #4]
 80021aa:	4b10      	ldr	r3, [pc, #64]	@ (80021ec <HAL_MspInit+0x4c>)
 80021ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ae:	4a0f      	ldr	r2, [pc, #60]	@ (80021ec <HAL_MspInit+0x4c>)
 80021b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80021b6:	4b0d      	ldr	r3, [pc, #52]	@ (80021ec <HAL_MspInit+0x4c>)
 80021b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021be:	607b      	str	r3, [r7, #4]
 80021c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021c2:	2300      	movs	r3, #0
 80021c4:	603b      	str	r3, [r7, #0]
 80021c6:	4b09      	ldr	r3, [pc, #36]	@ (80021ec <HAL_MspInit+0x4c>)
 80021c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ca:	4a08      	ldr	r2, [pc, #32]	@ (80021ec <HAL_MspInit+0x4c>)
 80021cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80021d2:	4b06      	ldr	r3, [pc, #24]	@ (80021ec <HAL_MspInit+0x4c>)
 80021d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021da:	603b      	str	r3, [r7, #0]
 80021dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021de:	bf00      	nop
 80021e0:	370c      	adds	r7, #12
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr
 80021ea:	bf00      	nop
 80021ec:	40023800 	.word	0x40023800

080021f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021f4:	bf00      	nop
 80021f6:	e7fd      	b.n	80021f4 <NMI_Handler+0x4>

080021f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021fc:	bf00      	nop
 80021fe:	e7fd      	b.n	80021fc <HardFault_Handler+0x4>

08002200 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002204:	bf00      	nop
 8002206:	e7fd      	b.n	8002204 <MemManage_Handler+0x4>

08002208 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800220c:	bf00      	nop
 800220e:	e7fd      	b.n	800220c <BusFault_Handler+0x4>

08002210 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002214:	bf00      	nop
 8002216:	e7fd      	b.n	8002214 <UsageFault_Handler+0x4>

08002218 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800221c:	bf00      	nop
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr

08002226 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002226:	b480      	push	{r7}
 8002228:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800222a:	bf00      	nop
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002238:	bf00      	nop
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr

08002242 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002242:	b580      	push	{r7, lr}
 8002244:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002246:	f000 fd6b 	bl	8002d20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800224a:	bf00      	nop
 800224c:	bd80      	pop	{r7, pc}

0800224e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800224e:	b580      	push	{r7, lr}
 8002250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_BTN_Pin);
 8002252:	2001      	movs	r0, #1
 8002254:	f001 fc04 	bl	8003a60 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002258:	bf00      	nop
 800225a:	bd80      	pop	{r7, pc}

0800225c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC_BTN_Pin);
 8002260:	2002      	movs	r0, #2
 8002262:	f001 fbfd 	bl	8003a60 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002266:	bf00      	nop
 8002268:	bd80      	pop	{r7, pc}

0800226a <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800226a:	b580      	push	{r7, lr}
 800226c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC2_BTN_Pin);
 800226e:	2004      	movs	r0, #4
 8002270:	f001 fbf6 	bl	8003a60 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002274:	bf00      	nop
 8002276:	bd80      	pop	{r7, pc}

08002278 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800227c:	4802      	ldr	r0, [pc, #8]	@ (8002288 <DMA1_Stream1_IRQHandler+0x10>)
 800227e:	f000 ffcd 	bl	800321c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002282:	bf00      	nop
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	20000140 	.word	0x20000140

0800228c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_tx);
 8002290:	4802      	ldr	r0, [pc, #8]	@ (800229c <DMA1_Stream4_IRQHandler+0x10>)
 8002292:	f000 ffc3 	bl	800321c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002296:	bf00      	nop
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	200001a0 	.word	0x200001a0

080022a0 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80022a4:	4802      	ldr	r0, [pc, #8]	@ (80022b0 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80022a6:	f005 fee1 	bl	800806c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80022aa:	bf00      	nop
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	20000290 	.word	0x20000290

080022b4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80022b8:	4802      	ldr	r0, [pc, #8]	@ (80022c4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80022ba:	f005 fed7 	bl	800806c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80022be:	bf00      	nop
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	20000290 	.word	0x20000290

080022c8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80022cc:	4802      	ldr	r0, [pc, #8]	@ (80022d8 <TIM3_IRQHandler+0x10>)
 80022ce:	f005 fecd 	bl	800806c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80022d2:	bf00      	nop
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	20000320 	.word	0x20000320

080022dc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80022e0:	4802      	ldr	r0, [pc, #8]	@ (80022ec <TIM4_IRQHandler+0x10>)
 80022e2:	f005 fec3 	bl	800806c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80022e6:	bf00      	nop
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	20000368 	.word	0x20000368

080022f0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80022f4:	4802      	ldr	r0, [pc, #8]	@ (8002300 <I2C1_EV_IRQHandler+0x10>)
 80022f6:	f002 f87b 	bl	80043f0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80022fa:	bf00      	nop
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	20000098 	.word	0x20000098

08002304 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002308:	4802      	ldr	r0, [pc, #8]	@ (8002314 <RTC_Alarm_IRQHandler+0x10>)
 800230a:	f005 f91f 	bl	800754c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800230e:	bf00      	nop
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	20000260 	.word	0x20000260

08002318 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 800231c:	4802      	ldr	r0, [pc, #8]	@ (8002328 <I2C3_EV_IRQHandler+0x10>)
 800231e:	f002 f867 	bl	80043f0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 8002322:	bf00      	nop
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	200000ec 	.word	0x200000ec

0800232c <HAL_TIM_PWM_PulseFinishedCallback>:

/* USER CODE BEGIN 1 */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a26      	ldr	r2, [pc, #152]	@ (80023d4 <HAL_TIM_PWM_PulseFinishedCallback+0xa8>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d120      	bne.n	8002380 <HAL_TIM_PWM_PulseFinishedCallback+0x54>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	7f1b      	ldrb	r3, [r3, #28]
 8002342:	2b01      	cmp	r3, #1
 8002344:	d11c      	bne.n	8002380 <HAL_TIM_PWM_PulseFinishedCallback+0x54>

    	if(buzzer_cnt < 5) {
 8002346:	4b24      	ldr	r3, [pc, #144]	@ (80023d8 <HAL_TIM_PWM_PulseFinishedCallback+0xac>)
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	b2db      	uxtb	r3, r3
 800234c:	2b04      	cmp	r3, #4
 800234e:	d805      	bhi.n	800235c <HAL_TIM_PWM_PulseFinishedCallback+0x30>
    		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 10000);
 8002350:	4b22      	ldr	r3, [pc, #136]	@ (80023dc <HAL_TIM_PWM_PulseFinishedCallback+0xb0>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002358:	635a      	str	r2, [r3, #52]	@ 0x34
 800235a:	e003      	b.n	8002364 <HAL_TIM_PWM_PulseFinishedCallback+0x38>

    	} else {
    		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 800235c:	4b1f      	ldr	r3, [pc, #124]	@ (80023dc <HAL_TIM_PWM_PulseFinishedCallback+0xb0>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	2200      	movs	r2, #0
 8002362:	635a      	str	r2, [r3, #52]	@ 0x34
    	}

    	buzzer_cnt = buzzer_cnt <= 6 ? buzzer_cnt + 1 : 0;
 8002364:	4b1c      	ldr	r3, [pc, #112]	@ (80023d8 <HAL_TIM_PWM_PulseFinishedCallback+0xac>)
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	b2db      	uxtb	r3, r3
 800236a:	2b06      	cmp	r3, #6
 800236c:	d805      	bhi.n	800237a <HAL_TIM_PWM_PulseFinishedCallback+0x4e>
 800236e:	4b1a      	ldr	r3, [pc, #104]	@ (80023d8 <HAL_TIM_PWM_PulseFinishedCallback+0xac>)
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	b2db      	uxtb	r3, r3
 8002374:	3301      	adds	r3, #1
 8002376:	b2db      	uxtb	r3, r3
 8002378:	e000      	b.n	800237c <HAL_TIM_PWM_PulseFinishedCallback+0x50>
 800237a:	2300      	movs	r3, #0
 800237c:	4a16      	ldr	r2, [pc, #88]	@ (80023d8 <HAL_TIM_PWM_PulseFinishedCallback+0xac>)
 800237e:	7013      	strb	r3, [r2, #0]
    }

    if(htim->Instance == TIM4) {
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a16      	ldr	r2, [pc, #88]	@ (80023e0 <HAL_TIM_PWM_PulseFinishedCallback+0xb4>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d11d      	bne.n	80023c6 <HAL_TIM_PWM_PulseFinishedCallback+0x9a>
    	is_update_lcd = !is_update_lcd;
 800238a:	4b16      	ldr	r3, [pc, #88]	@ (80023e4 <HAL_TIM_PWM_PulseFinishedCallback+0xb8>)
 800238c:	781b      	ldrb	r3, [r3, #0]
 800238e:	2b00      	cmp	r3, #0
 8002390:	bf14      	ite	ne
 8002392:	2301      	movne	r3, #1
 8002394:	2300      	moveq	r3, #0
 8002396:	b2db      	uxtb	r3, r3
 8002398:	f083 0301 	eor.w	r3, r3, #1
 800239c:	b2db      	uxtb	r3, r3
 800239e:	f003 0301 	and.w	r3, r3, #1
 80023a2:	b2da      	uxtb	r2, r3
 80023a4:	4b0f      	ldr	r3, [pc, #60]	@ (80023e4 <HAL_TIM_PWM_PulseFinishedCallback+0xb8>)
 80023a6:	701a      	strb	r2, [r3, #0]
    	is_update_oled = !is_update_oled;
 80023a8:	4b0f      	ldr	r3, [pc, #60]	@ (80023e8 <HAL_TIM_PWM_PulseFinishedCallback+0xbc>)
 80023aa:	781b      	ldrb	r3, [r3, #0]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	bf14      	ite	ne
 80023b0:	2301      	movne	r3, #1
 80023b2:	2300      	moveq	r3, #0
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	f083 0301 	eor.w	r3, r3, #1
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	f003 0301 	and.w	r3, r3, #1
 80023c0:	b2da      	uxtb	r2, r3
 80023c2:	4b09      	ldr	r3, [pc, #36]	@ (80023e8 <HAL_TIM_PWM_PulseFinishedCallback+0xbc>)
 80023c4:	701a      	strb	r2, [r3, #0]
    }
}
 80023c6:	bf00      	nop
 80023c8:	370c      	adds	r7, #12
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr
 80023d2:	bf00      	nop
 80023d4:	40000400 	.word	0x40000400
 80023d8:	20000280 	.word	0x20000280
 80023dc:	20000320 	.word	0x20000320
 80023e0:	40000800 	.word	0x40000800
 80023e4:	20000258 	.word	0x20000258
 80023e8:	20000002 	.word	0x20000002

080023ec <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t pin)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	4603      	mov	r3, r0
 80023f4:	80fb      	strh	r3, [r7, #6]
    if (pin == ENC_BTN_Pin)
 80023f6:	88fb      	ldrh	r3, [r7, #6]
 80023f8:	2b02      	cmp	r3, #2
 80023fa:	d12a      	bne.n	8002452 <HAL_GPIO_EXTI_Callback+0x66>
    {
    	if(HAL_GetTick() - enc_alarm_selection_mode_tick > 70) {
 80023fc:	f000 fca4 	bl	8002d48 <HAL_GetTick>
 8002400:	4602      	mov	r2, r0
 8002402:	4b4c      	ldr	r3, [pc, #304]	@ (8002534 <HAL_GPIO_EXTI_Callback+0x148>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	2b46      	cmp	r3, #70	@ 0x46
 800240a:	f240 808f 	bls.w	800252c <HAL_GPIO_EXTI_Callback+0x140>
    		enc_alarm_selection_mode_tick = HAL_GetTick();
 800240e:	f000 fc9b 	bl	8002d48 <HAL_GetTick>
 8002412:	4603      	mov	r3, r0
 8002414:	4a47      	ldr	r2, [pc, #284]	@ (8002534 <HAL_GPIO_EXTI_Callback+0x148>)
 8002416:	6013      	str	r3, [r2, #0]

    		alarm_index = alarm_index < 1 ? alarm_index + 1 : 0;
 8002418:	4b47      	ldr	r3, [pc, #284]	@ (8002538 <HAL_GPIO_EXTI_Callback+0x14c>)
 800241a:	781b      	ldrb	r3, [r3, #0]
 800241c:	b2db      	uxtb	r3, r3
 800241e:	2b00      	cmp	r3, #0
 8002420:	d105      	bne.n	800242e <HAL_GPIO_EXTI_Callback+0x42>
 8002422:	4b45      	ldr	r3, [pc, #276]	@ (8002538 <HAL_GPIO_EXTI_Callback+0x14c>)
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	b2db      	uxtb	r3, r3
 8002428:	3301      	adds	r3, #1
 800242a:	b2db      	uxtb	r3, r3
 800242c:	e000      	b.n	8002430 <HAL_GPIO_EXTI_Callback+0x44>
 800242e:	2300      	movs	r3, #0
 8002430:	4a41      	ldr	r2, [pc, #260]	@ (8002538 <HAL_GPIO_EXTI_Callback+0x14c>)
 8002432:	7013      	strb	r3, [r2, #0]
    		selection_mode = selection_modes[alarm_index];
 8002434:	4b40      	ldr	r3, [pc, #256]	@ (8002538 <HAL_GPIO_EXTI_Callback+0x14c>)
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	b2db      	uxtb	r3, r3
 800243a:	461a      	mov	r2, r3
 800243c:	4b3f      	ldr	r3, [pc, #252]	@ (800253c <HAL_GPIO_EXTI_Callback+0x150>)
 800243e:	5c9a      	ldrb	r2, [r3, r2]
 8002440:	4b3f      	ldr	r3, [pc, #252]	@ (8002540 <HAL_GPIO_EXTI_Callback+0x154>)
 8002442:	701a      	strb	r2, [r3, #0]

			printf("Mode: %d \n", selection_mode);
 8002444:	4b3e      	ldr	r3, [pc, #248]	@ (8002540 <HAL_GPIO_EXTI_Callback+0x154>)
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	4619      	mov	r1, r3
 800244a:	483e      	ldr	r0, [pc, #248]	@ (8002544 <HAL_GPIO_EXTI_Callback+0x158>)
 800244c:	f006 fc76 	bl	8008d3c <iprintf>
//    			is_clock_edit = false;
//			}
//
//    	}
    }
}
 8002450:	e06c      	b.n	800252c <HAL_GPIO_EXTI_Callback+0x140>
    else if (pin == ENC2_BTN_Pin)
 8002452:	88fb      	ldrh	r3, [r7, #6]
 8002454:	2b04      	cmp	r3, #4
 8002456:	d129      	bne.n	80024ac <HAL_GPIO_EXTI_Callback+0xc0>
    	if(HAL_GetTick() - enc_clock_selection_mode_tick > 70) {
 8002458:	f000 fc76 	bl	8002d48 <HAL_GetTick>
 800245c:	4602      	mov	r2, r0
 800245e:	4b3a      	ldr	r3, [pc, #232]	@ (8002548 <HAL_GPIO_EXTI_Callback+0x15c>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	1ad3      	subs	r3, r2, r3
 8002464:	2b46      	cmp	r3, #70	@ 0x46
 8002466:	d961      	bls.n	800252c <HAL_GPIO_EXTI_Callback+0x140>
    		enc_clock_selection_mode_tick = HAL_GetTick();
 8002468:	f000 fc6e 	bl	8002d48 <HAL_GetTick>
 800246c:	4603      	mov	r3, r0
 800246e:	4a36      	ldr	r2, [pc, #216]	@ (8002548 <HAL_GPIO_EXTI_Callback+0x15c>)
 8002470:	6013      	str	r3, [r2, #0]
    		clock_index = clock_index < 5 ? clock_index + 1 : 0;
 8002472:	4b36      	ldr	r3, [pc, #216]	@ (800254c <HAL_GPIO_EXTI_Callback+0x160>)
 8002474:	781b      	ldrb	r3, [r3, #0]
 8002476:	b2db      	uxtb	r3, r3
 8002478:	2b04      	cmp	r3, #4
 800247a:	d805      	bhi.n	8002488 <HAL_GPIO_EXTI_Callback+0x9c>
 800247c:	4b33      	ldr	r3, [pc, #204]	@ (800254c <HAL_GPIO_EXTI_Callback+0x160>)
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	b2db      	uxtb	r3, r3
 8002482:	3301      	adds	r3, #1
 8002484:	b2db      	uxtb	r3, r3
 8002486:	e000      	b.n	800248a <HAL_GPIO_EXTI_Callback+0x9e>
 8002488:	2300      	movs	r3, #0
 800248a:	4a30      	ldr	r2, [pc, #192]	@ (800254c <HAL_GPIO_EXTI_Callback+0x160>)
 800248c:	7013      	strb	r3, [r2, #0]
    		clock_selection_mode = selection_modes[clock_index];
 800248e:	4b2f      	ldr	r3, [pc, #188]	@ (800254c <HAL_GPIO_EXTI_Callback+0x160>)
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	b2db      	uxtb	r3, r3
 8002494:	461a      	mov	r2, r3
 8002496:	4b29      	ldr	r3, [pc, #164]	@ (800253c <HAL_GPIO_EXTI_Callback+0x150>)
 8002498:	5c9a      	ldrb	r2, [r3, r2]
 800249a:	4b2d      	ldr	r3, [pc, #180]	@ (8002550 <HAL_GPIO_EXTI_Callback+0x164>)
 800249c:	701a      	strb	r2, [r3, #0]
			printf("Mode: %d \n", clock_selection_mode);
 800249e:	4b2c      	ldr	r3, [pc, #176]	@ (8002550 <HAL_GPIO_EXTI_Callback+0x164>)
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	4619      	mov	r1, r3
 80024a4:	4827      	ldr	r0, [pc, #156]	@ (8002544 <HAL_GPIO_EXTI_Callback+0x158>)
 80024a6:	f006 fc49 	bl	8008d3c <iprintf>
}
 80024aa:	e03f      	b.n	800252c <HAL_GPIO_EXTI_Callback+0x140>
    else if(pin == USER_BTN_Pin) {
 80024ac:	88fb      	ldrh	r3, [r7, #6]
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d13c      	bne.n	800252c <HAL_GPIO_EXTI_Callback+0x140>
    	switch(user_button_action) {
 80024b2:	4b28      	ldr	r3, [pc, #160]	@ (8002554 <HAL_GPIO_EXTI_Callback+0x168>)
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	2b04      	cmp	r3, #4
 80024b8:	d838      	bhi.n	800252c <HAL_GPIO_EXTI_Callback+0x140>
 80024ba:	a201      	add	r2, pc, #4	@ (adr r2, 80024c0 <HAL_GPIO_EXTI_Callback+0xd4>)
 80024bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024c0:	080024ff 	.word	0x080024ff
 80024c4:	08002513 	.word	0x08002513
 80024c8:	080024ef 	.word	0x080024ef
 80024cc:	080024f7 	.word	0x080024f7
 80024d0:	080024d5 	.word	0x080024d5
				user_button_action = USER_BTN_EDIT_CLOCK;
 80024d4:	4b1f      	ldr	r3, [pc, #124]	@ (8002554 <HAL_GPIO_EXTI_Callback+0x168>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	701a      	strb	r2, [r3, #0]
        		alarm_config.enabled = false;
 80024da:	4b1f      	ldr	r3, [pc, #124]	@ (8002558 <HAL_GPIO_EXTI_Callback+0x16c>)
 80024dc:	2200      	movs	r2, #0
 80024de:	701a      	strb	r2, [r3, #0]
    			alarm_config.dismissed = true;
 80024e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002558 <HAL_GPIO_EXTI_Callback+0x16c>)
 80024e2:	2201      	movs	r2, #1
 80024e4:	705a      	strb	r2, [r3, #1]
    			BUZZER_set_enable(false);
 80024e6:	2000      	movs	r0, #0
 80024e8:	f000 fb86 	bl	8002bf8 <BUZZER_set_enable>
    			break;
 80024ec:	e01e      	b.n	800252c <HAL_GPIO_EXTI_Callback+0x140>
    			user_button_action = USER_BTN_SAVE_ALARM;
 80024ee:	4b19      	ldr	r3, [pc, #100]	@ (8002554 <HAL_GPIO_EXTI_Callback+0x168>)
 80024f0:	2203      	movs	r2, #3
 80024f2:	701a      	strb	r2, [r3, #0]
    			break;
 80024f4:	e01a      	b.n	800252c <HAL_GPIO_EXTI_Callback+0x140>
    			user_button_action = USER_BTN_EDIT_ALARM;
 80024f6:	4b17      	ldr	r3, [pc, #92]	@ (8002554 <HAL_GPIO_EXTI_Callback+0x168>)
 80024f8:	2202      	movs	r2, #2
 80024fa:	701a      	strb	r2, [r3, #0]
    			break;
 80024fc:	e016      	b.n	800252c <HAL_GPIO_EXTI_Callback+0x140>
    			user_button_action = USER_BTN_SAVE_CLOCK;
 80024fe:	4b15      	ldr	r3, [pc, #84]	@ (8002554 <HAL_GPIO_EXTI_Callback+0x168>)
 8002500:	2201      	movs	r2, #1
 8002502:	701a      	strb	r2, [r3, #0]
    			is_lcd_cls = true;
 8002504:	4b15      	ldr	r3, [pc, #84]	@ (800255c <HAL_GPIO_EXTI_Callback+0x170>)
 8002506:	2201      	movs	r2, #1
 8002508:	701a      	strb	r2, [r3, #0]
				is_clock_edit = true;
 800250a:	4b15      	ldr	r3, [pc, #84]	@ (8002560 <HAL_GPIO_EXTI_Callback+0x174>)
 800250c:	2201      	movs	r2, #1
 800250e:	701a      	strb	r2, [r3, #0]
    			break;
 8002510:	e00c      	b.n	800252c <HAL_GPIO_EXTI_Callback+0x140>
				user_button_action = USER_BTN_EDIT_CLOCK;
 8002512:	4b10      	ldr	r3, [pc, #64]	@ (8002554 <HAL_GPIO_EXTI_Callback+0x168>)
 8002514:	2200      	movs	r2, #0
 8002516:	701a      	strb	r2, [r3, #0]
				is_lcd_cls = true;
 8002518:	4b10      	ldr	r3, [pc, #64]	@ (800255c <HAL_GPIO_EXTI_Callback+0x170>)
 800251a:	2201      	movs	r2, #1
 800251c:	701a      	strb	r2, [r3, #0]
				is_clock_edit = false;
 800251e:	4b10      	ldr	r3, [pc, #64]	@ (8002560 <HAL_GPIO_EXTI_Callback+0x174>)
 8002520:	2200      	movs	r2, #0
 8002522:	701a      	strb	r2, [r3, #0]
				RTC_update_clock(&clock_config);
 8002524:	480f      	ldr	r0, [pc, #60]	@ (8002564 <HAL_GPIO_EXTI_Callback+0x178>)
 8002526:	f7ff fded 	bl	8002104 <RTC_update_clock>
				break;
 800252a:	bf00      	nop
}
 800252c:	bf00      	nop
 800252e:	3708      	adds	r7, #8
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	20000284 	.word	0x20000284
 8002538:	20000281 	.word	0x20000281
 800253c:	20000004 	.word	0x20000004
 8002540:	20000000 	.word	0x20000000
 8002544:	08009d58 	.word	0x08009d58
 8002548:	20000288 	.word	0x20000288
 800254c:	20000282 	.word	0x20000282
 8002550:	20000001 	.word	0x20000001
 8002554:	20000248 	.word	0x20000248
 8002558:	2000024c 	.word	0x2000024c
 800255c:	2000025a 	.word	0x2000025a
 8002560:	20000259 	.word	0x20000259
 8002564:	20000250 	.word	0x20000250

08002568 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc_)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
	alarm_config.enabled = true;
 8002570:	4b06      	ldr	r3, [pc, #24]	@ (800258c <HAL_RTC_AlarmAEventCallback+0x24>)
 8002572:	2201      	movs	r2, #1
 8002574:	701a      	strb	r2, [r3, #0]
	user_button_action = USER_BTN_DISMISS_ALARM;
 8002576:	4b06      	ldr	r3, [pc, #24]	@ (8002590 <HAL_RTC_AlarmAEventCallback+0x28>)
 8002578:	2204      	movs	r2, #4
 800257a:	701a      	strb	r2, [r3, #0]
	BUZZER_set_enable(true);
 800257c:	2001      	movs	r0, #1
 800257e:	f000 fb3b 	bl	8002bf8 <BUZZER_set_enable>
}
 8002582:	bf00      	nop
 8002584:	3708      	adds	r7, #8
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	2000024c 	.word	0x2000024c
 8002590:	20000248 	.word	0x20000248

08002594 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b086      	sub	sp, #24
 8002598:	af00      	add	r7, sp, #0
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	60b9      	str	r1, [r7, #8]
 800259e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025a0:	2300      	movs	r3, #0
 80025a2:	617b      	str	r3, [r7, #20]
 80025a4:	e00a      	b.n	80025bc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80025a6:	f3af 8000 	nop.w
 80025aa:	4601      	mov	r1, r0
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	1c5a      	adds	r2, r3, #1
 80025b0:	60ba      	str	r2, [r7, #8]
 80025b2:	b2ca      	uxtb	r2, r1
 80025b4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	3301      	adds	r3, #1
 80025ba:	617b      	str	r3, [r7, #20]
 80025bc:	697a      	ldr	r2, [r7, #20]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	429a      	cmp	r2, r3
 80025c2:	dbf0      	blt.n	80025a6 <_read+0x12>
  }

  return len;
 80025c4:	687b      	ldr	r3, [r7, #4]
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3718      	adds	r7, #24
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}

080025ce <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025ce:	b580      	push	{r7, lr}
 80025d0:	b086      	sub	sp, #24
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	60f8      	str	r0, [r7, #12]
 80025d6:	60b9      	str	r1, [r7, #8]
 80025d8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025da:	2300      	movs	r3, #0
 80025dc:	617b      	str	r3, [r7, #20]
 80025de:	e009      	b.n	80025f4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	1c5a      	adds	r2, r3, #1
 80025e4:	60ba      	str	r2, [r7, #8]
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	4618      	mov	r0, r3
 80025ea:	f7ff f8d0 	bl	800178e <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	3301      	adds	r3, #1
 80025f2:	617b      	str	r3, [r7, #20]
 80025f4:	697a      	ldr	r2, [r7, #20]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	429a      	cmp	r2, r3
 80025fa:	dbf1      	blt.n	80025e0 <_write+0x12>
  }
  return len;
 80025fc:	687b      	ldr	r3, [r7, #4]
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3718      	adds	r7, #24
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}

08002606 <_close>:

int _close(int file)
{
 8002606:	b480      	push	{r7}
 8002608:	b083      	sub	sp, #12
 800260a:	af00      	add	r7, sp, #0
 800260c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800260e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002612:	4618      	mov	r0, r3
 8002614:	370c      	adds	r7, #12
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr

0800261e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800261e:	b480      	push	{r7}
 8002620:	b083      	sub	sp, #12
 8002622:	af00      	add	r7, sp, #0
 8002624:	6078      	str	r0, [r7, #4]
 8002626:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800262e:	605a      	str	r2, [r3, #4]
  return 0;
 8002630:	2300      	movs	r3, #0
}
 8002632:	4618      	mov	r0, r3
 8002634:	370c      	adds	r7, #12
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr

0800263e <_isatty>:

int _isatty(int file)
{
 800263e:	b480      	push	{r7}
 8002640:	b083      	sub	sp, #12
 8002642:	af00      	add	r7, sp, #0
 8002644:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002646:	2301      	movs	r3, #1
}
 8002648:	4618      	mov	r0, r3
 800264a:	370c      	adds	r7, #12
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr

08002654 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002654:	b480      	push	{r7}
 8002656:	b085      	sub	sp, #20
 8002658:	af00      	add	r7, sp, #0
 800265a:	60f8      	str	r0, [r7, #12]
 800265c:	60b9      	str	r1, [r7, #8]
 800265e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002660:	2300      	movs	r3, #0
}
 8002662:	4618      	mov	r0, r3
 8002664:	3714      	adds	r7, #20
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr
	...

08002670 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b086      	sub	sp, #24
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002678:	4a14      	ldr	r2, [pc, #80]	@ (80026cc <_sbrk+0x5c>)
 800267a:	4b15      	ldr	r3, [pc, #84]	@ (80026d0 <_sbrk+0x60>)
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002684:	4b13      	ldr	r3, [pc, #76]	@ (80026d4 <_sbrk+0x64>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d102      	bne.n	8002692 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800268c:	4b11      	ldr	r3, [pc, #68]	@ (80026d4 <_sbrk+0x64>)
 800268e:	4a12      	ldr	r2, [pc, #72]	@ (80026d8 <_sbrk+0x68>)
 8002690:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002692:	4b10      	ldr	r3, [pc, #64]	@ (80026d4 <_sbrk+0x64>)
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	4413      	add	r3, r2
 800269a:	693a      	ldr	r2, [r7, #16]
 800269c:	429a      	cmp	r2, r3
 800269e:	d207      	bcs.n	80026b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026a0:	f006 fc22 	bl	8008ee8 <__errno>
 80026a4:	4603      	mov	r3, r0
 80026a6:	220c      	movs	r2, #12
 80026a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026aa:	f04f 33ff 	mov.w	r3, #4294967295
 80026ae:	e009      	b.n	80026c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026b0:	4b08      	ldr	r3, [pc, #32]	@ (80026d4 <_sbrk+0x64>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026b6:	4b07      	ldr	r3, [pc, #28]	@ (80026d4 <_sbrk+0x64>)
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4413      	add	r3, r2
 80026be:	4a05      	ldr	r2, [pc, #20]	@ (80026d4 <_sbrk+0x64>)
 80026c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026c2:	68fb      	ldr	r3, [r7, #12]
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3718      	adds	r7, #24
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	20020000 	.word	0x20020000
 80026d0:	00000400 	.word	0x00000400
 80026d4:	2000028c 	.word	0x2000028c
 80026d8:	20000500 	.word	0x20000500

080026dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026e0:	4b06      	ldr	r3, [pc, #24]	@ (80026fc <SystemInit+0x20>)
 80026e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026e6:	4a05      	ldr	r2, [pc, #20]	@ (80026fc <SystemInit+0x20>)
 80026e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026f0:	bf00      	nop
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	e000ed00 	.word	0xe000ed00

08002700 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b08c      	sub	sp, #48	@ 0x30
 8002704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002706:	f107 030c 	add.w	r3, r7, #12
 800270a:	2224      	movs	r2, #36	@ 0x24
 800270c:	2100      	movs	r1, #0
 800270e:	4618      	mov	r0, r3
 8002710:	f006 fb8b 	bl	8008e2a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002714:	1d3b      	adds	r3, r7, #4
 8002716:	2200      	movs	r2, #0
 8002718:	601a      	str	r2, [r3, #0]
 800271a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800271c:	4b24      	ldr	r3, [pc, #144]	@ (80027b0 <MX_TIM1_Init+0xb0>)
 800271e:	4a25      	ldr	r2, [pc, #148]	@ (80027b4 <MX_TIM1_Init+0xb4>)
 8002720:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002722:	4b23      	ldr	r3, [pc, #140]	@ (80027b0 <MX_TIM1_Init+0xb0>)
 8002724:	2200      	movs	r2, #0
 8002726:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002728:	4b21      	ldr	r3, [pc, #132]	@ (80027b0 <MX_TIM1_Init+0xb0>)
 800272a:	2200      	movs	r2, #0
 800272c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800272e:	4b20      	ldr	r3, [pc, #128]	@ (80027b0 <MX_TIM1_Init+0xb0>)
 8002730:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002734:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002736:	4b1e      	ldr	r3, [pc, #120]	@ (80027b0 <MX_TIM1_Init+0xb0>)
 8002738:	2200      	movs	r2, #0
 800273a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800273c:	4b1c      	ldr	r3, [pc, #112]	@ (80027b0 <MX_TIM1_Init+0xb0>)
 800273e:	2200      	movs	r2, #0
 8002740:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002742:	4b1b      	ldr	r3, [pc, #108]	@ (80027b0 <MX_TIM1_Init+0xb0>)
 8002744:	2200      	movs	r2, #0
 8002746:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002748:	2301      	movs	r3, #1
 800274a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800274c:	2300      	movs	r3, #0
 800274e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002750:	2301      	movs	r3, #1
 8002752:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002754:	2300      	movs	r3, #0
 8002756:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002758:	2300      	movs	r3, #0
 800275a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800275c:	2300      	movs	r3, #0
 800275e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002760:	2301      	movs	r3, #1
 8002762:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002764:	2300      	movs	r3, #0
 8002766:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002768:	2300      	movs	r3, #0
 800276a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800276c:	f107 030c 	add.w	r3, r7, #12
 8002770:	4619      	mov	r1, r3
 8002772:	480f      	ldr	r0, [pc, #60]	@ (80027b0 <MX_TIM1_Init+0xb0>)
 8002774:	f005 fb46 	bl	8007e04 <HAL_TIM_Encoder_Init>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	d001      	beq.n	8002782 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800277e:	f7ff fbcd 	bl	8001f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002782:	2300      	movs	r3, #0
 8002784:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002786:	2300      	movs	r3, #0
 8002788:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800278a:	1d3b      	adds	r3, r7, #4
 800278c:	4619      	mov	r1, r3
 800278e:	4808      	ldr	r0, [pc, #32]	@ (80027b0 <MX_TIM1_Init+0xb0>)
 8002790:	f006 f8da 	bl	8008948 <HAL_TIMEx_MasterConfigSynchronization>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800279a:	f7ff fbbf 	bl	8001f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 800279e:	213c      	movs	r1, #60	@ 0x3c
 80027a0:	4803      	ldr	r0, [pc, #12]	@ (80027b0 <MX_TIM1_Init+0xb0>)
 80027a2:	f005 fbd5 	bl	8007f50 <HAL_TIM_Encoder_Start>
  /* USER CODE END TIM1_Init 2 */

}
 80027a6:	bf00      	nop
 80027a8:	3730      	adds	r7, #48	@ 0x30
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	20000290 	.word	0x20000290
 80027b4:	40010000 	.word	0x40010000

080027b8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b08c      	sub	sp, #48	@ 0x30
 80027bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80027be:	f107 030c 	add.w	r3, r7, #12
 80027c2:	2224      	movs	r2, #36	@ 0x24
 80027c4:	2100      	movs	r1, #0
 80027c6:	4618      	mov	r0, r3
 80027c8:	f006 fb2f 	bl	8008e2a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027cc:	1d3b      	adds	r3, r7, #4
 80027ce:	2200      	movs	r2, #0
 80027d0:	601a      	str	r2, [r3, #0]
 80027d2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80027d4:	4b23      	ldr	r3, [pc, #140]	@ (8002864 <MX_TIM2_Init+0xac>)
 80027d6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80027da:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80027dc:	4b21      	ldr	r3, [pc, #132]	@ (8002864 <MX_TIM2_Init+0xac>)
 80027de:	2200      	movs	r2, #0
 80027e0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027e2:	4b20      	ldr	r3, [pc, #128]	@ (8002864 <MX_TIM2_Init+0xac>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80027e8:	4b1e      	ldr	r3, [pc, #120]	@ (8002864 <MX_TIM2_Init+0xac>)
 80027ea:	f04f 32ff 	mov.w	r2, #4294967295
 80027ee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027f0:	4b1c      	ldr	r3, [pc, #112]	@ (8002864 <MX_TIM2_Init+0xac>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027f6:	4b1b      	ldr	r3, [pc, #108]	@ (8002864 <MX_TIM2_Init+0xac>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80027fc:	2301      	movs	r3, #1
 80027fe:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002800:	2300      	movs	r3, #0
 8002802:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002804:	2301      	movs	r3, #1
 8002806:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002808:	2300      	movs	r3, #0
 800280a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800280c:	2300      	movs	r3, #0
 800280e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002810:	2300      	movs	r3, #0
 8002812:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002814:	2301      	movs	r3, #1
 8002816:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002818:	2300      	movs	r3, #0
 800281a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800281c:	2300      	movs	r3, #0
 800281e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002820:	f107 030c 	add.w	r3, r7, #12
 8002824:	4619      	mov	r1, r3
 8002826:	480f      	ldr	r0, [pc, #60]	@ (8002864 <MX_TIM2_Init+0xac>)
 8002828:	f005 faec 	bl	8007e04 <HAL_TIM_Encoder_Init>
 800282c:	4603      	mov	r3, r0
 800282e:	2b00      	cmp	r3, #0
 8002830:	d001      	beq.n	8002836 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002832:	f7ff fb73 	bl	8001f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002836:	2300      	movs	r3, #0
 8002838:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800283a:	2300      	movs	r3, #0
 800283c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800283e:	1d3b      	adds	r3, r7, #4
 8002840:	4619      	mov	r1, r3
 8002842:	4808      	ldr	r0, [pc, #32]	@ (8002864 <MX_TIM2_Init+0xac>)
 8002844:	f006 f880 	bl	8008948 <HAL_TIMEx_MasterConfigSynchronization>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d001      	beq.n	8002852 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800284e:	f7ff fb65 	bl	8001f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8002852:	213c      	movs	r1, #60	@ 0x3c
 8002854:	4803      	ldr	r0, [pc, #12]	@ (8002864 <MX_TIM2_Init+0xac>)
 8002856:	f005 fb7b 	bl	8007f50 <HAL_TIM_Encoder_Start>

  /* USER CODE END TIM2_Init 2 */

}
 800285a:	bf00      	nop
 800285c:	3730      	adds	r7, #48	@ 0x30
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	200002d8 	.word	0x200002d8

08002868 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b08a      	sub	sp, #40	@ 0x28
 800286c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800286e:	f107 0320 	add.w	r3, r7, #32
 8002872:	2200      	movs	r2, #0
 8002874:	601a      	str	r2, [r3, #0]
 8002876:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002878:	1d3b      	adds	r3, r7, #4
 800287a:	2200      	movs	r2, #0
 800287c:	601a      	str	r2, [r3, #0]
 800287e:	605a      	str	r2, [r3, #4]
 8002880:	609a      	str	r2, [r3, #8]
 8002882:	60da      	str	r2, [r3, #12]
 8002884:	611a      	str	r2, [r3, #16]
 8002886:	615a      	str	r2, [r3, #20]
 8002888:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800288a:	4b22      	ldr	r3, [pc, #136]	@ (8002914 <MX_TIM3_Init+0xac>)
 800288c:	4a22      	ldr	r2, [pc, #136]	@ (8002918 <MX_TIM3_Init+0xb0>)
 800288e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32;
 8002890:	4b20      	ldr	r3, [pc, #128]	@ (8002914 <MX_TIM3_Init+0xac>)
 8002892:	2220      	movs	r2, #32
 8002894:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002896:	4b1f      	ldr	r3, [pc, #124]	@ (8002914 <MX_TIM3_Init+0xac>)
 8002898:	2200      	movs	r2, #0
 800289a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65000;
 800289c:	4b1d      	ldr	r3, [pc, #116]	@ (8002914 <MX_TIM3_Init+0xac>)
 800289e:	f64f 52e8 	movw	r2, #65000	@ 0xfde8
 80028a2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002914 <MX_TIM3_Init+0xac>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80028aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002914 <MX_TIM3_Init+0xac>)
 80028ac:	2280      	movs	r2, #128	@ 0x80
 80028ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80028b0:	4818      	ldr	r0, [pc, #96]	@ (8002914 <MX_TIM3_Init+0xac>)
 80028b2:	f005 f8a7 	bl	8007a04 <HAL_TIM_PWM_Init>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d001      	beq.n	80028c0 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80028bc:	f7ff fb2e 	bl	8001f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028c0:	2300      	movs	r3, #0
 80028c2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028c4:	2300      	movs	r3, #0
 80028c6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80028c8:	f107 0320 	add.w	r3, r7, #32
 80028cc:	4619      	mov	r1, r3
 80028ce:	4811      	ldr	r0, [pc, #68]	@ (8002914 <MX_TIM3_Init+0xac>)
 80028d0:	f006 f83a 	bl	8008948 <HAL_TIMEx_MasterConfigSynchronization>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d001      	beq.n	80028de <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80028da:	f7ff fb1f 	bl	8001f1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80028de:	2360      	movs	r3, #96	@ 0x60
 80028e0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 80028e2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80028e6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028e8:	2300      	movs	r3, #0
 80028ea:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028ec:	2300      	movs	r3, #0
 80028ee:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80028f0:	1d3b      	adds	r3, r7, #4
 80028f2:	2200      	movs	r2, #0
 80028f4:	4619      	mov	r1, r3
 80028f6:	4807      	ldr	r0, [pc, #28]	@ (8002914 <MX_TIM3_Init+0xac>)
 80028f8:	f005 fd04 	bl	8008304 <HAL_TIM_PWM_ConfigChannel>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d001      	beq.n	8002906 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8002902:	f7ff fb0b 	bl	8001f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002906:	4803      	ldr	r0, [pc, #12]	@ (8002914 <MX_TIM3_Init+0xac>)
 8002908:	f000 f93c 	bl	8002b84 <HAL_TIM_MspPostInit>

}
 800290c:	bf00      	nop
 800290e:	3728      	adds	r7, #40	@ 0x28
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}
 8002914:	20000320 	.word	0x20000320
 8002918:	40000400 	.word	0x40000400

0800291c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b08a      	sub	sp, #40	@ 0x28
 8002920:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002922:	f107 0320 	add.w	r3, r7, #32
 8002926:	2200      	movs	r2, #0
 8002928:	601a      	str	r2, [r3, #0]
 800292a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800292c:	1d3b      	adds	r3, r7, #4
 800292e:	2200      	movs	r2, #0
 8002930:	601a      	str	r2, [r3, #0]
 8002932:	605a      	str	r2, [r3, #4]
 8002934:	609a      	str	r2, [r3, #8]
 8002936:	60da      	str	r2, [r3, #12]
 8002938:	611a      	str	r2, [r3, #16]
 800293a:	615a      	str	r2, [r3, #20]
 800293c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800293e:	4b21      	ldr	r3, [pc, #132]	@ (80029c4 <MX_TIM4_Init+0xa8>)
 8002940:	4a21      	ldr	r2, [pc, #132]	@ (80029c8 <MX_TIM4_Init+0xac>)
 8002942:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 16;
 8002944:	4b1f      	ldr	r3, [pc, #124]	@ (80029c4 <MX_TIM4_Init+0xa8>)
 8002946:	2210      	movs	r2, #16
 8002948:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800294a:	4b1e      	ldr	r3, [pc, #120]	@ (80029c4 <MX_TIM4_Init+0xa8>)
 800294c:	2200      	movs	r2, #0
 800294e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000;
 8002950:	4b1c      	ldr	r3, [pc, #112]	@ (80029c4 <MX_TIM4_Init+0xa8>)
 8002952:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002956:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002958:	4b1a      	ldr	r3, [pc, #104]	@ (80029c4 <MX_TIM4_Init+0xa8>)
 800295a:	2200      	movs	r2, #0
 800295c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800295e:	4b19      	ldr	r3, [pc, #100]	@ (80029c4 <MX_TIM4_Init+0xa8>)
 8002960:	2280      	movs	r2, #128	@ 0x80
 8002962:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8002964:	4817      	ldr	r0, [pc, #92]	@ (80029c4 <MX_TIM4_Init+0xa8>)
 8002966:	f004 feff 	bl	8007768 <HAL_TIM_OC_Init>
 800296a:	4603      	mov	r3, r0
 800296c:	2b00      	cmp	r3, #0
 800296e:	d001      	beq.n	8002974 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8002970:	f7ff fad4 	bl	8001f1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002974:	2300      	movs	r3, #0
 8002976:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002978:	2300      	movs	r3, #0
 800297a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800297c:	f107 0320 	add.w	r3, r7, #32
 8002980:	4619      	mov	r1, r3
 8002982:	4810      	ldr	r0, [pc, #64]	@ (80029c4 <MX_TIM4_Init+0xa8>)
 8002984:	f005 ffe0 	bl	8008948 <HAL_TIMEx_MasterConfigSynchronization>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800298e:	f7ff fac5 	bl	8001f1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002992:	2300      	movs	r3, #0
 8002994:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 5000;
 8002996:	f241 3388 	movw	r3, #5000	@ 0x1388
 800299a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800299c:	2300      	movs	r3, #0
 800299e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80029a0:	2300      	movs	r3, #0
 80029a2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80029a4:	1d3b      	adds	r3, r7, #4
 80029a6:	2200      	movs	r2, #0
 80029a8:	4619      	mov	r1, r3
 80029aa:	4806      	ldr	r0, [pc, #24]	@ (80029c4 <MX_TIM4_Init+0xa8>)
 80029ac:	f005 fc4e 	bl	800824c <HAL_TIM_OC_ConfigChannel>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d001      	beq.n	80029ba <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 80029b6:	f7ff fab1 	bl	8001f1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80029ba:	bf00      	nop
 80029bc:	3728      	adds	r7, #40	@ 0x28
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	20000368 	.word	0x20000368
 80029c8:	40000800 	.word	0x40000800

080029cc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b08c      	sub	sp, #48	@ 0x30
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029d4:	f107 031c 	add.w	r3, r7, #28
 80029d8:	2200      	movs	r2, #0
 80029da:	601a      	str	r2, [r3, #0]
 80029dc:	605a      	str	r2, [r3, #4]
 80029de:	609a      	str	r2, [r3, #8]
 80029e0:	60da      	str	r2, [r3, #12]
 80029e2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a3a      	ldr	r2, [pc, #232]	@ (8002ad4 <HAL_TIM_Encoder_MspInit+0x108>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d13d      	bne.n	8002a6a <HAL_TIM_Encoder_MspInit+0x9e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80029ee:	2300      	movs	r3, #0
 80029f0:	61bb      	str	r3, [r7, #24]
 80029f2:	4b39      	ldr	r3, [pc, #228]	@ (8002ad8 <HAL_TIM_Encoder_MspInit+0x10c>)
 80029f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029f6:	4a38      	ldr	r2, [pc, #224]	@ (8002ad8 <HAL_TIM_Encoder_MspInit+0x10c>)
 80029f8:	f043 0301 	orr.w	r3, r3, #1
 80029fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80029fe:	4b36      	ldr	r3, [pc, #216]	@ (8002ad8 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a02:	f003 0301 	and.w	r3, r3, #1
 8002a06:	61bb      	str	r3, [r7, #24]
 8002a08:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	617b      	str	r3, [r7, #20]
 8002a0e:	4b32      	ldr	r3, [pc, #200]	@ (8002ad8 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a12:	4a31      	ldr	r2, [pc, #196]	@ (8002ad8 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002a14:	f043 0310 	orr.w	r3, r3, #16
 8002a18:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a1a:	4b2f      	ldr	r3, [pc, #188]	@ (8002ad8 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1e:	f003 0310 	and.w	r3, r3, #16
 8002a22:	617b      	str	r3, [r7, #20]
 8002a24:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENC1_CLK_Pin|ENC1_DATA_Pin;
 8002a26:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8002a2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a2c:	2302      	movs	r3, #2
 8002a2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a30:	2300      	movs	r3, #0
 8002a32:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a34:	2300      	movs	r3, #0
 8002a36:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a3c:	f107 031c 	add.w	r3, r7, #28
 8002a40:	4619      	mov	r1, r3
 8002a42:	4826      	ldr	r0, [pc, #152]	@ (8002adc <HAL_TIM_Encoder_MspInit+0x110>)
 8002a44:	f000 fe6e 	bl	8003724 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002a48:	2200      	movs	r2, #0
 8002a4a:	2100      	movs	r1, #0
 8002a4c:	2018      	movs	r0, #24
 8002a4e:	f000 fa86 	bl	8002f5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002a52:	2018      	movs	r0, #24
 8002a54:	f000 fa9f 	bl	8002f96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002a58:	2200      	movs	r2, #0
 8002a5a:	2100      	movs	r1, #0
 8002a5c:	2019      	movs	r0, #25
 8002a5e:	f000 fa7e 	bl	8002f5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002a62:	2019      	movs	r0, #25
 8002a64:	f000 fa97 	bl	8002f96 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002a68:	e030      	b.n	8002acc <HAL_TIM_Encoder_MspInit+0x100>
  else if(tim_encoderHandle->Instance==TIM2)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a72:	d12b      	bne.n	8002acc <HAL_TIM_Encoder_MspInit+0x100>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a74:	2300      	movs	r3, #0
 8002a76:	613b      	str	r3, [r7, #16]
 8002a78:	4b17      	ldr	r3, [pc, #92]	@ (8002ad8 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7c:	4a16      	ldr	r2, [pc, #88]	@ (8002ad8 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002a7e:	f043 0301 	orr.w	r3, r3, #1
 8002a82:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a84:	4b14      	ldr	r3, [pc, #80]	@ (8002ad8 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a88:	f003 0301 	and.w	r3, r3, #1
 8002a8c:	613b      	str	r3, [r7, #16]
 8002a8e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a90:	2300      	movs	r3, #0
 8002a92:	60fb      	str	r3, [r7, #12]
 8002a94:	4b10      	ldr	r3, [pc, #64]	@ (8002ad8 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002a96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a98:	4a0f      	ldr	r2, [pc, #60]	@ (8002ad8 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002a9a:	f043 0301 	orr.w	r3, r3, #1
 8002a9e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002aa0:	4b0d      	ldr	r3, [pc, #52]	@ (8002ad8 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa4:	f003 0301 	and.w	r3, r3, #1
 8002aa8:	60fb      	str	r3, [r7, #12]
 8002aaa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC2_CLK_Pin|ENC2_DATA_Pin;
 8002aac:	2322      	movs	r3, #34	@ 0x22
 8002aae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ab0:	2302      	movs	r3, #2
 8002ab2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002abc:	2301      	movs	r3, #1
 8002abe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ac0:	f107 031c 	add.w	r3, r7, #28
 8002ac4:	4619      	mov	r1, r3
 8002ac6:	4806      	ldr	r0, [pc, #24]	@ (8002ae0 <HAL_TIM_Encoder_MspInit+0x114>)
 8002ac8:	f000 fe2c 	bl	8003724 <HAL_GPIO_Init>
}
 8002acc:	bf00      	nop
 8002ace:	3730      	adds	r7, #48	@ 0x30
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	40010000 	.word	0x40010000
 8002ad8:	40023800 	.word	0x40023800
 8002adc:	40021000 	.word	0x40021000
 8002ae0:	40020000 	.word	0x40020000

08002ae4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b084      	sub	sp, #16
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a0e      	ldr	r2, [pc, #56]	@ (8002b2c <HAL_TIM_PWM_MspInit+0x48>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d115      	bne.n	8002b22 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002af6:	2300      	movs	r3, #0
 8002af8:	60fb      	str	r3, [r7, #12]
 8002afa:	4b0d      	ldr	r3, [pc, #52]	@ (8002b30 <HAL_TIM_PWM_MspInit+0x4c>)
 8002afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002afe:	4a0c      	ldr	r2, [pc, #48]	@ (8002b30 <HAL_TIM_PWM_MspInit+0x4c>)
 8002b00:	f043 0302 	orr.w	r3, r3, #2
 8002b04:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b06:	4b0a      	ldr	r3, [pc, #40]	@ (8002b30 <HAL_TIM_PWM_MspInit+0x4c>)
 8002b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b0a:	f003 0302 	and.w	r3, r3, #2
 8002b0e:	60fb      	str	r3, [r7, #12]
 8002b10:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002b12:	2200      	movs	r2, #0
 8002b14:	2100      	movs	r1, #0
 8002b16:	201d      	movs	r0, #29
 8002b18:	f000 fa21 	bl	8002f5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002b1c:	201d      	movs	r0, #29
 8002b1e:	f000 fa3a 	bl	8002f96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002b22:	bf00      	nop
 8002b24:	3710      	adds	r7, #16
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	40000400 	.word	0x40000400
 8002b30:	40023800 	.word	0x40023800

08002b34 <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]

  if(tim_ocHandle->Instance==TIM4)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a0e      	ldr	r2, [pc, #56]	@ (8002b7c <HAL_TIM_OC_MspInit+0x48>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d115      	bne.n	8002b72 <HAL_TIM_OC_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002b46:	2300      	movs	r3, #0
 8002b48:	60fb      	str	r3, [r7, #12]
 8002b4a:	4b0d      	ldr	r3, [pc, #52]	@ (8002b80 <HAL_TIM_OC_MspInit+0x4c>)
 8002b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b4e:	4a0c      	ldr	r2, [pc, #48]	@ (8002b80 <HAL_TIM_OC_MspInit+0x4c>)
 8002b50:	f043 0304 	orr.w	r3, r3, #4
 8002b54:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b56:	4b0a      	ldr	r3, [pc, #40]	@ (8002b80 <HAL_TIM_OC_MspInit+0x4c>)
 8002b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b5a:	f003 0304 	and.w	r3, r3, #4
 8002b5e:	60fb      	str	r3, [r7, #12]
 8002b60:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002b62:	2200      	movs	r2, #0
 8002b64:	2100      	movs	r1, #0
 8002b66:	201e      	movs	r0, #30
 8002b68:	f000 f9f9 	bl	8002f5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002b6c:	201e      	movs	r0, #30
 8002b6e:	f000 fa12 	bl	8002f96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002b72:	bf00      	nop
 8002b74:	3710      	adds	r7, #16
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	40000800 	.word	0x40000800
 8002b80:	40023800 	.word	0x40023800

08002b84 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b088      	sub	sp, #32
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b8c:	f107 030c 	add.w	r3, r7, #12
 8002b90:	2200      	movs	r2, #0
 8002b92:	601a      	str	r2, [r3, #0]
 8002b94:	605a      	str	r2, [r3, #4]
 8002b96:	609a      	str	r2, [r3, #8]
 8002b98:	60da      	str	r2, [r3, #12]
 8002b9a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a12      	ldr	r2, [pc, #72]	@ (8002bec <HAL_TIM_MspPostInit+0x68>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d11d      	bne.n	8002be2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	60bb      	str	r3, [r7, #8]
 8002baa:	4b11      	ldr	r3, [pc, #68]	@ (8002bf0 <HAL_TIM_MspPostInit+0x6c>)
 8002bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bae:	4a10      	ldr	r2, [pc, #64]	@ (8002bf0 <HAL_TIM_MspPostInit+0x6c>)
 8002bb0:	f043 0301 	orr.w	r3, r3, #1
 8002bb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bb6:	4b0e      	ldr	r3, [pc, #56]	@ (8002bf0 <HAL_TIM_MspPostInit+0x6c>)
 8002bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bba:	f003 0301 	and.w	r3, r3, #1
 8002bbe:	60bb      	str	r3, [r7, #8]
 8002bc0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = BUZZER_TIM3_PWM_Pin;
 8002bc2:	2340      	movs	r3, #64	@ 0x40
 8002bc4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bc6:	2302      	movs	r3, #2
 8002bc8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002bd2:	2302      	movs	r3, #2
 8002bd4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BUZZER_TIM3_PWM_GPIO_Port, &GPIO_InitStruct);
 8002bd6:	f107 030c 	add.w	r3, r7, #12
 8002bda:	4619      	mov	r1, r3
 8002bdc:	4805      	ldr	r0, [pc, #20]	@ (8002bf4 <HAL_TIM_MspPostInit+0x70>)
 8002bde:	f000 fda1 	bl	8003724 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002be2:	bf00      	nop
 8002be4:	3720      	adds	r7, #32
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	40000400 	.word	0x40000400
 8002bf0:	40023800 	.word	0x40023800
 8002bf4:	40020000 	.word	0x40020000

08002bf8 <BUZZER_set_enable>:
  /* USER CODE END TIM4_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void BUZZER_set_enable(bool enable) {
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b082      	sub	sp, #8
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	4603      	mov	r3, r0
 8002c00:	71fb      	strb	r3, [r7, #7]
	if(enable) {
 8002c02:	79fb      	ldrb	r3, [r7, #7]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d004      	beq.n	8002c12 <BUZZER_set_enable+0x1a>
		HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1);
 8002c08:	2100      	movs	r1, #0
 8002c0a:	4806      	ldr	r0, [pc, #24]	@ (8002c24 <BUZZER_set_enable+0x2c>)
 8002c0c:	f004 ff4a 	bl	8007aa4 <HAL_TIM_PWM_Start_IT>
	} else {
		HAL_TIM_PWM_Stop_IT(&htim3, TIM_CHANNEL_1);
	}
}
 8002c10:	e003      	b.n	8002c1a <BUZZER_set_enable+0x22>
		HAL_TIM_PWM_Stop_IT(&htim3, TIM_CHANNEL_1);
 8002c12:	2100      	movs	r1, #0
 8002c14:	4803      	ldr	r0, [pc, #12]	@ (8002c24 <BUZZER_set_enable+0x2c>)
 8002c16:	f005 f843 	bl	8007ca0 <HAL_TIM_PWM_Stop_IT>
}
 8002c1a:	bf00      	nop
 8002c1c:	3708      	adds	r7, #8
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	20000320 	.word	0x20000320

08002c28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002c28:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002c60 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002c2c:	f7ff fd56 	bl	80026dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c30:	480c      	ldr	r0, [pc, #48]	@ (8002c64 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002c32:	490d      	ldr	r1, [pc, #52]	@ (8002c68 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002c34:	4a0d      	ldr	r2, [pc, #52]	@ (8002c6c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002c36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c38:	e002      	b.n	8002c40 <LoopCopyDataInit>

08002c3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c3e:	3304      	adds	r3, #4

08002c40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c44:	d3f9      	bcc.n	8002c3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c46:	4a0a      	ldr	r2, [pc, #40]	@ (8002c70 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002c48:	4c0a      	ldr	r4, [pc, #40]	@ (8002c74 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002c4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c4c:	e001      	b.n	8002c52 <LoopFillZerobss>

08002c4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c50:	3204      	adds	r2, #4

08002c52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c54:	d3fb      	bcc.n	8002c4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c56:	f006 f94d 	bl	8008ef4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c5a:	f7fe fda5 	bl	80017a8 <main>
  bx  lr    
 8002c5e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002c60:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002c64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c68:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002c6c:	0800a2d8 	.word	0x0800a2d8
  ldr r2, =_sbss
 8002c70:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002c74:	20000500 	.word	0x20000500

08002c78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c78:	e7fe      	b.n	8002c78 <ADC_IRQHandler>
	...

08002c7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c80:	4b0e      	ldr	r3, [pc, #56]	@ (8002cbc <HAL_Init+0x40>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a0d      	ldr	r2, [pc, #52]	@ (8002cbc <HAL_Init+0x40>)
 8002c86:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c8a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c8c:	4b0b      	ldr	r3, [pc, #44]	@ (8002cbc <HAL_Init+0x40>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a0a      	ldr	r2, [pc, #40]	@ (8002cbc <HAL_Init+0x40>)
 8002c92:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c96:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c98:	4b08      	ldr	r3, [pc, #32]	@ (8002cbc <HAL_Init+0x40>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a07      	ldr	r2, [pc, #28]	@ (8002cbc <HAL_Init+0x40>)
 8002c9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ca2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ca4:	2003      	movs	r0, #3
 8002ca6:	f000 f94f 	bl	8002f48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002caa:	200f      	movs	r0, #15
 8002cac:	f000 f808 	bl	8002cc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002cb0:	f7ff fa76 	bl	80021a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002cb4:	2300      	movs	r3, #0
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	40023c00 	.word	0x40023c00

08002cc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002cc8:	4b12      	ldr	r3, [pc, #72]	@ (8002d14 <HAL_InitTick+0x54>)
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	4b12      	ldr	r3, [pc, #72]	@ (8002d18 <HAL_InitTick+0x58>)
 8002cce:	781b      	ldrb	r3, [r3, #0]
 8002cd0:	4619      	mov	r1, r3
 8002cd2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002cd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cda:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f000 f967 	bl	8002fb2 <HAL_SYSTICK_Config>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d001      	beq.n	8002cee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e00e      	b.n	8002d0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2b0f      	cmp	r3, #15
 8002cf2:	d80a      	bhi.n	8002d0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	6879      	ldr	r1, [r7, #4]
 8002cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8002cfc:	f000 f92f 	bl	8002f5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d00:	4a06      	ldr	r2, [pc, #24]	@ (8002d1c <HAL_InitTick+0x5c>)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d06:	2300      	movs	r3, #0
 8002d08:	e000      	b.n	8002d0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3708      	adds	r7, #8
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	2000000c 	.word	0x2000000c
 8002d18:	20000014 	.word	0x20000014
 8002d1c:	20000010 	.word	0x20000010

08002d20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d20:	b480      	push	{r7}
 8002d22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d24:	4b06      	ldr	r3, [pc, #24]	@ (8002d40 <HAL_IncTick+0x20>)
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	461a      	mov	r2, r3
 8002d2a:	4b06      	ldr	r3, [pc, #24]	@ (8002d44 <HAL_IncTick+0x24>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4413      	add	r3, r2
 8002d30:	4a04      	ldr	r2, [pc, #16]	@ (8002d44 <HAL_IncTick+0x24>)
 8002d32:	6013      	str	r3, [r2, #0]
}
 8002d34:	bf00      	nop
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	20000014 	.word	0x20000014
 8002d44:	200003b0 	.word	0x200003b0

08002d48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	af00      	add	r7, sp, #0
  return uwTick;
 8002d4c:	4b03      	ldr	r3, [pc, #12]	@ (8002d5c <HAL_GetTick+0x14>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr
 8002d5a:	bf00      	nop
 8002d5c:	200003b0 	.word	0x200003b0

08002d60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b084      	sub	sp, #16
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d68:	f7ff ffee 	bl	8002d48 <HAL_GetTick>
 8002d6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d78:	d005      	beq.n	8002d86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d7a:	4b0a      	ldr	r3, [pc, #40]	@ (8002da4 <HAL_Delay+0x44>)
 8002d7c:	781b      	ldrb	r3, [r3, #0]
 8002d7e:	461a      	mov	r2, r3
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	4413      	add	r3, r2
 8002d84:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d86:	bf00      	nop
 8002d88:	f7ff ffde 	bl	8002d48 <HAL_GetTick>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	68fa      	ldr	r2, [r7, #12]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d8f7      	bhi.n	8002d88 <HAL_Delay+0x28>
  {
  }
}
 8002d98:	bf00      	nop
 8002d9a:	bf00      	nop
 8002d9c:	3710      	adds	r7, #16
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	20000014 	.word	0x20000014

08002da8 <__NVIC_SetPriorityGrouping>:
{
 8002da8:	b480      	push	{r7}
 8002daa:	b085      	sub	sp, #20
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	f003 0307 	and.w	r3, r3, #7
 8002db6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002db8:	4b0c      	ldr	r3, [pc, #48]	@ (8002dec <__NVIC_SetPriorityGrouping+0x44>)
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002dbe:	68ba      	ldr	r2, [r7, #8]
 8002dc0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002dd0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002dd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dda:	4a04      	ldr	r2, [pc, #16]	@ (8002dec <__NVIC_SetPriorityGrouping+0x44>)
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	60d3      	str	r3, [r2, #12]
}
 8002de0:	bf00      	nop
 8002de2:	3714      	adds	r7, #20
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr
 8002dec:	e000ed00 	.word	0xe000ed00

08002df0 <__NVIC_GetPriorityGrouping>:
{
 8002df0:	b480      	push	{r7}
 8002df2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002df4:	4b04      	ldr	r3, [pc, #16]	@ (8002e08 <__NVIC_GetPriorityGrouping+0x18>)
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	0a1b      	lsrs	r3, r3, #8
 8002dfa:	f003 0307 	and.w	r3, r3, #7
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr
 8002e08:	e000ed00 	.word	0xe000ed00

08002e0c <__NVIC_EnableIRQ>:
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b083      	sub	sp, #12
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	4603      	mov	r3, r0
 8002e14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	db0b      	blt.n	8002e36 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e1e:	79fb      	ldrb	r3, [r7, #7]
 8002e20:	f003 021f 	and.w	r2, r3, #31
 8002e24:	4907      	ldr	r1, [pc, #28]	@ (8002e44 <__NVIC_EnableIRQ+0x38>)
 8002e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e2a:	095b      	lsrs	r3, r3, #5
 8002e2c:	2001      	movs	r0, #1
 8002e2e:	fa00 f202 	lsl.w	r2, r0, r2
 8002e32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002e36:	bf00      	nop
 8002e38:	370c      	adds	r7, #12
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr
 8002e42:	bf00      	nop
 8002e44:	e000e100 	.word	0xe000e100

08002e48 <__NVIC_SetPriority>:
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b083      	sub	sp, #12
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	4603      	mov	r3, r0
 8002e50:	6039      	str	r1, [r7, #0]
 8002e52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	db0a      	blt.n	8002e72 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	b2da      	uxtb	r2, r3
 8002e60:	490c      	ldr	r1, [pc, #48]	@ (8002e94 <__NVIC_SetPriority+0x4c>)
 8002e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e66:	0112      	lsls	r2, r2, #4
 8002e68:	b2d2      	uxtb	r2, r2
 8002e6a:	440b      	add	r3, r1
 8002e6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002e70:	e00a      	b.n	8002e88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	b2da      	uxtb	r2, r3
 8002e76:	4908      	ldr	r1, [pc, #32]	@ (8002e98 <__NVIC_SetPriority+0x50>)
 8002e78:	79fb      	ldrb	r3, [r7, #7]
 8002e7a:	f003 030f 	and.w	r3, r3, #15
 8002e7e:	3b04      	subs	r3, #4
 8002e80:	0112      	lsls	r2, r2, #4
 8002e82:	b2d2      	uxtb	r2, r2
 8002e84:	440b      	add	r3, r1
 8002e86:	761a      	strb	r2, [r3, #24]
}
 8002e88:	bf00      	nop
 8002e8a:	370c      	adds	r7, #12
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e92:	4770      	bx	lr
 8002e94:	e000e100 	.word	0xe000e100
 8002e98:	e000ed00 	.word	0xe000ed00

08002e9c <NVIC_EncodePriority>:
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b089      	sub	sp, #36	@ 0x24
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	60f8      	str	r0, [r7, #12]
 8002ea4:	60b9      	str	r1, [r7, #8]
 8002ea6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	f003 0307 	and.w	r3, r3, #7
 8002eae:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002eb0:	69fb      	ldr	r3, [r7, #28]
 8002eb2:	f1c3 0307 	rsb	r3, r3, #7
 8002eb6:	2b04      	cmp	r3, #4
 8002eb8:	bf28      	it	cs
 8002eba:	2304      	movcs	r3, #4
 8002ebc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	3304      	adds	r3, #4
 8002ec2:	2b06      	cmp	r3, #6
 8002ec4:	d902      	bls.n	8002ecc <NVIC_EncodePriority+0x30>
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	3b03      	subs	r3, #3
 8002eca:	e000      	b.n	8002ece <NVIC_EncodePriority+0x32>
 8002ecc:	2300      	movs	r3, #0
 8002ece:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ed0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ed4:	69bb      	ldr	r3, [r7, #24]
 8002ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eda:	43da      	mvns	r2, r3
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	401a      	ands	r2, r3
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ee4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	fa01 f303 	lsl.w	r3, r1, r3
 8002eee:	43d9      	mvns	r1, r3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ef4:	4313      	orrs	r3, r2
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3724      	adds	r7, #36	@ 0x24
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr
	...

08002f04 <SysTick_Config>:
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b082      	sub	sp, #8
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	3b01      	subs	r3, #1
 8002f10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f14:	d301      	bcc.n	8002f1a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002f16:	2301      	movs	r3, #1
 8002f18:	e00f      	b.n	8002f3a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f1a:	4a0a      	ldr	r2, [pc, #40]	@ (8002f44 <SysTick_Config+0x40>)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	3b01      	subs	r3, #1
 8002f20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f22:	210f      	movs	r1, #15
 8002f24:	f04f 30ff 	mov.w	r0, #4294967295
 8002f28:	f7ff ff8e 	bl	8002e48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f2c:	4b05      	ldr	r3, [pc, #20]	@ (8002f44 <SysTick_Config+0x40>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f32:	4b04      	ldr	r3, [pc, #16]	@ (8002f44 <SysTick_Config+0x40>)
 8002f34:	2207      	movs	r2, #7
 8002f36:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002f38:	2300      	movs	r3, #0
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3708      	adds	r7, #8
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	e000e010 	.word	0xe000e010

08002f48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	f7ff ff29 	bl	8002da8 <__NVIC_SetPriorityGrouping>
}
 8002f56:	bf00      	nop
 8002f58:	3708      	adds	r7, #8
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}

08002f5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f5e:	b580      	push	{r7, lr}
 8002f60:	b086      	sub	sp, #24
 8002f62:	af00      	add	r7, sp, #0
 8002f64:	4603      	mov	r3, r0
 8002f66:	60b9      	str	r1, [r7, #8]
 8002f68:	607a      	str	r2, [r7, #4]
 8002f6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f70:	f7ff ff3e 	bl	8002df0 <__NVIC_GetPriorityGrouping>
 8002f74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	68b9      	ldr	r1, [r7, #8]
 8002f7a:	6978      	ldr	r0, [r7, #20]
 8002f7c:	f7ff ff8e 	bl	8002e9c <NVIC_EncodePriority>
 8002f80:	4602      	mov	r2, r0
 8002f82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f86:	4611      	mov	r1, r2
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f7ff ff5d 	bl	8002e48 <__NVIC_SetPriority>
}
 8002f8e:	bf00      	nop
 8002f90:	3718      	adds	r7, #24
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}

08002f96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f96:	b580      	push	{r7, lr}
 8002f98:	b082      	sub	sp, #8
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f7ff ff31 	bl	8002e0c <__NVIC_EnableIRQ>
}
 8002faa:	bf00      	nop
 8002fac:	3708      	adds	r7, #8
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}

08002fb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fb2:	b580      	push	{r7, lr}
 8002fb4:	b082      	sub	sp, #8
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f7ff ffa2 	bl	8002f04 <SysTick_Config>
 8002fc0:	4603      	mov	r3, r0
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3708      	adds	r7, #8
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
	...

08002fcc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b086      	sub	sp, #24
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002fd8:	f7ff feb6 	bl	8002d48 <HAL_GetTick>
 8002fdc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d101      	bne.n	8002fe8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e099      	b.n	800311c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2202      	movs	r2, #2
 8002fec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f022 0201 	bic.w	r2, r2, #1
 8003006:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003008:	e00f      	b.n	800302a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800300a:	f7ff fe9d 	bl	8002d48 <HAL_GetTick>
 800300e:	4602      	mov	r2, r0
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	1ad3      	subs	r3, r2, r3
 8003014:	2b05      	cmp	r3, #5
 8003016:	d908      	bls.n	800302a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2220      	movs	r2, #32
 800301c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2203      	movs	r2, #3
 8003022:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003026:	2303      	movs	r3, #3
 8003028:	e078      	b.n	800311c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f003 0301 	and.w	r3, r3, #1
 8003034:	2b00      	cmp	r3, #0
 8003036:	d1e8      	bne.n	800300a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003040:	697a      	ldr	r2, [r7, #20]
 8003042:	4b38      	ldr	r3, [pc, #224]	@ (8003124 <HAL_DMA_Init+0x158>)
 8003044:	4013      	ands	r3, r2
 8003046:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	685a      	ldr	r2, [r3, #4]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003056:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	691b      	ldr	r3, [r3, #16]
 800305c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003062:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	699b      	ldr	r3, [r3, #24]
 8003068:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800306e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6a1b      	ldr	r3, [r3, #32]
 8003074:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003076:	697a      	ldr	r2, [r7, #20]
 8003078:	4313      	orrs	r3, r2
 800307a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003080:	2b04      	cmp	r3, #4
 8003082:	d107      	bne.n	8003094 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800308c:	4313      	orrs	r3, r2
 800308e:	697a      	ldr	r2, [r7, #20]
 8003090:	4313      	orrs	r3, r2
 8003092:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	697a      	ldr	r2, [r7, #20]
 800309a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	695b      	ldr	r3, [r3, #20]
 80030a2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	f023 0307 	bic.w	r3, r3, #7
 80030aa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b0:	697a      	ldr	r2, [r7, #20]
 80030b2:	4313      	orrs	r3, r2
 80030b4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ba:	2b04      	cmp	r3, #4
 80030bc:	d117      	bne.n	80030ee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030c2:	697a      	ldr	r2, [r7, #20]
 80030c4:	4313      	orrs	r3, r2
 80030c6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d00e      	beq.n	80030ee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80030d0:	6878      	ldr	r0, [r7, #4]
 80030d2:	f000 faab 	bl	800362c <DMA_CheckFifoParam>
 80030d6:	4603      	mov	r3, r0
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d008      	beq.n	80030ee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2240      	movs	r2, #64	@ 0x40
 80030e0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2201      	movs	r2, #1
 80030e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80030ea:	2301      	movs	r3, #1
 80030ec:	e016      	b.n	800311c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	697a      	ldr	r2, [r7, #20]
 80030f4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f000 fa62 	bl	80035c0 <DMA_CalcBaseAndBitshift>
 80030fc:	4603      	mov	r3, r0
 80030fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003104:	223f      	movs	r2, #63	@ 0x3f
 8003106:	409a      	lsls	r2, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2201      	movs	r2, #1
 8003116:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800311a:	2300      	movs	r3, #0
}
 800311c:	4618      	mov	r0, r3
 800311e:	3718      	adds	r7, #24
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}
 8003124:	f010803f 	.word	0xf010803f

08003128 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b086      	sub	sp, #24
 800312c:	af00      	add	r7, sp, #0
 800312e:	60f8      	str	r0, [r7, #12]
 8003130:	60b9      	str	r1, [r7, #8]
 8003132:	607a      	str	r2, [r7, #4]
 8003134:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003136:	2300      	movs	r3, #0
 8003138:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800313e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003146:	2b01      	cmp	r3, #1
 8003148:	d101      	bne.n	800314e <HAL_DMA_Start_IT+0x26>
 800314a:	2302      	movs	r3, #2
 800314c:	e040      	b.n	80031d0 <HAL_DMA_Start_IT+0xa8>
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2201      	movs	r2, #1
 8003152:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800315c:	b2db      	uxtb	r3, r3
 800315e:	2b01      	cmp	r3, #1
 8003160:	d12f      	bne.n	80031c2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2202      	movs	r2, #2
 8003166:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2200      	movs	r2, #0
 800316e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	687a      	ldr	r2, [r7, #4]
 8003174:	68b9      	ldr	r1, [r7, #8]
 8003176:	68f8      	ldr	r0, [r7, #12]
 8003178:	f000 f9f4 	bl	8003564 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003180:	223f      	movs	r2, #63	@ 0x3f
 8003182:	409a      	lsls	r2, r3
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f042 0216 	orr.w	r2, r2, #22
 8003196:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800319c:	2b00      	cmp	r3, #0
 800319e:	d007      	beq.n	80031b0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f042 0208 	orr.w	r2, r2, #8
 80031ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f042 0201 	orr.w	r2, r2, #1
 80031be:	601a      	str	r2, [r3, #0]
 80031c0:	e005      	b.n	80031ce <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2200      	movs	r2, #0
 80031c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80031ca:	2302      	movs	r3, #2
 80031cc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80031ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3718      	adds	r7, #24
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80031d8:	b480      	push	{r7}
 80031da:	b083      	sub	sp, #12
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80031e6:	b2db      	uxtb	r3, r3
 80031e8:	2b02      	cmp	r3, #2
 80031ea:	d004      	beq.n	80031f6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2280      	movs	r2, #128	@ 0x80
 80031f0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e00c      	b.n	8003210 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2205      	movs	r2, #5
 80031fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f022 0201 	bic.w	r2, r2, #1
 800320c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800320e:	2300      	movs	r3, #0
}
 8003210:	4618      	mov	r0, r3
 8003212:	370c      	adds	r7, #12
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr

0800321c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b086      	sub	sp, #24
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003224:	2300      	movs	r3, #0
 8003226:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003228:	4b8e      	ldr	r3, [pc, #568]	@ (8003464 <HAL_DMA_IRQHandler+0x248>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a8e      	ldr	r2, [pc, #568]	@ (8003468 <HAL_DMA_IRQHandler+0x24c>)
 800322e:	fba2 2303 	umull	r2, r3, r2, r3
 8003232:	0a9b      	lsrs	r3, r3, #10
 8003234:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800323a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003246:	2208      	movs	r2, #8
 8003248:	409a      	lsls	r2, r3
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	4013      	ands	r3, r2
 800324e:	2b00      	cmp	r3, #0
 8003250:	d01a      	beq.n	8003288 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f003 0304 	and.w	r3, r3, #4
 800325c:	2b00      	cmp	r3, #0
 800325e:	d013      	beq.n	8003288 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f022 0204 	bic.w	r2, r2, #4
 800326e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003274:	2208      	movs	r2, #8
 8003276:	409a      	lsls	r2, r3
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003280:	f043 0201 	orr.w	r2, r3, #1
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800328c:	2201      	movs	r2, #1
 800328e:	409a      	lsls	r2, r3
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	4013      	ands	r3, r2
 8003294:	2b00      	cmp	r3, #0
 8003296:	d012      	beq.n	80032be <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	695b      	ldr	r3, [r3, #20]
 800329e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d00b      	beq.n	80032be <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032aa:	2201      	movs	r2, #1
 80032ac:	409a      	lsls	r2, r3
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032b6:	f043 0202 	orr.w	r2, r3, #2
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032c2:	2204      	movs	r2, #4
 80032c4:	409a      	lsls	r2, r3
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	4013      	ands	r3, r2
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d012      	beq.n	80032f4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 0302 	and.w	r3, r3, #2
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d00b      	beq.n	80032f4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032e0:	2204      	movs	r2, #4
 80032e2:	409a      	lsls	r2, r3
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032ec:	f043 0204 	orr.w	r2, r3, #4
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032f8:	2210      	movs	r2, #16
 80032fa:	409a      	lsls	r2, r3
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	4013      	ands	r3, r2
 8003300:	2b00      	cmp	r3, #0
 8003302:	d043      	beq.n	800338c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 0308 	and.w	r3, r3, #8
 800330e:	2b00      	cmp	r3, #0
 8003310:	d03c      	beq.n	800338c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003316:	2210      	movs	r2, #16
 8003318:	409a      	lsls	r2, r3
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d018      	beq.n	800335e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d108      	bne.n	800334c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800333e:	2b00      	cmp	r3, #0
 8003340:	d024      	beq.n	800338c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	4798      	blx	r3
 800334a:	e01f      	b.n	800338c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003350:	2b00      	cmp	r3, #0
 8003352:	d01b      	beq.n	800338c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003358:	6878      	ldr	r0, [r7, #4]
 800335a:	4798      	blx	r3
 800335c:	e016      	b.n	800338c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003368:	2b00      	cmp	r3, #0
 800336a:	d107      	bne.n	800337c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f022 0208 	bic.w	r2, r2, #8
 800337a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003380:	2b00      	cmp	r3, #0
 8003382:	d003      	beq.n	800338c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003388:	6878      	ldr	r0, [r7, #4]
 800338a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003390:	2220      	movs	r2, #32
 8003392:	409a      	lsls	r2, r3
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	4013      	ands	r3, r2
 8003398:	2b00      	cmp	r3, #0
 800339a:	f000 808f 	beq.w	80034bc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 0310 	and.w	r3, r3, #16
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	f000 8087 	beq.w	80034bc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033b2:	2220      	movs	r2, #32
 80033b4:	409a      	lsls	r2, r3
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	2b05      	cmp	r3, #5
 80033c4:	d136      	bne.n	8003434 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f022 0216 	bic.w	r2, r2, #22
 80033d4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	695a      	ldr	r2, [r3, #20]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80033e4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d103      	bne.n	80033f6 <HAL_DMA_IRQHandler+0x1da>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d007      	beq.n	8003406 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f022 0208 	bic.w	r2, r2, #8
 8003404:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800340a:	223f      	movs	r2, #63	@ 0x3f
 800340c:	409a      	lsls	r2, r3
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2201      	movs	r2, #1
 8003416:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003426:	2b00      	cmp	r3, #0
 8003428:	d07e      	beq.n	8003528 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	4798      	blx	r3
        }
        return;
 8003432:	e079      	b.n	8003528 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d01d      	beq.n	800347e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800344c:	2b00      	cmp	r3, #0
 800344e:	d10d      	bne.n	800346c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003454:	2b00      	cmp	r3, #0
 8003456:	d031      	beq.n	80034bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	4798      	blx	r3
 8003460:	e02c      	b.n	80034bc <HAL_DMA_IRQHandler+0x2a0>
 8003462:	bf00      	nop
 8003464:	2000000c 	.word	0x2000000c
 8003468:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003470:	2b00      	cmp	r3, #0
 8003472:	d023      	beq.n	80034bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	4798      	blx	r3
 800347c:	e01e      	b.n	80034bc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003488:	2b00      	cmp	r3, #0
 800348a:	d10f      	bne.n	80034ac <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f022 0210 	bic.w	r2, r2, #16
 800349a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2201      	movs	r2, #1
 80034a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2200      	movs	r2, #0
 80034a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d003      	beq.n	80034bc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d032      	beq.n	800352a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034c8:	f003 0301 	and.w	r3, r3, #1
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d022      	beq.n	8003516 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2205      	movs	r2, #5
 80034d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f022 0201 	bic.w	r2, r2, #1
 80034e6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	3301      	adds	r3, #1
 80034ec:	60bb      	str	r3, [r7, #8]
 80034ee:	697a      	ldr	r2, [r7, #20]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d307      	bcc.n	8003504 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0301 	and.w	r3, r3, #1
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d1f2      	bne.n	80034e8 <HAL_DMA_IRQHandler+0x2cc>
 8003502:	e000      	b.n	8003506 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003504:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2201      	movs	r2, #1
 800350a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2200      	movs	r2, #0
 8003512:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800351a:	2b00      	cmp	r3, #0
 800351c:	d005      	beq.n	800352a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	4798      	blx	r3
 8003526:	e000      	b.n	800352a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003528:	bf00      	nop
    }
  }
}
 800352a:	3718      	adds	r7, #24
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}

08003530 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800353e:	b2db      	uxtb	r3, r3
}
 8003540:	4618      	mov	r0, r3
 8003542:	370c      	adds	r7, #12
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr

0800354c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8003558:	4618      	mov	r0, r3
 800355a:	370c      	adds	r7, #12
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr

08003564 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003564:	b480      	push	{r7}
 8003566:	b085      	sub	sp, #20
 8003568:	af00      	add	r7, sp, #0
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	60b9      	str	r1, [r7, #8]
 800356e:	607a      	str	r2, [r7, #4]
 8003570:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003580:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	683a      	ldr	r2, [r7, #0]
 8003588:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	2b40      	cmp	r3, #64	@ 0x40
 8003590:	d108      	bne.n	80035a4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	687a      	ldr	r2, [r7, #4]
 8003598:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	68ba      	ldr	r2, [r7, #8]
 80035a0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80035a2:	e007      	b.n	80035b4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	68ba      	ldr	r2, [r7, #8]
 80035aa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	60da      	str	r2, [r3, #12]
}
 80035b4:	bf00      	nop
 80035b6:	3714      	adds	r7, #20
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr

080035c0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b085      	sub	sp, #20
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	3b10      	subs	r3, #16
 80035d0:	4a14      	ldr	r2, [pc, #80]	@ (8003624 <DMA_CalcBaseAndBitshift+0x64>)
 80035d2:	fba2 2303 	umull	r2, r3, r2, r3
 80035d6:	091b      	lsrs	r3, r3, #4
 80035d8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80035da:	4a13      	ldr	r2, [pc, #76]	@ (8003628 <DMA_CalcBaseAndBitshift+0x68>)
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	4413      	add	r3, r2
 80035e0:	781b      	ldrb	r3, [r3, #0]
 80035e2:	461a      	mov	r2, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2b03      	cmp	r3, #3
 80035ec:	d909      	bls.n	8003602 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80035f6:	f023 0303 	bic.w	r3, r3, #3
 80035fa:	1d1a      	adds	r2, r3, #4
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	659a      	str	r2, [r3, #88]	@ 0x58
 8003600:	e007      	b.n	8003612 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800360a:	f023 0303 	bic.w	r3, r3, #3
 800360e:	687a      	ldr	r2, [r7, #4]
 8003610:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003616:	4618      	mov	r0, r3
 8003618:	3714      	adds	r7, #20
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	aaaaaaab 	.word	0xaaaaaaab
 8003628:	0800a28c 	.word	0x0800a28c

0800362c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800362c:	b480      	push	{r7}
 800362e:	b085      	sub	sp, #20
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003634:	2300      	movs	r3, #0
 8003636:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800363c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	699b      	ldr	r3, [r3, #24]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d11f      	bne.n	8003686 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	2b03      	cmp	r3, #3
 800364a:	d856      	bhi.n	80036fa <DMA_CheckFifoParam+0xce>
 800364c:	a201      	add	r2, pc, #4	@ (adr r2, 8003654 <DMA_CheckFifoParam+0x28>)
 800364e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003652:	bf00      	nop
 8003654:	08003665 	.word	0x08003665
 8003658:	08003677 	.word	0x08003677
 800365c:	08003665 	.word	0x08003665
 8003660:	080036fb 	.word	0x080036fb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003668:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800366c:	2b00      	cmp	r3, #0
 800366e:	d046      	beq.n	80036fe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003674:	e043      	b.n	80036fe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800367a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800367e:	d140      	bne.n	8003702 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003684:	e03d      	b.n	8003702 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	699b      	ldr	r3, [r3, #24]
 800368a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800368e:	d121      	bne.n	80036d4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	2b03      	cmp	r3, #3
 8003694:	d837      	bhi.n	8003706 <DMA_CheckFifoParam+0xda>
 8003696:	a201      	add	r2, pc, #4	@ (adr r2, 800369c <DMA_CheckFifoParam+0x70>)
 8003698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800369c:	080036ad 	.word	0x080036ad
 80036a0:	080036b3 	.word	0x080036b3
 80036a4:	080036ad 	.word	0x080036ad
 80036a8:	080036c5 	.word	0x080036c5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	73fb      	strb	r3, [r7, #15]
      break;
 80036b0:	e030      	b.n	8003714 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036b6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d025      	beq.n	800370a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036c2:	e022      	b.n	800370a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036c8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80036cc:	d11f      	bne.n	800370e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80036d2:	e01c      	b.n	800370e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	2b02      	cmp	r3, #2
 80036d8:	d903      	bls.n	80036e2 <DMA_CheckFifoParam+0xb6>
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	2b03      	cmp	r3, #3
 80036de:	d003      	beq.n	80036e8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80036e0:	e018      	b.n	8003714 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	73fb      	strb	r3, [r7, #15]
      break;
 80036e6:	e015      	b.n	8003714 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d00e      	beq.n	8003712 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80036f4:	2301      	movs	r3, #1
 80036f6:	73fb      	strb	r3, [r7, #15]
      break;
 80036f8:	e00b      	b.n	8003712 <DMA_CheckFifoParam+0xe6>
      break;
 80036fa:	bf00      	nop
 80036fc:	e00a      	b.n	8003714 <DMA_CheckFifoParam+0xe8>
      break;
 80036fe:	bf00      	nop
 8003700:	e008      	b.n	8003714 <DMA_CheckFifoParam+0xe8>
      break;
 8003702:	bf00      	nop
 8003704:	e006      	b.n	8003714 <DMA_CheckFifoParam+0xe8>
      break;
 8003706:	bf00      	nop
 8003708:	e004      	b.n	8003714 <DMA_CheckFifoParam+0xe8>
      break;
 800370a:	bf00      	nop
 800370c:	e002      	b.n	8003714 <DMA_CheckFifoParam+0xe8>
      break;   
 800370e:	bf00      	nop
 8003710:	e000      	b.n	8003714 <DMA_CheckFifoParam+0xe8>
      break;
 8003712:	bf00      	nop
    }
  } 
  
  return status; 
 8003714:	7bfb      	ldrb	r3, [r7, #15]
}
 8003716:	4618      	mov	r0, r3
 8003718:	3714      	adds	r7, #20
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr
 8003722:	bf00      	nop

08003724 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003724:	b480      	push	{r7}
 8003726:	b089      	sub	sp, #36	@ 0x24
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
 800372c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800372e:	2300      	movs	r3, #0
 8003730:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003732:	2300      	movs	r3, #0
 8003734:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003736:	2300      	movs	r3, #0
 8003738:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800373a:	2300      	movs	r3, #0
 800373c:	61fb      	str	r3, [r7, #28]
 800373e:	e159      	b.n	80039f4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003740:	2201      	movs	r2, #1
 8003742:	69fb      	ldr	r3, [r7, #28]
 8003744:	fa02 f303 	lsl.w	r3, r2, r3
 8003748:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	697a      	ldr	r2, [r7, #20]
 8003750:	4013      	ands	r3, r2
 8003752:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003754:	693a      	ldr	r2, [r7, #16]
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	429a      	cmp	r2, r3
 800375a:	f040 8148 	bne.w	80039ee <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	f003 0303 	and.w	r3, r3, #3
 8003766:	2b01      	cmp	r3, #1
 8003768:	d005      	beq.n	8003776 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003772:	2b02      	cmp	r3, #2
 8003774:	d130      	bne.n	80037d8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800377c:	69fb      	ldr	r3, [r7, #28]
 800377e:	005b      	lsls	r3, r3, #1
 8003780:	2203      	movs	r2, #3
 8003782:	fa02 f303 	lsl.w	r3, r2, r3
 8003786:	43db      	mvns	r3, r3
 8003788:	69ba      	ldr	r2, [r7, #24]
 800378a:	4013      	ands	r3, r2
 800378c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	68da      	ldr	r2, [r3, #12]
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	005b      	lsls	r3, r3, #1
 8003796:	fa02 f303 	lsl.w	r3, r2, r3
 800379a:	69ba      	ldr	r2, [r7, #24]
 800379c:	4313      	orrs	r3, r2
 800379e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	69ba      	ldr	r2, [r7, #24]
 80037a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80037ac:	2201      	movs	r2, #1
 80037ae:	69fb      	ldr	r3, [r7, #28]
 80037b0:	fa02 f303 	lsl.w	r3, r2, r3
 80037b4:	43db      	mvns	r3, r3
 80037b6:	69ba      	ldr	r2, [r7, #24]
 80037b8:	4013      	ands	r3, r2
 80037ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	091b      	lsrs	r3, r3, #4
 80037c2:	f003 0201 	and.w	r2, r3, #1
 80037c6:	69fb      	ldr	r3, [r7, #28]
 80037c8:	fa02 f303 	lsl.w	r3, r2, r3
 80037cc:	69ba      	ldr	r2, [r7, #24]
 80037ce:	4313      	orrs	r3, r2
 80037d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	69ba      	ldr	r2, [r7, #24]
 80037d6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	f003 0303 	and.w	r3, r3, #3
 80037e0:	2b03      	cmp	r3, #3
 80037e2:	d017      	beq.n	8003814 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80037ea:	69fb      	ldr	r3, [r7, #28]
 80037ec:	005b      	lsls	r3, r3, #1
 80037ee:	2203      	movs	r2, #3
 80037f0:	fa02 f303 	lsl.w	r3, r2, r3
 80037f4:	43db      	mvns	r3, r3
 80037f6:	69ba      	ldr	r2, [r7, #24]
 80037f8:	4013      	ands	r3, r2
 80037fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	689a      	ldr	r2, [r3, #8]
 8003800:	69fb      	ldr	r3, [r7, #28]
 8003802:	005b      	lsls	r3, r3, #1
 8003804:	fa02 f303 	lsl.w	r3, r2, r3
 8003808:	69ba      	ldr	r2, [r7, #24]
 800380a:	4313      	orrs	r3, r2
 800380c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	69ba      	ldr	r2, [r7, #24]
 8003812:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	f003 0303 	and.w	r3, r3, #3
 800381c:	2b02      	cmp	r3, #2
 800381e:	d123      	bne.n	8003868 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	08da      	lsrs	r2, r3, #3
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	3208      	adds	r2, #8
 8003828:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800382c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	f003 0307 	and.w	r3, r3, #7
 8003834:	009b      	lsls	r3, r3, #2
 8003836:	220f      	movs	r2, #15
 8003838:	fa02 f303 	lsl.w	r3, r2, r3
 800383c:	43db      	mvns	r3, r3
 800383e:	69ba      	ldr	r2, [r7, #24]
 8003840:	4013      	ands	r3, r2
 8003842:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	691a      	ldr	r2, [r3, #16]
 8003848:	69fb      	ldr	r3, [r7, #28]
 800384a:	f003 0307 	and.w	r3, r3, #7
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	fa02 f303 	lsl.w	r3, r2, r3
 8003854:	69ba      	ldr	r2, [r7, #24]
 8003856:	4313      	orrs	r3, r2
 8003858:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800385a:	69fb      	ldr	r3, [r7, #28]
 800385c:	08da      	lsrs	r2, r3, #3
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	3208      	adds	r2, #8
 8003862:	69b9      	ldr	r1, [r7, #24]
 8003864:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	005b      	lsls	r3, r3, #1
 8003872:	2203      	movs	r2, #3
 8003874:	fa02 f303 	lsl.w	r3, r2, r3
 8003878:	43db      	mvns	r3, r3
 800387a:	69ba      	ldr	r2, [r7, #24]
 800387c:	4013      	ands	r3, r2
 800387e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	f003 0203 	and.w	r2, r3, #3
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	005b      	lsls	r3, r3, #1
 800388c:	fa02 f303 	lsl.w	r3, r2, r3
 8003890:	69ba      	ldr	r2, [r7, #24]
 8003892:	4313      	orrs	r3, r2
 8003894:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	69ba      	ldr	r2, [r7, #24]
 800389a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	f000 80a2 	beq.w	80039ee <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038aa:	2300      	movs	r3, #0
 80038ac:	60fb      	str	r3, [r7, #12]
 80038ae:	4b57      	ldr	r3, [pc, #348]	@ (8003a0c <HAL_GPIO_Init+0x2e8>)
 80038b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038b2:	4a56      	ldr	r2, [pc, #344]	@ (8003a0c <HAL_GPIO_Init+0x2e8>)
 80038b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80038b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80038ba:	4b54      	ldr	r3, [pc, #336]	@ (8003a0c <HAL_GPIO_Init+0x2e8>)
 80038bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80038c2:	60fb      	str	r3, [r7, #12]
 80038c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80038c6:	4a52      	ldr	r2, [pc, #328]	@ (8003a10 <HAL_GPIO_Init+0x2ec>)
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	089b      	lsrs	r3, r3, #2
 80038cc:	3302      	adds	r3, #2
 80038ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	f003 0303 	and.w	r3, r3, #3
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	220f      	movs	r2, #15
 80038de:	fa02 f303 	lsl.w	r3, r2, r3
 80038e2:	43db      	mvns	r3, r3
 80038e4:	69ba      	ldr	r2, [r7, #24]
 80038e6:	4013      	ands	r3, r2
 80038e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4a49      	ldr	r2, [pc, #292]	@ (8003a14 <HAL_GPIO_Init+0x2f0>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d019      	beq.n	8003926 <HAL_GPIO_Init+0x202>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a48      	ldr	r2, [pc, #288]	@ (8003a18 <HAL_GPIO_Init+0x2f4>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d013      	beq.n	8003922 <HAL_GPIO_Init+0x1fe>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4a47      	ldr	r2, [pc, #284]	@ (8003a1c <HAL_GPIO_Init+0x2f8>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d00d      	beq.n	800391e <HAL_GPIO_Init+0x1fa>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4a46      	ldr	r2, [pc, #280]	@ (8003a20 <HAL_GPIO_Init+0x2fc>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d007      	beq.n	800391a <HAL_GPIO_Init+0x1f6>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	4a45      	ldr	r2, [pc, #276]	@ (8003a24 <HAL_GPIO_Init+0x300>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d101      	bne.n	8003916 <HAL_GPIO_Init+0x1f2>
 8003912:	2304      	movs	r3, #4
 8003914:	e008      	b.n	8003928 <HAL_GPIO_Init+0x204>
 8003916:	2307      	movs	r3, #7
 8003918:	e006      	b.n	8003928 <HAL_GPIO_Init+0x204>
 800391a:	2303      	movs	r3, #3
 800391c:	e004      	b.n	8003928 <HAL_GPIO_Init+0x204>
 800391e:	2302      	movs	r3, #2
 8003920:	e002      	b.n	8003928 <HAL_GPIO_Init+0x204>
 8003922:	2301      	movs	r3, #1
 8003924:	e000      	b.n	8003928 <HAL_GPIO_Init+0x204>
 8003926:	2300      	movs	r3, #0
 8003928:	69fa      	ldr	r2, [r7, #28]
 800392a:	f002 0203 	and.w	r2, r2, #3
 800392e:	0092      	lsls	r2, r2, #2
 8003930:	4093      	lsls	r3, r2
 8003932:	69ba      	ldr	r2, [r7, #24]
 8003934:	4313      	orrs	r3, r2
 8003936:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003938:	4935      	ldr	r1, [pc, #212]	@ (8003a10 <HAL_GPIO_Init+0x2ec>)
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	089b      	lsrs	r3, r3, #2
 800393e:	3302      	adds	r3, #2
 8003940:	69ba      	ldr	r2, [r7, #24]
 8003942:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003946:	4b38      	ldr	r3, [pc, #224]	@ (8003a28 <HAL_GPIO_Init+0x304>)
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	43db      	mvns	r3, r3
 8003950:	69ba      	ldr	r2, [r7, #24]
 8003952:	4013      	ands	r3, r2
 8003954:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d003      	beq.n	800396a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003962:	69ba      	ldr	r2, [r7, #24]
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	4313      	orrs	r3, r2
 8003968:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800396a:	4a2f      	ldr	r2, [pc, #188]	@ (8003a28 <HAL_GPIO_Init+0x304>)
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003970:	4b2d      	ldr	r3, [pc, #180]	@ (8003a28 <HAL_GPIO_Init+0x304>)
 8003972:	68db      	ldr	r3, [r3, #12]
 8003974:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	43db      	mvns	r3, r3
 800397a:	69ba      	ldr	r2, [r7, #24]
 800397c:	4013      	ands	r3, r2
 800397e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003988:	2b00      	cmp	r3, #0
 800398a:	d003      	beq.n	8003994 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800398c:	69ba      	ldr	r2, [r7, #24]
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	4313      	orrs	r3, r2
 8003992:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003994:	4a24      	ldr	r2, [pc, #144]	@ (8003a28 <HAL_GPIO_Init+0x304>)
 8003996:	69bb      	ldr	r3, [r7, #24]
 8003998:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800399a:	4b23      	ldr	r3, [pc, #140]	@ (8003a28 <HAL_GPIO_Init+0x304>)
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	43db      	mvns	r3, r3
 80039a4:	69ba      	ldr	r2, [r7, #24]
 80039a6:	4013      	ands	r3, r2
 80039a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d003      	beq.n	80039be <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80039b6:	69ba      	ldr	r2, [r7, #24]
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80039be:	4a1a      	ldr	r2, [pc, #104]	@ (8003a28 <HAL_GPIO_Init+0x304>)
 80039c0:	69bb      	ldr	r3, [r7, #24]
 80039c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80039c4:	4b18      	ldr	r3, [pc, #96]	@ (8003a28 <HAL_GPIO_Init+0x304>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	43db      	mvns	r3, r3
 80039ce:	69ba      	ldr	r2, [r7, #24]
 80039d0:	4013      	ands	r3, r2
 80039d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d003      	beq.n	80039e8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80039e0:	69ba      	ldr	r2, [r7, #24]
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80039e8:	4a0f      	ldr	r2, [pc, #60]	@ (8003a28 <HAL_GPIO_Init+0x304>)
 80039ea:	69bb      	ldr	r3, [r7, #24]
 80039ec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039ee:	69fb      	ldr	r3, [r7, #28]
 80039f0:	3301      	adds	r3, #1
 80039f2:	61fb      	str	r3, [r7, #28]
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	2b0f      	cmp	r3, #15
 80039f8:	f67f aea2 	bls.w	8003740 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80039fc:	bf00      	nop
 80039fe:	bf00      	nop
 8003a00:	3724      	adds	r7, #36	@ 0x24
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr
 8003a0a:	bf00      	nop
 8003a0c:	40023800 	.word	0x40023800
 8003a10:	40013800 	.word	0x40013800
 8003a14:	40020000 	.word	0x40020000
 8003a18:	40020400 	.word	0x40020400
 8003a1c:	40020800 	.word	0x40020800
 8003a20:	40020c00 	.word	0x40020c00
 8003a24:	40021000 	.word	0x40021000
 8003a28:	40013c00 	.word	0x40013c00

08003a2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b083      	sub	sp, #12
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	460b      	mov	r3, r1
 8003a36:	807b      	strh	r3, [r7, #2]
 8003a38:	4613      	mov	r3, r2
 8003a3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a3c:	787b      	ldrb	r3, [r7, #1]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d003      	beq.n	8003a4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a42:	887a      	ldrh	r2, [r7, #2]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003a48:	e003      	b.n	8003a52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003a4a:	887b      	ldrh	r3, [r7, #2]
 8003a4c:	041a      	lsls	r2, r3, #16
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	619a      	str	r2, [r3, #24]
}
 8003a52:	bf00      	nop
 8003a54:	370c      	adds	r7, #12
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr
	...

08003a60 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b082      	sub	sp, #8
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	4603      	mov	r3, r0
 8003a68:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003a6a:	4b08      	ldr	r3, [pc, #32]	@ (8003a8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a6c:	695a      	ldr	r2, [r3, #20]
 8003a6e:	88fb      	ldrh	r3, [r7, #6]
 8003a70:	4013      	ands	r3, r2
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d006      	beq.n	8003a84 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a76:	4a05      	ldr	r2, [pc, #20]	@ (8003a8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a78:	88fb      	ldrh	r3, [r7, #6]
 8003a7a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a7c:	88fb      	ldrh	r3, [r7, #6]
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f7fe fcb4 	bl	80023ec <HAL_GPIO_EXTI_Callback>
  }
}
 8003a84:	bf00      	nop
 8003a86:	3708      	adds	r7, #8
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}
 8003a8c:	40013c00 	.word	0x40013c00

08003a90 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b084      	sub	sp, #16
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d101      	bne.n	8003aa2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e12b      	b.n	8003cfa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d106      	bne.n	8003abc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f7fd fc1e 	bl	80012f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2224      	movs	r2, #36	@ 0x24
 8003ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f022 0201 	bic.w	r2, r2, #1
 8003ad2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ae2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003af2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003af4:	f003 f896 	bl	8006c24 <HAL_RCC_GetPCLK1Freq>
 8003af8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	4a81      	ldr	r2, [pc, #516]	@ (8003d04 <HAL_I2C_Init+0x274>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d807      	bhi.n	8003b14 <HAL_I2C_Init+0x84>
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	4a80      	ldr	r2, [pc, #512]	@ (8003d08 <HAL_I2C_Init+0x278>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	bf94      	ite	ls
 8003b0c:	2301      	movls	r3, #1
 8003b0e:	2300      	movhi	r3, #0
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	e006      	b.n	8003b22 <HAL_I2C_Init+0x92>
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	4a7d      	ldr	r2, [pc, #500]	@ (8003d0c <HAL_I2C_Init+0x27c>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	bf94      	ite	ls
 8003b1c:	2301      	movls	r3, #1
 8003b1e:	2300      	movhi	r3, #0
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d001      	beq.n	8003b2a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	e0e7      	b.n	8003cfa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	4a78      	ldr	r2, [pc, #480]	@ (8003d10 <HAL_I2C_Init+0x280>)
 8003b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b32:	0c9b      	lsrs	r3, r3, #18
 8003b34:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	68ba      	ldr	r2, [r7, #8]
 8003b46:	430a      	orrs	r2, r1
 8003b48:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	6a1b      	ldr	r3, [r3, #32]
 8003b50:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	4a6a      	ldr	r2, [pc, #424]	@ (8003d04 <HAL_I2C_Init+0x274>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d802      	bhi.n	8003b64 <HAL_I2C_Init+0xd4>
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	3301      	adds	r3, #1
 8003b62:	e009      	b.n	8003b78 <HAL_I2C_Init+0xe8>
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003b6a:	fb02 f303 	mul.w	r3, r2, r3
 8003b6e:	4a69      	ldr	r2, [pc, #420]	@ (8003d14 <HAL_I2C_Init+0x284>)
 8003b70:	fba2 2303 	umull	r2, r3, r2, r3
 8003b74:	099b      	lsrs	r3, r3, #6
 8003b76:	3301      	adds	r3, #1
 8003b78:	687a      	ldr	r2, [r7, #4]
 8003b7a:	6812      	ldr	r2, [r2, #0]
 8003b7c:	430b      	orrs	r3, r1
 8003b7e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	69db      	ldr	r3, [r3, #28]
 8003b86:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003b8a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	495c      	ldr	r1, [pc, #368]	@ (8003d04 <HAL_I2C_Init+0x274>)
 8003b94:	428b      	cmp	r3, r1
 8003b96:	d819      	bhi.n	8003bcc <HAL_I2C_Init+0x13c>
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	1e59      	subs	r1, r3, #1
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	005b      	lsls	r3, r3, #1
 8003ba2:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ba6:	1c59      	adds	r1, r3, #1
 8003ba8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003bac:	400b      	ands	r3, r1
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d00a      	beq.n	8003bc8 <HAL_I2C_Init+0x138>
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	1e59      	subs	r1, r3, #1
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	005b      	lsls	r3, r3, #1
 8003bbc:	fbb1 f3f3 	udiv	r3, r1, r3
 8003bc0:	3301      	adds	r3, #1
 8003bc2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bc6:	e051      	b.n	8003c6c <HAL_I2C_Init+0x1dc>
 8003bc8:	2304      	movs	r3, #4
 8003bca:	e04f      	b.n	8003c6c <HAL_I2C_Init+0x1dc>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d111      	bne.n	8003bf8 <HAL_I2C_Init+0x168>
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	1e58      	subs	r0, r3, #1
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6859      	ldr	r1, [r3, #4]
 8003bdc:	460b      	mov	r3, r1
 8003bde:	005b      	lsls	r3, r3, #1
 8003be0:	440b      	add	r3, r1
 8003be2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003be6:	3301      	adds	r3, #1
 8003be8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	bf0c      	ite	eq
 8003bf0:	2301      	moveq	r3, #1
 8003bf2:	2300      	movne	r3, #0
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	e012      	b.n	8003c1e <HAL_I2C_Init+0x18e>
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	1e58      	subs	r0, r3, #1
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6859      	ldr	r1, [r3, #4]
 8003c00:	460b      	mov	r3, r1
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	440b      	add	r3, r1
 8003c06:	0099      	lsls	r1, r3, #2
 8003c08:	440b      	add	r3, r1
 8003c0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c0e:	3301      	adds	r3, #1
 8003c10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	bf0c      	ite	eq
 8003c18:	2301      	moveq	r3, #1
 8003c1a:	2300      	movne	r3, #0
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d001      	beq.n	8003c26 <HAL_I2C_Init+0x196>
 8003c22:	2301      	movs	r3, #1
 8003c24:	e022      	b.n	8003c6c <HAL_I2C_Init+0x1dc>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d10e      	bne.n	8003c4c <HAL_I2C_Init+0x1bc>
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	1e58      	subs	r0, r3, #1
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6859      	ldr	r1, [r3, #4]
 8003c36:	460b      	mov	r3, r1
 8003c38:	005b      	lsls	r3, r3, #1
 8003c3a:	440b      	add	r3, r1
 8003c3c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c40:	3301      	adds	r3, #1
 8003c42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c46:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c4a:	e00f      	b.n	8003c6c <HAL_I2C_Init+0x1dc>
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	1e58      	subs	r0, r3, #1
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6859      	ldr	r1, [r3, #4]
 8003c54:	460b      	mov	r3, r1
 8003c56:	009b      	lsls	r3, r3, #2
 8003c58:	440b      	add	r3, r1
 8003c5a:	0099      	lsls	r1, r3, #2
 8003c5c:	440b      	add	r3, r1
 8003c5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c62:	3301      	adds	r3, #1
 8003c64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c68:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003c6c:	6879      	ldr	r1, [r7, #4]
 8003c6e:	6809      	ldr	r1, [r1, #0]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	69da      	ldr	r2, [r3, #28]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6a1b      	ldr	r3, [r3, #32]
 8003c86:	431a      	orrs	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	430a      	orrs	r2, r1
 8003c8e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003c9a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003c9e:	687a      	ldr	r2, [r7, #4]
 8003ca0:	6911      	ldr	r1, [r2, #16]
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	68d2      	ldr	r2, [r2, #12]
 8003ca6:	4311      	orrs	r1, r2
 8003ca8:	687a      	ldr	r2, [r7, #4]
 8003caa:	6812      	ldr	r2, [r2, #0]
 8003cac:	430b      	orrs	r3, r1
 8003cae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	695a      	ldr	r2, [r3, #20]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	699b      	ldr	r3, [r3, #24]
 8003cc2:	431a      	orrs	r2, r3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	430a      	orrs	r2, r1
 8003cca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f042 0201 	orr.w	r2, r2, #1
 8003cda:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2220      	movs	r2, #32
 8003ce6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2200      	movs	r2, #0
 8003cee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003cf8:	2300      	movs	r3, #0
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3710      	adds	r7, #16
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}
 8003d02:	bf00      	nop
 8003d04:	000186a0 	.word	0x000186a0
 8003d08:	001e847f 	.word	0x001e847f
 8003d0c:	003d08ff 	.word	0x003d08ff
 8003d10:	431bde83 	.word	0x431bde83
 8003d14:	10624dd3 	.word	0x10624dd3

08003d18 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b083      	sub	sp, #12
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	695b      	ldr	r3, [r3, #20]
 8003d26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d2a:	2b80      	cmp	r3, #128	@ 0x80
 8003d2c:	d103      	bne.n	8003d36 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	2200      	movs	r2, #0
 8003d34:	611a      	str	r2, [r3, #16]
  }
}
 8003d36:	bf00      	nop
 8003d38:	370c      	adds	r7, #12
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d40:	4770      	bx	lr
	...

08003d44 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b088      	sub	sp, #32
 8003d48:	af02      	add	r7, sp, #8
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	607a      	str	r2, [r7, #4]
 8003d4e:	461a      	mov	r2, r3
 8003d50:	460b      	mov	r3, r1
 8003d52:	817b      	strh	r3, [r7, #10]
 8003d54:	4613      	mov	r3, r2
 8003d56:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003d58:	f7fe fff6 	bl	8002d48 <HAL_GetTick>
 8003d5c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	2b20      	cmp	r3, #32
 8003d68:	f040 80e0 	bne.w	8003f2c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	9300      	str	r3, [sp, #0]
 8003d70:	2319      	movs	r3, #25
 8003d72:	2201      	movs	r2, #1
 8003d74:	4970      	ldr	r1, [pc, #448]	@ (8003f38 <HAL_I2C_Master_Transmit+0x1f4>)
 8003d76:	68f8      	ldr	r0, [r7, #12]
 8003d78:	f002 f8fe 	bl	8005f78 <I2C_WaitOnFlagUntilTimeout>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d001      	beq.n	8003d86 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003d82:	2302      	movs	r3, #2
 8003d84:	e0d3      	b.n	8003f2e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d101      	bne.n	8003d94 <HAL_I2C_Master_Transmit+0x50>
 8003d90:	2302      	movs	r3, #2
 8003d92:	e0cc      	b.n	8003f2e <HAL_I2C_Master_Transmit+0x1ea>
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2201      	movs	r2, #1
 8003d98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f003 0301 	and.w	r3, r3, #1
 8003da6:	2b01      	cmp	r3, #1
 8003da8:	d007      	beq.n	8003dba <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	681a      	ldr	r2, [r3, #0]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f042 0201 	orr.w	r2, r2, #1
 8003db8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003dc8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2221      	movs	r2, #33	@ 0x21
 8003dce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2210      	movs	r2, #16
 8003dd6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	893a      	ldrh	r2, [r7, #8]
 8003dea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003df0:	b29a      	uxth	r2, r3
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	4a50      	ldr	r2, [pc, #320]	@ (8003f3c <HAL_I2C_Master_Transmit+0x1f8>)
 8003dfa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003dfc:	8979      	ldrh	r1, [r7, #10]
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	6a3a      	ldr	r2, [r7, #32]
 8003e02:	68f8      	ldr	r0, [r7, #12]
 8003e04:	f001 fddc 	bl	80059c0 <I2C_MasterRequestWrite>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d001      	beq.n	8003e12 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e08d      	b.n	8003f2e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e12:	2300      	movs	r3, #0
 8003e14:	613b      	str	r3, [r7, #16]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	695b      	ldr	r3, [r3, #20]
 8003e1c:	613b      	str	r3, [r7, #16]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	699b      	ldr	r3, [r3, #24]
 8003e24:	613b      	str	r3, [r7, #16]
 8003e26:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003e28:	e066      	b.n	8003ef8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e2a:	697a      	ldr	r2, [r7, #20]
 8003e2c:	6a39      	ldr	r1, [r7, #32]
 8003e2e:	68f8      	ldr	r0, [r7, #12]
 8003e30:	f002 f9bc 	bl	80061ac <I2C_WaitOnTXEFlagUntilTimeout>
 8003e34:	4603      	mov	r3, r0
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d00d      	beq.n	8003e56 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e3e:	2b04      	cmp	r3, #4
 8003e40:	d107      	bne.n	8003e52 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e50:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e06b      	b.n	8003f2e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e5a:	781a      	ldrb	r2, [r3, #0]
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e66:	1c5a      	adds	r2, r3, #1
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	3b01      	subs	r3, #1
 8003e74:	b29a      	uxth	r2, r3
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e7e:	3b01      	subs	r3, #1
 8003e80:	b29a      	uxth	r2, r3
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	695b      	ldr	r3, [r3, #20]
 8003e8c:	f003 0304 	and.w	r3, r3, #4
 8003e90:	2b04      	cmp	r3, #4
 8003e92:	d11b      	bne.n	8003ecc <HAL_I2C_Master_Transmit+0x188>
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d017      	beq.n	8003ecc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea0:	781a      	ldrb	r2, [r3, #0]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eac:	1c5a      	adds	r2, r3, #1
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	3b01      	subs	r3, #1
 8003eba:	b29a      	uxth	r2, r3
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ec4:	3b01      	subs	r3, #1
 8003ec6:	b29a      	uxth	r2, r3
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ecc:	697a      	ldr	r2, [r7, #20]
 8003ece:	6a39      	ldr	r1, [r7, #32]
 8003ed0:	68f8      	ldr	r0, [r7, #12]
 8003ed2:	f002 f9b3 	bl	800623c <I2C_WaitOnBTFFlagUntilTimeout>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d00d      	beq.n	8003ef8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee0:	2b04      	cmp	r3, #4
 8003ee2:	d107      	bne.n	8003ef4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ef2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e01a      	b.n	8003f2e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d194      	bne.n	8003e2a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	681a      	ldr	r2, [r3, #0]
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2220      	movs	r2, #32
 8003f14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2200      	movs	r2, #0
 8003f24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	e000      	b.n	8003f2e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003f2c:	2302      	movs	r3, #2
  }
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3718      	adds	r7, #24
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	bf00      	nop
 8003f38:	00100002 	.word	0x00100002
 8003f3c:	ffff0000 	.word	0xffff0000

08003f40 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b088      	sub	sp, #32
 8003f44:	af02      	add	r7, sp, #8
 8003f46:	60f8      	str	r0, [r7, #12]
 8003f48:	4608      	mov	r0, r1
 8003f4a:	4611      	mov	r1, r2
 8003f4c:	461a      	mov	r2, r3
 8003f4e:	4603      	mov	r3, r0
 8003f50:	817b      	strh	r3, [r7, #10]
 8003f52:	460b      	mov	r3, r1
 8003f54:	813b      	strh	r3, [r7, #8]
 8003f56:	4613      	mov	r3, r2
 8003f58:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f5a:	f7fe fef5 	bl	8002d48 <HAL_GetTick>
 8003f5e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f66:	b2db      	uxtb	r3, r3
 8003f68:	2b20      	cmp	r3, #32
 8003f6a:	f040 80d9 	bne.w	8004120 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	9300      	str	r3, [sp, #0]
 8003f72:	2319      	movs	r3, #25
 8003f74:	2201      	movs	r2, #1
 8003f76:	496d      	ldr	r1, [pc, #436]	@ (800412c <HAL_I2C_Mem_Write+0x1ec>)
 8003f78:	68f8      	ldr	r0, [r7, #12]
 8003f7a:	f001 fffd 	bl	8005f78 <I2C_WaitOnFlagUntilTimeout>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d001      	beq.n	8003f88 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003f84:	2302      	movs	r3, #2
 8003f86:	e0cc      	b.n	8004122 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d101      	bne.n	8003f96 <HAL_I2C_Mem_Write+0x56>
 8003f92:	2302      	movs	r3, #2
 8003f94:	e0c5      	b.n	8004122 <HAL_I2C_Mem_Write+0x1e2>
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2201      	movs	r2, #1
 8003f9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0301 	and.w	r3, r3, #1
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d007      	beq.n	8003fbc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f042 0201 	orr.w	r2, r2, #1
 8003fba:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003fca:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2221      	movs	r2, #33	@ 0x21
 8003fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2240      	movs	r2, #64	@ 0x40
 8003fd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	6a3a      	ldr	r2, [r7, #32]
 8003fe6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003fec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ff2:	b29a      	uxth	r2, r3
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	4a4d      	ldr	r2, [pc, #308]	@ (8004130 <HAL_I2C_Mem_Write+0x1f0>)
 8003ffc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ffe:	88f8      	ldrh	r0, [r7, #6]
 8004000:	893a      	ldrh	r2, [r7, #8]
 8004002:	8979      	ldrh	r1, [r7, #10]
 8004004:	697b      	ldr	r3, [r7, #20]
 8004006:	9301      	str	r3, [sp, #4]
 8004008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800400a:	9300      	str	r3, [sp, #0]
 800400c:	4603      	mov	r3, r0
 800400e:	68f8      	ldr	r0, [r7, #12]
 8004010:	f001 fd58 	bl	8005ac4 <I2C_RequestMemoryWrite>
 8004014:	4603      	mov	r3, r0
 8004016:	2b00      	cmp	r3, #0
 8004018:	d052      	beq.n	80040c0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e081      	b.n	8004122 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800401e:	697a      	ldr	r2, [r7, #20]
 8004020:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004022:	68f8      	ldr	r0, [r7, #12]
 8004024:	f002 f8c2 	bl	80061ac <I2C_WaitOnTXEFlagUntilTimeout>
 8004028:	4603      	mov	r3, r0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d00d      	beq.n	800404a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004032:	2b04      	cmp	r3, #4
 8004034:	d107      	bne.n	8004046 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004044:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e06b      	b.n	8004122 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800404e:	781a      	ldrb	r2, [r3, #0]
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800405a:	1c5a      	adds	r2, r3, #1
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004064:	3b01      	subs	r3, #1
 8004066:	b29a      	uxth	r2, r3
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004070:	b29b      	uxth	r3, r3
 8004072:	3b01      	subs	r3, #1
 8004074:	b29a      	uxth	r2, r3
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	695b      	ldr	r3, [r3, #20]
 8004080:	f003 0304 	and.w	r3, r3, #4
 8004084:	2b04      	cmp	r3, #4
 8004086:	d11b      	bne.n	80040c0 <HAL_I2C_Mem_Write+0x180>
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800408c:	2b00      	cmp	r3, #0
 800408e:	d017      	beq.n	80040c0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004094:	781a      	ldrb	r2, [r3, #0]
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a0:	1c5a      	adds	r2, r3, #1
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040aa:	3b01      	subs	r3, #1
 80040ac:	b29a      	uxth	r2, r3
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040b6:	b29b      	uxth	r3, r3
 80040b8:	3b01      	subs	r3, #1
 80040ba:	b29a      	uxth	r2, r3
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d1aa      	bne.n	800401e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040c8:	697a      	ldr	r2, [r7, #20]
 80040ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80040cc:	68f8      	ldr	r0, [r7, #12]
 80040ce:	f002 f8b5 	bl	800623c <I2C_WaitOnBTFFlagUntilTimeout>
 80040d2:	4603      	mov	r3, r0
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d00d      	beq.n	80040f4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040dc:	2b04      	cmp	r3, #4
 80040de:	d107      	bne.n	80040f0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040ee:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	e016      	b.n	8004122 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004102:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2220      	movs	r2, #32
 8004108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2200      	movs	r2, #0
 8004110:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2200      	movs	r2, #0
 8004118:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800411c:	2300      	movs	r3, #0
 800411e:	e000      	b.n	8004122 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004120:	2302      	movs	r3, #2
  }
}
 8004122:	4618      	mov	r0, r3
 8004124:	3718      	adds	r7, #24
 8004126:	46bd      	mov	sp, r7
 8004128:	bd80      	pop	{r7, pc}
 800412a:	bf00      	nop
 800412c:	00100002 	.word	0x00100002
 8004130:	ffff0000 	.word	0xffff0000

08004134 <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b08a      	sub	sp, #40	@ 0x28
 8004138:	af02      	add	r7, sp, #8
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	4608      	mov	r0, r1
 800413e:	4611      	mov	r1, r2
 8004140:	461a      	mov	r2, r3
 8004142:	4603      	mov	r3, r0
 8004144:	817b      	strh	r3, [r7, #10]
 8004146:	460b      	mov	r3, r1
 8004148:	813b      	strh	r3, [r7, #8]
 800414a:	4613      	mov	r3, r2
 800414c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800414e:	2300      	movs	r3, #0
 8004150:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004152:	f7fe fdf9 	bl	8002d48 <HAL_GetTick>
 8004156:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800415e:	b2db      	uxtb	r3, r3
 8004160:	2b20      	cmp	r3, #32
 8004162:	f040 8136 	bne.w	80043d2 <HAL_I2C_Mem_Write_DMA+0x29e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004166:	4b9d      	ldr	r3, [pc, #628]	@ (80043dc <HAL_I2C_Mem_Write_DMA+0x2a8>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	08db      	lsrs	r3, r3, #3
 800416c:	4a9c      	ldr	r2, [pc, #624]	@ (80043e0 <HAL_I2C_Mem_Write_DMA+0x2ac>)
 800416e:	fba2 2303 	umull	r2, r3, r2, r3
 8004172:	0a1a      	lsrs	r2, r3, #8
 8004174:	4613      	mov	r3, r2
 8004176:	009b      	lsls	r3, r3, #2
 8004178:	4413      	add	r3, r2
 800417a:	009a      	lsls	r2, r3, #2
 800417c:	4413      	add	r3, r2
 800417e:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8004180:	697b      	ldr	r3, [r7, #20]
 8004182:	3b01      	subs	r3, #1
 8004184:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d112      	bne.n	80041b2 <HAL_I2C_Mem_Write_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2200      	movs	r2, #0
 8004190:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2220      	movs	r2, #32
 8004196:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2200      	movs	r2, #0
 800419e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041a6:	f043 0220 	orr.w	r2, r3, #32
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80041ae:	2302      	movs	r3, #2
 80041b0:	e110      	b.n	80043d4 <HAL_I2C_Mem_Write_DMA+0x2a0>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	699b      	ldr	r3, [r3, #24]
 80041b8:	f003 0302 	and.w	r3, r3, #2
 80041bc:	2b02      	cmp	r3, #2
 80041be:	d0df      	beq.n	8004180 <HAL_I2C_Mem_Write_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d101      	bne.n	80041ce <HAL_I2C_Mem_Write_DMA+0x9a>
 80041ca:	2302      	movs	r3, #2
 80041cc:	e102      	b.n	80043d4 <HAL_I2C_Mem_Write_DMA+0x2a0>
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2201      	movs	r2, #1
 80041d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 0301 	and.w	r3, r3, #1
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d007      	beq.n	80041f4 <HAL_I2C_Mem_Write_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f042 0201 	orr.w	r2, r2, #1
 80041f2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004202:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2221      	movs	r2, #33	@ 0x21
 8004208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2240      	movs	r2, #64	@ 0x40
 8004210:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2200      	movs	r2, #0
 8004218:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800421e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8004224:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800422a:	b29a      	uxth	r2, r3
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	4a6c      	ldr	r2, [pc, #432]	@ (80043e4 <HAL_I2C_Mem_Write_DMA+0x2b0>)
 8004234:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8004236:	897a      	ldrh	r2, [r7, #10]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 800423c:	893a      	ldrh	r2, [r7, #8]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8004242:	88fa      	ldrh	r2, [r7, #6]
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2200      	movs	r2, #0
 800424c:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004252:	2b00      	cmp	r3, #0
 8004254:	f000 80a9 	beq.w	80043aa <HAL_I2C_Mem_Write_DMA+0x276>
    {
      if (hi2c->hdmatx != NULL)
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800425c:	2b00      	cmp	r3, #0
 800425e:	d02a      	beq.n	80042b6 <HAL_I2C_Mem_Write_DMA+0x182>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004264:	4a60      	ldr	r2, [pc, #384]	@ (80043e8 <HAL_I2C_Mem_Write_DMA+0x2b4>)
 8004266:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800426c:	4a5f      	ldr	r2, [pc, #380]	@ (80043ec <HAL_I2C_Mem_Write_DMA+0x2b8>)
 800426e:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004274:	2200      	movs	r2, #0
 8004276:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmatx->XferM1CpltCallback = NULL;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800427c:	2200      	movs	r2, #0
 800427e:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004284:	2200      	movs	r2, #0
 8004286:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmatx->XferAbortCallback = NULL;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800428c:	2200      	movs	r2, #0
 800428e:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004298:	4619      	mov	r1, r3
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	3310      	adds	r3, #16
 80042a0:	461a      	mov	r2, r3
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042a6:	f7fe ff3f 	bl	8003128 <HAL_DMA_Start_IT>
 80042aa:	4603      	mov	r3, r0
 80042ac:	76fb      	strb	r3, [r7, #27]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80042ae:	7efb      	ldrb	r3, [r7, #27]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d166      	bne.n	8004382 <HAL_I2C_Mem_Write_DMA+0x24e>
 80042b4:	e013      	b.n	80042de <HAL_I2C_Mem_Write_DMA+0x1aa>
        hi2c->State     = HAL_I2C_STATE_READY;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2220      	movs	r2, #32
 80042ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2200      	movs	r2, #0
 80042c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ca:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2200      	movs	r2, #0
 80042d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e07a      	b.n	80043d4 <HAL_I2C_Mem_Write_DMA+0x2a0>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80042de:	88f8      	ldrh	r0, [r7, #6]
 80042e0:	893a      	ldrh	r2, [r7, #8]
 80042e2:	8979      	ldrh	r1, [r7, #10]
 80042e4:	69fb      	ldr	r3, [r7, #28]
 80042e6:	9301      	str	r3, [sp, #4]
 80042e8:	2323      	movs	r3, #35	@ 0x23
 80042ea:	9300      	str	r3, [sp, #0]
 80042ec:	4603      	mov	r3, r0
 80042ee:	68f8      	ldr	r0, [r7, #12]
 80042f0:	f001 fbe8 	bl	8005ac4 <I2C_RequestMemoryWrite>
 80042f4:	4603      	mov	r3, r0
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d022      	beq.n	8004340 <HAL_I2C_Mem_Write_DMA+0x20c>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042fe:	4618      	mov	r0, r3
 8004300:	f7fe ff6a 	bl	80031d8 <HAL_DMA_Abort_IT>
 8004304:	4603      	mov	r3, r0
 8004306:	76fb      	strb	r3, [r7, #27]

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmatx->XferCpltCallback = NULL;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800430c:	2200      	movs	r2, #0
 800430e:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800431e:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2200      	movs	r2, #0
 8004324:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2200      	movs	r2, #0
 800432a:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f022 0201 	bic.w	r2, r2, #1
 800433a:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	e049      	b.n	80043d4 <HAL_I2C_Mem_Write_DMA+0x2a0>
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004340:	2300      	movs	r3, #0
 8004342:	613b      	str	r3, [r7, #16]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	695b      	ldr	r3, [r3, #20]
 800434a:	613b      	str	r3, [r7, #16]
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	699b      	ldr	r3, [r3, #24]
 8004352:	613b      	str	r3, [r7, #16]
 8004354:	693b      	ldr	r3, [r7, #16]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2200      	movs	r2, #0
 800435a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	685a      	ldr	r2, [r3, #4]
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800436c:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	685a      	ldr	r2, [r3, #4]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800437c:	605a      	str	r2, [r3, #4]

        return HAL_OK;
 800437e:	2300      	movs	r3, #0
 8004380:	e028      	b.n	80043d4 <HAL_I2C_Mem_Write_DMA+0x2a0>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2220      	movs	r2, #32
 8004386:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2200      	movs	r2, #0
 800438e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004396:	f043 0210 	orr.w	r2, r3, #16
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	2200      	movs	r2, #0
 80043a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e014      	b.n	80043d4 <HAL_I2C_Mem_Write_DMA+0x2a0>
      }
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2220      	movs	r2, #32
 80043ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2200      	movs	r2, #0
 80043b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043be:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2200      	movs	r2, #0
 80043ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e000      	b.n	80043d4 <HAL_I2C_Mem_Write_DMA+0x2a0>
    }
  }
  else
  {
    return HAL_BUSY;
 80043d2:	2302      	movs	r3, #2
  }
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	3720      	adds	r7, #32
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}
 80043dc:	2000000c 	.word	0x2000000c
 80043e0:	14f8b589 	.word	0x14f8b589
 80043e4:	ffff0000 	.word	0xffff0000
 80043e8:	08005bf1 	.word	0x08005bf1
 80043ec:	08005daf 	.word	0x08005daf

080043f0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b088      	sub	sp, #32
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80043f8:	2300      	movs	r3, #0
 80043fa:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004408:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004410:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004418:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800441a:	7bfb      	ldrb	r3, [r7, #15]
 800441c:	2b10      	cmp	r3, #16
 800441e:	d003      	beq.n	8004428 <HAL_I2C_EV_IRQHandler+0x38>
 8004420:	7bfb      	ldrb	r3, [r7, #15]
 8004422:	2b40      	cmp	r3, #64	@ 0x40
 8004424:	f040 80c1 	bne.w	80045aa <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	699b      	ldr	r3, [r3, #24]
 800442e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	695b      	ldr	r3, [r3, #20]
 8004436:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004438:	69fb      	ldr	r3, [r7, #28]
 800443a:	f003 0301 	and.w	r3, r3, #1
 800443e:	2b00      	cmp	r3, #0
 8004440:	d10d      	bne.n	800445e <HAL_I2C_EV_IRQHandler+0x6e>
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004448:	d003      	beq.n	8004452 <HAL_I2C_EV_IRQHandler+0x62>
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004450:	d101      	bne.n	8004456 <HAL_I2C_EV_IRQHandler+0x66>
 8004452:	2301      	movs	r3, #1
 8004454:	e000      	b.n	8004458 <HAL_I2C_EV_IRQHandler+0x68>
 8004456:	2300      	movs	r3, #0
 8004458:	2b01      	cmp	r3, #1
 800445a:	f000 8132 	beq.w	80046c2 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800445e:	69fb      	ldr	r3, [r7, #28]
 8004460:	f003 0301 	and.w	r3, r3, #1
 8004464:	2b00      	cmp	r3, #0
 8004466:	d00c      	beq.n	8004482 <HAL_I2C_EV_IRQHandler+0x92>
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	0a5b      	lsrs	r3, r3, #9
 800446c:	f003 0301 	and.w	r3, r3, #1
 8004470:	2b00      	cmp	r3, #0
 8004472:	d006      	beq.n	8004482 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f001 ff8a 	bl	800638e <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f000 fcf4 	bl	8004e68 <I2C_Master_SB>
 8004480:	e092      	b.n	80045a8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004482:	69fb      	ldr	r3, [r7, #28]
 8004484:	08db      	lsrs	r3, r3, #3
 8004486:	f003 0301 	and.w	r3, r3, #1
 800448a:	2b00      	cmp	r3, #0
 800448c:	d009      	beq.n	80044a2 <HAL_I2C_EV_IRQHandler+0xb2>
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	0a5b      	lsrs	r3, r3, #9
 8004492:	f003 0301 	and.w	r3, r3, #1
 8004496:	2b00      	cmp	r3, #0
 8004498:	d003      	beq.n	80044a2 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800449a:	6878      	ldr	r0, [r7, #4]
 800449c:	f000 fd6a 	bl	8004f74 <I2C_Master_ADD10>
 80044a0:	e082      	b.n	80045a8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80044a2:	69fb      	ldr	r3, [r7, #28]
 80044a4:	085b      	lsrs	r3, r3, #1
 80044a6:	f003 0301 	and.w	r3, r3, #1
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d009      	beq.n	80044c2 <HAL_I2C_EV_IRQHandler+0xd2>
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	0a5b      	lsrs	r3, r3, #9
 80044b2:	f003 0301 	and.w	r3, r3, #1
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d003      	beq.n	80044c2 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	f000 fd84 	bl	8004fc8 <I2C_Master_ADDR>
 80044c0:	e072      	b.n	80045a8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80044c2:	69bb      	ldr	r3, [r7, #24]
 80044c4:	089b      	lsrs	r3, r3, #2
 80044c6:	f003 0301 	and.w	r3, r3, #1
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d03b      	beq.n	8004546 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80044d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044dc:	f000 80f3 	beq.w	80046c6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80044e0:	69fb      	ldr	r3, [r7, #28]
 80044e2:	09db      	lsrs	r3, r3, #7
 80044e4:	f003 0301 	and.w	r3, r3, #1
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d00f      	beq.n	800450c <HAL_I2C_EV_IRQHandler+0x11c>
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	0a9b      	lsrs	r3, r3, #10
 80044f0:	f003 0301 	and.w	r3, r3, #1
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d009      	beq.n	800450c <HAL_I2C_EV_IRQHandler+0x11c>
 80044f8:	69fb      	ldr	r3, [r7, #28]
 80044fa:	089b      	lsrs	r3, r3, #2
 80044fc:	f003 0301 	and.w	r3, r3, #1
 8004500:	2b00      	cmp	r3, #0
 8004502:	d103      	bne.n	800450c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	f000 f94c 	bl	80047a2 <I2C_MasterTransmit_TXE>
 800450a:	e04d      	b.n	80045a8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800450c:	69fb      	ldr	r3, [r7, #28]
 800450e:	089b      	lsrs	r3, r3, #2
 8004510:	f003 0301 	and.w	r3, r3, #1
 8004514:	2b00      	cmp	r3, #0
 8004516:	f000 80d6 	beq.w	80046c6 <HAL_I2C_EV_IRQHandler+0x2d6>
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	0a5b      	lsrs	r3, r3, #9
 800451e:	f003 0301 	and.w	r3, r3, #1
 8004522:	2b00      	cmp	r3, #0
 8004524:	f000 80cf 	beq.w	80046c6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004528:	7bbb      	ldrb	r3, [r7, #14]
 800452a:	2b21      	cmp	r3, #33	@ 0x21
 800452c:	d103      	bne.n	8004536 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f000 f9d3 	bl	80048da <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004534:	e0c7      	b.n	80046c6 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8004536:	7bfb      	ldrb	r3, [r7, #15]
 8004538:	2b40      	cmp	r3, #64	@ 0x40
 800453a:	f040 80c4 	bne.w	80046c6 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	f000 fa41 	bl	80049c6 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004544:	e0bf      	b.n	80046c6 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004550:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004554:	f000 80b7 	beq.w	80046c6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004558:	69fb      	ldr	r3, [r7, #28]
 800455a:	099b      	lsrs	r3, r3, #6
 800455c:	f003 0301 	and.w	r3, r3, #1
 8004560:	2b00      	cmp	r3, #0
 8004562:	d00f      	beq.n	8004584 <HAL_I2C_EV_IRQHandler+0x194>
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	0a9b      	lsrs	r3, r3, #10
 8004568:	f003 0301 	and.w	r3, r3, #1
 800456c:	2b00      	cmp	r3, #0
 800456e:	d009      	beq.n	8004584 <HAL_I2C_EV_IRQHandler+0x194>
 8004570:	69fb      	ldr	r3, [r7, #28]
 8004572:	089b      	lsrs	r3, r3, #2
 8004574:	f003 0301 	and.w	r3, r3, #1
 8004578:	2b00      	cmp	r3, #0
 800457a:	d103      	bne.n	8004584 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	f000 faba 	bl	8004af6 <I2C_MasterReceive_RXNE>
 8004582:	e011      	b.n	80045a8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	089b      	lsrs	r3, r3, #2
 8004588:	f003 0301 	and.w	r3, r3, #1
 800458c:	2b00      	cmp	r3, #0
 800458e:	f000 809a 	beq.w	80046c6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	0a5b      	lsrs	r3, r3, #9
 8004596:	f003 0301 	and.w	r3, r3, #1
 800459a:	2b00      	cmp	r3, #0
 800459c:	f000 8093 	beq.w	80046c6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80045a0:	6878      	ldr	r0, [r7, #4]
 80045a2:	f000 fb70 	bl	8004c86 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80045a6:	e08e      	b.n	80046c6 <HAL_I2C_EV_IRQHandler+0x2d6>
 80045a8:	e08d      	b.n	80046c6 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d004      	beq.n	80045bc <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	695b      	ldr	r3, [r3, #20]
 80045b8:	61fb      	str	r3, [r7, #28]
 80045ba:	e007      	b.n	80045cc <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	699b      	ldr	r3, [r3, #24]
 80045c2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	695b      	ldr	r3, [r3, #20]
 80045ca:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80045cc:	69fb      	ldr	r3, [r7, #28]
 80045ce:	085b      	lsrs	r3, r3, #1
 80045d0:	f003 0301 	and.w	r3, r3, #1
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d012      	beq.n	80045fe <HAL_I2C_EV_IRQHandler+0x20e>
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	0a5b      	lsrs	r3, r3, #9
 80045dc:	f003 0301 	and.w	r3, r3, #1
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d00c      	beq.n	80045fe <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d003      	beq.n	80045f4 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	699b      	ldr	r3, [r3, #24]
 80045f2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80045f4:	69b9      	ldr	r1, [r7, #24]
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f000 ff35 	bl	8005466 <I2C_Slave_ADDR>
 80045fc:	e066      	b.n	80046cc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80045fe:	69fb      	ldr	r3, [r7, #28]
 8004600:	091b      	lsrs	r3, r3, #4
 8004602:	f003 0301 	and.w	r3, r3, #1
 8004606:	2b00      	cmp	r3, #0
 8004608:	d009      	beq.n	800461e <HAL_I2C_EV_IRQHandler+0x22e>
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	0a5b      	lsrs	r3, r3, #9
 800460e:	f003 0301 	and.w	r3, r3, #1
 8004612:	2b00      	cmp	r3, #0
 8004614:	d003      	beq.n	800461e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f000 ff70 	bl	80054fc <I2C_Slave_STOPF>
 800461c:	e056      	b.n	80046cc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800461e:	7bbb      	ldrb	r3, [r7, #14]
 8004620:	2b21      	cmp	r3, #33	@ 0x21
 8004622:	d002      	beq.n	800462a <HAL_I2C_EV_IRQHandler+0x23a>
 8004624:	7bbb      	ldrb	r3, [r7, #14]
 8004626:	2b29      	cmp	r3, #41	@ 0x29
 8004628:	d125      	bne.n	8004676 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800462a:	69fb      	ldr	r3, [r7, #28]
 800462c:	09db      	lsrs	r3, r3, #7
 800462e:	f003 0301 	and.w	r3, r3, #1
 8004632:	2b00      	cmp	r3, #0
 8004634:	d00f      	beq.n	8004656 <HAL_I2C_EV_IRQHandler+0x266>
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	0a9b      	lsrs	r3, r3, #10
 800463a:	f003 0301 	and.w	r3, r3, #1
 800463e:	2b00      	cmp	r3, #0
 8004640:	d009      	beq.n	8004656 <HAL_I2C_EV_IRQHandler+0x266>
 8004642:	69fb      	ldr	r3, [r7, #28]
 8004644:	089b      	lsrs	r3, r3, #2
 8004646:	f003 0301 	and.w	r3, r3, #1
 800464a:	2b00      	cmp	r3, #0
 800464c:	d103      	bne.n	8004656 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f000 fe4b 	bl	80052ea <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004654:	e039      	b.n	80046ca <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004656:	69fb      	ldr	r3, [r7, #28]
 8004658:	089b      	lsrs	r3, r3, #2
 800465a:	f003 0301 	and.w	r3, r3, #1
 800465e:	2b00      	cmp	r3, #0
 8004660:	d033      	beq.n	80046ca <HAL_I2C_EV_IRQHandler+0x2da>
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	0a5b      	lsrs	r3, r3, #9
 8004666:	f003 0301 	and.w	r3, r3, #1
 800466a:	2b00      	cmp	r3, #0
 800466c:	d02d      	beq.n	80046ca <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	f000 fe78 	bl	8005364 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004674:	e029      	b.n	80046ca <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004676:	69fb      	ldr	r3, [r7, #28]
 8004678:	099b      	lsrs	r3, r3, #6
 800467a:	f003 0301 	and.w	r3, r3, #1
 800467e:	2b00      	cmp	r3, #0
 8004680:	d00f      	beq.n	80046a2 <HAL_I2C_EV_IRQHandler+0x2b2>
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	0a9b      	lsrs	r3, r3, #10
 8004686:	f003 0301 	and.w	r3, r3, #1
 800468a:	2b00      	cmp	r3, #0
 800468c:	d009      	beq.n	80046a2 <HAL_I2C_EV_IRQHandler+0x2b2>
 800468e:	69fb      	ldr	r3, [r7, #28]
 8004690:	089b      	lsrs	r3, r3, #2
 8004692:	f003 0301 	and.w	r3, r3, #1
 8004696:	2b00      	cmp	r3, #0
 8004698:	d103      	bne.n	80046a2 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f000 fe83 	bl	80053a6 <I2C_SlaveReceive_RXNE>
 80046a0:	e014      	b.n	80046cc <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80046a2:	69fb      	ldr	r3, [r7, #28]
 80046a4:	089b      	lsrs	r3, r3, #2
 80046a6:	f003 0301 	and.w	r3, r3, #1
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d00e      	beq.n	80046cc <HAL_I2C_EV_IRQHandler+0x2dc>
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	0a5b      	lsrs	r3, r3, #9
 80046b2:	f003 0301 	and.w	r3, r3, #1
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d008      	beq.n	80046cc <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f000 feb1 	bl	8005422 <I2C_SlaveReceive_BTF>
 80046c0:	e004      	b.n	80046cc <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80046c2:	bf00      	nop
 80046c4:	e002      	b.n	80046cc <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80046c6:	bf00      	nop
 80046c8:	e000      	b.n	80046cc <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80046ca:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80046cc:	3720      	adds	r7, #32
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}

080046d2 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80046d2:	b480      	push	{r7}
 80046d4:	b083      	sub	sp, #12
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80046da:	bf00      	nop
 80046dc:	370c      	adds	r7, #12
 80046de:	46bd      	mov	sp, r7
 80046e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e4:	4770      	bx	lr

080046e6 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80046e6:	b480      	push	{r7}
 80046e8:	b083      	sub	sp, #12
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80046ee:	bf00      	nop
 80046f0:	370c      	adds	r7, #12
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr

080046fa <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80046fa:	b480      	push	{r7}
 80046fc:	b083      	sub	sp, #12
 80046fe:	af00      	add	r7, sp, #0
 8004700:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004702:	bf00      	nop
 8004704:	370c      	adds	r7, #12
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr

0800470e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800470e:	b480      	push	{r7}
 8004710:	b083      	sub	sp, #12
 8004712:	af00      	add	r7, sp, #0
 8004714:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004716:	bf00      	nop
 8004718:	370c      	adds	r7, #12
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr

08004722 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004722:	b480      	push	{r7}
 8004724:	b083      	sub	sp, #12
 8004726:	af00      	add	r7, sp, #0
 8004728:	6078      	str	r0, [r7, #4]
 800472a:	460b      	mov	r3, r1
 800472c:	70fb      	strb	r3, [r7, #3]
 800472e:	4613      	mov	r3, r2
 8004730:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004732:	bf00      	nop
 8004734:	370c      	adds	r7, #12
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr

0800473e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800473e:	b480      	push	{r7}
 8004740:	b083      	sub	sp, #12
 8004742:	af00      	add	r7, sp, #0
 8004744:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004746:	bf00      	nop
 8004748:	370c      	adds	r7, #12
 800474a:	46bd      	mov	sp, r7
 800474c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004750:	4770      	bx	lr

08004752 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004752:	b480      	push	{r7}
 8004754:	b083      	sub	sp, #12
 8004756:	af00      	add	r7, sp, #0
 8004758:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800475a:	bf00      	nop
 800475c:	370c      	adds	r7, #12
 800475e:	46bd      	mov	sp, r7
 8004760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004764:	4770      	bx	lr

08004766 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004766:	b480      	push	{r7}
 8004768:	b083      	sub	sp, #12
 800476a:	af00      	add	r7, sp, #0
 800476c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800476e:	bf00      	nop
 8004770:	370c      	adds	r7, #12
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr

0800477a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800477a:	b480      	push	{r7}
 800477c:	b083      	sub	sp, #12
 800477e:	af00      	add	r7, sp, #0
 8004780:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004782:	bf00      	nop
 8004784:	370c      	adds	r7, #12
 8004786:	46bd      	mov	sp, r7
 8004788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478c:	4770      	bx	lr

0800478e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800478e:	b480      	push	{r7}
 8004790:	b083      	sub	sp, #12
 8004792:	af00      	add	r7, sp, #0
 8004794:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004796:	bf00      	nop
 8004798:	370c      	adds	r7, #12
 800479a:	46bd      	mov	sp, r7
 800479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a0:	4770      	bx	lr

080047a2 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80047a2:	b580      	push	{r7, lr}
 80047a4:	b084      	sub	sp, #16
 80047a6:	af00      	add	r7, sp, #0
 80047a8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047b0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80047b8:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047be:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d150      	bne.n	800486a <I2C_MasterTransmit_TXE+0xc8>
 80047c8:	7bfb      	ldrb	r3, [r7, #15]
 80047ca:	2b21      	cmp	r3, #33	@ 0x21
 80047cc:	d14d      	bne.n	800486a <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	2b08      	cmp	r3, #8
 80047d2:	d01d      	beq.n	8004810 <I2C_MasterTransmit_TXE+0x6e>
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	2b20      	cmp	r3, #32
 80047d8:	d01a      	beq.n	8004810 <I2C_MasterTransmit_TXE+0x6e>
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80047e0:	d016      	beq.n	8004810 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	685a      	ldr	r2, [r3, #4]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80047f0:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2211      	movs	r2, #17
 80047f6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2200      	movs	r2, #0
 80047fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2220      	movs	r2, #32
 8004804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f7ff ff62 	bl	80046d2 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800480e:	e060      	b.n	80048d2 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	685a      	ldr	r2, [r3, #4]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800481e:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800482e:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2200      	movs	r2, #0
 8004834:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2220      	movs	r2, #32
 800483a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004844:	b2db      	uxtb	r3, r3
 8004846:	2b40      	cmp	r3, #64	@ 0x40
 8004848:	d107      	bne.n	800485a <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	f7ff ff7d 	bl	8004752 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004858:	e03b      	b.n	80048d2 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2200      	movs	r2, #0
 800485e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f7ff ff35 	bl	80046d2 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004868:	e033      	b.n	80048d2 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800486a:	7bfb      	ldrb	r3, [r7, #15]
 800486c:	2b21      	cmp	r3, #33	@ 0x21
 800486e:	d005      	beq.n	800487c <I2C_MasterTransmit_TXE+0xda>
 8004870:	7bbb      	ldrb	r3, [r7, #14]
 8004872:	2b40      	cmp	r3, #64	@ 0x40
 8004874:	d12d      	bne.n	80048d2 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004876:	7bfb      	ldrb	r3, [r7, #15]
 8004878:	2b22      	cmp	r3, #34	@ 0x22
 800487a:	d12a      	bne.n	80048d2 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004880:	b29b      	uxth	r3, r3
 8004882:	2b00      	cmp	r3, #0
 8004884:	d108      	bne.n	8004898 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	685a      	ldr	r2, [r3, #4]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004894:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004896:	e01c      	b.n	80048d2 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	2b40      	cmp	r3, #64	@ 0x40
 80048a2:	d103      	bne.n	80048ac <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80048a4:	6878      	ldr	r0, [r7, #4]
 80048a6:	f000 f88e 	bl	80049c6 <I2C_MemoryTransmit_TXE_BTF>
}
 80048aa:	e012      	b.n	80048d2 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048b0:	781a      	ldrb	r2, [r3, #0]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048bc:	1c5a      	adds	r2, r3, #1
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048c6:	b29b      	uxth	r3, r3
 80048c8:	3b01      	subs	r3, #1
 80048ca:	b29a      	uxth	r2, r3
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80048d0:	e7ff      	b.n	80048d2 <I2C_MasterTransmit_TXE+0x130>
 80048d2:	bf00      	nop
 80048d4:	3710      	adds	r7, #16
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}

080048da <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80048da:	b580      	push	{r7, lr}
 80048dc:	b084      	sub	sp, #16
 80048de:	af00      	add	r7, sp, #0
 80048e0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048e6:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	2b21      	cmp	r3, #33	@ 0x21
 80048f2:	d164      	bne.n	80049be <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048f8:	b29b      	uxth	r3, r3
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d012      	beq.n	8004924 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004902:	781a      	ldrb	r2, [r3, #0]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800490e:	1c5a      	adds	r2, r3, #1
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004918:	b29b      	uxth	r3, r3
 800491a:	3b01      	subs	r3, #1
 800491c:	b29a      	uxth	r2, r3
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004922:	e04c      	b.n	80049be <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2b08      	cmp	r3, #8
 8004928:	d01d      	beq.n	8004966 <I2C_MasterTransmit_BTF+0x8c>
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2b20      	cmp	r3, #32
 800492e:	d01a      	beq.n	8004966 <I2C_MasterTransmit_BTF+0x8c>
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004936:	d016      	beq.n	8004966 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	685a      	ldr	r2, [r3, #4]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004946:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2211      	movs	r2, #17
 800494c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2220      	movs	r2, #32
 800495a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f7ff feb7 	bl	80046d2 <HAL_I2C_MasterTxCpltCallback>
}
 8004964:	e02b      	b.n	80049be <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	685a      	ldr	r2, [r3, #4]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004974:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004984:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2200      	movs	r2, #0
 800498a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2220      	movs	r2, #32
 8004990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800499a:	b2db      	uxtb	r3, r3
 800499c:	2b40      	cmp	r3, #64	@ 0x40
 800499e:	d107      	bne.n	80049b0 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	f7ff fed2 	bl	8004752 <HAL_I2C_MemTxCpltCallback>
}
 80049ae:	e006      	b.n	80049be <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2200      	movs	r2, #0
 80049b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80049b8:	6878      	ldr	r0, [r7, #4]
 80049ba:	f7ff fe8a 	bl	80046d2 <HAL_I2C_MasterTxCpltCallback>
}
 80049be:	bf00      	nop
 80049c0:	3710      	adds	r7, #16
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}

080049c6 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80049c6:	b580      	push	{r7, lr}
 80049c8:	b084      	sub	sp, #16
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049d4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d11d      	bne.n	8004a1a <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d10b      	bne.n	80049fe <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049ea:	b2da      	uxtb	r2, r3
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049f6:	1c9a      	adds	r2, r3, #2
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 80049fc:	e077      	b.n	8004aee <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	121b      	asrs	r3, r3, #8
 8004a06:	b2da      	uxtb	r2, r3
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a12:	1c5a      	adds	r2, r3, #1
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004a18:	e069      	b.n	8004aee <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d10b      	bne.n	8004a3a <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a26:	b2da      	uxtb	r2, r3
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a32:	1c5a      	adds	r2, r3, #1
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004a38:	e059      	b.n	8004aee <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a3e:	2b02      	cmp	r3, #2
 8004a40:	d152      	bne.n	8004ae8 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004a42:	7bfb      	ldrb	r3, [r7, #15]
 8004a44:	2b22      	cmp	r3, #34	@ 0x22
 8004a46:	d10d      	bne.n	8004a64 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a56:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a5c:	1c5a      	adds	r2, r3, #1
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004a62:	e044      	b.n	8004aee <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a68:	b29b      	uxth	r3, r3
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d015      	beq.n	8004a9a <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004a6e:	7bfb      	ldrb	r3, [r7, #15]
 8004a70:	2b21      	cmp	r3, #33	@ 0x21
 8004a72:	d112      	bne.n	8004a9a <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a78:	781a      	ldrb	r2, [r3, #0]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a84:	1c5a      	adds	r2, r3, #1
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a8e:	b29b      	uxth	r3, r3
 8004a90:	3b01      	subs	r3, #1
 8004a92:	b29a      	uxth	r2, r3
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004a98:	e029      	b.n	8004aee <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d124      	bne.n	8004aee <I2C_MemoryTransmit_TXE_BTF+0x128>
 8004aa4:	7bfb      	ldrb	r3, [r7, #15]
 8004aa6:	2b21      	cmp	r3, #33	@ 0x21
 8004aa8:	d121      	bne.n	8004aee <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	685a      	ldr	r2, [r3, #4]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004ab8:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ac8:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2200      	movs	r2, #0
 8004ace:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2220      	movs	r2, #32
 8004ad4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2200      	movs	r2, #0
 8004adc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004ae0:	6878      	ldr	r0, [r7, #4]
 8004ae2:	f7ff fe36 	bl	8004752 <HAL_I2C_MemTxCpltCallback>
}
 8004ae6:	e002      	b.n	8004aee <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f7ff f915 	bl	8003d18 <I2C_Flush_DR>
}
 8004aee:	bf00      	nop
 8004af0:	3710      	adds	r7, #16
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}

08004af6 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004af6:	b580      	push	{r7, lr}
 8004af8:	b084      	sub	sp, #16
 8004afa:	af00      	add	r7, sp, #0
 8004afc:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	2b22      	cmp	r3, #34	@ 0x22
 8004b08:	f040 80b9 	bne.w	8004c7e <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b10:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b16:	b29b      	uxth	r3, r3
 8004b18:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	2b03      	cmp	r3, #3
 8004b1e:	d921      	bls.n	8004b64 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	691a      	ldr	r2, [r3, #16]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b2a:	b2d2      	uxtb	r2, r2
 8004b2c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b32:	1c5a      	adds	r2, r3, #1
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b3c:	b29b      	uxth	r3, r3
 8004b3e:	3b01      	subs	r3, #1
 8004b40:	b29a      	uxth	r2, r3
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b4a:	b29b      	uxth	r3, r3
 8004b4c:	2b03      	cmp	r3, #3
 8004b4e:	f040 8096 	bne.w	8004c7e <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	685a      	ldr	r2, [r3, #4]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b60:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004b62:	e08c      	b.n	8004c7e <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b68:	2b02      	cmp	r3, #2
 8004b6a:	d07f      	beq.n	8004c6c <I2C_MasterReceive_RXNE+0x176>
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d002      	beq.n	8004b78 <I2C_MasterReceive_RXNE+0x82>
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d179      	bne.n	8004c6c <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f001 fba7 	bl	80062cc <I2C_WaitOnSTOPRequestThroughIT>
 8004b7e:	4603      	mov	r3, r0
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d14c      	bne.n	8004c1e <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b92:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	685a      	ldr	r2, [r3, #4]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004ba2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	691a      	ldr	r2, [r3, #16]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bae:	b2d2      	uxtb	r2, r2
 8004bb0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bb6:	1c5a      	adds	r2, r3, #1
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bc0:	b29b      	uxth	r3, r3
 8004bc2:	3b01      	subs	r3, #1
 8004bc4:	b29a      	uxth	r2, r3
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2220      	movs	r2, #32
 8004bce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	2b40      	cmp	r3, #64	@ 0x40
 8004bdc:	d10a      	bne.n	8004bf4 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2200      	movs	r2, #0
 8004be2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2200      	movs	r2, #0
 8004bea:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004bec:	6878      	ldr	r0, [r7, #4]
 8004bee:	f7ff fdba 	bl	8004766 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004bf2:	e044      	b.n	8004c7e <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2b08      	cmp	r3, #8
 8004c00:	d002      	beq.n	8004c08 <I2C_MasterReceive_RXNE+0x112>
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2b20      	cmp	r3, #32
 8004c06:	d103      	bne.n	8004c10 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	631a      	str	r2, [r3, #48]	@ 0x30
 8004c0e:	e002      	b.n	8004c16 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2212      	movs	r2, #18
 8004c14:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f7ff fd65 	bl	80046e6 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004c1c:	e02f      	b.n	8004c7e <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	685a      	ldr	r2, [r3, #4]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004c2c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	691a      	ldr	r2, [r3, #16]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c38:	b2d2      	uxtb	r2, r2
 8004c3a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c40:	1c5a      	adds	r2, r3, #1
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c4a:	b29b      	uxth	r3, r3
 8004c4c:	3b01      	subs	r3, #1
 8004c4e:	b29a      	uxth	r2, r3
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2220      	movs	r2, #32
 8004c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	f7ff fd88 	bl	800477a <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004c6a:	e008      	b.n	8004c7e <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	685a      	ldr	r2, [r3, #4]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c7a:	605a      	str	r2, [r3, #4]
}
 8004c7c:	e7ff      	b.n	8004c7e <I2C_MasterReceive_RXNE+0x188>
 8004c7e:	bf00      	nop
 8004c80:	3710      	adds	r7, #16
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}

08004c86 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004c86:	b580      	push	{r7, lr}
 8004c88:	b084      	sub	sp, #16
 8004c8a:	af00      	add	r7, sp, #0
 8004c8c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c92:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c98:	b29b      	uxth	r3, r3
 8004c9a:	2b04      	cmp	r3, #4
 8004c9c:	d11b      	bne.n	8004cd6 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	685a      	ldr	r2, [r3, #4]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cac:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	691a      	ldr	r2, [r3, #16]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cb8:	b2d2      	uxtb	r2, r2
 8004cba:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc0:	1c5a      	adds	r2, r3, #1
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cca:	b29b      	uxth	r3, r3
 8004ccc:	3b01      	subs	r3, #1
 8004cce:	b29a      	uxth	r2, r3
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004cd4:	e0c4      	b.n	8004e60 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cda:	b29b      	uxth	r3, r3
 8004cdc:	2b03      	cmp	r3, #3
 8004cde:	d129      	bne.n	8004d34 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	685a      	ldr	r2, [r3, #4]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cee:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2b04      	cmp	r3, #4
 8004cf4:	d00a      	beq.n	8004d0c <I2C_MasterReceive_BTF+0x86>
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2b02      	cmp	r3, #2
 8004cfa:	d007      	beq.n	8004d0c <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	681a      	ldr	r2, [r3, #0]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d0a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	691a      	ldr	r2, [r3, #16]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d16:	b2d2      	uxtb	r2, r2
 8004d18:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d1e:	1c5a      	adds	r2, r3, #1
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d28:	b29b      	uxth	r3, r3
 8004d2a:	3b01      	subs	r3, #1
 8004d2c:	b29a      	uxth	r2, r3
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004d32:	e095      	b.n	8004e60 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d38:	b29b      	uxth	r3, r3
 8004d3a:	2b02      	cmp	r3, #2
 8004d3c:	d17d      	bne.n	8004e3a <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	d002      	beq.n	8004d4a <I2C_MasterReceive_BTF+0xc4>
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2b10      	cmp	r3, #16
 8004d48:	d108      	bne.n	8004d5c <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d58:	601a      	str	r2, [r3, #0]
 8004d5a:	e016      	b.n	8004d8a <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2b04      	cmp	r3, #4
 8004d60:	d002      	beq.n	8004d68 <I2C_MasterReceive_BTF+0xe2>
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2b02      	cmp	r3, #2
 8004d66:	d108      	bne.n	8004d7a <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004d76:	601a      	str	r2, [r3, #0]
 8004d78:	e007      	b.n	8004d8a <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d88:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	691a      	ldr	r2, [r3, #16]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d94:	b2d2      	uxtb	r2, r2
 8004d96:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d9c:	1c5a      	adds	r2, r3, #1
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004da6:	b29b      	uxth	r3, r3
 8004da8:	3b01      	subs	r3, #1
 8004daa:	b29a      	uxth	r2, r3
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	691a      	ldr	r2, [r3, #16]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dba:	b2d2      	uxtb	r2, r2
 8004dbc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dc2:	1c5a      	adds	r2, r3, #1
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dcc:	b29b      	uxth	r3, r3
 8004dce:	3b01      	subs	r3, #1
 8004dd0:	b29a      	uxth	r2, r3
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	685a      	ldr	r2, [r3, #4]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004de4:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2220      	movs	r2, #32
 8004dea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004df4:	b2db      	uxtb	r3, r3
 8004df6:	2b40      	cmp	r3, #64	@ 0x40
 8004df8:	d10a      	bne.n	8004e10 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2200      	movs	r2, #0
 8004e06:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	f7ff fcac 	bl	8004766 <HAL_I2C_MemRxCpltCallback>
}
 8004e0e:	e027      	b.n	8004e60 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2b08      	cmp	r3, #8
 8004e1c:	d002      	beq.n	8004e24 <I2C_MasterReceive_BTF+0x19e>
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2b20      	cmp	r3, #32
 8004e22:	d103      	bne.n	8004e2c <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2200      	movs	r2, #0
 8004e28:	631a      	str	r2, [r3, #48]	@ 0x30
 8004e2a:	e002      	b.n	8004e32 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2212      	movs	r2, #18
 8004e30:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	f7ff fc57 	bl	80046e6 <HAL_I2C_MasterRxCpltCallback>
}
 8004e38:	e012      	b.n	8004e60 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	691a      	ldr	r2, [r3, #16]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e44:	b2d2      	uxtb	r2, r2
 8004e46:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e4c:	1c5a      	adds	r2, r3, #1
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e56:	b29b      	uxth	r3, r3
 8004e58:	3b01      	subs	r3, #1
 8004e5a:	b29a      	uxth	r2, r3
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004e60:	bf00      	nop
 8004e62:	3710      	adds	r7, #16
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}

08004e68 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b083      	sub	sp, #12
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004e76:	b2db      	uxtb	r3, r3
 8004e78:	2b40      	cmp	r3, #64	@ 0x40
 8004e7a:	d117      	bne.n	8004eac <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d109      	bne.n	8004e98 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	461a      	mov	r2, r3
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004e94:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004e96:	e067      	b.n	8004f68 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e9c:	b2db      	uxtb	r3, r3
 8004e9e:	f043 0301 	orr.w	r3, r3, #1
 8004ea2:	b2da      	uxtb	r2, r3
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	611a      	str	r2, [r3, #16]
}
 8004eaa:	e05d      	b.n	8004f68 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	691b      	ldr	r3, [r3, #16]
 8004eb0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004eb4:	d133      	bne.n	8004f1e <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	2b21      	cmp	r3, #33	@ 0x21
 8004ec0:	d109      	bne.n	8004ed6 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	461a      	mov	r2, r3
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004ed2:	611a      	str	r2, [r3, #16]
 8004ed4:	e008      	b.n	8004ee8 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	f043 0301 	orr.w	r3, r3, #1
 8004ee0:	b2da      	uxtb	r2, r3
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d004      	beq.n	8004efa <I2C_Master_SB+0x92>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ef4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d108      	bne.n	8004f0c <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d032      	beq.n	8004f68 <I2C_Master_SB+0x100>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d02d      	beq.n	8004f68 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	685a      	ldr	r2, [r3, #4]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f1a:	605a      	str	r2, [r3, #4]
}
 8004f1c:	e024      	b.n	8004f68 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d10e      	bne.n	8004f44 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f2a:	b29b      	uxth	r3, r3
 8004f2c:	11db      	asrs	r3, r3, #7
 8004f2e:	b2db      	uxtb	r3, r3
 8004f30:	f003 0306 	and.w	r3, r3, #6
 8004f34:	b2db      	uxtb	r3, r3
 8004f36:	f063 030f 	orn	r3, r3, #15
 8004f3a:	b2da      	uxtb	r2, r3
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	611a      	str	r2, [r3, #16]
}
 8004f42:	e011      	b.n	8004f68 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d10d      	bne.n	8004f68 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f50:	b29b      	uxth	r3, r3
 8004f52:	11db      	asrs	r3, r3, #7
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	f003 0306 	and.w	r3, r3, #6
 8004f5a:	b2db      	uxtb	r3, r3
 8004f5c:	f063 030e 	orn	r3, r3, #14
 8004f60:	b2da      	uxtb	r2, r3
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	611a      	str	r2, [r3, #16]
}
 8004f68:	bf00      	nop
 8004f6a:	370c      	adds	r7, #12
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f72:	4770      	bx	lr

08004f74 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b083      	sub	sp, #12
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f80:	b2da      	uxtb	r2, r3
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d004      	beq.n	8004f9a <I2C_Master_ADD10+0x26>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d108      	bne.n	8004fac <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d00c      	beq.n	8004fbc <I2C_Master_ADD10+0x48>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d007      	beq.n	8004fbc <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	685a      	ldr	r2, [r3, #4]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004fba:	605a      	str	r2, [r3, #4]
  }
}
 8004fbc:	bf00      	nop
 8004fbe:	370c      	adds	r7, #12
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr

08004fc8 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b091      	sub	sp, #68	@ 0x44
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004fd6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fde:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fe4:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fec:	b2db      	uxtb	r3, r3
 8004fee:	2b22      	cmp	r3, #34	@ 0x22
 8004ff0:	f040 8169 	bne.w	80052c6 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d10f      	bne.n	800501c <I2C_Master_ADDR+0x54>
 8004ffc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005000:	2b40      	cmp	r3, #64	@ 0x40
 8005002:	d10b      	bne.n	800501c <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005004:	2300      	movs	r3, #0
 8005006:	633b      	str	r3, [r7, #48]	@ 0x30
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	695b      	ldr	r3, [r3, #20]
 800500e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	699b      	ldr	r3, [r3, #24]
 8005016:	633b      	str	r3, [r7, #48]	@ 0x30
 8005018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800501a:	e160      	b.n	80052de <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005020:	2b00      	cmp	r3, #0
 8005022:	d11d      	bne.n	8005060 <I2C_Master_ADDR+0x98>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	691b      	ldr	r3, [r3, #16]
 8005028:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800502c:	d118      	bne.n	8005060 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800502e:	2300      	movs	r3, #0
 8005030:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	695b      	ldr	r3, [r3, #20]
 8005038:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	699b      	ldr	r3, [r3, #24]
 8005040:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005042:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005052:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005058:	1c5a      	adds	r2, r3, #1
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	651a      	str	r2, [r3, #80]	@ 0x50
 800505e:	e13e      	b.n	80052de <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005064:	b29b      	uxth	r3, r3
 8005066:	2b00      	cmp	r3, #0
 8005068:	d113      	bne.n	8005092 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800506a:	2300      	movs	r3, #0
 800506c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	695b      	ldr	r3, [r3, #20]
 8005074:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	699b      	ldr	r3, [r3, #24]
 800507c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800507e:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800508e:	601a      	str	r2, [r3, #0]
 8005090:	e115      	b.n	80052be <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005096:	b29b      	uxth	r3, r3
 8005098:	2b01      	cmp	r3, #1
 800509a:	f040 808a 	bne.w	80051b2 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800509e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050a0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80050a4:	d137      	bne.n	8005116 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	681a      	ldr	r2, [r3, #0]
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050b4:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050c4:	d113      	bne.n	80050ee <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050d4:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050d6:	2300      	movs	r3, #0
 80050d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	695b      	ldr	r3, [r3, #20]
 80050e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	699b      	ldr	r3, [r3, #24]
 80050e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80050ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ec:	e0e7      	b.n	80052be <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050ee:	2300      	movs	r3, #0
 80050f0:	623b      	str	r3, [r7, #32]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	695b      	ldr	r3, [r3, #20]
 80050f8:	623b      	str	r3, [r7, #32]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	699b      	ldr	r3, [r3, #24]
 8005100:	623b      	str	r3, [r7, #32]
 8005102:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005112:	601a      	str	r2, [r3, #0]
 8005114:	e0d3      	b.n	80052be <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005118:	2b08      	cmp	r3, #8
 800511a:	d02e      	beq.n	800517a <I2C_Master_ADDR+0x1b2>
 800511c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800511e:	2b20      	cmp	r3, #32
 8005120:	d02b      	beq.n	800517a <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005122:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005124:	2b12      	cmp	r3, #18
 8005126:	d102      	bne.n	800512e <I2C_Master_ADDR+0x166>
 8005128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800512a:	2b01      	cmp	r3, #1
 800512c:	d125      	bne.n	800517a <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800512e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005130:	2b04      	cmp	r3, #4
 8005132:	d00e      	beq.n	8005152 <I2C_Master_ADDR+0x18a>
 8005134:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005136:	2b02      	cmp	r3, #2
 8005138:	d00b      	beq.n	8005152 <I2C_Master_ADDR+0x18a>
 800513a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800513c:	2b10      	cmp	r3, #16
 800513e:	d008      	beq.n	8005152 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800514e:	601a      	str	r2, [r3, #0]
 8005150:	e007      	b.n	8005162 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	681a      	ldr	r2, [r3, #0]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005160:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005162:	2300      	movs	r3, #0
 8005164:	61fb      	str	r3, [r7, #28]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	695b      	ldr	r3, [r3, #20]
 800516c:	61fb      	str	r3, [r7, #28]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	699b      	ldr	r3, [r3, #24]
 8005174:	61fb      	str	r3, [r7, #28]
 8005176:	69fb      	ldr	r3, [r7, #28]
 8005178:	e0a1      	b.n	80052be <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005188:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800518a:	2300      	movs	r3, #0
 800518c:	61bb      	str	r3, [r7, #24]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	695b      	ldr	r3, [r3, #20]
 8005194:	61bb      	str	r3, [r7, #24]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	699b      	ldr	r3, [r3, #24]
 800519c:	61bb      	str	r3, [r7, #24]
 800519e:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051ae:	601a      	str	r2, [r3, #0]
 80051b0:	e085      	b.n	80052be <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051b6:	b29b      	uxth	r3, r3
 80051b8:	2b02      	cmp	r3, #2
 80051ba:	d14d      	bne.n	8005258 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80051bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051be:	2b04      	cmp	r3, #4
 80051c0:	d016      	beq.n	80051f0 <I2C_Master_ADDR+0x228>
 80051c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051c4:	2b02      	cmp	r3, #2
 80051c6:	d013      	beq.n	80051f0 <I2C_Master_ADDR+0x228>
 80051c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051ca:	2b10      	cmp	r3, #16
 80051cc:	d010      	beq.n	80051f0 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051dc:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051ec:	601a      	str	r2, [r3, #0]
 80051ee:	e007      	b.n	8005200 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	681a      	ldr	r2, [r3, #0]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80051fe:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800520a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800520e:	d117      	bne.n	8005240 <I2C_Master_ADDR+0x278>
 8005210:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005212:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005216:	d00b      	beq.n	8005230 <I2C_Master_ADDR+0x268>
 8005218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800521a:	2b01      	cmp	r3, #1
 800521c:	d008      	beq.n	8005230 <I2C_Master_ADDR+0x268>
 800521e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005220:	2b08      	cmp	r3, #8
 8005222:	d005      	beq.n	8005230 <I2C_Master_ADDR+0x268>
 8005224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005226:	2b10      	cmp	r3, #16
 8005228:	d002      	beq.n	8005230 <I2C_Master_ADDR+0x268>
 800522a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800522c:	2b20      	cmp	r3, #32
 800522e:	d107      	bne.n	8005240 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	685a      	ldr	r2, [r3, #4]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800523e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005240:	2300      	movs	r3, #0
 8005242:	617b      	str	r3, [r7, #20]
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	695b      	ldr	r3, [r3, #20]
 800524a:	617b      	str	r3, [r7, #20]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	699b      	ldr	r3, [r3, #24]
 8005252:	617b      	str	r3, [r7, #20]
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	e032      	b.n	80052be <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005266:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005272:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005276:	d117      	bne.n	80052a8 <I2C_Master_ADDR+0x2e0>
 8005278:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800527a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800527e:	d00b      	beq.n	8005298 <I2C_Master_ADDR+0x2d0>
 8005280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005282:	2b01      	cmp	r3, #1
 8005284:	d008      	beq.n	8005298 <I2C_Master_ADDR+0x2d0>
 8005286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005288:	2b08      	cmp	r3, #8
 800528a:	d005      	beq.n	8005298 <I2C_Master_ADDR+0x2d0>
 800528c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800528e:	2b10      	cmp	r3, #16
 8005290:	d002      	beq.n	8005298 <I2C_Master_ADDR+0x2d0>
 8005292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005294:	2b20      	cmp	r3, #32
 8005296:	d107      	bne.n	80052a8 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	685a      	ldr	r2, [r3, #4]
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80052a6:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052a8:	2300      	movs	r3, #0
 80052aa:	613b      	str	r3, [r7, #16]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	695b      	ldr	r3, [r3, #20]
 80052b2:	613b      	str	r3, [r7, #16]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	699b      	ldr	r3, [r3, #24]
 80052ba:	613b      	str	r3, [r7, #16]
 80052bc:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2200      	movs	r2, #0
 80052c2:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80052c4:	e00b      	b.n	80052de <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052c6:	2300      	movs	r3, #0
 80052c8:	60fb      	str	r3, [r7, #12]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	695b      	ldr	r3, [r3, #20]
 80052d0:	60fb      	str	r3, [r7, #12]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	699b      	ldr	r3, [r3, #24]
 80052d8:	60fb      	str	r3, [r7, #12]
 80052da:	68fb      	ldr	r3, [r7, #12]
}
 80052dc:	e7ff      	b.n	80052de <I2C_Master_ADDR+0x316>
 80052de:	bf00      	nop
 80052e0:	3744      	adds	r7, #68	@ 0x44
 80052e2:	46bd      	mov	sp, r7
 80052e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e8:	4770      	bx	lr

080052ea <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80052ea:	b580      	push	{r7, lr}
 80052ec:	b084      	sub	sp, #16
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052f8:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052fe:	b29b      	uxth	r3, r3
 8005300:	2b00      	cmp	r3, #0
 8005302:	d02b      	beq.n	800535c <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005308:	781a      	ldrb	r2, [r3, #0]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005314:	1c5a      	adds	r2, r3, #1
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800531e:	b29b      	uxth	r3, r3
 8005320:	3b01      	subs	r3, #1
 8005322:	b29a      	uxth	r2, r3
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800532c:	b29b      	uxth	r3, r3
 800532e:	2b00      	cmp	r3, #0
 8005330:	d114      	bne.n	800535c <I2C_SlaveTransmit_TXE+0x72>
 8005332:	7bfb      	ldrb	r3, [r7, #15]
 8005334:	2b29      	cmp	r3, #41	@ 0x29
 8005336:	d111      	bne.n	800535c <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	685a      	ldr	r2, [r3, #4]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005346:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2221      	movs	r2, #33	@ 0x21
 800534c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2228      	movs	r2, #40	@ 0x28
 8005352:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f7ff f9cf 	bl	80046fa <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800535c:	bf00      	nop
 800535e:	3710      	adds	r7, #16
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}

08005364 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005364:	b480      	push	{r7}
 8005366:	b083      	sub	sp, #12
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005370:	b29b      	uxth	r3, r3
 8005372:	2b00      	cmp	r3, #0
 8005374:	d011      	beq.n	800539a <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800537a:	781a      	ldrb	r2, [r3, #0]
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005386:	1c5a      	adds	r2, r3, #1
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005390:	b29b      	uxth	r3, r3
 8005392:	3b01      	subs	r3, #1
 8005394:	b29a      	uxth	r2, r3
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800539a:	bf00      	nop
 800539c:	370c      	adds	r7, #12
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr

080053a6 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80053a6:	b580      	push	{r7, lr}
 80053a8:	b084      	sub	sp, #16
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053b4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053ba:	b29b      	uxth	r3, r3
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d02c      	beq.n	800541a <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	691a      	ldr	r2, [r3, #16]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ca:	b2d2      	uxtb	r2, r2
 80053cc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d2:	1c5a      	adds	r2, r3, #1
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053dc:	b29b      	uxth	r3, r3
 80053de:	3b01      	subs	r3, #1
 80053e0:	b29a      	uxth	r2, r3
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053ea:	b29b      	uxth	r3, r3
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d114      	bne.n	800541a <I2C_SlaveReceive_RXNE+0x74>
 80053f0:	7bfb      	ldrb	r3, [r7, #15]
 80053f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80053f4:	d111      	bne.n	800541a <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	685a      	ldr	r2, [r3, #4]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005404:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2222      	movs	r2, #34	@ 0x22
 800540a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2228      	movs	r2, #40	@ 0x28
 8005410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f7ff f97a 	bl	800470e <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800541a:	bf00      	nop
 800541c:	3710      	adds	r7, #16
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}

08005422 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005422:	b480      	push	{r7}
 8005424:	b083      	sub	sp, #12
 8005426:	af00      	add	r7, sp, #0
 8005428:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800542e:	b29b      	uxth	r3, r3
 8005430:	2b00      	cmp	r3, #0
 8005432:	d012      	beq.n	800545a <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	691a      	ldr	r2, [r3, #16]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800543e:	b2d2      	uxtb	r2, r2
 8005440:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005446:	1c5a      	adds	r2, r3, #1
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005450:	b29b      	uxth	r3, r3
 8005452:	3b01      	subs	r3, #1
 8005454:	b29a      	uxth	r2, r3
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800545a:	bf00      	nop
 800545c:	370c      	adds	r7, #12
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr

08005466 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005466:	b580      	push	{r7, lr}
 8005468:	b084      	sub	sp, #16
 800546a:	af00      	add	r7, sp, #0
 800546c:	6078      	str	r0, [r7, #4]
 800546e:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005470:	2300      	movs	r3, #0
 8005472:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800547a:	b2db      	uxtb	r3, r3
 800547c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005480:	2b28      	cmp	r3, #40	@ 0x28
 8005482:	d127      	bne.n	80054d4 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	685a      	ldr	r2, [r3, #4]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005492:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	089b      	lsrs	r3, r3, #2
 8005498:	f003 0301 	and.w	r3, r3, #1
 800549c:	2b00      	cmp	r3, #0
 800549e:	d101      	bne.n	80054a4 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80054a0:	2301      	movs	r3, #1
 80054a2:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	09db      	lsrs	r3, r3, #7
 80054a8:	f003 0301 	and.w	r3, r3, #1
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d103      	bne.n	80054b8 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	68db      	ldr	r3, [r3, #12]
 80054b4:	81bb      	strh	r3, [r7, #12]
 80054b6:	e002      	b.n	80054be <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	699b      	ldr	r3, [r3, #24]
 80054bc:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2200      	movs	r2, #0
 80054c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80054c6:	89ba      	ldrh	r2, [r7, #12]
 80054c8:	7bfb      	ldrb	r3, [r7, #15]
 80054ca:	4619      	mov	r1, r3
 80054cc:	6878      	ldr	r0, [r7, #4]
 80054ce:	f7ff f928 	bl	8004722 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80054d2:	e00e      	b.n	80054f2 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054d4:	2300      	movs	r3, #0
 80054d6:	60bb      	str	r3, [r7, #8]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	695b      	ldr	r3, [r3, #20]
 80054de:	60bb      	str	r3, [r7, #8]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	699b      	ldr	r3, [r3, #24]
 80054e6:	60bb      	str	r3, [r7, #8]
 80054e8:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2200      	movs	r2, #0
 80054ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80054f2:	bf00      	nop
 80054f4:	3710      	adds	r7, #16
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}
	...

080054fc <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b084      	sub	sp, #16
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800550a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	685a      	ldr	r2, [r3, #4]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800551a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800551c:	2300      	movs	r3, #0
 800551e:	60bb      	str	r3, [r7, #8]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	695b      	ldr	r3, [r3, #20]
 8005526:	60bb      	str	r3, [r7, #8]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	681a      	ldr	r2, [r3, #0]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f042 0201 	orr.w	r2, r2, #1
 8005536:	601a      	str	r2, [r3, #0]
 8005538:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005548:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005554:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005558:	d172      	bne.n	8005640 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800555a:	7bfb      	ldrb	r3, [r7, #15]
 800555c:	2b22      	cmp	r3, #34	@ 0x22
 800555e:	d002      	beq.n	8005566 <I2C_Slave_STOPF+0x6a>
 8005560:	7bfb      	ldrb	r3, [r7, #15]
 8005562:	2b2a      	cmp	r3, #42	@ 0x2a
 8005564:	d135      	bne.n	80055d2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	b29a      	uxth	r2, r3
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005578:	b29b      	uxth	r3, r3
 800557a:	2b00      	cmp	r3, #0
 800557c:	d005      	beq.n	800558a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005582:	f043 0204 	orr.w	r2, r3, #4
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	685a      	ldr	r2, [r3, #4]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005598:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800559e:	4618      	mov	r0, r3
 80055a0:	f7fd ffc6 	bl	8003530 <HAL_DMA_GetState>
 80055a4:	4603      	mov	r3, r0
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	d049      	beq.n	800563e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055ae:	4a69      	ldr	r2, [pc, #420]	@ (8005754 <I2C_Slave_STOPF+0x258>)
 80055b0:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055b6:	4618      	mov	r0, r3
 80055b8:	f7fd fe0e 	bl	80031d8 <HAL_DMA_Abort_IT>
 80055bc:	4603      	mov	r3, r0
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d03d      	beq.n	800563e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055c8:	687a      	ldr	r2, [r7, #4]
 80055ca:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80055cc:	4610      	mov	r0, r2
 80055ce:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80055d0:	e035      	b.n	800563e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	b29a      	uxth	r2, r3
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055e4:	b29b      	uxth	r3, r3
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d005      	beq.n	80055f6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ee:	f043 0204 	orr.w	r2, r3, #4
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	685a      	ldr	r2, [r3, #4]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005604:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800560a:	4618      	mov	r0, r3
 800560c:	f7fd ff90 	bl	8003530 <HAL_DMA_GetState>
 8005610:	4603      	mov	r3, r0
 8005612:	2b01      	cmp	r3, #1
 8005614:	d014      	beq.n	8005640 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800561a:	4a4e      	ldr	r2, [pc, #312]	@ (8005754 <I2C_Slave_STOPF+0x258>)
 800561c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005622:	4618      	mov	r0, r3
 8005624:	f7fd fdd8 	bl	80031d8 <HAL_DMA_Abort_IT>
 8005628:	4603      	mov	r3, r0
 800562a:	2b00      	cmp	r3, #0
 800562c:	d008      	beq.n	8005640 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005632:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005634:	687a      	ldr	r2, [r7, #4]
 8005636:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005638:	4610      	mov	r0, r2
 800563a:	4798      	blx	r3
 800563c:	e000      	b.n	8005640 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800563e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005644:	b29b      	uxth	r3, r3
 8005646:	2b00      	cmp	r3, #0
 8005648:	d03e      	beq.n	80056c8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	695b      	ldr	r3, [r3, #20]
 8005650:	f003 0304 	and.w	r3, r3, #4
 8005654:	2b04      	cmp	r3, #4
 8005656:	d112      	bne.n	800567e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	691a      	ldr	r2, [r3, #16]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005662:	b2d2      	uxtb	r2, r2
 8005664:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800566a:	1c5a      	adds	r2, r3, #1
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005674:	b29b      	uxth	r3, r3
 8005676:	3b01      	subs	r3, #1
 8005678:	b29a      	uxth	r2, r3
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	695b      	ldr	r3, [r3, #20]
 8005684:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005688:	2b40      	cmp	r3, #64	@ 0x40
 800568a:	d112      	bne.n	80056b2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	691a      	ldr	r2, [r3, #16]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005696:	b2d2      	uxtb	r2, r2
 8005698:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800569e:	1c5a      	adds	r2, r3, #1
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056a8:	b29b      	uxth	r3, r3
 80056aa:	3b01      	subs	r3, #1
 80056ac:	b29a      	uxth	r2, r3
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056b6:	b29b      	uxth	r3, r3
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d005      	beq.n	80056c8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056c0:	f043 0204 	orr.w	r2, r3, #4
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d003      	beq.n	80056d8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f000 f843 	bl	800575c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80056d6:	e039      	b.n	800574c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80056d8:	7bfb      	ldrb	r3, [r7, #15]
 80056da:	2b2a      	cmp	r3, #42	@ 0x2a
 80056dc:	d109      	bne.n	80056f2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2200      	movs	r2, #0
 80056e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2228      	movs	r2, #40	@ 0x28
 80056e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f7ff f80e 	bl	800470e <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056f8:	b2db      	uxtb	r3, r3
 80056fa:	2b28      	cmp	r3, #40	@ 0x28
 80056fc:	d111      	bne.n	8005722 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	4a15      	ldr	r2, [pc, #84]	@ (8005758 <I2C_Slave_STOPF+0x25c>)
 8005702:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2200      	movs	r2, #0
 8005708:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2220      	movs	r2, #32
 800570e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2200      	movs	r2, #0
 8005716:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800571a:	6878      	ldr	r0, [r7, #4]
 800571c:	f7ff f80f 	bl	800473e <HAL_I2C_ListenCpltCallback>
}
 8005720:	e014      	b.n	800574c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005726:	2b22      	cmp	r3, #34	@ 0x22
 8005728:	d002      	beq.n	8005730 <I2C_Slave_STOPF+0x234>
 800572a:	7bfb      	ldrb	r3, [r7, #15]
 800572c:	2b22      	cmp	r3, #34	@ 0x22
 800572e:	d10d      	bne.n	800574c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2200      	movs	r2, #0
 8005734:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2220      	movs	r2, #32
 800573a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2200      	movs	r2, #0
 8005742:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f7fe ffe1 	bl	800470e <HAL_I2C_SlaveRxCpltCallback>
}
 800574c:	bf00      	nop
 800574e:	3710      	adds	r7, #16
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}
 8005754:	08005e29 	.word	0x08005e29
 8005758:	ffff0000 	.word	0xffff0000

0800575c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b084      	sub	sp, #16
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800576a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005772:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005774:	7bbb      	ldrb	r3, [r7, #14]
 8005776:	2b10      	cmp	r3, #16
 8005778:	d002      	beq.n	8005780 <I2C_ITError+0x24>
 800577a:	7bbb      	ldrb	r3, [r7, #14]
 800577c:	2b40      	cmp	r3, #64	@ 0x40
 800577e:	d10a      	bne.n	8005796 <I2C_ITError+0x3a>
 8005780:	7bfb      	ldrb	r3, [r7, #15]
 8005782:	2b22      	cmp	r3, #34	@ 0x22
 8005784:	d107      	bne.n	8005796 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	681a      	ldr	r2, [r3, #0]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005794:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005796:	7bfb      	ldrb	r3, [r7, #15]
 8005798:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800579c:	2b28      	cmp	r3, #40	@ 0x28
 800579e:	d107      	bne.n	80057b0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2200      	movs	r2, #0
 80057a4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2228      	movs	r2, #40	@ 0x28
 80057aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80057ae:	e015      	b.n	80057dc <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80057ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80057be:	d00a      	beq.n	80057d6 <I2C_ITError+0x7a>
 80057c0:	7bfb      	ldrb	r3, [r7, #15]
 80057c2:	2b60      	cmp	r3, #96	@ 0x60
 80057c4:	d007      	beq.n	80057d6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2220      	movs	r2, #32
 80057ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2200      	movs	r2, #0
 80057d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2200      	movs	r2, #0
 80057da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80057e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80057ea:	d162      	bne.n	80058b2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	685a      	ldr	r2, [r3, #4]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80057fa:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005800:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005804:	b2db      	uxtb	r3, r3
 8005806:	2b01      	cmp	r3, #1
 8005808:	d020      	beq.n	800584c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800580e:	4a6a      	ldr	r2, [pc, #424]	@ (80059b8 <I2C_ITError+0x25c>)
 8005810:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005816:	4618      	mov	r0, r3
 8005818:	f7fd fcde 	bl	80031d8 <HAL_DMA_Abort_IT>
 800581c:	4603      	mov	r3, r0
 800581e:	2b00      	cmp	r3, #0
 8005820:	f000 8089 	beq.w	8005936 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f022 0201 	bic.w	r2, r2, #1
 8005832:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2220      	movs	r2, #32
 8005838:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005840:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005842:	687a      	ldr	r2, [r7, #4]
 8005844:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005846:	4610      	mov	r0, r2
 8005848:	4798      	blx	r3
 800584a:	e074      	b.n	8005936 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005850:	4a59      	ldr	r2, [pc, #356]	@ (80059b8 <I2C_ITError+0x25c>)
 8005852:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005858:	4618      	mov	r0, r3
 800585a:	f7fd fcbd 	bl	80031d8 <HAL_DMA_Abort_IT>
 800585e:	4603      	mov	r3, r0
 8005860:	2b00      	cmp	r3, #0
 8005862:	d068      	beq.n	8005936 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	695b      	ldr	r3, [r3, #20]
 800586a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800586e:	2b40      	cmp	r3, #64	@ 0x40
 8005870:	d10b      	bne.n	800588a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	691a      	ldr	r2, [r3, #16]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800587c:	b2d2      	uxtb	r2, r2
 800587e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005884:	1c5a      	adds	r2, r3, #1
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f022 0201 	bic.w	r2, r2, #1
 8005898:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2220      	movs	r2, #32
 800589e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058a8:	687a      	ldr	r2, [r7, #4]
 80058aa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80058ac:	4610      	mov	r0, r2
 80058ae:	4798      	blx	r3
 80058b0:	e041      	b.n	8005936 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058b8:	b2db      	uxtb	r3, r3
 80058ba:	2b60      	cmp	r3, #96	@ 0x60
 80058bc:	d125      	bne.n	800590a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2220      	movs	r2, #32
 80058c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2200      	movs	r2, #0
 80058ca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	695b      	ldr	r3, [r3, #20]
 80058d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058d6:	2b40      	cmp	r3, #64	@ 0x40
 80058d8:	d10b      	bne.n	80058f2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	691a      	ldr	r2, [r3, #16]
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058e4:	b2d2      	uxtb	r2, r2
 80058e6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058ec:	1c5a      	adds	r2, r3, #1
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	681a      	ldr	r2, [r3, #0]
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f022 0201 	bic.w	r2, r2, #1
 8005900:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f7fe ff43 	bl	800478e <HAL_I2C_AbortCpltCallback>
 8005908:	e015      	b.n	8005936 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	695b      	ldr	r3, [r3, #20]
 8005910:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005914:	2b40      	cmp	r3, #64	@ 0x40
 8005916:	d10b      	bne.n	8005930 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	691a      	ldr	r2, [r3, #16]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005922:	b2d2      	uxtb	r2, r2
 8005924:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800592a:	1c5a      	adds	r2, r3, #1
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005930:	6878      	ldr	r0, [r7, #4]
 8005932:	f7fe ff22 	bl	800477a <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800593a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	f003 0301 	and.w	r3, r3, #1
 8005942:	2b00      	cmp	r3, #0
 8005944:	d10e      	bne.n	8005964 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800594c:	2b00      	cmp	r3, #0
 800594e:	d109      	bne.n	8005964 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005956:	2b00      	cmp	r3, #0
 8005958:	d104      	bne.n	8005964 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005960:	2b00      	cmp	r3, #0
 8005962:	d007      	beq.n	8005974 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	685a      	ldr	r2, [r3, #4]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005972:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800597a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005980:	f003 0304 	and.w	r3, r3, #4
 8005984:	2b04      	cmp	r3, #4
 8005986:	d113      	bne.n	80059b0 <I2C_ITError+0x254>
 8005988:	7bfb      	ldrb	r3, [r7, #15]
 800598a:	2b28      	cmp	r3, #40	@ 0x28
 800598c:	d110      	bne.n	80059b0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	4a0a      	ldr	r2, [pc, #40]	@ (80059bc <I2C_ITError+0x260>)
 8005992:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2200      	movs	r2, #0
 8005998:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2220      	movs	r2, #32
 800599e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f7fe fec7 	bl	800473e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80059b0:	bf00      	nop
 80059b2:	3710      	adds	r7, #16
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}
 80059b8:	08005e29 	.word	0x08005e29
 80059bc:	ffff0000 	.word	0xffff0000

080059c0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b088      	sub	sp, #32
 80059c4:	af02      	add	r7, sp, #8
 80059c6:	60f8      	str	r0, [r7, #12]
 80059c8:	607a      	str	r2, [r7, #4]
 80059ca:	603b      	str	r3, [r7, #0]
 80059cc:	460b      	mov	r3, r1
 80059ce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059d4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	2b08      	cmp	r3, #8
 80059da:	d006      	beq.n	80059ea <I2C_MasterRequestWrite+0x2a>
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	2b01      	cmp	r3, #1
 80059e0:	d003      	beq.n	80059ea <I2C_MasterRequestWrite+0x2a>
 80059e2:	697b      	ldr	r3, [r7, #20]
 80059e4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80059e8:	d108      	bne.n	80059fc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	681a      	ldr	r2, [r3, #0]
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80059f8:	601a      	str	r2, [r3, #0]
 80059fa:	e00b      	b.n	8005a14 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a00:	2b12      	cmp	r3, #18
 8005a02:	d107      	bne.n	8005a14 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	681a      	ldr	r2, [r3, #0]
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a12:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	9300      	str	r3, [sp, #0]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005a20:	68f8      	ldr	r0, [r7, #12]
 8005a22:	f000 faa9 	bl	8005f78 <I2C_WaitOnFlagUntilTimeout>
 8005a26:	4603      	mov	r3, r0
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d00d      	beq.n	8005a48 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a3a:	d103      	bne.n	8005a44 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a42:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005a44:	2303      	movs	r3, #3
 8005a46:	e035      	b.n	8005ab4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	691b      	ldr	r3, [r3, #16]
 8005a4c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a50:	d108      	bne.n	8005a64 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005a52:	897b      	ldrh	r3, [r7, #10]
 8005a54:	b2db      	uxtb	r3, r3
 8005a56:	461a      	mov	r2, r3
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005a60:	611a      	str	r2, [r3, #16]
 8005a62:	e01b      	b.n	8005a9c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005a64:	897b      	ldrh	r3, [r7, #10]
 8005a66:	11db      	asrs	r3, r3, #7
 8005a68:	b2db      	uxtb	r3, r3
 8005a6a:	f003 0306 	and.w	r3, r3, #6
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	f063 030f 	orn	r3, r3, #15
 8005a74:	b2da      	uxtb	r2, r3
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	687a      	ldr	r2, [r7, #4]
 8005a80:	490e      	ldr	r1, [pc, #56]	@ (8005abc <I2C_MasterRequestWrite+0xfc>)
 8005a82:	68f8      	ldr	r0, [r7, #12]
 8005a84:	f000 faf2 	bl	800606c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d001      	beq.n	8005a92 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	e010      	b.n	8005ab4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005a92:	897b      	ldrh	r3, [r7, #10]
 8005a94:	b2da      	uxtb	r2, r3
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	687a      	ldr	r2, [r7, #4]
 8005aa0:	4907      	ldr	r1, [pc, #28]	@ (8005ac0 <I2C_MasterRequestWrite+0x100>)
 8005aa2:	68f8      	ldr	r0, [r7, #12]
 8005aa4:	f000 fae2 	bl	800606c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d001      	beq.n	8005ab2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	e000      	b.n	8005ab4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005ab2:	2300      	movs	r3, #0
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	3718      	adds	r7, #24
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}
 8005abc:	00010008 	.word	0x00010008
 8005ac0:	00010002 	.word	0x00010002

08005ac4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b088      	sub	sp, #32
 8005ac8:	af02      	add	r7, sp, #8
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	4608      	mov	r0, r1
 8005ace:	4611      	mov	r1, r2
 8005ad0:	461a      	mov	r2, r3
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	817b      	strh	r3, [r7, #10]
 8005ad6:	460b      	mov	r3, r1
 8005ad8:	813b      	strh	r3, [r7, #8]
 8005ada:	4613      	mov	r3, r2
 8005adc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005aec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af0:	9300      	str	r3, [sp, #0]
 8005af2:	6a3b      	ldr	r3, [r7, #32]
 8005af4:	2200      	movs	r2, #0
 8005af6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005afa:	68f8      	ldr	r0, [r7, #12]
 8005afc:	f000 fa3c 	bl	8005f78 <I2C_WaitOnFlagUntilTimeout>
 8005b00:	4603      	mov	r3, r0
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d00d      	beq.n	8005b22 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b14:	d103      	bne.n	8005b1e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b1c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005b1e:	2303      	movs	r3, #3
 8005b20:	e05f      	b.n	8005be2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005b22:	897b      	ldrh	r3, [r7, #10]
 8005b24:	b2db      	uxtb	r3, r3
 8005b26:	461a      	mov	r2, r3
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005b30:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b34:	6a3a      	ldr	r2, [r7, #32]
 8005b36:	492d      	ldr	r1, [pc, #180]	@ (8005bec <I2C_RequestMemoryWrite+0x128>)
 8005b38:	68f8      	ldr	r0, [r7, #12]
 8005b3a:	f000 fa97 	bl	800606c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b3e:	4603      	mov	r3, r0
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d001      	beq.n	8005b48 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005b44:	2301      	movs	r3, #1
 8005b46:	e04c      	b.n	8005be2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b48:	2300      	movs	r3, #0
 8005b4a:	617b      	str	r3, [r7, #20]
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	695b      	ldr	r3, [r3, #20]
 8005b52:	617b      	str	r3, [r7, #20]
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	699b      	ldr	r3, [r3, #24]
 8005b5a:	617b      	str	r3, [r7, #20]
 8005b5c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b60:	6a39      	ldr	r1, [r7, #32]
 8005b62:	68f8      	ldr	r0, [r7, #12]
 8005b64:	f000 fb22 	bl	80061ac <I2C_WaitOnTXEFlagUntilTimeout>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d00d      	beq.n	8005b8a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b72:	2b04      	cmp	r3, #4
 8005b74:	d107      	bne.n	8005b86 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	681a      	ldr	r2, [r3, #0]
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b84:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005b86:	2301      	movs	r3, #1
 8005b88:	e02b      	b.n	8005be2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005b8a:	88fb      	ldrh	r3, [r7, #6]
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d105      	bne.n	8005b9c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005b90:	893b      	ldrh	r3, [r7, #8]
 8005b92:	b2da      	uxtb	r2, r3
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	611a      	str	r2, [r3, #16]
 8005b9a:	e021      	b.n	8005be0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005b9c:	893b      	ldrh	r3, [r7, #8]
 8005b9e:	0a1b      	lsrs	r3, r3, #8
 8005ba0:	b29b      	uxth	r3, r3
 8005ba2:	b2da      	uxtb	r2, r3
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005baa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bac:	6a39      	ldr	r1, [r7, #32]
 8005bae:	68f8      	ldr	r0, [r7, #12]
 8005bb0:	f000 fafc 	bl	80061ac <I2C_WaitOnTXEFlagUntilTimeout>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d00d      	beq.n	8005bd6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bbe:	2b04      	cmp	r3, #4
 8005bc0:	d107      	bne.n	8005bd2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	681a      	ldr	r2, [r3, #0]
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005bd0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e005      	b.n	8005be2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005bd6:	893b      	ldrh	r3, [r7, #8]
 8005bd8:	b2da      	uxtb	r2, r3
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005be0:	2300      	movs	r3, #0
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	3718      	adds	r7, #24
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}
 8005bea:	bf00      	nop
 8005bec:	00010002 	.word	0x00010002

08005bf0 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b086      	sub	sp, #24
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bfc:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c04:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005c06:	697b      	ldr	r3, [r7, #20]
 8005c08:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c0c:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c12:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005c14:	697b      	ldr	r3, [r7, #20]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	685a      	ldr	r2, [r3, #4]
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005c22:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d003      	beq.n	8005c34 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c30:	2200      	movs	r2, #0
 8005c32:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d003      	beq.n	8005c44 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c40:	2200      	movs	r2, #0
 8005c42:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8005c44:	7cfb      	ldrb	r3, [r7, #19]
 8005c46:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8005c4a:	2b21      	cmp	r3, #33	@ 0x21
 8005c4c:	d007      	beq.n	8005c5e <I2C_DMAXferCplt+0x6e>
 8005c4e:	7cfb      	ldrb	r3, [r7, #19]
 8005c50:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8005c54:	2b22      	cmp	r3, #34	@ 0x22
 8005c56:	d131      	bne.n	8005cbc <I2C_DMAXferCplt+0xcc>
 8005c58:	7cbb      	ldrb	r3, [r7, #18]
 8005c5a:	2b20      	cmp	r3, #32
 8005c5c:	d12e      	bne.n	8005cbc <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	685a      	ldr	r2, [r3, #4]
 8005c64:	697b      	ldr	r3, [r7, #20]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c6c:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	2200      	movs	r2, #0
 8005c72:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005c74:	7cfb      	ldrb	r3, [r7, #19]
 8005c76:	2b29      	cmp	r3, #41	@ 0x29
 8005c78:	d10a      	bne.n	8005c90 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	2221      	movs	r2, #33	@ 0x21
 8005c7e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	2228      	movs	r2, #40	@ 0x28
 8005c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005c88:	6978      	ldr	r0, [r7, #20]
 8005c8a:	f7fe fd36 	bl	80046fa <HAL_I2C_SlaveTxCpltCallback>
 8005c8e:	e00c      	b.n	8005caa <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005c90:	7cfb      	ldrb	r3, [r7, #19]
 8005c92:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c94:	d109      	bne.n	8005caa <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005c96:	697b      	ldr	r3, [r7, #20]
 8005c98:	2222      	movs	r2, #34	@ 0x22
 8005c9a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	2228      	movs	r2, #40	@ 0x28
 8005ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005ca4:	6978      	ldr	r0, [r7, #20]
 8005ca6:	f7fe fd32 	bl	800470e <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	685a      	ldr	r2, [r3, #4]
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8005cb8:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005cba:	e074      	b.n	8005da6 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d06e      	beq.n	8005da6 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ccc:	b29b      	uxth	r3, r3
 8005cce:	2b01      	cmp	r3, #1
 8005cd0:	d107      	bne.n	8005ce2 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005cd2:	697b      	ldr	r3, [r7, #20]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ce0:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	685a      	ldr	r2, [r3, #4]
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005cf0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005cf8:	d009      	beq.n	8005d0e <I2C_DMAXferCplt+0x11e>
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2b08      	cmp	r3, #8
 8005cfe:	d006      	beq.n	8005d0e <I2C_DMAXferCplt+0x11e>
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005d06:	d002      	beq.n	8005d0e <I2C_DMAXferCplt+0x11e>
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2b20      	cmp	r3, #32
 8005d0c:	d107      	bne.n	8005d1e <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d1c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	685a      	ldr	r2, [r3, #4]
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005d2c:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	685a      	ldr	r2, [r3, #4]
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005d3c:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	2200      	movs	r2, #0
 8005d42:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d003      	beq.n	8005d54 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8005d4c:	6978      	ldr	r0, [r7, #20]
 8005d4e:	f7fe fd14 	bl	800477a <HAL_I2C_ErrorCallback>
}
 8005d52:	e028      	b.n	8005da6 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8005d54:	697b      	ldr	r3, [r7, #20]
 8005d56:	2220      	movs	r2, #32
 8005d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005d62:	b2db      	uxtb	r3, r3
 8005d64:	2b40      	cmp	r3, #64	@ 0x40
 8005d66:	d10a      	bne.n	8005d7e <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d68:	697b      	ldr	r3, [r7, #20]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	2200      	movs	r2, #0
 8005d74:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8005d76:	6978      	ldr	r0, [r7, #20]
 8005d78:	f7fe fcf5 	bl	8004766 <HAL_I2C_MemRxCpltCallback>
}
 8005d7c:	e013      	b.n	8005da6 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	2200      	movs	r2, #0
 8005d82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	2b08      	cmp	r3, #8
 8005d8a:	d002      	beq.n	8005d92 <I2C_DMAXferCplt+0x1a2>
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2b20      	cmp	r3, #32
 8005d90:	d103      	bne.n	8005d9a <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8005d92:	697b      	ldr	r3, [r7, #20]
 8005d94:	2200      	movs	r2, #0
 8005d96:	631a      	str	r2, [r3, #48]	@ 0x30
 8005d98:	e002      	b.n	8005da0 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	2212      	movs	r2, #18
 8005d9e:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8005da0:	6978      	ldr	r0, [r7, #20]
 8005da2:	f7fe fca0 	bl	80046e6 <HAL_I2C_MasterRxCpltCallback>
}
 8005da6:	bf00      	nop
 8005da8:	3718      	adds	r7, #24
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}

08005dae <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8005dae:	b580      	push	{r7, lr}
 8005db0:	b084      	sub	sp, #16
 8005db2:	af00      	add	r7, sp, #0
 8005db4:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dba:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d003      	beq.n	8005dcc <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dc8:	2200      	movs	r2, #0
 8005dca:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d003      	beq.n	8005ddc <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dd8:	2200      	movs	r2, #0
 8005dda:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	f7fd fbb5 	bl	800354c <HAL_DMA_GetError>
 8005de2:	4603      	mov	r3, r0
 8005de4:	2b02      	cmp	r3, #2
 8005de6:	d01b      	beq.n	8005e20 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	681a      	ldr	r2, [r3, #0]
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005df6:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2220      	movs	r2, #32
 8005e02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e12:	f043 0210 	orr.w	r2, r3, #16
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005e1a:	68f8      	ldr	r0, [r7, #12]
 8005e1c:	f7fe fcad 	bl	800477a <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005e20:	bf00      	nop
 8005e22:	3710      	adds	r7, #16
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bd80      	pop	{r7, pc}

08005e28 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b086      	sub	sp, #24
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005e30:	2300      	movs	r3, #0
 8005e32:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e38:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e40:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005e42:	4b4b      	ldr	r3, [pc, #300]	@ (8005f70 <I2C_DMAAbort+0x148>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	08db      	lsrs	r3, r3, #3
 8005e48:	4a4a      	ldr	r2, [pc, #296]	@ (8005f74 <I2C_DMAAbort+0x14c>)
 8005e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e4e:	0a1a      	lsrs	r2, r3, #8
 8005e50:	4613      	mov	r3, r2
 8005e52:	009b      	lsls	r3, r3, #2
 8005e54:	4413      	add	r3, r2
 8005e56:	00da      	lsls	r2, r3, #3
 8005e58:	1ad3      	subs	r3, r2, r3
 8005e5a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d106      	bne.n	8005e70 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e66:	f043 0220 	orr.w	r2, r3, #32
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8005e6e:	e00a      	b.n	8005e86 <I2C_DMAAbort+0x5e>
    }
    count--;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	3b01      	subs	r3, #1
 8005e74:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e84:	d0ea      	beq.n	8005e5c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d003      	beq.n	8005e96 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e92:	2200      	movs	r2, #0
 8005e94:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d003      	beq.n	8005ea6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005eb4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d003      	beq.n	8005ecc <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ec8:	2200      	movs	r2, #0
 8005eca:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d003      	beq.n	8005edc <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ed8:	2200      	movs	r2, #0
 8005eda:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f022 0201 	bic.w	r2, r2, #1
 8005eea:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005eec:	697b      	ldr	r3, [r7, #20]
 8005eee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	2b60      	cmp	r3, #96	@ 0x60
 8005ef6:	d10e      	bne.n	8005f16 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	2220      	movs	r2, #32
 8005efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	2200      	movs	r2, #0
 8005f04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005f0e:	6978      	ldr	r0, [r7, #20]
 8005f10:	f7fe fc3d 	bl	800478e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005f14:	e027      	b.n	8005f66 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005f16:	7cfb      	ldrb	r3, [r7, #19]
 8005f18:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005f1c:	2b28      	cmp	r3, #40	@ 0x28
 8005f1e:	d117      	bne.n	8005f50 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005f20:	697b      	ldr	r3, [r7, #20]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	681a      	ldr	r2, [r3, #0]
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f042 0201 	orr.w	r2, r2, #1
 8005f2e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	681a      	ldr	r2, [r3, #0]
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005f3e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	2200      	movs	r2, #0
 8005f44:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	2228      	movs	r2, #40	@ 0x28
 8005f4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005f4e:	e007      	b.n	8005f60 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	2220      	movs	r2, #32
 8005f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005f60:	6978      	ldr	r0, [r7, #20]
 8005f62:	f7fe fc0a 	bl	800477a <HAL_I2C_ErrorCallback>
}
 8005f66:	bf00      	nop
 8005f68:	3718      	adds	r7, #24
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}
 8005f6e:	bf00      	nop
 8005f70:	2000000c 	.word	0x2000000c
 8005f74:	14f8b589 	.word	0x14f8b589

08005f78 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b084      	sub	sp, #16
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	60f8      	str	r0, [r7, #12]
 8005f80:	60b9      	str	r1, [r7, #8]
 8005f82:	603b      	str	r3, [r7, #0]
 8005f84:	4613      	mov	r3, r2
 8005f86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005f88:	e048      	b.n	800601c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f90:	d044      	beq.n	800601c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f92:	f7fc fed9 	bl	8002d48 <HAL_GetTick>
 8005f96:	4602      	mov	r2, r0
 8005f98:	69bb      	ldr	r3, [r7, #24]
 8005f9a:	1ad3      	subs	r3, r2, r3
 8005f9c:	683a      	ldr	r2, [r7, #0]
 8005f9e:	429a      	cmp	r2, r3
 8005fa0:	d302      	bcc.n	8005fa8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d139      	bne.n	800601c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005fa8:	68bb      	ldr	r3, [r7, #8]
 8005faa:	0c1b      	lsrs	r3, r3, #16
 8005fac:	b2db      	uxtb	r3, r3
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	d10d      	bne.n	8005fce <I2C_WaitOnFlagUntilTimeout+0x56>
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	695b      	ldr	r3, [r3, #20]
 8005fb8:	43da      	mvns	r2, r3
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	4013      	ands	r3, r2
 8005fbe:	b29b      	uxth	r3, r3
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	bf0c      	ite	eq
 8005fc4:	2301      	moveq	r3, #1
 8005fc6:	2300      	movne	r3, #0
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	461a      	mov	r2, r3
 8005fcc:	e00c      	b.n	8005fe8 <I2C_WaitOnFlagUntilTimeout+0x70>
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	699b      	ldr	r3, [r3, #24]
 8005fd4:	43da      	mvns	r2, r3
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	4013      	ands	r3, r2
 8005fda:	b29b      	uxth	r3, r3
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	bf0c      	ite	eq
 8005fe0:	2301      	moveq	r3, #1
 8005fe2:	2300      	movne	r3, #0
 8005fe4:	b2db      	uxtb	r3, r3
 8005fe6:	461a      	mov	r2, r3
 8005fe8:	79fb      	ldrb	r3, [r7, #7]
 8005fea:	429a      	cmp	r2, r3
 8005fec:	d116      	bne.n	800601c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	2220      	movs	r2, #32
 8005ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2200      	movs	r2, #0
 8006000:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006008:	f043 0220 	orr.w	r2, r3, #32
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2200      	movs	r2, #0
 8006014:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006018:	2301      	movs	r3, #1
 800601a:	e023      	b.n	8006064 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	0c1b      	lsrs	r3, r3, #16
 8006020:	b2db      	uxtb	r3, r3
 8006022:	2b01      	cmp	r3, #1
 8006024:	d10d      	bne.n	8006042 <I2C_WaitOnFlagUntilTimeout+0xca>
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	695b      	ldr	r3, [r3, #20]
 800602c:	43da      	mvns	r2, r3
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	4013      	ands	r3, r2
 8006032:	b29b      	uxth	r3, r3
 8006034:	2b00      	cmp	r3, #0
 8006036:	bf0c      	ite	eq
 8006038:	2301      	moveq	r3, #1
 800603a:	2300      	movne	r3, #0
 800603c:	b2db      	uxtb	r3, r3
 800603e:	461a      	mov	r2, r3
 8006040:	e00c      	b.n	800605c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	699b      	ldr	r3, [r3, #24]
 8006048:	43da      	mvns	r2, r3
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	4013      	ands	r3, r2
 800604e:	b29b      	uxth	r3, r3
 8006050:	2b00      	cmp	r3, #0
 8006052:	bf0c      	ite	eq
 8006054:	2301      	moveq	r3, #1
 8006056:	2300      	movne	r3, #0
 8006058:	b2db      	uxtb	r3, r3
 800605a:	461a      	mov	r2, r3
 800605c:	79fb      	ldrb	r3, [r7, #7]
 800605e:	429a      	cmp	r2, r3
 8006060:	d093      	beq.n	8005f8a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006062:	2300      	movs	r3, #0
}
 8006064:	4618      	mov	r0, r3
 8006066:	3710      	adds	r7, #16
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}

0800606c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b084      	sub	sp, #16
 8006070:	af00      	add	r7, sp, #0
 8006072:	60f8      	str	r0, [r7, #12]
 8006074:	60b9      	str	r1, [r7, #8]
 8006076:	607a      	str	r2, [r7, #4]
 8006078:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800607a:	e071      	b.n	8006160 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	695b      	ldr	r3, [r3, #20]
 8006082:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006086:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800608a:	d123      	bne.n	80060d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	681a      	ldr	r2, [r3, #0]
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800609a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80060a4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2200      	movs	r2, #0
 80060aa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2220      	movs	r2, #32
 80060b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2200      	movs	r2, #0
 80060b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060c0:	f043 0204 	orr.w	r2, r3, #4
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2200      	movs	r2, #0
 80060cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80060d0:	2301      	movs	r3, #1
 80060d2:	e067      	b.n	80061a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060da:	d041      	beq.n	8006160 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060dc:	f7fc fe34 	bl	8002d48 <HAL_GetTick>
 80060e0:	4602      	mov	r2, r0
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	1ad3      	subs	r3, r2, r3
 80060e6:	687a      	ldr	r2, [r7, #4]
 80060e8:	429a      	cmp	r2, r3
 80060ea:	d302      	bcc.n	80060f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d136      	bne.n	8006160 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	0c1b      	lsrs	r3, r3, #16
 80060f6:	b2db      	uxtb	r3, r3
 80060f8:	2b01      	cmp	r3, #1
 80060fa:	d10c      	bne.n	8006116 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	695b      	ldr	r3, [r3, #20]
 8006102:	43da      	mvns	r2, r3
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	4013      	ands	r3, r2
 8006108:	b29b      	uxth	r3, r3
 800610a:	2b00      	cmp	r3, #0
 800610c:	bf14      	ite	ne
 800610e:	2301      	movne	r3, #1
 8006110:	2300      	moveq	r3, #0
 8006112:	b2db      	uxtb	r3, r3
 8006114:	e00b      	b.n	800612e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	699b      	ldr	r3, [r3, #24]
 800611c:	43da      	mvns	r2, r3
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	4013      	ands	r3, r2
 8006122:	b29b      	uxth	r3, r3
 8006124:	2b00      	cmp	r3, #0
 8006126:	bf14      	ite	ne
 8006128:	2301      	movne	r3, #1
 800612a:	2300      	moveq	r3, #0
 800612c:	b2db      	uxtb	r3, r3
 800612e:	2b00      	cmp	r3, #0
 8006130:	d016      	beq.n	8006160 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2200      	movs	r2, #0
 8006136:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2220      	movs	r2, #32
 800613c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2200      	movs	r2, #0
 8006144:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800614c:	f043 0220 	orr.w	r2, r3, #32
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	2200      	movs	r2, #0
 8006158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800615c:	2301      	movs	r3, #1
 800615e:	e021      	b.n	80061a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	0c1b      	lsrs	r3, r3, #16
 8006164:	b2db      	uxtb	r3, r3
 8006166:	2b01      	cmp	r3, #1
 8006168:	d10c      	bne.n	8006184 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	695b      	ldr	r3, [r3, #20]
 8006170:	43da      	mvns	r2, r3
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	4013      	ands	r3, r2
 8006176:	b29b      	uxth	r3, r3
 8006178:	2b00      	cmp	r3, #0
 800617a:	bf14      	ite	ne
 800617c:	2301      	movne	r3, #1
 800617e:	2300      	moveq	r3, #0
 8006180:	b2db      	uxtb	r3, r3
 8006182:	e00b      	b.n	800619c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	699b      	ldr	r3, [r3, #24]
 800618a:	43da      	mvns	r2, r3
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	4013      	ands	r3, r2
 8006190:	b29b      	uxth	r3, r3
 8006192:	2b00      	cmp	r3, #0
 8006194:	bf14      	ite	ne
 8006196:	2301      	movne	r3, #1
 8006198:	2300      	moveq	r3, #0
 800619a:	b2db      	uxtb	r3, r3
 800619c:	2b00      	cmp	r3, #0
 800619e:	f47f af6d 	bne.w	800607c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80061a2:	2300      	movs	r3, #0
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	3710      	adds	r7, #16
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bd80      	pop	{r7, pc}

080061ac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b084      	sub	sp, #16
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	60f8      	str	r0, [r7, #12]
 80061b4:	60b9      	str	r1, [r7, #8]
 80061b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80061b8:	e034      	b.n	8006224 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80061ba:	68f8      	ldr	r0, [r7, #12]
 80061bc:	f000 f8b8 	bl	8006330 <I2C_IsAcknowledgeFailed>
 80061c0:	4603      	mov	r3, r0
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d001      	beq.n	80061ca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80061c6:	2301      	movs	r3, #1
 80061c8:	e034      	b.n	8006234 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061d0:	d028      	beq.n	8006224 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061d2:	f7fc fdb9 	bl	8002d48 <HAL_GetTick>
 80061d6:	4602      	mov	r2, r0
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	1ad3      	subs	r3, r2, r3
 80061dc:	68ba      	ldr	r2, [r7, #8]
 80061de:	429a      	cmp	r2, r3
 80061e0:	d302      	bcc.n	80061e8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d11d      	bne.n	8006224 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	695b      	ldr	r3, [r3, #20]
 80061ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061f2:	2b80      	cmp	r3, #128	@ 0x80
 80061f4:	d016      	beq.n	8006224 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2200      	movs	r2, #0
 80061fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	2220      	movs	r2, #32
 8006200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	2200      	movs	r2, #0
 8006208:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006210:	f043 0220 	orr.w	r2, r3, #32
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2200      	movs	r2, #0
 800621c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006220:	2301      	movs	r3, #1
 8006222:	e007      	b.n	8006234 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	695b      	ldr	r3, [r3, #20]
 800622a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800622e:	2b80      	cmp	r3, #128	@ 0x80
 8006230:	d1c3      	bne.n	80061ba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006232:	2300      	movs	r3, #0
}
 8006234:	4618      	mov	r0, r3
 8006236:	3710      	adds	r7, #16
 8006238:	46bd      	mov	sp, r7
 800623a:	bd80      	pop	{r7, pc}

0800623c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b084      	sub	sp, #16
 8006240:	af00      	add	r7, sp, #0
 8006242:	60f8      	str	r0, [r7, #12]
 8006244:	60b9      	str	r1, [r7, #8]
 8006246:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006248:	e034      	b.n	80062b4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800624a:	68f8      	ldr	r0, [r7, #12]
 800624c:	f000 f870 	bl	8006330 <I2C_IsAcknowledgeFailed>
 8006250:	4603      	mov	r3, r0
 8006252:	2b00      	cmp	r3, #0
 8006254:	d001      	beq.n	800625a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006256:	2301      	movs	r3, #1
 8006258:	e034      	b.n	80062c4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006260:	d028      	beq.n	80062b4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006262:	f7fc fd71 	bl	8002d48 <HAL_GetTick>
 8006266:	4602      	mov	r2, r0
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	1ad3      	subs	r3, r2, r3
 800626c:	68ba      	ldr	r2, [r7, #8]
 800626e:	429a      	cmp	r2, r3
 8006270:	d302      	bcc.n	8006278 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d11d      	bne.n	80062b4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	695b      	ldr	r3, [r3, #20]
 800627e:	f003 0304 	and.w	r3, r3, #4
 8006282:	2b04      	cmp	r3, #4
 8006284:	d016      	beq.n	80062b4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2200      	movs	r2, #0
 800628a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	2220      	movs	r2, #32
 8006290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2200      	movs	r2, #0
 8006298:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062a0:	f043 0220 	orr.w	r2, r3, #32
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2200      	movs	r2, #0
 80062ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80062b0:	2301      	movs	r3, #1
 80062b2:	e007      	b.n	80062c4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	695b      	ldr	r3, [r3, #20]
 80062ba:	f003 0304 	and.w	r3, r3, #4
 80062be:	2b04      	cmp	r3, #4
 80062c0:	d1c3      	bne.n	800624a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80062c2:	2300      	movs	r3, #0
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3710      	adds	r7, #16
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b085      	sub	sp, #20
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80062d4:	2300      	movs	r3, #0
 80062d6:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80062d8:	4b13      	ldr	r3, [pc, #76]	@ (8006328 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	08db      	lsrs	r3, r3, #3
 80062de:	4a13      	ldr	r2, [pc, #76]	@ (800632c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80062e0:	fba2 2303 	umull	r2, r3, r2, r3
 80062e4:	0a1a      	lsrs	r2, r3, #8
 80062e6:	4613      	mov	r3, r2
 80062e8:	009b      	lsls	r3, r3, #2
 80062ea:	4413      	add	r3, r2
 80062ec:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	3b01      	subs	r3, #1
 80062f2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d107      	bne.n	800630a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062fe:	f043 0220 	orr.w	r2, r3, #32
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8006306:	2301      	movs	r3, #1
 8006308:	e008      	b.n	800631c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006314:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006318:	d0e9      	beq.n	80062ee <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800631a:	2300      	movs	r3, #0
}
 800631c:	4618      	mov	r0, r3
 800631e:	3714      	adds	r7, #20
 8006320:	46bd      	mov	sp, r7
 8006322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006326:	4770      	bx	lr
 8006328:	2000000c 	.word	0x2000000c
 800632c:	14f8b589 	.word	0x14f8b589

08006330 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006330:	b480      	push	{r7}
 8006332:	b083      	sub	sp, #12
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	695b      	ldr	r3, [r3, #20]
 800633e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006342:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006346:	d11b      	bne.n	8006380 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006350:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2200      	movs	r2, #0
 8006356:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2220      	movs	r2, #32
 800635c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2200      	movs	r2, #0
 8006364:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800636c:	f043 0204 	orr.w	r2, r3, #4
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2200      	movs	r2, #0
 8006378:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800637c:	2301      	movs	r3, #1
 800637e:	e000      	b.n	8006382 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006380:	2300      	movs	r3, #0
}
 8006382:	4618      	mov	r0, r3
 8006384:	370c      	adds	r7, #12
 8006386:	46bd      	mov	sp, r7
 8006388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638c:	4770      	bx	lr

0800638e <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800638e:	b480      	push	{r7}
 8006390:	b083      	sub	sp, #12
 8006392:	af00      	add	r7, sp, #0
 8006394:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800639a:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800639e:	d103      	bne.n	80063a8 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2201      	movs	r2, #1
 80063a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80063a6:	e007      	b.n	80063b8 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063ac:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80063b0:	d102      	bne.n	80063b8 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2208      	movs	r2, #8
 80063b6:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80063b8:	bf00      	nop
 80063ba:	370c      	adds	r7, #12
 80063bc:	46bd      	mov	sp, r7
 80063be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c2:	4770      	bx	lr

080063c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b086      	sub	sp, #24
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d101      	bne.n	80063d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80063d2:	2301      	movs	r3, #1
 80063d4:	e267      	b.n	80068a6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f003 0301 	and.w	r3, r3, #1
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d075      	beq.n	80064ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80063e2:	4b88      	ldr	r3, [pc, #544]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 80063e4:	689b      	ldr	r3, [r3, #8]
 80063e6:	f003 030c 	and.w	r3, r3, #12
 80063ea:	2b04      	cmp	r3, #4
 80063ec:	d00c      	beq.n	8006408 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80063ee:	4b85      	ldr	r3, [pc, #532]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 80063f0:	689b      	ldr	r3, [r3, #8]
 80063f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80063f6:	2b08      	cmp	r3, #8
 80063f8:	d112      	bne.n	8006420 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80063fa:	4b82      	ldr	r3, [pc, #520]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006402:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006406:	d10b      	bne.n	8006420 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006408:	4b7e      	ldr	r3, [pc, #504]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006410:	2b00      	cmp	r3, #0
 8006412:	d05b      	beq.n	80064cc <HAL_RCC_OscConfig+0x108>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	685b      	ldr	r3, [r3, #4]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d157      	bne.n	80064cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800641c:	2301      	movs	r3, #1
 800641e:	e242      	b.n	80068a6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006428:	d106      	bne.n	8006438 <HAL_RCC_OscConfig+0x74>
 800642a:	4b76      	ldr	r3, [pc, #472]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	4a75      	ldr	r2, [pc, #468]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 8006430:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006434:	6013      	str	r3, [r2, #0]
 8006436:	e01d      	b.n	8006474 <HAL_RCC_OscConfig+0xb0>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006440:	d10c      	bne.n	800645c <HAL_RCC_OscConfig+0x98>
 8006442:	4b70      	ldr	r3, [pc, #448]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a6f      	ldr	r2, [pc, #444]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 8006448:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800644c:	6013      	str	r3, [r2, #0]
 800644e:	4b6d      	ldr	r3, [pc, #436]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	4a6c      	ldr	r2, [pc, #432]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 8006454:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006458:	6013      	str	r3, [r2, #0]
 800645a:	e00b      	b.n	8006474 <HAL_RCC_OscConfig+0xb0>
 800645c:	4b69      	ldr	r3, [pc, #420]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4a68      	ldr	r2, [pc, #416]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 8006462:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006466:	6013      	str	r3, [r2, #0]
 8006468:	4b66      	ldr	r3, [pc, #408]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a65      	ldr	r2, [pc, #404]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 800646e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006472:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	685b      	ldr	r3, [r3, #4]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d013      	beq.n	80064a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800647c:	f7fc fc64 	bl	8002d48 <HAL_GetTick>
 8006480:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006482:	e008      	b.n	8006496 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006484:	f7fc fc60 	bl	8002d48 <HAL_GetTick>
 8006488:	4602      	mov	r2, r0
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	1ad3      	subs	r3, r2, r3
 800648e:	2b64      	cmp	r3, #100	@ 0x64
 8006490:	d901      	bls.n	8006496 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006492:	2303      	movs	r3, #3
 8006494:	e207      	b.n	80068a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006496:	4b5b      	ldr	r3, [pc, #364]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d0f0      	beq.n	8006484 <HAL_RCC_OscConfig+0xc0>
 80064a2:	e014      	b.n	80064ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064a4:	f7fc fc50 	bl	8002d48 <HAL_GetTick>
 80064a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80064aa:	e008      	b.n	80064be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80064ac:	f7fc fc4c 	bl	8002d48 <HAL_GetTick>
 80064b0:	4602      	mov	r2, r0
 80064b2:	693b      	ldr	r3, [r7, #16]
 80064b4:	1ad3      	subs	r3, r2, r3
 80064b6:	2b64      	cmp	r3, #100	@ 0x64
 80064b8:	d901      	bls.n	80064be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80064ba:	2303      	movs	r3, #3
 80064bc:	e1f3      	b.n	80068a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80064be:	4b51      	ldr	r3, [pc, #324]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d1f0      	bne.n	80064ac <HAL_RCC_OscConfig+0xe8>
 80064ca:	e000      	b.n	80064ce <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f003 0302 	and.w	r3, r3, #2
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d063      	beq.n	80065a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80064da:	4b4a      	ldr	r3, [pc, #296]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	f003 030c 	and.w	r3, r3, #12
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d00b      	beq.n	80064fe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80064e6:	4b47      	ldr	r3, [pc, #284]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80064ee:	2b08      	cmp	r3, #8
 80064f0:	d11c      	bne.n	800652c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80064f2:	4b44      	ldr	r3, [pc, #272]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d116      	bne.n	800652c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064fe:	4b41      	ldr	r3, [pc, #260]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f003 0302 	and.w	r3, r3, #2
 8006506:	2b00      	cmp	r3, #0
 8006508:	d005      	beq.n	8006516 <HAL_RCC_OscConfig+0x152>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	68db      	ldr	r3, [r3, #12]
 800650e:	2b01      	cmp	r3, #1
 8006510:	d001      	beq.n	8006516 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006512:	2301      	movs	r3, #1
 8006514:	e1c7      	b.n	80068a6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006516:	4b3b      	ldr	r3, [pc, #236]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	691b      	ldr	r3, [r3, #16]
 8006522:	00db      	lsls	r3, r3, #3
 8006524:	4937      	ldr	r1, [pc, #220]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 8006526:	4313      	orrs	r3, r2
 8006528:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800652a:	e03a      	b.n	80065a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	68db      	ldr	r3, [r3, #12]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d020      	beq.n	8006576 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006534:	4b34      	ldr	r3, [pc, #208]	@ (8006608 <HAL_RCC_OscConfig+0x244>)
 8006536:	2201      	movs	r2, #1
 8006538:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800653a:	f7fc fc05 	bl	8002d48 <HAL_GetTick>
 800653e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006540:	e008      	b.n	8006554 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006542:	f7fc fc01 	bl	8002d48 <HAL_GetTick>
 8006546:	4602      	mov	r2, r0
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	1ad3      	subs	r3, r2, r3
 800654c:	2b02      	cmp	r3, #2
 800654e:	d901      	bls.n	8006554 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006550:	2303      	movs	r3, #3
 8006552:	e1a8      	b.n	80068a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006554:	4b2b      	ldr	r3, [pc, #172]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f003 0302 	and.w	r3, r3, #2
 800655c:	2b00      	cmp	r3, #0
 800655e:	d0f0      	beq.n	8006542 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006560:	4b28      	ldr	r3, [pc, #160]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	691b      	ldr	r3, [r3, #16]
 800656c:	00db      	lsls	r3, r3, #3
 800656e:	4925      	ldr	r1, [pc, #148]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 8006570:	4313      	orrs	r3, r2
 8006572:	600b      	str	r3, [r1, #0]
 8006574:	e015      	b.n	80065a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006576:	4b24      	ldr	r3, [pc, #144]	@ (8006608 <HAL_RCC_OscConfig+0x244>)
 8006578:	2200      	movs	r2, #0
 800657a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800657c:	f7fc fbe4 	bl	8002d48 <HAL_GetTick>
 8006580:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006582:	e008      	b.n	8006596 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006584:	f7fc fbe0 	bl	8002d48 <HAL_GetTick>
 8006588:	4602      	mov	r2, r0
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	1ad3      	subs	r3, r2, r3
 800658e:	2b02      	cmp	r3, #2
 8006590:	d901      	bls.n	8006596 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006592:	2303      	movs	r3, #3
 8006594:	e187      	b.n	80068a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006596:	4b1b      	ldr	r3, [pc, #108]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f003 0302 	and.w	r3, r3, #2
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d1f0      	bne.n	8006584 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f003 0308 	and.w	r3, r3, #8
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d036      	beq.n	800661c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	695b      	ldr	r3, [r3, #20]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d016      	beq.n	80065e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80065b6:	4b15      	ldr	r3, [pc, #84]	@ (800660c <HAL_RCC_OscConfig+0x248>)
 80065b8:	2201      	movs	r2, #1
 80065ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065bc:	f7fc fbc4 	bl	8002d48 <HAL_GetTick>
 80065c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80065c2:	e008      	b.n	80065d6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065c4:	f7fc fbc0 	bl	8002d48 <HAL_GetTick>
 80065c8:	4602      	mov	r2, r0
 80065ca:	693b      	ldr	r3, [r7, #16]
 80065cc:	1ad3      	subs	r3, r2, r3
 80065ce:	2b02      	cmp	r3, #2
 80065d0:	d901      	bls.n	80065d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80065d2:	2303      	movs	r3, #3
 80065d4:	e167      	b.n	80068a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80065d6:	4b0b      	ldr	r3, [pc, #44]	@ (8006604 <HAL_RCC_OscConfig+0x240>)
 80065d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065da:	f003 0302 	and.w	r3, r3, #2
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d0f0      	beq.n	80065c4 <HAL_RCC_OscConfig+0x200>
 80065e2:	e01b      	b.n	800661c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80065e4:	4b09      	ldr	r3, [pc, #36]	@ (800660c <HAL_RCC_OscConfig+0x248>)
 80065e6:	2200      	movs	r2, #0
 80065e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065ea:	f7fc fbad 	bl	8002d48 <HAL_GetTick>
 80065ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80065f0:	e00e      	b.n	8006610 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065f2:	f7fc fba9 	bl	8002d48 <HAL_GetTick>
 80065f6:	4602      	mov	r2, r0
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	1ad3      	subs	r3, r2, r3
 80065fc:	2b02      	cmp	r3, #2
 80065fe:	d907      	bls.n	8006610 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006600:	2303      	movs	r3, #3
 8006602:	e150      	b.n	80068a6 <HAL_RCC_OscConfig+0x4e2>
 8006604:	40023800 	.word	0x40023800
 8006608:	42470000 	.word	0x42470000
 800660c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006610:	4b88      	ldr	r3, [pc, #544]	@ (8006834 <HAL_RCC_OscConfig+0x470>)
 8006612:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006614:	f003 0302 	and.w	r3, r3, #2
 8006618:	2b00      	cmp	r3, #0
 800661a:	d1ea      	bne.n	80065f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f003 0304 	and.w	r3, r3, #4
 8006624:	2b00      	cmp	r3, #0
 8006626:	f000 8097 	beq.w	8006758 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800662a:	2300      	movs	r3, #0
 800662c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800662e:	4b81      	ldr	r3, [pc, #516]	@ (8006834 <HAL_RCC_OscConfig+0x470>)
 8006630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006632:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006636:	2b00      	cmp	r3, #0
 8006638:	d10f      	bne.n	800665a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800663a:	2300      	movs	r3, #0
 800663c:	60bb      	str	r3, [r7, #8]
 800663e:	4b7d      	ldr	r3, [pc, #500]	@ (8006834 <HAL_RCC_OscConfig+0x470>)
 8006640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006642:	4a7c      	ldr	r2, [pc, #496]	@ (8006834 <HAL_RCC_OscConfig+0x470>)
 8006644:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006648:	6413      	str	r3, [r2, #64]	@ 0x40
 800664a:	4b7a      	ldr	r3, [pc, #488]	@ (8006834 <HAL_RCC_OscConfig+0x470>)
 800664c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800664e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006652:	60bb      	str	r3, [r7, #8]
 8006654:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006656:	2301      	movs	r3, #1
 8006658:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800665a:	4b77      	ldr	r3, [pc, #476]	@ (8006838 <HAL_RCC_OscConfig+0x474>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006662:	2b00      	cmp	r3, #0
 8006664:	d118      	bne.n	8006698 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006666:	4b74      	ldr	r3, [pc, #464]	@ (8006838 <HAL_RCC_OscConfig+0x474>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	4a73      	ldr	r2, [pc, #460]	@ (8006838 <HAL_RCC_OscConfig+0x474>)
 800666c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006670:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006672:	f7fc fb69 	bl	8002d48 <HAL_GetTick>
 8006676:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006678:	e008      	b.n	800668c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800667a:	f7fc fb65 	bl	8002d48 <HAL_GetTick>
 800667e:	4602      	mov	r2, r0
 8006680:	693b      	ldr	r3, [r7, #16]
 8006682:	1ad3      	subs	r3, r2, r3
 8006684:	2b02      	cmp	r3, #2
 8006686:	d901      	bls.n	800668c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006688:	2303      	movs	r3, #3
 800668a:	e10c      	b.n	80068a6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800668c:	4b6a      	ldr	r3, [pc, #424]	@ (8006838 <HAL_RCC_OscConfig+0x474>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006694:	2b00      	cmp	r3, #0
 8006696:	d0f0      	beq.n	800667a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	689b      	ldr	r3, [r3, #8]
 800669c:	2b01      	cmp	r3, #1
 800669e:	d106      	bne.n	80066ae <HAL_RCC_OscConfig+0x2ea>
 80066a0:	4b64      	ldr	r3, [pc, #400]	@ (8006834 <HAL_RCC_OscConfig+0x470>)
 80066a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066a4:	4a63      	ldr	r2, [pc, #396]	@ (8006834 <HAL_RCC_OscConfig+0x470>)
 80066a6:	f043 0301 	orr.w	r3, r3, #1
 80066aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80066ac:	e01c      	b.n	80066e8 <HAL_RCC_OscConfig+0x324>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	689b      	ldr	r3, [r3, #8]
 80066b2:	2b05      	cmp	r3, #5
 80066b4:	d10c      	bne.n	80066d0 <HAL_RCC_OscConfig+0x30c>
 80066b6:	4b5f      	ldr	r3, [pc, #380]	@ (8006834 <HAL_RCC_OscConfig+0x470>)
 80066b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066ba:	4a5e      	ldr	r2, [pc, #376]	@ (8006834 <HAL_RCC_OscConfig+0x470>)
 80066bc:	f043 0304 	orr.w	r3, r3, #4
 80066c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80066c2:	4b5c      	ldr	r3, [pc, #368]	@ (8006834 <HAL_RCC_OscConfig+0x470>)
 80066c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066c6:	4a5b      	ldr	r2, [pc, #364]	@ (8006834 <HAL_RCC_OscConfig+0x470>)
 80066c8:	f043 0301 	orr.w	r3, r3, #1
 80066cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80066ce:	e00b      	b.n	80066e8 <HAL_RCC_OscConfig+0x324>
 80066d0:	4b58      	ldr	r3, [pc, #352]	@ (8006834 <HAL_RCC_OscConfig+0x470>)
 80066d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066d4:	4a57      	ldr	r2, [pc, #348]	@ (8006834 <HAL_RCC_OscConfig+0x470>)
 80066d6:	f023 0301 	bic.w	r3, r3, #1
 80066da:	6713      	str	r3, [r2, #112]	@ 0x70
 80066dc:	4b55      	ldr	r3, [pc, #340]	@ (8006834 <HAL_RCC_OscConfig+0x470>)
 80066de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066e0:	4a54      	ldr	r2, [pc, #336]	@ (8006834 <HAL_RCC_OscConfig+0x470>)
 80066e2:	f023 0304 	bic.w	r3, r3, #4
 80066e6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	689b      	ldr	r3, [r3, #8]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d015      	beq.n	800671c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066f0:	f7fc fb2a 	bl	8002d48 <HAL_GetTick>
 80066f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066f6:	e00a      	b.n	800670e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066f8:	f7fc fb26 	bl	8002d48 <HAL_GetTick>
 80066fc:	4602      	mov	r2, r0
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	1ad3      	subs	r3, r2, r3
 8006702:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006706:	4293      	cmp	r3, r2
 8006708:	d901      	bls.n	800670e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800670a:	2303      	movs	r3, #3
 800670c:	e0cb      	b.n	80068a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800670e:	4b49      	ldr	r3, [pc, #292]	@ (8006834 <HAL_RCC_OscConfig+0x470>)
 8006710:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006712:	f003 0302 	and.w	r3, r3, #2
 8006716:	2b00      	cmp	r3, #0
 8006718:	d0ee      	beq.n	80066f8 <HAL_RCC_OscConfig+0x334>
 800671a:	e014      	b.n	8006746 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800671c:	f7fc fb14 	bl	8002d48 <HAL_GetTick>
 8006720:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006722:	e00a      	b.n	800673a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006724:	f7fc fb10 	bl	8002d48 <HAL_GetTick>
 8006728:	4602      	mov	r2, r0
 800672a:	693b      	ldr	r3, [r7, #16]
 800672c:	1ad3      	subs	r3, r2, r3
 800672e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006732:	4293      	cmp	r3, r2
 8006734:	d901      	bls.n	800673a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006736:	2303      	movs	r3, #3
 8006738:	e0b5      	b.n	80068a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800673a:	4b3e      	ldr	r3, [pc, #248]	@ (8006834 <HAL_RCC_OscConfig+0x470>)
 800673c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800673e:	f003 0302 	and.w	r3, r3, #2
 8006742:	2b00      	cmp	r3, #0
 8006744:	d1ee      	bne.n	8006724 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006746:	7dfb      	ldrb	r3, [r7, #23]
 8006748:	2b01      	cmp	r3, #1
 800674a:	d105      	bne.n	8006758 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800674c:	4b39      	ldr	r3, [pc, #228]	@ (8006834 <HAL_RCC_OscConfig+0x470>)
 800674e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006750:	4a38      	ldr	r2, [pc, #224]	@ (8006834 <HAL_RCC_OscConfig+0x470>)
 8006752:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006756:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	699b      	ldr	r3, [r3, #24]
 800675c:	2b00      	cmp	r3, #0
 800675e:	f000 80a1 	beq.w	80068a4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006762:	4b34      	ldr	r3, [pc, #208]	@ (8006834 <HAL_RCC_OscConfig+0x470>)
 8006764:	689b      	ldr	r3, [r3, #8]
 8006766:	f003 030c 	and.w	r3, r3, #12
 800676a:	2b08      	cmp	r3, #8
 800676c:	d05c      	beq.n	8006828 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	699b      	ldr	r3, [r3, #24]
 8006772:	2b02      	cmp	r3, #2
 8006774:	d141      	bne.n	80067fa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006776:	4b31      	ldr	r3, [pc, #196]	@ (800683c <HAL_RCC_OscConfig+0x478>)
 8006778:	2200      	movs	r2, #0
 800677a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800677c:	f7fc fae4 	bl	8002d48 <HAL_GetTick>
 8006780:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006782:	e008      	b.n	8006796 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006784:	f7fc fae0 	bl	8002d48 <HAL_GetTick>
 8006788:	4602      	mov	r2, r0
 800678a:	693b      	ldr	r3, [r7, #16]
 800678c:	1ad3      	subs	r3, r2, r3
 800678e:	2b02      	cmp	r3, #2
 8006790:	d901      	bls.n	8006796 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006792:	2303      	movs	r3, #3
 8006794:	e087      	b.n	80068a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006796:	4b27      	ldr	r3, [pc, #156]	@ (8006834 <HAL_RCC_OscConfig+0x470>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d1f0      	bne.n	8006784 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	69da      	ldr	r2, [r3, #28]
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6a1b      	ldr	r3, [r3, #32]
 80067aa:	431a      	orrs	r2, r3
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067b0:	019b      	lsls	r3, r3, #6
 80067b2:	431a      	orrs	r2, r3
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067b8:	085b      	lsrs	r3, r3, #1
 80067ba:	3b01      	subs	r3, #1
 80067bc:	041b      	lsls	r3, r3, #16
 80067be:	431a      	orrs	r2, r3
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067c4:	061b      	lsls	r3, r3, #24
 80067c6:	491b      	ldr	r1, [pc, #108]	@ (8006834 <HAL_RCC_OscConfig+0x470>)
 80067c8:	4313      	orrs	r3, r2
 80067ca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80067cc:	4b1b      	ldr	r3, [pc, #108]	@ (800683c <HAL_RCC_OscConfig+0x478>)
 80067ce:	2201      	movs	r2, #1
 80067d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067d2:	f7fc fab9 	bl	8002d48 <HAL_GetTick>
 80067d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067d8:	e008      	b.n	80067ec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067da:	f7fc fab5 	bl	8002d48 <HAL_GetTick>
 80067de:	4602      	mov	r2, r0
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	1ad3      	subs	r3, r2, r3
 80067e4:	2b02      	cmp	r3, #2
 80067e6:	d901      	bls.n	80067ec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80067e8:	2303      	movs	r3, #3
 80067ea:	e05c      	b.n	80068a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067ec:	4b11      	ldr	r3, [pc, #68]	@ (8006834 <HAL_RCC_OscConfig+0x470>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d0f0      	beq.n	80067da <HAL_RCC_OscConfig+0x416>
 80067f8:	e054      	b.n	80068a4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067fa:	4b10      	ldr	r3, [pc, #64]	@ (800683c <HAL_RCC_OscConfig+0x478>)
 80067fc:	2200      	movs	r2, #0
 80067fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006800:	f7fc faa2 	bl	8002d48 <HAL_GetTick>
 8006804:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006806:	e008      	b.n	800681a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006808:	f7fc fa9e 	bl	8002d48 <HAL_GetTick>
 800680c:	4602      	mov	r2, r0
 800680e:	693b      	ldr	r3, [r7, #16]
 8006810:	1ad3      	subs	r3, r2, r3
 8006812:	2b02      	cmp	r3, #2
 8006814:	d901      	bls.n	800681a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006816:	2303      	movs	r3, #3
 8006818:	e045      	b.n	80068a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800681a:	4b06      	ldr	r3, [pc, #24]	@ (8006834 <HAL_RCC_OscConfig+0x470>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006822:	2b00      	cmp	r3, #0
 8006824:	d1f0      	bne.n	8006808 <HAL_RCC_OscConfig+0x444>
 8006826:	e03d      	b.n	80068a4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	699b      	ldr	r3, [r3, #24]
 800682c:	2b01      	cmp	r3, #1
 800682e:	d107      	bne.n	8006840 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006830:	2301      	movs	r3, #1
 8006832:	e038      	b.n	80068a6 <HAL_RCC_OscConfig+0x4e2>
 8006834:	40023800 	.word	0x40023800
 8006838:	40007000 	.word	0x40007000
 800683c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006840:	4b1b      	ldr	r3, [pc, #108]	@ (80068b0 <HAL_RCC_OscConfig+0x4ec>)
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	699b      	ldr	r3, [r3, #24]
 800684a:	2b01      	cmp	r3, #1
 800684c:	d028      	beq.n	80068a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006858:	429a      	cmp	r2, r3
 800685a:	d121      	bne.n	80068a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006866:	429a      	cmp	r2, r3
 8006868:	d11a      	bne.n	80068a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800686a:	68fa      	ldr	r2, [r7, #12]
 800686c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006870:	4013      	ands	r3, r2
 8006872:	687a      	ldr	r2, [r7, #4]
 8006874:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006876:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006878:	4293      	cmp	r3, r2
 800687a:	d111      	bne.n	80068a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006886:	085b      	lsrs	r3, r3, #1
 8006888:	3b01      	subs	r3, #1
 800688a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800688c:	429a      	cmp	r2, r3
 800688e:	d107      	bne.n	80068a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800689a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800689c:	429a      	cmp	r2, r3
 800689e:	d001      	beq.n	80068a4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80068a0:	2301      	movs	r3, #1
 80068a2:	e000      	b.n	80068a6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80068a4:	2300      	movs	r3, #0
}
 80068a6:	4618      	mov	r0, r3
 80068a8:	3718      	adds	r7, #24
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bd80      	pop	{r7, pc}
 80068ae:	bf00      	nop
 80068b0:	40023800 	.word	0x40023800

080068b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b084      	sub	sp, #16
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
 80068bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d101      	bne.n	80068c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80068c4:	2301      	movs	r3, #1
 80068c6:	e0cc      	b.n	8006a62 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80068c8:	4b68      	ldr	r3, [pc, #416]	@ (8006a6c <HAL_RCC_ClockConfig+0x1b8>)
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f003 0307 	and.w	r3, r3, #7
 80068d0:	683a      	ldr	r2, [r7, #0]
 80068d2:	429a      	cmp	r2, r3
 80068d4:	d90c      	bls.n	80068f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068d6:	4b65      	ldr	r3, [pc, #404]	@ (8006a6c <HAL_RCC_ClockConfig+0x1b8>)
 80068d8:	683a      	ldr	r2, [r7, #0]
 80068da:	b2d2      	uxtb	r2, r2
 80068dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80068de:	4b63      	ldr	r3, [pc, #396]	@ (8006a6c <HAL_RCC_ClockConfig+0x1b8>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f003 0307 	and.w	r3, r3, #7
 80068e6:	683a      	ldr	r2, [r7, #0]
 80068e8:	429a      	cmp	r2, r3
 80068ea:	d001      	beq.n	80068f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80068ec:	2301      	movs	r3, #1
 80068ee:	e0b8      	b.n	8006a62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f003 0302 	and.w	r3, r3, #2
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d020      	beq.n	800693e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f003 0304 	and.w	r3, r3, #4
 8006904:	2b00      	cmp	r3, #0
 8006906:	d005      	beq.n	8006914 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006908:	4b59      	ldr	r3, [pc, #356]	@ (8006a70 <HAL_RCC_ClockConfig+0x1bc>)
 800690a:	689b      	ldr	r3, [r3, #8]
 800690c:	4a58      	ldr	r2, [pc, #352]	@ (8006a70 <HAL_RCC_ClockConfig+0x1bc>)
 800690e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006912:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f003 0308 	and.w	r3, r3, #8
 800691c:	2b00      	cmp	r3, #0
 800691e:	d005      	beq.n	800692c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006920:	4b53      	ldr	r3, [pc, #332]	@ (8006a70 <HAL_RCC_ClockConfig+0x1bc>)
 8006922:	689b      	ldr	r3, [r3, #8]
 8006924:	4a52      	ldr	r2, [pc, #328]	@ (8006a70 <HAL_RCC_ClockConfig+0x1bc>)
 8006926:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800692a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800692c:	4b50      	ldr	r3, [pc, #320]	@ (8006a70 <HAL_RCC_ClockConfig+0x1bc>)
 800692e:	689b      	ldr	r3, [r3, #8]
 8006930:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	689b      	ldr	r3, [r3, #8]
 8006938:	494d      	ldr	r1, [pc, #308]	@ (8006a70 <HAL_RCC_ClockConfig+0x1bc>)
 800693a:	4313      	orrs	r3, r2
 800693c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f003 0301 	and.w	r3, r3, #1
 8006946:	2b00      	cmp	r3, #0
 8006948:	d044      	beq.n	80069d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	2b01      	cmp	r3, #1
 8006950:	d107      	bne.n	8006962 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006952:	4b47      	ldr	r3, [pc, #284]	@ (8006a70 <HAL_RCC_ClockConfig+0x1bc>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800695a:	2b00      	cmp	r3, #0
 800695c:	d119      	bne.n	8006992 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800695e:	2301      	movs	r3, #1
 8006960:	e07f      	b.n	8006a62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	2b02      	cmp	r3, #2
 8006968:	d003      	beq.n	8006972 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800696e:	2b03      	cmp	r3, #3
 8006970:	d107      	bne.n	8006982 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006972:	4b3f      	ldr	r3, [pc, #252]	@ (8006a70 <HAL_RCC_ClockConfig+0x1bc>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800697a:	2b00      	cmp	r3, #0
 800697c:	d109      	bne.n	8006992 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800697e:	2301      	movs	r3, #1
 8006980:	e06f      	b.n	8006a62 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006982:	4b3b      	ldr	r3, [pc, #236]	@ (8006a70 <HAL_RCC_ClockConfig+0x1bc>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f003 0302 	and.w	r3, r3, #2
 800698a:	2b00      	cmp	r3, #0
 800698c:	d101      	bne.n	8006992 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800698e:	2301      	movs	r3, #1
 8006990:	e067      	b.n	8006a62 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006992:	4b37      	ldr	r3, [pc, #220]	@ (8006a70 <HAL_RCC_ClockConfig+0x1bc>)
 8006994:	689b      	ldr	r3, [r3, #8]
 8006996:	f023 0203 	bic.w	r2, r3, #3
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	4934      	ldr	r1, [pc, #208]	@ (8006a70 <HAL_RCC_ClockConfig+0x1bc>)
 80069a0:	4313      	orrs	r3, r2
 80069a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80069a4:	f7fc f9d0 	bl	8002d48 <HAL_GetTick>
 80069a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069aa:	e00a      	b.n	80069c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80069ac:	f7fc f9cc 	bl	8002d48 <HAL_GetTick>
 80069b0:	4602      	mov	r2, r0
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	1ad3      	subs	r3, r2, r3
 80069b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d901      	bls.n	80069c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80069be:	2303      	movs	r3, #3
 80069c0:	e04f      	b.n	8006a62 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069c2:	4b2b      	ldr	r3, [pc, #172]	@ (8006a70 <HAL_RCC_ClockConfig+0x1bc>)
 80069c4:	689b      	ldr	r3, [r3, #8]
 80069c6:	f003 020c 	and.w	r2, r3, #12
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	685b      	ldr	r3, [r3, #4]
 80069ce:	009b      	lsls	r3, r3, #2
 80069d0:	429a      	cmp	r2, r3
 80069d2:	d1eb      	bne.n	80069ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80069d4:	4b25      	ldr	r3, [pc, #148]	@ (8006a6c <HAL_RCC_ClockConfig+0x1b8>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f003 0307 	and.w	r3, r3, #7
 80069dc:	683a      	ldr	r2, [r7, #0]
 80069de:	429a      	cmp	r2, r3
 80069e0:	d20c      	bcs.n	80069fc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069e2:	4b22      	ldr	r3, [pc, #136]	@ (8006a6c <HAL_RCC_ClockConfig+0x1b8>)
 80069e4:	683a      	ldr	r2, [r7, #0]
 80069e6:	b2d2      	uxtb	r2, r2
 80069e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069ea:	4b20      	ldr	r3, [pc, #128]	@ (8006a6c <HAL_RCC_ClockConfig+0x1b8>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f003 0307 	and.w	r3, r3, #7
 80069f2:	683a      	ldr	r2, [r7, #0]
 80069f4:	429a      	cmp	r2, r3
 80069f6:	d001      	beq.n	80069fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80069f8:	2301      	movs	r3, #1
 80069fa:	e032      	b.n	8006a62 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f003 0304 	and.w	r3, r3, #4
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d008      	beq.n	8006a1a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006a08:	4b19      	ldr	r3, [pc, #100]	@ (8006a70 <HAL_RCC_ClockConfig+0x1bc>)
 8006a0a:	689b      	ldr	r3, [r3, #8]
 8006a0c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	68db      	ldr	r3, [r3, #12]
 8006a14:	4916      	ldr	r1, [pc, #88]	@ (8006a70 <HAL_RCC_ClockConfig+0x1bc>)
 8006a16:	4313      	orrs	r3, r2
 8006a18:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f003 0308 	and.w	r3, r3, #8
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d009      	beq.n	8006a3a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006a26:	4b12      	ldr	r3, [pc, #72]	@ (8006a70 <HAL_RCC_ClockConfig+0x1bc>)
 8006a28:	689b      	ldr	r3, [r3, #8]
 8006a2a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	691b      	ldr	r3, [r3, #16]
 8006a32:	00db      	lsls	r3, r3, #3
 8006a34:	490e      	ldr	r1, [pc, #56]	@ (8006a70 <HAL_RCC_ClockConfig+0x1bc>)
 8006a36:	4313      	orrs	r3, r2
 8006a38:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006a3a:	f000 f821 	bl	8006a80 <HAL_RCC_GetSysClockFreq>
 8006a3e:	4602      	mov	r2, r0
 8006a40:	4b0b      	ldr	r3, [pc, #44]	@ (8006a70 <HAL_RCC_ClockConfig+0x1bc>)
 8006a42:	689b      	ldr	r3, [r3, #8]
 8006a44:	091b      	lsrs	r3, r3, #4
 8006a46:	f003 030f 	and.w	r3, r3, #15
 8006a4a:	490a      	ldr	r1, [pc, #40]	@ (8006a74 <HAL_RCC_ClockConfig+0x1c0>)
 8006a4c:	5ccb      	ldrb	r3, [r1, r3]
 8006a4e:	fa22 f303 	lsr.w	r3, r2, r3
 8006a52:	4a09      	ldr	r2, [pc, #36]	@ (8006a78 <HAL_RCC_ClockConfig+0x1c4>)
 8006a54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006a56:	4b09      	ldr	r3, [pc, #36]	@ (8006a7c <HAL_RCC_ClockConfig+0x1c8>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f7fc f930 	bl	8002cc0 <HAL_InitTick>

  return HAL_OK;
 8006a60:	2300      	movs	r3, #0
}
 8006a62:	4618      	mov	r0, r3
 8006a64:	3710      	adds	r7, #16
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bd80      	pop	{r7, pc}
 8006a6a:	bf00      	nop
 8006a6c:	40023c00 	.word	0x40023c00
 8006a70:	40023800 	.word	0x40023800
 8006a74:	0800a274 	.word	0x0800a274
 8006a78:	2000000c 	.word	0x2000000c
 8006a7c:	20000010 	.word	0x20000010

08006a80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a84:	b090      	sub	sp, #64	@ 0x40
 8006a86:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8006a90:	2300      	movs	r3, #0
 8006a92:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006a94:	2300      	movs	r3, #0
 8006a96:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006a98:	4b59      	ldr	r3, [pc, #356]	@ (8006c00 <HAL_RCC_GetSysClockFreq+0x180>)
 8006a9a:	689b      	ldr	r3, [r3, #8]
 8006a9c:	f003 030c 	and.w	r3, r3, #12
 8006aa0:	2b08      	cmp	r3, #8
 8006aa2:	d00d      	beq.n	8006ac0 <HAL_RCC_GetSysClockFreq+0x40>
 8006aa4:	2b08      	cmp	r3, #8
 8006aa6:	f200 80a1 	bhi.w	8006bec <HAL_RCC_GetSysClockFreq+0x16c>
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d002      	beq.n	8006ab4 <HAL_RCC_GetSysClockFreq+0x34>
 8006aae:	2b04      	cmp	r3, #4
 8006ab0:	d003      	beq.n	8006aba <HAL_RCC_GetSysClockFreq+0x3a>
 8006ab2:	e09b      	b.n	8006bec <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006ab4:	4b53      	ldr	r3, [pc, #332]	@ (8006c04 <HAL_RCC_GetSysClockFreq+0x184>)
 8006ab6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006ab8:	e09b      	b.n	8006bf2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006aba:	4b53      	ldr	r3, [pc, #332]	@ (8006c08 <HAL_RCC_GetSysClockFreq+0x188>)
 8006abc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006abe:	e098      	b.n	8006bf2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006ac0:	4b4f      	ldr	r3, [pc, #316]	@ (8006c00 <HAL_RCC_GetSysClockFreq+0x180>)
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006ac8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006aca:	4b4d      	ldr	r3, [pc, #308]	@ (8006c00 <HAL_RCC_GetSysClockFreq+0x180>)
 8006acc:	685b      	ldr	r3, [r3, #4]
 8006ace:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d028      	beq.n	8006b28 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006ad6:	4b4a      	ldr	r3, [pc, #296]	@ (8006c00 <HAL_RCC_GetSysClockFreq+0x180>)
 8006ad8:	685b      	ldr	r3, [r3, #4]
 8006ada:	099b      	lsrs	r3, r3, #6
 8006adc:	2200      	movs	r2, #0
 8006ade:	623b      	str	r3, [r7, #32]
 8006ae0:	627a      	str	r2, [r7, #36]	@ 0x24
 8006ae2:	6a3b      	ldr	r3, [r7, #32]
 8006ae4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006ae8:	2100      	movs	r1, #0
 8006aea:	4b47      	ldr	r3, [pc, #284]	@ (8006c08 <HAL_RCC_GetSysClockFreq+0x188>)
 8006aec:	fb03 f201 	mul.w	r2, r3, r1
 8006af0:	2300      	movs	r3, #0
 8006af2:	fb00 f303 	mul.w	r3, r0, r3
 8006af6:	4413      	add	r3, r2
 8006af8:	4a43      	ldr	r2, [pc, #268]	@ (8006c08 <HAL_RCC_GetSysClockFreq+0x188>)
 8006afa:	fba0 1202 	umull	r1, r2, r0, r2
 8006afe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b00:	460a      	mov	r2, r1
 8006b02:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006b04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b06:	4413      	add	r3, r2
 8006b08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	61bb      	str	r3, [r7, #24]
 8006b10:	61fa      	str	r2, [r7, #28]
 8006b12:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006b16:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006b1a:	f7f9 fbb1 	bl	8000280 <__aeabi_uldivmod>
 8006b1e:	4602      	mov	r2, r0
 8006b20:	460b      	mov	r3, r1
 8006b22:	4613      	mov	r3, r2
 8006b24:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b26:	e053      	b.n	8006bd0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b28:	4b35      	ldr	r3, [pc, #212]	@ (8006c00 <HAL_RCC_GetSysClockFreq+0x180>)
 8006b2a:	685b      	ldr	r3, [r3, #4]
 8006b2c:	099b      	lsrs	r3, r3, #6
 8006b2e:	2200      	movs	r2, #0
 8006b30:	613b      	str	r3, [r7, #16]
 8006b32:	617a      	str	r2, [r7, #20]
 8006b34:	693b      	ldr	r3, [r7, #16]
 8006b36:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006b3a:	f04f 0b00 	mov.w	fp, #0
 8006b3e:	4652      	mov	r2, sl
 8006b40:	465b      	mov	r3, fp
 8006b42:	f04f 0000 	mov.w	r0, #0
 8006b46:	f04f 0100 	mov.w	r1, #0
 8006b4a:	0159      	lsls	r1, r3, #5
 8006b4c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b50:	0150      	lsls	r0, r2, #5
 8006b52:	4602      	mov	r2, r0
 8006b54:	460b      	mov	r3, r1
 8006b56:	ebb2 080a 	subs.w	r8, r2, sl
 8006b5a:	eb63 090b 	sbc.w	r9, r3, fp
 8006b5e:	f04f 0200 	mov.w	r2, #0
 8006b62:	f04f 0300 	mov.w	r3, #0
 8006b66:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006b6a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006b6e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006b72:	ebb2 0408 	subs.w	r4, r2, r8
 8006b76:	eb63 0509 	sbc.w	r5, r3, r9
 8006b7a:	f04f 0200 	mov.w	r2, #0
 8006b7e:	f04f 0300 	mov.w	r3, #0
 8006b82:	00eb      	lsls	r3, r5, #3
 8006b84:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006b88:	00e2      	lsls	r2, r4, #3
 8006b8a:	4614      	mov	r4, r2
 8006b8c:	461d      	mov	r5, r3
 8006b8e:	eb14 030a 	adds.w	r3, r4, sl
 8006b92:	603b      	str	r3, [r7, #0]
 8006b94:	eb45 030b 	adc.w	r3, r5, fp
 8006b98:	607b      	str	r3, [r7, #4]
 8006b9a:	f04f 0200 	mov.w	r2, #0
 8006b9e:	f04f 0300 	mov.w	r3, #0
 8006ba2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006ba6:	4629      	mov	r1, r5
 8006ba8:	028b      	lsls	r3, r1, #10
 8006baa:	4621      	mov	r1, r4
 8006bac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006bb0:	4621      	mov	r1, r4
 8006bb2:	028a      	lsls	r2, r1, #10
 8006bb4:	4610      	mov	r0, r2
 8006bb6:	4619      	mov	r1, r3
 8006bb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bba:	2200      	movs	r2, #0
 8006bbc:	60bb      	str	r3, [r7, #8]
 8006bbe:	60fa      	str	r2, [r7, #12]
 8006bc0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006bc4:	f7f9 fb5c 	bl	8000280 <__aeabi_uldivmod>
 8006bc8:	4602      	mov	r2, r0
 8006bca:	460b      	mov	r3, r1
 8006bcc:	4613      	mov	r3, r2
 8006bce:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006bd0:	4b0b      	ldr	r3, [pc, #44]	@ (8006c00 <HAL_RCC_GetSysClockFreq+0x180>)
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	0c1b      	lsrs	r3, r3, #16
 8006bd6:	f003 0303 	and.w	r3, r3, #3
 8006bda:	3301      	adds	r3, #1
 8006bdc:	005b      	lsls	r3, r3, #1
 8006bde:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006be0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006be4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006be8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006bea:	e002      	b.n	8006bf2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006bec:	4b05      	ldr	r3, [pc, #20]	@ (8006c04 <HAL_RCC_GetSysClockFreq+0x184>)
 8006bee:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006bf0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006bf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	3740      	adds	r7, #64	@ 0x40
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006bfe:	bf00      	nop
 8006c00:	40023800 	.word	0x40023800
 8006c04:	00f42400 	.word	0x00f42400
 8006c08:	017d7840 	.word	0x017d7840

08006c0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006c10:	4b03      	ldr	r3, [pc, #12]	@ (8006c20 <HAL_RCC_GetHCLKFreq+0x14>)
 8006c12:	681b      	ldr	r3, [r3, #0]
}
 8006c14:	4618      	mov	r0, r3
 8006c16:	46bd      	mov	sp, r7
 8006c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1c:	4770      	bx	lr
 8006c1e:	bf00      	nop
 8006c20:	2000000c 	.word	0x2000000c

08006c24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006c28:	f7ff fff0 	bl	8006c0c <HAL_RCC_GetHCLKFreq>
 8006c2c:	4602      	mov	r2, r0
 8006c2e:	4b05      	ldr	r3, [pc, #20]	@ (8006c44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006c30:	689b      	ldr	r3, [r3, #8]
 8006c32:	0a9b      	lsrs	r3, r3, #10
 8006c34:	f003 0307 	and.w	r3, r3, #7
 8006c38:	4903      	ldr	r1, [pc, #12]	@ (8006c48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c3a:	5ccb      	ldrb	r3, [r1, r3]
 8006c3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	bd80      	pop	{r7, pc}
 8006c44:	40023800 	.word	0x40023800
 8006c48:	0800a284 	.word	0x0800a284

08006c4c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b086      	sub	sp, #24
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006c54:	2300      	movs	r3, #0
 8006c56:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006c58:	2300      	movs	r3, #0
 8006c5a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f003 0301 	and.w	r3, r3, #1
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d105      	bne.n	8006c74 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d038      	beq.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006c74:	4b68      	ldr	r3, [pc, #416]	@ (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c76:	2200      	movs	r2, #0
 8006c78:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006c7a:	f7fc f865 	bl	8002d48 <HAL_GetTick>
 8006c7e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006c80:	e008      	b.n	8006c94 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006c82:	f7fc f861 	bl	8002d48 <HAL_GetTick>
 8006c86:	4602      	mov	r2, r0
 8006c88:	697b      	ldr	r3, [r7, #20]
 8006c8a:	1ad3      	subs	r3, r2, r3
 8006c8c:	2b02      	cmp	r3, #2
 8006c8e:	d901      	bls.n	8006c94 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006c90:	2303      	movs	r3, #3
 8006c92:	e0bd      	b.n	8006e10 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006c94:	4b61      	ldr	r3, [pc, #388]	@ (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d1f0      	bne.n	8006c82 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	685a      	ldr	r2, [r3, #4]
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	689b      	ldr	r3, [r3, #8]
 8006ca8:	019b      	lsls	r3, r3, #6
 8006caa:	431a      	orrs	r2, r3
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	68db      	ldr	r3, [r3, #12]
 8006cb0:	071b      	lsls	r3, r3, #28
 8006cb2:	495a      	ldr	r1, [pc, #360]	@ (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006cba:	4b57      	ldr	r3, [pc, #348]	@ (8006e18 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006cc0:	f7fc f842 	bl	8002d48 <HAL_GetTick>
 8006cc4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006cc6:	e008      	b.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006cc8:	f7fc f83e 	bl	8002d48 <HAL_GetTick>
 8006ccc:	4602      	mov	r2, r0
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	1ad3      	subs	r3, r2, r3
 8006cd2:	2b02      	cmp	r3, #2
 8006cd4:	d901      	bls.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006cd6:	2303      	movs	r3, #3
 8006cd8:	e09a      	b.n	8006e10 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006cda:	4b50      	ldr	r3, [pc, #320]	@ (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d0f0      	beq.n	8006cc8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f003 0302 	and.w	r3, r3, #2
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	f000 8083 	beq.w	8006dfa <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	60fb      	str	r3, [r7, #12]
 8006cf8:	4b48      	ldr	r3, [pc, #288]	@ (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006cfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cfc:	4a47      	ldr	r2, [pc, #284]	@ (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006cfe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d02:	6413      	str	r3, [r2, #64]	@ 0x40
 8006d04:	4b45      	ldr	r3, [pc, #276]	@ (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d0c:	60fb      	str	r3, [r7, #12]
 8006d0e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006d10:	4b43      	ldr	r3, [pc, #268]	@ (8006e20 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a42      	ldr	r2, [pc, #264]	@ (8006e20 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006d16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d1a:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006d1c:	f7fc f814 	bl	8002d48 <HAL_GetTick>
 8006d20:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006d22:	e008      	b.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d24:	f7fc f810 	bl	8002d48 <HAL_GetTick>
 8006d28:	4602      	mov	r2, r0
 8006d2a:	697b      	ldr	r3, [r7, #20]
 8006d2c:	1ad3      	subs	r3, r2, r3
 8006d2e:	2b02      	cmp	r3, #2
 8006d30:	d901      	bls.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8006d32:	2303      	movs	r3, #3
 8006d34:	e06c      	b.n	8006e10 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006d36:	4b3a      	ldr	r3, [pc, #232]	@ (8006e20 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d0f0      	beq.n	8006d24 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006d42:	4b36      	ldr	r3, [pc, #216]	@ (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d4a:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006d4c:	693b      	ldr	r3, [r7, #16]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d02f      	beq.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	691b      	ldr	r3, [r3, #16]
 8006d56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d5a:	693a      	ldr	r2, [r7, #16]
 8006d5c:	429a      	cmp	r2, r3
 8006d5e:	d028      	beq.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006d60:	4b2e      	ldr	r3, [pc, #184]	@ (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d68:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006d6a:	4b2e      	ldr	r3, [pc, #184]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006d6c:	2201      	movs	r2, #1
 8006d6e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006d70:	4b2c      	ldr	r3, [pc, #176]	@ (8006e24 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006d72:	2200      	movs	r2, #0
 8006d74:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006d76:	4a29      	ldr	r2, [pc, #164]	@ (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d78:	693b      	ldr	r3, [r7, #16]
 8006d7a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006d7c:	4b27      	ldr	r3, [pc, #156]	@ (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d80:	f003 0301 	and.w	r3, r3, #1
 8006d84:	2b01      	cmp	r3, #1
 8006d86:	d114      	bne.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006d88:	f7fb ffde 	bl	8002d48 <HAL_GetTick>
 8006d8c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d8e:	e00a      	b.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d90:	f7fb ffda 	bl	8002d48 <HAL_GetTick>
 8006d94:	4602      	mov	r2, r0
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	1ad3      	subs	r3, r2, r3
 8006d9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d901      	bls.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8006da2:	2303      	movs	r3, #3
 8006da4:	e034      	b.n	8006e10 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006da6:	4b1d      	ldr	r3, [pc, #116]	@ (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006da8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006daa:	f003 0302 	and.w	r3, r3, #2
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d0ee      	beq.n	8006d90 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	691b      	ldr	r3, [r3, #16]
 8006db6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006dba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006dbe:	d10d      	bne.n	8006ddc <HAL_RCCEx_PeriphCLKConfig+0x190>
 8006dc0:	4b16      	ldr	r3, [pc, #88]	@ (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006dc2:	689b      	ldr	r3, [r3, #8]
 8006dc4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	691b      	ldr	r3, [r3, #16]
 8006dcc:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006dd0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006dd4:	4911      	ldr	r1, [pc, #68]	@ (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	608b      	str	r3, [r1, #8]
 8006dda:	e005      	b.n	8006de8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8006ddc:	4b0f      	ldr	r3, [pc, #60]	@ (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006dde:	689b      	ldr	r3, [r3, #8]
 8006de0:	4a0e      	ldr	r2, [pc, #56]	@ (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006de2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006de6:	6093      	str	r3, [r2, #8]
 8006de8:	4b0c      	ldr	r3, [pc, #48]	@ (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006dea:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	691b      	ldr	r3, [r3, #16]
 8006df0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006df4:	4909      	ldr	r1, [pc, #36]	@ (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006df6:	4313      	orrs	r3, r2
 8006df8:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f003 0308 	and.w	r3, r3, #8
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d003      	beq.n	8006e0e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	7d1a      	ldrb	r2, [r3, #20]
 8006e0a:	4b07      	ldr	r3, [pc, #28]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8006e0c:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006e0e:	2300      	movs	r3, #0
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	3718      	adds	r7, #24
 8006e14:	46bd      	mov	sp, r7
 8006e16:	bd80      	pop	{r7, pc}
 8006e18:	42470068 	.word	0x42470068
 8006e1c:	40023800 	.word	0x40023800
 8006e20:	40007000 	.word	0x40007000
 8006e24:	42470e40 	.word	0x42470e40
 8006e28:	424711e0 	.word	0x424711e0

08006e2c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b084      	sub	sp, #16
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d101      	bne.n	8006e3e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	e073      	b.n	8006f26 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	7f5b      	ldrb	r3, [r3, #29]
 8006e42:	b2db      	uxtb	r3, r3
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d105      	bne.n	8006e54 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006e4e:	6878      	ldr	r0, [r7, #4]
 8006e50:	f7fb f924 	bl	800209c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2202      	movs	r2, #2
 8006e58:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	68db      	ldr	r3, [r3, #12]
 8006e60:	f003 0310 	and.w	r3, r3, #16
 8006e64:	2b10      	cmp	r3, #16
 8006e66:	d055      	beq.n	8006f14 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	22ca      	movs	r2, #202	@ 0xca
 8006e6e:	625a      	str	r2, [r3, #36]	@ 0x24
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	2253      	movs	r2, #83	@ 0x53
 8006e76:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8006e78:	6878      	ldr	r0, [r7, #4]
 8006e7a:	f000 fbd3 	bl	8007624 <RTC_EnterInitMode>
 8006e7e:	4603      	mov	r3, r0
 8006e80:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8006e82:	7bfb      	ldrb	r3, [r7, #15]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d12c      	bne.n	8006ee2 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	689b      	ldr	r3, [r3, #8]
 8006e8e:	687a      	ldr	r2, [r7, #4]
 8006e90:	6812      	ldr	r2, [r2, #0]
 8006e92:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8006e96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e9a:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	6899      	ldr	r1, [r3, #8]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	685a      	ldr	r2, [r3, #4]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	691b      	ldr	r3, [r3, #16]
 8006eaa:	431a      	orrs	r2, r3
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	695b      	ldr	r3, [r3, #20]
 8006eb0:	431a      	orrs	r2, r3
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	430a      	orrs	r2, r1
 8006eb8:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	687a      	ldr	r2, [r7, #4]
 8006ec0:	68d2      	ldr	r2, [r2, #12]
 8006ec2:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	6919      	ldr	r1, [r3, #16]
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	689b      	ldr	r3, [r3, #8]
 8006ece:	041a      	lsls	r2, r3, #16
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	430a      	orrs	r2, r1
 8006ed6:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006ed8:	6878      	ldr	r0, [r7, #4]
 8006eda:	f000 fbda 	bl	8007692 <RTC_ExitInitMode>
 8006ede:	4603      	mov	r3, r0
 8006ee0:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8006ee2:	7bfb      	ldrb	r3, [r7, #15]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d110      	bne.n	8006f0a <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006ef6:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	699a      	ldr	r2, [r3, #24]
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	430a      	orrs	r2, r1
 8006f08:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	22ff      	movs	r2, #255	@ 0xff
 8006f10:	625a      	str	r2, [r3, #36]	@ 0x24
 8006f12:	e001      	b.n	8006f18 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8006f14:	2300      	movs	r3, #0
 8006f16:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8006f18:	7bfb      	ldrb	r3, [r7, #15]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d102      	bne.n	8006f24 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2201      	movs	r2, #1
 8006f22:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8006f24:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f26:	4618      	mov	r0, r3
 8006f28:	3710      	adds	r7, #16
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	bd80      	pop	{r7, pc}

08006f2e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006f2e:	b590      	push	{r4, r7, lr}
 8006f30:	b087      	sub	sp, #28
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	60f8      	str	r0, [r7, #12]
 8006f36:	60b9      	str	r1, [r7, #8]
 8006f38:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	7f1b      	ldrb	r3, [r3, #28]
 8006f42:	2b01      	cmp	r3, #1
 8006f44:	d101      	bne.n	8006f4a <HAL_RTC_SetTime+0x1c>
 8006f46:	2302      	movs	r3, #2
 8006f48:	e087      	b.n	800705a <HAL_RTC_SetTime+0x12c>
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2201      	movs	r2, #1
 8006f4e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2202      	movs	r2, #2
 8006f54:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d126      	bne.n	8006faa <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	689b      	ldr	r3, [r3, #8]
 8006f62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d102      	bne.n	8006f70 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	781b      	ldrb	r3, [r3, #0]
 8006f74:	4618      	mov	r0, r3
 8006f76:	f000 fbb1 	bl	80076dc <RTC_ByteToBcd2>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006f7e:	68bb      	ldr	r3, [r7, #8]
 8006f80:	785b      	ldrb	r3, [r3, #1]
 8006f82:	4618      	mov	r0, r3
 8006f84:	f000 fbaa 	bl	80076dc <RTC_ByteToBcd2>
 8006f88:	4603      	mov	r3, r0
 8006f8a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006f8c:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	789b      	ldrb	r3, [r3, #2]
 8006f92:	4618      	mov	r0, r3
 8006f94:	f000 fba2 	bl	80076dc <RTC_ByteToBcd2>
 8006f98:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006f9a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	78db      	ldrb	r3, [r3, #3]
 8006fa2:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006fa4:	4313      	orrs	r3, r2
 8006fa6:	617b      	str	r3, [r7, #20]
 8006fa8:	e018      	b.n	8006fdc <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	689b      	ldr	r3, [r3, #8]
 8006fb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d102      	bne.n	8006fbe <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	781b      	ldrb	r3, [r3, #0]
 8006fc2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	785b      	ldrb	r3, [r3, #1]
 8006fc8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006fca:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8006fcc:	68ba      	ldr	r2, [r7, #8]
 8006fce:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006fd0:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	78db      	ldrb	r3, [r3, #3]
 8006fd6:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006fd8:	4313      	orrs	r3, r2
 8006fda:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	22ca      	movs	r2, #202	@ 0xca
 8006fe2:	625a      	str	r2, [r3, #36]	@ 0x24
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	2253      	movs	r2, #83	@ 0x53
 8006fea:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006fec:	68f8      	ldr	r0, [r7, #12]
 8006fee:	f000 fb19 	bl	8007624 <RTC_EnterInitMode>
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006ff6:	7cfb      	ldrb	r3, [r7, #19]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d120      	bne.n	800703e <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681a      	ldr	r2, [r3, #0]
 8007000:	697b      	ldr	r3, [r7, #20]
 8007002:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8007006:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800700a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	689a      	ldr	r2, [r3, #8]
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800701a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	6899      	ldr	r1, [r3, #8]
 8007022:	68bb      	ldr	r3, [r7, #8]
 8007024:	68da      	ldr	r2, [r3, #12]
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	691b      	ldr	r3, [r3, #16]
 800702a:	431a      	orrs	r2, r3
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	430a      	orrs	r2, r1
 8007032:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007034:	68f8      	ldr	r0, [r7, #12]
 8007036:	f000 fb2c 	bl	8007692 <RTC_ExitInitMode>
 800703a:	4603      	mov	r3, r0
 800703c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800703e:	7cfb      	ldrb	r3, [r7, #19]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d102      	bne.n	800704a <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	2201      	movs	r2, #1
 8007048:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	22ff      	movs	r2, #255	@ 0xff
 8007050:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	2200      	movs	r2, #0
 8007056:	771a      	strb	r2, [r3, #28]

  return status;
 8007058:	7cfb      	ldrb	r3, [r7, #19]
}
 800705a:	4618      	mov	r0, r3
 800705c:	371c      	adds	r7, #28
 800705e:	46bd      	mov	sp, r7
 8007060:	bd90      	pop	{r4, r7, pc}

08007062 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007062:	b580      	push	{r7, lr}
 8007064:	b086      	sub	sp, #24
 8007066:	af00      	add	r7, sp, #0
 8007068:	60f8      	str	r0, [r7, #12]
 800706a:	60b9      	str	r1, [r7, #8]
 800706c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800706e:	2300      	movs	r3, #0
 8007070:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	691b      	ldr	r3, [r3, #16]
 8007082:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8007094:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8007098:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800709a:	697b      	ldr	r3, [r7, #20]
 800709c:	0c1b      	lsrs	r3, r3, #16
 800709e:	b2db      	uxtb	r3, r3
 80070a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80070a4:	b2da      	uxtb	r2, r3
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	0a1b      	lsrs	r3, r3, #8
 80070ae:	b2db      	uxtb	r3, r3
 80070b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070b4:	b2da      	uxtb	r2, r3
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	b2db      	uxtb	r3, r3
 80070be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070c2:	b2da      	uxtb	r2, r3
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80070c8:	697b      	ldr	r3, [r7, #20]
 80070ca:	0d9b      	lsrs	r3, r3, #22
 80070cc:	b2db      	uxtb	r3, r3
 80070ce:	f003 0301 	and.w	r3, r3, #1
 80070d2:	b2da      	uxtb	r2, r3
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d11a      	bne.n	8007114 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	781b      	ldrb	r3, [r3, #0]
 80070e2:	4618      	mov	r0, r3
 80070e4:	f000 fb18 	bl	8007718 <RTC_Bcd2ToByte>
 80070e8:	4603      	mov	r3, r0
 80070ea:	461a      	mov	r2, r3
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	785b      	ldrb	r3, [r3, #1]
 80070f4:	4618      	mov	r0, r3
 80070f6:	f000 fb0f 	bl	8007718 <RTC_Bcd2ToByte>
 80070fa:	4603      	mov	r3, r0
 80070fc:	461a      	mov	r2, r3
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8007102:	68bb      	ldr	r3, [r7, #8]
 8007104:	789b      	ldrb	r3, [r3, #2]
 8007106:	4618      	mov	r0, r3
 8007108:	f000 fb06 	bl	8007718 <RTC_Bcd2ToByte>
 800710c:	4603      	mov	r3, r0
 800710e:	461a      	mov	r2, r3
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8007114:	2300      	movs	r3, #0
}
 8007116:	4618      	mov	r0, r3
 8007118:	3718      	adds	r7, #24
 800711a:	46bd      	mov	sp, r7
 800711c:	bd80      	pop	{r7, pc}

0800711e <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800711e:	b590      	push	{r4, r7, lr}
 8007120:	b087      	sub	sp, #28
 8007122:	af00      	add	r7, sp, #0
 8007124:	60f8      	str	r0, [r7, #12]
 8007126:	60b9      	str	r1, [r7, #8]
 8007128:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800712a:	2300      	movs	r3, #0
 800712c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	7f1b      	ldrb	r3, [r3, #28]
 8007132:	2b01      	cmp	r3, #1
 8007134:	d101      	bne.n	800713a <HAL_RTC_SetDate+0x1c>
 8007136:	2302      	movs	r3, #2
 8007138:	e071      	b.n	800721e <HAL_RTC_SetDate+0x100>
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	2201      	movs	r2, #1
 800713e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	2202      	movs	r2, #2
 8007144:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d10e      	bne.n	800716a <HAL_RTC_SetDate+0x4c>
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	785b      	ldrb	r3, [r3, #1]
 8007150:	f003 0310 	and.w	r3, r3, #16
 8007154:	2b00      	cmp	r3, #0
 8007156:	d008      	beq.n	800716a <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	785b      	ldrb	r3, [r3, #1]
 800715c:	f023 0310 	bic.w	r3, r3, #16
 8007160:	b2db      	uxtb	r3, r3
 8007162:	330a      	adds	r3, #10
 8007164:	b2da      	uxtb	r2, r3
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d11c      	bne.n	80071aa <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	78db      	ldrb	r3, [r3, #3]
 8007174:	4618      	mov	r0, r3
 8007176:	f000 fab1 	bl	80076dc <RTC_ByteToBcd2>
 800717a:	4603      	mov	r3, r0
 800717c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	785b      	ldrb	r3, [r3, #1]
 8007182:	4618      	mov	r0, r3
 8007184:	f000 faaa 	bl	80076dc <RTC_ByteToBcd2>
 8007188:	4603      	mov	r3, r0
 800718a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800718c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	789b      	ldrb	r3, [r3, #2]
 8007192:	4618      	mov	r0, r3
 8007194:	f000 faa2 	bl	80076dc <RTC_ByteToBcd2>
 8007198:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800719a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	781b      	ldrb	r3, [r3, #0]
 80071a2:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80071a4:	4313      	orrs	r3, r2
 80071a6:	617b      	str	r3, [r7, #20]
 80071a8:	e00e      	b.n	80071c8 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	78db      	ldrb	r3, [r3, #3]
 80071ae:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80071b0:	68bb      	ldr	r3, [r7, #8]
 80071b2:	785b      	ldrb	r3, [r3, #1]
 80071b4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80071b6:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80071b8:	68ba      	ldr	r2, [r7, #8]
 80071ba:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80071bc:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	781b      	ldrb	r3, [r3, #0]
 80071c2:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80071c4:	4313      	orrs	r3, r2
 80071c6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	22ca      	movs	r2, #202	@ 0xca
 80071ce:	625a      	str	r2, [r3, #36]	@ 0x24
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	2253      	movs	r2, #83	@ 0x53
 80071d6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80071d8:	68f8      	ldr	r0, [r7, #12]
 80071da:	f000 fa23 	bl	8007624 <RTC_EnterInitMode>
 80071de:	4603      	mov	r3, r0
 80071e0:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80071e2:	7cfb      	ldrb	r3, [r7, #19]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d10c      	bne.n	8007202 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	681a      	ldr	r2, [r3, #0]
 80071ec:	697b      	ldr	r3, [r7, #20]
 80071ee:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80071f2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80071f6:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80071f8:	68f8      	ldr	r0, [r7, #12]
 80071fa:	f000 fa4a 	bl	8007692 <RTC_ExitInitMode>
 80071fe:	4603      	mov	r3, r0
 8007200:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8007202:	7cfb      	ldrb	r3, [r7, #19]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d102      	bne.n	800720e <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2201      	movs	r2, #1
 800720c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	22ff      	movs	r2, #255	@ 0xff
 8007214:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	2200      	movs	r2, #0
 800721a:	771a      	strb	r2, [r3, #28]

  return status;
 800721c:	7cfb      	ldrb	r3, [r7, #19]
}
 800721e:	4618      	mov	r0, r3
 8007220:	371c      	adds	r7, #28
 8007222:	46bd      	mov	sp, r7
 8007224:	bd90      	pop	{r4, r7, pc}

08007226 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007226:	b580      	push	{r7, lr}
 8007228:	b086      	sub	sp, #24
 800722a:	af00      	add	r7, sp, #0
 800722c:	60f8      	str	r0, [r7, #12]
 800722e:	60b9      	str	r1, [r7, #8]
 8007230:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007232:	2300      	movs	r3, #0
 8007234:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	685b      	ldr	r3, [r3, #4]
 800723c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007240:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007244:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8007246:	697b      	ldr	r3, [r7, #20]
 8007248:	0c1b      	lsrs	r3, r3, #16
 800724a:	b2da      	uxtb	r2, r3
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	0a1b      	lsrs	r3, r3, #8
 8007254:	b2db      	uxtb	r3, r3
 8007256:	f003 031f 	and.w	r3, r3, #31
 800725a:	b2da      	uxtb	r2, r3
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	b2db      	uxtb	r3, r3
 8007264:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007268:	b2da      	uxtb	r2, r3
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800726e:	697b      	ldr	r3, [r7, #20]
 8007270:	0b5b      	lsrs	r3, r3, #13
 8007272:	b2db      	uxtb	r3, r3
 8007274:	f003 0307 	and.w	r3, r3, #7
 8007278:	b2da      	uxtb	r2, r3
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d11a      	bne.n	80072ba <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	78db      	ldrb	r3, [r3, #3]
 8007288:	4618      	mov	r0, r3
 800728a:	f000 fa45 	bl	8007718 <RTC_Bcd2ToByte>
 800728e:	4603      	mov	r3, r0
 8007290:	461a      	mov	r2, r3
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	785b      	ldrb	r3, [r3, #1]
 800729a:	4618      	mov	r0, r3
 800729c:	f000 fa3c 	bl	8007718 <RTC_Bcd2ToByte>
 80072a0:	4603      	mov	r3, r0
 80072a2:	461a      	mov	r2, r3
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	789b      	ldrb	r3, [r3, #2]
 80072ac:	4618      	mov	r0, r3
 80072ae:	f000 fa33 	bl	8007718 <RTC_Bcd2ToByte>
 80072b2:	4603      	mov	r3, r0
 80072b4:	461a      	mov	r2, r3
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80072ba:	2300      	movs	r3, #0
}
 80072bc:	4618      	mov	r0, r3
 80072be:	3718      	adds	r7, #24
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bd80      	pop	{r7, pc}

080072c4 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80072c4:	b590      	push	{r4, r7, lr}
 80072c6:	b089      	sub	sp, #36	@ 0x24
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	60f8      	str	r0, [r7, #12]
 80072cc:	60b9      	str	r1, [r7, #8]
 80072ce:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80072d0:	4b9b      	ldr	r3, [pc, #620]	@ (8007540 <HAL_RTC_SetAlarm_IT+0x27c>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4a9b      	ldr	r2, [pc, #620]	@ (8007544 <HAL_RTC_SetAlarm_IT+0x280>)
 80072d6:	fba2 2303 	umull	r2, r3, r2, r3
 80072da:	0adb      	lsrs	r3, r3, #11
 80072dc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80072e0:	fb02 f303 	mul.w	r3, r2, r3
 80072e4:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 80072e6:	2300      	movs	r3, #0
 80072e8:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 80072ea:	2300      	movs	r3, #0
 80072ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	7f1b      	ldrb	r3, [r3, #28]
 80072f2:	2b01      	cmp	r3, #1
 80072f4:	d101      	bne.n	80072fa <HAL_RTC_SetAlarm_IT+0x36>
 80072f6:	2302      	movs	r3, #2
 80072f8:	e11e      	b.n	8007538 <HAL_RTC_SetAlarm_IT+0x274>
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	2201      	movs	r2, #1
 80072fe:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2202      	movs	r2, #2
 8007304:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d137      	bne.n	800737c <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	689b      	ldr	r3, [r3, #8]
 8007312:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007316:	2b00      	cmp	r3, #0
 8007318:	d102      	bne.n	8007320 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	2200      	movs	r2, #0
 800731e:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	781b      	ldrb	r3, [r3, #0]
 8007324:	4618      	mov	r0, r3
 8007326:	f000 f9d9 	bl	80076dc <RTC_ByteToBcd2>
 800732a:	4603      	mov	r3, r0
 800732c:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	785b      	ldrb	r3, [r3, #1]
 8007332:	4618      	mov	r0, r3
 8007334:	f000 f9d2 	bl	80076dc <RTC_ByteToBcd2>
 8007338:	4603      	mov	r3, r0
 800733a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800733c:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	789b      	ldrb	r3, [r3, #2]
 8007342:	4618      	mov	r0, r3
 8007344:	f000 f9ca 	bl	80076dc <RTC_ByteToBcd2>
 8007348:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800734a:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	78db      	ldrb	r3, [r3, #3]
 8007352:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8007354:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800735e:	4618      	mov	r0, r3
 8007360:	f000 f9bc 	bl	80076dc <RTC_ByteToBcd2>
 8007364:	4603      	mov	r3, r0
 8007366:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8007368:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8007370:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8007376:	4313      	orrs	r3, r2
 8007378:	61fb      	str	r3, [r7, #28]
 800737a:	e023      	b.n	80073c4 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	689b      	ldr	r3, [r3, #8]
 8007382:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007386:	2b00      	cmp	r3, #0
 8007388:	d102      	bne.n	8007390 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800738a:	68bb      	ldr	r3, [r7, #8]
 800738c:	2200      	movs	r2, #0
 800738e:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8007390:	68bb      	ldr	r3, [r7, #8]
 8007392:	781b      	ldrb	r3, [r3, #0]
 8007394:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	785b      	ldrb	r3, [r3, #1]
 800739a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800739c:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800739e:	68ba      	ldr	r2, [r7, #8]
 80073a0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80073a2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	78db      	ldrb	r3, [r3, #3]
 80073a8:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80073aa:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80073b2:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 80073b4:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80073ba:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80073c0:	4313      	orrs	r3, r2
 80073c2:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80073cc:	4313      	orrs	r3, r2
 80073ce:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	22ca      	movs	r2, #202	@ 0xca
 80073d6:	625a      	str	r2, [r3, #36]	@ 0x24
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	2253      	movs	r2, #83	@ 0x53
 80073de:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073e8:	d142      	bne.n	8007470 <HAL_RTC_SetAlarm_IT+0x1ac>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	689a      	ldr	r2, [r3, #8]
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80073f8:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	68db      	ldr	r3, [r3, #12]
 8007400:	b2da      	uxtb	r2, r3
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 800740a:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	3b01      	subs	r3, #1
 8007410:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8007412:	697b      	ldr	r3, [r7, #20]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d10b      	bne.n	8007430 <HAL_RTC_SetAlarm_IT+0x16c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	22ff      	movs	r2, #255	@ 0xff
 800741e:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2203      	movs	r2, #3
 8007424:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2200      	movs	r2, #0
 800742a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800742c:	2303      	movs	r3, #3
 800742e:	e083      	b.n	8007538 <HAL_RTC_SetAlarm_IT+0x274>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	68db      	ldr	r3, [r3, #12]
 8007436:	f003 0301 	and.w	r3, r3, #1
 800743a:	2b00      	cmp	r3, #0
 800743c:	d0e6      	beq.n	800740c <HAL_RTC_SetAlarm_IT+0x148>

  /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	69fa      	ldr	r2, [r7, #28]
 8007444:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	69ba      	ldr	r2, [r7, #24]
 800744c:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	689a      	ldr	r2, [r3, #8]
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800745c:	609a      	str	r2, [r3, #8]
    /* Enable Alarm A interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	689a      	ldr	r2, [r3, #8]
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800746c:	609a      	str	r2, [r3, #8]
 800746e:	e04c      	b.n	800750a <HAL_RTC_SetAlarm_IT+0x246>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	689a      	ldr	r2, [r3, #8]
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800747e:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	68db      	ldr	r3, [r3, #12]
 8007486:	b2da      	uxtb	r2, r3
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8007490:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8007492:	4b2b      	ldr	r3, [pc, #172]	@ (8007540 <HAL_RTC_SetAlarm_IT+0x27c>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4a2b      	ldr	r2, [pc, #172]	@ (8007544 <HAL_RTC_SetAlarm_IT+0x280>)
 8007498:	fba2 2303 	umull	r2, r3, r2, r3
 800749c:	0adb      	lsrs	r3, r3, #11
 800749e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80074a2:	fb02 f303 	mul.w	r3, r2, r3
 80074a6:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 80074a8:	697b      	ldr	r3, [r7, #20]
 80074aa:	3b01      	subs	r3, #1
 80074ac:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80074ae:	697b      	ldr	r3, [r7, #20]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d10b      	bne.n	80074cc <HAL_RTC_SetAlarm_IT+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	22ff      	movs	r2, #255	@ 0xff
 80074ba:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	2203      	movs	r2, #3
 80074c0:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	2200      	movs	r2, #0
 80074c6:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80074c8:	2303      	movs	r3, #3
 80074ca:	e035      	b.n	8007538 <HAL_RTC_SetAlarm_IT+0x274>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	68db      	ldr	r3, [r3, #12]
 80074d2:	f003 0302 	and.w	r3, r3, #2
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d0e6      	beq.n	80074a8 <HAL_RTC_SetAlarm_IT+0x1e4>

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	69fa      	ldr	r2, [r7, #28]
 80074e0:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	69ba      	ldr	r2, [r7, #24]
 80074e8:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	689a      	ldr	r2, [r3, #8]
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80074f8:	609a      	str	r2, [r3, #8]
    /* Enable Alarm B interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	689a      	ldr	r2, [r3, #8]
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007508:	609a      	str	r2, [r3, #8]
  }

  /* Enable and configure the EXTI line associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800750a:	4b0f      	ldr	r3, [pc, #60]	@ (8007548 <HAL_RTC_SetAlarm_IT+0x284>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4a0e      	ldr	r2, [pc, #56]	@ (8007548 <HAL_RTC_SetAlarm_IT+0x284>)
 8007510:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007514:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8007516:	4b0c      	ldr	r3, [pc, #48]	@ (8007548 <HAL_RTC_SetAlarm_IT+0x284>)
 8007518:	689b      	ldr	r3, [r3, #8]
 800751a:	4a0b      	ldr	r2, [pc, #44]	@ (8007548 <HAL_RTC_SetAlarm_IT+0x284>)
 800751c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007520:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	22ff      	movs	r2, #255	@ 0xff
 8007528:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	2201      	movs	r2, #1
 800752e:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	2200      	movs	r2, #0
 8007534:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8007536:	2300      	movs	r3, #0
}
 8007538:	4618      	mov	r0, r3
 800753a:	3724      	adds	r7, #36	@ 0x24
 800753c:	46bd      	mov	sp, r7
 800753e:	bd90      	pop	{r4, r7, pc}
 8007540:	2000000c 	.word	0x2000000c
 8007544:	10624dd3 	.word	0x10624dd3
 8007548:	40013c00 	.word	0x40013c00

0800754c <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b082      	sub	sp, #8
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8007554:	4b1f      	ldr	r3, [pc, #124]	@ (80075d4 <HAL_RTC_AlarmIRQHandler+0x88>)
 8007556:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800755a:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	689b      	ldr	r3, [r3, #8]
 8007562:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007566:	2b00      	cmp	r3, #0
 8007568:	d012      	beq.n	8007590 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	68db      	ldr	r3, [r3, #12]
 8007570:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007574:	2b00      	cmp	r3, #0
 8007576:	d00b      	beq.n	8007590 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	68db      	ldr	r3, [r3, #12]
 800757e:	b2da      	uxtb	r2, r3
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8007588:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f7fa ffec 	bl	8002568 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	689b      	ldr	r3, [r3, #8]
 8007596:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800759a:	2b00      	cmp	r3, #0
 800759c:	d012      	beq.n	80075c4 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	68db      	ldr	r3, [r3, #12]
 80075a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d00b      	beq.n	80075c4 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	68db      	ldr	r3, [r3, #12]
 80075b2:	b2da      	uxtb	r2, r3
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f462 7220 	orn	r2, r2, #640	@ 0x280
 80075bc:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	f000 f8c8 	bl	8007754 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2201      	movs	r2, #1
 80075c8:	775a      	strb	r2, [r3, #29]
}
 80075ca:	bf00      	nop
 80075cc:	3708      	adds	r7, #8
 80075ce:	46bd      	mov	sp, r7
 80075d0:	bd80      	pop	{r7, pc}
 80075d2:	bf00      	nop
 80075d4:	40013c00 	.word	0x40013c00

080075d8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b084      	sub	sp, #16
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80075e0:	2300      	movs	r3, #0
 80075e2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a0d      	ldr	r2, [pc, #52]	@ (8007620 <HAL_RTC_WaitForSynchro+0x48>)
 80075ea:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80075ec:	f7fb fbac 	bl	8002d48 <HAL_GetTick>
 80075f0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80075f2:	e009      	b.n	8007608 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80075f4:	f7fb fba8 	bl	8002d48 <HAL_GetTick>
 80075f8:	4602      	mov	r2, r0
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	1ad3      	subs	r3, r2, r3
 80075fe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007602:	d901      	bls.n	8007608 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8007604:	2303      	movs	r3, #3
 8007606:	e007      	b.n	8007618 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	68db      	ldr	r3, [r3, #12]
 800760e:	f003 0320 	and.w	r3, r3, #32
 8007612:	2b00      	cmp	r3, #0
 8007614:	d0ee      	beq.n	80075f4 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8007616:	2300      	movs	r3, #0
}
 8007618:	4618      	mov	r0, r3
 800761a:	3710      	adds	r7, #16
 800761c:	46bd      	mov	sp, r7
 800761e:	bd80      	pop	{r7, pc}
 8007620:	00013f5f 	.word	0x00013f5f

08007624 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007624:	b580      	push	{r7, lr}
 8007626:	b084      	sub	sp, #16
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800762c:	2300      	movs	r3, #0
 800762e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007630:	2300      	movs	r3, #0
 8007632:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	68db      	ldr	r3, [r3, #12]
 800763a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800763e:	2b00      	cmp	r3, #0
 8007640:	d122      	bne.n	8007688 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	68da      	ldr	r2, [r3, #12]
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007650:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007652:	f7fb fb79 	bl	8002d48 <HAL_GetTick>
 8007656:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007658:	e00c      	b.n	8007674 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800765a:	f7fb fb75 	bl	8002d48 <HAL_GetTick>
 800765e:	4602      	mov	r2, r0
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	1ad3      	subs	r3, r2, r3
 8007664:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007668:	d904      	bls.n	8007674 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2204      	movs	r2, #4
 800766e:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8007670:	2301      	movs	r3, #1
 8007672:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	68db      	ldr	r3, [r3, #12]
 800767a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800767e:	2b00      	cmp	r3, #0
 8007680:	d102      	bne.n	8007688 <RTC_EnterInitMode+0x64>
 8007682:	7bfb      	ldrb	r3, [r7, #15]
 8007684:	2b01      	cmp	r3, #1
 8007686:	d1e8      	bne.n	800765a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8007688:	7bfb      	ldrb	r3, [r7, #15]
}
 800768a:	4618      	mov	r0, r3
 800768c:	3710      	adds	r7, #16
 800768e:	46bd      	mov	sp, r7
 8007690:	bd80      	pop	{r7, pc}

08007692 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007692:	b580      	push	{r7, lr}
 8007694:	b084      	sub	sp, #16
 8007696:	af00      	add	r7, sp, #0
 8007698:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800769a:	2300      	movs	r3, #0
 800769c:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	68da      	ldr	r2, [r3, #12]
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80076ac:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	689b      	ldr	r3, [r3, #8]
 80076b4:	f003 0320 	and.w	r3, r3, #32
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d10a      	bne.n	80076d2 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80076bc:	6878      	ldr	r0, [r7, #4]
 80076be:	f7ff ff8b 	bl	80075d8 <HAL_RTC_WaitForSynchro>
 80076c2:	4603      	mov	r3, r0
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d004      	beq.n	80076d2 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2204      	movs	r2, #4
 80076cc:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80076ce:	2301      	movs	r3, #1
 80076d0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80076d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80076d4:	4618      	mov	r0, r3
 80076d6:	3710      	adds	r7, #16
 80076d8:	46bd      	mov	sp, r7
 80076da:	bd80      	pop	{r7, pc}

080076dc <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80076dc:	b480      	push	{r7}
 80076de:	b085      	sub	sp, #20
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	4603      	mov	r3, r0
 80076e4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80076e6:	2300      	movs	r3, #0
 80076e8:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80076ea:	e005      	b.n	80076f8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	3301      	adds	r3, #1
 80076f0:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80076f2:	79fb      	ldrb	r3, [r7, #7]
 80076f4:	3b0a      	subs	r3, #10
 80076f6:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80076f8:	79fb      	ldrb	r3, [r7, #7]
 80076fa:	2b09      	cmp	r3, #9
 80076fc:	d8f6      	bhi.n	80076ec <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	b2db      	uxtb	r3, r3
 8007702:	011b      	lsls	r3, r3, #4
 8007704:	b2da      	uxtb	r2, r3
 8007706:	79fb      	ldrb	r3, [r7, #7]
 8007708:	4313      	orrs	r3, r2
 800770a:	b2db      	uxtb	r3, r3
}
 800770c:	4618      	mov	r0, r3
 800770e:	3714      	adds	r7, #20
 8007710:	46bd      	mov	sp, r7
 8007712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007716:	4770      	bx	lr

08007718 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8007718:	b480      	push	{r7}
 800771a:	b085      	sub	sp, #20
 800771c:	af00      	add	r7, sp, #0
 800771e:	4603      	mov	r3, r0
 8007720:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8007722:	2300      	movs	r3, #0
 8007724:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8007726:	79fb      	ldrb	r3, [r7, #7]
 8007728:	091b      	lsrs	r3, r3, #4
 800772a:	b2db      	uxtb	r3, r3
 800772c:	461a      	mov	r2, r3
 800772e:	4613      	mov	r3, r2
 8007730:	009b      	lsls	r3, r3, #2
 8007732:	4413      	add	r3, r2
 8007734:	005b      	lsls	r3, r3, #1
 8007736:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	b2da      	uxtb	r2, r3
 800773c:	79fb      	ldrb	r3, [r7, #7]
 800773e:	f003 030f 	and.w	r3, r3, #15
 8007742:	b2db      	uxtb	r3, r3
 8007744:	4413      	add	r3, r2
 8007746:	b2db      	uxtb	r3, r3
}
 8007748:	4618      	mov	r0, r3
 800774a:	3714      	adds	r7, #20
 800774c:	46bd      	mov	sp, r7
 800774e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007752:	4770      	bx	lr

08007754 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007754:	b480      	push	{r7}
 8007756:	b083      	sub	sp, #12
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800775c:	bf00      	nop
 800775e:	370c      	adds	r7, #12
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr

08007768 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b082      	sub	sp, #8
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d101      	bne.n	800777a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8007776:	2301      	movs	r3, #1
 8007778:	e041      	b.n	80077fe <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007780:	b2db      	uxtb	r3, r3
 8007782:	2b00      	cmp	r3, #0
 8007784:	d106      	bne.n	8007794 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2200      	movs	r2, #0
 800778a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f7fb f9d0 	bl	8002b34 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2202      	movs	r2, #2
 8007798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681a      	ldr	r2, [r3, #0]
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	3304      	adds	r3, #4
 80077a4:	4619      	mov	r1, r3
 80077a6:	4610      	mov	r0, r2
 80077a8:	f000 fe96 	bl	80084d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2201      	movs	r2, #1
 80077b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2201      	movs	r2, #1
 80077b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2201      	movs	r2, #1
 80077c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2201      	movs	r2, #1
 80077c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2201      	movs	r2, #1
 80077d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2201      	movs	r2, #1
 80077d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2201      	movs	r2, #1
 80077e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2201      	movs	r2, #1
 80077e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2201      	movs	r2, #1
 80077f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2201      	movs	r2, #1
 80077f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80077fc:	2300      	movs	r3, #0
}
 80077fe:	4618      	mov	r0, r3
 8007800:	3708      	adds	r7, #8
 8007802:	46bd      	mov	sp, r7
 8007804:	bd80      	pop	{r7, pc}
	...

08007808 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b084      	sub	sp, #16
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
 8007810:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007812:	2300      	movs	r3, #0
 8007814:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d109      	bne.n	8007830 <HAL_TIM_OC_Start_IT+0x28>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007822:	b2db      	uxtb	r3, r3
 8007824:	2b01      	cmp	r3, #1
 8007826:	bf14      	ite	ne
 8007828:	2301      	movne	r3, #1
 800782a:	2300      	moveq	r3, #0
 800782c:	b2db      	uxtb	r3, r3
 800782e:	e022      	b.n	8007876 <HAL_TIM_OC_Start_IT+0x6e>
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	2b04      	cmp	r3, #4
 8007834:	d109      	bne.n	800784a <HAL_TIM_OC_Start_IT+0x42>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800783c:	b2db      	uxtb	r3, r3
 800783e:	2b01      	cmp	r3, #1
 8007840:	bf14      	ite	ne
 8007842:	2301      	movne	r3, #1
 8007844:	2300      	moveq	r3, #0
 8007846:	b2db      	uxtb	r3, r3
 8007848:	e015      	b.n	8007876 <HAL_TIM_OC_Start_IT+0x6e>
 800784a:	683b      	ldr	r3, [r7, #0]
 800784c:	2b08      	cmp	r3, #8
 800784e:	d109      	bne.n	8007864 <HAL_TIM_OC_Start_IT+0x5c>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007856:	b2db      	uxtb	r3, r3
 8007858:	2b01      	cmp	r3, #1
 800785a:	bf14      	ite	ne
 800785c:	2301      	movne	r3, #1
 800785e:	2300      	moveq	r3, #0
 8007860:	b2db      	uxtb	r3, r3
 8007862:	e008      	b.n	8007876 <HAL_TIM_OC_Start_IT+0x6e>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800786a:	b2db      	uxtb	r3, r3
 800786c:	2b01      	cmp	r3, #1
 800786e:	bf14      	ite	ne
 8007870:	2301      	movne	r3, #1
 8007872:	2300      	moveq	r3, #0
 8007874:	b2db      	uxtb	r3, r3
 8007876:	2b00      	cmp	r3, #0
 8007878:	d001      	beq.n	800787e <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 800787a:	2301      	movs	r3, #1
 800787c:	e0b3      	b.n	80079e6 <HAL_TIM_OC_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d104      	bne.n	800788e <HAL_TIM_OC_Start_IT+0x86>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2202      	movs	r2, #2
 8007888:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800788c:	e013      	b.n	80078b6 <HAL_TIM_OC_Start_IT+0xae>
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	2b04      	cmp	r3, #4
 8007892:	d104      	bne.n	800789e <HAL_TIM_OC_Start_IT+0x96>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2202      	movs	r2, #2
 8007898:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800789c:	e00b      	b.n	80078b6 <HAL_TIM_OC_Start_IT+0xae>
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	2b08      	cmp	r3, #8
 80078a2:	d104      	bne.n	80078ae <HAL_TIM_OC_Start_IT+0xa6>
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2202      	movs	r2, #2
 80078a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80078ac:	e003      	b.n	80078b6 <HAL_TIM_OC_Start_IT+0xae>
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2202      	movs	r2, #2
 80078b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	2b0c      	cmp	r3, #12
 80078ba:	d841      	bhi.n	8007940 <HAL_TIM_OC_Start_IT+0x138>
 80078bc:	a201      	add	r2, pc, #4	@ (adr r2, 80078c4 <HAL_TIM_OC_Start_IT+0xbc>)
 80078be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078c2:	bf00      	nop
 80078c4:	080078f9 	.word	0x080078f9
 80078c8:	08007941 	.word	0x08007941
 80078cc:	08007941 	.word	0x08007941
 80078d0:	08007941 	.word	0x08007941
 80078d4:	0800790b 	.word	0x0800790b
 80078d8:	08007941 	.word	0x08007941
 80078dc:	08007941 	.word	0x08007941
 80078e0:	08007941 	.word	0x08007941
 80078e4:	0800791d 	.word	0x0800791d
 80078e8:	08007941 	.word	0x08007941
 80078ec:	08007941 	.word	0x08007941
 80078f0:	08007941 	.word	0x08007941
 80078f4:	0800792f 	.word	0x0800792f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	68da      	ldr	r2, [r3, #12]
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f042 0202 	orr.w	r2, r2, #2
 8007906:	60da      	str	r2, [r3, #12]
      break;
 8007908:	e01d      	b.n	8007946 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	68da      	ldr	r2, [r3, #12]
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f042 0204 	orr.w	r2, r2, #4
 8007918:	60da      	str	r2, [r3, #12]
      break;
 800791a:	e014      	b.n	8007946 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	68da      	ldr	r2, [r3, #12]
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f042 0208 	orr.w	r2, r2, #8
 800792a:	60da      	str	r2, [r3, #12]
      break;
 800792c:	e00b      	b.n	8007946 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	68da      	ldr	r2, [r3, #12]
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f042 0210 	orr.w	r2, r2, #16
 800793c:	60da      	str	r2, [r3, #12]
      break;
 800793e:	e002      	b.n	8007946 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8007940:	2301      	movs	r3, #1
 8007942:	73fb      	strb	r3, [r7, #15]
      break;
 8007944:	bf00      	nop
  }

  if (status == HAL_OK)
 8007946:	7bfb      	ldrb	r3, [r7, #15]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d14b      	bne.n	80079e4 <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	2201      	movs	r2, #1
 8007952:	6839      	ldr	r1, [r7, #0]
 8007954:	4618      	mov	r0, r3
 8007956:	f000 ffd1 	bl	80088fc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	4a24      	ldr	r2, [pc, #144]	@ (80079f0 <HAL_TIM_OC_Start_IT+0x1e8>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d107      	bne.n	8007974 <HAL_TIM_OC_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007972:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	4a1d      	ldr	r2, [pc, #116]	@ (80079f0 <HAL_TIM_OC_Start_IT+0x1e8>)
 800797a:	4293      	cmp	r3, r2
 800797c:	d018      	beq.n	80079b0 <HAL_TIM_OC_Start_IT+0x1a8>
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007986:	d013      	beq.n	80079b0 <HAL_TIM_OC_Start_IT+0x1a8>
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	4a19      	ldr	r2, [pc, #100]	@ (80079f4 <HAL_TIM_OC_Start_IT+0x1ec>)
 800798e:	4293      	cmp	r3, r2
 8007990:	d00e      	beq.n	80079b0 <HAL_TIM_OC_Start_IT+0x1a8>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	4a18      	ldr	r2, [pc, #96]	@ (80079f8 <HAL_TIM_OC_Start_IT+0x1f0>)
 8007998:	4293      	cmp	r3, r2
 800799a:	d009      	beq.n	80079b0 <HAL_TIM_OC_Start_IT+0x1a8>
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	4a16      	ldr	r2, [pc, #88]	@ (80079fc <HAL_TIM_OC_Start_IT+0x1f4>)
 80079a2:	4293      	cmp	r3, r2
 80079a4:	d004      	beq.n	80079b0 <HAL_TIM_OC_Start_IT+0x1a8>
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	4a15      	ldr	r2, [pc, #84]	@ (8007a00 <HAL_TIM_OC_Start_IT+0x1f8>)
 80079ac:	4293      	cmp	r3, r2
 80079ae:	d111      	bne.n	80079d4 <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	689b      	ldr	r3, [r3, #8]
 80079b6:	f003 0307 	and.w	r3, r3, #7
 80079ba:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	2b06      	cmp	r3, #6
 80079c0:	d010      	beq.n	80079e4 <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	681a      	ldr	r2, [r3, #0]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f042 0201 	orr.w	r2, r2, #1
 80079d0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079d2:	e007      	b.n	80079e4 <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	681a      	ldr	r2, [r3, #0]
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f042 0201 	orr.w	r2, r2, #1
 80079e2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80079e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80079e6:	4618      	mov	r0, r3
 80079e8:	3710      	adds	r7, #16
 80079ea:	46bd      	mov	sp, r7
 80079ec:	bd80      	pop	{r7, pc}
 80079ee:	bf00      	nop
 80079f0:	40010000 	.word	0x40010000
 80079f4:	40000400 	.word	0x40000400
 80079f8:	40000800 	.word	0x40000800
 80079fc:	40000c00 	.word	0x40000c00
 8007a00:	40014000 	.word	0x40014000

08007a04 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007a04:	b580      	push	{r7, lr}
 8007a06:	b082      	sub	sp, #8
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d101      	bne.n	8007a16 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007a12:	2301      	movs	r3, #1
 8007a14:	e041      	b.n	8007a9a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a1c:	b2db      	uxtb	r3, r3
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d106      	bne.n	8007a30 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2200      	movs	r2, #0
 8007a26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f7fb f85a 	bl	8002ae4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2202      	movs	r2, #2
 8007a34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681a      	ldr	r2, [r3, #0]
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	3304      	adds	r3, #4
 8007a40:	4619      	mov	r1, r3
 8007a42:	4610      	mov	r0, r2
 8007a44:	f000 fd48 	bl	80084d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2201      	movs	r2, #1
 8007a54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2201      	movs	r2, #1
 8007a5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2201      	movs	r2, #1
 8007a64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2201      	movs	r2, #1
 8007a6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2201      	movs	r2, #1
 8007a74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2201      	movs	r2, #1
 8007a84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2201      	movs	r2, #1
 8007a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007a98:	2300      	movs	r3, #0
}
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	3708      	adds	r7, #8
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	bd80      	pop	{r7, pc}
	...

08007aa4 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b084      	sub	sp, #16
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
 8007aac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007aae:	2300      	movs	r3, #0
 8007ab0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d109      	bne.n	8007acc <HAL_TIM_PWM_Start_IT+0x28>
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007abe:	b2db      	uxtb	r3, r3
 8007ac0:	2b01      	cmp	r3, #1
 8007ac2:	bf14      	ite	ne
 8007ac4:	2301      	movne	r3, #1
 8007ac6:	2300      	moveq	r3, #0
 8007ac8:	b2db      	uxtb	r3, r3
 8007aca:	e022      	b.n	8007b12 <HAL_TIM_PWM_Start_IT+0x6e>
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	2b04      	cmp	r3, #4
 8007ad0:	d109      	bne.n	8007ae6 <HAL_TIM_PWM_Start_IT+0x42>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007ad8:	b2db      	uxtb	r3, r3
 8007ada:	2b01      	cmp	r3, #1
 8007adc:	bf14      	ite	ne
 8007ade:	2301      	movne	r3, #1
 8007ae0:	2300      	moveq	r3, #0
 8007ae2:	b2db      	uxtb	r3, r3
 8007ae4:	e015      	b.n	8007b12 <HAL_TIM_PWM_Start_IT+0x6e>
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	2b08      	cmp	r3, #8
 8007aea:	d109      	bne.n	8007b00 <HAL_TIM_PWM_Start_IT+0x5c>
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007af2:	b2db      	uxtb	r3, r3
 8007af4:	2b01      	cmp	r3, #1
 8007af6:	bf14      	ite	ne
 8007af8:	2301      	movne	r3, #1
 8007afa:	2300      	moveq	r3, #0
 8007afc:	b2db      	uxtb	r3, r3
 8007afe:	e008      	b.n	8007b12 <HAL_TIM_PWM_Start_IT+0x6e>
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b06:	b2db      	uxtb	r3, r3
 8007b08:	2b01      	cmp	r3, #1
 8007b0a:	bf14      	ite	ne
 8007b0c:	2301      	movne	r3, #1
 8007b0e:	2300      	moveq	r3, #0
 8007b10:	b2db      	uxtb	r3, r3
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d001      	beq.n	8007b1a <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 8007b16:	2301      	movs	r3, #1
 8007b18:	e0b3      	b.n	8007c82 <HAL_TIM_PWM_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d104      	bne.n	8007b2a <HAL_TIM_PWM_Start_IT+0x86>
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2202      	movs	r2, #2
 8007b24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007b28:	e013      	b.n	8007b52 <HAL_TIM_PWM_Start_IT+0xae>
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	2b04      	cmp	r3, #4
 8007b2e:	d104      	bne.n	8007b3a <HAL_TIM_PWM_Start_IT+0x96>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2202      	movs	r2, #2
 8007b34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007b38:	e00b      	b.n	8007b52 <HAL_TIM_PWM_Start_IT+0xae>
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	2b08      	cmp	r3, #8
 8007b3e:	d104      	bne.n	8007b4a <HAL_TIM_PWM_Start_IT+0xa6>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2202      	movs	r2, #2
 8007b44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007b48:	e003      	b.n	8007b52 <HAL_TIM_PWM_Start_IT+0xae>
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2202      	movs	r2, #2
 8007b4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	2b0c      	cmp	r3, #12
 8007b56:	d841      	bhi.n	8007bdc <HAL_TIM_PWM_Start_IT+0x138>
 8007b58:	a201      	add	r2, pc, #4	@ (adr r2, 8007b60 <HAL_TIM_PWM_Start_IT+0xbc>)
 8007b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b5e:	bf00      	nop
 8007b60:	08007b95 	.word	0x08007b95
 8007b64:	08007bdd 	.word	0x08007bdd
 8007b68:	08007bdd 	.word	0x08007bdd
 8007b6c:	08007bdd 	.word	0x08007bdd
 8007b70:	08007ba7 	.word	0x08007ba7
 8007b74:	08007bdd 	.word	0x08007bdd
 8007b78:	08007bdd 	.word	0x08007bdd
 8007b7c:	08007bdd 	.word	0x08007bdd
 8007b80:	08007bb9 	.word	0x08007bb9
 8007b84:	08007bdd 	.word	0x08007bdd
 8007b88:	08007bdd 	.word	0x08007bdd
 8007b8c:	08007bdd 	.word	0x08007bdd
 8007b90:	08007bcb 	.word	0x08007bcb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	68da      	ldr	r2, [r3, #12]
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f042 0202 	orr.w	r2, r2, #2
 8007ba2:	60da      	str	r2, [r3, #12]
      break;
 8007ba4:	e01d      	b.n	8007be2 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	68da      	ldr	r2, [r3, #12]
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f042 0204 	orr.w	r2, r2, #4
 8007bb4:	60da      	str	r2, [r3, #12]
      break;
 8007bb6:	e014      	b.n	8007be2 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	68da      	ldr	r2, [r3, #12]
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f042 0208 	orr.w	r2, r2, #8
 8007bc6:	60da      	str	r2, [r3, #12]
      break;
 8007bc8:	e00b      	b.n	8007be2 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	68da      	ldr	r2, [r3, #12]
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f042 0210 	orr.w	r2, r2, #16
 8007bd8:	60da      	str	r2, [r3, #12]
      break;
 8007bda:	e002      	b.n	8007be2 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8007bdc:	2301      	movs	r3, #1
 8007bde:	73fb      	strb	r3, [r7, #15]
      break;
 8007be0:	bf00      	nop
  }

  if (status == HAL_OK)
 8007be2:	7bfb      	ldrb	r3, [r7, #15]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d14b      	bne.n	8007c80 <HAL_TIM_PWM_Start_IT+0x1dc>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	2201      	movs	r2, #1
 8007bee:	6839      	ldr	r1, [r7, #0]
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	f000 fe83 	bl	80088fc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	4a24      	ldr	r2, [pc, #144]	@ (8007c8c <HAL_TIM_PWM_Start_IT+0x1e8>)
 8007bfc:	4293      	cmp	r3, r2
 8007bfe:	d107      	bne.n	8007c10 <HAL_TIM_PWM_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007c0e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4a1d      	ldr	r2, [pc, #116]	@ (8007c8c <HAL_TIM_PWM_Start_IT+0x1e8>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d018      	beq.n	8007c4c <HAL_TIM_PWM_Start_IT+0x1a8>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c22:	d013      	beq.n	8007c4c <HAL_TIM_PWM_Start_IT+0x1a8>
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	4a19      	ldr	r2, [pc, #100]	@ (8007c90 <HAL_TIM_PWM_Start_IT+0x1ec>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d00e      	beq.n	8007c4c <HAL_TIM_PWM_Start_IT+0x1a8>
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	4a18      	ldr	r2, [pc, #96]	@ (8007c94 <HAL_TIM_PWM_Start_IT+0x1f0>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d009      	beq.n	8007c4c <HAL_TIM_PWM_Start_IT+0x1a8>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	4a16      	ldr	r2, [pc, #88]	@ (8007c98 <HAL_TIM_PWM_Start_IT+0x1f4>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	d004      	beq.n	8007c4c <HAL_TIM_PWM_Start_IT+0x1a8>
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	4a15      	ldr	r2, [pc, #84]	@ (8007c9c <HAL_TIM_PWM_Start_IT+0x1f8>)
 8007c48:	4293      	cmp	r3, r2
 8007c4a:	d111      	bne.n	8007c70 <HAL_TIM_PWM_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	689b      	ldr	r3, [r3, #8]
 8007c52:	f003 0307 	and.w	r3, r3, #7
 8007c56:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	2b06      	cmp	r3, #6
 8007c5c:	d010      	beq.n	8007c80 <HAL_TIM_PWM_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	681a      	ldr	r2, [r3, #0]
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f042 0201 	orr.w	r2, r2, #1
 8007c6c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c6e:	e007      	b.n	8007c80 <HAL_TIM_PWM_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	681a      	ldr	r2, [r3, #0]
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f042 0201 	orr.w	r2, r2, #1
 8007c7e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c82:	4618      	mov	r0, r3
 8007c84:	3710      	adds	r7, #16
 8007c86:	46bd      	mov	sp, r7
 8007c88:	bd80      	pop	{r7, pc}
 8007c8a:	bf00      	nop
 8007c8c:	40010000 	.word	0x40010000
 8007c90:	40000400 	.word	0x40000400
 8007c94:	40000800 	.word	0x40000800
 8007c98:	40000c00 	.word	0x40000c00
 8007c9c:	40014000 	.word	0x40014000

08007ca0 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b084      	sub	sp, #16
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
 8007ca8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007caa:	2300      	movs	r3, #0
 8007cac:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	2b0c      	cmp	r3, #12
 8007cb2:	d841      	bhi.n	8007d38 <HAL_TIM_PWM_Stop_IT+0x98>
 8007cb4:	a201      	add	r2, pc, #4	@ (adr r2, 8007cbc <HAL_TIM_PWM_Stop_IT+0x1c>)
 8007cb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cba:	bf00      	nop
 8007cbc:	08007cf1 	.word	0x08007cf1
 8007cc0:	08007d39 	.word	0x08007d39
 8007cc4:	08007d39 	.word	0x08007d39
 8007cc8:	08007d39 	.word	0x08007d39
 8007ccc:	08007d03 	.word	0x08007d03
 8007cd0:	08007d39 	.word	0x08007d39
 8007cd4:	08007d39 	.word	0x08007d39
 8007cd8:	08007d39 	.word	0x08007d39
 8007cdc:	08007d15 	.word	0x08007d15
 8007ce0:	08007d39 	.word	0x08007d39
 8007ce4:	08007d39 	.word	0x08007d39
 8007ce8:	08007d39 	.word	0x08007d39
 8007cec:	08007d27 	.word	0x08007d27
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	68da      	ldr	r2, [r3, #12]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f022 0202 	bic.w	r2, r2, #2
 8007cfe:	60da      	str	r2, [r3, #12]
      break;
 8007d00:	e01d      	b.n	8007d3e <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	68da      	ldr	r2, [r3, #12]
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f022 0204 	bic.w	r2, r2, #4
 8007d10:	60da      	str	r2, [r3, #12]
      break;
 8007d12:	e014      	b.n	8007d3e <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	68da      	ldr	r2, [r3, #12]
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f022 0208 	bic.w	r2, r2, #8
 8007d22:	60da      	str	r2, [r3, #12]
      break;
 8007d24:	e00b      	b.n	8007d3e <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	68da      	ldr	r2, [r3, #12]
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f022 0210 	bic.w	r2, r2, #16
 8007d34:	60da      	str	r2, [r3, #12]
      break;
 8007d36:	e002      	b.n	8007d3e <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8007d38:	2301      	movs	r3, #1
 8007d3a:	73fb      	strb	r3, [r7, #15]
      break;
 8007d3c:	bf00      	nop
  }

  if (status == HAL_OK)
 8007d3e:	7bfb      	ldrb	r3, [r7, #15]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d157      	bne.n	8007df4 <HAL_TIM_PWM_Stop_IT+0x154>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	2200      	movs	r2, #0
 8007d4a:	6839      	ldr	r1, [r7, #0]
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	f000 fdd5 	bl	80088fc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	4a2a      	ldr	r2, [pc, #168]	@ (8007e00 <HAL_TIM_PWM_Stop_IT+0x160>)
 8007d58:	4293      	cmp	r3, r2
 8007d5a:	d117      	bne.n	8007d8c <HAL_TIM_PWM_Stop_IT+0xec>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	6a1a      	ldr	r2, [r3, #32]
 8007d62:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007d66:	4013      	ands	r3, r2
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d10f      	bne.n	8007d8c <HAL_TIM_PWM_Stop_IT+0xec>
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	6a1a      	ldr	r2, [r3, #32]
 8007d72:	f240 4344 	movw	r3, #1092	@ 0x444
 8007d76:	4013      	ands	r3, r2
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d107      	bne.n	8007d8c <HAL_TIM_PWM_Stop_IT+0xec>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007d8a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	6a1a      	ldr	r2, [r3, #32]
 8007d92:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007d96:	4013      	ands	r3, r2
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d10f      	bne.n	8007dbc <HAL_TIM_PWM_Stop_IT+0x11c>
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	6a1a      	ldr	r2, [r3, #32]
 8007da2:	f240 4344 	movw	r3, #1092	@ 0x444
 8007da6:	4013      	ands	r3, r2
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d107      	bne.n	8007dbc <HAL_TIM_PWM_Stop_IT+0x11c>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	681a      	ldr	r2, [r3, #0]
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f022 0201 	bic.w	r2, r2, #1
 8007dba:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d104      	bne.n	8007dcc <HAL_TIM_PWM_Stop_IT+0x12c>
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2201      	movs	r2, #1
 8007dc6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007dca:	e013      	b.n	8007df4 <HAL_TIM_PWM_Stop_IT+0x154>
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	2b04      	cmp	r3, #4
 8007dd0:	d104      	bne.n	8007ddc <HAL_TIM_PWM_Stop_IT+0x13c>
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2201      	movs	r2, #1
 8007dd6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007dda:	e00b      	b.n	8007df4 <HAL_TIM_PWM_Stop_IT+0x154>
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	2b08      	cmp	r3, #8
 8007de0:	d104      	bne.n	8007dec <HAL_TIM_PWM_Stop_IT+0x14c>
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2201      	movs	r2, #1
 8007de6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007dea:	e003      	b.n	8007df4 <HAL_TIM_PWM_Stop_IT+0x154>
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2201      	movs	r2, #1
 8007df0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8007df4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007df6:	4618      	mov	r0, r3
 8007df8:	3710      	adds	r7, #16
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	bd80      	pop	{r7, pc}
 8007dfe:	bf00      	nop
 8007e00:	40010000 	.word	0x40010000

08007e04 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b086      	sub	sp, #24
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
 8007e0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d101      	bne.n	8007e18 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007e14:	2301      	movs	r3, #1
 8007e16:	e097      	b.n	8007f48 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e1e:	b2db      	uxtb	r3, r3
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d106      	bne.n	8007e32 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2200      	movs	r2, #0
 8007e28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007e2c:	6878      	ldr	r0, [r7, #4]
 8007e2e:	f7fa fdcd 	bl	80029cc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2202      	movs	r2, #2
 8007e36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	689b      	ldr	r3, [r3, #8]
 8007e40:	687a      	ldr	r2, [r7, #4]
 8007e42:	6812      	ldr	r2, [r2, #0]
 8007e44:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007e48:	f023 0307 	bic.w	r3, r3, #7
 8007e4c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681a      	ldr	r2, [r3, #0]
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	3304      	adds	r3, #4
 8007e56:	4619      	mov	r1, r3
 8007e58:	4610      	mov	r0, r2
 8007e5a:	f000 fb3d 	bl	80084d8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	689b      	ldr	r3, [r3, #8]
 8007e64:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	699b      	ldr	r3, [r3, #24]
 8007e6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	6a1b      	ldr	r3, [r3, #32]
 8007e74:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	697a      	ldr	r2, [r7, #20]
 8007e7c:	4313      	orrs	r3, r2
 8007e7e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007e80:	693b      	ldr	r3, [r7, #16]
 8007e82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e86:	f023 0303 	bic.w	r3, r3, #3
 8007e8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	689a      	ldr	r2, [r3, #8]
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	699b      	ldr	r3, [r3, #24]
 8007e94:	021b      	lsls	r3, r3, #8
 8007e96:	4313      	orrs	r3, r2
 8007e98:	693a      	ldr	r2, [r7, #16]
 8007e9a:	4313      	orrs	r3, r2
 8007e9c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007e9e:	693b      	ldr	r3, [r7, #16]
 8007ea0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007ea4:	f023 030c 	bic.w	r3, r3, #12
 8007ea8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007eaa:	693b      	ldr	r3, [r7, #16]
 8007eac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007eb0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007eb4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	68da      	ldr	r2, [r3, #12]
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	69db      	ldr	r3, [r3, #28]
 8007ebe:	021b      	lsls	r3, r3, #8
 8007ec0:	4313      	orrs	r3, r2
 8007ec2:	693a      	ldr	r2, [r7, #16]
 8007ec4:	4313      	orrs	r3, r2
 8007ec6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	691b      	ldr	r3, [r3, #16]
 8007ecc:	011a      	lsls	r2, r3, #4
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	6a1b      	ldr	r3, [r3, #32]
 8007ed2:	031b      	lsls	r3, r3, #12
 8007ed4:	4313      	orrs	r3, r2
 8007ed6:	693a      	ldr	r2, [r7, #16]
 8007ed8:	4313      	orrs	r3, r2
 8007eda:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007ee2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8007eea:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	685a      	ldr	r2, [r3, #4]
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	695b      	ldr	r3, [r3, #20]
 8007ef4:	011b      	lsls	r3, r3, #4
 8007ef6:	4313      	orrs	r3, r2
 8007ef8:	68fa      	ldr	r2, [r7, #12]
 8007efa:	4313      	orrs	r3, r2
 8007efc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	697a      	ldr	r2, [r7, #20]
 8007f04:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	693a      	ldr	r2, [r7, #16]
 8007f0c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	68fa      	ldr	r2, [r7, #12]
 8007f14:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2201      	movs	r2, #1
 8007f1a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2201      	movs	r2, #1
 8007f22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2201      	movs	r2, #1
 8007f2a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2201      	movs	r2, #1
 8007f32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	2201      	movs	r2, #1
 8007f3a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2201      	movs	r2, #1
 8007f42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007f46:	2300      	movs	r3, #0
}
 8007f48:	4618      	mov	r0, r3
 8007f4a:	3718      	adds	r7, #24
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bd80      	pop	{r7, pc}

08007f50 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b084      	sub	sp, #16
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
 8007f58:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007f60:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007f68:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007f70:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007f78:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d110      	bne.n	8007fa2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007f80:	7bfb      	ldrb	r3, [r7, #15]
 8007f82:	2b01      	cmp	r3, #1
 8007f84:	d102      	bne.n	8007f8c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007f86:	7b7b      	ldrb	r3, [r7, #13]
 8007f88:	2b01      	cmp	r3, #1
 8007f8a:	d001      	beq.n	8007f90 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	e069      	b.n	8008064 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2202      	movs	r2, #2
 8007f94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2202      	movs	r2, #2
 8007f9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007fa0:	e031      	b.n	8008006 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	2b04      	cmp	r3, #4
 8007fa6:	d110      	bne.n	8007fca <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007fa8:	7bbb      	ldrb	r3, [r7, #14]
 8007faa:	2b01      	cmp	r3, #1
 8007fac:	d102      	bne.n	8007fb4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007fae:	7b3b      	ldrb	r3, [r7, #12]
 8007fb0:	2b01      	cmp	r3, #1
 8007fb2:	d001      	beq.n	8007fb8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	e055      	b.n	8008064 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2202      	movs	r2, #2
 8007fbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2202      	movs	r2, #2
 8007fc4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007fc8:	e01d      	b.n	8008006 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007fca:	7bfb      	ldrb	r3, [r7, #15]
 8007fcc:	2b01      	cmp	r3, #1
 8007fce:	d108      	bne.n	8007fe2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007fd0:	7bbb      	ldrb	r3, [r7, #14]
 8007fd2:	2b01      	cmp	r3, #1
 8007fd4:	d105      	bne.n	8007fe2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007fd6:	7b7b      	ldrb	r3, [r7, #13]
 8007fd8:	2b01      	cmp	r3, #1
 8007fda:	d102      	bne.n	8007fe2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007fdc:	7b3b      	ldrb	r3, [r7, #12]
 8007fde:	2b01      	cmp	r3, #1
 8007fe0:	d001      	beq.n	8007fe6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	e03e      	b.n	8008064 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	2202      	movs	r2, #2
 8007fea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2202      	movs	r2, #2
 8007ff2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2202      	movs	r2, #2
 8007ffa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2202      	movs	r2, #2
 8008002:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008006:	683b      	ldr	r3, [r7, #0]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d003      	beq.n	8008014 <HAL_TIM_Encoder_Start+0xc4>
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	2b04      	cmp	r3, #4
 8008010:	d008      	beq.n	8008024 <HAL_TIM_Encoder_Start+0xd4>
 8008012:	e00f      	b.n	8008034 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	2201      	movs	r2, #1
 800801a:	2100      	movs	r1, #0
 800801c:	4618      	mov	r0, r3
 800801e:	f000 fc6d 	bl	80088fc <TIM_CCxChannelCmd>
      break;
 8008022:	e016      	b.n	8008052 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	2201      	movs	r2, #1
 800802a:	2104      	movs	r1, #4
 800802c:	4618      	mov	r0, r3
 800802e:	f000 fc65 	bl	80088fc <TIM_CCxChannelCmd>
      break;
 8008032:	e00e      	b.n	8008052 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	2201      	movs	r2, #1
 800803a:	2100      	movs	r1, #0
 800803c:	4618      	mov	r0, r3
 800803e:	f000 fc5d 	bl	80088fc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	2201      	movs	r2, #1
 8008048:	2104      	movs	r1, #4
 800804a:	4618      	mov	r0, r3
 800804c:	f000 fc56 	bl	80088fc <TIM_CCxChannelCmd>
      break;
 8008050:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	681a      	ldr	r2, [r3, #0]
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	f042 0201 	orr.w	r2, r2, #1
 8008060:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008062:	2300      	movs	r3, #0
}
 8008064:	4618      	mov	r0, r3
 8008066:	3710      	adds	r7, #16
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}

0800806c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b084      	sub	sp, #16
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	68db      	ldr	r3, [r3, #12]
 800807a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	691b      	ldr	r3, [r3, #16]
 8008082:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008084:	68bb      	ldr	r3, [r7, #8]
 8008086:	f003 0302 	and.w	r3, r3, #2
 800808a:	2b00      	cmp	r3, #0
 800808c:	d020      	beq.n	80080d0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	f003 0302 	and.w	r3, r3, #2
 8008094:	2b00      	cmp	r3, #0
 8008096:	d01b      	beq.n	80080d0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f06f 0202 	mvn.w	r2, #2
 80080a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2201      	movs	r2, #1
 80080a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	699b      	ldr	r3, [r3, #24]
 80080ae:	f003 0303 	and.w	r3, r3, #3
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d003      	beq.n	80080be <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	f000 f9fa 	bl	80084b0 <HAL_TIM_IC_CaptureCallback>
 80080bc:	e005      	b.n	80080ca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80080be:	6878      	ldr	r0, [r7, #4]
 80080c0:	f000 f9ec 	bl	800849c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080c4:	6878      	ldr	r0, [r7, #4]
 80080c6:	f7fa f931 	bl	800232c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2200      	movs	r2, #0
 80080ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80080d0:	68bb      	ldr	r3, [r7, #8]
 80080d2:	f003 0304 	and.w	r3, r3, #4
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d020      	beq.n	800811c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	f003 0304 	and.w	r3, r3, #4
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d01b      	beq.n	800811c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	f06f 0204 	mvn.w	r2, #4
 80080ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2202      	movs	r2, #2
 80080f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	699b      	ldr	r3, [r3, #24]
 80080fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d003      	beq.n	800810a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008102:	6878      	ldr	r0, [r7, #4]
 8008104:	f000 f9d4 	bl	80084b0 <HAL_TIM_IC_CaptureCallback>
 8008108:	e005      	b.n	8008116 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800810a:	6878      	ldr	r0, [r7, #4]
 800810c:	f000 f9c6 	bl	800849c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008110:	6878      	ldr	r0, [r7, #4]
 8008112:	f7fa f90b 	bl	800232c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2200      	movs	r2, #0
 800811a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	f003 0308 	and.w	r3, r3, #8
 8008122:	2b00      	cmp	r3, #0
 8008124:	d020      	beq.n	8008168 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	f003 0308 	and.w	r3, r3, #8
 800812c:	2b00      	cmp	r3, #0
 800812e:	d01b      	beq.n	8008168 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f06f 0208 	mvn.w	r2, #8
 8008138:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2204      	movs	r2, #4
 800813e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	69db      	ldr	r3, [r3, #28]
 8008146:	f003 0303 	and.w	r3, r3, #3
 800814a:	2b00      	cmp	r3, #0
 800814c:	d003      	beq.n	8008156 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800814e:	6878      	ldr	r0, [r7, #4]
 8008150:	f000 f9ae 	bl	80084b0 <HAL_TIM_IC_CaptureCallback>
 8008154:	e005      	b.n	8008162 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008156:	6878      	ldr	r0, [r7, #4]
 8008158:	f000 f9a0 	bl	800849c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800815c:	6878      	ldr	r0, [r7, #4]
 800815e:	f7fa f8e5 	bl	800232c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2200      	movs	r2, #0
 8008166:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008168:	68bb      	ldr	r3, [r7, #8]
 800816a:	f003 0310 	and.w	r3, r3, #16
 800816e:	2b00      	cmp	r3, #0
 8008170:	d020      	beq.n	80081b4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	f003 0310 	and.w	r3, r3, #16
 8008178:	2b00      	cmp	r3, #0
 800817a:	d01b      	beq.n	80081b4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f06f 0210 	mvn.w	r2, #16
 8008184:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	2208      	movs	r2, #8
 800818a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	69db      	ldr	r3, [r3, #28]
 8008192:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008196:	2b00      	cmp	r3, #0
 8008198:	d003      	beq.n	80081a2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	f000 f988 	bl	80084b0 <HAL_TIM_IC_CaptureCallback>
 80081a0:	e005      	b.n	80081ae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f000 f97a 	bl	800849c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081a8:	6878      	ldr	r0, [r7, #4]
 80081aa:	f7fa f8bf 	bl	800232c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2200      	movs	r2, #0
 80081b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	f003 0301 	and.w	r3, r3, #1
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d00c      	beq.n	80081d8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	f003 0301 	and.w	r3, r3, #1
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d007      	beq.n	80081d8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f06f 0201 	mvn.w	r2, #1
 80081d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	f000 f958 	bl	8008488 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80081d8:	68bb      	ldr	r3, [r7, #8]
 80081da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d00c      	beq.n	80081fc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d007      	beq.n	80081fc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80081f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	f000 fc1e 	bl	8008a38 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008202:	2b00      	cmp	r3, #0
 8008204:	d00c      	beq.n	8008220 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800820c:	2b00      	cmp	r3, #0
 800820e:	d007      	beq.n	8008220 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008218:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	f000 f952 	bl	80084c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008220:	68bb      	ldr	r3, [r7, #8]
 8008222:	f003 0320 	and.w	r3, r3, #32
 8008226:	2b00      	cmp	r3, #0
 8008228:	d00c      	beq.n	8008244 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	f003 0320 	and.w	r3, r3, #32
 8008230:	2b00      	cmp	r3, #0
 8008232:	d007      	beq.n	8008244 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f06f 0220 	mvn.w	r2, #32
 800823c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800823e:	6878      	ldr	r0, [r7, #4]
 8008240:	f000 fbf0 	bl	8008a24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008244:	bf00      	nop
 8008246:	3710      	adds	r7, #16
 8008248:	46bd      	mov	sp, r7
 800824a:	bd80      	pop	{r7, pc}

0800824c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800824c:	b580      	push	{r7, lr}
 800824e:	b086      	sub	sp, #24
 8008250:	af00      	add	r7, sp, #0
 8008252:	60f8      	str	r0, [r7, #12]
 8008254:	60b9      	str	r1, [r7, #8]
 8008256:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008258:	2300      	movs	r3, #0
 800825a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008262:	2b01      	cmp	r3, #1
 8008264:	d101      	bne.n	800826a <HAL_TIM_OC_ConfigChannel+0x1e>
 8008266:	2302      	movs	r3, #2
 8008268:	e048      	b.n	80082fc <HAL_TIM_OC_ConfigChannel+0xb0>
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	2201      	movs	r2, #1
 800826e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2b0c      	cmp	r3, #12
 8008276:	d839      	bhi.n	80082ec <HAL_TIM_OC_ConfigChannel+0xa0>
 8008278:	a201      	add	r2, pc, #4	@ (adr r2, 8008280 <HAL_TIM_OC_ConfigChannel+0x34>)
 800827a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800827e:	bf00      	nop
 8008280:	080082b5 	.word	0x080082b5
 8008284:	080082ed 	.word	0x080082ed
 8008288:	080082ed 	.word	0x080082ed
 800828c:	080082ed 	.word	0x080082ed
 8008290:	080082c3 	.word	0x080082c3
 8008294:	080082ed 	.word	0x080082ed
 8008298:	080082ed 	.word	0x080082ed
 800829c:	080082ed 	.word	0x080082ed
 80082a0:	080082d1 	.word	0x080082d1
 80082a4:	080082ed 	.word	0x080082ed
 80082a8:	080082ed 	.word	0x080082ed
 80082ac:	080082ed 	.word	0x080082ed
 80082b0:	080082df 	.word	0x080082df
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	68b9      	ldr	r1, [r7, #8]
 80082ba:	4618      	mov	r0, r3
 80082bc:	f000 f992 	bl	80085e4 <TIM_OC1_SetConfig>
      break;
 80082c0:	e017      	b.n	80082f2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	68b9      	ldr	r1, [r7, #8]
 80082c8:	4618      	mov	r0, r3
 80082ca:	f000 f9f1 	bl	80086b0 <TIM_OC2_SetConfig>
      break;
 80082ce:	e010      	b.n	80082f2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	68b9      	ldr	r1, [r7, #8]
 80082d6:	4618      	mov	r0, r3
 80082d8:	f000 fa56 	bl	8008788 <TIM_OC3_SetConfig>
      break;
 80082dc:	e009      	b.n	80082f2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	68b9      	ldr	r1, [r7, #8]
 80082e4:	4618      	mov	r0, r3
 80082e6:	f000 fab9 	bl	800885c <TIM_OC4_SetConfig>
      break;
 80082ea:	e002      	b.n	80082f2 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80082ec:	2301      	movs	r3, #1
 80082ee:	75fb      	strb	r3, [r7, #23]
      break;
 80082f0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	2200      	movs	r2, #0
 80082f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80082fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	3718      	adds	r7, #24
 8008300:	46bd      	mov	sp, r7
 8008302:	bd80      	pop	{r7, pc}

08008304 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b086      	sub	sp, #24
 8008308:	af00      	add	r7, sp, #0
 800830a:	60f8      	str	r0, [r7, #12]
 800830c:	60b9      	str	r1, [r7, #8]
 800830e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008310:	2300      	movs	r3, #0
 8008312:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800831a:	2b01      	cmp	r3, #1
 800831c:	d101      	bne.n	8008322 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800831e:	2302      	movs	r3, #2
 8008320:	e0ae      	b.n	8008480 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	2201      	movs	r2, #1
 8008326:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2b0c      	cmp	r3, #12
 800832e:	f200 809f 	bhi.w	8008470 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008332:	a201      	add	r2, pc, #4	@ (adr r2, 8008338 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008338:	0800836d 	.word	0x0800836d
 800833c:	08008471 	.word	0x08008471
 8008340:	08008471 	.word	0x08008471
 8008344:	08008471 	.word	0x08008471
 8008348:	080083ad 	.word	0x080083ad
 800834c:	08008471 	.word	0x08008471
 8008350:	08008471 	.word	0x08008471
 8008354:	08008471 	.word	0x08008471
 8008358:	080083ef 	.word	0x080083ef
 800835c:	08008471 	.word	0x08008471
 8008360:	08008471 	.word	0x08008471
 8008364:	08008471 	.word	0x08008471
 8008368:	0800842f 	.word	0x0800842f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	68b9      	ldr	r1, [r7, #8]
 8008372:	4618      	mov	r0, r3
 8008374:	f000 f936 	bl	80085e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	699a      	ldr	r2, [r3, #24]
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f042 0208 	orr.w	r2, r2, #8
 8008386:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	699a      	ldr	r2, [r3, #24]
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f022 0204 	bic.w	r2, r2, #4
 8008396:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	6999      	ldr	r1, [r3, #24]
 800839e:	68bb      	ldr	r3, [r7, #8]
 80083a0:	691a      	ldr	r2, [r3, #16]
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	430a      	orrs	r2, r1
 80083a8:	619a      	str	r2, [r3, #24]
      break;
 80083aa:	e064      	b.n	8008476 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	68b9      	ldr	r1, [r7, #8]
 80083b2:	4618      	mov	r0, r3
 80083b4:	f000 f97c 	bl	80086b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	699a      	ldr	r2, [r3, #24]
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80083c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	699a      	ldr	r2, [r3, #24]
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80083d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	6999      	ldr	r1, [r3, #24]
 80083de:	68bb      	ldr	r3, [r7, #8]
 80083e0:	691b      	ldr	r3, [r3, #16]
 80083e2:	021a      	lsls	r2, r3, #8
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	430a      	orrs	r2, r1
 80083ea:	619a      	str	r2, [r3, #24]
      break;
 80083ec:	e043      	b.n	8008476 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	68b9      	ldr	r1, [r7, #8]
 80083f4:	4618      	mov	r0, r3
 80083f6:	f000 f9c7 	bl	8008788 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	69da      	ldr	r2, [r3, #28]
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f042 0208 	orr.w	r2, r2, #8
 8008408:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	69da      	ldr	r2, [r3, #28]
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f022 0204 	bic.w	r2, r2, #4
 8008418:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	69d9      	ldr	r1, [r3, #28]
 8008420:	68bb      	ldr	r3, [r7, #8]
 8008422:	691a      	ldr	r2, [r3, #16]
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	430a      	orrs	r2, r1
 800842a:	61da      	str	r2, [r3, #28]
      break;
 800842c:	e023      	b.n	8008476 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	68b9      	ldr	r1, [r7, #8]
 8008434:	4618      	mov	r0, r3
 8008436:	f000 fa11 	bl	800885c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	69da      	ldr	r2, [r3, #28]
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008448:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	69da      	ldr	r2, [r3, #28]
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008458:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	69d9      	ldr	r1, [r3, #28]
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	691b      	ldr	r3, [r3, #16]
 8008464:	021a      	lsls	r2, r3, #8
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	430a      	orrs	r2, r1
 800846c:	61da      	str	r2, [r3, #28]
      break;
 800846e:	e002      	b.n	8008476 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008470:	2301      	movs	r3, #1
 8008472:	75fb      	strb	r3, [r7, #23]
      break;
 8008474:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	2200      	movs	r2, #0
 800847a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800847e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008480:	4618      	mov	r0, r3
 8008482:	3718      	adds	r7, #24
 8008484:	46bd      	mov	sp, r7
 8008486:	bd80      	pop	{r7, pc}

08008488 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008488:	b480      	push	{r7}
 800848a:	b083      	sub	sp, #12
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008490:	bf00      	nop
 8008492:	370c      	adds	r7, #12
 8008494:	46bd      	mov	sp, r7
 8008496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849a:	4770      	bx	lr

0800849c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800849c:	b480      	push	{r7}
 800849e:	b083      	sub	sp, #12
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80084a4:	bf00      	nop
 80084a6:	370c      	adds	r7, #12
 80084a8:	46bd      	mov	sp, r7
 80084aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ae:	4770      	bx	lr

080084b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80084b0:	b480      	push	{r7}
 80084b2:	b083      	sub	sp, #12
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80084b8:	bf00      	nop
 80084ba:	370c      	adds	r7, #12
 80084bc:	46bd      	mov	sp, r7
 80084be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c2:	4770      	bx	lr

080084c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80084c4:	b480      	push	{r7}
 80084c6:	b083      	sub	sp, #12
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80084cc:	bf00      	nop
 80084ce:	370c      	adds	r7, #12
 80084d0:	46bd      	mov	sp, r7
 80084d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d6:	4770      	bx	lr

080084d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80084d8:	b480      	push	{r7}
 80084da:	b085      	sub	sp, #20
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
 80084e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	4a37      	ldr	r2, [pc, #220]	@ (80085c8 <TIM_Base_SetConfig+0xf0>)
 80084ec:	4293      	cmp	r3, r2
 80084ee:	d00f      	beq.n	8008510 <TIM_Base_SetConfig+0x38>
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084f6:	d00b      	beq.n	8008510 <TIM_Base_SetConfig+0x38>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	4a34      	ldr	r2, [pc, #208]	@ (80085cc <TIM_Base_SetConfig+0xf4>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d007      	beq.n	8008510 <TIM_Base_SetConfig+0x38>
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	4a33      	ldr	r2, [pc, #204]	@ (80085d0 <TIM_Base_SetConfig+0xf8>)
 8008504:	4293      	cmp	r3, r2
 8008506:	d003      	beq.n	8008510 <TIM_Base_SetConfig+0x38>
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	4a32      	ldr	r2, [pc, #200]	@ (80085d4 <TIM_Base_SetConfig+0xfc>)
 800850c:	4293      	cmp	r3, r2
 800850e:	d108      	bne.n	8008522 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008516:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	685b      	ldr	r3, [r3, #4]
 800851c:	68fa      	ldr	r2, [r7, #12]
 800851e:	4313      	orrs	r3, r2
 8008520:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	4a28      	ldr	r2, [pc, #160]	@ (80085c8 <TIM_Base_SetConfig+0xf0>)
 8008526:	4293      	cmp	r3, r2
 8008528:	d01b      	beq.n	8008562 <TIM_Base_SetConfig+0x8a>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008530:	d017      	beq.n	8008562 <TIM_Base_SetConfig+0x8a>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	4a25      	ldr	r2, [pc, #148]	@ (80085cc <TIM_Base_SetConfig+0xf4>)
 8008536:	4293      	cmp	r3, r2
 8008538:	d013      	beq.n	8008562 <TIM_Base_SetConfig+0x8a>
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	4a24      	ldr	r2, [pc, #144]	@ (80085d0 <TIM_Base_SetConfig+0xf8>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d00f      	beq.n	8008562 <TIM_Base_SetConfig+0x8a>
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	4a23      	ldr	r2, [pc, #140]	@ (80085d4 <TIM_Base_SetConfig+0xfc>)
 8008546:	4293      	cmp	r3, r2
 8008548:	d00b      	beq.n	8008562 <TIM_Base_SetConfig+0x8a>
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	4a22      	ldr	r2, [pc, #136]	@ (80085d8 <TIM_Base_SetConfig+0x100>)
 800854e:	4293      	cmp	r3, r2
 8008550:	d007      	beq.n	8008562 <TIM_Base_SetConfig+0x8a>
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	4a21      	ldr	r2, [pc, #132]	@ (80085dc <TIM_Base_SetConfig+0x104>)
 8008556:	4293      	cmp	r3, r2
 8008558:	d003      	beq.n	8008562 <TIM_Base_SetConfig+0x8a>
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	4a20      	ldr	r2, [pc, #128]	@ (80085e0 <TIM_Base_SetConfig+0x108>)
 800855e:	4293      	cmp	r3, r2
 8008560:	d108      	bne.n	8008574 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008568:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	68db      	ldr	r3, [r3, #12]
 800856e:	68fa      	ldr	r2, [r7, #12]
 8008570:	4313      	orrs	r3, r2
 8008572:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	695b      	ldr	r3, [r3, #20]
 800857e:	4313      	orrs	r3, r2
 8008580:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	689a      	ldr	r2, [r3, #8]
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	681a      	ldr	r2, [r3, #0]
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	4a0c      	ldr	r2, [pc, #48]	@ (80085c8 <TIM_Base_SetConfig+0xf0>)
 8008596:	4293      	cmp	r3, r2
 8008598:	d103      	bne.n	80085a2 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	691a      	ldr	r2, [r3, #16]
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	f043 0204 	orr.w	r2, r3, #4
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2201      	movs	r2, #1
 80085b2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	68fa      	ldr	r2, [r7, #12]
 80085b8:	601a      	str	r2, [r3, #0]
}
 80085ba:	bf00      	nop
 80085bc:	3714      	adds	r7, #20
 80085be:	46bd      	mov	sp, r7
 80085c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c4:	4770      	bx	lr
 80085c6:	bf00      	nop
 80085c8:	40010000 	.word	0x40010000
 80085cc:	40000400 	.word	0x40000400
 80085d0:	40000800 	.word	0x40000800
 80085d4:	40000c00 	.word	0x40000c00
 80085d8:	40014000 	.word	0x40014000
 80085dc:	40014400 	.word	0x40014400
 80085e0:	40014800 	.word	0x40014800

080085e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80085e4:	b480      	push	{r7}
 80085e6:	b087      	sub	sp, #28
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
 80085ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6a1b      	ldr	r3, [r3, #32]
 80085f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	6a1b      	ldr	r3, [r3, #32]
 80085f8:	f023 0201 	bic.w	r2, r3, #1
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	685b      	ldr	r3, [r3, #4]
 8008604:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	699b      	ldr	r3, [r3, #24]
 800860a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008612:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	f023 0303 	bic.w	r3, r3, #3
 800861a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	68fa      	ldr	r2, [r7, #12]
 8008622:	4313      	orrs	r3, r2
 8008624:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008626:	697b      	ldr	r3, [r7, #20]
 8008628:	f023 0302 	bic.w	r3, r3, #2
 800862c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	689b      	ldr	r3, [r3, #8]
 8008632:	697a      	ldr	r2, [r7, #20]
 8008634:	4313      	orrs	r3, r2
 8008636:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	4a1c      	ldr	r2, [pc, #112]	@ (80086ac <TIM_OC1_SetConfig+0xc8>)
 800863c:	4293      	cmp	r3, r2
 800863e:	d10c      	bne.n	800865a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008640:	697b      	ldr	r3, [r7, #20]
 8008642:	f023 0308 	bic.w	r3, r3, #8
 8008646:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	68db      	ldr	r3, [r3, #12]
 800864c:	697a      	ldr	r2, [r7, #20]
 800864e:	4313      	orrs	r3, r2
 8008650:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008652:	697b      	ldr	r3, [r7, #20]
 8008654:	f023 0304 	bic.w	r3, r3, #4
 8008658:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	4a13      	ldr	r2, [pc, #76]	@ (80086ac <TIM_OC1_SetConfig+0xc8>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d111      	bne.n	8008686 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008662:	693b      	ldr	r3, [r7, #16]
 8008664:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008668:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800866a:	693b      	ldr	r3, [r7, #16]
 800866c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008670:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	695b      	ldr	r3, [r3, #20]
 8008676:	693a      	ldr	r2, [r7, #16]
 8008678:	4313      	orrs	r3, r2
 800867a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	699b      	ldr	r3, [r3, #24]
 8008680:	693a      	ldr	r2, [r7, #16]
 8008682:	4313      	orrs	r3, r2
 8008684:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	693a      	ldr	r2, [r7, #16]
 800868a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	68fa      	ldr	r2, [r7, #12]
 8008690:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	685a      	ldr	r2, [r3, #4]
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	697a      	ldr	r2, [r7, #20]
 800869e:	621a      	str	r2, [r3, #32]
}
 80086a0:	bf00      	nop
 80086a2:	371c      	adds	r7, #28
 80086a4:	46bd      	mov	sp, r7
 80086a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086aa:	4770      	bx	lr
 80086ac:	40010000 	.word	0x40010000

080086b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b087      	sub	sp, #28
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
 80086b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	6a1b      	ldr	r3, [r3, #32]
 80086be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6a1b      	ldr	r3, [r3, #32]
 80086c4:	f023 0210 	bic.w	r2, r3, #16
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	685b      	ldr	r3, [r3, #4]
 80086d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	699b      	ldr	r3, [r3, #24]
 80086d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80086de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80086e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	021b      	lsls	r3, r3, #8
 80086ee:	68fa      	ldr	r2, [r7, #12]
 80086f0:	4313      	orrs	r3, r2
 80086f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80086f4:	697b      	ldr	r3, [r7, #20]
 80086f6:	f023 0320 	bic.w	r3, r3, #32
 80086fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80086fc:	683b      	ldr	r3, [r7, #0]
 80086fe:	689b      	ldr	r3, [r3, #8]
 8008700:	011b      	lsls	r3, r3, #4
 8008702:	697a      	ldr	r2, [r7, #20]
 8008704:	4313      	orrs	r3, r2
 8008706:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	4a1e      	ldr	r2, [pc, #120]	@ (8008784 <TIM_OC2_SetConfig+0xd4>)
 800870c:	4293      	cmp	r3, r2
 800870e:	d10d      	bne.n	800872c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008710:	697b      	ldr	r3, [r7, #20]
 8008712:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008716:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	68db      	ldr	r3, [r3, #12]
 800871c:	011b      	lsls	r3, r3, #4
 800871e:	697a      	ldr	r2, [r7, #20]
 8008720:	4313      	orrs	r3, r2
 8008722:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008724:	697b      	ldr	r3, [r7, #20]
 8008726:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800872a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	4a15      	ldr	r2, [pc, #84]	@ (8008784 <TIM_OC2_SetConfig+0xd4>)
 8008730:	4293      	cmp	r3, r2
 8008732:	d113      	bne.n	800875c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008734:	693b      	ldr	r3, [r7, #16]
 8008736:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800873a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800873c:	693b      	ldr	r3, [r7, #16]
 800873e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008742:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	695b      	ldr	r3, [r3, #20]
 8008748:	009b      	lsls	r3, r3, #2
 800874a:	693a      	ldr	r2, [r7, #16]
 800874c:	4313      	orrs	r3, r2
 800874e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	699b      	ldr	r3, [r3, #24]
 8008754:	009b      	lsls	r3, r3, #2
 8008756:	693a      	ldr	r2, [r7, #16]
 8008758:	4313      	orrs	r3, r2
 800875a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	693a      	ldr	r2, [r7, #16]
 8008760:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	68fa      	ldr	r2, [r7, #12]
 8008766:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	685a      	ldr	r2, [r3, #4]
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	697a      	ldr	r2, [r7, #20]
 8008774:	621a      	str	r2, [r3, #32]
}
 8008776:	bf00      	nop
 8008778:	371c      	adds	r7, #28
 800877a:	46bd      	mov	sp, r7
 800877c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008780:	4770      	bx	lr
 8008782:	bf00      	nop
 8008784:	40010000 	.word	0x40010000

08008788 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008788:	b480      	push	{r7}
 800878a:	b087      	sub	sp, #28
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
 8008790:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6a1b      	ldr	r3, [r3, #32]
 8008796:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	6a1b      	ldr	r3, [r3, #32]
 800879c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	685b      	ldr	r3, [r3, #4]
 80087a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	69db      	ldr	r3, [r3, #28]
 80087ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	f023 0303 	bic.w	r3, r3, #3
 80087be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	68fa      	ldr	r2, [r7, #12]
 80087c6:	4313      	orrs	r3, r2
 80087c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80087ca:	697b      	ldr	r3, [r7, #20]
 80087cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80087d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	689b      	ldr	r3, [r3, #8]
 80087d6:	021b      	lsls	r3, r3, #8
 80087d8:	697a      	ldr	r2, [r7, #20]
 80087da:	4313      	orrs	r3, r2
 80087dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	4a1d      	ldr	r2, [pc, #116]	@ (8008858 <TIM_OC3_SetConfig+0xd0>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d10d      	bne.n	8008802 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80087e6:	697b      	ldr	r3, [r7, #20]
 80087e8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80087ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	68db      	ldr	r3, [r3, #12]
 80087f2:	021b      	lsls	r3, r3, #8
 80087f4:	697a      	ldr	r2, [r7, #20]
 80087f6:	4313      	orrs	r3, r2
 80087f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80087fa:	697b      	ldr	r3, [r7, #20]
 80087fc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008800:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	4a14      	ldr	r2, [pc, #80]	@ (8008858 <TIM_OC3_SetConfig+0xd0>)
 8008806:	4293      	cmp	r3, r2
 8008808:	d113      	bne.n	8008832 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800880a:	693b      	ldr	r3, [r7, #16]
 800880c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008810:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008812:	693b      	ldr	r3, [r7, #16]
 8008814:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008818:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	695b      	ldr	r3, [r3, #20]
 800881e:	011b      	lsls	r3, r3, #4
 8008820:	693a      	ldr	r2, [r7, #16]
 8008822:	4313      	orrs	r3, r2
 8008824:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	699b      	ldr	r3, [r3, #24]
 800882a:	011b      	lsls	r3, r3, #4
 800882c:	693a      	ldr	r2, [r7, #16]
 800882e:	4313      	orrs	r3, r2
 8008830:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	693a      	ldr	r2, [r7, #16]
 8008836:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	68fa      	ldr	r2, [r7, #12]
 800883c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800883e:	683b      	ldr	r3, [r7, #0]
 8008840:	685a      	ldr	r2, [r3, #4]
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	697a      	ldr	r2, [r7, #20]
 800884a:	621a      	str	r2, [r3, #32]
}
 800884c:	bf00      	nop
 800884e:	371c      	adds	r7, #28
 8008850:	46bd      	mov	sp, r7
 8008852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008856:	4770      	bx	lr
 8008858:	40010000 	.word	0x40010000

0800885c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800885c:	b480      	push	{r7}
 800885e:	b087      	sub	sp, #28
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
 8008864:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	6a1b      	ldr	r3, [r3, #32]
 800886a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	6a1b      	ldr	r3, [r3, #32]
 8008870:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	685b      	ldr	r3, [r3, #4]
 800887c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	69db      	ldr	r3, [r3, #28]
 8008882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800888a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008892:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	021b      	lsls	r3, r3, #8
 800889a:	68fa      	ldr	r2, [r7, #12]
 800889c:	4313      	orrs	r3, r2
 800889e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80088a0:	693b      	ldr	r3, [r7, #16]
 80088a2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80088a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	689b      	ldr	r3, [r3, #8]
 80088ac:	031b      	lsls	r3, r3, #12
 80088ae:	693a      	ldr	r2, [r7, #16]
 80088b0:	4313      	orrs	r3, r2
 80088b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	4a10      	ldr	r2, [pc, #64]	@ (80088f8 <TIM_OC4_SetConfig+0x9c>)
 80088b8:	4293      	cmp	r3, r2
 80088ba:	d109      	bne.n	80088d0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80088bc:	697b      	ldr	r3, [r7, #20]
 80088be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80088c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	695b      	ldr	r3, [r3, #20]
 80088c8:	019b      	lsls	r3, r3, #6
 80088ca:	697a      	ldr	r2, [r7, #20]
 80088cc:	4313      	orrs	r3, r2
 80088ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	697a      	ldr	r2, [r7, #20]
 80088d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	68fa      	ldr	r2, [r7, #12]
 80088da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	685a      	ldr	r2, [r3, #4]
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	693a      	ldr	r2, [r7, #16]
 80088e8:	621a      	str	r2, [r3, #32]
}
 80088ea:	bf00      	nop
 80088ec:	371c      	adds	r7, #28
 80088ee:	46bd      	mov	sp, r7
 80088f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f4:	4770      	bx	lr
 80088f6:	bf00      	nop
 80088f8:	40010000 	.word	0x40010000

080088fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80088fc:	b480      	push	{r7}
 80088fe:	b087      	sub	sp, #28
 8008900:	af00      	add	r7, sp, #0
 8008902:	60f8      	str	r0, [r7, #12]
 8008904:	60b9      	str	r1, [r7, #8]
 8008906:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008908:	68bb      	ldr	r3, [r7, #8]
 800890a:	f003 031f 	and.w	r3, r3, #31
 800890e:	2201      	movs	r2, #1
 8008910:	fa02 f303 	lsl.w	r3, r2, r3
 8008914:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	6a1a      	ldr	r2, [r3, #32]
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	43db      	mvns	r3, r3
 800891e:	401a      	ands	r2, r3
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	6a1a      	ldr	r2, [r3, #32]
 8008928:	68bb      	ldr	r3, [r7, #8]
 800892a:	f003 031f 	and.w	r3, r3, #31
 800892e:	6879      	ldr	r1, [r7, #4]
 8008930:	fa01 f303 	lsl.w	r3, r1, r3
 8008934:	431a      	orrs	r2, r3
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	621a      	str	r2, [r3, #32]
}
 800893a:	bf00      	nop
 800893c:	371c      	adds	r7, #28
 800893e:	46bd      	mov	sp, r7
 8008940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008944:	4770      	bx	lr
	...

08008948 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008948:	b480      	push	{r7}
 800894a:	b085      	sub	sp, #20
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
 8008950:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008958:	2b01      	cmp	r3, #1
 800895a:	d101      	bne.n	8008960 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800895c:	2302      	movs	r3, #2
 800895e:	e050      	b.n	8008a02 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2201      	movs	r2, #1
 8008964:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2202      	movs	r2, #2
 800896c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	685b      	ldr	r3, [r3, #4]
 8008976:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	689b      	ldr	r3, [r3, #8]
 800897e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008986:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	68fa      	ldr	r2, [r7, #12]
 800898e:	4313      	orrs	r3, r2
 8008990:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	68fa      	ldr	r2, [r7, #12]
 8008998:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	4a1c      	ldr	r2, [pc, #112]	@ (8008a10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80089a0:	4293      	cmp	r3, r2
 80089a2:	d018      	beq.n	80089d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089ac:	d013      	beq.n	80089d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	4a18      	ldr	r2, [pc, #96]	@ (8008a14 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80089b4:	4293      	cmp	r3, r2
 80089b6:	d00e      	beq.n	80089d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	4a16      	ldr	r2, [pc, #88]	@ (8008a18 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80089be:	4293      	cmp	r3, r2
 80089c0:	d009      	beq.n	80089d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	4a15      	ldr	r2, [pc, #84]	@ (8008a1c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d004      	beq.n	80089d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	4a13      	ldr	r2, [pc, #76]	@ (8008a20 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d10c      	bne.n	80089f0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80089dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	685b      	ldr	r3, [r3, #4]
 80089e2:	68ba      	ldr	r2, [r7, #8]
 80089e4:	4313      	orrs	r3, r2
 80089e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	68ba      	ldr	r2, [r7, #8]
 80089ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2201      	movs	r2, #1
 80089f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	2200      	movs	r2, #0
 80089fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008a00:	2300      	movs	r3, #0
}
 8008a02:	4618      	mov	r0, r3
 8008a04:	3714      	adds	r7, #20
 8008a06:	46bd      	mov	sp, r7
 8008a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0c:	4770      	bx	lr
 8008a0e:	bf00      	nop
 8008a10:	40010000 	.word	0x40010000
 8008a14:	40000400 	.word	0x40000400
 8008a18:	40000800 	.word	0x40000800
 8008a1c:	40000c00 	.word	0x40000c00
 8008a20:	40014000 	.word	0x40014000

08008a24 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008a24:	b480      	push	{r7}
 8008a26:	b083      	sub	sp, #12
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008a2c:	bf00      	nop
 8008a2e:	370c      	adds	r7, #12
 8008a30:	46bd      	mov	sp, r7
 8008a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a36:	4770      	bx	lr

08008a38 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008a38:	b480      	push	{r7}
 8008a3a:	b083      	sub	sp, #12
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008a40:	bf00      	nop
 8008a42:	370c      	adds	r7, #12
 8008a44:	46bd      	mov	sp, r7
 8008a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4a:	4770      	bx	lr

08008a4c <malloc>:
 8008a4c:	4b02      	ldr	r3, [pc, #8]	@ (8008a58 <malloc+0xc>)
 8008a4e:	4601      	mov	r1, r0
 8008a50:	6818      	ldr	r0, [r3, #0]
 8008a52:	f000 b825 	b.w	8008aa0 <_malloc_r>
 8008a56:	bf00      	nop
 8008a58:	20000024 	.word	0x20000024

08008a5c <sbrk_aligned>:
 8008a5c:	b570      	push	{r4, r5, r6, lr}
 8008a5e:	4e0f      	ldr	r6, [pc, #60]	@ (8008a9c <sbrk_aligned+0x40>)
 8008a60:	460c      	mov	r4, r1
 8008a62:	6831      	ldr	r1, [r6, #0]
 8008a64:	4605      	mov	r5, r0
 8008a66:	b911      	cbnz	r1, 8008a6e <sbrk_aligned+0x12>
 8008a68:	f000 fa1c 	bl	8008ea4 <_sbrk_r>
 8008a6c:	6030      	str	r0, [r6, #0]
 8008a6e:	4621      	mov	r1, r4
 8008a70:	4628      	mov	r0, r5
 8008a72:	f000 fa17 	bl	8008ea4 <_sbrk_r>
 8008a76:	1c43      	adds	r3, r0, #1
 8008a78:	d103      	bne.n	8008a82 <sbrk_aligned+0x26>
 8008a7a:	f04f 34ff 	mov.w	r4, #4294967295
 8008a7e:	4620      	mov	r0, r4
 8008a80:	bd70      	pop	{r4, r5, r6, pc}
 8008a82:	1cc4      	adds	r4, r0, #3
 8008a84:	f024 0403 	bic.w	r4, r4, #3
 8008a88:	42a0      	cmp	r0, r4
 8008a8a:	d0f8      	beq.n	8008a7e <sbrk_aligned+0x22>
 8008a8c:	1a21      	subs	r1, r4, r0
 8008a8e:	4628      	mov	r0, r5
 8008a90:	f000 fa08 	bl	8008ea4 <_sbrk_r>
 8008a94:	3001      	adds	r0, #1
 8008a96:	d1f2      	bne.n	8008a7e <sbrk_aligned+0x22>
 8008a98:	e7ef      	b.n	8008a7a <sbrk_aligned+0x1e>
 8008a9a:	bf00      	nop
 8008a9c:	200003b4 	.word	0x200003b4

08008aa0 <_malloc_r>:
 8008aa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008aa4:	1ccd      	adds	r5, r1, #3
 8008aa6:	f025 0503 	bic.w	r5, r5, #3
 8008aaa:	3508      	adds	r5, #8
 8008aac:	2d0c      	cmp	r5, #12
 8008aae:	bf38      	it	cc
 8008ab0:	250c      	movcc	r5, #12
 8008ab2:	2d00      	cmp	r5, #0
 8008ab4:	4606      	mov	r6, r0
 8008ab6:	db01      	blt.n	8008abc <_malloc_r+0x1c>
 8008ab8:	42a9      	cmp	r1, r5
 8008aba:	d904      	bls.n	8008ac6 <_malloc_r+0x26>
 8008abc:	230c      	movs	r3, #12
 8008abe:	6033      	str	r3, [r6, #0]
 8008ac0:	2000      	movs	r0, #0
 8008ac2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ac6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008b9c <_malloc_r+0xfc>
 8008aca:	f000 f869 	bl	8008ba0 <__malloc_lock>
 8008ace:	f8d8 3000 	ldr.w	r3, [r8]
 8008ad2:	461c      	mov	r4, r3
 8008ad4:	bb44      	cbnz	r4, 8008b28 <_malloc_r+0x88>
 8008ad6:	4629      	mov	r1, r5
 8008ad8:	4630      	mov	r0, r6
 8008ada:	f7ff ffbf 	bl	8008a5c <sbrk_aligned>
 8008ade:	1c43      	adds	r3, r0, #1
 8008ae0:	4604      	mov	r4, r0
 8008ae2:	d158      	bne.n	8008b96 <_malloc_r+0xf6>
 8008ae4:	f8d8 4000 	ldr.w	r4, [r8]
 8008ae8:	4627      	mov	r7, r4
 8008aea:	2f00      	cmp	r7, #0
 8008aec:	d143      	bne.n	8008b76 <_malloc_r+0xd6>
 8008aee:	2c00      	cmp	r4, #0
 8008af0:	d04b      	beq.n	8008b8a <_malloc_r+0xea>
 8008af2:	6823      	ldr	r3, [r4, #0]
 8008af4:	4639      	mov	r1, r7
 8008af6:	4630      	mov	r0, r6
 8008af8:	eb04 0903 	add.w	r9, r4, r3
 8008afc:	f000 f9d2 	bl	8008ea4 <_sbrk_r>
 8008b00:	4581      	cmp	r9, r0
 8008b02:	d142      	bne.n	8008b8a <_malloc_r+0xea>
 8008b04:	6821      	ldr	r1, [r4, #0]
 8008b06:	1a6d      	subs	r5, r5, r1
 8008b08:	4629      	mov	r1, r5
 8008b0a:	4630      	mov	r0, r6
 8008b0c:	f7ff ffa6 	bl	8008a5c <sbrk_aligned>
 8008b10:	3001      	adds	r0, #1
 8008b12:	d03a      	beq.n	8008b8a <_malloc_r+0xea>
 8008b14:	6823      	ldr	r3, [r4, #0]
 8008b16:	442b      	add	r3, r5
 8008b18:	6023      	str	r3, [r4, #0]
 8008b1a:	f8d8 3000 	ldr.w	r3, [r8]
 8008b1e:	685a      	ldr	r2, [r3, #4]
 8008b20:	bb62      	cbnz	r2, 8008b7c <_malloc_r+0xdc>
 8008b22:	f8c8 7000 	str.w	r7, [r8]
 8008b26:	e00f      	b.n	8008b48 <_malloc_r+0xa8>
 8008b28:	6822      	ldr	r2, [r4, #0]
 8008b2a:	1b52      	subs	r2, r2, r5
 8008b2c:	d420      	bmi.n	8008b70 <_malloc_r+0xd0>
 8008b2e:	2a0b      	cmp	r2, #11
 8008b30:	d917      	bls.n	8008b62 <_malloc_r+0xc2>
 8008b32:	1961      	adds	r1, r4, r5
 8008b34:	42a3      	cmp	r3, r4
 8008b36:	6025      	str	r5, [r4, #0]
 8008b38:	bf18      	it	ne
 8008b3a:	6059      	strne	r1, [r3, #4]
 8008b3c:	6863      	ldr	r3, [r4, #4]
 8008b3e:	bf08      	it	eq
 8008b40:	f8c8 1000 	streq.w	r1, [r8]
 8008b44:	5162      	str	r2, [r4, r5]
 8008b46:	604b      	str	r3, [r1, #4]
 8008b48:	4630      	mov	r0, r6
 8008b4a:	f000 f82f 	bl	8008bac <__malloc_unlock>
 8008b4e:	f104 000b 	add.w	r0, r4, #11
 8008b52:	1d23      	adds	r3, r4, #4
 8008b54:	f020 0007 	bic.w	r0, r0, #7
 8008b58:	1ac2      	subs	r2, r0, r3
 8008b5a:	bf1c      	itt	ne
 8008b5c:	1a1b      	subne	r3, r3, r0
 8008b5e:	50a3      	strne	r3, [r4, r2]
 8008b60:	e7af      	b.n	8008ac2 <_malloc_r+0x22>
 8008b62:	6862      	ldr	r2, [r4, #4]
 8008b64:	42a3      	cmp	r3, r4
 8008b66:	bf0c      	ite	eq
 8008b68:	f8c8 2000 	streq.w	r2, [r8]
 8008b6c:	605a      	strne	r2, [r3, #4]
 8008b6e:	e7eb      	b.n	8008b48 <_malloc_r+0xa8>
 8008b70:	4623      	mov	r3, r4
 8008b72:	6864      	ldr	r4, [r4, #4]
 8008b74:	e7ae      	b.n	8008ad4 <_malloc_r+0x34>
 8008b76:	463c      	mov	r4, r7
 8008b78:	687f      	ldr	r7, [r7, #4]
 8008b7a:	e7b6      	b.n	8008aea <_malloc_r+0x4a>
 8008b7c:	461a      	mov	r2, r3
 8008b7e:	685b      	ldr	r3, [r3, #4]
 8008b80:	42a3      	cmp	r3, r4
 8008b82:	d1fb      	bne.n	8008b7c <_malloc_r+0xdc>
 8008b84:	2300      	movs	r3, #0
 8008b86:	6053      	str	r3, [r2, #4]
 8008b88:	e7de      	b.n	8008b48 <_malloc_r+0xa8>
 8008b8a:	230c      	movs	r3, #12
 8008b8c:	6033      	str	r3, [r6, #0]
 8008b8e:	4630      	mov	r0, r6
 8008b90:	f000 f80c 	bl	8008bac <__malloc_unlock>
 8008b94:	e794      	b.n	8008ac0 <_malloc_r+0x20>
 8008b96:	6005      	str	r5, [r0, #0]
 8008b98:	e7d6      	b.n	8008b48 <_malloc_r+0xa8>
 8008b9a:	bf00      	nop
 8008b9c:	200003b8 	.word	0x200003b8

08008ba0 <__malloc_lock>:
 8008ba0:	4801      	ldr	r0, [pc, #4]	@ (8008ba8 <__malloc_lock+0x8>)
 8008ba2:	f000 b9cc 	b.w	8008f3e <__retarget_lock_acquire_recursive>
 8008ba6:	bf00      	nop
 8008ba8:	200004fc 	.word	0x200004fc

08008bac <__malloc_unlock>:
 8008bac:	4801      	ldr	r0, [pc, #4]	@ (8008bb4 <__malloc_unlock+0x8>)
 8008bae:	f000 b9c7 	b.w	8008f40 <__retarget_lock_release_recursive>
 8008bb2:	bf00      	nop
 8008bb4:	200004fc 	.word	0x200004fc

08008bb8 <std>:
 8008bb8:	2300      	movs	r3, #0
 8008bba:	b510      	push	{r4, lr}
 8008bbc:	4604      	mov	r4, r0
 8008bbe:	e9c0 3300 	strd	r3, r3, [r0]
 8008bc2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008bc6:	6083      	str	r3, [r0, #8]
 8008bc8:	8181      	strh	r1, [r0, #12]
 8008bca:	6643      	str	r3, [r0, #100]	@ 0x64
 8008bcc:	81c2      	strh	r2, [r0, #14]
 8008bce:	6183      	str	r3, [r0, #24]
 8008bd0:	4619      	mov	r1, r3
 8008bd2:	2208      	movs	r2, #8
 8008bd4:	305c      	adds	r0, #92	@ 0x5c
 8008bd6:	f000 f928 	bl	8008e2a <memset>
 8008bda:	4b0d      	ldr	r3, [pc, #52]	@ (8008c10 <std+0x58>)
 8008bdc:	6263      	str	r3, [r4, #36]	@ 0x24
 8008bde:	4b0d      	ldr	r3, [pc, #52]	@ (8008c14 <std+0x5c>)
 8008be0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008be2:	4b0d      	ldr	r3, [pc, #52]	@ (8008c18 <std+0x60>)
 8008be4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008be6:	4b0d      	ldr	r3, [pc, #52]	@ (8008c1c <std+0x64>)
 8008be8:	6323      	str	r3, [r4, #48]	@ 0x30
 8008bea:	4b0d      	ldr	r3, [pc, #52]	@ (8008c20 <std+0x68>)
 8008bec:	6224      	str	r4, [r4, #32]
 8008bee:	429c      	cmp	r4, r3
 8008bf0:	d006      	beq.n	8008c00 <std+0x48>
 8008bf2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008bf6:	4294      	cmp	r4, r2
 8008bf8:	d002      	beq.n	8008c00 <std+0x48>
 8008bfa:	33d0      	adds	r3, #208	@ 0xd0
 8008bfc:	429c      	cmp	r4, r3
 8008bfe:	d105      	bne.n	8008c0c <std+0x54>
 8008c00:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008c04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c08:	f000 b998 	b.w	8008f3c <__retarget_lock_init_recursive>
 8008c0c:	bd10      	pop	{r4, pc}
 8008c0e:	bf00      	nop
 8008c10:	08008da5 	.word	0x08008da5
 8008c14:	08008dc7 	.word	0x08008dc7
 8008c18:	08008dff 	.word	0x08008dff
 8008c1c:	08008e23 	.word	0x08008e23
 8008c20:	200003bc 	.word	0x200003bc

08008c24 <stdio_exit_handler>:
 8008c24:	4a02      	ldr	r2, [pc, #8]	@ (8008c30 <stdio_exit_handler+0xc>)
 8008c26:	4903      	ldr	r1, [pc, #12]	@ (8008c34 <stdio_exit_handler+0x10>)
 8008c28:	4803      	ldr	r0, [pc, #12]	@ (8008c38 <stdio_exit_handler+0x14>)
 8008c2a:	f000 b869 	b.w	8008d00 <_fwalk_sglue>
 8008c2e:	bf00      	nop
 8008c30:	20000018 	.word	0x20000018
 8008c34:	0800992d 	.word	0x0800992d
 8008c38:	20000028 	.word	0x20000028

08008c3c <cleanup_stdio>:
 8008c3c:	6841      	ldr	r1, [r0, #4]
 8008c3e:	4b0c      	ldr	r3, [pc, #48]	@ (8008c70 <cleanup_stdio+0x34>)
 8008c40:	4299      	cmp	r1, r3
 8008c42:	b510      	push	{r4, lr}
 8008c44:	4604      	mov	r4, r0
 8008c46:	d001      	beq.n	8008c4c <cleanup_stdio+0x10>
 8008c48:	f000 fe70 	bl	800992c <_fflush_r>
 8008c4c:	68a1      	ldr	r1, [r4, #8]
 8008c4e:	4b09      	ldr	r3, [pc, #36]	@ (8008c74 <cleanup_stdio+0x38>)
 8008c50:	4299      	cmp	r1, r3
 8008c52:	d002      	beq.n	8008c5a <cleanup_stdio+0x1e>
 8008c54:	4620      	mov	r0, r4
 8008c56:	f000 fe69 	bl	800992c <_fflush_r>
 8008c5a:	68e1      	ldr	r1, [r4, #12]
 8008c5c:	4b06      	ldr	r3, [pc, #24]	@ (8008c78 <cleanup_stdio+0x3c>)
 8008c5e:	4299      	cmp	r1, r3
 8008c60:	d004      	beq.n	8008c6c <cleanup_stdio+0x30>
 8008c62:	4620      	mov	r0, r4
 8008c64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c68:	f000 be60 	b.w	800992c <_fflush_r>
 8008c6c:	bd10      	pop	{r4, pc}
 8008c6e:	bf00      	nop
 8008c70:	200003bc 	.word	0x200003bc
 8008c74:	20000424 	.word	0x20000424
 8008c78:	2000048c 	.word	0x2000048c

08008c7c <global_stdio_init.part.0>:
 8008c7c:	b510      	push	{r4, lr}
 8008c7e:	4b0b      	ldr	r3, [pc, #44]	@ (8008cac <global_stdio_init.part.0+0x30>)
 8008c80:	4c0b      	ldr	r4, [pc, #44]	@ (8008cb0 <global_stdio_init.part.0+0x34>)
 8008c82:	4a0c      	ldr	r2, [pc, #48]	@ (8008cb4 <global_stdio_init.part.0+0x38>)
 8008c84:	601a      	str	r2, [r3, #0]
 8008c86:	4620      	mov	r0, r4
 8008c88:	2200      	movs	r2, #0
 8008c8a:	2104      	movs	r1, #4
 8008c8c:	f7ff ff94 	bl	8008bb8 <std>
 8008c90:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008c94:	2201      	movs	r2, #1
 8008c96:	2109      	movs	r1, #9
 8008c98:	f7ff ff8e 	bl	8008bb8 <std>
 8008c9c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008ca0:	2202      	movs	r2, #2
 8008ca2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ca6:	2112      	movs	r1, #18
 8008ca8:	f7ff bf86 	b.w	8008bb8 <std>
 8008cac:	200004f4 	.word	0x200004f4
 8008cb0:	200003bc 	.word	0x200003bc
 8008cb4:	08008c25 	.word	0x08008c25

08008cb8 <__sfp_lock_acquire>:
 8008cb8:	4801      	ldr	r0, [pc, #4]	@ (8008cc0 <__sfp_lock_acquire+0x8>)
 8008cba:	f000 b940 	b.w	8008f3e <__retarget_lock_acquire_recursive>
 8008cbe:	bf00      	nop
 8008cc0:	200004fd 	.word	0x200004fd

08008cc4 <__sfp_lock_release>:
 8008cc4:	4801      	ldr	r0, [pc, #4]	@ (8008ccc <__sfp_lock_release+0x8>)
 8008cc6:	f000 b93b 	b.w	8008f40 <__retarget_lock_release_recursive>
 8008cca:	bf00      	nop
 8008ccc:	200004fd 	.word	0x200004fd

08008cd0 <__sinit>:
 8008cd0:	b510      	push	{r4, lr}
 8008cd2:	4604      	mov	r4, r0
 8008cd4:	f7ff fff0 	bl	8008cb8 <__sfp_lock_acquire>
 8008cd8:	6a23      	ldr	r3, [r4, #32]
 8008cda:	b11b      	cbz	r3, 8008ce4 <__sinit+0x14>
 8008cdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ce0:	f7ff bff0 	b.w	8008cc4 <__sfp_lock_release>
 8008ce4:	4b04      	ldr	r3, [pc, #16]	@ (8008cf8 <__sinit+0x28>)
 8008ce6:	6223      	str	r3, [r4, #32]
 8008ce8:	4b04      	ldr	r3, [pc, #16]	@ (8008cfc <__sinit+0x2c>)
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d1f5      	bne.n	8008cdc <__sinit+0xc>
 8008cf0:	f7ff ffc4 	bl	8008c7c <global_stdio_init.part.0>
 8008cf4:	e7f2      	b.n	8008cdc <__sinit+0xc>
 8008cf6:	bf00      	nop
 8008cf8:	08008c3d 	.word	0x08008c3d
 8008cfc:	200004f4 	.word	0x200004f4

08008d00 <_fwalk_sglue>:
 8008d00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d04:	4607      	mov	r7, r0
 8008d06:	4688      	mov	r8, r1
 8008d08:	4614      	mov	r4, r2
 8008d0a:	2600      	movs	r6, #0
 8008d0c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008d10:	f1b9 0901 	subs.w	r9, r9, #1
 8008d14:	d505      	bpl.n	8008d22 <_fwalk_sglue+0x22>
 8008d16:	6824      	ldr	r4, [r4, #0]
 8008d18:	2c00      	cmp	r4, #0
 8008d1a:	d1f7      	bne.n	8008d0c <_fwalk_sglue+0xc>
 8008d1c:	4630      	mov	r0, r6
 8008d1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d22:	89ab      	ldrh	r3, [r5, #12]
 8008d24:	2b01      	cmp	r3, #1
 8008d26:	d907      	bls.n	8008d38 <_fwalk_sglue+0x38>
 8008d28:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008d2c:	3301      	adds	r3, #1
 8008d2e:	d003      	beq.n	8008d38 <_fwalk_sglue+0x38>
 8008d30:	4629      	mov	r1, r5
 8008d32:	4638      	mov	r0, r7
 8008d34:	47c0      	blx	r8
 8008d36:	4306      	orrs	r6, r0
 8008d38:	3568      	adds	r5, #104	@ 0x68
 8008d3a:	e7e9      	b.n	8008d10 <_fwalk_sglue+0x10>

08008d3c <iprintf>:
 8008d3c:	b40f      	push	{r0, r1, r2, r3}
 8008d3e:	b507      	push	{r0, r1, r2, lr}
 8008d40:	4906      	ldr	r1, [pc, #24]	@ (8008d5c <iprintf+0x20>)
 8008d42:	ab04      	add	r3, sp, #16
 8008d44:	6808      	ldr	r0, [r1, #0]
 8008d46:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d4a:	6881      	ldr	r1, [r0, #8]
 8008d4c:	9301      	str	r3, [sp, #4]
 8008d4e:	f000 fac5 	bl	80092dc <_vfiprintf_r>
 8008d52:	b003      	add	sp, #12
 8008d54:	f85d eb04 	ldr.w	lr, [sp], #4
 8008d58:	b004      	add	sp, #16
 8008d5a:	4770      	bx	lr
 8008d5c:	20000024 	.word	0x20000024

08008d60 <siprintf>:
 8008d60:	b40e      	push	{r1, r2, r3}
 8008d62:	b510      	push	{r4, lr}
 8008d64:	b09d      	sub	sp, #116	@ 0x74
 8008d66:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008d68:	9002      	str	r0, [sp, #8]
 8008d6a:	9006      	str	r0, [sp, #24]
 8008d6c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008d70:	480a      	ldr	r0, [pc, #40]	@ (8008d9c <siprintf+0x3c>)
 8008d72:	9107      	str	r1, [sp, #28]
 8008d74:	9104      	str	r1, [sp, #16]
 8008d76:	490a      	ldr	r1, [pc, #40]	@ (8008da0 <siprintf+0x40>)
 8008d78:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d7c:	9105      	str	r1, [sp, #20]
 8008d7e:	2400      	movs	r4, #0
 8008d80:	a902      	add	r1, sp, #8
 8008d82:	6800      	ldr	r0, [r0, #0]
 8008d84:	9301      	str	r3, [sp, #4]
 8008d86:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008d88:	f000 f982 	bl	8009090 <_svfiprintf_r>
 8008d8c:	9b02      	ldr	r3, [sp, #8]
 8008d8e:	701c      	strb	r4, [r3, #0]
 8008d90:	b01d      	add	sp, #116	@ 0x74
 8008d92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d96:	b003      	add	sp, #12
 8008d98:	4770      	bx	lr
 8008d9a:	bf00      	nop
 8008d9c:	20000024 	.word	0x20000024
 8008da0:	ffff0208 	.word	0xffff0208

08008da4 <__sread>:
 8008da4:	b510      	push	{r4, lr}
 8008da6:	460c      	mov	r4, r1
 8008da8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008dac:	f000 f868 	bl	8008e80 <_read_r>
 8008db0:	2800      	cmp	r0, #0
 8008db2:	bfab      	itete	ge
 8008db4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008db6:	89a3      	ldrhlt	r3, [r4, #12]
 8008db8:	181b      	addge	r3, r3, r0
 8008dba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008dbe:	bfac      	ite	ge
 8008dc0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008dc2:	81a3      	strhlt	r3, [r4, #12]
 8008dc4:	bd10      	pop	{r4, pc}

08008dc6 <__swrite>:
 8008dc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008dca:	461f      	mov	r7, r3
 8008dcc:	898b      	ldrh	r3, [r1, #12]
 8008dce:	05db      	lsls	r3, r3, #23
 8008dd0:	4605      	mov	r5, r0
 8008dd2:	460c      	mov	r4, r1
 8008dd4:	4616      	mov	r6, r2
 8008dd6:	d505      	bpl.n	8008de4 <__swrite+0x1e>
 8008dd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ddc:	2302      	movs	r3, #2
 8008dde:	2200      	movs	r2, #0
 8008de0:	f000 f83c 	bl	8008e5c <_lseek_r>
 8008de4:	89a3      	ldrh	r3, [r4, #12]
 8008de6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008dea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008dee:	81a3      	strh	r3, [r4, #12]
 8008df0:	4632      	mov	r2, r6
 8008df2:	463b      	mov	r3, r7
 8008df4:	4628      	mov	r0, r5
 8008df6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008dfa:	f000 b863 	b.w	8008ec4 <_write_r>

08008dfe <__sseek>:
 8008dfe:	b510      	push	{r4, lr}
 8008e00:	460c      	mov	r4, r1
 8008e02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e06:	f000 f829 	bl	8008e5c <_lseek_r>
 8008e0a:	1c43      	adds	r3, r0, #1
 8008e0c:	89a3      	ldrh	r3, [r4, #12]
 8008e0e:	bf15      	itete	ne
 8008e10:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008e12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008e16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008e1a:	81a3      	strheq	r3, [r4, #12]
 8008e1c:	bf18      	it	ne
 8008e1e:	81a3      	strhne	r3, [r4, #12]
 8008e20:	bd10      	pop	{r4, pc}

08008e22 <__sclose>:
 8008e22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e26:	f000 b809 	b.w	8008e3c <_close_r>

08008e2a <memset>:
 8008e2a:	4402      	add	r2, r0
 8008e2c:	4603      	mov	r3, r0
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	d100      	bne.n	8008e34 <memset+0xa>
 8008e32:	4770      	bx	lr
 8008e34:	f803 1b01 	strb.w	r1, [r3], #1
 8008e38:	e7f9      	b.n	8008e2e <memset+0x4>
	...

08008e3c <_close_r>:
 8008e3c:	b538      	push	{r3, r4, r5, lr}
 8008e3e:	4d06      	ldr	r5, [pc, #24]	@ (8008e58 <_close_r+0x1c>)
 8008e40:	2300      	movs	r3, #0
 8008e42:	4604      	mov	r4, r0
 8008e44:	4608      	mov	r0, r1
 8008e46:	602b      	str	r3, [r5, #0]
 8008e48:	f7f9 fbdd 	bl	8002606 <_close>
 8008e4c:	1c43      	adds	r3, r0, #1
 8008e4e:	d102      	bne.n	8008e56 <_close_r+0x1a>
 8008e50:	682b      	ldr	r3, [r5, #0]
 8008e52:	b103      	cbz	r3, 8008e56 <_close_r+0x1a>
 8008e54:	6023      	str	r3, [r4, #0]
 8008e56:	bd38      	pop	{r3, r4, r5, pc}
 8008e58:	200004f8 	.word	0x200004f8

08008e5c <_lseek_r>:
 8008e5c:	b538      	push	{r3, r4, r5, lr}
 8008e5e:	4d07      	ldr	r5, [pc, #28]	@ (8008e7c <_lseek_r+0x20>)
 8008e60:	4604      	mov	r4, r0
 8008e62:	4608      	mov	r0, r1
 8008e64:	4611      	mov	r1, r2
 8008e66:	2200      	movs	r2, #0
 8008e68:	602a      	str	r2, [r5, #0]
 8008e6a:	461a      	mov	r2, r3
 8008e6c:	f7f9 fbf2 	bl	8002654 <_lseek>
 8008e70:	1c43      	adds	r3, r0, #1
 8008e72:	d102      	bne.n	8008e7a <_lseek_r+0x1e>
 8008e74:	682b      	ldr	r3, [r5, #0]
 8008e76:	b103      	cbz	r3, 8008e7a <_lseek_r+0x1e>
 8008e78:	6023      	str	r3, [r4, #0]
 8008e7a:	bd38      	pop	{r3, r4, r5, pc}
 8008e7c:	200004f8 	.word	0x200004f8

08008e80 <_read_r>:
 8008e80:	b538      	push	{r3, r4, r5, lr}
 8008e82:	4d07      	ldr	r5, [pc, #28]	@ (8008ea0 <_read_r+0x20>)
 8008e84:	4604      	mov	r4, r0
 8008e86:	4608      	mov	r0, r1
 8008e88:	4611      	mov	r1, r2
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	602a      	str	r2, [r5, #0]
 8008e8e:	461a      	mov	r2, r3
 8008e90:	f7f9 fb80 	bl	8002594 <_read>
 8008e94:	1c43      	adds	r3, r0, #1
 8008e96:	d102      	bne.n	8008e9e <_read_r+0x1e>
 8008e98:	682b      	ldr	r3, [r5, #0]
 8008e9a:	b103      	cbz	r3, 8008e9e <_read_r+0x1e>
 8008e9c:	6023      	str	r3, [r4, #0]
 8008e9e:	bd38      	pop	{r3, r4, r5, pc}
 8008ea0:	200004f8 	.word	0x200004f8

08008ea4 <_sbrk_r>:
 8008ea4:	b538      	push	{r3, r4, r5, lr}
 8008ea6:	4d06      	ldr	r5, [pc, #24]	@ (8008ec0 <_sbrk_r+0x1c>)
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	4604      	mov	r4, r0
 8008eac:	4608      	mov	r0, r1
 8008eae:	602b      	str	r3, [r5, #0]
 8008eb0:	f7f9 fbde 	bl	8002670 <_sbrk>
 8008eb4:	1c43      	adds	r3, r0, #1
 8008eb6:	d102      	bne.n	8008ebe <_sbrk_r+0x1a>
 8008eb8:	682b      	ldr	r3, [r5, #0]
 8008eba:	b103      	cbz	r3, 8008ebe <_sbrk_r+0x1a>
 8008ebc:	6023      	str	r3, [r4, #0]
 8008ebe:	bd38      	pop	{r3, r4, r5, pc}
 8008ec0:	200004f8 	.word	0x200004f8

08008ec4 <_write_r>:
 8008ec4:	b538      	push	{r3, r4, r5, lr}
 8008ec6:	4d07      	ldr	r5, [pc, #28]	@ (8008ee4 <_write_r+0x20>)
 8008ec8:	4604      	mov	r4, r0
 8008eca:	4608      	mov	r0, r1
 8008ecc:	4611      	mov	r1, r2
 8008ece:	2200      	movs	r2, #0
 8008ed0:	602a      	str	r2, [r5, #0]
 8008ed2:	461a      	mov	r2, r3
 8008ed4:	f7f9 fb7b 	bl	80025ce <_write>
 8008ed8:	1c43      	adds	r3, r0, #1
 8008eda:	d102      	bne.n	8008ee2 <_write_r+0x1e>
 8008edc:	682b      	ldr	r3, [r5, #0]
 8008ede:	b103      	cbz	r3, 8008ee2 <_write_r+0x1e>
 8008ee0:	6023      	str	r3, [r4, #0]
 8008ee2:	bd38      	pop	{r3, r4, r5, pc}
 8008ee4:	200004f8 	.word	0x200004f8

08008ee8 <__errno>:
 8008ee8:	4b01      	ldr	r3, [pc, #4]	@ (8008ef0 <__errno+0x8>)
 8008eea:	6818      	ldr	r0, [r3, #0]
 8008eec:	4770      	bx	lr
 8008eee:	bf00      	nop
 8008ef0:	20000024 	.word	0x20000024

08008ef4 <__libc_init_array>:
 8008ef4:	b570      	push	{r4, r5, r6, lr}
 8008ef6:	4d0d      	ldr	r5, [pc, #52]	@ (8008f2c <__libc_init_array+0x38>)
 8008ef8:	4c0d      	ldr	r4, [pc, #52]	@ (8008f30 <__libc_init_array+0x3c>)
 8008efa:	1b64      	subs	r4, r4, r5
 8008efc:	10a4      	asrs	r4, r4, #2
 8008efe:	2600      	movs	r6, #0
 8008f00:	42a6      	cmp	r6, r4
 8008f02:	d109      	bne.n	8008f18 <__libc_init_array+0x24>
 8008f04:	4d0b      	ldr	r5, [pc, #44]	@ (8008f34 <__libc_init_array+0x40>)
 8008f06:	4c0c      	ldr	r4, [pc, #48]	@ (8008f38 <__libc_init_array+0x44>)
 8008f08:	f000 feae 	bl	8009c68 <_init>
 8008f0c:	1b64      	subs	r4, r4, r5
 8008f0e:	10a4      	asrs	r4, r4, #2
 8008f10:	2600      	movs	r6, #0
 8008f12:	42a6      	cmp	r6, r4
 8008f14:	d105      	bne.n	8008f22 <__libc_init_array+0x2e>
 8008f16:	bd70      	pop	{r4, r5, r6, pc}
 8008f18:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f1c:	4798      	blx	r3
 8008f1e:	3601      	adds	r6, #1
 8008f20:	e7ee      	b.n	8008f00 <__libc_init_array+0xc>
 8008f22:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f26:	4798      	blx	r3
 8008f28:	3601      	adds	r6, #1
 8008f2a:	e7f2      	b.n	8008f12 <__libc_init_array+0x1e>
 8008f2c:	0800a2d0 	.word	0x0800a2d0
 8008f30:	0800a2d0 	.word	0x0800a2d0
 8008f34:	0800a2d0 	.word	0x0800a2d0
 8008f38:	0800a2d4 	.word	0x0800a2d4

08008f3c <__retarget_lock_init_recursive>:
 8008f3c:	4770      	bx	lr

08008f3e <__retarget_lock_acquire_recursive>:
 8008f3e:	4770      	bx	lr

08008f40 <__retarget_lock_release_recursive>:
 8008f40:	4770      	bx	lr
	...

08008f44 <_free_r>:
 8008f44:	b538      	push	{r3, r4, r5, lr}
 8008f46:	4605      	mov	r5, r0
 8008f48:	2900      	cmp	r1, #0
 8008f4a:	d041      	beq.n	8008fd0 <_free_r+0x8c>
 8008f4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f50:	1f0c      	subs	r4, r1, #4
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	bfb8      	it	lt
 8008f56:	18e4      	addlt	r4, r4, r3
 8008f58:	f7ff fe22 	bl	8008ba0 <__malloc_lock>
 8008f5c:	4a1d      	ldr	r2, [pc, #116]	@ (8008fd4 <_free_r+0x90>)
 8008f5e:	6813      	ldr	r3, [r2, #0]
 8008f60:	b933      	cbnz	r3, 8008f70 <_free_r+0x2c>
 8008f62:	6063      	str	r3, [r4, #4]
 8008f64:	6014      	str	r4, [r2, #0]
 8008f66:	4628      	mov	r0, r5
 8008f68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f6c:	f7ff be1e 	b.w	8008bac <__malloc_unlock>
 8008f70:	42a3      	cmp	r3, r4
 8008f72:	d908      	bls.n	8008f86 <_free_r+0x42>
 8008f74:	6820      	ldr	r0, [r4, #0]
 8008f76:	1821      	adds	r1, r4, r0
 8008f78:	428b      	cmp	r3, r1
 8008f7a:	bf01      	itttt	eq
 8008f7c:	6819      	ldreq	r1, [r3, #0]
 8008f7e:	685b      	ldreq	r3, [r3, #4]
 8008f80:	1809      	addeq	r1, r1, r0
 8008f82:	6021      	streq	r1, [r4, #0]
 8008f84:	e7ed      	b.n	8008f62 <_free_r+0x1e>
 8008f86:	461a      	mov	r2, r3
 8008f88:	685b      	ldr	r3, [r3, #4]
 8008f8a:	b10b      	cbz	r3, 8008f90 <_free_r+0x4c>
 8008f8c:	42a3      	cmp	r3, r4
 8008f8e:	d9fa      	bls.n	8008f86 <_free_r+0x42>
 8008f90:	6811      	ldr	r1, [r2, #0]
 8008f92:	1850      	adds	r0, r2, r1
 8008f94:	42a0      	cmp	r0, r4
 8008f96:	d10b      	bne.n	8008fb0 <_free_r+0x6c>
 8008f98:	6820      	ldr	r0, [r4, #0]
 8008f9a:	4401      	add	r1, r0
 8008f9c:	1850      	adds	r0, r2, r1
 8008f9e:	4283      	cmp	r3, r0
 8008fa0:	6011      	str	r1, [r2, #0]
 8008fa2:	d1e0      	bne.n	8008f66 <_free_r+0x22>
 8008fa4:	6818      	ldr	r0, [r3, #0]
 8008fa6:	685b      	ldr	r3, [r3, #4]
 8008fa8:	6053      	str	r3, [r2, #4]
 8008faa:	4408      	add	r0, r1
 8008fac:	6010      	str	r0, [r2, #0]
 8008fae:	e7da      	b.n	8008f66 <_free_r+0x22>
 8008fb0:	d902      	bls.n	8008fb8 <_free_r+0x74>
 8008fb2:	230c      	movs	r3, #12
 8008fb4:	602b      	str	r3, [r5, #0]
 8008fb6:	e7d6      	b.n	8008f66 <_free_r+0x22>
 8008fb8:	6820      	ldr	r0, [r4, #0]
 8008fba:	1821      	adds	r1, r4, r0
 8008fbc:	428b      	cmp	r3, r1
 8008fbe:	bf04      	itt	eq
 8008fc0:	6819      	ldreq	r1, [r3, #0]
 8008fc2:	685b      	ldreq	r3, [r3, #4]
 8008fc4:	6063      	str	r3, [r4, #4]
 8008fc6:	bf04      	itt	eq
 8008fc8:	1809      	addeq	r1, r1, r0
 8008fca:	6021      	streq	r1, [r4, #0]
 8008fcc:	6054      	str	r4, [r2, #4]
 8008fce:	e7ca      	b.n	8008f66 <_free_r+0x22>
 8008fd0:	bd38      	pop	{r3, r4, r5, pc}
 8008fd2:	bf00      	nop
 8008fd4:	200003b8 	.word	0x200003b8

08008fd8 <__ssputs_r>:
 8008fd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fdc:	688e      	ldr	r6, [r1, #8]
 8008fde:	461f      	mov	r7, r3
 8008fe0:	42be      	cmp	r6, r7
 8008fe2:	680b      	ldr	r3, [r1, #0]
 8008fe4:	4682      	mov	sl, r0
 8008fe6:	460c      	mov	r4, r1
 8008fe8:	4690      	mov	r8, r2
 8008fea:	d82d      	bhi.n	8009048 <__ssputs_r+0x70>
 8008fec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008ff0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008ff4:	d026      	beq.n	8009044 <__ssputs_r+0x6c>
 8008ff6:	6965      	ldr	r5, [r4, #20]
 8008ff8:	6909      	ldr	r1, [r1, #16]
 8008ffa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008ffe:	eba3 0901 	sub.w	r9, r3, r1
 8009002:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009006:	1c7b      	adds	r3, r7, #1
 8009008:	444b      	add	r3, r9
 800900a:	106d      	asrs	r5, r5, #1
 800900c:	429d      	cmp	r5, r3
 800900e:	bf38      	it	cc
 8009010:	461d      	movcc	r5, r3
 8009012:	0553      	lsls	r3, r2, #21
 8009014:	d527      	bpl.n	8009066 <__ssputs_r+0x8e>
 8009016:	4629      	mov	r1, r5
 8009018:	f7ff fd42 	bl	8008aa0 <_malloc_r>
 800901c:	4606      	mov	r6, r0
 800901e:	b360      	cbz	r0, 800907a <__ssputs_r+0xa2>
 8009020:	6921      	ldr	r1, [r4, #16]
 8009022:	464a      	mov	r2, r9
 8009024:	f000 fd58 	bl	8009ad8 <memcpy>
 8009028:	89a3      	ldrh	r3, [r4, #12]
 800902a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800902e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009032:	81a3      	strh	r3, [r4, #12]
 8009034:	6126      	str	r6, [r4, #16]
 8009036:	6165      	str	r5, [r4, #20]
 8009038:	444e      	add	r6, r9
 800903a:	eba5 0509 	sub.w	r5, r5, r9
 800903e:	6026      	str	r6, [r4, #0]
 8009040:	60a5      	str	r5, [r4, #8]
 8009042:	463e      	mov	r6, r7
 8009044:	42be      	cmp	r6, r7
 8009046:	d900      	bls.n	800904a <__ssputs_r+0x72>
 8009048:	463e      	mov	r6, r7
 800904a:	6820      	ldr	r0, [r4, #0]
 800904c:	4632      	mov	r2, r6
 800904e:	4641      	mov	r1, r8
 8009050:	f000 fd28 	bl	8009aa4 <memmove>
 8009054:	68a3      	ldr	r3, [r4, #8]
 8009056:	1b9b      	subs	r3, r3, r6
 8009058:	60a3      	str	r3, [r4, #8]
 800905a:	6823      	ldr	r3, [r4, #0]
 800905c:	4433      	add	r3, r6
 800905e:	6023      	str	r3, [r4, #0]
 8009060:	2000      	movs	r0, #0
 8009062:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009066:	462a      	mov	r2, r5
 8009068:	f000 fd44 	bl	8009af4 <_realloc_r>
 800906c:	4606      	mov	r6, r0
 800906e:	2800      	cmp	r0, #0
 8009070:	d1e0      	bne.n	8009034 <__ssputs_r+0x5c>
 8009072:	6921      	ldr	r1, [r4, #16]
 8009074:	4650      	mov	r0, sl
 8009076:	f7ff ff65 	bl	8008f44 <_free_r>
 800907a:	230c      	movs	r3, #12
 800907c:	f8ca 3000 	str.w	r3, [sl]
 8009080:	89a3      	ldrh	r3, [r4, #12]
 8009082:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009086:	81a3      	strh	r3, [r4, #12]
 8009088:	f04f 30ff 	mov.w	r0, #4294967295
 800908c:	e7e9      	b.n	8009062 <__ssputs_r+0x8a>
	...

08009090 <_svfiprintf_r>:
 8009090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009094:	4698      	mov	r8, r3
 8009096:	898b      	ldrh	r3, [r1, #12]
 8009098:	061b      	lsls	r3, r3, #24
 800909a:	b09d      	sub	sp, #116	@ 0x74
 800909c:	4607      	mov	r7, r0
 800909e:	460d      	mov	r5, r1
 80090a0:	4614      	mov	r4, r2
 80090a2:	d510      	bpl.n	80090c6 <_svfiprintf_r+0x36>
 80090a4:	690b      	ldr	r3, [r1, #16]
 80090a6:	b973      	cbnz	r3, 80090c6 <_svfiprintf_r+0x36>
 80090a8:	2140      	movs	r1, #64	@ 0x40
 80090aa:	f7ff fcf9 	bl	8008aa0 <_malloc_r>
 80090ae:	6028      	str	r0, [r5, #0]
 80090b0:	6128      	str	r0, [r5, #16]
 80090b2:	b930      	cbnz	r0, 80090c2 <_svfiprintf_r+0x32>
 80090b4:	230c      	movs	r3, #12
 80090b6:	603b      	str	r3, [r7, #0]
 80090b8:	f04f 30ff 	mov.w	r0, #4294967295
 80090bc:	b01d      	add	sp, #116	@ 0x74
 80090be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090c2:	2340      	movs	r3, #64	@ 0x40
 80090c4:	616b      	str	r3, [r5, #20]
 80090c6:	2300      	movs	r3, #0
 80090c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80090ca:	2320      	movs	r3, #32
 80090cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80090d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80090d4:	2330      	movs	r3, #48	@ 0x30
 80090d6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009274 <_svfiprintf_r+0x1e4>
 80090da:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80090de:	f04f 0901 	mov.w	r9, #1
 80090e2:	4623      	mov	r3, r4
 80090e4:	469a      	mov	sl, r3
 80090e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090ea:	b10a      	cbz	r2, 80090f0 <_svfiprintf_r+0x60>
 80090ec:	2a25      	cmp	r2, #37	@ 0x25
 80090ee:	d1f9      	bne.n	80090e4 <_svfiprintf_r+0x54>
 80090f0:	ebba 0b04 	subs.w	fp, sl, r4
 80090f4:	d00b      	beq.n	800910e <_svfiprintf_r+0x7e>
 80090f6:	465b      	mov	r3, fp
 80090f8:	4622      	mov	r2, r4
 80090fa:	4629      	mov	r1, r5
 80090fc:	4638      	mov	r0, r7
 80090fe:	f7ff ff6b 	bl	8008fd8 <__ssputs_r>
 8009102:	3001      	adds	r0, #1
 8009104:	f000 80a7 	beq.w	8009256 <_svfiprintf_r+0x1c6>
 8009108:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800910a:	445a      	add	r2, fp
 800910c:	9209      	str	r2, [sp, #36]	@ 0x24
 800910e:	f89a 3000 	ldrb.w	r3, [sl]
 8009112:	2b00      	cmp	r3, #0
 8009114:	f000 809f 	beq.w	8009256 <_svfiprintf_r+0x1c6>
 8009118:	2300      	movs	r3, #0
 800911a:	f04f 32ff 	mov.w	r2, #4294967295
 800911e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009122:	f10a 0a01 	add.w	sl, sl, #1
 8009126:	9304      	str	r3, [sp, #16]
 8009128:	9307      	str	r3, [sp, #28]
 800912a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800912e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009130:	4654      	mov	r4, sl
 8009132:	2205      	movs	r2, #5
 8009134:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009138:	484e      	ldr	r0, [pc, #312]	@ (8009274 <_svfiprintf_r+0x1e4>)
 800913a:	f7f7 f851 	bl	80001e0 <memchr>
 800913e:	9a04      	ldr	r2, [sp, #16]
 8009140:	b9d8      	cbnz	r0, 800917a <_svfiprintf_r+0xea>
 8009142:	06d0      	lsls	r0, r2, #27
 8009144:	bf44      	itt	mi
 8009146:	2320      	movmi	r3, #32
 8009148:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800914c:	0711      	lsls	r1, r2, #28
 800914e:	bf44      	itt	mi
 8009150:	232b      	movmi	r3, #43	@ 0x2b
 8009152:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009156:	f89a 3000 	ldrb.w	r3, [sl]
 800915a:	2b2a      	cmp	r3, #42	@ 0x2a
 800915c:	d015      	beq.n	800918a <_svfiprintf_r+0xfa>
 800915e:	9a07      	ldr	r2, [sp, #28]
 8009160:	4654      	mov	r4, sl
 8009162:	2000      	movs	r0, #0
 8009164:	f04f 0c0a 	mov.w	ip, #10
 8009168:	4621      	mov	r1, r4
 800916a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800916e:	3b30      	subs	r3, #48	@ 0x30
 8009170:	2b09      	cmp	r3, #9
 8009172:	d94b      	bls.n	800920c <_svfiprintf_r+0x17c>
 8009174:	b1b0      	cbz	r0, 80091a4 <_svfiprintf_r+0x114>
 8009176:	9207      	str	r2, [sp, #28]
 8009178:	e014      	b.n	80091a4 <_svfiprintf_r+0x114>
 800917a:	eba0 0308 	sub.w	r3, r0, r8
 800917e:	fa09 f303 	lsl.w	r3, r9, r3
 8009182:	4313      	orrs	r3, r2
 8009184:	9304      	str	r3, [sp, #16]
 8009186:	46a2      	mov	sl, r4
 8009188:	e7d2      	b.n	8009130 <_svfiprintf_r+0xa0>
 800918a:	9b03      	ldr	r3, [sp, #12]
 800918c:	1d19      	adds	r1, r3, #4
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	9103      	str	r1, [sp, #12]
 8009192:	2b00      	cmp	r3, #0
 8009194:	bfbb      	ittet	lt
 8009196:	425b      	neglt	r3, r3
 8009198:	f042 0202 	orrlt.w	r2, r2, #2
 800919c:	9307      	strge	r3, [sp, #28]
 800919e:	9307      	strlt	r3, [sp, #28]
 80091a0:	bfb8      	it	lt
 80091a2:	9204      	strlt	r2, [sp, #16]
 80091a4:	7823      	ldrb	r3, [r4, #0]
 80091a6:	2b2e      	cmp	r3, #46	@ 0x2e
 80091a8:	d10a      	bne.n	80091c0 <_svfiprintf_r+0x130>
 80091aa:	7863      	ldrb	r3, [r4, #1]
 80091ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80091ae:	d132      	bne.n	8009216 <_svfiprintf_r+0x186>
 80091b0:	9b03      	ldr	r3, [sp, #12]
 80091b2:	1d1a      	adds	r2, r3, #4
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	9203      	str	r2, [sp, #12]
 80091b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80091bc:	3402      	adds	r4, #2
 80091be:	9305      	str	r3, [sp, #20]
 80091c0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009284 <_svfiprintf_r+0x1f4>
 80091c4:	7821      	ldrb	r1, [r4, #0]
 80091c6:	2203      	movs	r2, #3
 80091c8:	4650      	mov	r0, sl
 80091ca:	f7f7 f809 	bl	80001e0 <memchr>
 80091ce:	b138      	cbz	r0, 80091e0 <_svfiprintf_r+0x150>
 80091d0:	9b04      	ldr	r3, [sp, #16]
 80091d2:	eba0 000a 	sub.w	r0, r0, sl
 80091d6:	2240      	movs	r2, #64	@ 0x40
 80091d8:	4082      	lsls	r2, r0
 80091da:	4313      	orrs	r3, r2
 80091dc:	3401      	adds	r4, #1
 80091de:	9304      	str	r3, [sp, #16]
 80091e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091e4:	4824      	ldr	r0, [pc, #144]	@ (8009278 <_svfiprintf_r+0x1e8>)
 80091e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80091ea:	2206      	movs	r2, #6
 80091ec:	f7f6 fff8 	bl	80001e0 <memchr>
 80091f0:	2800      	cmp	r0, #0
 80091f2:	d036      	beq.n	8009262 <_svfiprintf_r+0x1d2>
 80091f4:	4b21      	ldr	r3, [pc, #132]	@ (800927c <_svfiprintf_r+0x1ec>)
 80091f6:	bb1b      	cbnz	r3, 8009240 <_svfiprintf_r+0x1b0>
 80091f8:	9b03      	ldr	r3, [sp, #12]
 80091fa:	3307      	adds	r3, #7
 80091fc:	f023 0307 	bic.w	r3, r3, #7
 8009200:	3308      	adds	r3, #8
 8009202:	9303      	str	r3, [sp, #12]
 8009204:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009206:	4433      	add	r3, r6
 8009208:	9309      	str	r3, [sp, #36]	@ 0x24
 800920a:	e76a      	b.n	80090e2 <_svfiprintf_r+0x52>
 800920c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009210:	460c      	mov	r4, r1
 8009212:	2001      	movs	r0, #1
 8009214:	e7a8      	b.n	8009168 <_svfiprintf_r+0xd8>
 8009216:	2300      	movs	r3, #0
 8009218:	3401      	adds	r4, #1
 800921a:	9305      	str	r3, [sp, #20]
 800921c:	4619      	mov	r1, r3
 800921e:	f04f 0c0a 	mov.w	ip, #10
 8009222:	4620      	mov	r0, r4
 8009224:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009228:	3a30      	subs	r2, #48	@ 0x30
 800922a:	2a09      	cmp	r2, #9
 800922c:	d903      	bls.n	8009236 <_svfiprintf_r+0x1a6>
 800922e:	2b00      	cmp	r3, #0
 8009230:	d0c6      	beq.n	80091c0 <_svfiprintf_r+0x130>
 8009232:	9105      	str	r1, [sp, #20]
 8009234:	e7c4      	b.n	80091c0 <_svfiprintf_r+0x130>
 8009236:	fb0c 2101 	mla	r1, ip, r1, r2
 800923a:	4604      	mov	r4, r0
 800923c:	2301      	movs	r3, #1
 800923e:	e7f0      	b.n	8009222 <_svfiprintf_r+0x192>
 8009240:	ab03      	add	r3, sp, #12
 8009242:	9300      	str	r3, [sp, #0]
 8009244:	462a      	mov	r2, r5
 8009246:	4b0e      	ldr	r3, [pc, #56]	@ (8009280 <_svfiprintf_r+0x1f0>)
 8009248:	a904      	add	r1, sp, #16
 800924a:	4638      	mov	r0, r7
 800924c:	f3af 8000 	nop.w
 8009250:	1c42      	adds	r2, r0, #1
 8009252:	4606      	mov	r6, r0
 8009254:	d1d6      	bne.n	8009204 <_svfiprintf_r+0x174>
 8009256:	89ab      	ldrh	r3, [r5, #12]
 8009258:	065b      	lsls	r3, r3, #25
 800925a:	f53f af2d 	bmi.w	80090b8 <_svfiprintf_r+0x28>
 800925e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009260:	e72c      	b.n	80090bc <_svfiprintf_r+0x2c>
 8009262:	ab03      	add	r3, sp, #12
 8009264:	9300      	str	r3, [sp, #0]
 8009266:	462a      	mov	r2, r5
 8009268:	4b05      	ldr	r3, [pc, #20]	@ (8009280 <_svfiprintf_r+0x1f0>)
 800926a:	a904      	add	r1, sp, #16
 800926c:	4638      	mov	r0, r7
 800926e:	f000 f9bb 	bl	80095e8 <_printf_i>
 8009272:	e7ed      	b.n	8009250 <_svfiprintf_r+0x1c0>
 8009274:	0800a294 	.word	0x0800a294
 8009278:	0800a29e 	.word	0x0800a29e
 800927c:	00000000 	.word	0x00000000
 8009280:	08008fd9 	.word	0x08008fd9
 8009284:	0800a29a 	.word	0x0800a29a

08009288 <__sfputc_r>:
 8009288:	6893      	ldr	r3, [r2, #8]
 800928a:	3b01      	subs	r3, #1
 800928c:	2b00      	cmp	r3, #0
 800928e:	b410      	push	{r4}
 8009290:	6093      	str	r3, [r2, #8]
 8009292:	da08      	bge.n	80092a6 <__sfputc_r+0x1e>
 8009294:	6994      	ldr	r4, [r2, #24]
 8009296:	42a3      	cmp	r3, r4
 8009298:	db01      	blt.n	800929e <__sfputc_r+0x16>
 800929a:	290a      	cmp	r1, #10
 800929c:	d103      	bne.n	80092a6 <__sfputc_r+0x1e>
 800929e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092a2:	f000 bb6b 	b.w	800997c <__swbuf_r>
 80092a6:	6813      	ldr	r3, [r2, #0]
 80092a8:	1c58      	adds	r0, r3, #1
 80092aa:	6010      	str	r0, [r2, #0]
 80092ac:	7019      	strb	r1, [r3, #0]
 80092ae:	4608      	mov	r0, r1
 80092b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092b4:	4770      	bx	lr

080092b6 <__sfputs_r>:
 80092b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092b8:	4606      	mov	r6, r0
 80092ba:	460f      	mov	r7, r1
 80092bc:	4614      	mov	r4, r2
 80092be:	18d5      	adds	r5, r2, r3
 80092c0:	42ac      	cmp	r4, r5
 80092c2:	d101      	bne.n	80092c8 <__sfputs_r+0x12>
 80092c4:	2000      	movs	r0, #0
 80092c6:	e007      	b.n	80092d8 <__sfputs_r+0x22>
 80092c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092cc:	463a      	mov	r2, r7
 80092ce:	4630      	mov	r0, r6
 80092d0:	f7ff ffda 	bl	8009288 <__sfputc_r>
 80092d4:	1c43      	adds	r3, r0, #1
 80092d6:	d1f3      	bne.n	80092c0 <__sfputs_r+0xa>
 80092d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080092dc <_vfiprintf_r>:
 80092dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092e0:	460d      	mov	r5, r1
 80092e2:	b09d      	sub	sp, #116	@ 0x74
 80092e4:	4614      	mov	r4, r2
 80092e6:	4698      	mov	r8, r3
 80092e8:	4606      	mov	r6, r0
 80092ea:	b118      	cbz	r0, 80092f4 <_vfiprintf_r+0x18>
 80092ec:	6a03      	ldr	r3, [r0, #32]
 80092ee:	b90b      	cbnz	r3, 80092f4 <_vfiprintf_r+0x18>
 80092f0:	f7ff fcee 	bl	8008cd0 <__sinit>
 80092f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80092f6:	07d9      	lsls	r1, r3, #31
 80092f8:	d405      	bmi.n	8009306 <_vfiprintf_r+0x2a>
 80092fa:	89ab      	ldrh	r3, [r5, #12]
 80092fc:	059a      	lsls	r2, r3, #22
 80092fe:	d402      	bmi.n	8009306 <_vfiprintf_r+0x2a>
 8009300:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009302:	f7ff fe1c 	bl	8008f3e <__retarget_lock_acquire_recursive>
 8009306:	89ab      	ldrh	r3, [r5, #12]
 8009308:	071b      	lsls	r3, r3, #28
 800930a:	d501      	bpl.n	8009310 <_vfiprintf_r+0x34>
 800930c:	692b      	ldr	r3, [r5, #16]
 800930e:	b99b      	cbnz	r3, 8009338 <_vfiprintf_r+0x5c>
 8009310:	4629      	mov	r1, r5
 8009312:	4630      	mov	r0, r6
 8009314:	f000 fb70 	bl	80099f8 <__swsetup_r>
 8009318:	b170      	cbz	r0, 8009338 <_vfiprintf_r+0x5c>
 800931a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800931c:	07dc      	lsls	r4, r3, #31
 800931e:	d504      	bpl.n	800932a <_vfiprintf_r+0x4e>
 8009320:	f04f 30ff 	mov.w	r0, #4294967295
 8009324:	b01d      	add	sp, #116	@ 0x74
 8009326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800932a:	89ab      	ldrh	r3, [r5, #12]
 800932c:	0598      	lsls	r0, r3, #22
 800932e:	d4f7      	bmi.n	8009320 <_vfiprintf_r+0x44>
 8009330:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009332:	f7ff fe05 	bl	8008f40 <__retarget_lock_release_recursive>
 8009336:	e7f3      	b.n	8009320 <_vfiprintf_r+0x44>
 8009338:	2300      	movs	r3, #0
 800933a:	9309      	str	r3, [sp, #36]	@ 0x24
 800933c:	2320      	movs	r3, #32
 800933e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009342:	f8cd 800c 	str.w	r8, [sp, #12]
 8009346:	2330      	movs	r3, #48	@ 0x30
 8009348:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80094f8 <_vfiprintf_r+0x21c>
 800934c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009350:	f04f 0901 	mov.w	r9, #1
 8009354:	4623      	mov	r3, r4
 8009356:	469a      	mov	sl, r3
 8009358:	f813 2b01 	ldrb.w	r2, [r3], #1
 800935c:	b10a      	cbz	r2, 8009362 <_vfiprintf_r+0x86>
 800935e:	2a25      	cmp	r2, #37	@ 0x25
 8009360:	d1f9      	bne.n	8009356 <_vfiprintf_r+0x7a>
 8009362:	ebba 0b04 	subs.w	fp, sl, r4
 8009366:	d00b      	beq.n	8009380 <_vfiprintf_r+0xa4>
 8009368:	465b      	mov	r3, fp
 800936a:	4622      	mov	r2, r4
 800936c:	4629      	mov	r1, r5
 800936e:	4630      	mov	r0, r6
 8009370:	f7ff ffa1 	bl	80092b6 <__sfputs_r>
 8009374:	3001      	adds	r0, #1
 8009376:	f000 80a7 	beq.w	80094c8 <_vfiprintf_r+0x1ec>
 800937a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800937c:	445a      	add	r2, fp
 800937e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009380:	f89a 3000 	ldrb.w	r3, [sl]
 8009384:	2b00      	cmp	r3, #0
 8009386:	f000 809f 	beq.w	80094c8 <_vfiprintf_r+0x1ec>
 800938a:	2300      	movs	r3, #0
 800938c:	f04f 32ff 	mov.w	r2, #4294967295
 8009390:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009394:	f10a 0a01 	add.w	sl, sl, #1
 8009398:	9304      	str	r3, [sp, #16]
 800939a:	9307      	str	r3, [sp, #28]
 800939c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80093a0:	931a      	str	r3, [sp, #104]	@ 0x68
 80093a2:	4654      	mov	r4, sl
 80093a4:	2205      	movs	r2, #5
 80093a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093aa:	4853      	ldr	r0, [pc, #332]	@ (80094f8 <_vfiprintf_r+0x21c>)
 80093ac:	f7f6 ff18 	bl	80001e0 <memchr>
 80093b0:	9a04      	ldr	r2, [sp, #16]
 80093b2:	b9d8      	cbnz	r0, 80093ec <_vfiprintf_r+0x110>
 80093b4:	06d1      	lsls	r1, r2, #27
 80093b6:	bf44      	itt	mi
 80093b8:	2320      	movmi	r3, #32
 80093ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093be:	0713      	lsls	r3, r2, #28
 80093c0:	bf44      	itt	mi
 80093c2:	232b      	movmi	r3, #43	@ 0x2b
 80093c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093c8:	f89a 3000 	ldrb.w	r3, [sl]
 80093cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80093ce:	d015      	beq.n	80093fc <_vfiprintf_r+0x120>
 80093d0:	9a07      	ldr	r2, [sp, #28]
 80093d2:	4654      	mov	r4, sl
 80093d4:	2000      	movs	r0, #0
 80093d6:	f04f 0c0a 	mov.w	ip, #10
 80093da:	4621      	mov	r1, r4
 80093dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80093e0:	3b30      	subs	r3, #48	@ 0x30
 80093e2:	2b09      	cmp	r3, #9
 80093e4:	d94b      	bls.n	800947e <_vfiprintf_r+0x1a2>
 80093e6:	b1b0      	cbz	r0, 8009416 <_vfiprintf_r+0x13a>
 80093e8:	9207      	str	r2, [sp, #28]
 80093ea:	e014      	b.n	8009416 <_vfiprintf_r+0x13a>
 80093ec:	eba0 0308 	sub.w	r3, r0, r8
 80093f0:	fa09 f303 	lsl.w	r3, r9, r3
 80093f4:	4313      	orrs	r3, r2
 80093f6:	9304      	str	r3, [sp, #16]
 80093f8:	46a2      	mov	sl, r4
 80093fa:	e7d2      	b.n	80093a2 <_vfiprintf_r+0xc6>
 80093fc:	9b03      	ldr	r3, [sp, #12]
 80093fe:	1d19      	adds	r1, r3, #4
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	9103      	str	r1, [sp, #12]
 8009404:	2b00      	cmp	r3, #0
 8009406:	bfbb      	ittet	lt
 8009408:	425b      	neglt	r3, r3
 800940a:	f042 0202 	orrlt.w	r2, r2, #2
 800940e:	9307      	strge	r3, [sp, #28]
 8009410:	9307      	strlt	r3, [sp, #28]
 8009412:	bfb8      	it	lt
 8009414:	9204      	strlt	r2, [sp, #16]
 8009416:	7823      	ldrb	r3, [r4, #0]
 8009418:	2b2e      	cmp	r3, #46	@ 0x2e
 800941a:	d10a      	bne.n	8009432 <_vfiprintf_r+0x156>
 800941c:	7863      	ldrb	r3, [r4, #1]
 800941e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009420:	d132      	bne.n	8009488 <_vfiprintf_r+0x1ac>
 8009422:	9b03      	ldr	r3, [sp, #12]
 8009424:	1d1a      	adds	r2, r3, #4
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	9203      	str	r2, [sp, #12]
 800942a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800942e:	3402      	adds	r4, #2
 8009430:	9305      	str	r3, [sp, #20]
 8009432:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009508 <_vfiprintf_r+0x22c>
 8009436:	7821      	ldrb	r1, [r4, #0]
 8009438:	2203      	movs	r2, #3
 800943a:	4650      	mov	r0, sl
 800943c:	f7f6 fed0 	bl	80001e0 <memchr>
 8009440:	b138      	cbz	r0, 8009452 <_vfiprintf_r+0x176>
 8009442:	9b04      	ldr	r3, [sp, #16]
 8009444:	eba0 000a 	sub.w	r0, r0, sl
 8009448:	2240      	movs	r2, #64	@ 0x40
 800944a:	4082      	lsls	r2, r0
 800944c:	4313      	orrs	r3, r2
 800944e:	3401      	adds	r4, #1
 8009450:	9304      	str	r3, [sp, #16]
 8009452:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009456:	4829      	ldr	r0, [pc, #164]	@ (80094fc <_vfiprintf_r+0x220>)
 8009458:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800945c:	2206      	movs	r2, #6
 800945e:	f7f6 febf 	bl	80001e0 <memchr>
 8009462:	2800      	cmp	r0, #0
 8009464:	d03f      	beq.n	80094e6 <_vfiprintf_r+0x20a>
 8009466:	4b26      	ldr	r3, [pc, #152]	@ (8009500 <_vfiprintf_r+0x224>)
 8009468:	bb1b      	cbnz	r3, 80094b2 <_vfiprintf_r+0x1d6>
 800946a:	9b03      	ldr	r3, [sp, #12]
 800946c:	3307      	adds	r3, #7
 800946e:	f023 0307 	bic.w	r3, r3, #7
 8009472:	3308      	adds	r3, #8
 8009474:	9303      	str	r3, [sp, #12]
 8009476:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009478:	443b      	add	r3, r7
 800947a:	9309      	str	r3, [sp, #36]	@ 0x24
 800947c:	e76a      	b.n	8009354 <_vfiprintf_r+0x78>
 800947e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009482:	460c      	mov	r4, r1
 8009484:	2001      	movs	r0, #1
 8009486:	e7a8      	b.n	80093da <_vfiprintf_r+0xfe>
 8009488:	2300      	movs	r3, #0
 800948a:	3401      	adds	r4, #1
 800948c:	9305      	str	r3, [sp, #20]
 800948e:	4619      	mov	r1, r3
 8009490:	f04f 0c0a 	mov.w	ip, #10
 8009494:	4620      	mov	r0, r4
 8009496:	f810 2b01 	ldrb.w	r2, [r0], #1
 800949a:	3a30      	subs	r2, #48	@ 0x30
 800949c:	2a09      	cmp	r2, #9
 800949e:	d903      	bls.n	80094a8 <_vfiprintf_r+0x1cc>
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d0c6      	beq.n	8009432 <_vfiprintf_r+0x156>
 80094a4:	9105      	str	r1, [sp, #20]
 80094a6:	e7c4      	b.n	8009432 <_vfiprintf_r+0x156>
 80094a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80094ac:	4604      	mov	r4, r0
 80094ae:	2301      	movs	r3, #1
 80094b0:	e7f0      	b.n	8009494 <_vfiprintf_r+0x1b8>
 80094b2:	ab03      	add	r3, sp, #12
 80094b4:	9300      	str	r3, [sp, #0]
 80094b6:	462a      	mov	r2, r5
 80094b8:	4b12      	ldr	r3, [pc, #72]	@ (8009504 <_vfiprintf_r+0x228>)
 80094ba:	a904      	add	r1, sp, #16
 80094bc:	4630      	mov	r0, r6
 80094be:	f3af 8000 	nop.w
 80094c2:	4607      	mov	r7, r0
 80094c4:	1c78      	adds	r0, r7, #1
 80094c6:	d1d6      	bne.n	8009476 <_vfiprintf_r+0x19a>
 80094c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80094ca:	07d9      	lsls	r1, r3, #31
 80094cc:	d405      	bmi.n	80094da <_vfiprintf_r+0x1fe>
 80094ce:	89ab      	ldrh	r3, [r5, #12]
 80094d0:	059a      	lsls	r2, r3, #22
 80094d2:	d402      	bmi.n	80094da <_vfiprintf_r+0x1fe>
 80094d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80094d6:	f7ff fd33 	bl	8008f40 <__retarget_lock_release_recursive>
 80094da:	89ab      	ldrh	r3, [r5, #12]
 80094dc:	065b      	lsls	r3, r3, #25
 80094de:	f53f af1f 	bmi.w	8009320 <_vfiprintf_r+0x44>
 80094e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80094e4:	e71e      	b.n	8009324 <_vfiprintf_r+0x48>
 80094e6:	ab03      	add	r3, sp, #12
 80094e8:	9300      	str	r3, [sp, #0]
 80094ea:	462a      	mov	r2, r5
 80094ec:	4b05      	ldr	r3, [pc, #20]	@ (8009504 <_vfiprintf_r+0x228>)
 80094ee:	a904      	add	r1, sp, #16
 80094f0:	4630      	mov	r0, r6
 80094f2:	f000 f879 	bl	80095e8 <_printf_i>
 80094f6:	e7e4      	b.n	80094c2 <_vfiprintf_r+0x1e6>
 80094f8:	0800a294 	.word	0x0800a294
 80094fc:	0800a29e 	.word	0x0800a29e
 8009500:	00000000 	.word	0x00000000
 8009504:	080092b7 	.word	0x080092b7
 8009508:	0800a29a 	.word	0x0800a29a

0800950c <_printf_common>:
 800950c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009510:	4616      	mov	r6, r2
 8009512:	4698      	mov	r8, r3
 8009514:	688a      	ldr	r2, [r1, #8]
 8009516:	690b      	ldr	r3, [r1, #16]
 8009518:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800951c:	4293      	cmp	r3, r2
 800951e:	bfb8      	it	lt
 8009520:	4613      	movlt	r3, r2
 8009522:	6033      	str	r3, [r6, #0]
 8009524:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009528:	4607      	mov	r7, r0
 800952a:	460c      	mov	r4, r1
 800952c:	b10a      	cbz	r2, 8009532 <_printf_common+0x26>
 800952e:	3301      	adds	r3, #1
 8009530:	6033      	str	r3, [r6, #0]
 8009532:	6823      	ldr	r3, [r4, #0]
 8009534:	0699      	lsls	r1, r3, #26
 8009536:	bf42      	ittt	mi
 8009538:	6833      	ldrmi	r3, [r6, #0]
 800953a:	3302      	addmi	r3, #2
 800953c:	6033      	strmi	r3, [r6, #0]
 800953e:	6825      	ldr	r5, [r4, #0]
 8009540:	f015 0506 	ands.w	r5, r5, #6
 8009544:	d106      	bne.n	8009554 <_printf_common+0x48>
 8009546:	f104 0a19 	add.w	sl, r4, #25
 800954a:	68e3      	ldr	r3, [r4, #12]
 800954c:	6832      	ldr	r2, [r6, #0]
 800954e:	1a9b      	subs	r3, r3, r2
 8009550:	42ab      	cmp	r3, r5
 8009552:	dc26      	bgt.n	80095a2 <_printf_common+0x96>
 8009554:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009558:	6822      	ldr	r2, [r4, #0]
 800955a:	3b00      	subs	r3, #0
 800955c:	bf18      	it	ne
 800955e:	2301      	movne	r3, #1
 8009560:	0692      	lsls	r2, r2, #26
 8009562:	d42b      	bmi.n	80095bc <_printf_common+0xb0>
 8009564:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009568:	4641      	mov	r1, r8
 800956a:	4638      	mov	r0, r7
 800956c:	47c8      	blx	r9
 800956e:	3001      	adds	r0, #1
 8009570:	d01e      	beq.n	80095b0 <_printf_common+0xa4>
 8009572:	6823      	ldr	r3, [r4, #0]
 8009574:	6922      	ldr	r2, [r4, #16]
 8009576:	f003 0306 	and.w	r3, r3, #6
 800957a:	2b04      	cmp	r3, #4
 800957c:	bf02      	ittt	eq
 800957e:	68e5      	ldreq	r5, [r4, #12]
 8009580:	6833      	ldreq	r3, [r6, #0]
 8009582:	1aed      	subeq	r5, r5, r3
 8009584:	68a3      	ldr	r3, [r4, #8]
 8009586:	bf0c      	ite	eq
 8009588:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800958c:	2500      	movne	r5, #0
 800958e:	4293      	cmp	r3, r2
 8009590:	bfc4      	itt	gt
 8009592:	1a9b      	subgt	r3, r3, r2
 8009594:	18ed      	addgt	r5, r5, r3
 8009596:	2600      	movs	r6, #0
 8009598:	341a      	adds	r4, #26
 800959a:	42b5      	cmp	r5, r6
 800959c:	d11a      	bne.n	80095d4 <_printf_common+0xc8>
 800959e:	2000      	movs	r0, #0
 80095a0:	e008      	b.n	80095b4 <_printf_common+0xa8>
 80095a2:	2301      	movs	r3, #1
 80095a4:	4652      	mov	r2, sl
 80095a6:	4641      	mov	r1, r8
 80095a8:	4638      	mov	r0, r7
 80095aa:	47c8      	blx	r9
 80095ac:	3001      	adds	r0, #1
 80095ae:	d103      	bne.n	80095b8 <_printf_common+0xac>
 80095b0:	f04f 30ff 	mov.w	r0, #4294967295
 80095b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095b8:	3501      	adds	r5, #1
 80095ba:	e7c6      	b.n	800954a <_printf_common+0x3e>
 80095bc:	18e1      	adds	r1, r4, r3
 80095be:	1c5a      	adds	r2, r3, #1
 80095c0:	2030      	movs	r0, #48	@ 0x30
 80095c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80095c6:	4422      	add	r2, r4
 80095c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80095cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80095d0:	3302      	adds	r3, #2
 80095d2:	e7c7      	b.n	8009564 <_printf_common+0x58>
 80095d4:	2301      	movs	r3, #1
 80095d6:	4622      	mov	r2, r4
 80095d8:	4641      	mov	r1, r8
 80095da:	4638      	mov	r0, r7
 80095dc:	47c8      	blx	r9
 80095de:	3001      	adds	r0, #1
 80095e0:	d0e6      	beq.n	80095b0 <_printf_common+0xa4>
 80095e2:	3601      	adds	r6, #1
 80095e4:	e7d9      	b.n	800959a <_printf_common+0x8e>
	...

080095e8 <_printf_i>:
 80095e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80095ec:	7e0f      	ldrb	r7, [r1, #24]
 80095ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80095f0:	2f78      	cmp	r7, #120	@ 0x78
 80095f2:	4691      	mov	r9, r2
 80095f4:	4680      	mov	r8, r0
 80095f6:	460c      	mov	r4, r1
 80095f8:	469a      	mov	sl, r3
 80095fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80095fe:	d807      	bhi.n	8009610 <_printf_i+0x28>
 8009600:	2f62      	cmp	r7, #98	@ 0x62
 8009602:	d80a      	bhi.n	800961a <_printf_i+0x32>
 8009604:	2f00      	cmp	r7, #0
 8009606:	f000 80d1 	beq.w	80097ac <_printf_i+0x1c4>
 800960a:	2f58      	cmp	r7, #88	@ 0x58
 800960c:	f000 80b8 	beq.w	8009780 <_printf_i+0x198>
 8009610:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009614:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009618:	e03a      	b.n	8009690 <_printf_i+0xa8>
 800961a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800961e:	2b15      	cmp	r3, #21
 8009620:	d8f6      	bhi.n	8009610 <_printf_i+0x28>
 8009622:	a101      	add	r1, pc, #4	@ (adr r1, 8009628 <_printf_i+0x40>)
 8009624:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009628:	08009681 	.word	0x08009681
 800962c:	08009695 	.word	0x08009695
 8009630:	08009611 	.word	0x08009611
 8009634:	08009611 	.word	0x08009611
 8009638:	08009611 	.word	0x08009611
 800963c:	08009611 	.word	0x08009611
 8009640:	08009695 	.word	0x08009695
 8009644:	08009611 	.word	0x08009611
 8009648:	08009611 	.word	0x08009611
 800964c:	08009611 	.word	0x08009611
 8009650:	08009611 	.word	0x08009611
 8009654:	08009793 	.word	0x08009793
 8009658:	080096bf 	.word	0x080096bf
 800965c:	0800974d 	.word	0x0800974d
 8009660:	08009611 	.word	0x08009611
 8009664:	08009611 	.word	0x08009611
 8009668:	080097b5 	.word	0x080097b5
 800966c:	08009611 	.word	0x08009611
 8009670:	080096bf 	.word	0x080096bf
 8009674:	08009611 	.word	0x08009611
 8009678:	08009611 	.word	0x08009611
 800967c:	08009755 	.word	0x08009755
 8009680:	6833      	ldr	r3, [r6, #0]
 8009682:	1d1a      	adds	r2, r3, #4
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	6032      	str	r2, [r6, #0]
 8009688:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800968c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009690:	2301      	movs	r3, #1
 8009692:	e09c      	b.n	80097ce <_printf_i+0x1e6>
 8009694:	6833      	ldr	r3, [r6, #0]
 8009696:	6820      	ldr	r0, [r4, #0]
 8009698:	1d19      	adds	r1, r3, #4
 800969a:	6031      	str	r1, [r6, #0]
 800969c:	0606      	lsls	r6, r0, #24
 800969e:	d501      	bpl.n	80096a4 <_printf_i+0xbc>
 80096a0:	681d      	ldr	r5, [r3, #0]
 80096a2:	e003      	b.n	80096ac <_printf_i+0xc4>
 80096a4:	0645      	lsls	r5, r0, #25
 80096a6:	d5fb      	bpl.n	80096a0 <_printf_i+0xb8>
 80096a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80096ac:	2d00      	cmp	r5, #0
 80096ae:	da03      	bge.n	80096b8 <_printf_i+0xd0>
 80096b0:	232d      	movs	r3, #45	@ 0x2d
 80096b2:	426d      	negs	r5, r5
 80096b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80096b8:	4858      	ldr	r0, [pc, #352]	@ (800981c <_printf_i+0x234>)
 80096ba:	230a      	movs	r3, #10
 80096bc:	e011      	b.n	80096e2 <_printf_i+0xfa>
 80096be:	6821      	ldr	r1, [r4, #0]
 80096c0:	6833      	ldr	r3, [r6, #0]
 80096c2:	0608      	lsls	r0, r1, #24
 80096c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80096c8:	d402      	bmi.n	80096d0 <_printf_i+0xe8>
 80096ca:	0649      	lsls	r1, r1, #25
 80096cc:	bf48      	it	mi
 80096ce:	b2ad      	uxthmi	r5, r5
 80096d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80096d2:	4852      	ldr	r0, [pc, #328]	@ (800981c <_printf_i+0x234>)
 80096d4:	6033      	str	r3, [r6, #0]
 80096d6:	bf14      	ite	ne
 80096d8:	230a      	movne	r3, #10
 80096da:	2308      	moveq	r3, #8
 80096dc:	2100      	movs	r1, #0
 80096de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80096e2:	6866      	ldr	r6, [r4, #4]
 80096e4:	60a6      	str	r6, [r4, #8]
 80096e6:	2e00      	cmp	r6, #0
 80096e8:	db05      	blt.n	80096f6 <_printf_i+0x10e>
 80096ea:	6821      	ldr	r1, [r4, #0]
 80096ec:	432e      	orrs	r6, r5
 80096ee:	f021 0104 	bic.w	r1, r1, #4
 80096f2:	6021      	str	r1, [r4, #0]
 80096f4:	d04b      	beq.n	800978e <_printf_i+0x1a6>
 80096f6:	4616      	mov	r6, r2
 80096f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80096fc:	fb03 5711 	mls	r7, r3, r1, r5
 8009700:	5dc7      	ldrb	r7, [r0, r7]
 8009702:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009706:	462f      	mov	r7, r5
 8009708:	42bb      	cmp	r3, r7
 800970a:	460d      	mov	r5, r1
 800970c:	d9f4      	bls.n	80096f8 <_printf_i+0x110>
 800970e:	2b08      	cmp	r3, #8
 8009710:	d10b      	bne.n	800972a <_printf_i+0x142>
 8009712:	6823      	ldr	r3, [r4, #0]
 8009714:	07df      	lsls	r7, r3, #31
 8009716:	d508      	bpl.n	800972a <_printf_i+0x142>
 8009718:	6923      	ldr	r3, [r4, #16]
 800971a:	6861      	ldr	r1, [r4, #4]
 800971c:	4299      	cmp	r1, r3
 800971e:	bfde      	ittt	le
 8009720:	2330      	movle	r3, #48	@ 0x30
 8009722:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009726:	f106 36ff 	addle.w	r6, r6, #4294967295
 800972a:	1b92      	subs	r2, r2, r6
 800972c:	6122      	str	r2, [r4, #16]
 800972e:	f8cd a000 	str.w	sl, [sp]
 8009732:	464b      	mov	r3, r9
 8009734:	aa03      	add	r2, sp, #12
 8009736:	4621      	mov	r1, r4
 8009738:	4640      	mov	r0, r8
 800973a:	f7ff fee7 	bl	800950c <_printf_common>
 800973e:	3001      	adds	r0, #1
 8009740:	d14a      	bne.n	80097d8 <_printf_i+0x1f0>
 8009742:	f04f 30ff 	mov.w	r0, #4294967295
 8009746:	b004      	add	sp, #16
 8009748:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800974c:	6823      	ldr	r3, [r4, #0]
 800974e:	f043 0320 	orr.w	r3, r3, #32
 8009752:	6023      	str	r3, [r4, #0]
 8009754:	4832      	ldr	r0, [pc, #200]	@ (8009820 <_printf_i+0x238>)
 8009756:	2778      	movs	r7, #120	@ 0x78
 8009758:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800975c:	6823      	ldr	r3, [r4, #0]
 800975e:	6831      	ldr	r1, [r6, #0]
 8009760:	061f      	lsls	r7, r3, #24
 8009762:	f851 5b04 	ldr.w	r5, [r1], #4
 8009766:	d402      	bmi.n	800976e <_printf_i+0x186>
 8009768:	065f      	lsls	r7, r3, #25
 800976a:	bf48      	it	mi
 800976c:	b2ad      	uxthmi	r5, r5
 800976e:	6031      	str	r1, [r6, #0]
 8009770:	07d9      	lsls	r1, r3, #31
 8009772:	bf44      	itt	mi
 8009774:	f043 0320 	orrmi.w	r3, r3, #32
 8009778:	6023      	strmi	r3, [r4, #0]
 800977a:	b11d      	cbz	r5, 8009784 <_printf_i+0x19c>
 800977c:	2310      	movs	r3, #16
 800977e:	e7ad      	b.n	80096dc <_printf_i+0xf4>
 8009780:	4826      	ldr	r0, [pc, #152]	@ (800981c <_printf_i+0x234>)
 8009782:	e7e9      	b.n	8009758 <_printf_i+0x170>
 8009784:	6823      	ldr	r3, [r4, #0]
 8009786:	f023 0320 	bic.w	r3, r3, #32
 800978a:	6023      	str	r3, [r4, #0]
 800978c:	e7f6      	b.n	800977c <_printf_i+0x194>
 800978e:	4616      	mov	r6, r2
 8009790:	e7bd      	b.n	800970e <_printf_i+0x126>
 8009792:	6833      	ldr	r3, [r6, #0]
 8009794:	6825      	ldr	r5, [r4, #0]
 8009796:	6961      	ldr	r1, [r4, #20]
 8009798:	1d18      	adds	r0, r3, #4
 800979a:	6030      	str	r0, [r6, #0]
 800979c:	062e      	lsls	r6, r5, #24
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	d501      	bpl.n	80097a6 <_printf_i+0x1be>
 80097a2:	6019      	str	r1, [r3, #0]
 80097a4:	e002      	b.n	80097ac <_printf_i+0x1c4>
 80097a6:	0668      	lsls	r0, r5, #25
 80097a8:	d5fb      	bpl.n	80097a2 <_printf_i+0x1ba>
 80097aa:	8019      	strh	r1, [r3, #0]
 80097ac:	2300      	movs	r3, #0
 80097ae:	6123      	str	r3, [r4, #16]
 80097b0:	4616      	mov	r6, r2
 80097b2:	e7bc      	b.n	800972e <_printf_i+0x146>
 80097b4:	6833      	ldr	r3, [r6, #0]
 80097b6:	1d1a      	adds	r2, r3, #4
 80097b8:	6032      	str	r2, [r6, #0]
 80097ba:	681e      	ldr	r6, [r3, #0]
 80097bc:	6862      	ldr	r2, [r4, #4]
 80097be:	2100      	movs	r1, #0
 80097c0:	4630      	mov	r0, r6
 80097c2:	f7f6 fd0d 	bl	80001e0 <memchr>
 80097c6:	b108      	cbz	r0, 80097cc <_printf_i+0x1e4>
 80097c8:	1b80      	subs	r0, r0, r6
 80097ca:	6060      	str	r0, [r4, #4]
 80097cc:	6863      	ldr	r3, [r4, #4]
 80097ce:	6123      	str	r3, [r4, #16]
 80097d0:	2300      	movs	r3, #0
 80097d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80097d6:	e7aa      	b.n	800972e <_printf_i+0x146>
 80097d8:	6923      	ldr	r3, [r4, #16]
 80097da:	4632      	mov	r2, r6
 80097dc:	4649      	mov	r1, r9
 80097de:	4640      	mov	r0, r8
 80097e0:	47d0      	blx	sl
 80097e2:	3001      	adds	r0, #1
 80097e4:	d0ad      	beq.n	8009742 <_printf_i+0x15a>
 80097e6:	6823      	ldr	r3, [r4, #0]
 80097e8:	079b      	lsls	r3, r3, #30
 80097ea:	d413      	bmi.n	8009814 <_printf_i+0x22c>
 80097ec:	68e0      	ldr	r0, [r4, #12]
 80097ee:	9b03      	ldr	r3, [sp, #12]
 80097f0:	4298      	cmp	r0, r3
 80097f2:	bfb8      	it	lt
 80097f4:	4618      	movlt	r0, r3
 80097f6:	e7a6      	b.n	8009746 <_printf_i+0x15e>
 80097f8:	2301      	movs	r3, #1
 80097fa:	4632      	mov	r2, r6
 80097fc:	4649      	mov	r1, r9
 80097fe:	4640      	mov	r0, r8
 8009800:	47d0      	blx	sl
 8009802:	3001      	adds	r0, #1
 8009804:	d09d      	beq.n	8009742 <_printf_i+0x15a>
 8009806:	3501      	adds	r5, #1
 8009808:	68e3      	ldr	r3, [r4, #12]
 800980a:	9903      	ldr	r1, [sp, #12]
 800980c:	1a5b      	subs	r3, r3, r1
 800980e:	42ab      	cmp	r3, r5
 8009810:	dcf2      	bgt.n	80097f8 <_printf_i+0x210>
 8009812:	e7eb      	b.n	80097ec <_printf_i+0x204>
 8009814:	2500      	movs	r5, #0
 8009816:	f104 0619 	add.w	r6, r4, #25
 800981a:	e7f5      	b.n	8009808 <_printf_i+0x220>
 800981c:	0800a2a5 	.word	0x0800a2a5
 8009820:	0800a2b6 	.word	0x0800a2b6

08009824 <__sflush_r>:
 8009824:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009828:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800982c:	0716      	lsls	r6, r2, #28
 800982e:	4605      	mov	r5, r0
 8009830:	460c      	mov	r4, r1
 8009832:	d454      	bmi.n	80098de <__sflush_r+0xba>
 8009834:	684b      	ldr	r3, [r1, #4]
 8009836:	2b00      	cmp	r3, #0
 8009838:	dc02      	bgt.n	8009840 <__sflush_r+0x1c>
 800983a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800983c:	2b00      	cmp	r3, #0
 800983e:	dd48      	ble.n	80098d2 <__sflush_r+0xae>
 8009840:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009842:	2e00      	cmp	r6, #0
 8009844:	d045      	beq.n	80098d2 <__sflush_r+0xae>
 8009846:	2300      	movs	r3, #0
 8009848:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800984c:	682f      	ldr	r7, [r5, #0]
 800984e:	6a21      	ldr	r1, [r4, #32]
 8009850:	602b      	str	r3, [r5, #0]
 8009852:	d030      	beq.n	80098b6 <__sflush_r+0x92>
 8009854:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009856:	89a3      	ldrh	r3, [r4, #12]
 8009858:	0759      	lsls	r1, r3, #29
 800985a:	d505      	bpl.n	8009868 <__sflush_r+0x44>
 800985c:	6863      	ldr	r3, [r4, #4]
 800985e:	1ad2      	subs	r2, r2, r3
 8009860:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009862:	b10b      	cbz	r3, 8009868 <__sflush_r+0x44>
 8009864:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009866:	1ad2      	subs	r2, r2, r3
 8009868:	2300      	movs	r3, #0
 800986a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800986c:	6a21      	ldr	r1, [r4, #32]
 800986e:	4628      	mov	r0, r5
 8009870:	47b0      	blx	r6
 8009872:	1c43      	adds	r3, r0, #1
 8009874:	89a3      	ldrh	r3, [r4, #12]
 8009876:	d106      	bne.n	8009886 <__sflush_r+0x62>
 8009878:	6829      	ldr	r1, [r5, #0]
 800987a:	291d      	cmp	r1, #29
 800987c:	d82b      	bhi.n	80098d6 <__sflush_r+0xb2>
 800987e:	4a2a      	ldr	r2, [pc, #168]	@ (8009928 <__sflush_r+0x104>)
 8009880:	40ca      	lsrs	r2, r1
 8009882:	07d6      	lsls	r6, r2, #31
 8009884:	d527      	bpl.n	80098d6 <__sflush_r+0xb2>
 8009886:	2200      	movs	r2, #0
 8009888:	6062      	str	r2, [r4, #4]
 800988a:	04d9      	lsls	r1, r3, #19
 800988c:	6922      	ldr	r2, [r4, #16]
 800988e:	6022      	str	r2, [r4, #0]
 8009890:	d504      	bpl.n	800989c <__sflush_r+0x78>
 8009892:	1c42      	adds	r2, r0, #1
 8009894:	d101      	bne.n	800989a <__sflush_r+0x76>
 8009896:	682b      	ldr	r3, [r5, #0]
 8009898:	b903      	cbnz	r3, 800989c <__sflush_r+0x78>
 800989a:	6560      	str	r0, [r4, #84]	@ 0x54
 800989c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800989e:	602f      	str	r7, [r5, #0]
 80098a0:	b1b9      	cbz	r1, 80098d2 <__sflush_r+0xae>
 80098a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80098a6:	4299      	cmp	r1, r3
 80098a8:	d002      	beq.n	80098b0 <__sflush_r+0x8c>
 80098aa:	4628      	mov	r0, r5
 80098ac:	f7ff fb4a 	bl	8008f44 <_free_r>
 80098b0:	2300      	movs	r3, #0
 80098b2:	6363      	str	r3, [r4, #52]	@ 0x34
 80098b4:	e00d      	b.n	80098d2 <__sflush_r+0xae>
 80098b6:	2301      	movs	r3, #1
 80098b8:	4628      	mov	r0, r5
 80098ba:	47b0      	blx	r6
 80098bc:	4602      	mov	r2, r0
 80098be:	1c50      	adds	r0, r2, #1
 80098c0:	d1c9      	bne.n	8009856 <__sflush_r+0x32>
 80098c2:	682b      	ldr	r3, [r5, #0]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d0c6      	beq.n	8009856 <__sflush_r+0x32>
 80098c8:	2b1d      	cmp	r3, #29
 80098ca:	d001      	beq.n	80098d0 <__sflush_r+0xac>
 80098cc:	2b16      	cmp	r3, #22
 80098ce:	d11e      	bne.n	800990e <__sflush_r+0xea>
 80098d0:	602f      	str	r7, [r5, #0]
 80098d2:	2000      	movs	r0, #0
 80098d4:	e022      	b.n	800991c <__sflush_r+0xf8>
 80098d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80098da:	b21b      	sxth	r3, r3
 80098dc:	e01b      	b.n	8009916 <__sflush_r+0xf2>
 80098de:	690f      	ldr	r7, [r1, #16]
 80098e0:	2f00      	cmp	r7, #0
 80098e2:	d0f6      	beq.n	80098d2 <__sflush_r+0xae>
 80098e4:	0793      	lsls	r3, r2, #30
 80098e6:	680e      	ldr	r6, [r1, #0]
 80098e8:	bf08      	it	eq
 80098ea:	694b      	ldreq	r3, [r1, #20]
 80098ec:	600f      	str	r7, [r1, #0]
 80098ee:	bf18      	it	ne
 80098f0:	2300      	movne	r3, #0
 80098f2:	eba6 0807 	sub.w	r8, r6, r7
 80098f6:	608b      	str	r3, [r1, #8]
 80098f8:	f1b8 0f00 	cmp.w	r8, #0
 80098fc:	dde9      	ble.n	80098d2 <__sflush_r+0xae>
 80098fe:	6a21      	ldr	r1, [r4, #32]
 8009900:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009902:	4643      	mov	r3, r8
 8009904:	463a      	mov	r2, r7
 8009906:	4628      	mov	r0, r5
 8009908:	47b0      	blx	r6
 800990a:	2800      	cmp	r0, #0
 800990c:	dc08      	bgt.n	8009920 <__sflush_r+0xfc>
 800990e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009912:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009916:	81a3      	strh	r3, [r4, #12]
 8009918:	f04f 30ff 	mov.w	r0, #4294967295
 800991c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009920:	4407      	add	r7, r0
 8009922:	eba8 0800 	sub.w	r8, r8, r0
 8009926:	e7e7      	b.n	80098f8 <__sflush_r+0xd4>
 8009928:	20400001 	.word	0x20400001

0800992c <_fflush_r>:
 800992c:	b538      	push	{r3, r4, r5, lr}
 800992e:	690b      	ldr	r3, [r1, #16]
 8009930:	4605      	mov	r5, r0
 8009932:	460c      	mov	r4, r1
 8009934:	b913      	cbnz	r3, 800993c <_fflush_r+0x10>
 8009936:	2500      	movs	r5, #0
 8009938:	4628      	mov	r0, r5
 800993a:	bd38      	pop	{r3, r4, r5, pc}
 800993c:	b118      	cbz	r0, 8009946 <_fflush_r+0x1a>
 800993e:	6a03      	ldr	r3, [r0, #32]
 8009940:	b90b      	cbnz	r3, 8009946 <_fflush_r+0x1a>
 8009942:	f7ff f9c5 	bl	8008cd0 <__sinit>
 8009946:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800994a:	2b00      	cmp	r3, #0
 800994c:	d0f3      	beq.n	8009936 <_fflush_r+0xa>
 800994e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009950:	07d0      	lsls	r0, r2, #31
 8009952:	d404      	bmi.n	800995e <_fflush_r+0x32>
 8009954:	0599      	lsls	r1, r3, #22
 8009956:	d402      	bmi.n	800995e <_fflush_r+0x32>
 8009958:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800995a:	f7ff faf0 	bl	8008f3e <__retarget_lock_acquire_recursive>
 800995e:	4628      	mov	r0, r5
 8009960:	4621      	mov	r1, r4
 8009962:	f7ff ff5f 	bl	8009824 <__sflush_r>
 8009966:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009968:	07da      	lsls	r2, r3, #31
 800996a:	4605      	mov	r5, r0
 800996c:	d4e4      	bmi.n	8009938 <_fflush_r+0xc>
 800996e:	89a3      	ldrh	r3, [r4, #12]
 8009970:	059b      	lsls	r3, r3, #22
 8009972:	d4e1      	bmi.n	8009938 <_fflush_r+0xc>
 8009974:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009976:	f7ff fae3 	bl	8008f40 <__retarget_lock_release_recursive>
 800997a:	e7dd      	b.n	8009938 <_fflush_r+0xc>

0800997c <__swbuf_r>:
 800997c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800997e:	460e      	mov	r6, r1
 8009980:	4614      	mov	r4, r2
 8009982:	4605      	mov	r5, r0
 8009984:	b118      	cbz	r0, 800998e <__swbuf_r+0x12>
 8009986:	6a03      	ldr	r3, [r0, #32]
 8009988:	b90b      	cbnz	r3, 800998e <__swbuf_r+0x12>
 800998a:	f7ff f9a1 	bl	8008cd0 <__sinit>
 800998e:	69a3      	ldr	r3, [r4, #24]
 8009990:	60a3      	str	r3, [r4, #8]
 8009992:	89a3      	ldrh	r3, [r4, #12]
 8009994:	071a      	lsls	r2, r3, #28
 8009996:	d501      	bpl.n	800999c <__swbuf_r+0x20>
 8009998:	6923      	ldr	r3, [r4, #16]
 800999a:	b943      	cbnz	r3, 80099ae <__swbuf_r+0x32>
 800999c:	4621      	mov	r1, r4
 800999e:	4628      	mov	r0, r5
 80099a0:	f000 f82a 	bl	80099f8 <__swsetup_r>
 80099a4:	b118      	cbz	r0, 80099ae <__swbuf_r+0x32>
 80099a6:	f04f 37ff 	mov.w	r7, #4294967295
 80099aa:	4638      	mov	r0, r7
 80099ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099ae:	6823      	ldr	r3, [r4, #0]
 80099b0:	6922      	ldr	r2, [r4, #16]
 80099b2:	1a98      	subs	r0, r3, r2
 80099b4:	6963      	ldr	r3, [r4, #20]
 80099b6:	b2f6      	uxtb	r6, r6
 80099b8:	4283      	cmp	r3, r0
 80099ba:	4637      	mov	r7, r6
 80099bc:	dc05      	bgt.n	80099ca <__swbuf_r+0x4e>
 80099be:	4621      	mov	r1, r4
 80099c0:	4628      	mov	r0, r5
 80099c2:	f7ff ffb3 	bl	800992c <_fflush_r>
 80099c6:	2800      	cmp	r0, #0
 80099c8:	d1ed      	bne.n	80099a6 <__swbuf_r+0x2a>
 80099ca:	68a3      	ldr	r3, [r4, #8]
 80099cc:	3b01      	subs	r3, #1
 80099ce:	60a3      	str	r3, [r4, #8]
 80099d0:	6823      	ldr	r3, [r4, #0]
 80099d2:	1c5a      	adds	r2, r3, #1
 80099d4:	6022      	str	r2, [r4, #0]
 80099d6:	701e      	strb	r6, [r3, #0]
 80099d8:	6962      	ldr	r2, [r4, #20]
 80099da:	1c43      	adds	r3, r0, #1
 80099dc:	429a      	cmp	r2, r3
 80099de:	d004      	beq.n	80099ea <__swbuf_r+0x6e>
 80099e0:	89a3      	ldrh	r3, [r4, #12]
 80099e2:	07db      	lsls	r3, r3, #31
 80099e4:	d5e1      	bpl.n	80099aa <__swbuf_r+0x2e>
 80099e6:	2e0a      	cmp	r6, #10
 80099e8:	d1df      	bne.n	80099aa <__swbuf_r+0x2e>
 80099ea:	4621      	mov	r1, r4
 80099ec:	4628      	mov	r0, r5
 80099ee:	f7ff ff9d 	bl	800992c <_fflush_r>
 80099f2:	2800      	cmp	r0, #0
 80099f4:	d0d9      	beq.n	80099aa <__swbuf_r+0x2e>
 80099f6:	e7d6      	b.n	80099a6 <__swbuf_r+0x2a>

080099f8 <__swsetup_r>:
 80099f8:	b538      	push	{r3, r4, r5, lr}
 80099fa:	4b29      	ldr	r3, [pc, #164]	@ (8009aa0 <__swsetup_r+0xa8>)
 80099fc:	4605      	mov	r5, r0
 80099fe:	6818      	ldr	r0, [r3, #0]
 8009a00:	460c      	mov	r4, r1
 8009a02:	b118      	cbz	r0, 8009a0c <__swsetup_r+0x14>
 8009a04:	6a03      	ldr	r3, [r0, #32]
 8009a06:	b90b      	cbnz	r3, 8009a0c <__swsetup_r+0x14>
 8009a08:	f7ff f962 	bl	8008cd0 <__sinit>
 8009a0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a10:	0719      	lsls	r1, r3, #28
 8009a12:	d422      	bmi.n	8009a5a <__swsetup_r+0x62>
 8009a14:	06da      	lsls	r2, r3, #27
 8009a16:	d407      	bmi.n	8009a28 <__swsetup_r+0x30>
 8009a18:	2209      	movs	r2, #9
 8009a1a:	602a      	str	r2, [r5, #0]
 8009a1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a20:	81a3      	strh	r3, [r4, #12]
 8009a22:	f04f 30ff 	mov.w	r0, #4294967295
 8009a26:	e033      	b.n	8009a90 <__swsetup_r+0x98>
 8009a28:	0758      	lsls	r0, r3, #29
 8009a2a:	d512      	bpl.n	8009a52 <__swsetup_r+0x5a>
 8009a2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009a2e:	b141      	cbz	r1, 8009a42 <__swsetup_r+0x4a>
 8009a30:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009a34:	4299      	cmp	r1, r3
 8009a36:	d002      	beq.n	8009a3e <__swsetup_r+0x46>
 8009a38:	4628      	mov	r0, r5
 8009a3a:	f7ff fa83 	bl	8008f44 <_free_r>
 8009a3e:	2300      	movs	r3, #0
 8009a40:	6363      	str	r3, [r4, #52]	@ 0x34
 8009a42:	89a3      	ldrh	r3, [r4, #12]
 8009a44:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009a48:	81a3      	strh	r3, [r4, #12]
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	6063      	str	r3, [r4, #4]
 8009a4e:	6923      	ldr	r3, [r4, #16]
 8009a50:	6023      	str	r3, [r4, #0]
 8009a52:	89a3      	ldrh	r3, [r4, #12]
 8009a54:	f043 0308 	orr.w	r3, r3, #8
 8009a58:	81a3      	strh	r3, [r4, #12]
 8009a5a:	6923      	ldr	r3, [r4, #16]
 8009a5c:	b94b      	cbnz	r3, 8009a72 <__swsetup_r+0x7a>
 8009a5e:	89a3      	ldrh	r3, [r4, #12]
 8009a60:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009a64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a68:	d003      	beq.n	8009a72 <__swsetup_r+0x7a>
 8009a6a:	4621      	mov	r1, r4
 8009a6c:	4628      	mov	r0, r5
 8009a6e:	f000 f895 	bl	8009b9c <__smakebuf_r>
 8009a72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a76:	f013 0201 	ands.w	r2, r3, #1
 8009a7a:	d00a      	beq.n	8009a92 <__swsetup_r+0x9a>
 8009a7c:	2200      	movs	r2, #0
 8009a7e:	60a2      	str	r2, [r4, #8]
 8009a80:	6962      	ldr	r2, [r4, #20]
 8009a82:	4252      	negs	r2, r2
 8009a84:	61a2      	str	r2, [r4, #24]
 8009a86:	6922      	ldr	r2, [r4, #16]
 8009a88:	b942      	cbnz	r2, 8009a9c <__swsetup_r+0xa4>
 8009a8a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009a8e:	d1c5      	bne.n	8009a1c <__swsetup_r+0x24>
 8009a90:	bd38      	pop	{r3, r4, r5, pc}
 8009a92:	0799      	lsls	r1, r3, #30
 8009a94:	bf58      	it	pl
 8009a96:	6962      	ldrpl	r2, [r4, #20]
 8009a98:	60a2      	str	r2, [r4, #8]
 8009a9a:	e7f4      	b.n	8009a86 <__swsetup_r+0x8e>
 8009a9c:	2000      	movs	r0, #0
 8009a9e:	e7f7      	b.n	8009a90 <__swsetup_r+0x98>
 8009aa0:	20000024 	.word	0x20000024

08009aa4 <memmove>:
 8009aa4:	4288      	cmp	r0, r1
 8009aa6:	b510      	push	{r4, lr}
 8009aa8:	eb01 0402 	add.w	r4, r1, r2
 8009aac:	d902      	bls.n	8009ab4 <memmove+0x10>
 8009aae:	4284      	cmp	r4, r0
 8009ab0:	4623      	mov	r3, r4
 8009ab2:	d807      	bhi.n	8009ac4 <memmove+0x20>
 8009ab4:	1e43      	subs	r3, r0, #1
 8009ab6:	42a1      	cmp	r1, r4
 8009ab8:	d008      	beq.n	8009acc <memmove+0x28>
 8009aba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009abe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009ac2:	e7f8      	b.n	8009ab6 <memmove+0x12>
 8009ac4:	4402      	add	r2, r0
 8009ac6:	4601      	mov	r1, r0
 8009ac8:	428a      	cmp	r2, r1
 8009aca:	d100      	bne.n	8009ace <memmove+0x2a>
 8009acc:	bd10      	pop	{r4, pc}
 8009ace:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009ad2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009ad6:	e7f7      	b.n	8009ac8 <memmove+0x24>

08009ad8 <memcpy>:
 8009ad8:	440a      	add	r2, r1
 8009ada:	4291      	cmp	r1, r2
 8009adc:	f100 33ff 	add.w	r3, r0, #4294967295
 8009ae0:	d100      	bne.n	8009ae4 <memcpy+0xc>
 8009ae2:	4770      	bx	lr
 8009ae4:	b510      	push	{r4, lr}
 8009ae6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009aea:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009aee:	4291      	cmp	r1, r2
 8009af0:	d1f9      	bne.n	8009ae6 <memcpy+0xe>
 8009af2:	bd10      	pop	{r4, pc}

08009af4 <_realloc_r>:
 8009af4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009af8:	4607      	mov	r7, r0
 8009afa:	4614      	mov	r4, r2
 8009afc:	460d      	mov	r5, r1
 8009afe:	b921      	cbnz	r1, 8009b0a <_realloc_r+0x16>
 8009b00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b04:	4611      	mov	r1, r2
 8009b06:	f7fe bfcb 	b.w	8008aa0 <_malloc_r>
 8009b0a:	b92a      	cbnz	r2, 8009b18 <_realloc_r+0x24>
 8009b0c:	f7ff fa1a 	bl	8008f44 <_free_r>
 8009b10:	4625      	mov	r5, r4
 8009b12:	4628      	mov	r0, r5
 8009b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b18:	f000 f89e 	bl	8009c58 <_malloc_usable_size_r>
 8009b1c:	4284      	cmp	r4, r0
 8009b1e:	4606      	mov	r6, r0
 8009b20:	d802      	bhi.n	8009b28 <_realloc_r+0x34>
 8009b22:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009b26:	d8f4      	bhi.n	8009b12 <_realloc_r+0x1e>
 8009b28:	4621      	mov	r1, r4
 8009b2a:	4638      	mov	r0, r7
 8009b2c:	f7fe ffb8 	bl	8008aa0 <_malloc_r>
 8009b30:	4680      	mov	r8, r0
 8009b32:	b908      	cbnz	r0, 8009b38 <_realloc_r+0x44>
 8009b34:	4645      	mov	r5, r8
 8009b36:	e7ec      	b.n	8009b12 <_realloc_r+0x1e>
 8009b38:	42b4      	cmp	r4, r6
 8009b3a:	4622      	mov	r2, r4
 8009b3c:	4629      	mov	r1, r5
 8009b3e:	bf28      	it	cs
 8009b40:	4632      	movcs	r2, r6
 8009b42:	f7ff ffc9 	bl	8009ad8 <memcpy>
 8009b46:	4629      	mov	r1, r5
 8009b48:	4638      	mov	r0, r7
 8009b4a:	f7ff f9fb 	bl	8008f44 <_free_r>
 8009b4e:	e7f1      	b.n	8009b34 <_realloc_r+0x40>

08009b50 <__swhatbuf_r>:
 8009b50:	b570      	push	{r4, r5, r6, lr}
 8009b52:	460c      	mov	r4, r1
 8009b54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b58:	2900      	cmp	r1, #0
 8009b5a:	b096      	sub	sp, #88	@ 0x58
 8009b5c:	4615      	mov	r5, r2
 8009b5e:	461e      	mov	r6, r3
 8009b60:	da0d      	bge.n	8009b7e <__swhatbuf_r+0x2e>
 8009b62:	89a3      	ldrh	r3, [r4, #12]
 8009b64:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009b68:	f04f 0100 	mov.w	r1, #0
 8009b6c:	bf14      	ite	ne
 8009b6e:	2340      	movne	r3, #64	@ 0x40
 8009b70:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009b74:	2000      	movs	r0, #0
 8009b76:	6031      	str	r1, [r6, #0]
 8009b78:	602b      	str	r3, [r5, #0]
 8009b7a:	b016      	add	sp, #88	@ 0x58
 8009b7c:	bd70      	pop	{r4, r5, r6, pc}
 8009b7e:	466a      	mov	r2, sp
 8009b80:	f000 f848 	bl	8009c14 <_fstat_r>
 8009b84:	2800      	cmp	r0, #0
 8009b86:	dbec      	blt.n	8009b62 <__swhatbuf_r+0x12>
 8009b88:	9901      	ldr	r1, [sp, #4]
 8009b8a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009b8e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009b92:	4259      	negs	r1, r3
 8009b94:	4159      	adcs	r1, r3
 8009b96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009b9a:	e7eb      	b.n	8009b74 <__swhatbuf_r+0x24>

08009b9c <__smakebuf_r>:
 8009b9c:	898b      	ldrh	r3, [r1, #12]
 8009b9e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009ba0:	079d      	lsls	r5, r3, #30
 8009ba2:	4606      	mov	r6, r0
 8009ba4:	460c      	mov	r4, r1
 8009ba6:	d507      	bpl.n	8009bb8 <__smakebuf_r+0x1c>
 8009ba8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009bac:	6023      	str	r3, [r4, #0]
 8009bae:	6123      	str	r3, [r4, #16]
 8009bb0:	2301      	movs	r3, #1
 8009bb2:	6163      	str	r3, [r4, #20]
 8009bb4:	b003      	add	sp, #12
 8009bb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bb8:	ab01      	add	r3, sp, #4
 8009bba:	466a      	mov	r2, sp
 8009bbc:	f7ff ffc8 	bl	8009b50 <__swhatbuf_r>
 8009bc0:	9f00      	ldr	r7, [sp, #0]
 8009bc2:	4605      	mov	r5, r0
 8009bc4:	4639      	mov	r1, r7
 8009bc6:	4630      	mov	r0, r6
 8009bc8:	f7fe ff6a 	bl	8008aa0 <_malloc_r>
 8009bcc:	b948      	cbnz	r0, 8009be2 <__smakebuf_r+0x46>
 8009bce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bd2:	059a      	lsls	r2, r3, #22
 8009bd4:	d4ee      	bmi.n	8009bb4 <__smakebuf_r+0x18>
 8009bd6:	f023 0303 	bic.w	r3, r3, #3
 8009bda:	f043 0302 	orr.w	r3, r3, #2
 8009bde:	81a3      	strh	r3, [r4, #12]
 8009be0:	e7e2      	b.n	8009ba8 <__smakebuf_r+0xc>
 8009be2:	89a3      	ldrh	r3, [r4, #12]
 8009be4:	6020      	str	r0, [r4, #0]
 8009be6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009bea:	81a3      	strh	r3, [r4, #12]
 8009bec:	9b01      	ldr	r3, [sp, #4]
 8009bee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009bf2:	b15b      	cbz	r3, 8009c0c <__smakebuf_r+0x70>
 8009bf4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009bf8:	4630      	mov	r0, r6
 8009bfa:	f000 f81d 	bl	8009c38 <_isatty_r>
 8009bfe:	b128      	cbz	r0, 8009c0c <__smakebuf_r+0x70>
 8009c00:	89a3      	ldrh	r3, [r4, #12]
 8009c02:	f023 0303 	bic.w	r3, r3, #3
 8009c06:	f043 0301 	orr.w	r3, r3, #1
 8009c0a:	81a3      	strh	r3, [r4, #12]
 8009c0c:	89a3      	ldrh	r3, [r4, #12]
 8009c0e:	431d      	orrs	r5, r3
 8009c10:	81a5      	strh	r5, [r4, #12]
 8009c12:	e7cf      	b.n	8009bb4 <__smakebuf_r+0x18>

08009c14 <_fstat_r>:
 8009c14:	b538      	push	{r3, r4, r5, lr}
 8009c16:	4d07      	ldr	r5, [pc, #28]	@ (8009c34 <_fstat_r+0x20>)
 8009c18:	2300      	movs	r3, #0
 8009c1a:	4604      	mov	r4, r0
 8009c1c:	4608      	mov	r0, r1
 8009c1e:	4611      	mov	r1, r2
 8009c20:	602b      	str	r3, [r5, #0]
 8009c22:	f7f8 fcfc 	bl	800261e <_fstat>
 8009c26:	1c43      	adds	r3, r0, #1
 8009c28:	d102      	bne.n	8009c30 <_fstat_r+0x1c>
 8009c2a:	682b      	ldr	r3, [r5, #0]
 8009c2c:	b103      	cbz	r3, 8009c30 <_fstat_r+0x1c>
 8009c2e:	6023      	str	r3, [r4, #0]
 8009c30:	bd38      	pop	{r3, r4, r5, pc}
 8009c32:	bf00      	nop
 8009c34:	200004f8 	.word	0x200004f8

08009c38 <_isatty_r>:
 8009c38:	b538      	push	{r3, r4, r5, lr}
 8009c3a:	4d06      	ldr	r5, [pc, #24]	@ (8009c54 <_isatty_r+0x1c>)
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	4604      	mov	r4, r0
 8009c40:	4608      	mov	r0, r1
 8009c42:	602b      	str	r3, [r5, #0]
 8009c44:	f7f8 fcfb 	bl	800263e <_isatty>
 8009c48:	1c43      	adds	r3, r0, #1
 8009c4a:	d102      	bne.n	8009c52 <_isatty_r+0x1a>
 8009c4c:	682b      	ldr	r3, [r5, #0]
 8009c4e:	b103      	cbz	r3, 8009c52 <_isatty_r+0x1a>
 8009c50:	6023      	str	r3, [r4, #0]
 8009c52:	bd38      	pop	{r3, r4, r5, pc}
 8009c54:	200004f8 	.word	0x200004f8

08009c58 <_malloc_usable_size_r>:
 8009c58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c5c:	1f18      	subs	r0, r3, #4
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	bfbc      	itt	lt
 8009c62:	580b      	ldrlt	r3, [r1, r0]
 8009c64:	18c0      	addlt	r0, r0, r3
 8009c66:	4770      	bx	lr

08009c68 <_init>:
 8009c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c6a:	bf00      	nop
 8009c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c6e:	bc08      	pop	{r3}
 8009c70:	469e      	mov	lr, r3
 8009c72:	4770      	bx	lr

08009c74 <_fini>:
 8009c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c76:	bf00      	nop
 8009c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c7a:	bc08      	pop	{r3}
 8009c7c:	469e      	mov	lr, r3
 8009c7e:	4770      	bx	lr
