ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"arm_lms_norm_q15.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "DSP/Source/FilteringFunctions/arm_lms_norm_q15.c"
  20              		.section	.text.arm_lms_norm_q15,"ax",%progbits
  21              		.align	1
  22              		.global	arm_lms_norm_q15
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	arm_lms_norm_q15:
  28              	.LVL0:
  29              	.LFB139:
   1:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** /* ----------------------------------------------------------------------
   2:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  * Project:      CMSIS DSP Library
   3:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  * Title:        arm_lms_norm_q15.c
   4:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  * Description:  Q15 NLMS filter
   5:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  *
   6:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  * $Date:        27. January 2017
   7:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  * $Revision:    V.1.5.1
   8:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  *
   9:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  * Target Processor: Cortex-M cores
  10:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  * -------------------------------------------------------------------- */
  11:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** /*
  12:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  *
  14:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  *
  16:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  * not use this file except in compliance with the License.
  18:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  * You may obtain a copy of the License at
  19:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  *
  20:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  *
  22:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  * See the License for the specific language governing permissions and
  26:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  * limitations under the License.
  27:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  */
  28:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
  29:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** #include "arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 2


  30:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
  31:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** /**
  32:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  * @ingroup groupFilters
  33:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  */
  34:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
  35:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** /**
  36:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  * @addtogroup LMS_NORM
  37:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  * @{
  38:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  */
  39:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
  40:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** /**
  41:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** * @brief Processing function for Q15 normalized LMS filter.
  42:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** * @param[in] *S points to an instance of the Q15 normalized LMS filter structure.
  43:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** * @param[in] *pSrc points to the block of input data.
  44:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** * @param[in] *pRef points to the block of reference data.
  45:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** * @param[out] *pOut points to the block of output data.
  46:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** * @param[out] *pErr points to the block of error data.
  47:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** * @param[in] blockSize number of samples to process.
  48:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** * @return none.
  49:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** *
  50:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** * <b>Scaling and Overflow Behavior:</b>
  51:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** * \par
  52:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** * The function is implemented using a 64-bit internal accumulator.
  53:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** * Both coefficients and state variables are represented in 1.15 format and
  54:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** * multiplications yield a 2.30 result. The 2.30 intermediate results are
  55:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** * accumulated in a 64-bit accumulator in 34.30 format.
  56:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** * There is no risk of internal overflow with this approach and the full
  57:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** * precision of intermediate multiplications is preserved. After all additions
  58:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** * have been performed, the accumulator is truncated to 34.15 format by
  59:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** * discarding low 15 bits. Lastly, the accumulator is saturated to yield a
  60:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** * result in 1.15 format.
  61:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** *
  62:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** * \par
  63:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** * 	In this filter, filter coefficients are updated for each sample and the updation of filter coffi
  64:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** *
  65:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****  */
  66:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
  67:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** void arm_lms_norm_q15(
  68:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   arm_lms_norm_instance_q15 * S,
  69:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   q15_t * pSrc,
  70:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   q15_t * pRef,
  71:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   q15_t * pOut,
  72:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   q15_t * pErr,
  73:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   uint32_t blockSize)
  74:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** {
  30              		.loc 1 74 1 view -0
  31              		.cfi_startproc
  32              		@ args = 8, pretend = 0, frame = 40
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 74 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 3


  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  47 0004 8BB0     		sub	sp, sp, #44
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 80
  50 0006 0446     		mov	r4, r0
  51 0008 0690     		str	r0, [sp, #24]
  52 000a 0291     		str	r1, [sp, #8]
  53 000c 9646     		mov	lr, r2
  54 000e 1846     		mov	r0, r3
  55              	.LVL1:
  56              		.loc 1 74 1 view .LVU2
  57 0010 DDF85090 		ldr	r9, [sp, #80]
  75:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   q15_t *pState = S->pState;                     /* State pointer */
  58              		.loc 1 75 3 is_stmt 1 view .LVU3
  59              		.loc 1 75 20 is_stmt 0 view .LVU4
  60 0014 2246     		mov	r2, r4
  61              	.LVL2:
  62              		.loc 1 75 20 view .LVU5
  63 0016 6468     		ldr	r4, [r4, #4]
  64              	.LVL3:
  76:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   q15_t *pCoeffs = S->pCoeffs;                   /* Coefficient pointer */
  65              		.loc 1 76 3 is_stmt 1 view .LVU6
  66              		.loc 1 76 10 is_stmt 0 view .LVU7
  67 0018 9368     		ldr	r3, [r2, #8]
  68              	.LVL4:
  69              		.loc 1 76 10 view .LVU8
  70 001a 0193     		str	r3, [sp, #4]
  71              	.LVL5:
  77:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   q15_t *pStateCurnt;                            /* Points to the current sample of the state */
  72              		.loc 1 77 3 is_stmt 1 view .LVU9
  78:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   q15_t *px, *pb;                                /* Temporary pointers for state and coefficient bu
  73              		.loc 1 78 3 view .LVU10
  79:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   q15_t mu = S->mu;                              /* Adaptive factor */
  74              		.loc 1 79 3 view .LVU11
  75              		.loc 1 79 9 is_stmt 0 view .LVU12
  76 001c B2F90C30 		ldrsh	r3, [r2, #12]
  77              	.LVL6:
  78              		.loc 1 79 9 view .LVU13
  79 0020 0793     		str	r3, [sp, #28]
  80              	.LVL7:
  80:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
  81              		.loc 1 80 3 is_stmt 1 view .LVU14
  82              		.loc 1 80 23 is_stmt 0 view .LVU15
  83 0022 B2F800A0 		ldrh	r10, [r2]
  84              	.LVL8:
  81:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   uint32_t tapCnt, blkCnt;                       /* Loop counters */
  85              		.loc 1 81 3 is_stmt 1 view .LVU16
  82:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   q31_t energy;                                  /* Energy of the input */
  86              		.loc 1 82 3 view .LVU17
  83:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   q63_t acc;                                     /* Accumulator */
  87              		.loc 1 83 3 view .LVU18
  84:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   q15_t e = 0, d = 0;                            /* error, reference data sample */
  88              		.loc 1 84 3 view .LVU19
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 4


  85:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   q15_t w = 0, in;                               /* weight factor and state */
  89              		.loc 1 85 3 view .LVU20
  86:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   q15_t x0;                                      /* temporary variable to hold input sample */
  90              		.loc 1 86 3 view .LVU21
  87:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   //uint32_t shift = (uint32_t) S->postShift + 1U; /* Shift to be applied to the output */
  88:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   q15_t errorXmu, oneByEnergy;                   /* Temporary variables to store error and mu produ
  91              		.loc 1 88 3 view .LVU22
  89:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   q15_t postShift;                               /* Post shift to be applied to weight after recipr
  92              		.loc 1 89 3 view .LVU23
  90:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   q31_t coef;                                    /* Teporary variable for coefficient */
  93              		.loc 1 90 3 view .LVU24
  91:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   q31_t acc_l, acc_h;
  94              		.loc 1 91 3 view .LVU25
  92:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   int32_t lShift = (15 - (int32_t) S->postShift);       /*  Post shift  */
  95              		.loc 1 92 3 view .LVU26
  96              		.loc 1 92 37 is_stmt 0 view .LVU27
  97 0026 937B     		ldrb	r3, [r2, #14]	@ zero_extendqisi2
  98              		.loc 1 92 11 view .LVU28
  99 0028 C3F10F01 		rsb	r1, r3, #15
 100              	.LVL9:
 101              		.loc 1 92 11 view .LVU29
 102 002c 0891     		str	r1, [sp, #32]
 103              	.LVL10:
  93:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   int32_t uShift = (32 - lShift);
 104              		.loc 1 93 3 is_stmt 1 view .LVU30
 105              		.loc 1 93 11 is_stmt 0 view .LVU31
 106 002e 1133     		adds	r3, r3, #17
 107 0030 0993     		str	r3, [sp, #36]
 108              	.LVL11:
  94:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
  95:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   energy = S->energy;
 109              		.loc 1 95 3 is_stmt 1 view .LVU32
 110              		.loc 1 95 13 is_stmt 0 view .LVU33
 111 0032 B2F91430 		ldrsh	r3, [r2, #20]
 112              	.LVL12:
 113              		.loc 1 95 13 view .LVU34
 114 0036 0093     		str	r3, [sp]
 115              	.LVL13:
  96:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   x0 = S->x0;
 116              		.loc 1 96 3 is_stmt 1 view .LVU35
 117              		.loc 1 96 6 is_stmt 0 view .LVU36
 118 0038 B2F91630 		ldrsh	r3, [r2, #22]
 119              	.LVL14:
  97:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
  98:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   /* S->pState points to buffer which contains previous frame (numTaps - 1) samples */
  99:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   /* pStateCurnt points to the location where the new input data should be written */
 100:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   pStateCurnt = &(S->pState[(numTaps - 1U)]);
 120              		.loc 1 100 3 is_stmt 1 view .LVU37
 121              		.loc 1 100 28 is_stmt 0 view .LVU38
 122 003c 0AF10046 		add	r6, r10, #-2147483648
 123 0040 013E     		subs	r6, r6, #1
 124              		.loc 1 100 17 view .LVU39
 125 0042 04EB4606 		add	r6, r4, r6, lsl #1
 126              	.LVL15:
 101:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 102:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   /* Loop over blockSize number of values */
 103:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   blkCnt = blockSize;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 5


 127              		.loc 1 103 3 is_stmt 1 view .LVU40
 104:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 105:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 106:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** #if defined (ARM_MATH_DSP)
 107:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 108:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   /* Run the below code for Cortex-M4 and Cortex-M3 */
 109:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 110:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   while (blkCnt > 0U)
 128              		.loc 1 110 3 view .LVU41
 129 0046 D346     		mov	fp, r10
 130 0048 3246     		mov	r2, r6
 131              	.LVL16:
 132              		.loc 1 110 3 is_stmt 0 view .LVU42
 133 004a 8046     		mov	r8, r0
 134 004c 7046     		mov	r0, lr
 135              	.LVL17:
 136              		.loc 1 110 3 view .LVU43
 137 004e CA46     		mov	r10, r9
 138              	.LVL18:
 139              		.loc 1 110 3 view .LVU44
 140 0050 159E     		ldr	r6, [sp, #84]
 141              	.LVL19:
 142              		.loc 1 110 9 view .LVU45
 143 0052 C7E0     		b	.L2
 144              	.LVL20:
 145              	.L4:
 111:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   {
 112:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Copy the new input sample into the state buffer */
 113:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     *pStateCurnt++ = *pSrc;
 114:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 115:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Initialize pState pointer */
 116:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     px = pState;
 117:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 118:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Initialize coeff pointer */
 119:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     pb = (pCoeffs);
 120:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 121:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Read the sample from input buffer */
 122:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     in = *pSrc++;
 123:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 124:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Update the energy calculation */
 125:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     energy -= (((q31_t) x0 * (x0)) >> 15);
 126:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     energy += (((q31_t) in * (in)) >> 15);
 127:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 128:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Set the accumulator to zero */
 129:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     acc = 0;
 130:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 131:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Loop unrolling.  Process 4 taps at a time. */
 132:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     tapCnt = numTaps >> 2;
 133:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 134:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     while (tapCnt > 0U)
 135:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     {
 136:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 137:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       /* Perform the multiply-accumulate */
 138:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** #ifndef UNALIGNED_SUPPORT_DISABLE
 139:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 140:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       acc = __SMLALD(*__SIMD32(px)++, (*__SIMD32(pb)++), acc);
 146              		.loc 1 140 7 is_stmt 1 view .LVU46
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 6


 147              		.loc 1 140 22 is_stmt 0 view .LVU47
 148 0054 3A46     		mov	r2, r7
 149 0056 52F8084B 		ldr	r4, [r2], #8
 150              	.LVL21:
 151              		.loc 1 140 40 view .LVU48
 152 005a 6146     		mov	r1, ip
 153 005c 51F8086B 		ldr	r6, [r1], #8
 154              	.LVL22:
 155              	.LBB23:
 156              	.LBI23:
 157              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 7


  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 8


 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 9


 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 10


 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 11


 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 12


 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 13


 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 14


 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 15


 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 16


 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 17


 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 18


 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 19


 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 20


 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 21


 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 22


 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 23


 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 966:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 971:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 972:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 973:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 977:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 978:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 979:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 980:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 982:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 984:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 985:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 986:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 987:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 991:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 992:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 993:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 994:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 995:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 996:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
1000:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
1002:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1003:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
1004:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ISB();
1005:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1006:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1007:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1008:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1009:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1010:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
1011:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
1012:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
1013:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1014:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
1015:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 24


1016:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
1017:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ISB();
1018:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1019:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1020:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1021:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1022:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1023:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
1024:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
1025:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
1026:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1027:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
1028:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1029:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1030:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1031:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
1032:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1033:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1034:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1035:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1036:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1037:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
1038:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
1039:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
1040:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1041:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
1042:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1043:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1044:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1045:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
1046:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1047:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1048:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1049:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1050:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1051:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
1052:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
1053:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
1054:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1055:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
1056:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1057:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1058:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1059:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
1060:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1061:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1062:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1063:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1064:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1065:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
1066:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
1067:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
1068:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1069:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
1070:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1071:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1072:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 25


1073:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
1074:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1075:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1076:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1077:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1078:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1079:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1080:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
1081:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
1082:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
1083:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1084:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
1085:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1086:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1087:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1088:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
1089:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1090:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1091:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1092:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1093:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1094:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1095:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
1096:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
1097:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
1098:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1099:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
1100:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1101:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
1102:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1103:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1104:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1105:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1106:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1107:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
1108:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
1109:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
1110:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1111:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
1112:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1113:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
1114:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1118:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1119:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
1120:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
1121:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
1122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1123:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
1124:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1125:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1127:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
1128:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1129:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 26


1130:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1131:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1132:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1133:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1134:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
1135:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
1136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
1137:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1138:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
1139:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1140:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
1143:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1144:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1145:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1146:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1147:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1148:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
1150:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
1151:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
1152:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1153:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
1154:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
1156:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1157:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1159:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1160:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1161:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
1162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
1163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
1164:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1165:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
1166:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1167:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
1168:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1169:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1170:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1171:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1172:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1173:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1174:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
1175:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
1176:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
1177:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1178:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
1179:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1180:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1181:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1182:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
1183:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 27


1187:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1188:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
1189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
1190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
1191:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1192:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
1193:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1194:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
1195:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1199:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1200:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
1201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
1202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
1203:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1204:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
1205:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1206:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1207:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1208:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
1209:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1210:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1211:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1213:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
1216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
1217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
1218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
1220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
1224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1226:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1228:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1229:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
1231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
1232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
1233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1234:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
1235:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1236:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
1237:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1238:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1239:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1240:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1241:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1242:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
1243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 28


1244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
1245:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1246:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
1247:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1248:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
1249:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1250:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1252:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1253:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1254:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1255:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1256:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1257:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
1258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing special-purpose register FAULTMASK.
1259:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
1260:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1261:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
1262:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1263:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
1264:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1267:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1268:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
1269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting special-purpose register FAULTMASK.
1270:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
1271:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1272:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
1273:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1274:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
1275:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1276:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1277:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1278:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1279:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
1280:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
1281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
1282:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1283:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
1284:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1285:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1286:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1287:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
1288:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1289:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1290:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1291:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1292:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1293:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1294:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
1295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
1296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
1297:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1298:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
1299:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1300:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 29


1301:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1302:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
1303:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1304:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1305:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1306:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1307:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1308:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
1310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
1311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1312:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1313:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
1314:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
1316:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1317:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1319:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
1322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
1323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1324:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1325:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
1326:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1327:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
1328:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1329:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1330:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1331:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1332:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1333:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
1334:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
1335:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
1336:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1337:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1338:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
1339:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1340:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
1341:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1342:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1343:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1344:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1345:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
1346:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
1347:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
1348:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1349:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
1350:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1351:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1352:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1353:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
1354:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1355:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 30


1358:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1359:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1360:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
1361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
1362:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
1363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1364:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
1365:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1366:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1367:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1368:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
1369:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1370:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1371:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1372:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1373:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1374:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1375:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
1376:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
1377:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
1378:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1379:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
1380:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1381:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
1382:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1384:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1385:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1386:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1387:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
1388:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
1389:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
1390:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1391:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
1392:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1393:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
1394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1395:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1397:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1398:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1399:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1401:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1402:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1403:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1404:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1405:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1406:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
1407:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1408:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
1409:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1410:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1411:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
1412:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
1413:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1414:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 31


1415:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1416:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1417:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1418:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
1419:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1420:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1421:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1422:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
1423:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1424:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1425:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1426:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1427:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
1428:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
1430:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1431:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
1432:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1433:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
1434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
1435:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1436:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
1437:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1438:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1439:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1440:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1441:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1442:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1443:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
1444:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1445:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1446:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1447:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1448:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1449:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1450:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
1452:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1453:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
1454:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1456:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
1457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
1458:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1459:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
1460:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1461:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1462:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1463:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1464:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
1465:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1466:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
1467:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1468:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1470:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1471:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 32


1472:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
1474:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1475:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
1476:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1477:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
1478:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
1479:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1480:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
1481:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1482:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1483:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1484:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
1485:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1486:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
1487:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1488:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1489:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1490:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1491:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1492:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1493:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
1494:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1495:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
1496:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1497:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1498:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
1499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
1500:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1501:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
1502:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1503:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1504:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1505:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1506:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1507:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1508:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1509:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
1510:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1511:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1512:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1514:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1515:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
1516:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1517:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
1518:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1519:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
1520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
1522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
1523:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1524:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
1525:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1526:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1527:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1528:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 33


1529:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1530:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
1532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1533:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1534:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1535:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1536:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1537:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1538:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
1540:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1541:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
1542:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1543:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1544:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
1545:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
1546:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1547:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
1548:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1549:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1550:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1551:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1552:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
1553:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1554:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
1555:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1556:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1557:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1558:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1559:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
1560:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1561:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
1562:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1563:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
1564:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
1566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
1567:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1568:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
1569:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1570:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1571:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1572:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
1573:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1574:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
1575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1576:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1577:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1579:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1580:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1581:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
1585:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 34


1586:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
1587:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1588:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
1589:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1590:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
1591:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
1592:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr)
1593:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
1594:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
1595:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
1596:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
1597:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1598:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1599:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
1601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1603:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1604:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
1605:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1606:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1607:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1608:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1609:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1610:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
1611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
1612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
1613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
1615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
1617:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
1618:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
1619:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
1620:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
1621:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
1622:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
1623:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1624:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
1625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1626:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1627:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
1628:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1629:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1630:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1631:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1632:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
1633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1634:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1635:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1636:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1637:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1638:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
1639:Drivers/CMSIS/Include/cmsis_gcc.h **** */
1640:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1641:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1642:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 35


1643:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1645:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1647:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1650:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1651:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1653:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1655:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1658:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1659:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1660:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1661:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1662:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1663:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1664:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1665:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1666:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1669:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1670:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1671:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1672:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1673:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1674:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1675:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1676:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1677:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1678:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1679:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1680:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1681:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1682:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1683:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1684:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1685:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1686:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1689:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1690:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1693:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1694:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1697:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1698:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 36


1700:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1701:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1702:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1703:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1704:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1705:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1706:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1707:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1708:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1709:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1710:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1711:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1712:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1713:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1714:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1716:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1717:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1718:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1719:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1720:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1721:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1722:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1723:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1724:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1725:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1726:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1727:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1728:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1729:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1730:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1731:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1734:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1736:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1737:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1738:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1739:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1740:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1741:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1742:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1743:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1744:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1745:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1749:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1750:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1751:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1753:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1754:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1755:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 37


1757:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1758:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1759:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1761:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1762:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1763:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1764:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1765:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1766:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1767:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1768:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1769:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1770:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1771:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1772:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1773:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1774:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1775:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1776:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1777:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1778:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1779:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1781:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1782:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1783:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1785:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1786:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1787:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1788:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1789:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1790:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1791:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1792:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1793:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1794:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1795:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1796:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1797:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1798:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1799:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1801:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1802:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1803:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1804:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1805:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1806:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1807:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1809:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1810:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1811:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1813:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 38


1814:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1815:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1816:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1817:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1818:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1819:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1820:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1821:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1822:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1823:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1825:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1826:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1827:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1828:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1829:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1830:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1831:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1832:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1833:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1834:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1835:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1837:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1838:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1839:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1840:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1841:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1842:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1843:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1845:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1846:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1847:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1848:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1849:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1850:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1851:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1853:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1854:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1855:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1856:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1857:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1858:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1859:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1860:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1861:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1862:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1863:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1864:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1865:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1866:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1867:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1868:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1869:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1870:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 39


1871:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1872:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1873:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1874:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1875:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1879:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1881:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1882:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1883:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1884:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1885:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1886:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1887:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1888:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1889:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1890:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1893:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1894:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1895:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1896:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1897:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1898:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1899:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1900:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1901:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1902:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1903:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1904:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1905:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1906:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1907:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1909:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1910:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1911:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1913:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1914:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1915:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1916:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1917:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1918:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1919:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1920:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1921:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1922:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1923:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1924:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1925:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1926:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1927:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 40


1928:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1929:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1930:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1931:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1932:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1933:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1934:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1935:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1937:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1938:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1939:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1941:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1942:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1943:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1944:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1945:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1946:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1947:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1948:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1949:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT16(ARG1, ARG2) \
1950:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
1951:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1952:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1953:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
1954:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1955:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1957:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT16(ARG1, ARG2) \
1958:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
1959:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1961:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
1962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1963:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1965:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1966:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1967:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1968:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1969:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1970:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1971:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1972:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1973:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1974:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1975:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1976:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1977:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1978:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1979:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1980:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 41


1985:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1986:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1987:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1988:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1989:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16_RORn(uint32_t op1, uint32_t rotate)
1990:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1991:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1992:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U))) {
1993:Drivers/CMSIS/Include/cmsis_gcc.h ****     __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
1994:Drivers/CMSIS/Include/cmsis_gcc.h ****   } else {
1995:Drivers/CMSIS/Include/cmsis_gcc.h ****     result = __SXTB16(__ROR(op1, rotate)) ;
1996:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1997:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1998:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1999:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2000:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
2001:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2002:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2003:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2004:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2005:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2006:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2007:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2008:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16_RORn(uint32_t op1, uint32_t op2, uint32_t rotate)
2009:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2010:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2011:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U))) {
2012:Drivers/CMSIS/Include/cmsis_gcc.h ****     __ASM volatile ("sxtab16 %0, %1, %2, ROR %3" : "=r" (result) : "r" (op1) , "r" (op2) , "i" (rot
2013:Drivers/CMSIS/Include/cmsis_gcc.h ****   } else {
2014:Drivers/CMSIS/Include/cmsis_gcc.h ****     result = __SXTAB16(op1, __ROR(op2, rotate));
2015:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
2016:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
2017:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2018:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2019:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2020:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
2021:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2022:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2023:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2024:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2025:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2026:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2027:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2028:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
2029:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2030:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2031:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2032:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2033:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2034:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2035:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
2037:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2038:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2039:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
2041:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 42


2042:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2043:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
2045:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2046:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2047:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
2049:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2050:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2051:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2052:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
 158              		.loc 2 2052 31 is_stmt 1 view .LVU49
 159              	.LBB24:
2053:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2054:Drivers/CMSIS/Include/cmsis_gcc.h ****   union llreg_u{
 160              		.loc 2 2054 3 view .LVU50
2055:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
2056:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint64_t w64;
2057:Drivers/CMSIS/Include/cmsis_gcc.h ****   } llr;
2058:Drivers/CMSIS/Include/cmsis_gcc.h ****   llr.w64 = acc;
 161              		.loc 2 2058 3 view .LVU51
2059:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2060:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2061:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (o
 162              		.loc 2 2061 3 view .LVU52
 163              		.syntax unified
 164              	@ 2061 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 165 0060 C4FBC635 		smlald r3, r5, r4, r6
 166              	@ 0 "" 2
 167              	.LVL23:
2062:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
2063:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (o
2064:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
2065:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2066:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(llr.w64);
 168              		.loc 2 2066 3 view .LVU53
 169              		.loc 2 2066 3 is_stmt 0 view .LVU54
 170              		.thumb
 171              		.syntax unified
 172              	.LBE24:
 173              	.LBE23:
 141:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       acc = __SMLALD(*__SIMD32(px)++, (*__SIMD32(pb)++), acc);
 174              		.loc 1 141 7 is_stmt 1 view .LVU55
 175              		.loc 1 141 22 is_stmt 0 view .LVU56
 176 0064 7C68     		ldr	r4, [r7, #4]
 177              	.LVL24:
 178              		.loc 1 141 40 view .LVU57
 179 0066 DCF80460 		ldr	r6, [ip, #4]
 180              	.LVL25:
 181              	.LBB25:
 182              	.LBI25:
2052:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183              		.loc 2 2052 31 is_stmt 1 view .LVU58
 184              	.LBB26:
2054:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 185              		.loc 2 2054 3 view .LVU59
2058:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 43


 186              		.loc 2 2058 3 view .LVU60
2061:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 187              		.loc 2 2061 3 view .LVU61
 188              		.syntax unified
 189              	@ 2061 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 190 006a C4FBC635 		smlald r3, r5, r4, r6
 191              	@ 0 "" 2
 192              	.LVL26:
 193              		.loc 2 2066 3 view .LVU62
 194              		.loc 2 2066 3 is_stmt 0 view .LVU63
 195              		.thumb
 196              		.syntax unified
 197              	.LBE26:
 198              	.LBE25:
 142:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 143:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** #else
 144:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 145:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       acc += (((q31_t) * px++ * (*pb++)));
 146:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       acc += (((q31_t) * px++ * (*pb++)));
 147:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       acc += (((q31_t) * px++ * (*pb++)));
 148:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       acc += (((q31_t) * px++ * (*pb++)));
 149:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 150:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** #endif	/*	#ifndef UNALIGNED_SUPPORT_DISABLE	*/
 151:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 152:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       /* Decrement the loop counter */
 153:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       tapCnt--;
 199              		.loc 1 153 7 is_stmt 1 view .LVU64
 200              		.loc 1 153 13 is_stmt 0 view .LVU65
 201 006e 0138     		subs	r0, r0, #1
 202              	.LVL27:
 141:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 203              		.loc 1 141 53 view .LVU66
 204 0070 8C46     		mov	ip, r1
 141:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 205              		.loc 1 141 35 view .LVU67
 206 0072 1746     		mov	r7, r2
 207              	.LVL28:
 208              	.L3:
 134:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     {
 209              		.loc 1 134 19 is_stmt 1 view .LVU68
 210 0074 0028     		cmp	r0, #0
 211 0076 EDD1     		bne	.L4
 154:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     }
 155:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 156:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* If the filter length is not a multiple of 4, compute the remaining filter taps */
 157:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     tapCnt = numTaps % 0x4U;
 212              		.loc 1 157 12 is_stmt 0 view .LVU69
 213 0078 7446     		mov	r4, lr
 214 007a 4846     		mov	r0, r9
 215              	.LVL29:
 216              		.loc 1 157 12 view .LVU70
 217 007c DDF81490 		ldr	r9, [sp, #20]
 218              	.LVL30:
 219              		.loc 1 157 12 view .LVU71
 220 0080 5E46     		mov	r6, fp
 221 0082 DDF810B0 		ldr	fp, [sp, #16]
 222              	.LVL31:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 44


 223              		.loc 1 157 5 is_stmt 1 view .LVU72
 224              		.loc 1 157 12 is_stmt 0 view .LVU73
 225 0086 0BF00301 		and	r1, fp, #3
 226              	.LVL32:
 158:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 159:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     while (tapCnt > 0U)
 227              		.loc 1 159 5 is_stmt 1 view .LVU74
 157:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 228              		.loc 1 157 12 is_stmt 0 view .LVU75
 229 008a 0A46     		mov	r2, r1
 230              		.loc 1 159 11 view .LVU76
 231 008c 0AE0     		b	.L5
 232              	.LVL33:
 233              	.L6:
 160:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     {
 161:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       /* Perform the multiply-accumulate */
 162:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       acc += (((q31_t) * px++ * (*pb++)));
 234              		.loc 1 162 7 is_stmt 1 view .LVU77
 235              		.loc 1 162 24 is_stmt 0 view .LVU78
 236 008e 37F902BB 		ldrsh	fp, [r7], #2
 237              	.LVL34:
 238              		.loc 1 162 34 view .LVU79
 239 0092 3CF902EB 		ldrsh	lr, [ip], #2
 240              	.LVL35:
 241              		.loc 1 162 31 view .LVU80
 242 0096 0EFB0BFE 		mul	lr, lr, fp
 243              		.loc 1 162 11 view .LVU81
 244 009a 1EEB0303 		adds	r3, lr, r3
 245              	.LVL36:
 246              		.loc 1 162 11 view .LVU82
 247 009e 45EBEE75 		adc	r5, r5, lr, asr #31
 248              	.LVL37:
 163:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 164:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       /* Decrement the loop counter */
 165:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       tapCnt--;
 249              		.loc 1 165 7 is_stmt 1 view .LVU83
 250              		.loc 1 165 13 is_stmt 0 view .LVU84
 251 00a2 013A     		subs	r2, r2, #1
 252              	.LVL38:
 253              	.L5:
 159:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     {
 254              		.loc 1 159 19 is_stmt 1 view .LVU85
 255 00a4 002A     		cmp	r2, #0
 256 00a6 F2D1     		bne	.L6
 166:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     }
 167:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 168:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Calc lower part of acc */
 169:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     acc_l = acc & 0xffffffff;
 170:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 171:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Calc upper part of acc */
 172:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     acc_h = (acc >> 32) & 0xffffffff;
 173:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 174:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Apply shift for lower part of acc and upper part of acc */
 175:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     acc = (uint32_t) acc_l >> lShift | acc_h << uShift;
 257              		.loc 1 175 28 is_stmt 0 view .LVU86
 258 00a8 DDF810B0 		ldr	fp, [sp, #16]
 169:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 45


 259              		.loc 1 169 5 is_stmt 1 view .LVU87
 260              	.LVL39:
 172:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 261              		.loc 1 172 5 view .LVU88
 262              		.loc 1 175 5 view .LVU89
 263              		.loc 1 175 28 is_stmt 0 view .LVU90
 264 00ac 089F     		ldr	r7, [sp, #32]
 265              	.LVL40:
 266              		.loc 1 175 28 view .LVU91
 267 00ae FB40     		lsrs	r3, r3, r7
 268              	.LVL41:
 269              		.loc 1 175 46 view .LVU92
 270 00b0 099F     		ldr	r7, [sp, #36]
 271 00b2 BD40     		lsls	r5, r5, r7
 272              	.LVL42:
 176:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 177:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Converting the result to 1.15 format and saturate the output */
 178:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     acc = __SSAT(acc, 16U);
 273              		.loc 1 178 5 is_stmt 1 view .LVU93
 274              	.LBB27:
 275              		.loc 1 178 11 view .LVU94
 276 00b4 2B43     		orrs	r3, r3, r5
 277              	.LVL43:
 278              		.loc 1 178 11 view .LVU95
 279              		.syntax unified
 280              	@ 178 "DSP/Source/FilteringFunctions/arm_lms_norm_q15.c" 1
 281 00b6 03F30F05 		ssat r5, #16, r3
 282              	@ 0 "" 2
 283              	.LVL44:
 284              		.loc 1 178 11 view .LVU96
 285              		.loc 1 178 11 is_stmt 0 view .LVU97
 286              		.thumb
 287              		.syntax unified
 288              	.LBE27:
 179:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 180:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Store the result from accumulator into the destination buffer. */
 181:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     *pOut++ = (q15_t) acc;
 289              		.loc 1 181 5 is_stmt 1 view .LVU98
 290              		.loc 1 181 10 is_stmt 0 view .LVU99
 291 00ba C646     		mov	lr, r8
 292              	.LVL45:
 293              		.loc 1 181 13 view .LVU100
 294 00bc 2EF8025B 		strh	r5, [lr], #2	@ movhi
 295              	.LVL46:
 182:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 183:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Compute and store error */
 184:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     d = *pRef++;
 296              		.loc 1 184 5 is_stmt 1 view .LVU101
 297              		.loc 1 184 14 is_stmt 0 view .LVU102
 298 00c0 8446     		mov	ip, r0
 299              	.LVL47:
 300              		.loc 1 184 7 view .LVU103
 301 00c2 3CF9023B 		ldrsh	r3, [ip], #2
 302              	.LVL48:
 185:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     e = d - (q15_t) acc;
 303              		.loc 1 185 5 is_stmt 1 view .LVU104
 304              		.loc 1 185 13 is_stmt 0 view .LVU105
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 46


 305 00c6 ADB2     		uxth	r5, r5
 306              	.LVL49:
 307              		.loc 1 185 11 view .LVU106
 308 00c8 5B1B     		subs	r3, r3, r5
 309              		.loc 1 185 7 view .LVU107
 310 00ca 18B2     		sxth	r0, r3
 311              	.LVL50:
 186:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     *pErr++ = e;
 312              		.loc 1 186 5 is_stmt 1 view .LVU108
 313              		.loc 1 186 10 is_stmt 0 view .LVU109
 314 00cc D046     		mov	r8, r10
 315              	.LVL51:
 316              		.loc 1 186 13 view .LVU110
 317 00ce 28F8020B 		strh	r0, [r8], #2	@ movhi
 318              	.LVL52:
 187:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 188:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Calculation of 1/energy */
 189:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     postShift = arm_recip_q15((q15_t) energy + DELTA_Q15,
 319              		.loc 1 189 5 is_stmt 1 view .LVU111
 320              		.loc 1 189 31 is_stmt 0 view .LVU112
 321 00d2 BDF80050 		ldrh	r5, [sp]
 322              		.loc 1 189 46 view .LVU113
 323 00d6 0535     		adds	r5, r5, #5
 324              		.loc 1 189 17 view .LVU114
 325 00d8 2DB2     		sxth	r5, r5
 326 00da 069B     		ldr	r3, [sp, #24]
 327 00dc 1B69     		ldr	r3, [r3, #16]
 328              	.LVL53:
 329              	.LBB28:
 330              	.LBI28:
 331              		.file 3 "DSP/Inc/arm_math.h"
   1:DSP/Inc/arm_math.h **** /******************************************************************************
   2:DSP/Inc/arm_math.h ****  * @file     arm_math.h
   3:DSP/Inc/arm_math.h ****  * @brief    Public header file for CMSIS DSP LibraryU
   4:DSP/Inc/arm_math.h ****  * @version  V1.5.3
   5:DSP/Inc/arm_math.h ****  * @date     10. January 2018
   6:DSP/Inc/arm_math.h ****  ******************************************************************************/
   7:DSP/Inc/arm_math.h **** /*
   8:DSP/Inc/arm_math.h ****  * Copyright (c) 2010-2018 Arm Limited or its affiliates. All rights reserved.
   9:DSP/Inc/arm_math.h ****  *
  10:DSP/Inc/arm_math.h ****  * SPDX-License-Identifier: Apache-2.0
  11:DSP/Inc/arm_math.h ****  *
  12:DSP/Inc/arm_math.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:DSP/Inc/arm_math.h ****  * not use this file except in compliance with the License.
  14:DSP/Inc/arm_math.h ****  * You may obtain a copy of the License at
  15:DSP/Inc/arm_math.h ****  *
  16:DSP/Inc/arm_math.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:DSP/Inc/arm_math.h ****  *
  18:DSP/Inc/arm_math.h ****  * Unless required by applicable law or agreed to in writing, software
  19:DSP/Inc/arm_math.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:DSP/Inc/arm_math.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:DSP/Inc/arm_math.h ****  * See the License for the specific language governing permissions and
  22:DSP/Inc/arm_math.h ****  * limitations under the License.
  23:DSP/Inc/arm_math.h ****  */
  24:DSP/Inc/arm_math.h **** 
  25:DSP/Inc/arm_math.h **** /**
  26:DSP/Inc/arm_math.h ****    \mainpage CMSIS DSP Software Library
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 47


  27:DSP/Inc/arm_math.h ****    *
  28:DSP/Inc/arm_math.h ****    * Introduction
  29:DSP/Inc/arm_math.h ****    * ------------
  30:DSP/Inc/arm_math.h ****    *
  31:DSP/Inc/arm_math.h ****    * This user manual describes the CMSIS DSP software library,
  32:DSP/Inc/arm_math.h ****    * a suite of common signal processing functions for use on Cortex-M processor based devices.
  33:DSP/Inc/arm_math.h ****    *
  34:DSP/Inc/arm_math.h ****    * The library is divided into a number of functions each covering a specific category:
  35:DSP/Inc/arm_math.h ****    * - Basic math functions
  36:DSP/Inc/arm_math.h ****    * - Fast math functions
  37:DSP/Inc/arm_math.h ****    * - Complex math functions
  38:DSP/Inc/arm_math.h ****    * - Filters
  39:DSP/Inc/arm_math.h ****    * - Matrix functions
  40:DSP/Inc/arm_math.h ****    * - Transforms
  41:DSP/Inc/arm_math.h ****    * - Motor control functions
  42:DSP/Inc/arm_math.h ****    * - Statistical functions
  43:DSP/Inc/arm_math.h ****    * - Support functions
  44:DSP/Inc/arm_math.h ****    * - Interpolation functions
  45:DSP/Inc/arm_math.h ****    *
  46:DSP/Inc/arm_math.h ****    * The library has separate functions for operating on 8-bit integers, 16-bit integers,
  47:DSP/Inc/arm_math.h ****    * 32-bit integer and 32-bit floating-point values.
  48:DSP/Inc/arm_math.h ****    *
  49:DSP/Inc/arm_math.h ****    * Using the Library
  50:DSP/Inc/arm_math.h ****    * ------------
  51:DSP/Inc/arm_math.h ****    *
  52:DSP/Inc/arm_math.h ****    * The library installer contains prebuilt versions of the libraries in the <code>Lib</code> fold
  53:DSP/Inc/arm_math.h ****    * - arm_cortexM7lfdp_math.lib (Cortex-M7, Little endian, Double Precision Floating Point Unit)
  54:DSP/Inc/arm_math.h ****    * - arm_cortexM7bfdp_math.lib (Cortex-M7, Big endian, Double Precision Floating Point Unit)
  55:DSP/Inc/arm_math.h ****    * - arm_cortexM7lfsp_math.lib (Cortex-M7, Little endian, Single Precision Floating Point Unit)
  56:DSP/Inc/arm_math.h ****    * - arm_cortexM7bfsp_math.lib (Cortex-M7, Big endian and Single Precision Floating Point Unit on
  57:DSP/Inc/arm_math.h ****    * - arm_cortexM7l_math.lib (Cortex-M7, Little endian)
  58:DSP/Inc/arm_math.h ****    * - arm_cortexM7b_math.lib (Cortex-M7, Big endian)
  59:DSP/Inc/arm_math.h ****    * - arm_cortexM4lf_math.lib (Cortex-M4, Little endian, Floating Point Unit)
  60:DSP/Inc/arm_math.h ****    * - arm_cortexM4bf_math.lib (Cortex-M4, Big endian, Floating Point Unit)
  61:DSP/Inc/arm_math.h ****    * - arm_cortexM4l_math.lib (Cortex-M4, Little endian)
  62:DSP/Inc/arm_math.h ****    * - arm_cortexM4b_math.lib (Cortex-M4, Big endian)
  63:DSP/Inc/arm_math.h ****    * - arm_cortexM3l_math.lib (Cortex-M3, Little endian)
  64:DSP/Inc/arm_math.h ****    * - arm_cortexM3b_math.lib (Cortex-M3, Big endian)
  65:DSP/Inc/arm_math.h ****    * - arm_cortexM0l_math.lib (Cortex-M0 / Cortex-M0+, Little endian)
  66:DSP/Inc/arm_math.h ****    * - arm_cortexM0b_math.lib (Cortex-M0 / Cortex-M0+, Big endian)
  67:DSP/Inc/arm_math.h ****    * - arm_ARMv8MBLl_math.lib (Armv8-M Baseline, Little endian)
  68:DSP/Inc/arm_math.h ****    * - arm_ARMv8MMLl_math.lib (Armv8-M Mainline, Little endian)
  69:DSP/Inc/arm_math.h ****    * - arm_ARMv8MMLlfsp_math.lib (Armv8-M Mainline, Little endian, Single Precision Floating Point 
  70:DSP/Inc/arm_math.h ****    * - arm_ARMv8MMLld_math.lib (Armv8-M Mainline, Little endian, DSP instructions)
  71:DSP/Inc/arm_math.h ****    * - arm_ARMv8MMLldfsp_math.lib (Armv8-M Mainline, Little endian, DSP instructions, Single Precis
  72:DSP/Inc/arm_math.h ****    *
  73:DSP/Inc/arm_math.h ****    * The library functions are declared in the public file <code>arm_math.h</code> which is placed 
  74:DSP/Inc/arm_math.h ****    * Simply include this file and link the appropriate library in the application and begin calling
  75:DSP/Inc/arm_math.h ****    * public header file <code> arm_math.h</code> for Cortex-M cores with little endian and big endi
  76:DSP/Inc/arm_math.h ****    * Define the appropriate preprocessor macro ARM_MATH_CM7 or ARM_MATH_CM4 or ARM_MATH_CM3 or
  77:DSP/Inc/arm_math.h ****    * ARM_MATH_CM0 or ARM_MATH_CM0PLUS depending on the target processor in the application.
  78:DSP/Inc/arm_math.h ****    * For Armv8-M cores define preprocessor macro ARM_MATH_ARMV8MBL or ARM_MATH_ARMV8MML.
  79:DSP/Inc/arm_math.h ****    * Set preprocessor macro __DSP_PRESENT if Armv8-M Mainline core supports DSP instructions.
  80:DSP/Inc/arm_math.h ****    * 
  81:DSP/Inc/arm_math.h ****    *
  82:DSP/Inc/arm_math.h ****    * Examples
  83:DSP/Inc/arm_math.h ****    * --------
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 48


  84:DSP/Inc/arm_math.h ****    *
  85:DSP/Inc/arm_math.h ****    * The library ships with a number of examples which demonstrate how to use the library functions
  86:DSP/Inc/arm_math.h ****    *
  87:DSP/Inc/arm_math.h ****    * Toolchain Support
  88:DSP/Inc/arm_math.h ****    * ------------
  89:DSP/Inc/arm_math.h ****    *
  90:DSP/Inc/arm_math.h ****    * The library has been developed and tested with MDK version 5.14.0.0
  91:DSP/Inc/arm_math.h ****    * The library is being tested in GCC and IAR toolchains and updates on this activity will be mad
  92:DSP/Inc/arm_math.h ****    *
  93:DSP/Inc/arm_math.h ****    * Building the Library
  94:DSP/Inc/arm_math.h ****    * ------------
  95:DSP/Inc/arm_math.h ****    *
  96:DSP/Inc/arm_math.h ****    * The library installer contains a project file to rebuild libraries on MDK toolchain in the <co
  97:DSP/Inc/arm_math.h ****    * - arm_cortexM_math.uvprojx
  98:DSP/Inc/arm_math.h ****    *
  99:DSP/Inc/arm_math.h ****    *
 100:DSP/Inc/arm_math.h ****    * The libraries can be built by opening the arm_cortexM_math.uvprojx project in MDK-ARM, selecti
 101:DSP/Inc/arm_math.h ****    *
 102:DSP/Inc/arm_math.h ****    * Preprocessor Macros
 103:DSP/Inc/arm_math.h ****    * ------------
 104:DSP/Inc/arm_math.h ****    *
 105:DSP/Inc/arm_math.h ****    * Each library project have different preprocessor macros.
 106:DSP/Inc/arm_math.h ****    *
 107:DSP/Inc/arm_math.h ****    * - UNALIGNED_SUPPORT_DISABLE:
 108:DSP/Inc/arm_math.h ****    *
 109:DSP/Inc/arm_math.h ****    * Define macro UNALIGNED_SUPPORT_DISABLE, If the silicon does not support unaligned memory acces
 110:DSP/Inc/arm_math.h ****    *
 111:DSP/Inc/arm_math.h ****    * - ARM_MATH_BIG_ENDIAN:
 112:DSP/Inc/arm_math.h ****    *
 113:DSP/Inc/arm_math.h ****    * Define macro ARM_MATH_BIG_ENDIAN to build the library for big endian targets. By default libra
 114:DSP/Inc/arm_math.h ****    *
 115:DSP/Inc/arm_math.h ****    * - ARM_MATH_MATRIX_CHECK:
 116:DSP/Inc/arm_math.h ****    *
 117:DSP/Inc/arm_math.h ****    * Define macro ARM_MATH_MATRIX_CHECK for checking on the input and output sizes of matrices
 118:DSP/Inc/arm_math.h ****    *
 119:DSP/Inc/arm_math.h ****    * - ARM_MATH_ROUNDING:
 120:DSP/Inc/arm_math.h ****    *
 121:DSP/Inc/arm_math.h ****    * Define macro ARM_MATH_ROUNDING for rounding on support functions
 122:DSP/Inc/arm_math.h ****    *
 123:DSP/Inc/arm_math.h ****    * - ARM_MATH_CMx:
 124:DSP/Inc/arm_math.h ****    *
 125:DSP/Inc/arm_math.h ****    * Define macro ARM_MATH_CM4 for building the library on Cortex-M4 target, ARM_MATH_CM3 for build
 126:DSP/Inc/arm_math.h ****    * and ARM_MATH_CM0 for building library on Cortex-M0 target, ARM_MATH_CM0PLUS for building libra
 127:DSP/Inc/arm_math.h ****    * ARM_MATH_CM7 for building the library on cortex-M7.
 128:DSP/Inc/arm_math.h ****    *
 129:DSP/Inc/arm_math.h ****    * - ARM_MATH_ARMV8MxL:
 130:DSP/Inc/arm_math.h ****    *
 131:DSP/Inc/arm_math.h ****    * Define macro ARM_MATH_ARMV8MBL for building the library on Armv8-M Baseline target, ARM_MATH_A
 132:DSP/Inc/arm_math.h ****    * on Armv8-M Mainline target.
 133:DSP/Inc/arm_math.h ****    *
 134:DSP/Inc/arm_math.h ****    * - __FPU_PRESENT:
 135:DSP/Inc/arm_math.h ****    *
 136:DSP/Inc/arm_math.h ****    * Initialize macro __FPU_PRESENT = 1 when building on FPU supported Targets. Enable this macro f
 137:DSP/Inc/arm_math.h ****    *
 138:DSP/Inc/arm_math.h ****    * - __DSP_PRESENT:
 139:DSP/Inc/arm_math.h ****    *
 140:DSP/Inc/arm_math.h ****    * Initialize macro __DSP_PRESENT = 1 when Armv8-M Mainline core supports DSP instructions.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 49


 141:DSP/Inc/arm_math.h ****    *
 142:DSP/Inc/arm_math.h ****    * <hr>
 143:DSP/Inc/arm_math.h ****    * CMSIS-DSP in ARM::CMSIS Pack
 144:DSP/Inc/arm_math.h ****    * -----------------------------
 145:DSP/Inc/arm_math.h ****    *
 146:DSP/Inc/arm_math.h ****    * The following files relevant to CMSIS-DSP are present in the <b>ARM::CMSIS</b> Pack directorie
 147:DSP/Inc/arm_math.h ****    * |File/Folder                   |Content                                                       
 148:DSP/Inc/arm_math.h ****    * |------------------------------|--------------------------------------------------------------
 149:DSP/Inc/arm_math.h ****    * |\b CMSIS\\Documentation\\DSP  | This documentation                                           
 150:DSP/Inc/arm_math.h ****    * |\b CMSIS\\DSP_Lib             | Software license agreement (license.txt)                     
 151:DSP/Inc/arm_math.h ****    * |\b CMSIS\\DSP_Lib\\Examples   | Example projects demonstrating the usage of the library funct
 152:DSP/Inc/arm_math.h ****    * |\b CMSIS\\DSP_Lib\\Source     | Source files for rebuilding the library                      
 153:DSP/Inc/arm_math.h ****    *
 154:DSP/Inc/arm_math.h ****    * <hr>
 155:DSP/Inc/arm_math.h ****    * Revision History of CMSIS-DSP
 156:DSP/Inc/arm_math.h ****    * ------------
 157:DSP/Inc/arm_math.h ****    * Please refer to \ref ChangeLog_pg.
 158:DSP/Inc/arm_math.h ****    *
 159:DSP/Inc/arm_math.h ****    * Copyright Notice
 160:DSP/Inc/arm_math.h ****    * ------------
 161:DSP/Inc/arm_math.h ****    *
 162:DSP/Inc/arm_math.h ****    * Copyright (C) 2010-2015 Arm Limited. All rights reserved.
 163:DSP/Inc/arm_math.h ****    */
 164:DSP/Inc/arm_math.h **** 
 165:DSP/Inc/arm_math.h **** 
 166:DSP/Inc/arm_math.h **** /**
 167:DSP/Inc/arm_math.h ****  * @defgroup groupMath Basic Math Functions
 168:DSP/Inc/arm_math.h ****  */
 169:DSP/Inc/arm_math.h **** 
 170:DSP/Inc/arm_math.h **** /**
 171:DSP/Inc/arm_math.h ****  * @defgroup groupFastMath Fast Math Functions
 172:DSP/Inc/arm_math.h ****  * This set of functions provides a fast approximation to sine, cosine, and square root.
 173:DSP/Inc/arm_math.h ****  * As compared to most of the other functions in the CMSIS math library, the fast math functions
 174:DSP/Inc/arm_math.h ****  * operate on individual values and not arrays.
 175:DSP/Inc/arm_math.h ****  * There are separate functions for Q15, Q31, and floating-point data.
 176:DSP/Inc/arm_math.h ****  *
 177:DSP/Inc/arm_math.h ****  */
 178:DSP/Inc/arm_math.h **** 
 179:DSP/Inc/arm_math.h **** /**
 180:DSP/Inc/arm_math.h ****  * @defgroup groupCmplxMath Complex Math Functions
 181:DSP/Inc/arm_math.h ****  * This set of functions operates on complex data vectors.
 182:DSP/Inc/arm_math.h ****  * The data in the complex arrays is stored in an interleaved fashion
 183:DSP/Inc/arm_math.h ****  * (real, imag, real, imag, ...).
 184:DSP/Inc/arm_math.h ****  * In the API functions, the number of samples in a complex array refers
 185:DSP/Inc/arm_math.h ****  * to the number of complex values; the array contains twice this number of
 186:DSP/Inc/arm_math.h ****  * real values.
 187:DSP/Inc/arm_math.h ****  */
 188:DSP/Inc/arm_math.h **** 
 189:DSP/Inc/arm_math.h **** /**
 190:DSP/Inc/arm_math.h ****  * @defgroup groupFilters Filtering Functions
 191:DSP/Inc/arm_math.h ****  */
 192:DSP/Inc/arm_math.h **** 
 193:DSP/Inc/arm_math.h **** /**
 194:DSP/Inc/arm_math.h ****  * @defgroup groupMatrix Matrix Functions
 195:DSP/Inc/arm_math.h ****  *
 196:DSP/Inc/arm_math.h ****  * This set of functions provides basic matrix math operations.
 197:DSP/Inc/arm_math.h ****  * The functions operate on matrix data structures.  For example,
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 50


 198:DSP/Inc/arm_math.h ****  * the type
 199:DSP/Inc/arm_math.h ****  * definition for the floating-point matrix structure is shown
 200:DSP/Inc/arm_math.h ****  * below:
 201:DSP/Inc/arm_math.h ****  * <pre>
 202:DSP/Inc/arm_math.h ****  *     typedef struct
 203:DSP/Inc/arm_math.h ****  *     {
 204:DSP/Inc/arm_math.h ****  *       uint16_t numRows;     // number of rows of the matrix.
 205:DSP/Inc/arm_math.h ****  *       uint16_t numCols;     // number of columns of the matrix.
 206:DSP/Inc/arm_math.h ****  *       float32_t *pData;     // points to the data of the matrix.
 207:DSP/Inc/arm_math.h ****  *     } arm_matrix_instance_f32;
 208:DSP/Inc/arm_math.h ****  * </pre>
 209:DSP/Inc/arm_math.h ****  * There are similar definitions for Q15 and Q31 data types.
 210:DSP/Inc/arm_math.h ****  *
 211:DSP/Inc/arm_math.h ****  * The structure specifies the size of the matrix and then points to
 212:DSP/Inc/arm_math.h ****  * an array of data.  The array is of size <code>numRows X numCols</code>
 213:DSP/Inc/arm_math.h ****  * and the values are arranged in row order.  That is, the
 214:DSP/Inc/arm_math.h ****  * matrix element (i, j) is stored at:
 215:DSP/Inc/arm_math.h ****  * <pre>
 216:DSP/Inc/arm_math.h ****  *     pData[i*numCols + j]
 217:DSP/Inc/arm_math.h ****  * </pre>
 218:DSP/Inc/arm_math.h ****  *
 219:DSP/Inc/arm_math.h ****  * \par Init Functions
 220:DSP/Inc/arm_math.h ****  * There is an associated initialization function for each type of matrix
 221:DSP/Inc/arm_math.h ****  * data structure.
 222:DSP/Inc/arm_math.h ****  * The initialization function sets the values of the internal structure fields.
 223:DSP/Inc/arm_math.h ****  * Refer to the function <code>arm_mat_init_f32()</code>, <code>arm_mat_init_q31()</code>
 224:DSP/Inc/arm_math.h ****  * and <code>arm_mat_init_q15()</code> for floating-point, Q31 and Q15 types,  respectively.
 225:DSP/Inc/arm_math.h ****  *
 226:DSP/Inc/arm_math.h ****  * \par
 227:DSP/Inc/arm_math.h ****  * Use of the initialization function is optional. However, if initialization function is used
 228:DSP/Inc/arm_math.h ****  * then the instance structure cannot be placed into a const data section.
 229:DSP/Inc/arm_math.h ****  * To place the instance structure in a const data
 230:DSP/Inc/arm_math.h ****  * section, manually initialize the data structure.  For example:
 231:DSP/Inc/arm_math.h ****  * <pre>
 232:DSP/Inc/arm_math.h ****  * <code>arm_matrix_instance_f32 S = {nRows, nColumns, pData};</code>
 233:DSP/Inc/arm_math.h ****  * <code>arm_matrix_instance_q31 S = {nRows, nColumns, pData};</code>
 234:DSP/Inc/arm_math.h ****  * <code>arm_matrix_instance_q15 S = {nRows, nColumns, pData};</code>
 235:DSP/Inc/arm_math.h ****  * </pre>
 236:DSP/Inc/arm_math.h ****  * where <code>nRows</code> specifies the number of rows, <code>nColumns</code>
 237:DSP/Inc/arm_math.h ****  * specifies the number of columns, and <code>pData</code> points to the
 238:DSP/Inc/arm_math.h ****  * data array.
 239:DSP/Inc/arm_math.h ****  *
 240:DSP/Inc/arm_math.h ****  * \par Size Checking
 241:DSP/Inc/arm_math.h ****  * By default all of the matrix functions perform size checking on the input and
 242:DSP/Inc/arm_math.h ****  * output matrices. For example, the matrix addition function verifies that the
 243:DSP/Inc/arm_math.h ****  * two input matrices and the output matrix all have the same number of rows and
 244:DSP/Inc/arm_math.h ****  * columns. If the size check fails the functions return:
 245:DSP/Inc/arm_math.h ****  * <pre>
 246:DSP/Inc/arm_math.h ****  *     ARM_MATH_SIZE_MISMATCH
 247:DSP/Inc/arm_math.h ****  * </pre>
 248:DSP/Inc/arm_math.h ****  * Otherwise the functions return
 249:DSP/Inc/arm_math.h ****  * <pre>
 250:DSP/Inc/arm_math.h ****  *     ARM_MATH_SUCCESS
 251:DSP/Inc/arm_math.h ****  * </pre>
 252:DSP/Inc/arm_math.h ****  * There is some overhead associated with this matrix size checking.
 253:DSP/Inc/arm_math.h ****  * The matrix size checking is enabled via the \#define
 254:DSP/Inc/arm_math.h ****  * <pre>
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 51


 255:DSP/Inc/arm_math.h ****  *     ARM_MATH_MATRIX_CHECK
 256:DSP/Inc/arm_math.h ****  * </pre>
 257:DSP/Inc/arm_math.h ****  * within the library project settings.  By default this macro is defined
 258:DSP/Inc/arm_math.h ****  * and size checking is enabled. By changing the project settings and
 259:DSP/Inc/arm_math.h ****  * undefining this macro size checking is eliminated and the functions
 260:DSP/Inc/arm_math.h ****  * run a bit faster. With size checking disabled the functions always
 261:DSP/Inc/arm_math.h ****  * return <code>ARM_MATH_SUCCESS</code>.
 262:DSP/Inc/arm_math.h ****  */
 263:DSP/Inc/arm_math.h **** 
 264:DSP/Inc/arm_math.h **** /**
 265:DSP/Inc/arm_math.h ****  * @defgroup groupTransforms Transform Functions
 266:DSP/Inc/arm_math.h ****  */
 267:DSP/Inc/arm_math.h **** 
 268:DSP/Inc/arm_math.h **** /**
 269:DSP/Inc/arm_math.h ****  * @defgroup groupController Controller Functions
 270:DSP/Inc/arm_math.h ****  */
 271:DSP/Inc/arm_math.h **** 
 272:DSP/Inc/arm_math.h **** /**
 273:DSP/Inc/arm_math.h ****  * @defgroup groupStats Statistics Functions
 274:DSP/Inc/arm_math.h ****  */
 275:DSP/Inc/arm_math.h **** /**
 276:DSP/Inc/arm_math.h ****  * @defgroup groupSupport Support Functions
 277:DSP/Inc/arm_math.h ****  */
 278:DSP/Inc/arm_math.h **** 
 279:DSP/Inc/arm_math.h **** /**
 280:DSP/Inc/arm_math.h ****  * @defgroup groupInterpolation Interpolation Functions
 281:DSP/Inc/arm_math.h ****  * These functions perform 1- and 2-dimensional interpolation of data.
 282:DSP/Inc/arm_math.h ****  * Linear interpolation is used for 1-dimensional data and
 283:DSP/Inc/arm_math.h ****  * bilinear interpolation is used for 2-dimensional data.
 284:DSP/Inc/arm_math.h ****  */
 285:DSP/Inc/arm_math.h **** 
 286:DSP/Inc/arm_math.h **** /**
 287:DSP/Inc/arm_math.h ****  * @defgroup groupExamples Examples
 288:DSP/Inc/arm_math.h ****  */
 289:DSP/Inc/arm_math.h **** #ifndef _ARM_MATH_H
 290:DSP/Inc/arm_math.h **** #define _ARM_MATH_H
 291:DSP/Inc/arm_math.h **** 
 292:DSP/Inc/arm_math.h **** /* Compiler specific diagnostic adjustment */
 293:DSP/Inc/arm_math.h **** #if   defined ( __CC_ARM )
 294:DSP/Inc/arm_math.h **** 
 295:DSP/Inc/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 296:DSP/Inc/arm_math.h **** 
 297:DSP/Inc/arm_math.h **** #elif defined ( __GNUC__ )
 298:DSP/Inc/arm_math.h **** #pragma GCC diagnostic push
 299:DSP/Inc/arm_math.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
 300:DSP/Inc/arm_math.h **** #pragma GCC diagnostic ignored "-Wconversion"
 301:DSP/Inc/arm_math.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
 302:DSP/Inc/arm_math.h **** 
 303:DSP/Inc/arm_math.h **** #elif defined ( __ICCARM__ )
 304:DSP/Inc/arm_math.h **** 
 305:DSP/Inc/arm_math.h **** #elif defined ( __TI_ARM__ )
 306:DSP/Inc/arm_math.h **** 
 307:DSP/Inc/arm_math.h **** #elif defined ( __CSMC__ )
 308:DSP/Inc/arm_math.h **** 
 309:DSP/Inc/arm_math.h **** #elif defined ( __TASKING__ )
 310:DSP/Inc/arm_math.h **** 
 311:DSP/Inc/arm_math.h **** #else
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 52


 312:DSP/Inc/arm_math.h ****   #error Unknown compiler
 313:DSP/Inc/arm_math.h **** #endif
 314:DSP/Inc/arm_math.h **** 
 315:DSP/Inc/arm_math.h **** 
 316:DSP/Inc/arm_math.h **** #define __CMSIS_GENERIC         /* disable NVIC and Systick functions */
 317:DSP/Inc/arm_math.h **** 
 318:DSP/Inc/arm_math.h **** #if defined(ARM_MATH_CM7)
 319:DSP/Inc/arm_math.h ****   #include "core_cm7.h"
 320:DSP/Inc/arm_math.h ****   #define ARM_MATH_DSP
 321:DSP/Inc/arm_math.h **** #elif defined (ARM_MATH_CM4)
 322:DSP/Inc/arm_math.h ****   #include "core_cm4.h"
 323:DSP/Inc/arm_math.h ****   #define ARM_MATH_DSP
 324:DSP/Inc/arm_math.h **** #elif defined (ARM_MATH_CM3)
 325:DSP/Inc/arm_math.h ****   #include "core_cm3.h"
 326:DSP/Inc/arm_math.h **** #elif defined (ARM_MATH_CM0)
 327:DSP/Inc/arm_math.h ****   #include "core_cm0.h"
 328:DSP/Inc/arm_math.h ****   #define ARM_MATH_CM0_FAMILY
 329:DSP/Inc/arm_math.h **** #elif defined (ARM_MATH_CM0PLUS)
 330:DSP/Inc/arm_math.h ****   #include "core_cm0plus.h"
 331:DSP/Inc/arm_math.h ****   #define ARM_MATH_CM0_FAMILY
 332:DSP/Inc/arm_math.h **** #elif defined (ARM_MATH_ARMV8MBL)
 333:DSP/Inc/arm_math.h ****   #include "core_armv8mbl.h"
 334:DSP/Inc/arm_math.h ****   #define ARM_MATH_CM0_FAMILY
 335:DSP/Inc/arm_math.h **** #elif defined (ARM_MATH_ARMV8MML)
 336:DSP/Inc/arm_math.h ****   #include "core_armv8mml.h"
 337:DSP/Inc/arm_math.h ****   #if (defined (__DSP_PRESENT) && (__DSP_PRESENT == 1))
 338:DSP/Inc/arm_math.h ****     #define ARM_MATH_DSP
 339:DSP/Inc/arm_math.h ****   #endif
 340:DSP/Inc/arm_math.h **** #else
 341:DSP/Inc/arm_math.h ****   #error "Define according the used Cortex core ARM_MATH_CM7, ARM_MATH_CM4, ARM_MATH_CM3, ARM_MATH_
 342:DSP/Inc/arm_math.h **** #endif
 343:DSP/Inc/arm_math.h **** 
 344:DSP/Inc/arm_math.h **** #undef  __CMSIS_GENERIC         /* enable NVIC and Systick functions */
 345:DSP/Inc/arm_math.h **** #include "string.h"
 346:DSP/Inc/arm_math.h **** #include "math.h"
 347:DSP/Inc/arm_math.h **** #ifdef   __cplusplus
 348:DSP/Inc/arm_math.h **** extern "C"
 349:DSP/Inc/arm_math.h **** {
 350:DSP/Inc/arm_math.h **** #endif
 351:DSP/Inc/arm_math.h **** 
 352:DSP/Inc/arm_math.h **** 
 353:DSP/Inc/arm_math.h ****   /**
 354:DSP/Inc/arm_math.h ****    * @brief Macros required for reciprocal calculation in Normalized LMS
 355:DSP/Inc/arm_math.h ****    */
 356:DSP/Inc/arm_math.h **** 
 357:DSP/Inc/arm_math.h **** #define DELTA_Q31          (0x100)
 358:DSP/Inc/arm_math.h **** #define DELTA_Q15          0x5
 359:DSP/Inc/arm_math.h **** #define INDEX_MASK         0x0000003F
 360:DSP/Inc/arm_math.h **** #ifndef PI
 361:DSP/Inc/arm_math.h ****   #define PI               3.14159265358979f
 362:DSP/Inc/arm_math.h **** #endif
 363:DSP/Inc/arm_math.h **** 
 364:DSP/Inc/arm_math.h ****   /**
 365:DSP/Inc/arm_math.h ****    * @brief Macros required for SINE and COSINE Fast math approximations
 366:DSP/Inc/arm_math.h ****    */
 367:DSP/Inc/arm_math.h **** 
 368:DSP/Inc/arm_math.h **** #define FAST_MATH_TABLE_SIZE  512
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 53


 369:DSP/Inc/arm_math.h **** #define FAST_MATH_Q31_SHIFT   (32 - 10)
 370:DSP/Inc/arm_math.h **** #define FAST_MATH_Q15_SHIFT   (16 - 10)
 371:DSP/Inc/arm_math.h **** #define CONTROLLER_Q31_SHIFT  (32 - 9)
 372:DSP/Inc/arm_math.h **** #define TABLE_SPACING_Q31     0x400000
 373:DSP/Inc/arm_math.h **** #define TABLE_SPACING_Q15     0x80
 374:DSP/Inc/arm_math.h **** 
 375:DSP/Inc/arm_math.h ****   /**
 376:DSP/Inc/arm_math.h ****    * @brief Macros required for SINE and COSINE Controller functions
 377:DSP/Inc/arm_math.h ****    */
 378:DSP/Inc/arm_math.h ****   /* 1.31(q31) Fixed value of 2/360 */
 379:DSP/Inc/arm_math.h ****   /* -1 to +1 is divided into 360 values so total spacing is (2/360) */
 380:DSP/Inc/arm_math.h **** #define INPUT_SPACING         0xB60B61
 381:DSP/Inc/arm_math.h **** 
 382:DSP/Inc/arm_math.h ****   /**
 383:DSP/Inc/arm_math.h ****    * @brief Macro for Unaligned Support
 384:DSP/Inc/arm_math.h ****    */
 385:DSP/Inc/arm_math.h **** #ifndef UNALIGNED_SUPPORT_DISABLE
 386:DSP/Inc/arm_math.h ****     #define ALIGN4
 387:DSP/Inc/arm_math.h **** #else
 388:DSP/Inc/arm_math.h ****   #if defined  (__GNUC__)
 389:DSP/Inc/arm_math.h ****     #define ALIGN4 __attribute__((aligned(4)))
 390:DSP/Inc/arm_math.h ****   #else
 391:DSP/Inc/arm_math.h ****     #define ALIGN4 __align(4)
 392:DSP/Inc/arm_math.h ****   #endif
 393:DSP/Inc/arm_math.h **** #endif   /* #ifndef UNALIGNED_SUPPORT_DISABLE */
 394:DSP/Inc/arm_math.h **** 
 395:DSP/Inc/arm_math.h ****   /**
 396:DSP/Inc/arm_math.h ****    * @brief Error status returned by some functions in the library.
 397:DSP/Inc/arm_math.h ****    */
 398:DSP/Inc/arm_math.h **** 
 399:DSP/Inc/arm_math.h ****   typedef enum
 400:DSP/Inc/arm_math.h ****   {
 401:DSP/Inc/arm_math.h ****     ARM_MATH_SUCCESS = 0,                /**< No error */
 402:DSP/Inc/arm_math.h ****     ARM_MATH_ARGUMENT_ERROR = -1,        /**< One or more arguments are incorrect */
 403:DSP/Inc/arm_math.h ****     ARM_MATH_LENGTH_ERROR = -2,          /**< Length of data buffer is incorrect */
 404:DSP/Inc/arm_math.h ****     ARM_MATH_SIZE_MISMATCH = -3,         /**< Size of matrices is not compatible with the operation
 405:DSP/Inc/arm_math.h ****     ARM_MATH_NANINF = -4,                /**< Not-a-number (NaN) or infinity is generated */
 406:DSP/Inc/arm_math.h ****     ARM_MATH_SINGULAR = -5,              /**< Generated by matrix inversion if the input matrix is 
 407:DSP/Inc/arm_math.h ****     ARM_MATH_TEST_FAILURE = -6           /**< Test Failed  */
 408:DSP/Inc/arm_math.h ****   } arm_status;
 409:DSP/Inc/arm_math.h **** 
 410:DSP/Inc/arm_math.h ****   /**
 411:DSP/Inc/arm_math.h ****    * @brief 8-bit fractional data type in 1.7 format.
 412:DSP/Inc/arm_math.h ****    */
 413:DSP/Inc/arm_math.h ****   typedef int8_t q7_t;
 414:DSP/Inc/arm_math.h **** 
 415:DSP/Inc/arm_math.h ****   /**
 416:DSP/Inc/arm_math.h ****    * @brief 16-bit fractional data type in 1.15 format.
 417:DSP/Inc/arm_math.h ****    */
 418:DSP/Inc/arm_math.h ****   typedef int16_t q15_t;
 419:DSP/Inc/arm_math.h **** 
 420:DSP/Inc/arm_math.h ****   /**
 421:DSP/Inc/arm_math.h ****    * @brief 32-bit fractional data type in 1.31 format.
 422:DSP/Inc/arm_math.h ****    */
 423:DSP/Inc/arm_math.h ****   typedef int32_t q31_t;
 424:DSP/Inc/arm_math.h **** 
 425:DSP/Inc/arm_math.h ****   /**
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 54


 426:DSP/Inc/arm_math.h ****    * @brief 64-bit fractional data type in 1.63 format.
 427:DSP/Inc/arm_math.h ****    */
 428:DSP/Inc/arm_math.h ****   typedef int64_t q63_t;
 429:DSP/Inc/arm_math.h **** 
 430:DSP/Inc/arm_math.h ****   /**
 431:DSP/Inc/arm_math.h ****    * @brief 32-bit floating-point type definition.
 432:DSP/Inc/arm_math.h ****    */
 433:DSP/Inc/arm_math.h ****   typedef float float32_t;
 434:DSP/Inc/arm_math.h **** 
 435:DSP/Inc/arm_math.h ****   /**
 436:DSP/Inc/arm_math.h ****    * @brief 64-bit floating-point type definition.
 437:DSP/Inc/arm_math.h ****    */
 438:DSP/Inc/arm_math.h ****   typedef double float64_t;
 439:DSP/Inc/arm_math.h **** 
 440:DSP/Inc/arm_math.h ****   /**
 441:DSP/Inc/arm_math.h ****    * @brief definition to read/write two 16 bit values.
 442:DSP/Inc/arm_math.h ****    */
 443:DSP/Inc/arm_math.h **** #if   defined ( __CC_ARM )
 444:DSP/Inc/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 445:DSP/Inc/arm_math.h ****   #define CMSIS_UNUSED __attribute__((unused))
 446:DSP/Inc/arm_math.h ****   #define CMSIS_INLINE __attribute__((always_inline))
 447:DSP/Inc/arm_math.h **** 
 448:DSP/Inc/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 449:DSP/Inc/arm_math.h ****   #define __SIMD32_TYPE int32_t
 450:DSP/Inc/arm_math.h ****   #define CMSIS_UNUSED __attribute__((unused))
 451:DSP/Inc/arm_math.h ****   #define CMSIS_INLINE __attribute__((always_inline))
 452:DSP/Inc/arm_math.h **** 
 453:DSP/Inc/arm_math.h **** #elif defined ( __GNUC__ )
 454:DSP/Inc/arm_math.h ****   #define __SIMD32_TYPE int32_t
 455:DSP/Inc/arm_math.h ****   #define CMSIS_UNUSED __attribute__((unused))
 456:DSP/Inc/arm_math.h ****   #define CMSIS_INLINE __attribute__((always_inline))
 457:DSP/Inc/arm_math.h **** 
 458:DSP/Inc/arm_math.h **** #elif defined ( __ICCARM__ )
 459:DSP/Inc/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 460:DSP/Inc/arm_math.h ****   #define CMSIS_UNUSED
 461:DSP/Inc/arm_math.h ****   #define CMSIS_INLINE
 462:DSP/Inc/arm_math.h **** 
 463:DSP/Inc/arm_math.h **** #elif defined ( __TI_ARM__ )
 464:DSP/Inc/arm_math.h ****   #define __SIMD32_TYPE int32_t
 465:DSP/Inc/arm_math.h ****   #define CMSIS_UNUSED __attribute__((unused))
 466:DSP/Inc/arm_math.h ****   #define CMSIS_INLINE
 467:DSP/Inc/arm_math.h **** 
 468:DSP/Inc/arm_math.h **** #elif defined ( __CSMC__ )
 469:DSP/Inc/arm_math.h ****   #define __SIMD32_TYPE int32_t
 470:DSP/Inc/arm_math.h ****   #define CMSIS_UNUSED
 471:DSP/Inc/arm_math.h ****   #define CMSIS_INLINE
 472:DSP/Inc/arm_math.h **** 
 473:DSP/Inc/arm_math.h **** #elif defined ( __TASKING__ )
 474:DSP/Inc/arm_math.h ****   #define __SIMD32_TYPE __unaligned int32_t
 475:DSP/Inc/arm_math.h ****   #define CMSIS_UNUSED
 476:DSP/Inc/arm_math.h ****   #define CMSIS_INLINE
 477:DSP/Inc/arm_math.h **** 
 478:DSP/Inc/arm_math.h **** #else
 479:DSP/Inc/arm_math.h ****   #error Unknown compiler
 480:DSP/Inc/arm_math.h **** #endif
 481:DSP/Inc/arm_math.h **** 
 482:DSP/Inc/arm_math.h **** #define __SIMD32(addr)        (*(__SIMD32_TYPE **) & (addr))
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 55


 483:DSP/Inc/arm_math.h **** #define __SIMD32_CONST(addr)  ((__SIMD32_TYPE *)(addr))
 484:DSP/Inc/arm_math.h **** #define _SIMD32_OFFSET(addr)  (*(__SIMD32_TYPE *)  (addr))
 485:DSP/Inc/arm_math.h **** #define __SIMD64(addr)        (*(int64_t **) & (addr))
 486:DSP/Inc/arm_math.h **** 
 487:DSP/Inc/arm_math.h **** #if !defined (ARM_MATH_DSP)
 488:DSP/Inc/arm_math.h ****   /**
 489:DSP/Inc/arm_math.h ****    * @brief definition to pack two 16 bit values.
 490:DSP/Inc/arm_math.h ****    */
 491:DSP/Inc/arm_math.h **** #define __PKHBT(ARG1, ARG2, ARG3) ( (((int32_t)(ARG1) <<    0) & (int32_t)0x0000FFFF) | \
 492:DSP/Inc/arm_math.h ****                                     (((int32_t)(ARG2) << ARG3) & (int32_t)0xFFFF0000)  )
 493:DSP/Inc/arm_math.h **** #define __PKHTB(ARG1, ARG2, ARG3) ( (((int32_t)(ARG1) <<    0) & (int32_t)0xFFFF0000) | \
 494:DSP/Inc/arm_math.h ****                                     (((int32_t)(ARG2) >> ARG3) & (int32_t)0x0000FFFF)  )
 495:DSP/Inc/arm_math.h **** 
 496:DSP/Inc/arm_math.h **** #endif /* !defined (ARM_MATH_DSP) */
 497:DSP/Inc/arm_math.h **** 
 498:DSP/Inc/arm_math.h ****    /**
 499:DSP/Inc/arm_math.h ****    * @brief definition to pack four 8 bit values.
 500:DSP/Inc/arm_math.h ****    */
 501:DSP/Inc/arm_math.h **** #ifndef ARM_MATH_BIG_ENDIAN
 502:DSP/Inc/arm_math.h **** 
 503:DSP/Inc/arm_math.h **** #define __PACKq7(v0,v1,v2,v3) ( (((int32_t)(v0) <<  0) & (int32_t)0x000000FF) | \
 504:DSP/Inc/arm_math.h ****                                 (((int32_t)(v1) <<  8) & (int32_t)0x0000FF00) | \
 505:DSP/Inc/arm_math.h ****                                 (((int32_t)(v2) << 16) & (int32_t)0x00FF0000) | \
 506:DSP/Inc/arm_math.h ****                                 (((int32_t)(v3) << 24) & (int32_t)0xFF000000)  )
 507:DSP/Inc/arm_math.h **** #else
 508:DSP/Inc/arm_math.h **** 
 509:DSP/Inc/arm_math.h **** #define __PACKq7(v0,v1,v2,v3) ( (((int32_t)(v3) <<  0) & (int32_t)0x000000FF) | \
 510:DSP/Inc/arm_math.h ****                                 (((int32_t)(v2) <<  8) & (int32_t)0x0000FF00) | \
 511:DSP/Inc/arm_math.h ****                                 (((int32_t)(v1) << 16) & (int32_t)0x00FF0000) | \
 512:DSP/Inc/arm_math.h ****                                 (((int32_t)(v0) << 24) & (int32_t)0xFF000000)  )
 513:DSP/Inc/arm_math.h **** 
 514:DSP/Inc/arm_math.h **** #endif
 515:DSP/Inc/arm_math.h **** 
 516:DSP/Inc/arm_math.h **** 
 517:DSP/Inc/arm_math.h ****   /**
 518:DSP/Inc/arm_math.h ****    * @brief Clips Q63 to Q31 values.
 519:DSP/Inc/arm_math.h ****    */
 520:DSP/Inc/arm_math.h ****   CMSIS_INLINE __STATIC_INLINE q31_t clip_q63_to_q31(
 521:DSP/Inc/arm_math.h ****   q63_t x)
 522:DSP/Inc/arm_math.h ****   {
 523:DSP/Inc/arm_math.h ****     return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ?
 524:DSP/Inc/arm_math.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 525:DSP/Inc/arm_math.h ****   }
 526:DSP/Inc/arm_math.h **** 
 527:DSP/Inc/arm_math.h ****   /**
 528:DSP/Inc/arm_math.h ****    * @brief Clips Q63 to Q15 values.
 529:DSP/Inc/arm_math.h ****    */
 530:DSP/Inc/arm_math.h ****   CMSIS_INLINE __STATIC_INLINE q15_t clip_q63_to_q15(
 531:DSP/Inc/arm_math.h ****   q63_t x)
 532:DSP/Inc/arm_math.h ****   {
 533:DSP/Inc/arm_math.h ****     return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ?
 534:DSP/Inc/arm_math.h ****       ((0x7FFF ^ ((q15_t) (x >> 63)))) : (q15_t) (x >> 15);
 535:DSP/Inc/arm_math.h ****   }
 536:DSP/Inc/arm_math.h **** 
 537:DSP/Inc/arm_math.h ****   /**
 538:DSP/Inc/arm_math.h ****    * @brief Clips Q31 to Q7 values.
 539:DSP/Inc/arm_math.h ****    */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 56


 540:DSP/Inc/arm_math.h ****   CMSIS_INLINE __STATIC_INLINE q7_t clip_q31_to_q7(
 541:DSP/Inc/arm_math.h ****   q31_t x)
 542:DSP/Inc/arm_math.h ****   {
 543:DSP/Inc/arm_math.h ****     return ((q31_t) (x >> 24) != ((q31_t) x >> 23)) ?
 544:DSP/Inc/arm_math.h ****       ((0x7F ^ ((q7_t) (x >> 31)))) : (q7_t) x;
 545:DSP/Inc/arm_math.h ****   }
 546:DSP/Inc/arm_math.h **** 
 547:DSP/Inc/arm_math.h ****   /**
 548:DSP/Inc/arm_math.h ****    * @brief Clips Q31 to Q15 values.
 549:DSP/Inc/arm_math.h ****    */
 550:DSP/Inc/arm_math.h ****   CMSIS_INLINE __STATIC_INLINE q15_t clip_q31_to_q15(
 551:DSP/Inc/arm_math.h ****   q31_t x)
 552:DSP/Inc/arm_math.h ****   {
 553:DSP/Inc/arm_math.h ****     return ((q31_t) (x >> 16) != ((q31_t) x >> 15)) ?
 554:DSP/Inc/arm_math.h ****       ((0x7FFF ^ ((q15_t) (x >> 31)))) : (q15_t) x;
 555:DSP/Inc/arm_math.h ****   }
 556:DSP/Inc/arm_math.h **** 
 557:DSP/Inc/arm_math.h ****   /**
 558:DSP/Inc/arm_math.h ****    * @brief Multiplies 32 X 64 and returns 32 bit result in 2.30 format.
 559:DSP/Inc/arm_math.h ****    */
 560:DSP/Inc/arm_math.h **** 
 561:DSP/Inc/arm_math.h ****   CMSIS_INLINE __STATIC_INLINE q63_t mult32x64(
 562:DSP/Inc/arm_math.h ****   q63_t x,
 563:DSP/Inc/arm_math.h ****   q31_t y)
 564:DSP/Inc/arm_math.h ****   {
 565:DSP/Inc/arm_math.h ****     return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
 566:DSP/Inc/arm_math.h ****             (((q63_t) (x >> 32) * y)));
 567:DSP/Inc/arm_math.h ****   }
 568:DSP/Inc/arm_math.h **** 
 569:DSP/Inc/arm_math.h ****   /**
 570:DSP/Inc/arm_math.h ****    * @brief Function to Calculates 1/in (reciprocal) value of Q31 Data type.
 571:DSP/Inc/arm_math.h ****    */
 572:DSP/Inc/arm_math.h **** 
 573:DSP/Inc/arm_math.h ****   CMSIS_INLINE __STATIC_INLINE uint32_t arm_recip_q31(
 574:DSP/Inc/arm_math.h ****   q31_t in,
 575:DSP/Inc/arm_math.h ****   q31_t * dst,
 576:DSP/Inc/arm_math.h ****   q31_t * pRecipTable)
 577:DSP/Inc/arm_math.h ****   {
 578:DSP/Inc/arm_math.h ****     q31_t out;
 579:DSP/Inc/arm_math.h ****     uint32_t tempVal;
 580:DSP/Inc/arm_math.h ****     uint32_t index, i;
 581:DSP/Inc/arm_math.h ****     uint32_t signBits;
 582:DSP/Inc/arm_math.h **** 
 583:DSP/Inc/arm_math.h ****     if (in > 0)
 584:DSP/Inc/arm_math.h ****     {
 585:DSP/Inc/arm_math.h ****       signBits = ((uint32_t) (__CLZ( in) - 1));
 586:DSP/Inc/arm_math.h ****     }
 587:DSP/Inc/arm_math.h ****     else
 588:DSP/Inc/arm_math.h ****     {
 589:DSP/Inc/arm_math.h ****       signBits = ((uint32_t) (__CLZ(-in) - 1));
 590:DSP/Inc/arm_math.h ****     }
 591:DSP/Inc/arm_math.h **** 
 592:DSP/Inc/arm_math.h ****     /* Convert input sample to 1.31 format */
 593:DSP/Inc/arm_math.h ****     in = (in << signBits);
 594:DSP/Inc/arm_math.h **** 
 595:DSP/Inc/arm_math.h ****     /* calculation of index for initial approximated Val */
 596:DSP/Inc/arm_math.h ****     index = (uint32_t)(in >> 24);
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 57


 597:DSP/Inc/arm_math.h ****     index = (index & INDEX_MASK);
 598:DSP/Inc/arm_math.h **** 
 599:DSP/Inc/arm_math.h ****     /* 1.31 with exp 1 */
 600:DSP/Inc/arm_math.h ****     out = pRecipTable[index];
 601:DSP/Inc/arm_math.h **** 
 602:DSP/Inc/arm_math.h ****     /* calculation of reciprocal value */
 603:DSP/Inc/arm_math.h ****     /* running approximation for two iterations */
 604:DSP/Inc/arm_math.h ****     for (i = 0U; i < 2U; i++)
 605:DSP/Inc/arm_math.h ****     {
 606:DSP/Inc/arm_math.h ****       tempVal = (uint32_t) (((q63_t) in * out) >> 31);
 607:DSP/Inc/arm_math.h ****       tempVal = 0x7FFFFFFFu - tempVal;
 608:DSP/Inc/arm_math.h ****       /*      1.31 with exp 1 */
 609:DSP/Inc/arm_math.h ****       /* out = (q31_t) (((q63_t) out * tempVal) >> 30); */
 610:DSP/Inc/arm_math.h ****       out = clip_q63_to_q31(((q63_t) out * tempVal) >> 30);
 611:DSP/Inc/arm_math.h ****     }
 612:DSP/Inc/arm_math.h **** 
 613:DSP/Inc/arm_math.h ****     /* write output */
 614:DSP/Inc/arm_math.h ****     *dst = out;
 615:DSP/Inc/arm_math.h **** 
 616:DSP/Inc/arm_math.h ****     /* return num of signbits of out = 1/in value */
 617:DSP/Inc/arm_math.h ****     return (signBits + 1U);
 618:DSP/Inc/arm_math.h ****   }
 619:DSP/Inc/arm_math.h **** 
 620:DSP/Inc/arm_math.h **** 
 621:DSP/Inc/arm_math.h ****   /**
 622:DSP/Inc/arm_math.h ****    * @brief Function to Calculates 1/in (reciprocal) value of Q15 Data type.
 623:DSP/Inc/arm_math.h ****    */
 624:DSP/Inc/arm_math.h ****   CMSIS_INLINE __STATIC_INLINE uint32_t arm_recip_q15(
 332              		.loc 3 624 41 is_stmt 1 view .LVU115
 333              	.LBB29:
 625:DSP/Inc/arm_math.h ****   q15_t in,
 626:DSP/Inc/arm_math.h ****   q15_t * dst,
 627:DSP/Inc/arm_math.h ****   q15_t * pRecipTable)
 628:DSP/Inc/arm_math.h ****   {
 629:DSP/Inc/arm_math.h ****     q15_t out = 0;
 334              		.loc 3 629 5 view .LVU116
 630:DSP/Inc/arm_math.h ****     uint32_t tempVal = 0;
 335              		.loc 3 630 5 view .LVU117
 631:DSP/Inc/arm_math.h ****     uint32_t index = 0, i = 0;
 336              		.loc 3 631 5 view .LVU118
 632:DSP/Inc/arm_math.h ****     uint32_t signBits = 0;
 337              		.loc 3 632 5 view .LVU119
 633:DSP/Inc/arm_math.h **** 
 634:DSP/Inc/arm_math.h ****     if (in > 0)
 338              		.loc 3 634 5 view .LVU120
 339              		.loc 3 634 8 is_stmt 0 view .LVU121
 340 00de 002D     		cmp	r5, #0
 341 00e0 0CDD     		ble	.L7
 635:DSP/Inc/arm_math.h ****     {
 636:DSP/Inc/arm_math.h ****       signBits = ((uint32_t)(__CLZ( in) - 17));
 342              		.loc 3 636 7 is_stmt 1 view .LVU122
 343              	.LVL54:
 344              	.LBB30:
 345              	.LBI30:
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 346              		.loc 2 403 30 view .LVU123
 347              	.LBB31:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 58


 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 348              		.loc 2 414 3 view .LVU124
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 349              		.loc 2 418 3 view .LVU125
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 350              		.loc 2 418 3 is_stmt 0 view .LVU126
 351              	.LBE31:
 352              	.LBE30:
 353              		.loc 3 636 41 discriminator 1 view .LVU127
 354 00e2 B5FA85F7 		clz	r7, r5
 355 00e6 113F     		subs	r7, r7, #17
 356              	.LVL55:
 357              	.L8:
 637:DSP/Inc/arm_math.h ****     }
 638:DSP/Inc/arm_math.h ****     else
 639:DSP/Inc/arm_math.h ****     {
 640:DSP/Inc/arm_math.h ****       signBits = ((uint32_t)(__CLZ(-in) - 17));
 641:DSP/Inc/arm_math.h ****     }
 642:DSP/Inc/arm_math.h **** 
 643:DSP/Inc/arm_math.h ****     /* Convert input sample to 1.15 format */
 644:DSP/Inc/arm_math.h ****     in = (in << signBits);
 358              		.loc 3 644 5 is_stmt 1 view .LVU128
 359              		.loc 3 644 14 is_stmt 0 view .LVU129
 360 00e8 BD40     		lsls	r5, r5, r7
 361              	.LVL56:
 362              		.loc 3 644 8 view .LVU130
 363 00ea 0FFA85FA 		sxth	r10, r5
 364              	.LVL57:
 645:DSP/Inc/arm_math.h **** 
 646:DSP/Inc/arm_math.h ****     /* calculation of index for initial approximated Val */
 647:DSP/Inc/arm_math.h ****     index = (uint32_t)(in >>  8);
 365              		.loc 3 647 5 is_stmt 1 view .LVU131
 648:DSP/Inc/arm_math.h ****     index = (index & INDEX_MASK);
 366              		.loc 3 648 5 view .LVU132
 367              		.loc 3 648 11 is_stmt 0 view .LVU133
 368 00ee C5F30525 		ubfx	r5, r5, #8, #6
 369              	.LVL58:
 649:DSP/Inc/arm_math.h **** 
 650:DSP/Inc/arm_math.h ****     /*      1.15 with exp 1  */
 651:DSP/Inc/arm_math.h ****     out = pRecipTable[index];
 370              		.loc 3 651 5 is_stmt 1 view .LVU134
 371              		.loc 3 651 9 is_stmt 0 view .LVU135
 372 00f2 33F91550 		ldrsh	r5, [r3, r5, lsl #1]
 373              	.LVL59:
 652:DSP/Inc/arm_math.h **** 
 653:DSP/Inc/arm_math.h ****     /* calculation of reciprocal value */
 654:DSP/Inc/arm_math.h ****     /* running approximation for two iterations */
 655:DSP/Inc/arm_math.h ****     for (i = 0U; i < 2U; i++)
 374              		.loc 3 655 5 is_stmt 1 view .LVU136
 375              		.loc 3 655 5 is_stmt 0 view .LVU137
 376 00f6 CDF810B0 		str	fp, [sp, #16]
 377 00fa 12E0     		b	.L10
 378              	.LVL60:
 379              	.L7:
 640:DSP/Inc/arm_math.h ****     }
 380              		.loc 3 640 7 is_stmt 1 view .LVU138
 640:DSP/Inc/arm_math.h ****     }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 59


 381              		.loc 3 640 36 is_stmt 0 view .LVU139
 382 00fc 6F42     		rsbs	r7, r5, #0
 383              	.LVL61:
 384              	.LBB32:
 385              	.LBI32:
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 386              		.loc 2 403 30 is_stmt 1 view .LVU140
 387              	.LBB33:
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 388              		.loc 2 414 3 view .LVU141
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 389              		.loc 2 414 6 is_stmt 0 view .LVU142
 390 00fe 1DB1     		cbz	r5, .L21
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 391              		.loc 2 418 3 is_stmt 1 view .LVU143
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 392              		.loc 2 418 10 is_stmt 0 discriminator 1 view .LVU144
 393 0100 B7FA87F7 		clz	r7, r7
 394              	.LVL62:
 395              	.L9:
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 396              		.loc 2 418 10 discriminator 1 view .LVU145
 397              	.LBE33:
 398              	.LBE32:
 640:DSP/Inc/arm_math.h ****     }
 399              		.loc 3 640 41 discriminator 1 view .LVU146
 400 0104 113F     		subs	r7, r7, #17
 401              	.LVL63:
 640:DSP/Inc/arm_math.h ****     }
 402              		.loc 3 640 41 discriminator 1 view .LVU147
 403 0106 EFE7     		b	.L8
 404              	.LVL64:
 405              	.L21:
 406              	.LBB35:
 407              	.LBB34:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 408              		.loc 2 416 12 view .LVU148
 409 0108 2027     		movs	r7, #32
 410              	.LVL65:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 411              		.loc 2 416 12 view .LVU149
 412 010a FBE7     		b	.L9
 413              	.LVL66:
 414              	.L11:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 415              		.loc 2 416 12 view .LVU150
 416              	.LBE34:
 417              	.LBE35:
 656:DSP/Inc/arm_math.h ****     {
 657:DSP/Inc/arm_math.h ****       tempVal = (uint32_t) (((q31_t) in * out) >> 15);
 418              		.loc 3 657 7 is_stmt 1 view .LVU151
 419              		.loc 3 657 41 is_stmt 0 view .LVU152
 420 010c 0AFB05FB 		mul	fp, r10, r5
 421              	.LVL67:
 658:DSP/Inc/arm_math.h ****       tempVal = 0x7FFFu - tempVal;
 422              		.loc 3 658 7 is_stmt 1 view .LVU153
 423              		.loc 3 658 15 is_stmt 0 view .LVU154
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 60


 424 0110 47F6FF73 		movw	r3, #32767
 425 0114 A3EBEB33 		sub	r3, r3, fp, asr #15
 426              	.LVL68:
 659:DSP/Inc/arm_math.h ****       /*      1.15 with exp 1 */
 660:DSP/Inc/arm_math.h ****       out = (q15_t) (((q31_t) out * tempVal) >> 14);
 427              		.loc 3 660 7 is_stmt 1 view .LVU155
 428              		.loc 3 660 35 is_stmt 0 view .LVU156
 429 0118 05FB03F3 		mul	r3, r5, r3
 430              	.LVL69:
 431              		.loc 3 660 11 view .LVU157
 432 011c 43F38F35 		sbfx	r5, r3, #14, #16
 433              	.LVL70:
 655:DSP/Inc/arm_math.h ****     {
 434              		.loc 3 655 27 is_stmt 1 discriminator 3 view .LVU158
 435 0120 0132     		adds	r2, r2, #1
 436              	.LVL71:
 437              	.L10:
 655:DSP/Inc/arm_math.h ****     {
 438              		.loc 3 655 20 discriminator 1 view .LVU159
 439 0122 012A     		cmp	r2, #1
 440 0124 F2D9     		bls	.L11
 661:DSP/Inc/arm_math.h ****       /* out = clip_q31_to_q15(((q31_t) out * tempVal) >> 14); */
 662:DSP/Inc/arm_math.h ****     }
 663:DSP/Inc/arm_math.h **** 
 664:DSP/Inc/arm_math.h ****     /* write output */
 665:DSP/Inc/arm_math.h ****     *dst = out;
 666:DSP/Inc/arm_math.h **** 
 667:DSP/Inc/arm_math.h ****     /* return num of signbits of out = 1/in value */
 668:DSP/Inc/arm_math.h ****     return (signBits + 1);
 441              		.loc 3 668 22 is_stmt 0 view .LVU160
 442 0126 DDF810B0 		ldr	fp, [sp, #16]
 665:DSP/Inc/arm_math.h **** 
 443              		.loc 3 665 5 is_stmt 1 view .LVU161
 444              	.LVL72:
 445              		.loc 3 668 5 view .LVU162
 446              		.loc 3 668 22 is_stmt 0 view .LVU163
 447 012a 0137     		adds	r7, r7, #1
 448              	.LVL73:
 449              		.loc 3 668 22 view .LVU164
 450              	.LBE29:
 451              	.LBE28:
 452              		.loc 1 189 15 discriminator 1 view .LVU165
 453 012c 3FB2     		sxth	r7, r7
 454              	.LVL74:
 190:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****                               &oneByEnergy, S->recipTable);
 191:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 192:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Calculation of e * mu value */
 193:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     errorXmu = (q15_t) (((q31_t) e * mu) >> 15);
 455              		.loc 1 193 5 is_stmt 1 view .LVU166
 456              		.loc 1 193 36 is_stmt 0 view .LVU167
 457 012e 079B     		ldr	r3, [sp, #28]
 458 0130 00FB03F3 		mul	r3, r0, r3
 459              		.loc 1 193 14 view .LVU168
 460 0134 43F3CF33 		sbfx	r3, r3, #15, #16
 461              	.LVL75:
 194:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 195:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Calculation of (e * mu) * (1/energy) value */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 61


 196:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     acc = (((q31_t) errorXmu * oneByEnergy) >> (15 - postShift));
 462              		.loc 1 196 5 is_stmt 1 view .LVU169
 463              		.loc 1 196 30 is_stmt 0 view .LVU170
 464 0138 05FB03F3 		mul	r3, r5, r3
 465              	.LVL76:
 466              		.loc 1 196 52 view .LVU171
 467 013c C7F10F07 		rsb	r7, r7, #15
 468              	.LVL77:
 469              		.loc 1 196 45 view .LVU172
 470 0140 3B41     		asrs	r3, r3, r7
 471              	.LVL78:
 197:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 198:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Weighting factor for the normalized version */
 199:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     w = (q15_t) __SSAT((q31_t) acc, 16);
 472              		.loc 1 199 5 is_stmt 1 view .LVU173
 473              	.LBB36:
 474              		.loc 1 199 17 view .LVU174
 475              		.loc 1 199 17 view .LVU175
 476              		.syntax unified
 477              	@ 199 "DSP/Source/FilteringFunctions/arm_lms_norm_q15.c" 1
 478 0142 03F30F05 		ssat r5, #16, r3
 479              	@ 0 "" 2
 480              	.LVL79:
 481              		.loc 1 199 17 view .LVU176
 482              		.thumb
 483              		.syntax unified
 484              	.LBE36:
 485              		.loc 1 199 7 is_stmt 0 view .LVU177
 486 0146 2DB2     		sxth	r5, r5
 487              	.LVL80:
 200:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 201:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Initialize pState pointer */
 202:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     px = pState;
 488              		.loc 1 202 5 is_stmt 1 view .LVU178
 203:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 204:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Initialize coeff pointer */
 205:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     pb = (pCoeffs);
 489              		.loc 1 205 5 view .LVU179
 206:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 207:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Loop unrolling.  Process 4 taps at a time. */
 208:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     tapCnt = numTaps >> 2;
 490              		.loc 1 208 5 view .LVU180
 209:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 210:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Update filter coefficients */
 211:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     while (tapCnt > 0U)
 491              		.loc 1 211 5 view .LVU181
 205:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 492              		.loc 1 205 8 is_stmt 0 view .LVU182
 493 0148 019B     		ldr	r3, [sp, #4]
 494              	.LVL81:
 202:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 495              		.loc 1 202 8 view .LVU183
 496 014a 2246     		mov	r2, r4
 497 014c 0398     		ldr	r0, [sp, #12]
 498              	.LVL82:
 499              		.loc 1 211 11 view .LVU184
 500 014e 30E0     		b	.L12
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 62


 501              	.LVL83:
 502              	.L13:
 212:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     {
 213:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       coef = *pb + (((q31_t) w * (*px++)) >> 15);
 503              		.loc 1 213 7 is_stmt 1 view .LVU185
 504              		.loc 1 213 14 is_stmt 0 view .LVU186
 505 0150 B3F90070 		ldrsh	r7, [r3]
 506              	.LVL84:
 507              		.loc 1 213 35 view .LVU187
 508 0154 B2F900A0 		ldrsh	r10, [r2]
 509              		.loc 1 213 32 view .LVU188
 510 0158 0AFB05FA 		mul	r10, r10, r5
 511              		.loc 1 213 12 view .LVU189
 512 015c 07EBEA37 		add	r7, r7, r10, asr #15
 513              	.LVL85:
 214:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       *pb++ = (q15_t) __SSAT((coef), 16);
 514              		.loc 1 214 7 is_stmt 1 view .LVU190
 515              	.LBB37:
 516              		.loc 1 214 23 view .LVU191
 517              		.loc 1 214 23 view .LVU192
 518              		.syntax unified
 519              	@ 214 "DSP/Source/FilteringFunctions/arm_lms_norm_q15.c" 1
 520 0160 07F30F07 		ssat r7, #16, r7
 521              	@ 0 "" 2
 522              	.LVL86:
 523              		.loc 1 214 23 view .LVU193
 524              		.loc 1 214 23 is_stmt 0 view .LVU194
 525              		.thumb
 526              		.syntax unified
 527              	.LBE37:
 528              		.loc 1 214 13 view .LVU195
 529 0164 1F80     		strh	r7, [r3]	@ movhi
 530              	.LVL87:
 215:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       coef = *pb + (((q31_t) w * (*px++)) >> 15);
 531              		.loc 1 215 7 is_stmt 1 view .LVU196
 532              		.loc 1 215 14 is_stmt 0 view .LVU197
 533 0166 B3F90270 		ldrsh	r7, [r3, #2]
 534              	.LVL88:
 535              		.loc 1 215 35 view .LVU198
 536 016a B2F902A0 		ldrsh	r10, [r2, #2]
 537              		.loc 1 215 32 view .LVU199
 538 016e 0AFB05FA 		mul	r10, r10, r5
 539              		.loc 1 215 12 view .LVU200
 540 0172 07EBEA37 		add	r7, r7, r10, asr #15
 541              	.LVL89:
 216:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       *pb++ = (q15_t) __SSAT((coef), 16);
 542              		.loc 1 216 7 is_stmt 1 view .LVU201
 543              	.LBB38:
 544              		.loc 1 216 23 view .LVU202
 545              		.loc 1 216 23 view .LVU203
 546              		.syntax unified
 547              	@ 216 "DSP/Source/FilteringFunctions/arm_lms_norm_q15.c" 1
 548 0176 07F30F07 		ssat r7, #16, r7
 549              	@ 0 "" 2
 550              	.LVL90:
 551              		.loc 1 216 23 view .LVU204
 552              		.loc 1 216 23 is_stmt 0 view .LVU205
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 63


 553              		.thumb
 554              		.syntax unified
 555              	.LBE38:
 556              		.loc 1 216 13 view .LVU206
 557 017a 5F80     		strh	r7, [r3, #2]	@ movhi
 558              	.LVL91:
 217:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       coef = *pb + (((q31_t) w * (*px++)) >> 15);
 559              		.loc 1 217 7 is_stmt 1 view .LVU207
 560              		.loc 1 217 14 is_stmt 0 view .LVU208
 561 017c B3F90470 		ldrsh	r7, [r3, #4]
 562              	.LVL92:
 563              		.loc 1 217 35 view .LVU209
 564 0180 B2F904A0 		ldrsh	r10, [r2, #4]
 565              		.loc 1 217 32 view .LVU210
 566 0184 0AFB05FA 		mul	r10, r10, r5
 567              		.loc 1 217 12 view .LVU211
 568 0188 07EBEA37 		add	r7, r7, r10, asr #15
 569              	.LVL93:
 218:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       *pb++ = (q15_t) __SSAT((coef), 16);
 570              		.loc 1 218 7 is_stmt 1 view .LVU212
 571              	.LBB39:
 572              		.loc 1 218 23 view .LVU213
 573              		.loc 1 218 23 view .LVU214
 574              		.syntax unified
 575              	@ 218 "DSP/Source/FilteringFunctions/arm_lms_norm_q15.c" 1
 576 018c 07F30F07 		ssat r7, #16, r7
 577              	@ 0 "" 2
 578              	.LVL94:
 579              		.loc 1 218 23 view .LVU215
 580              		.loc 1 218 23 is_stmt 0 view .LVU216
 581              		.thumb
 582              		.syntax unified
 583              	.LBE39:
 584              		.loc 1 218 13 view .LVU217
 585 0190 9F80     		strh	r7, [r3, #4]	@ movhi
 586              	.LVL95:
 219:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       coef = *pb + (((q31_t) w * (*px++)) >> 15);
 587              		.loc 1 219 7 is_stmt 1 view .LVU218
 588              		.loc 1 219 14 is_stmt 0 view .LVU219
 589 0192 B3F906A0 		ldrsh	r10, [r3, #6]
 590              		.loc 1 219 38 view .LVU220
 591 0196 02F10807 		add	r7, r2, #8
 592              	.LVL96:
 593              		.loc 1 219 35 view .LVU221
 594 019a B2F90620 		ldrsh	r2, [r2, #6]
 595              		.loc 1 219 32 view .LVU222
 596 019e 05FB02F2 		mul	r2, r5, r2
 597              		.loc 1 219 12 view .LVU223
 598 01a2 0AEBE232 		add	r2, r10, r2, asr #15
 599              	.LVL97:
 220:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       *pb++ = (q15_t) __SSAT((coef), 16);
 600              		.loc 1 220 7 is_stmt 1 view .LVU224
 601              	.LBB40:
 602              		.loc 1 220 23 view .LVU225
 603              		.loc 1 220 23 view .LVU226
 604              		.syntax unified
 605              	@ 220 "DSP/Source/FilteringFunctions/arm_lms_norm_q15.c" 1
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 64


 606 01a6 02F30F02 		ssat r2, #16, r2
 607              	@ 0 "" 2
 608              	.LVL98:
 609              		.loc 1 220 23 view .LVU227
 610              		.loc 1 220 23 is_stmt 0 view .LVU228
 611              		.thumb
 612              		.syntax unified
 613              	.LBE40:
 614              		.loc 1 220 13 view .LVU229
 615 01aa DA80     		strh	r2, [r3, #6]	@ movhi
 616              	.LVL99:
 221:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 222:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       /* Decrement the loop counter */
 223:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       tapCnt--;
 617              		.loc 1 223 7 is_stmt 1 view .LVU230
 618              		.loc 1 223 13 is_stmt 0 view .LVU231
 619 01ac 0138     		subs	r0, r0, #1
 620              	.LVL100:
 220:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       *pb++ = (q15_t) __SSAT((coef), 16);
 621              		.loc 1 220 10 view .LVU232
 622 01ae 0833     		adds	r3, r3, #8
 623              	.LVL101:
 219:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       *pb++ = (q15_t) __SSAT((coef), 16);
 624              		.loc 1 219 38 view .LVU233
 625 01b0 3A46     		mov	r2, r7
 626              	.LVL102:
 627              	.L12:
 211:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     {
 628              		.loc 1 211 19 is_stmt 1 view .LVU234
 629 01b2 0028     		cmp	r0, #0
 630 01b4 CCD1     		bne	.L13
 211:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     {
 631              		.loc 1 211 19 is_stmt 0 view .LVU235
 632 01b6 0CE0     		b	.L14
 633              	.LVL103:
 634              	.L15:
 224:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     }
 225:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 226:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* If the filter length is not a multiple of 4, compute the remaining filter taps */
 227:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     tapCnt = numTaps % 0x4U;
 228:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 229:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     while (tapCnt > 0U)
 230:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     {
 231:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       /* Perform the multiply-accumulate */
 232:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       coef = *pb + (((q31_t) w * (*px++)) >> 15);
 635              		.loc 1 232 7 is_stmt 1 view .LVU236
 636              		.loc 1 232 14 is_stmt 0 view .LVU237
 637 01b8 B3F90000 		ldrsh	r0, [r3]
 638              	.LVL104:
 639              		.loc 1 232 35 view .LVU238
 640 01bc 32F9027B 		ldrsh	r7, [r2], #2
 641              	.LVL105:
 642              		.loc 1 232 32 view .LVU239
 643 01c0 05FB07F7 		mul	r7, r5, r7
 644              		.loc 1 232 12 view .LVU240
 645 01c4 00EBE730 		add	r0, r0, r7, asr #15
 646              	.LVL106:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 65


 233:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       *pb++ = (q15_t) __SSAT((coef), 16);
 647              		.loc 1 233 7 is_stmt 1 view .LVU241
 648              	.LBB41:
 649              		.loc 1 233 23 view .LVU242
 650              		.loc 1 233 23 view .LVU243
 651              		.syntax unified
 652              	@ 233 "DSP/Source/FilteringFunctions/arm_lms_norm_q15.c" 1
 653 01c8 00F30F00 		ssat r0, #16, r0
 654              	@ 0 "" 2
 655              	.LVL107:
 656              		.loc 1 233 23 view .LVU244
 657              		.loc 1 233 23 is_stmt 0 view .LVU245
 658              		.thumb
 659              		.syntax unified
 660              	.LBE41:
 661              		.loc 1 233 13 view .LVU246
 662 01cc 23F8020B 		strh	r0, [r3], #2	@ movhi
 663              	.LVL108:
 234:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 235:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       /* Decrement the loop counter */
 236:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       tapCnt--;
 664              		.loc 1 236 7 is_stmt 1 view .LVU247
 665              		.loc 1 236 13 is_stmt 0 view .LVU248
 666 01d0 0139     		subs	r1, r1, #1
 667              	.LVL109:
 668              	.L14:
 229:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     {
 669              		.loc 1 229 19 is_stmt 1 view .LVU249
 670 01d2 0029     		cmp	r1, #0
 671 01d4 F0D1     		bne	.L15
 237:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     }
 238:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 239:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Read the sample from state buffer */
 240:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     x0 = *pState;
 672              		.loc 1 240 5 view .LVU250
 673              		.loc 1 240 8 is_stmt 0 view .LVU251
 674 01d6 34F9023B 		ldrsh	r3, [r4], #2
 675              	.LVL110:
 241:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 242:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Advance state pointer by 1 for the next sample */
 243:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     pState = pState + 1U;
 676              		.loc 1 243 5 is_stmt 1 view .LVU252
 244:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 245:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Decrement the loop counter */
 246:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     blkCnt--;
 677              		.loc 1 246 5 view .LVU253
 678              		.loc 1 246 11 is_stmt 0 view .LVU254
 679 01da 013E     		subs	r6, r6, #1
 680              	.LVL111:
 113:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 681              		.loc 1 113 17 view .LVU255
 682 01dc 4A46     		mov	r2, r9
 683              	.LVL112:
 186:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 684              		.loc 1 186 10 view .LVU256
 685 01de C246     		mov	r10, r8
 181:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 66


 686              		.loc 1 181 10 view .LVU257
 687 01e0 F046     		mov	r8, lr
 688              	.LVL113:
 184:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     e = d - (q15_t) acc;
 689              		.loc 1 184 14 view .LVU258
 690 01e2 6046     		mov	r0, ip
 691              	.LVL114:
 692              	.L2:
 110:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   {
 693              		.loc 1 110 17 is_stmt 1 view .LVU259
 694 01e4 16B3     		cbz	r6, .L23
 113:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 695              		.loc 1 113 5 view .LVU260
 113:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 696              		.loc 1 113 17 is_stmt 0 view .LVU261
 697 01e6 9146     		mov	r9, r2
 698              	.LVL115:
 113:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 699              		.loc 1 113 22 view .LVU262
 700 01e8 0299     		ldr	r1, [sp, #8]
 701 01ea 31F9022B 		ldrsh	r2, [r1], #2
 702              	.LVL116:
 113:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 703              		.loc 1 113 22 view .LVU263
 704 01ee 0291     		str	r1, [sp, #8]
 705              	.LVL117:
 113:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 706              		.loc 1 113 20 view .LVU264
 707 01f0 29F8022B 		strh	r2, [r9], #2	@ movhi
 708              	.LVL118:
 116:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 709              		.loc 1 116 5 is_stmt 1 view .LVU265
 119:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 710              		.loc 1 119 5 view .LVU266
 122:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 711              		.loc 1 122 5 view .LVU267
 125:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     energy += (((q31_t) in * (in)) >> 15);
 712              		.loc 1 125 5 view .LVU268
 125:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     energy += (((q31_t) in * (in)) >> 15);
 713              		.loc 1 125 28 is_stmt 0 view .LVU269
 714 01f4 03FB03F3 		mul	r3, r3, r3
 715              	.LVL119:
 125:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     energy += (((q31_t) in * (in)) >> 15);
 716              		.loc 1 125 12 view .LVU270
 717 01f8 0099     		ldr	r1, [sp]
 718              	.LVL120:
 125:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     energy += (((q31_t) in * (in)) >> 15);
 719              		.loc 1 125 12 view .LVU271
 720 01fa A1EBE333 		sub	r3, r1, r3, asr #15
 721              	.LVL121:
 126:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 722              		.loc 1 126 5 is_stmt 1 view .LVU272
 126:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 723              		.loc 1 126 28 is_stmt 0 view .LVU273
 724 01fe 02FB02F2 		mul	r2, r2, r2
 725              	.LVL122:
 126:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 67


 726              		.loc 1 126 12 view .LVU274
 727 0202 03EBE233 		add	r3, r3, r2, asr #15
 728              	.LVL123:
 126:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 729              		.loc 1 126 12 view .LVU275
 730 0206 0093     		str	r3, [sp]
 731              	.LVL124:
 129:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 732              		.loc 1 129 5 is_stmt 1 view .LVU276
 132:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 733              		.loc 1 132 5 view .LVU277
 132:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 734              		.loc 1 132 12 is_stmt 0 view .LVU278
 735 0208 4FEA9B03 		lsr	r3, fp, #2
 736              	.LVL125:
 132:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 737              		.loc 1 132 12 view .LVU279
 738 020c 0393     		str	r3, [sp, #12]
 739              	.LVL126:
 134:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     {
 740              		.loc 1 134 5 is_stmt 1 view .LVU280
 119:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 741              		.loc 1 119 8 is_stmt 0 view .LVU281
 742 020e DDF804C0 		ldr	ip, [sp, #4]
 116:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 743              		.loc 1 116 8 view .LVU282
 744 0212 2746     		mov	r7, r4
 132:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 745              		.loc 1 132 12 view .LVU283
 746 0214 9E46     		mov	lr, r3
 129:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 747              		.loc 1 129 9 view .LVU284
 748 0216 0023     		movs	r3, #0
 749              	.LVL127:
 129:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 750              		.loc 1 129 9 view .LVU285
 751 0218 1D46     		mov	r5, r3
 752 021a CDF810B0 		str	fp, [sp, #16]
 753 021e CDF81490 		str	r9, [sp, #20]
 754 0222 8146     		mov	r9, r0
 755              	.LVL128:
 129:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 756              		.loc 1 129 9 view .LVU286
 757 0224 7046     		mov	r0, lr
 758              	.LVL129:
 129:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 759              		.loc 1 129 9 view .LVU287
 760 0226 A646     		mov	lr, r4
 761              	.LVL130:
 129:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 762              		.loc 1 129 9 view .LVU288
 763 0228 B346     		mov	fp, r6
 134:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     {
 764              		.loc 1 134 11 view .LVU289
 765 022a 23E7     		b	.L3
 766              	.LVL131:
 767              	.L23:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 68


 247:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   }
 248:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 249:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   /* Save energy and x0 values for the next frame */
 250:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   S->energy = (q15_t) energy;
 768              		.loc 1 250 3 is_stmt 1 view .LVU290
 769              		.loc 1 250 13 is_stmt 0 view .LVU291
 770 022c 069A     		ldr	r2, [sp, #24]
 771              	.LVL132:
 772              		.loc 1 250 13 view .LVU292
 773 022e 0099     		ldr	r1, [sp]
 774 0230 9182     		strh	r1, [r2, #20]	@ movhi
 251:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   S->x0 = x0;
 775              		.loc 1 251 3 is_stmt 1 view .LVU293
 776              		.loc 1 251 9 is_stmt 0 view .LVU294
 777 0232 D382     		strh	r3, [r2, #22]	@ movhi
 252:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 253:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   /* Processing is complete. Now copy the last numTaps - 1 samples to the
 254:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****      satrt of the state buffer. This prepares the state buffer for the
 255:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****      next function call. */
 256:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 257:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   /* Points to the start of the pState buffer */
 258:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   pStateCurnt = S->pState;
 778              		.loc 1 258 3 is_stmt 1 view .LVU295
 779              		.loc 1 258 18 is_stmt 0 view .LVU296
 780 0234 5368     		ldr	r3, [r2, #4]
 781              	.LVL133:
 259:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 260:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   /* Calculation of count for copying integer writes */
 261:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   tapCnt = (numTaps - 1U) >> 2;
 782              		.loc 1 261 3 is_stmt 1 view .LVU297
 783              		.loc 1 261 21 is_stmt 0 view .LVU298
 784 0236 0BF1FF32 		add	r2, fp, #-1
 785              	.LVL134:
 786              		.loc 1 261 10 view .LVU299
 787 023a 9508     		lsrs	r5, r2, #2
 788              	.LVL135:
 262:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 263:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   while (tapCnt > 0U)
 789              		.loc 1 263 3 is_stmt 1 view .LVU300
 790              		.loc 1 263 9 is_stmt 0 view .LVU301
 791 023c 0AE0     		b	.L17
 792              	.LVL136:
 793              	.L18:
 264:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   {
 265:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 266:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** #ifndef UNALIGNED_SUPPORT_DISABLE
 267:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 268:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     *__SIMD32(pStateCurnt)++ = *__SIMD32(pState)++;
 794              		.loc 1 268 5 is_stmt 1 view .LVU302
 795              		.loc 1 268 32 is_stmt 0 view .LVU303
 796 023e 2146     		mov	r1, r4
 797 0240 51F8086B 		ldr	r6, [r1], #8
 798              		.loc 1 268 30 view .LVU304
 799 0244 1846     		mov	r0, r3
 800 0246 40F8086B 		str	r6, [r0], #8
 269:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     *__SIMD32(pStateCurnt)++ = *__SIMD32(pState)++;
 801              		.loc 1 269 5 is_stmt 1 view .LVU305
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 69


 802              	.LVL137:
 803              		.loc 1 269 32 is_stmt 0 view .LVU306
 804 024a 6468     		ldr	r4, [r4, #4]
 805              		.loc 1 269 30 view .LVU307
 806 024c 5C60     		str	r4, [r3, #4]
 270:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 271:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** #else
 272:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 273:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     *pStateCurnt++ = *pState++;
 274:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     *pStateCurnt++ = *pState++;
 275:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     *pStateCurnt++ = *pState++;
 276:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     *pStateCurnt++ = *pState++;
 277:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 278:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** #endif
 279:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 280:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     tapCnt--;
 807              		.loc 1 280 5 is_stmt 1 view .LVU308
 808              		.loc 1 280 11 is_stmt 0 view .LVU309
 809 024e 013D     		subs	r5, r5, #1
 810              	.LVL138:
 269:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     *__SIMD32(pStateCurnt)++ = *__SIMD32(pState)++;
 811              		.loc 1 269 27 view .LVU310
 812 0250 0346     		mov	r3, r0
 269:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     *__SIMD32(pStateCurnt)++ = *__SIMD32(pState)++;
 813              		.loc 1 269 49 view .LVU311
 814 0252 0C46     		mov	r4, r1
 815              	.LVL139:
 816              	.L17:
 263:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   {
 817              		.loc 1 263 17 is_stmt 1 view .LVU312
 818 0254 002D     		cmp	r5, #0
 819 0256 F2D1     		bne	.L18
 281:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 282:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   }
 283:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 284:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   /* Calculation of count for remaining q15_t data */
 285:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   tapCnt = (numTaps - 1U) % 0x4U;
 820              		.loc 1 285 3 view .LVU313
 821              		.loc 1 285 10 is_stmt 0 view .LVU314
 822 0258 02F00302 		and	r2, r2, #3
 823              	.LVL140:
 286:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 287:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   /* copy data */
 288:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   while (tapCnt > 0U)
 824              		.loc 1 288 3 is_stmt 1 view .LVU315
 825              		.loc 1 288 9 is_stmt 0 view .LVU316
 826 025c 04E0     		b	.L19
 827              	.L20:
 289:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   {
 290:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     *pStateCurnt++ = *pState++;
 828              		.loc 1 290 5 is_stmt 1 view .LVU317
 829              	.LVL141:
 830              		.loc 1 290 22 is_stmt 0 view .LVU318
 831 025e 34F9021B 		ldrsh	r1, [r4], #2
 832              	.LVL142:
 833              		.loc 1 290 20 view .LVU319
 834 0262 23F8021B 		strh	r1, [r3], #2	@ movhi
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 70


 835              	.LVL143:
 291:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 292:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Decrement the loop counter */
 293:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     tapCnt--;
 836              		.loc 1 293 5 is_stmt 1 view .LVU320
 837              		.loc 1 293 11 is_stmt 0 view .LVU321
 838 0266 013A     		subs	r2, r2, #1
 839              	.LVL144:
 840              	.L19:
 288:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   {
 841              		.loc 1 288 17 is_stmt 1 view .LVU322
 842 0268 002A     		cmp	r2, #0
 843 026a F8D1     		bne	.L20
 294:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   }
 295:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 296:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** #else
 297:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 298:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   /* Run the below code for Cortex-M0 */
 299:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 300:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   while (blkCnt > 0U)
 301:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   {
 302:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Copy the new input sample into the state buffer */
 303:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     *pStateCurnt++ = *pSrc;
 304:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 305:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Initialize pState pointer */
 306:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     px = pState;
 307:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 308:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Initialize pCoeffs pointer */
 309:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     pb = pCoeffs;
 310:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 311:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Read the sample from input buffer */
 312:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     in = *pSrc++;
 313:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 314:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Update the energy calculation */
 315:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     energy -= (((q31_t) x0 * (x0)) >> 15);
 316:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     energy += (((q31_t) in * (in)) >> 15);
 317:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 318:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Set the accumulator to zero */
 319:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     acc = 0;
 320:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 321:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Loop over numTaps number of values */
 322:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     tapCnt = numTaps;
 323:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 324:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     while (tapCnt > 0U)
 325:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     {
 326:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       /* Perform the multiply-accumulate */
 327:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       acc += (((q31_t) * px++ * (*pb++)));
 328:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 329:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       /* Decrement the loop counter */
 330:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       tapCnt--;
 331:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     }
 332:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 333:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Calc lower part of acc */
 334:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     acc_l = acc & 0xffffffff;
 335:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 336:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Calc upper part of acc */
 337:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     acc_h = (acc >> 32) & 0xffffffff;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 71


 338:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 339:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Apply shift for lower part of acc and upper part of acc */
 340:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     acc = (uint32_t) acc_l >> lShift | acc_h << uShift;
 341:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 342:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Converting the result to 1.15 format and saturate the output */
 343:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     acc = __SSAT(acc, 16U);
 344:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 345:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Converting the result to 1.15 format */
 346:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     //acc = __SSAT((acc >> (16U - shift)), 16U);
 347:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 348:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Store the result from accumulator into the destination buffer. */
 349:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     *pOut++ = (q15_t) acc;
 350:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 351:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Compute and store error */
 352:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     d = *pRef++;
 353:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     e = d - (q15_t) acc;
 354:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     *pErr++ = e;
 355:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 356:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Calculation of 1/energy */
 357:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     postShift = arm_recip_q15((q15_t) energy + DELTA_Q15,
 358:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****                               &oneByEnergy, S->recipTable);
 359:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 360:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Calculation of e * mu value */
 361:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     errorXmu = (q15_t) (((q31_t) e * mu) >> 15);
 362:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 363:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Calculation of (e * mu) * (1/energy) value */
 364:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     acc = (((q31_t) errorXmu * oneByEnergy) >> (15 - postShift));
 365:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 366:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Weighting factor for the normalized version */
 367:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     w = (q15_t) __SSAT((q31_t) acc, 16);
 368:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 369:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Initialize pState pointer */
 370:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     px = pState;
 371:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 372:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Initialize coeff pointer */
 373:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     pb = (pCoeffs);
 374:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 375:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Loop over numTaps number of values */
 376:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     tapCnt = numTaps;
 377:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 378:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     while (tapCnt > 0U)
 379:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     {
 380:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       /* Perform the multiply-accumulate */
 381:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       coef = *pb + (((q31_t) w * (*px++)) >> 15);
 382:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       *pb++ = (q15_t) __SSAT((coef), 16);
 383:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 384:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       /* Decrement the loop counter */
 385:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****       tapCnt--;
 386:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     }
 387:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 388:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Read the sample from state buffer */
 389:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     x0 = *pState;
 390:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 391:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Advance state pointer by 1 for the next sample */
 392:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     pState = pState + 1U;
 393:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 394:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Decrement the loop counter */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 72


 395:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     blkCnt--;
 396:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   }
 397:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 398:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   /* Save energy and x0 values for the next frame */
 399:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   S->energy = (q15_t) energy;
 400:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   S->x0 = x0;
 401:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 402:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   /* Processing is complete. Now copy the last numTaps - 1 samples to the
 403:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****      satrt of the state buffer. This prepares the state buffer for the
 404:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****      next function call. */
 405:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 406:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   /* Points to the start of the pState buffer */
 407:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   pStateCurnt = S->pState;
 408:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 409:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   /* copy (numTaps - 1U) data */
 410:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   tapCnt = (numTaps - 1U);
 411:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 412:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   /* copy data */
 413:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   while (tapCnt > 0U)
 414:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   {
 415:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     *pStateCurnt++ = *pState++;
 416:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 417:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     /* Decrement the loop counter */
 418:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****     tapCnt--;
 419:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c ****   }
 420:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 421:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** #endif /*   #if defined (ARM_MATH_DSP) */
 422:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** 
 423:DSP/Source/FilteringFunctions/arm_lms_norm_q15.c **** }
 844              		.loc 1 423 1 is_stmt 0 view .LVU323
 845 026c 0BB0     		add	sp, sp, #44
 846              	.LCFI2:
 847              		.cfi_def_cfa_offset 36
 848              	.LVL145:
 849              		.loc 1 423 1 view .LVU324
 850              		@ sp needed
 851 026e BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 852              		.loc 1 423 1 view .LVU325
 853              		.cfi_endproc
 854              	.LFE139:
 856              		.text
 857              	.Letext0:
 858              		.file 4 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 859              		.file 5 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s 			page 73


DEFINED SYMBOLS
                            *ABS*:00000000 arm_lms_norm_q15.c
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s:21     .text.arm_lms_norm_q15:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//ccHpufCs.s:27     .text.arm_lms_norm_q15:00000000 arm_lms_norm_q15

NO UNDEFINED SYMBOLS
