{
  "main": {
    "id": "b5622c921cb5c534",
    "type": "split",
    "children": [
      {
        "id": "d2c1456890c67478",
        "type": "tabs",
        "children": [
          {
            "id": "ccf6498915580140",
            "type": "leaf",
            "pinned": true,
            "state": {
              "type": "graph",
              "state": {},
              "pinned": true,
              "icon": "lucide-git-fork",
              "title": "关系图谱"
            }
          },
          {
            "id": "0e9d0934c65c7404",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "单纯的，知识/Digital Circuits/Design Synthesis/Architecture Synthesis/Data Flow Graph/Data Flow Graph.md",
                "mode": "source",
                "source": false
              },
              "icon": "lucide-file",
              "title": "Data Flow Graph"
            }
          },
          {
            "id": "4ead26bbf3e07b05",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "单纯的，知识/Digital Circuits/Design Synthesis/Architecture Synthesis/Data Path Allocation/Module Allocation/Module Allocation.md",
                "mode": "source",
                "source": false
              },
              "icon": "lucide-file",
              "title": "Module Allocation"
            }
          },
          {
            "id": "dddef6b7a70c9b34",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "单纯的，知识/Digital Circuits/Design Synthesis/Architecture Synthesis/Data Path Allocation/Register Allocation/Register Allocation.md",
                "mode": "source",
                "source": false
              },
              "icon": "lucide-file",
              "title": "Register Allocation"
            }
          },
          {
            "id": "cbf163895b3b80c2",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "单纯的，知识/Digital Circuits/Design Synthesis/Architecture Synthesis/Architecture Synthesis.md",
                "mode": "source",
                "source": false
              },
              "icon": "lucide-file",
              "title": "Architecture Synthesis"
            }
          },
          {
            "id": "69d7ab66936c2e2f",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "单纯的，知识/Digital Circuits/Design Synthesis/Architecture Synthesis/Data Path Allocation/Data Path Allocation.md",
                "mode": "source",
                "source": false
              },
              "icon": "lucide-file",
              "title": "Data Path Allocation"
            }
          },
          {
            "id": "78693a9dde6fd143",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "单纯的，知识/Digital Circuits/Design Synthesis/Architecture Synthesis/Data Path Allocation/Register Allocation/Register Allocation.md",
                "mode": "source",
                "source": false
              },
              "icon": "lucide-file",
              "title": "Register Allocation"
            }
          }
        ],
        "currentTab": 6
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "5edb394244470f10",
    "type": "split",
    "children": [
      {
        "id": "96756f0e47f10944",
        "type": "tabs",
        "children": [
          {
            "id": "7f0b3b1f1ef44f79",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "byModifiedTime"
              },
              "icon": "lucide-folder-closed",
              "title": "文件列表"
            }
          },
          {
            "id": "d9b1052d35e8147d",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "tag:#design_synthesis",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              },
              "icon": "lucide-search",
              "title": "搜索"
            }
          },
          {
            "id": "01e6864f2b402536",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {},
              "icon": "lucide-bookmark",
              "title": "Bookmarks"
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 363.5086555480957
  },
  "right": {
    "id": "00d0b37aa6946ce2",
    "type": "split",
    "children": [
      {
        "id": "9e3d12515dbd7c36",
        "type": "tabs",
        "children": [
          {
            "id": "4db9508a46c37851",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "单纯的，知识/Digital Circuits/Design Synthesis/Architecture Synthesis/Data Path Allocation/Register Allocation/Register Allocation.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              },
              "icon": "links-coming-in",
              "title": "Register Allocation 的反向链接列表"
            }
          },
          {
            "id": "054ccb978e6715a5",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "单纯的，知识/Digital Circuits/Adders/Manchester Carry Gates/Manchester Carry Gates.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              },
              "icon": "links-going-out",
              "title": "Manchester Carry Gates 的出链列表"
            }
          },
          {
            "id": "e3db9ac8d3263f71",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              },
              "icon": "lucide-tags",
              "title": "Tags"
            }
          },
          {
            "id": "da52561cfa7db0fb",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "单纯的，知识/Heterostructures/Critical Thickness.md"
              },
              "icon": "lucide-list",
              "title": "Outline of Critical Thickness"
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 200
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:打开快速切换": false,
      "graph:查看关系图谱": false,
      "canvas:新建白板": false,
      "daily-notes:打开/创建今天的日记": false,
      "templates:插入模板": false,
      "command-palette:打开命令面板": false
    }
  },
  "active": "78693a9dde6fd143",
  "lastOpenFiles": [
    "单纯的，知识/Digital Circuits/Design Synthesis/Architecture Synthesis/Data Path Allocation/Module Allocation/Module Allocation.md",
    "单纯的，知识/Digital Circuits/Design Synthesis/Architecture Synthesis/Data Path Allocation/Interconnect Allocation/Interconnect Allocation.md",
    "单纯的，知识/Digital Circuits/Design Synthesis/Architecture Synthesis/Data Path Allocation/Data Path Allocation.md",
    "单纯的，知识/Digital Circuits/Design Synthesis/Architecture Synthesis/Data Flow Graph/Data Flow Graph.md",
    "单纯的，知识/Digital Circuits/Design Synthesis/Architecture Synthesis/Architecture Synthesis.md",
    "单纯的，知识/Digital Circuits/Design Synthesis/Design Synthesis.md",
    "单纯的，知识/Digital Circuits/Design Synthesis/Architecture Synthesis/Operation Scheduling/Operation Scheduling.md",
    "单纯的，知识/Digital Circuits/Design Synthesis/Architecture Synthesis/Data Path Allocation/Interconnect Allocation",
    "单纯的，知识/Digital Circuits/Design Synthesis/Logic Synthesis/Logic Synthesis.md",
    "单纯的，知识/Digital Circuits/Design Synthesis/Circuit Synthesis/Circuit Synthesis.md",
    "单纯的，知识/Digital Circuits/Design Synthesis/Architecture Synthesis/Data Path Allocation/Register Allocation/Register Allocation.md",
    "单纯的，知识/Digital Circuits/Design Synthesis/Architecture Synthesis/Data Path Allocation/Register Allocation/Left-Edge Algorithm/Left-Edge Algorithm.md",
    "单纯的，知识/Digital Circuits/Design Synthesis/Architecture Synthesis/Data Path Allocation/Module Allocation",
    "单纯的，知识/Digital Circuits/Design Synthesis/Architecture Synthesis/Data Path Allocation/Register Allocation/Left-Edge Algorithm",
    "单纯的，知识/Digital Circuits/Design Synthesis/Architecture Synthesis/Data Path Allocation/Register Allocation",
    "单纯的，知识/Digital Circuits/Design Synthesis/Architecture Synthesis/Data Path Allocation",
    "单纯的，知识/Digital Circuits/Design Synthesis/Architecture Synthesis/Operation Scheduling",
    "单纯的，知识/Semi-Conductor Physics/PN Junction/Heterostructures/Stained Heterostructure/Strained Heterostructure.md",
    "单纯的，知识/Digital Circuits/Design Synthesis/Architecture Synthesis/Data Flow Graph",
    "单纯的，知识/Digital Circuits/Design Synthesis/Architecture Synthesis",
    "单纯的，知识/Digital Circuits/Design Synthesis/Logic Synthesis",
    "单纯的，知识/Digital Circuits/Design Synthesis/Circuit Synthesis/Derivation of Transistor Netlist/Derivation of Transistor Netlist.md",
    "单纯的，知识/Digital Circuits/Design Synthesis/Circuit Synthesis/Transistor Sizing/Transistor Sizing.md",
    "单纯的，知识/Digital Circuits/Design Synthesis/Circuit Synthesis/Transistor Sizing",
    "单纯的，知识/Semi-Conductor Physics/PN Junction/Heterostructures/Bandgap Discontinuity/Bandgap Discontinuity.md",
    "单纯的，知识/Semi-Conductor Physics/PN Junction/Heterostructures/Critical Thickness/Critical Thickness.md",
    "单纯的，知识/Semi-Conductor Physics/PN Junction/Heterostructures/Unstrained Heterostructure/Unstrained Heterostructure.md",
    "单纯的，知识/Semi-Conductor Physics/PN Junction/Heterostructures/Lattice-Mismatched Heterostructures/Lattice-Mismatched Heterostructures.md",
    "单纯的，知识/Semi-Conductor Physics/PN Junction/Heterostructures/Heterojunction/Heterojunction.md",
    "单纯的，知识/Semi-Conductor Physics/PN Junction/Heterostructures/Lattice-Matched Heterostructures/Lattice-Matched Heterostructures.md",
    "单纯的，知识/Semi-Conductor Physics/Solid State Physics/Fermi Potential/Fermi Potential.md",
    "单纯的，知识/BJT/BJT Basis/BJT Small Signal Model/BJT Small Signal Model.png",
    "单纯的，知识/BJT/BJT Basis/BJT Small Signal Model/BJT Small Signal Model.md",
    "单纯的，知识/BJT/BJT Basis/Base Current/Base Current.md",
    "单纯的，知识/Semi-Conductor Physics/PN Junction/Thermal Voltage.md",
    "单纯的，知识/Semi-Conductor Physics/Solid State Physics/Fermi Level/Fermi Level.md",
    "单纯的，知识/Semi-Conductor Physics/Current/Current Density Equations/Current Density Equations.md",
    "单纯的，知识/MOSFET/MOSFET Basis/Channel Charge/Channel Charge.png",
    "单纯的，知识/Diode/Diode Small Signal Model/Diode Small Signal Model.png",
    "单纯的，知识/Digital Circuits/Multipliers/Baugh-Wooley Array Multiplier/Baugh-Wooley Array Multiplier.png",
    "单纯的，知识/Digital Circuits/Multipliers/Multiplications/Signed Multiplication/Signed Multiplication_2.png",
    "单纯的，知识/Digital Circuits/Multipliers/Multiplications/Signed Multiplication/Signed Multiplication_3.png",
    "单纯的，知识/Digital Circuits/Multipliers/Multiplications/Signed Multiplication/Signed Multiplication_1.png",
    "单纯的，知识/Digital Circuits/Multipliers/Partial Products/Partial Products.png",
    "单纯的，知识/Digital Circuits/Multipliers/Carry-Save Multiplier/Carry-Save Multiplier_1.png",
    "单纯的，知识/Digital Circuits/Multipliers/Carry-Save Multiplier/Carry-Save Multiplier_2.png",
    "单纯的，知识/Digital Circuits/Adders/Untitled.canvas",
    "Untitled.canvas"
  ]
}