|==============================================================================|
|=========                      OpenRAM v1.1.18                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========    Temp dir: /tmp/openram_vincenzogiannone_16959_temp/     =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 02/15/2022 19:52:25
Technology: sky130A
Total size: 2048 bits
Word size: 16
Words: 128
Banks: 1
Write size: None
RW ports: 0
R-only ports: 2
W-only ports: 1
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Words per row: 4
Output files are: 
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_16_128_sky130A/sram_0rw2r1w_16_128_sky130A.lvs
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_16_128_sky130A/sram_0rw2r1w_16_128_sky130A.sp
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_16_128_sky130A/sram_0rw2r1w_16_128_sky130A.v
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_16_128_sky130A/sram_0rw2r1w_16_128_sky130A.lib
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_16_128_sky130A/sram_0rw2r1w_16_128_sky130A.py
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_16_128_sky130A/sram_0rw2r1w_16_128_sky130A.html
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_16_128_sky130A/sram_0rw2r1w_16_128_sky130A.log
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_16_128_sky130A/sram_0rw2r1w_16_128_sky130A.lef
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_16_128_sky130A/sram_0rw2r1w_16_128_sky130A.gds
** Submodules: 1.4 seconds
** Placement: 0.0 seconds
**** Retrieving pins: 0.0 seconds
**** Analyzing pins: 0.0 seconds
**** Finding blockages: 0.5 seconds
**** Converting blockages: 0.0 seconds
**** Converting pins: 0.0 seconds
**** Separating adjacent pins: 0.0 seconds
**** Enclosing pins: 0.0 seconds
*** Finding pins and blockages: 8.6 seconds
*** Maze routing pins: 18.0 seconds
**** Retrieving pins: 0.0 seconds
**** Analyzing pins: 0.2 seconds
**** Finding blockages: 0.8 seconds
**** Converting blockages: 0.0 seconds
**** Converting pins: 0.5 seconds
**** Separating adjacent pins: 0.1 seconds
**** Enclosing pins: 0.7 seconds
*** Finding pins and blockages: 10.6 seconds
*** Maze routing supplies: 14.8 seconds
** Routing: 106.9 seconds
WARNING: file magic.py: line 239: DRC Errors sram_0rw2r1w_16_128_sky130A	122

ERROR: file magic.py: line 348: sram_0rw2r1w_16_128_sky130A	LVS mismatch (results in /tmp/openram_vincenzogiannone_16959_temp/sram_0rw2r1w_16_128_sky130A.lvs.report)

** Verification: 78.5 seconds
** SRAM creation: 186.9 seconds
SP: Writing to /home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_16_128_sky130A/sram_0rw2r1w_16_128_sky130A.sp
** Spice writing: 0.1 seconds
GDS: Writing to /home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_16_128_sky130A/sram_0rw2r1w_16_128_sky130A.gds
** GDS: 0.2 seconds
LEF: Writing to /home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_16_128_sky130A/sram_0rw2r1w_16_128_sky130A.lef
** LEF: 0.0 seconds
LVS: Writing to /home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_16_128_sky130A/sram_0rw2r1w_16_128_sky130A.lvs.sp
** LVS writing: 0.0 seconds
LIB: Characterizing... 
WARNING: file elmore.py: line 38: In analytical mode, all ports have the timing of the first read port.

