Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Apr 14 17:51:32 2024
| Host         : beepboop running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_impl/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.090ns  (logic 3.994ns (20.922%)  route 15.096ns (79.078%))
  Logic Levels:           26  (LUT2=1 LUT3=2 LUT4=3 LUT5=7 LUT6=13)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 18.403 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15986, routed)       1.719    -0.973    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X62Y19         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.518    -0.455 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][valid]/Q
                         net (fo=4, routed)           1.428     0.973    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][valid]__0
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.124     1.097 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_9/O
                         net (fo=1, routed)           0.295     1.392    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_9_n_2
    SLICE_X65Y20         LUT5 (Prop_lut5_I4_O)        0.124     1.516 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_3/O
                         net (fo=99, routed)          0.811     2.327    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][valid]
    SLICE_X65Y19         LUT3 (Prop_lut3_I1_O)        0.124     2.451 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___19_i_2/O
                         net (fo=5, routed)           0.834     3.286    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___19_i_2_n_2
    SLICE_X66Y18         LUT5 (Prop_lut5_I2_O)        0.152     3.438 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_12/O
                         net (fo=2, routed)           0.513     3.950    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_12_n_2
    SLICE_X66Y17         LUT6 (Prop_lut6_I5_O)        0.348     4.298 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___318_i_6/O
                         net (fo=2, routed)           0.173     4.471    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q_reg[0]
    SLICE_X66Y17         LUT6 (Prop_lut6_I2_O)        0.124     4.595 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___318_i_2/O
                         net (fo=68, routed)          0.824     5.419    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X64Y19         LUT5 (Prop_lut5_I0_O)        0.124     5.543 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14/O
                         net (fo=2, routed)           0.173     5.716    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_14_n_2
    SLICE_X64Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.840 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___19_i_4/O
                         net (fo=1, routed)           0.279     6.119    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___19_i_4_n_2
    SLICE_X64Y19         LUT6 (Prop_lut6_I2_O)        0.124     6.243 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___19_i_1/O
                         net (fo=16, routed)          0.357     6.600    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_ack
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.724 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_2/O
                         net (fo=12, routed)          0.809     7.533    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q_reg[step]
    SLICE_X64Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.657 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___17_i_4/O
                         net (fo=5, routed)           0.776     8.433    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X64Y18         LUT4 (Prop_lut4_I1_O)        0.124     8.557 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___17_i_1/O
                         net (fo=151, routed)         0.417     8.974    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X65Y16         LUT5 (Prop_lut5_I4_O)        0.124     9.098 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/i___131_i_3/O
                         net (fo=3, routed)           0.323     9.421    i_ariane/i_cva6/ex_stage_i/mult_valid_0
    SLICE_X63Y16         LUT3 (Prop_lut3_I2_O)        0.124     9.545 r  i_ariane/i_cva6/ex_stage_i/i___8_i_3/O
                         net (fo=34, routed)          0.525    10.070    i_ariane/i_cva6/ex_stage_i/i___8_i_3_n_2
    SLICE_X57Y16         LUT5 (Prop_lut5_I1_O)        0.124    10.194 r  i_ariane/i_cva6/ex_stage_i/i___8_i_2/O
                         net (fo=14, routed)          0.678    10.871    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X56Y16         LUT6 (Prop_lut6_I3_O)        0.124    10.995 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___44_i_22/O
                         net (fo=2, routed)           0.455    11.450    i_ariane/i_cva6/id_stage_i/i___44_i_1_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124    11.574 r  i_ariane/i_cva6/id_stage_i/i___44_i_7/O
                         net (fo=1, routed)           0.430    12.004    i_ariane/i_cva6/id_stage_i/i___44_i_7_n_2
    SLICE_X58Y17         LUT6 (Prop_lut6_I2_O)        0.124    12.128 r  i_ariane/i_cva6/id_stage_i/i___44_i_1/O
                         net (fo=4, routed)           0.464    12.592    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___42[0]
    SLICE_X58Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.716 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___42_i_1/O
                         net (fo=4, routed)           0.575    13.291    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][1]_0
    SLICE_X55Y18         LUT4 (Prop_lut4_I1_O)        0.124    13.415 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_16/O
                         net (fo=1, routed)           0.154    13.569    i_ariane/i_cva6/issue_stage_i/rs1_valid_sb_iro
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.693 f  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.404    14.097    i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6_n_2
    SLICE_X55Y19         LUT6 (Prop_lut6_I1_O)        0.124    14.221 r  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=22, routed)          0.583    14.803    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][fu][2]_1
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    14.927 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___7_i_1/O
                         net (fo=4, routed)           0.801    15.729    i_ariane/i_cva6/issue_stage_i/i_scoreboard_n_192
    SLICE_X55Y19         LUT6 (Prop_lut6_I3_O)        0.124    15.853 r  i_ariane/i_cva6/issue_stage_i/i___7/O
                         net (fo=4, routed)           0.990    16.843    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][0]_4
    SLICE_X58Y15         LUT5 (Prop_lut5_I1_O)        0.124    16.967 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][rd][4]_i_3/O
                         net (fo=6, routed)           0.676    17.644    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][rd][4]_i_3_n_2
    SLICE_X60Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.768 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.349    18.117    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][rd][4]_i_1_n_2
    SLICE_X58Y15         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15986, routed)       1.548    18.403    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y15         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]/C
                         clock pessimism              0.567    18.971    
                         clock uncertainty           -0.079    18.891    
    SLICE_X58Y15         FDCE (Setup_fdce_C_CE)      -0.169    18.722    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         18.722    
                         arrival time                         -18.117    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.793ns  (logic 4.080ns (70.442%)  route 1.712ns (29.558%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.060     7.320    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X112Y104       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDCE (Prop_fdce_C_Q)         0.524     7.844 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.712     9.557    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.113 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.113    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.113    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             15.988ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.580ns (17.038%)  route 2.824ns (82.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 18.395 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15986, routed)       1.863    -0.829    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X109Y96        FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDCE (Prop_fdce_C_Q)         0.456    -0.373 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           1.002     0.628    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X111Y96        LUT2 (Prop_lut2_I0_O)        0.124     0.752 f  i_dm_top/i_dm_csrs/synch_regs_q[3]_i_1/O
                         net (fo=4, routed)           1.823     2.575    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X82Y84         FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15986, routed)       1.540    18.395    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X82Y84         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                         clock pessimism              0.567    18.962    
                         clock uncertainty           -0.079    18.882    
    SLICE_X82Y84         FDCE (Recov_fdce_C_CLR)     -0.319    18.563    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]
  -------------------------------------------------------------------
                         required time                         18.563    
                         arrival time                          -2.575    
  -------------------------------------------------------------------
                         slack                                 15.988    




