
H7-LQFP100-RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000169c0  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  08016c60  08016c60  00026c60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08017074  08017074  00027074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801707c  0801707c  0002707c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08017080  08017080  00027080  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000108  24000000  08017084  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000590c  24000120  0801718c  00030120  2**5
                  ALLOC
  8 ._user_heap_stack 00000604  24005a2c  0801718c  00035a2c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00030108  2**0
                  CONTENTS, READONLY
 10 .debug_info   00033487  00000000  00000000  00030136  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00005631  00000000  00000000  000635bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000026e8  00000000  00000000  00068bf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000024e0  00000000  00000000  0006b2d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00007dcb  00000000  00000000  0006d7b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0003161b  00000000  00000000  00075583  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001948eb  00000000  00000000  000a6b9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  0023b489  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000aebc  00000000  00000000  0023b4dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000120 	.word	0x24000120
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08016c48 	.word	0x08016c48

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000124 	.word	0x24000124
 80002dc:	08016c48 	.word	0x08016c48

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002f4:	f000 b974 	b.w	80005e0 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468e      	mov	lr, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14d      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031e:	428a      	cmp	r2, r1
 8000320:	4694      	mov	ip, r2
 8000322:	d969      	bls.n	80003f8 <__udivmoddi4+0xe8>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b152      	cbz	r2, 8000340 <__udivmoddi4+0x30>
 800032a:	fa01 f302 	lsl.w	r3, r1, r2
 800032e:	f1c2 0120 	rsb	r1, r2, #32
 8000332:	fa20 f101 	lsr.w	r1, r0, r1
 8000336:	fa0c fc02 	lsl.w	ip, ip, r2
 800033a:	ea41 0e03 	orr.w	lr, r1, r3
 800033e:	4094      	lsls	r4, r2
 8000340:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000344:	0c21      	lsrs	r1, r4, #16
 8000346:	fbbe f6f8 	udiv	r6, lr, r8
 800034a:	fa1f f78c 	uxth.w	r7, ip
 800034e:	fb08 e316 	mls	r3, r8, r6, lr
 8000352:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000356:	fb06 f107 	mul.w	r1, r6, r7
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000366:	f080 811f 	bcs.w	80005a8 <__udivmoddi4+0x298>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 811c 	bls.w	80005a8 <__udivmoddi4+0x298>
 8000370:	3e02      	subs	r6, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a5b      	subs	r3, r3, r1
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb3 f0f8 	udiv	r0, r3, r8
 800037c:	fb08 3310 	mls	r3, r8, r0, r3
 8000380:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000384:	fb00 f707 	mul.w	r7, r0, r7
 8000388:	42a7      	cmp	r7, r4
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x92>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000394:	f080 810a 	bcs.w	80005ac <__udivmoddi4+0x29c>
 8000398:	42a7      	cmp	r7, r4
 800039a:	f240 8107 	bls.w	80005ac <__udivmoddi4+0x29c>
 800039e:	4464      	add	r4, ip
 80003a0:	3802      	subs	r0, #2
 80003a2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a6:	1be4      	subs	r4, r4, r7
 80003a8:	2600      	movs	r6, #0
 80003aa:	b11d      	cbz	r5, 80003b4 <__udivmoddi4+0xa4>
 80003ac:	40d4      	lsrs	r4, r2
 80003ae:	2300      	movs	r3, #0
 80003b0:	e9c5 4300 	strd	r4, r3, [r5]
 80003b4:	4631      	mov	r1, r6
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d909      	bls.n	80003d2 <__udivmoddi4+0xc2>
 80003be:	2d00      	cmp	r5, #0
 80003c0:	f000 80ef 	beq.w	80005a2 <__udivmoddi4+0x292>
 80003c4:	2600      	movs	r6, #0
 80003c6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ca:	4630      	mov	r0, r6
 80003cc:	4631      	mov	r1, r6
 80003ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d2:	fab3 f683 	clz	r6, r3
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d14a      	bne.n	8000470 <__udivmoddi4+0x160>
 80003da:	428b      	cmp	r3, r1
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xd4>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80f9 	bhi.w	80005d6 <__udivmoddi4+0x2c6>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	469e      	mov	lr, r3
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	d0e0      	beq.n	80003b4 <__udivmoddi4+0xa4>
 80003f2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003f6:	e7dd      	b.n	80003b4 <__udivmoddi4+0xa4>
 80003f8:	b902      	cbnz	r2, 80003fc <__udivmoddi4+0xec>
 80003fa:	deff      	udf	#255	; 0xff
 80003fc:	fab2 f282 	clz	r2, r2
 8000400:	2a00      	cmp	r2, #0
 8000402:	f040 8092 	bne.w	800052a <__udivmoddi4+0x21a>
 8000406:	eba1 010c 	sub.w	r1, r1, ip
 800040a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800040e:	fa1f fe8c 	uxth.w	lr, ip
 8000412:	2601      	movs	r6, #1
 8000414:	0c20      	lsrs	r0, r4, #16
 8000416:	fbb1 f3f7 	udiv	r3, r1, r7
 800041a:	fb07 1113 	mls	r1, r7, r3, r1
 800041e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000422:	fb0e f003 	mul.w	r0, lr, r3
 8000426:	4288      	cmp	r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x12c>
 800042a:	eb1c 0101 	adds.w	r1, ip, r1
 800042e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x12a>
 8000434:	4288      	cmp	r0, r1
 8000436:	f200 80cb 	bhi.w	80005d0 <__udivmoddi4+0x2c0>
 800043a:	4643      	mov	r3, r8
 800043c:	1a09      	subs	r1, r1, r0
 800043e:	b2a4      	uxth	r4, r4
 8000440:	fbb1 f0f7 	udiv	r0, r1, r7
 8000444:	fb07 1110 	mls	r1, r7, r0, r1
 8000448:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800044c:	fb0e fe00 	mul.w	lr, lr, r0
 8000450:	45a6      	cmp	lr, r4
 8000452:	d908      	bls.n	8000466 <__udivmoddi4+0x156>
 8000454:	eb1c 0404 	adds.w	r4, ip, r4
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800045c:	d202      	bcs.n	8000464 <__udivmoddi4+0x154>
 800045e:	45a6      	cmp	lr, r4
 8000460:	f200 80bb 	bhi.w	80005da <__udivmoddi4+0x2ca>
 8000464:	4608      	mov	r0, r1
 8000466:	eba4 040e 	sub.w	r4, r4, lr
 800046a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800046e:	e79c      	b.n	80003aa <__udivmoddi4+0x9a>
 8000470:	f1c6 0720 	rsb	r7, r6, #32
 8000474:	40b3      	lsls	r3, r6
 8000476:	fa22 fc07 	lsr.w	ip, r2, r7
 800047a:	ea4c 0c03 	orr.w	ip, ip, r3
 800047e:	fa20 f407 	lsr.w	r4, r0, r7
 8000482:	fa01 f306 	lsl.w	r3, r1, r6
 8000486:	431c      	orrs	r4, r3
 8000488:	40f9      	lsrs	r1, r7
 800048a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800048e:	fa00 f306 	lsl.w	r3, r0, r6
 8000492:	fbb1 f8f9 	udiv	r8, r1, r9
 8000496:	0c20      	lsrs	r0, r4, #16
 8000498:	fa1f fe8c 	uxth.w	lr, ip
 800049c:	fb09 1118 	mls	r1, r9, r8, r1
 80004a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004a4:	fb08 f00e 	mul.w	r0, r8, lr
 80004a8:	4288      	cmp	r0, r1
 80004aa:	fa02 f206 	lsl.w	r2, r2, r6
 80004ae:	d90b      	bls.n	80004c8 <__udivmoddi4+0x1b8>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004b8:	f080 8088 	bcs.w	80005cc <__udivmoddi4+0x2bc>
 80004bc:	4288      	cmp	r0, r1
 80004be:	f240 8085 	bls.w	80005cc <__udivmoddi4+0x2bc>
 80004c2:	f1a8 0802 	sub.w	r8, r8, #2
 80004c6:	4461      	add	r1, ip
 80004c8:	1a09      	subs	r1, r1, r0
 80004ca:	b2a4      	uxth	r4, r4
 80004cc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004d0:	fb09 1110 	mls	r1, r9, r0, r1
 80004d4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004dc:	458e      	cmp	lr, r1
 80004de:	d908      	bls.n	80004f2 <__udivmoddi4+0x1e2>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004e8:	d26c      	bcs.n	80005c4 <__udivmoddi4+0x2b4>
 80004ea:	458e      	cmp	lr, r1
 80004ec:	d96a      	bls.n	80005c4 <__udivmoddi4+0x2b4>
 80004ee:	3802      	subs	r0, #2
 80004f0:	4461      	add	r1, ip
 80004f2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004f6:	fba0 9402 	umull	r9, r4, r0, r2
 80004fa:	eba1 010e 	sub.w	r1, r1, lr
 80004fe:	42a1      	cmp	r1, r4
 8000500:	46c8      	mov	r8, r9
 8000502:	46a6      	mov	lr, r4
 8000504:	d356      	bcc.n	80005b4 <__udivmoddi4+0x2a4>
 8000506:	d053      	beq.n	80005b0 <__udivmoddi4+0x2a0>
 8000508:	b15d      	cbz	r5, 8000522 <__udivmoddi4+0x212>
 800050a:	ebb3 0208 	subs.w	r2, r3, r8
 800050e:	eb61 010e 	sbc.w	r1, r1, lr
 8000512:	fa01 f707 	lsl.w	r7, r1, r7
 8000516:	fa22 f306 	lsr.w	r3, r2, r6
 800051a:	40f1      	lsrs	r1, r6
 800051c:	431f      	orrs	r7, r3
 800051e:	e9c5 7100 	strd	r7, r1, [r5]
 8000522:	2600      	movs	r6, #0
 8000524:	4631      	mov	r1, r6
 8000526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	40d8      	lsrs	r0, r3
 8000530:	fa0c fc02 	lsl.w	ip, ip, r2
 8000534:	fa21 f303 	lsr.w	r3, r1, r3
 8000538:	4091      	lsls	r1, r2
 800053a:	4301      	orrs	r1, r0
 800053c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000540:	fa1f fe8c 	uxth.w	lr, ip
 8000544:	fbb3 f0f7 	udiv	r0, r3, r7
 8000548:	fb07 3610 	mls	r6, r7, r0, r3
 800054c:	0c0b      	lsrs	r3, r1, #16
 800054e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000552:	fb00 f60e 	mul.w	r6, r0, lr
 8000556:	429e      	cmp	r6, r3
 8000558:	fa04 f402 	lsl.w	r4, r4, r2
 800055c:	d908      	bls.n	8000570 <__udivmoddi4+0x260>
 800055e:	eb1c 0303 	adds.w	r3, ip, r3
 8000562:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000566:	d22f      	bcs.n	80005c8 <__udivmoddi4+0x2b8>
 8000568:	429e      	cmp	r6, r3
 800056a:	d92d      	bls.n	80005c8 <__udivmoddi4+0x2b8>
 800056c:	3802      	subs	r0, #2
 800056e:	4463      	add	r3, ip
 8000570:	1b9b      	subs	r3, r3, r6
 8000572:	b289      	uxth	r1, r1
 8000574:	fbb3 f6f7 	udiv	r6, r3, r7
 8000578:	fb07 3316 	mls	r3, r7, r6, r3
 800057c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000580:	fb06 f30e 	mul.w	r3, r6, lr
 8000584:	428b      	cmp	r3, r1
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x28a>
 8000588:	eb1c 0101 	adds.w	r1, ip, r1
 800058c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000590:	d216      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000592:	428b      	cmp	r3, r1
 8000594:	d914      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000596:	3e02      	subs	r6, #2
 8000598:	4461      	add	r1, ip
 800059a:	1ac9      	subs	r1, r1, r3
 800059c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005a0:	e738      	b.n	8000414 <__udivmoddi4+0x104>
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e705      	b.n	80003b4 <__udivmoddi4+0xa4>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e3      	b.n	8000374 <__udivmoddi4+0x64>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6f8      	b.n	80003a2 <__udivmoddi4+0x92>
 80005b0:	454b      	cmp	r3, r9
 80005b2:	d2a9      	bcs.n	8000508 <__udivmoddi4+0x1f8>
 80005b4:	ebb9 0802 	subs.w	r8, r9, r2
 80005b8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005bc:	3801      	subs	r0, #1
 80005be:	e7a3      	b.n	8000508 <__udivmoddi4+0x1f8>
 80005c0:	4646      	mov	r6, r8
 80005c2:	e7ea      	b.n	800059a <__udivmoddi4+0x28a>
 80005c4:	4620      	mov	r0, r4
 80005c6:	e794      	b.n	80004f2 <__udivmoddi4+0x1e2>
 80005c8:	4640      	mov	r0, r8
 80005ca:	e7d1      	b.n	8000570 <__udivmoddi4+0x260>
 80005cc:	46d0      	mov	r8, sl
 80005ce:	e77b      	b.n	80004c8 <__udivmoddi4+0x1b8>
 80005d0:	3b02      	subs	r3, #2
 80005d2:	4461      	add	r1, ip
 80005d4:	e732      	b.n	800043c <__udivmoddi4+0x12c>
 80005d6:	4630      	mov	r0, r6
 80005d8:	e709      	b.n	80003ee <__udivmoddi4+0xde>
 80005da:	4464      	add	r4, ip
 80005dc:	3802      	subs	r0, #2
 80005de:	e742      	b.n	8000466 <__udivmoddi4+0x156>

080005e0 <__aeabi_idiv0>:
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop

080005e4 <HAL_TIM_OC_DelayElapsedCallback>:
 *
 * @param htim Pointer to the timer handle structure.
 *             Supported timer instances are htim1, htim2, and htim3.
 */
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
	if (htim == &htim1)
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	4a13      	ldr	r2, [pc, #76]	; (800063c <HAL_TIM_OC_DelayElapsedCallback+0x58>)
 80005f0:	4293      	cmp	r3, r2
 80005f2:	d106      	bne.n	8000602 <HAL_TIM_OC_DelayElapsedCallback+0x1e>
	{
		osEventFlagsSet(event_flags, PMT_FLAG_ID);
 80005f4:	4b12      	ldr	r3, [pc, #72]	; (8000640 <HAL_TIM_OC_DelayElapsedCallback+0x5c>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	2101      	movs	r1, #1
 80005fa:	4618      	mov	r0, r3
 80005fc:	f012 fb0c 	bl	8012c18 <osEventFlagsSet>
	}
	else
	{
		printf("Unknown Timer Interrupt\n");
	}
}
 8000600:	e018      	b.n	8000634 <HAL_TIM_OC_DelayElapsedCallback+0x50>
	else if (htim == &htim2)
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	4a0f      	ldr	r2, [pc, #60]	; (8000644 <HAL_TIM_OC_DelayElapsedCallback+0x60>)
 8000606:	4293      	cmp	r3, r2
 8000608:	d106      	bne.n	8000618 <HAL_TIM_OC_DelayElapsedCallback+0x34>
		osEventFlagsSet(event_flags, ERPA_FLAG_ID);
 800060a:	4b0d      	ldr	r3, [pc, #52]	; (8000640 <HAL_TIM_OC_DelayElapsedCallback+0x5c>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	2102      	movs	r1, #2
 8000610:	4618      	mov	r0, r3
 8000612:	f012 fb01 	bl	8012c18 <osEventFlagsSet>
}
 8000616:	e00d      	b.n	8000634 <HAL_TIM_OC_DelayElapsedCallback+0x50>
	else if (htim == &htim3)
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	4a0b      	ldr	r2, [pc, #44]	; (8000648 <HAL_TIM_OC_DelayElapsedCallback+0x64>)
 800061c:	4293      	cmp	r3, r2
 800061e:	d106      	bne.n	800062e <HAL_TIM_OC_DelayElapsedCallback+0x4a>
		osEventFlagsSet(event_flags, HK_FLAG_ID);
 8000620:	4b07      	ldr	r3, [pc, #28]	; (8000640 <HAL_TIM_OC_DelayElapsedCallback+0x5c>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	2104      	movs	r1, #4
 8000626:	4618      	mov	r0, r3
 8000628:	f012 faf6 	bl	8012c18 <osEventFlagsSet>
}
 800062c:	e002      	b.n	8000634 <HAL_TIM_OC_DelayElapsedCallback+0x50>
		printf("Unknown Timer Interrupt\n");
 800062e:	4807      	ldr	r0, [pc, #28]	; (800064c <HAL_TIM_OC_DelayElapsedCallback+0x68>)
 8000630:	f015 ff5a 	bl	80164e8 <puts>
}
 8000634:	bf00      	nop
 8000636:	3708      	adds	r7, #8
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	24000508 	.word	0x24000508
 8000640:	24000be8 	.word	0x24000be8
 8000644:	24000554 	.word	0x24000554
 8000648:	240005a0 	.word	0x240005a0
 800064c:	08016cc0 	.word	0x08016cc0

08000650 <HAL_UART_RxCpltCallback>:
 * toggling GPIO pins, starting or stopping timers, and other operations.
 *
 * @param huart Pointer to a UART_HandleTypeDef structure that contains
 *              the configuration information for the specified UART module.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000650:	b580      	push	{r7, lr}
 8000652:	b086      	sub	sp, #24
 8000654:	af02      	add	r7, sp, #8
 8000656:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1, UART_RX_BUFFER, 1);
 8000658:	2201      	movs	r2, #1
 800065a:	49f2      	ldr	r1, [pc, #968]	; (8000a24 <HAL_UART_RxCpltCallback+0x3d4>)
 800065c:	48f2      	ldr	r0, [pc, #968]	; (8000a28 <HAL_UART_RxCpltCallback+0x3d8>)
 800065e:	f00f fc75 	bl	800ff4c <HAL_UART_Receive_IT>
	unsigned char key = UART_RX_BUFFER[0];
 8000662:	4bf0      	ldr	r3, [pc, #960]	; (8000a24 <HAL_UART_RxCpltCallback+0x3d4>)
 8000664:	781b      	ldrb	r3, [r3, #0]
 8000666:	73fb      	strb	r3, [r7, #15]

	switch (key) {
 8000668:	7bfb      	ldrb	r3, [r7, #15]
 800066a:	2be0      	cmp	r3, #224	; 0xe0
 800066c:	f200 83d6 	bhi.w	8000e1c <HAL_UART_RxCpltCallback+0x7cc>
 8000670:	a201      	add	r2, pc, #4	; (adr r2, 8000678 <HAL_UART_RxCpltCallback+0x28>)
 8000672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000676:	bf00      	nop
 8000678:	08000a11 	.word	0x08000a11
 800067c:	08000a4d 	.word	0x08000a4d
 8000680:	08000ad3 	.word	0x08000ad3
 8000684:	08000afd 	.word	0x08000afd
 8000688:	08000b25 	.word	0x08000b25
 800068c:	08000b4f 	.word	0x08000b4f
 8000690:	08000b7b 	.word	0x08000b7b
 8000694:	08000ba7 	.word	0x08000ba7
 8000698:	08000bd1 	.word	0x08000bd1
 800069c:	08000c03 	.word	0x08000c03
 80006a0:	08000c2d 	.word	0x08000c2d
 80006a4:	08000c4f 	.word	0x08000c4f
 80006a8:	08000c71 	.word	0x08000c71
 80006ac:	08000cbb 	.word	0x08000cbb
 80006b0:	08000dc1 	.word	0x08000dc1
 80006b4:	08000df1 	.word	0x08000df1
 80006b8:	080009fd 	.word	0x080009fd
 80006bc:	08000a39 	.word	0x08000a39
 80006c0:	08000abd 	.word	0x08000abd
 80006c4:	08000ae9 	.word	0x08000ae9
 80006c8:	08000b11 	.word	0x08000b11
 80006cc:	08000b39 	.word	0x08000b39
 80006d0:	08000b65 	.word	0x08000b65
 80006d4:	08000b91 	.word	0x08000b91
 80006d8:	08000bbd 	.word	0x08000bbd
 80006dc:	08000be5 	.word	0x08000be5
 80006e0:	08000c19 	.word	0x08000c19
 80006e4:	08000c3b 	.word	0x08000c3b
 80006e8:	08000c5d 	.word	0x08000c5d
 80006ec:	08000c7f 	.word	0x08000c7f
 80006f0:	08000cf7 	.word	0x08000cf7
 80006f4:	08000de9 	.word	0x08000de9
 80006f8:	08000e1d 	.word	0x08000e1d
 80006fc:	08000e1d 	.word	0x08000e1d
 8000700:	08000e1d 	.word	0x08000e1d
 8000704:	08000e1d 	.word	0x08000e1d
 8000708:	08000e1d 	.word	0x08000e1d
 800070c:	08000e1d 	.word	0x08000e1d
 8000710:	08000e1d 	.word	0x08000e1d
 8000714:	08000e1d 	.word	0x08000e1d
 8000718:	08000e1d 	.word	0x08000e1d
 800071c:	08000e1d 	.word	0x08000e1d
 8000720:	08000e1d 	.word	0x08000e1d
 8000724:	08000e1d 	.word	0x08000e1d
 8000728:	08000e1d 	.word	0x08000e1d
 800072c:	08000e1d 	.word	0x08000e1d
 8000730:	08000e1d 	.word	0x08000e1d
 8000734:	08000e1d 	.word	0x08000e1d
 8000738:	08000e1d 	.word	0x08000e1d
 800073c:	08000e1d 	.word	0x08000e1d
 8000740:	08000e1d 	.word	0x08000e1d
 8000744:	08000e1d 	.word	0x08000e1d
 8000748:	08000e1d 	.word	0x08000e1d
 800074c:	08000e1d 	.word	0x08000e1d
 8000750:	08000e1d 	.word	0x08000e1d
 8000754:	08000e1d 	.word	0x08000e1d
 8000758:	08000e1d 	.word	0x08000e1d
 800075c:	08000e1d 	.word	0x08000e1d
 8000760:	08000e1d 	.word	0x08000e1d
 8000764:	08000e1d 	.word	0x08000e1d
 8000768:	08000e1d 	.word	0x08000e1d
 800076c:	08000e1d 	.word	0x08000e1d
 8000770:	08000e1d 	.word	0x08000e1d
 8000774:	08000e1d 	.word	0x08000e1d
 8000778:	08000e1d 	.word	0x08000e1d
 800077c:	08000e1d 	.word	0x08000e1d
 8000780:	08000e1d 	.word	0x08000e1d
 8000784:	08000e1d 	.word	0x08000e1d
 8000788:	08000e1d 	.word	0x08000e1d
 800078c:	08000e1d 	.word	0x08000e1d
 8000790:	08000e1d 	.word	0x08000e1d
 8000794:	08000e1d 	.word	0x08000e1d
 8000798:	08000e1d 	.word	0x08000e1d
 800079c:	08000e1d 	.word	0x08000e1d
 80007a0:	08000e1d 	.word	0x08000e1d
 80007a4:	08000e1d 	.word	0x08000e1d
 80007a8:	08000e1d 	.word	0x08000e1d
 80007ac:	08000e1d 	.word	0x08000e1d
 80007b0:	08000e1d 	.word	0x08000e1d
 80007b4:	08000e1d 	.word	0x08000e1d
 80007b8:	08000e1d 	.word	0x08000e1d
 80007bc:	08000e1d 	.word	0x08000e1d
 80007c0:	08000e1d 	.word	0x08000e1d
 80007c4:	08000e1d 	.word	0x08000e1d
 80007c8:	08000e1d 	.word	0x08000e1d
 80007cc:	08000e1d 	.word	0x08000e1d
 80007d0:	08000e1d 	.word	0x08000e1d
 80007d4:	08000e1d 	.word	0x08000e1d
 80007d8:	08000e1d 	.word	0x08000e1d
 80007dc:	08000e1d 	.word	0x08000e1d
 80007e0:	08000e1d 	.word	0x08000e1d
 80007e4:	08000e1d 	.word	0x08000e1d
 80007e8:	08000e1d 	.word	0x08000e1d
 80007ec:	08000e1d 	.word	0x08000e1d
 80007f0:	08000e1d 	.word	0x08000e1d
 80007f4:	08000e1d 	.word	0x08000e1d
 80007f8:	08000e1d 	.word	0x08000e1d
 80007fc:	08000e1d 	.word	0x08000e1d
 8000800:	08000e1d 	.word	0x08000e1d
 8000804:	08000e1d 	.word	0x08000e1d
 8000808:	08000e1d 	.word	0x08000e1d
 800080c:	08000e1d 	.word	0x08000e1d
 8000810:	08000e1d 	.word	0x08000e1d
 8000814:	08000e1d 	.word	0x08000e1d
 8000818:	08000e1d 	.word	0x08000e1d
 800081c:	08000e1d 	.word	0x08000e1d
 8000820:	08000e1d 	.word	0x08000e1d
 8000824:	08000e1d 	.word	0x08000e1d
 8000828:	08000e1d 	.word	0x08000e1d
 800082c:	08000e1d 	.word	0x08000e1d
 8000830:	08000e1d 	.word	0x08000e1d
 8000834:	08000e1d 	.word	0x08000e1d
 8000838:	08000e1d 	.word	0x08000e1d
 800083c:	08000e1d 	.word	0x08000e1d
 8000840:	08000e1d 	.word	0x08000e1d
 8000844:	08000e1d 	.word	0x08000e1d
 8000848:	08000e1d 	.word	0x08000e1d
 800084c:	08000e1d 	.word	0x08000e1d
 8000850:	08000e1d 	.word	0x08000e1d
 8000854:	08000e1d 	.word	0x08000e1d
 8000858:	08000e1d 	.word	0x08000e1d
 800085c:	08000e1d 	.word	0x08000e1d
 8000860:	08000e1d 	.word	0x08000e1d
 8000864:	08000e1d 	.word	0x08000e1d
 8000868:	08000e1d 	.word	0x08000e1d
 800086c:	08000e1d 	.word	0x08000e1d
 8000870:	08000e1d 	.word	0x08000e1d
 8000874:	08000e1d 	.word	0x08000e1d
 8000878:	08000e1d 	.word	0x08000e1d
 800087c:	08000e1d 	.word	0x08000e1d
 8000880:	08000e1d 	.word	0x08000e1d
 8000884:	08000e1d 	.word	0x08000e1d
 8000888:	08000e1d 	.word	0x08000e1d
 800088c:	08000e1d 	.word	0x08000e1d
 8000890:	08000e1d 	.word	0x08000e1d
 8000894:	08000e1d 	.word	0x08000e1d
 8000898:	08000e1d 	.word	0x08000e1d
 800089c:	08000e1d 	.word	0x08000e1d
 80008a0:	08000e1d 	.word	0x08000e1d
 80008a4:	08000e1d 	.word	0x08000e1d
 80008a8:	08000e1d 	.word	0x08000e1d
 80008ac:	08000e1d 	.word	0x08000e1d
 80008b0:	08000e1d 	.word	0x08000e1d
 80008b4:	08000e1d 	.word	0x08000e1d
 80008b8:	08000e1d 	.word	0x08000e1d
 80008bc:	08000e1d 	.word	0x08000e1d
 80008c0:	08000e1d 	.word	0x08000e1d
 80008c4:	08000e1d 	.word	0x08000e1d
 80008c8:	08000e1d 	.word	0x08000e1d
 80008cc:	08000e1d 	.word	0x08000e1d
 80008d0:	08000e1d 	.word	0x08000e1d
 80008d4:	08000e1d 	.word	0x08000e1d
 80008d8:	08000e1d 	.word	0x08000e1d
 80008dc:	08000e1d 	.word	0x08000e1d
 80008e0:	08000e1d 	.word	0x08000e1d
 80008e4:	08000e1d 	.word	0x08000e1d
 80008e8:	08000e1d 	.word	0x08000e1d
 80008ec:	08000e1d 	.word	0x08000e1d
 80008f0:	08000e1d 	.word	0x08000e1d
 80008f4:	08000e1d 	.word	0x08000e1d
 80008f8:	08000e1d 	.word	0x08000e1d
 80008fc:	08000e1d 	.word	0x08000e1d
 8000900:	08000e1d 	.word	0x08000e1d
 8000904:	08000e1d 	.word	0x08000e1d
 8000908:	08000e1d 	.word	0x08000e1d
 800090c:	08000e1d 	.word	0x08000e1d
 8000910:	08000e1d 	.word	0x08000e1d
 8000914:	08000e1d 	.word	0x08000e1d
 8000918:	08000e1d 	.word	0x08000e1d
 800091c:	08000e1d 	.word	0x08000e1d
 8000920:	08000e1d 	.word	0x08000e1d
 8000924:	08000e1d 	.word	0x08000e1d
 8000928:	08000e1d 	.word	0x08000e1d
 800092c:	08000e1d 	.word	0x08000e1d
 8000930:	08000e1d 	.word	0x08000e1d
 8000934:	08000e1d 	.word	0x08000e1d
 8000938:	08000e1d 	.word	0x08000e1d
 800093c:	08000e1d 	.word	0x08000e1d
 8000940:	08000e1d 	.word	0x08000e1d
 8000944:	08000e1d 	.word	0x08000e1d
 8000948:	08000e1d 	.word	0x08000e1d
 800094c:	08000e1d 	.word	0x08000e1d
 8000950:	08000e1d 	.word	0x08000e1d
 8000954:	08000e1d 	.word	0x08000e1d
 8000958:	08000e1d 	.word	0x08000e1d
 800095c:	08000e1d 	.word	0x08000e1d
 8000960:	08000e1d 	.word	0x08000e1d
 8000964:	08000e1d 	.word	0x08000e1d
 8000968:	08000e1d 	.word	0x08000e1d
 800096c:	08000e1d 	.word	0x08000e1d
 8000970:	08000e1d 	.word	0x08000e1d
 8000974:	08000e1d 	.word	0x08000e1d
 8000978:	08000e1d 	.word	0x08000e1d
 800097c:	08000e1d 	.word	0x08000e1d
 8000980:	08000e1d 	.word	0x08000e1d
 8000984:	08000e1d 	.word	0x08000e1d
 8000988:	08000e1d 	.word	0x08000e1d
 800098c:	08000e1d 	.word	0x08000e1d
 8000990:	08000e1d 	.word	0x08000e1d
 8000994:	08000e1d 	.word	0x08000e1d
 8000998:	08000e1d 	.word	0x08000e1d
 800099c:	08000e1d 	.word	0x08000e1d
 80009a0:	08000e1d 	.word	0x08000e1d
 80009a4:	08000e1d 	.word	0x08000e1d
 80009a8:	08000e1d 	.word	0x08000e1d
 80009ac:	08000e1d 	.word	0x08000e1d
 80009b0:	08000e1d 	.word	0x08000e1d
 80009b4:	08000e1d 	.word	0x08000e1d
 80009b8:	08000e0b 	.word	0x08000e0b
 80009bc:	08000e1d 	.word	0x08000e1d
 80009c0:	08000e1d 	.word	0x08000e1d
 80009c4:	08000e1d 	.word	0x08000e1d
 80009c8:	08000e1d 	.word	0x08000e1d
 80009cc:	08000e1d 	.word	0x08000e1d
 80009d0:	08000e1d 	.word	0x08000e1d
 80009d4:	08000e1d 	.word	0x08000e1d
 80009d8:	08000e1d 	.word	0x08000e1d
 80009dc:	08000e1d 	.word	0x08000e1d
 80009e0:	08000e1d 	.word	0x08000e1d
 80009e4:	08000e1d 	.word	0x08000e1d
 80009e8:	08000e1d 	.word	0x08000e1d
 80009ec:	08000e1d 	.word	0x08000e1d
 80009f0:	08000e1d 	.word	0x08000e1d
 80009f4:	08000e1d 	.word	0x08000e1d
 80009f8:	08000df9 	.word	0x08000df9
	case 0x10: {
		printf("SDN1 ON\n");
 80009fc:	480b      	ldr	r0, [pc, #44]	; (8000a2c <HAL_UART_RxCpltCallback+0x3dc>)
 80009fe:	f015 fd73 	bl	80164e8 <puts>
		HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_SET);
 8000a02:	4b0b      	ldr	r3, [pc, #44]	; (8000a30 <HAL_UART_RxCpltCallback+0x3e0>)
 8000a04:	2104      	movs	r1, #4
 8000a06:	2201      	movs	r2, #1
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f008 f923 	bl	8008c54 <HAL_GPIO_WritePin>
		break;
 8000a0e:	e210      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x00: {
		printf("SDN1 OFF\n");
 8000a10:	4808      	ldr	r0, [pc, #32]	; (8000a34 <HAL_UART_RxCpltCallback+0x3e4>)
 8000a12:	f015 fd69 	bl	80164e8 <puts>
		HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_RESET);
 8000a16:	4b06      	ldr	r3, [pc, #24]	; (8000a30 <HAL_UART_RxCpltCallback+0x3e0>)
 8000a18:	2104      	movs	r1, #4
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f008 f919 	bl	8008c54 <HAL_GPIO_WritePin>
		break;
 8000a22:	e206      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
 8000a24:	24000bec 	.word	0x24000bec
 8000a28:	240005ec 	.word	0x240005ec
 8000a2c:	08016cd8 	.word	0x08016cd8
 8000a30:	58020400 	.word	0x58020400
 8000a34:	08016ce0 	.word	0x08016ce0
	}
	case 0x11: {
		printf("SYS ON PB5\n");
 8000a38:	48b9      	ldr	r0, [pc, #740]	; (8000d20 <HAL_UART_RxCpltCallback+0x6d0>)
 8000a3a:	f015 fd55 	bl	80164e8 <puts>
		HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_SET);
 8000a3e:	4bb9      	ldr	r3, [pc, #740]	; (8000d24 <HAL_UART_RxCpltCallback+0x6d4>)
 8000a40:	2120      	movs	r1, #32
 8000a42:	2201      	movs	r2, #1
 8000a44:	4618      	mov	r0, r3
 8000a46:	f008 f905 	bl	8008c54 <HAL_GPIO_WritePin>

		break;
 8000a4a:	e1f2      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x01: {
		printf("SYS OFF PB5\n");
 8000a4c:	48b6      	ldr	r0, [pc, #728]	; (8000d28 <HAL_UART_RxCpltCallback+0x6d8>)
 8000a4e:	f015 fd4b 	bl	80164e8 <puts>
		HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_RESET); // turning off PB5 & ensuring all other enables are off
 8000a52:	4bb4      	ldr	r3, [pc, #720]	; (8000d24 <HAL_UART_RxCpltCallback+0x6d4>)
 8000a54:	2120      	movs	r1, #32
 8000a56:	2200      	movs	r2, #0
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f008 f8fb 	bl	8008c54 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_RESET);
 8000a5e:	4bb1      	ldr	r3, [pc, #708]	; (8000d24 <HAL_UART_RxCpltCallback+0x6d4>)
 8000a60:	2140      	movs	r1, #64	; 0x40
 8000a62:	2200      	movs	r2, #0
 8000a64:	4618      	mov	r0, r3
 8000a66:	f008 f8f5 	bl	8008c54 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_RESET);
 8000a6a:	4bb0      	ldr	r3, [pc, #704]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000a6c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a70:	2200      	movs	r2, #0
 8000a72:	4618      	mov	r0, r3
 8000a74:	f008 f8ee 	bl	8008c54 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_RESET);
 8000a78:	4bac      	ldr	r3, [pc, #688]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000a7a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a7e:	2200      	movs	r2, #0
 8000a80:	4618      	mov	r0, r3
 8000a82:	f008 f8e7 	bl	8008c54 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_RESET);
 8000a86:	4ba9      	ldr	r3, [pc, #676]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000a88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f008 f8e0 	bl	8008c54 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_RESET);
 8000a94:	4ba5      	ldr	r3, [pc, #660]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000a96:	2140      	movs	r1, #64	; 0x40
 8000a98:	2200      	movs	r2, #0
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f008 f8da 	bl	8008c54 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_RESET);
 8000aa0:	4ba2      	ldr	r3, [pc, #648]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000aa2:	2180      	movs	r1, #128	; 0x80
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f008 f8d4 	bl	8008c54 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_RESET);
 8000aac:	4b9f      	ldr	r3, [pc, #636]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000aae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f008 f8cd 	bl	8008c54 <HAL_GPIO_WritePin>

		break;
 8000aba:	e1ba      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x12: {
		printf("3v3 ON PC10\n");
 8000abc:	489c      	ldr	r0, [pc, #624]	; (8000d30 <HAL_UART_RxCpltCallback+0x6e0>)
 8000abe:	f015 fd13 	bl	80164e8 <puts>
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_SET);
 8000ac2:	4b9a      	ldr	r3, [pc, #616]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000ac4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ac8:	2201      	movs	r2, #1
 8000aca:	4618      	mov	r0, r3
 8000acc:	f008 f8c2 	bl	8008c54 <HAL_GPIO_WritePin>
		break;
 8000ad0:	e1af      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x02: {
		printf("3v3 OFF PC10\n");
 8000ad2:	4898      	ldr	r0, [pc, #608]	; (8000d34 <HAL_UART_RxCpltCallback+0x6e4>)
 8000ad4:	f015 fd08 	bl	80164e8 <puts>
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_RESET);
 8000ad8:	4b94      	ldr	r3, [pc, #592]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000ada:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ade:	2200      	movs	r2, #0
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f008 f8b7 	bl	8008c54 <HAL_GPIO_WritePin>
		break;
 8000ae6:	e1a4      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x13: {
		printf("5v ON PC7\n");
 8000ae8:	4893      	ldr	r0, [pc, #588]	; (8000d38 <HAL_UART_RxCpltCallback+0x6e8>)
 8000aea:	f015 fcfd 	bl	80164e8 <puts>
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_SET);
 8000aee:	4b8f      	ldr	r3, [pc, #572]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000af0:	2180      	movs	r1, #128	; 0x80
 8000af2:	2201      	movs	r2, #1
 8000af4:	4618      	mov	r0, r3
 8000af6:	f008 f8ad 	bl	8008c54 <HAL_GPIO_WritePin>
		break;
 8000afa:	e19a      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x03: {
		printf("5v OFF PC7\n");
 8000afc:	488f      	ldr	r0, [pc, #572]	; (8000d3c <HAL_UART_RxCpltCallback+0x6ec>)
 8000afe:	f015 fcf3 	bl	80164e8 <puts>
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_RESET);
 8000b02:	4b8a      	ldr	r3, [pc, #552]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000b04:	2180      	movs	r1, #128	; 0x80
 8000b06:	2200      	movs	r2, #0
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f008 f8a3 	bl	8008c54 <HAL_GPIO_WritePin>
		break;
 8000b0e:	e190      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x14: {
		printf("n3v3 ON PC6\n");
 8000b10:	488b      	ldr	r0, [pc, #556]	; (8000d40 <HAL_UART_RxCpltCallback+0x6f0>)
 8000b12:	f015 fce9 	bl	80164e8 <puts>
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_SET);
 8000b16:	4b85      	ldr	r3, [pc, #532]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000b18:	2140      	movs	r1, #64	; 0x40
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f008 f899 	bl	8008c54 <HAL_GPIO_WritePin>
		break;
 8000b22:	e186      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x04: {
		printf("n3v3 OFF PC6\n");
 8000b24:	4887      	ldr	r0, [pc, #540]	; (8000d44 <HAL_UART_RxCpltCallback+0x6f4>)
 8000b26:	f015 fcdf 	bl	80164e8 <puts>
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_RESET);
 8000b2a:	4b80      	ldr	r3, [pc, #512]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000b2c:	2140      	movs	r1, #64	; 0x40
 8000b2e:	2200      	movs	r2, #0
 8000b30:	4618      	mov	r0, r3
 8000b32:	f008 f88f 	bl	8008c54 <HAL_GPIO_WritePin>
		break;
 8000b36:	e17c      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x15: {
		printf("n5v ON PC8\n");
 8000b38:	4883      	ldr	r0, [pc, #524]	; (8000d48 <HAL_UART_RxCpltCallback+0x6f8>)
 8000b3a:	f015 fcd5 	bl	80164e8 <puts>
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_SET);
 8000b3e:	4b7b      	ldr	r3, [pc, #492]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000b40:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b44:	2201      	movs	r2, #1
 8000b46:	4618      	mov	r0, r3
 8000b48:	f008 f884 	bl	8008c54 <HAL_GPIO_WritePin>
		break;
 8000b4c:	e171      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x05: {
		printf("n5v OFF PC8\n");
 8000b4e:	487f      	ldr	r0, [pc, #508]	; (8000d4c <HAL_UART_RxCpltCallback+0x6fc>)
 8000b50:	f015 fcca 	bl	80164e8 <puts>
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_RESET);
 8000b54:	4b75      	ldr	r3, [pc, #468]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000b56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f008 f879 	bl	8008c54 <HAL_GPIO_WritePin>
		break;
 8000b62:	e166      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x16: {
		printf("15v ON PC9\n");
 8000b64:	487a      	ldr	r0, [pc, #488]	; (8000d50 <HAL_UART_RxCpltCallback+0x700>)
 8000b66:	f015 fcbf 	bl	80164e8 <puts>
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_SET);
 8000b6a:	4b70      	ldr	r3, [pc, #448]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000b6c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b70:	2201      	movs	r2, #1
 8000b72:	4618      	mov	r0, r3
 8000b74:	f008 f86e 	bl	8008c54 <HAL_GPIO_WritePin>
		break;
 8000b78:	e15b      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x06: {
		printf("15v OFF PC9\n");
 8000b7a:	4876      	ldr	r0, [pc, #472]	; (8000d54 <HAL_UART_RxCpltCallback+0x704>)
 8000b7c:	f015 fcb4 	bl	80164e8 <puts>
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_RESET);
 8000b80:	4b6a      	ldr	r3, [pc, #424]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000b82:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b86:	2200      	movs	r2, #0
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f008 f863 	bl	8008c54 <HAL_GPIO_WritePin>
		break;
 8000b8e:	e150      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x17: {
		printf("n200v ON PC13\n");
 8000b90:	4871      	ldr	r0, [pc, #452]	; (8000d58 <HAL_UART_RxCpltCallback+0x708>)
 8000b92:	f015 fca9 	bl	80164e8 <puts>
	    HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_SET);
 8000b96:	4b65      	ldr	r3, [pc, #404]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000b98:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f008 f858 	bl	8008c54 <HAL_GPIO_WritePin>
		break;
 8000ba4:	e145      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x07: {
		printf("n200v OFF PC13\n");
 8000ba6:	486d      	ldr	r0, [pc, #436]	; (8000d5c <HAL_UART_RxCpltCallback+0x70c>)
 8000ba8:	f015 fc9e 	bl	80164e8 <puts>
	    HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_RESET);
 8000bac:	4b5f      	ldr	r3, [pc, #380]	; (8000d2c <HAL_UART_RxCpltCallback+0x6dc>)
 8000bae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f008 f84d 	bl	8008c54 <HAL_GPIO_WritePin>

		break;
 8000bba:	e13a      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x18: {
		printf("800v ON PB6\n");
 8000bbc:	4868      	ldr	r0, [pc, #416]	; (8000d60 <HAL_UART_RxCpltCallback+0x710>)
 8000bbe:	f015 fc93 	bl	80164e8 <puts>
		HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_SET);
 8000bc2:	4b58      	ldr	r3, [pc, #352]	; (8000d24 <HAL_UART_RxCpltCallback+0x6d4>)
 8000bc4:	2140      	movs	r1, #64	; 0x40
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f008 f843 	bl	8008c54 <HAL_GPIO_WritePin>
		break;
 8000bce:	e130      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x08: {
		printf("800v OFF PB6\n");
 8000bd0:	4864      	ldr	r0, [pc, #400]	; (8000d64 <HAL_UART_RxCpltCallback+0x714>)
 8000bd2:	f015 fc89 	bl	80164e8 <puts>
		HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_RESET);
 8000bd6:	4b53      	ldr	r3, [pc, #332]	; (8000d24 <HAL_UART_RxCpltCallback+0x6d4>)
 8000bd8:	2140      	movs	r1, #64	; 0x40
 8000bda:	2200      	movs	r2, #0
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f008 f839 	bl	8008c54 <HAL_GPIO_WritePin>
		break;
 8000be2:	e126      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x19: {
		printf("AUTOSWEEP ON\n");
 8000be4:	4860      	ldr	r0, [pc, #384]	; (8000d68 <HAL_UART_RxCpltCallback+0x718>)
 8000be6:	f015 fc7f 	bl	80164e8 <puts>
		HAL_TIM_Base_Start(&htim2);
 8000bea:	4860      	ldr	r0, [pc, #384]	; (8000d6c <HAL_UART_RxCpltCallback+0x71c>)
 8000bec:	f00d fb92 	bl	800e314 <HAL_TIM_Base_Start>
		HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, DAC_OUT, 32, DAC_ALIGN_12B_R);
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	9300      	str	r3, [sp, #0]
 8000bf4:	2320      	movs	r3, #32
 8000bf6:	4a5e      	ldr	r2, [pc, #376]	; (8000d70 <HAL_UART_RxCpltCallback+0x720>)
 8000bf8:	2100      	movs	r1, #0
 8000bfa:	485e      	ldr	r0, [pc, #376]	; (8000d74 <HAL_UART_RxCpltCallback+0x724>)
 8000bfc:	f004 fc9a 	bl	8005534 <HAL_DAC_Start_DMA>
		break;
 8000c00:	e117      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x09: {
		printf("AUTOSWEEP OFF\n");
 8000c02:	485d      	ldr	r0, [pc, #372]	; (8000d78 <HAL_UART_RxCpltCallback+0x728>)
 8000c04:	f015 fc70 	bl	80164e8 <puts>
		HAL_TIM_Base_Stop(&htim2);
 8000c08:	4858      	ldr	r0, [pc, #352]	; (8000d6c <HAL_UART_RxCpltCallback+0x71c>)
 8000c0a:	f00d fbf3 	bl	800e3f4 <HAL_TIM_Base_Stop>
		HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8000c0e:	2100      	movs	r1, #0
 8000c10:	4858      	ldr	r0, [pc, #352]	; (8000d74 <HAL_UART_RxCpltCallback+0x724>)
 8000c12:	f004 fd4f 	bl	80056b4 <HAL_DAC_Stop_DMA>
		break;
 8000c16:	e10c      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x1A: {
		printf("ERPA ON\n");
 8000c18:	4858      	ldr	r0, [pc, #352]	; (8000d7c <HAL_UART_RxCpltCallback+0x72c>)
 8000c1a:	f015 fc65 	bl	80164e8 <puts>
		ERPA_ON = 1;
 8000c1e:	4b58      	ldr	r3, [pc, #352]	; (8000d80 <HAL_UART_RxCpltCallback+0x730>)
 8000c20:	2201      	movs	r2, #1
 8000c22:	701a      	strb	r2, [r3, #0]
		erpa_seq = 0;
 8000c24:	4b57      	ldr	r3, [pc, #348]	; (8000d84 <HAL_UART_RxCpltCallback+0x734>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	801a      	strh	r2, [r3, #0]
		break;
 8000c2a:	e102      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x0A: {
		printf("ERPA OFF\n");
 8000c2c:	4856      	ldr	r0, [pc, #344]	; (8000d88 <HAL_UART_RxCpltCallback+0x738>)
 8000c2e:	f015 fc5b 	bl	80164e8 <puts>
		ERPA_ON = 0;
 8000c32:	4b53      	ldr	r3, [pc, #332]	; (8000d80 <HAL_UART_RxCpltCallback+0x730>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	701a      	strb	r2, [r3, #0]
		break;
 8000c38:	e0fb      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x1B: {
		printf("PMT ON\n");
 8000c3a:	4854      	ldr	r0, [pc, #336]	; (8000d8c <HAL_UART_RxCpltCallback+0x73c>)
 8000c3c:	f015 fc54 	bl	80164e8 <puts>
		PMT_ON = 1;
 8000c40:	4b53      	ldr	r3, [pc, #332]	; (8000d90 <HAL_UART_RxCpltCallback+0x740>)
 8000c42:	2201      	movs	r2, #1
 8000c44:	701a      	strb	r2, [r3, #0]
		pmt_seq = 0;
 8000c46:	4b53      	ldr	r3, [pc, #332]	; (8000d94 <HAL_UART_RxCpltCallback+0x744>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	801a      	strh	r2, [r3, #0]
		break;
 8000c4c:	e0f1      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x0B: {
		printf("PMT OFF\n");
 8000c4e:	4852      	ldr	r0, [pc, #328]	; (8000d98 <HAL_UART_RxCpltCallback+0x748>)
 8000c50:	f015 fc4a 	bl	80164e8 <puts>
		PMT_ON = 0;
 8000c54:	4b4e      	ldr	r3, [pc, #312]	; (8000d90 <HAL_UART_RxCpltCallback+0x740>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	701a      	strb	r2, [r3, #0]
		break;
 8000c5a:	e0ea      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x1C: {
		printf("HK ON \n");
 8000c5c:	484f      	ldr	r0, [pc, #316]	; (8000d9c <HAL_UART_RxCpltCallback+0x74c>)
 8000c5e:	f015 fc43 	bl	80164e8 <puts>
		HK_ON = 1;
 8000c62:	4b4f      	ldr	r3, [pc, #316]	; (8000da0 <HAL_UART_RxCpltCallback+0x750>)
 8000c64:	2201      	movs	r2, #1
 8000c66:	701a      	strb	r2, [r3, #0]
		hk_seq = 0;
 8000c68:	4b4e      	ldr	r3, [pc, #312]	; (8000da4 <HAL_UART_RxCpltCallback+0x754>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	801a      	strh	r2, [r3, #0]
		break;
 8000c6e:	e0e0      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x0C: {
		printf("HK OFF\n");
 8000c70:	484d      	ldr	r0, [pc, #308]	; (8000da8 <HAL_UART_RxCpltCallback+0x758>)
 8000c72:	f015 fc39 	bl	80164e8 <puts>
		HK_ON = 0;
 8000c76:	4b4a      	ldr	r3, [pc, #296]	; (8000da0 <HAL_UART_RxCpltCallback+0x750>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	701a      	strb	r2, [r3, #0]
		break;
 8000c7c:	e0d9      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x1D: {
		printf("Step Up\n");
 8000c7e:	484b      	ldr	r0, [pc, #300]	; (8000dac <HAL_UART_RxCpltCallback+0x75c>)
 8000c80:	f015 fc32 	bl	80164e8 <puts>
		if (step < 17) {
 8000c84:	4b4a      	ldr	r3, [pc, #296]	; (8000db0 <HAL_UART_RxCpltCallback+0x760>)
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	2b10      	cmp	r3, #16
 8000c8a:	f200 80cb 	bhi.w	8000e24 <HAL_UART_RxCpltCallback+0x7d4>
			step+=2;
 8000c8e:	4b48      	ldr	r3, [pc, #288]	; (8000db0 <HAL_UART_RxCpltCallback+0x760>)
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	3302      	adds	r3, #2
 8000c94:	b2da      	uxtb	r2, r3
 8000c96:	4b46      	ldr	r3, [pc, #280]	; (8000db0 <HAL_UART_RxCpltCallback+0x760>)
 8000c98:	701a      	strb	r2, [r3, #0]
			HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, DAC_OUT[step]);
 8000c9a:	4b45      	ldr	r3, [pc, #276]	; (8000db0 <HAL_UART_RxCpltCallback+0x760>)
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	4b33      	ldr	r3, [pc, #204]	; (8000d70 <HAL_UART_RxCpltCallback+0x720>)
 8000ca2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4832      	ldr	r0, [pc, #200]	; (8000d74 <HAL_UART_RxCpltCallback+0x724>)
 8000cac:	f004 fda5 	bl	80057fa <HAL_DAC_SetValue>
			HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	4830      	ldr	r0, [pc, #192]	; (8000d74 <HAL_UART_RxCpltCallback+0x724>)
 8000cb4:	f004 fbe6 	bl	8005484 <HAL_DAC_Start>
		}
		break;
 8000cb8:	e0b4      	b.n	8000e24 <HAL_UART_RxCpltCallback+0x7d4>
	}
	case 0x0D: {
		printf("Step Down\n");
 8000cba:	483e      	ldr	r0, [pc, #248]	; (8000db4 <HAL_UART_RxCpltCallback+0x764>)
 8000cbc:	f015 fc14 	bl	80164e8 <puts>
		if (step > 3) {
 8000cc0:	4b3b      	ldr	r3, [pc, #236]	; (8000db0 <HAL_UART_RxCpltCallback+0x760>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	2b03      	cmp	r3, #3
 8000cc6:	f240 80af 	bls.w	8000e28 <HAL_UART_RxCpltCallback+0x7d8>
			step-=2;
 8000cca:	4b39      	ldr	r3, [pc, #228]	; (8000db0 <HAL_UART_RxCpltCallback+0x760>)
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	3b02      	subs	r3, #2
 8000cd0:	b2da      	uxtb	r2, r3
 8000cd2:	4b37      	ldr	r3, [pc, #220]	; (8000db0 <HAL_UART_RxCpltCallback+0x760>)
 8000cd4:	701a      	strb	r2, [r3, #0]
			HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, DAC_OUT[step]);
 8000cd6:	4b36      	ldr	r3, [pc, #216]	; (8000db0 <HAL_UART_RxCpltCallback+0x760>)
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	461a      	mov	r2, r3
 8000cdc:	4b24      	ldr	r3, [pc, #144]	; (8000d70 <HAL_UART_RxCpltCallback+0x720>)
 8000cde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	4823      	ldr	r0, [pc, #140]	; (8000d74 <HAL_UART_RxCpltCallback+0x724>)
 8000ce8:	f004 fd87 	bl	80057fa <HAL_DAC_SetValue>
			HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000cec:	2100      	movs	r1, #0
 8000cee:	4821      	ldr	r0, [pc, #132]	; (8000d74 <HAL_UART_RxCpltCallback+0x724>)
 8000cf0:	f004 fbc8 	bl	8005484 <HAL_DAC_Start>
		}
		break;
 8000cf4:	e098      	b.n	8000e28 <HAL_UART_RxCpltCallback+0x7d8>
	}
	case 0x1E: {
		printf("Factor Up\n");
 8000cf6:	4830      	ldr	r0, [pc, #192]	; (8000db8 <HAL_UART_RxCpltCallback+0x768>)
 8000cf8:	f015 fbf6 	bl	80164e8 <puts>
		if (cadence <= 50000){
 8000cfc:	4b2f      	ldr	r3, [pc, #188]	; (8000dbc <HAL_UART_RxCpltCallback+0x76c>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	f24c 3250 	movw	r2, #50000	; 0xc350
 8000d04:	4293      	cmp	r3, r2
 8000d06:	f200 8091 	bhi.w	8000e2c <HAL_UART_RxCpltCallback+0x7dc>
			cadence *= 2;
 8000d0a:	4b2c      	ldr	r3, [pc, #176]	; (8000dbc <HAL_UART_RxCpltCallback+0x76c>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	005b      	lsls	r3, r3, #1
 8000d10:	4a2a      	ldr	r2, [pc, #168]	; (8000dbc <HAL_UART_RxCpltCallback+0x76c>)
 8000d12:	6013      	str	r3, [r2, #0]
			TIM2->ARR = cadence;
 8000d14:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d18:	4b28      	ldr	r3, [pc, #160]	; (8000dbc <HAL_UART_RxCpltCallback+0x76c>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	62d3      	str	r3, [r2, #44]	; 0x2c
		}
		break;
 8000d1e:	e085      	b.n	8000e2c <HAL_UART_RxCpltCallback+0x7dc>
 8000d20:	08016cec 	.word	0x08016cec
 8000d24:	58020400 	.word	0x58020400
 8000d28:	08016cf8 	.word	0x08016cf8
 8000d2c:	58020800 	.word	0x58020800
 8000d30:	08016d04 	.word	0x08016d04
 8000d34:	08016d10 	.word	0x08016d10
 8000d38:	08016d20 	.word	0x08016d20
 8000d3c:	08016d2c 	.word	0x08016d2c
 8000d40:	08016d38 	.word	0x08016d38
 8000d44:	08016d44 	.word	0x08016d44
 8000d48:	08016d54 	.word	0x08016d54
 8000d4c:	08016d60 	.word	0x08016d60
 8000d50:	08016d6c 	.word	0x08016d6c
 8000d54:	08016d78 	.word	0x08016d78
 8000d58:	08016d84 	.word	0x08016d84
 8000d5c:	08016d94 	.word	0x08016d94
 8000d60:	08016da4 	.word	0x08016da4
 8000d64:	08016db0 	.word	0x08016db0
 8000d68:	08016dc0 	.word	0x08016dc0
 8000d6c:	24000554 	.word	0x24000554
 8000d70:	24000010 	.word	0x24000010
 8000d74:	240002f4 	.word	0x240002f4
 8000d78:	08016dd0 	.word	0x08016dd0
 8000d7c:	08016de0 	.word	0x08016de0
 8000d80:	24000be3 	.word	0x24000be3
 8000d84:	24000bde 	.word	0x24000bde
 8000d88:	08016de8 	.word	0x08016de8
 8000d8c:	08016df4 	.word	0x08016df4
 8000d90:	24000be2 	.word	0x24000be2
 8000d94:	24000bdc 	.word	0x24000bdc
 8000d98:	08016dfc 	.word	0x08016dfc
 8000d9c:	08016e04 	.word	0x08016e04
 8000da0:	24000be4 	.word	0x24000be4
 8000da4:	24000be0 	.word	0x24000be0
 8000da8:	08016e0c 	.word	0x08016e0c
 8000dac:	08016e14 	.word	0x08016e14
 8000db0:	2400000c 	.word	0x2400000c
 8000db4:	08016e1c 	.word	0x08016e1c
 8000db8:	08016e28 	.word	0x08016e28
 8000dbc:	24000008 	.word	0x24000008
	}
	case 0x0E: {
		printf("Factor Down\n");
 8000dc0:	481e      	ldr	r0, [pc, #120]	; (8000e3c <HAL_UART_RxCpltCallback+0x7ec>)
 8000dc2:	f015 fb91 	bl	80164e8 <puts>
		if (cadence >= 6250){
 8000dc6:	4b1e      	ldr	r3, [pc, #120]	; (8000e40 <HAL_UART_RxCpltCallback+0x7f0>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f641 0269 	movw	r2, #6249	; 0x1869
 8000dce:	4293      	cmp	r3, r2
 8000dd0:	d92e      	bls.n	8000e30 <HAL_UART_RxCpltCallback+0x7e0>
			cadence /= 2;
 8000dd2:	4b1b      	ldr	r3, [pc, #108]	; (8000e40 <HAL_UART_RxCpltCallback+0x7f0>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	085b      	lsrs	r3, r3, #1
 8000dd8:	4a19      	ldr	r2, [pc, #100]	; (8000e40 <HAL_UART_RxCpltCallback+0x7f0>)
 8000dda:	6013      	str	r3, [r2, #0]
			TIM2->ARR = cadence;
 8000ddc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000de0:	4b17      	ldr	r3, [pc, #92]	; (8000e40 <HAL_UART_RxCpltCallback+0x7f0>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	62d3      	str	r3, [r2, #44]	; 0x2c
		}
		break;
 8000de6:	e023      	b.n	8000e30 <HAL_UART_RxCpltCallback+0x7e0>
	}
	case 0x1F: {
		printf("Exit STOP mode\n");
 8000de8:	4816      	ldr	r0, [pc, #88]	; (8000e44 <HAL_UART_RxCpltCallback+0x7f4>)
 8000dea:	f015 fb7d 	bl	80164e8 <puts>
		// TODO: Exit stop mode
		break;
 8000dee:	e020      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0x0F: {
		printf("Enter STOP mode\n");
 8000df0:	4815      	ldr	r0, [pc, #84]	; (8000e48 <HAL_UART_RxCpltCallback+0x7f8>)
 8000df2:	f015 fb79 	bl	80164e8 <puts>
		// TODO: Enter stop mode
		break;
 8000df6:	e01c      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0xE0: {
		printf("Auto Init\n");
 8000df8:	4814      	ldr	r0, [pc, #80]	; (8000e4c <HAL_UART_RxCpltCallback+0x7fc>)
 8000dfa:	f015 fb75 	bl	80164e8 <puts>
		xTaskResumeFromISR(GPIO_on_taskHandle);
 8000dfe:	4b14      	ldr	r3, [pc, #80]	; (8000e50 <HAL_UART_RxCpltCallback+0x800>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	4618      	mov	r0, r3
 8000e04:	f013 fbde 	bl	80145c4 <xTaskResumeFromISR>
		break;
 8000e08:	e013      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	case 0xD0: {
		printf("Auto Deinit\n");
 8000e0a:	4812      	ldr	r0, [pc, #72]	; (8000e54 <HAL_UART_RxCpltCallback+0x804>)
 8000e0c:	f015 fb6c 	bl	80164e8 <puts>
		xTaskResumeFromISR(GPIO_off_taskHandle);
 8000e10:	4b11      	ldr	r3, [pc, #68]	; (8000e58 <HAL_UART_RxCpltCallback+0x808>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4618      	mov	r0, r3
 8000e16:	f013 fbd5 	bl	80145c4 <xTaskResumeFromISR>
		break;
 8000e1a:	e00a      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
	}
	default:{
		printf("Unknown Command\n");
 8000e1c:	480f      	ldr	r0, [pc, #60]	; (8000e5c <HAL_UART_RxCpltCallback+0x80c>)
 8000e1e:	f015 fb63 	bl	80164e8 <puts>
		break;
 8000e22:	e006      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
		break;
 8000e24:	bf00      	nop
 8000e26:	e004      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
		break;
 8000e28:	bf00      	nop
 8000e2a:	e002      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
		break;
 8000e2c:	bf00      	nop
 8000e2e:	e000      	b.n	8000e32 <HAL_UART_RxCpltCallback+0x7e2>
		break;
 8000e30:	bf00      	nop
	}
	}
}
 8000e32:	bf00      	nop
 8000e34:	3710      	adds	r7, #16
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	08016e34 	.word	0x08016e34
 8000e40:	24000008 	.word	0x24000008
 8000e44:	08016e40 	.word	0x08016e40
 8000e48:	08016e50 	.word	0x08016e50
 8000e4c:	08016e60 	.word	0x08016e60
 8000e50:	24000708 	.word	0x24000708
 8000e54:	08016e6c 	.word	0x08016e6c
 8000e58:	24000968 	.word	0x24000968
 8000e5c:	08016e78 	.word	0x08016e78

08000e60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e64:	f002 fd7a 	bl	800395c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e68:	f000 f8b6 	bl	8000fd8 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000e6c:	f000 f93e 	bl	80010ec <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e70:	f000 fe98 	bl	8001ba4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e74:	f000 fe5e 	bl	8001b34 <MX_DMA_Init>
  MX_TIM3_Init();
 8000e78:	f000 fdc2 	bl	8001a00 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000e7c:	f000 fe0e 	bl	8001a9c <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000e80:	f000 fb4a 	bl	8001518 <MX_I2C1_Init>
  MX_SPI2_Init();
 8000e84:	f000 fc40 	bl	8001708 <MX_SPI2_Init>
  MX_TIM2_Init();
 8000e88:	f000 fd44 	bl	8001914 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000e8c:	f000 fc94 	bl	80017b8 <MX_TIM1_Init>
  MX_ADC3_Init();
 8000e90:	f000 fa7e 	bl	8001390 <MX_ADC3_Init>
  MX_ADC1_Init();
 8000e94:	f000 f95a 	bl	800114c <MX_ADC1_Init>
  MX_DAC1_Init();
 8000e98:	f000 fb0c 	bl	80014b4 <MX_DAC1_Init>
  MX_SPI1_Init();
 8000e9c:	f000 fbdc 	bl	8001658 <MX_SPI1_Init>
  MX_RTC_Init();
 8000ea0:	f000 fb7c 	bl	800159c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
	if (!handshake())
 8000ea4:	f001 f872 	bl	8001f8c <handshake>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d101      	bne.n	8000eb2 <main+0x52>
	{
		Error_Handler();
 8000eae:	f001 fe3f 	bl	8002b30 <Error_Handler>
	}


	HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	482d      	ldr	r0, [pc, #180]	; (8000f6c <main+0x10c>)
 8000eb6:	f00d fb3d 	bl	800e534 <HAL_TIM_OC_Start_IT>
	HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
 8000eba:	2100      	movs	r1, #0
 8000ebc:	482c      	ldr	r0, [pc, #176]	; (8000f70 <main+0x110>)
 8000ebe:	f00d fb39 	bl	800e534 <HAL_TIM_OC_Start_IT>
	HAL_TIM_OC_Start_IT(&htim3, TIM_CHANNEL_1);
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	482b      	ldr	r0, [pc, #172]	; (8000f74 <main+0x114>)
 8000ec6:	f00d fb35 	bl	800e534 <HAL_TIM_OC_Start_IT>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000eca:	f011 fd2d 	bl	8012928 <osKernelInitialize>
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
	/* add queues, ... */
  mid_MsgQueue = osMessageQueueNew(MSGQUEUE_OBJECTS, sizeof(packet_t), NULL);
 8000ece:	2200      	movs	r2, #0
 8000ed0:	2108      	movs	r1, #8
 8000ed2:	2010      	movs	r0, #16
 8000ed4:	f011 ff4a 	bl	8012d6c <osMessageQueueNew>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	4a27      	ldr	r2, [pc, #156]	; (8000f78 <main+0x118>)
 8000edc:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of PMT_task */
  PMT_taskHandle = osThreadNew(PMT_init, NULL, &PMT_task_attributes);
 8000ede:	4a27      	ldr	r2, [pc, #156]	; (8000f7c <main+0x11c>)
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	4827      	ldr	r0, [pc, #156]	; (8000f80 <main+0x120>)
 8000ee4:	f011 fd6a 	bl	80129bc <osThreadNew>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	4a26      	ldr	r2, [pc, #152]	; (8000f84 <main+0x124>)
 8000eec:	6013      	str	r3, [r2, #0]

  /* creation of ERPA_task */
  ERPA_taskHandle = osThreadNew(ERPA_init, NULL, &ERPA_task_attributes);
 8000eee:	4a26      	ldr	r2, [pc, #152]	; (8000f88 <main+0x128>)
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	4826      	ldr	r0, [pc, #152]	; (8000f8c <main+0x12c>)
 8000ef4:	f011 fd62 	bl	80129bc <osThreadNew>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	4a25      	ldr	r2, [pc, #148]	; (8000f90 <main+0x130>)
 8000efc:	6013      	str	r3, [r2, #0]

  /* creation of HK_task */
  HK_taskHandle = osThreadNew(HK_init, NULL, &HK_task_attributes);
 8000efe:	4a25      	ldr	r2, [pc, #148]	; (8000f94 <main+0x134>)
 8000f00:	2100      	movs	r1, #0
 8000f02:	4825      	ldr	r0, [pc, #148]	; (8000f98 <main+0x138>)
 8000f04:	f011 fd5a 	bl	80129bc <osThreadNew>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	4a24      	ldr	r2, [pc, #144]	; (8000f9c <main+0x13c>)
 8000f0c:	6013      	str	r3, [r2, #0]

  /* creation of UART_RX_task */
  UART_RX_taskHandle = osThreadNew(UART_RX_init, NULL, &UART_RX_task_attributes);
 8000f0e:	4a24      	ldr	r2, [pc, #144]	; (8000fa0 <main+0x140>)
 8000f10:	2100      	movs	r1, #0
 8000f12:	4824      	ldr	r0, [pc, #144]	; (8000fa4 <main+0x144>)
 8000f14:	f011 fd52 	bl	80129bc <osThreadNew>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	4a23      	ldr	r2, [pc, #140]	; (8000fa8 <main+0x148>)
 8000f1c:	6013      	str	r3, [r2, #0]

  /* creation of GPIO_on_task */
  GPIO_on_taskHandle = osThreadNew(GPIO_on_init, NULL, &GPIO_on_task_attributes);
 8000f1e:	4a23      	ldr	r2, [pc, #140]	; (8000fac <main+0x14c>)
 8000f20:	2100      	movs	r1, #0
 8000f22:	4823      	ldr	r0, [pc, #140]	; (8000fb0 <main+0x150>)
 8000f24:	f011 fd4a 	bl	80129bc <osThreadNew>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	4a22      	ldr	r2, [pc, #136]	; (8000fb4 <main+0x154>)
 8000f2c:	6013      	str	r3, [r2, #0]

  /* creation of GPIO_off_task */
  GPIO_off_taskHandle = osThreadNew(GPIO_off_init, NULL, &GPIO_off_task_attributes);
 8000f2e:	4a22      	ldr	r2, [pc, #136]	; (8000fb8 <main+0x158>)
 8000f30:	2100      	movs	r1, #0
 8000f32:	4822      	ldr	r0, [pc, #136]	; (8000fbc <main+0x15c>)
 8000f34:	f011 fd42 	bl	80129bc <osThreadNew>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	4a21      	ldr	r2, [pc, #132]	; (8000fc0 <main+0x160>)
 8000f3c:	6013      	str	r3, [r2, #0]

  /* creation of UART_TX_task */
  UART_TX_taskHandle = osThreadNew(UART_TX_init, NULL, &UART_TX_task_attributes);
 8000f3e:	4a21      	ldr	r2, [pc, #132]	; (8000fc4 <main+0x164>)
 8000f40:	2100      	movs	r1, #0
 8000f42:	4821      	ldr	r0, [pc, #132]	; (8000fc8 <main+0x168>)
 8000f44:	f011 fd3a 	bl	80129bc <osThreadNew>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	4a20      	ldr	r2, [pc, #128]	; (8000fcc <main+0x16c>)
 8000f4c:	6013      	str	r3, [r2, #0]
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	event_flags = osEventFlagsNew(NULL);
 8000f4e:	2000      	movs	r0, #0
 8000f50:	f011 fe22 	bl	8012b98 <osEventFlagsNew>
 8000f54:	4603      	mov	r3, r0
 8000f56:	4a1e      	ldr	r2, [pc, #120]	; (8000fd0 <main+0x170>)
 8000f58:	6013      	str	r3, [r2, #0]
	system_setup();
 8000f5a:	f001 f8a5 	bl	80020a8 <system_setup>
	printf("Starting kernal...\n");
 8000f5e:	481d      	ldr	r0, [pc, #116]	; (8000fd4 <main+0x174>)
 8000f60:	f015 fac2 	bl	80164e8 <puts>

  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000f64:	f011 fd04 	bl	8012970 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000f68:	e7fe      	b.n	8000f68 <main+0x108>
 8000f6a:	bf00      	nop
 8000f6c:	24000508 	.word	0x24000508
 8000f70:	24000554 	.word	0x24000554
 8000f74:	240005a0 	.word	0x240005a0
 8000f78:	24000bcc 	.word	0x24000bcc
 8000f7c:	08016ed4 	.word	0x08016ed4
 8000f80:	0800281d 	.word	0x0800281d
 8000f84:	240006f8 	.word	0x240006f8
 8000f88:	08016ef8 	.word	0x08016ef8
 8000f8c:	08002861 	.word	0x08002861
 8000f90:	240006fc 	.word	0x240006fc
 8000f94:	08016f1c 	.word	0x08016f1c
 8000f98:	080028a5 	.word	0x080028a5
 8000f9c:	24000700 	.word	0x24000700
 8000fa0:	08016f40 	.word	0x08016f40
 8000fa4:	080028e9 	.word	0x080028e9
 8000fa8:	24000704 	.word	0x24000704
 8000fac:	08016f64 	.word	0x08016f64
 8000fb0:	0800290d 	.word	0x0800290d
 8000fb4:	24000708 	.word	0x24000708
 8000fb8:	08016f88 	.word	0x08016f88
 8000fbc:	080029b5 	.word	0x080029b5
 8000fc0:	24000968 	.word	0x24000968
 8000fc4:	08016fac 	.word	0x08016fac
 8000fc8:	08002a5d 	.word	0x08002a5d
 8000fcc:	24000bc8 	.word	0x24000bc8
 8000fd0:	24000be8 	.word	0x24000be8
 8000fd4:	08016e88 	.word	0x08016e88

08000fd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b09c      	sub	sp, #112	; 0x70
 8000fdc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fe2:	224c      	movs	r2, #76	; 0x4c
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f015 f928 	bl	801623c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fec:	1d3b      	adds	r3, r7, #4
 8000fee:	2220      	movs	r2, #32
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f015 f922 	bl	801623c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000ff8:	2002      	movs	r0, #2
 8000ffa:	f008 fc61 	bl	80098c0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000ffe:	2300      	movs	r3, #0
 8001000:	603b      	str	r3, [r7, #0]
 8001002:	4b37      	ldr	r3, [pc, #220]	; (80010e0 <SystemClock_Config+0x108>)
 8001004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001006:	4a36      	ldr	r2, [pc, #216]	; (80010e0 <SystemClock_Config+0x108>)
 8001008:	f023 0301 	bic.w	r3, r3, #1
 800100c:	62d3      	str	r3, [r2, #44]	; 0x2c
 800100e:	4b34      	ldr	r3, [pc, #208]	; (80010e0 <SystemClock_Config+0x108>)
 8001010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001012:	f003 0301 	and.w	r3, r3, #1
 8001016:	603b      	str	r3, [r7, #0]
 8001018:	4b32      	ldr	r3, [pc, #200]	; (80010e4 <SystemClock_Config+0x10c>)
 800101a:	699b      	ldr	r3, [r3, #24]
 800101c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001020:	4a30      	ldr	r2, [pc, #192]	; (80010e4 <SystemClock_Config+0x10c>)
 8001022:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001026:	6193      	str	r3, [r2, #24]
 8001028:	4b2e      	ldr	r3, [pc, #184]	; (80010e4 <SystemClock_Config+0x10c>)
 800102a:	699b      	ldr	r3, [r3, #24]
 800102c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001030:	603b      	str	r3, [r7, #0]
 8001032:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001034:	bf00      	nop
 8001036:	4b2b      	ldr	r3, [pc, #172]	; (80010e4 <SystemClock_Config+0x10c>)
 8001038:	699b      	ldr	r3, [r3, #24]
 800103a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800103e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001042:	d1f8      	bne.n	8001036 <SystemClock_Config+0x5e>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001044:	f008 fc2c 	bl	80098a0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001048:	f002 fce4 	bl	8003a14 <HAL_GetREVID>
 800104c:	4b26      	ldr	r3, [pc, #152]	; (80010e8 <SystemClock_Config+0x110>)
 800104e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001050:	4a25      	ldr	r2, [pc, #148]	; (80010e8 <SystemClock_Config+0x110>)
 8001052:	f023 0318 	bic.w	r3, r3, #24
 8001056:	6713      	str	r3, [r2, #112]	; 0x70

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001058:	2305      	movs	r3, #5
 800105a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800105c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001060:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001062:	2301      	movs	r3, #1
 8001064:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001066:	2302      	movs	r3, #2
 8001068:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800106a:	2302      	movs	r3, #2
 800106c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800106e:	2304      	movs	r3, #4
 8001070:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 32;
 8001072:	2320      	movs	r3, #32
 8001074:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 4;
 8001076:	2304      	movs	r3, #4
 8001078:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800107a:	2304      	movs	r3, #4
 800107c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800107e:	2302      	movs	r3, #2
 8001080:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001082:	2308      	movs	r3, #8
 8001084:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001086:	2300      	movs	r3, #0
 8001088:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800108a:	2300      	movs	r3, #0
 800108c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800108e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001092:	4618      	mov	r0, r3
 8001094:	f008 fc4e 	bl	8009934 <HAL_RCC_OscConfig>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800109e:	f001 fd47 	bl	8002b30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010a2:	233f      	movs	r3, #63	; 0x3f
 80010a4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010a6:	2303      	movs	r3, #3
 80010a8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80010aa:	2300      	movs	r3, #0
 80010ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80010ae:	2300      	movs	r3, #0
 80010b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80010b2:	2300      	movs	r3, #0
 80010b4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80010b6:	2300      	movs	r3, #0
 80010b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80010ba:	2300      	movs	r3, #0
 80010bc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80010be:	2300      	movs	r3, #0
 80010c0:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80010c2:	1d3b      	adds	r3, r7, #4
 80010c4:	2101      	movs	r1, #1
 80010c6:	4618      	mov	r0, r3
 80010c8:	f009 f88e 	bl	800a1e8 <HAL_RCC_ClockConfig>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <SystemClock_Config+0xfe>
  {
    Error_Handler();
 80010d2:	f001 fd2d 	bl	8002b30 <Error_Handler>
  }
}
 80010d6:	bf00      	nop
 80010d8:	3770      	adds	r7, #112	; 0x70
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	58000400 	.word	0x58000400
 80010e4:	58024800 	.word	0x58024800
 80010e8:	58024400 	.word	0x58024400

080010ec <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b0b0      	sub	sp, #192	; 0xc0
 80010f0:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010f2:	463b      	mov	r3, r7
 80010f4:	22c0      	movs	r2, #192	; 0xc0
 80010f6:	2100      	movs	r1, #0
 80010f8:	4618      	mov	r0, r3
 80010fa:	f015 f89f 	bl	801623c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80010fe:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001102:	f04f 0300 	mov.w	r3, #0
 8001106:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 800110a:	2304      	movs	r3, #4
 800110c:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 32;
 800110e:	2320      	movs	r3, #32
 8001110:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 8;
 8001112:	2308      	movs	r3, #8
 8001114:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 4;
 8001116:	2304      	movs	r3, #4
 8001118:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 800111a:	2302      	movs	r3, #2
 800111c:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 800111e:	2380      	movs	r3, #128	; 0x80
 8001120:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8001122:	2300      	movs	r3, #0
 8001124:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001126:	2300      	movs	r3, #0
 8001128:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800112a:	2300      	movs	r3, #0
 800112c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001130:	463b      	mov	r3, r7
 8001132:	4618      	mov	r0, r3
 8001134:	f009 fc26 	bl	800a984 <HAL_RCCEx_PeriphCLKConfig>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 800113e:	f001 fcf7 	bl	8002b30 <Error_Handler>
  }
}
 8001142:	bf00      	nop
 8001144:	37c0      	adds	r7, #192	; 0xc0
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
	...

0800114c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b08a      	sub	sp, #40	; 0x28
 8001150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001152:	f107 031c 	add.w	r3, r7, #28
 8001156:	2200      	movs	r2, #0
 8001158:	601a      	str	r2, [r3, #0]
 800115a:	605a      	str	r2, [r3, #4]
 800115c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800115e:	463b      	mov	r3, r7
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	605a      	str	r2, [r3, #4]
 8001166:	609a      	str	r2, [r3, #8]
 8001168:	60da      	str	r2, [r3, #12]
 800116a:	611a      	str	r2, [r3, #16]
 800116c:	615a      	str	r2, [r3, #20]
 800116e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001170:	4b7a      	ldr	r3, [pc, #488]	; (800135c <MX_ADC1_Init+0x210>)
 8001172:	4a7b      	ldr	r2, [pc, #492]	; (8001360 <MX_ADC1_Init+0x214>)
 8001174:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8001176:	4b79      	ldr	r3, [pc, #484]	; (800135c <MX_ADC1_Init+0x210>)
 8001178:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800117c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800117e:	4b77      	ldr	r3, [pc, #476]	; (800135c <MX_ADC1_Init+0x210>)
 8001180:	2208      	movs	r2, #8
 8001182:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001184:	4b75      	ldr	r3, [pc, #468]	; (800135c <MX_ADC1_Init+0x210>)
 8001186:	2201      	movs	r2, #1
 8001188:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800118a:	4b74      	ldr	r3, [pc, #464]	; (800135c <MX_ADC1_Init+0x210>)
 800118c:	2204      	movs	r2, #4
 800118e:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001190:	4b72      	ldr	r3, [pc, #456]	; (800135c <MX_ADC1_Init+0x210>)
 8001192:	2200      	movs	r2, #0
 8001194:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001196:	4b71      	ldr	r3, [pc, #452]	; (800135c <MX_ADC1_Init+0x210>)
 8001198:	2201      	movs	r2, #1
 800119a:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 11;
 800119c:	4b6f      	ldr	r3, [pc, #444]	; (800135c <MX_ADC1_Init+0x210>)
 800119e:	220b      	movs	r2, #11
 80011a0:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011a2:	4b6e      	ldr	r3, [pc, #440]	; (800135c <MX_ADC1_Init+0x210>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011a8:	4b6c      	ldr	r3, [pc, #432]	; (800135c <MX_ADC1_Init+0x210>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011ae:	4b6b      	ldr	r3, [pc, #428]	; (800135c <MX_ADC1_Init+0x210>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80011b4:	4b69      	ldr	r3, [pc, #420]	; (800135c <MX_ADC1_Init+0x210>)
 80011b6:	2203      	movs	r2, #3
 80011b8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80011ba:	4b68      	ldr	r3, [pc, #416]	; (800135c <MX_ADC1_Init+0x210>)
 80011bc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80011c0:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80011c2:	4b66      	ldr	r3, [pc, #408]	; (800135c <MX_ADC1_Init+0x210>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80011c8:	4b64      	ldr	r3, [pc, #400]	; (800135c <MX_ADC1_Init+0x210>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011d0:	4862      	ldr	r0, [pc, #392]	; (800135c <MX_ADC1_Init+0x210>)
 80011d2:	f002 fe4f 	bl	8003e74 <HAL_ADC_Init>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80011dc:	f001 fca8 	bl	8002b30 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80011e0:	2300      	movs	r3, #0
 80011e2:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80011e4:	f107 031c 	add.w	r3, r7, #28
 80011e8:	4619      	mov	r1, r3
 80011ea:	485c      	ldr	r0, [pc, #368]	; (800135c <MX_ADC1_Init+0x210>)
 80011ec:	f003 ff6a 	bl	80050c4 <HAL_ADCEx_MultiModeConfigChannel>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 80011f6:	f001 fc9b 	bl	8002b30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80011fa:	4b5a      	ldr	r3, [pc, #360]	; (8001364 <MX_ADC1_Init+0x218>)
 80011fc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011fe:	2306      	movs	r3, #6
 8001200:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 8001202:	2307      	movs	r3, #7
 8001204:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001206:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800120a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800120c:	2304      	movs	r3, #4
 800120e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001210:	2300      	movs	r3, #0
 8001212:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8001214:	2300      	movs	r3, #0
 8001216:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001218:	463b      	mov	r3, r7
 800121a:	4619      	mov	r1, r3
 800121c:	484f      	ldr	r0, [pc, #316]	; (800135c <MX_ADC1_Init+0x210>)
 800121e:	f003 f8ad 	bl	800437c <HAL_ADC_ConfigChannel>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8001228:	f001 fc82 	bl	8002b30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800122c:	4b4e      	ldr	r3, [pc, #312]	; (8001368 <MX_ADC1_Init+0x21c>)
 800122e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001230:	230c      	movs	r3, #12
 8001232:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001234:	463b      	mov	r3, r7
 8001236:	4619      	mov	r1, r3
 8001238:	4848      	ldr	r0, [pc, #288]	; (800135c <MX_ADC1_Init+0x210>)
 800123a:	f003 f89f 	bl	800437c <HAL_ADC_ConfigChannel>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d001      	beq.n	8001248 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 8001244:	f001 fc74 	bl	8002b30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001248:	4b48      	ldr	r3, [pc, #288]	; (800136c <MX_ADC1_Init+0x220>)
 800124a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800124c:	2312      	movs	r3, #18
 800124e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001250:	463b      	mov	r3, r7
 8001252:	4619      	mov	r1, r3
 8001254:	4841      	ldr	r0, [pc, #260]	; (800135c <MX_ADC1_Init+0x210>)
 8001256:	f003 f891 	bl	800437c <HAL_ADC_ConfigChannel>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 8001260:	f001 fc66 	bl	8002b30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001264:	4b42      	ldr	r3, [pc, #264]	; (8001370 <MX_ADC1_Init+0x224>)
 8001266:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001268:	2318      	movs	r3, #24
 800126a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800126c:	463b      	mov	r3, r7
 800126e:	4619      	mov	r1, r3
 8001270:	483a      	ldr	r0, [pc, #232]	; (800135c <MX_ADC1_Init+0x210>)
 8001272:	f003 f883 	bl	800437c <HAL_ADC_ConfigChannel>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <MX_ADC1_Init+0x134>
  {
    Error_Handler();
 800127c:	f001 fc58 	bl	8002b30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001280:	4b3c      	ldr	r3, [pc, #240]	; (8001374 <MX_ADC1_Init+0x228>)
 8001282:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001284:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001288:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800128a:	463b      	mov	r3, r7
 800128c:	4619      	mov	r1, r3
 800128e:	4833      	ldr	r0, [pc, #204]	; (800135c <MX_ADC1_Init+0x210>)
 8001290:	f003 f874 	bl	800437c <HAL_ADC_ConfigChannel>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <MX_ADC1_Init+0x152>
  {
    Error_Handler();
 800129a:	f001 fc49 	bl	8002b30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800129e:	4b36      	ldr	r3, [pc, #216]	; (8001378 <MX_ADC1_Init+0x22c>)
 80012a0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80012a2:	f44f 7383 	mov.w	r3, #262	; 0x106
 80012a6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012a8:	463b      	mov	r3, r7
 80012aa:	4619      	mov	r1, r3
 80012ac:	482b      	ldr	r0, [pc, #172]	; (800135c <MX_ADC1_Init+0x210>)
 80012ae:	f003 f865 	bl	800437c <HAL_ADC_ConfigChannel>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 80012b8:	f001 fc3a 	bl	8002b30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80012bc:	4b2f      	ldr	r3, [pc, #188]	; (800137c <MX_ADC1_Init+0x230>)
 80012be:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80012c0:	f44f 7386 	mov.w	r3, #268	; 0x10c
 80012c4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012c6:	463b      	mov	r3, r7
 80012c8:	4619      	mov	r1, r3
 80012ca:	4824      	ldr	r0, [pc, #144]	; (800135c <MX_ADC1_Init+0x210>)
 80012cc:	f003 f856 	bl	800437c <HAL_ADC_ConfigChannel>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <MX_ADC1_Init+0x18e>
  {
    Error_Handler();
 80012d6:	f001 fc2b 	bl	8002b30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80012da:	4b29      	ldr	r3, [pc, #164]	; (8001380 <MX_ADC1_Init+0x234>)
 80012dc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80012de:	f44f 7389 	mov.w	r3, #274	; 0x112
 80012e2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012e4:	463b      	mov	r3, r7
 80012e6:	4619      	mov	r1, r3
 80012e8:	481c      	ldr	r0, [pc, #112]	; (800135c <MX_ADC1_Init+0x210>)
 80012ea:	f003 f847 	bl	800437c <HAL_ADC_ConfigChannel>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <MX_ADC1_Init+0x1ac>
  {
    Error_Handler();
 80012f4:	f001 fc1c 	bl	8002b30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80012f8:	4b22      	ldr	r3, [pc, #136]	; (8001384 <MX_ADC1_Init+0x238>)
 80012fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 80012fc:	f44f 738c 	mov.w	r3, #280	; 0x118
 8001300:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001302:	463b      	mov	r3, r7
 8001304:	4619      	mov	r1, r3
 8001306:	4815      	ldr	r0, [pc, #84]	; (800135c <MX_ADC1_Init+0x210>)
 8001308:	f003 f838 	bl	800437c <HAL_ADC_ConfigChannel>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <MX_ADC1_Init+0x1ca>
  {
    Error_Handler();
 8001312:	f001 fc0d 	bl	8002b30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001316:	4b1c      	ldr	r3, [pc, #112]	; (8001388 <MX_ADC1_Init+0x23c>)
 8001318:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 800131a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800131e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001320:	463b      	mov	r3, r7
 8001322:	4619      	mov	r1, r3
 8001324:	480d      	ldr	r0, [pc, #52]	; (800135c <MX_ADC1_Init+0x210>)
 8001326:	f003 f829 	bl	800437c <HAL_ADC_ConfigChannel>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <MX_ADC1_Init+0x1e8>
  {
    Error_Handler();
 8001330:	f001 fbfe 	bl	8002b30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8001334:	4b15      	ldr	r3, [pc, #84]	; (800138c <MX_ADC1_Init+0x240>)
 8001336:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_11;
 8001338:	f240 2306 	movw	r3, #518	; 0x206
 800133c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800133e:	463b      	mov	r3, r7
 8001340:	4619      	mov	r1, r3
 8001342:	4806      	ldr	r0, [pc, #24]	; (800135c <MX_ADC1_Init+0x210>)
 8001344:	f003 f81a 	bl	800437c <HAL_ADC_ConfigChannel>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <MX_ADC1_Init+0x206>
  {
    Error_Handler();
 800134e:	f001 fbef 	bl	8002b30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001352:	bf00      	nop
 8001354:	3728      	adds	r7, #40	; 0x28
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	2400013c 	.word	0x2400013c
 8001360:	40022000 	.word	0x40022000
 8001364:	0c900008 	.word	0x0c900008
 8001368:	10c00010 	.word	0x10c00010
 800136c:	14f00020 	.word	0x14f00020
 8001370:	1d500080 	.word	0x1d500080
 8001374:	21800100 	.word	0x21800100
 8001378:	25b00200 	.word	0x25b00200
 800137c:	2a000400 	.word	0x2a000400
 8001380:	2e300800 	.word	0x2e300800
 8001384:	3ac04000 	.word	0x3ac04000
 8001388:	3ef08000 	.word	0x3ef08000
 800138c:	47520000 	.word	0x47520000

08001390 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b088      	sub	sp, #32
 8001394:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001396:	1d3b      	adds	r3, r7, #4
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	605a      	str	r2, [r3, #4]
 800139e:	609a      	str	r2, [r3, #8]
 80013a0:	60da      	str	r2, [r3, #12]
 80013a2:	611a      	str	r2, [r3, #16]
 80013a4:	615a      	str	r2, [r3, #20]
 80013a6:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80013a8:	4b3d      	ldr	r3, [pc, #244]	; (80014a0 <MX_ADC3_Init+0x110>)
 80013aa:	4a3e      	ldr	r2, [pc, #248]	; (80014a4 <MX_ADC3_Init+0x114>)
 80013ac:	601a      	str	r2, [r3, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80013ae:	4b3c      	ldr	r3, [pc, #240]	; (80014a0 <MX_ADC3_Init+0x110>)
 80013b0:	2208      	movs	r2, #8
 80013b2:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80013b4:	4b3a      	ldr	r3, [pc, #232]	; (80014a0 <MX_ADC3_Init+0x110>)
 80013b6:	2201      	movs	r2, #1
 80013b8:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013ba:	4b39      	ldr	r3, [pc, #228]	; (80014a0 <MX_ADC3_Init+0x110>)
 80013bc:	2204      	movs	r2, #4
 80013be:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80013c0:	4b37      	ldr	r3, [pc, #220]	; (80014a0 <MX_ADC3_Init+0x110>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = ENABLE;
 80013c6:	4b36      	ldr	r3, [pc, #216]	; (80014a0 <MX_ADC3_Init+0x110>)
 80013c8:	2201      	movs	r2, #1
 80013ca:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 4;
 80013cc:	4b34      	ldr	r3, [pc, #208]	; (80014a0 <MX_ADC3_Init+0x110>)
 80013ce:	2204      	movs	r2, #4
 80013d0:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80013d2:	4b33      	ldr	r3, [pc, #204]	; (80014a0 <MX_ADC3_Init+0x110>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013d8:	4b31      	ldr	r3, [pc, #196]	; (80014a0 <MX_ADC3_Init+0x110>)
 80013da:	2200      	movs	r2, #0
 80013dc:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013de:	4b30      	ldr	r3, [pc, #192]	; (80014a0 <MX_ADC3_Init+0x110>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80013e4:	4b2e      	ldr	r3, [pc, #184]	; (80014a0 <MX_ADC3_Init+0x110>)
 80013e6:	2203      	movs	r2, #3
 80013e8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80013ea:	4b2d      	ldr	r3, [pc, #180]	; (80014a0 <MX_ADC3_Init+0x110>)
 80013ec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80013f0:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80013f2:	4b2b      	ldr	r3, [pc, #172]	; (80014a0 <MX_ADC3_Init+0x110>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 80013f8:	4b29      	ldr	r3, [pc, #164]	; (80014a0 <MX_ADC3_Init+0x110>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001400:	4827      	ldr	r0, [pc, #156]	; (80014a0 <MX_ADC3_Init+0x110>)
 8001402:	f002 fd37 	bl	8003e74 <HAL_ADC_Init>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <MX_ADC3_Init+0x80>
  {
    Error_Handler();
 800140c:	f001 fb90 	bl	8002b30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001410:	4b25      	ldr	r3, [pc, #148]	; (80014a8 <MX_ADC3_Init+0x118>)
 8001412:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001414:	2306      	movs	r3, #6
 8001416:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 8001418:	2307      	movs	r3, #7
 800141a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800141c:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001420:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001422:	2304      	movs	r3, #4
 8001424:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001426:	2300      	movs	r3, #0
 8001428:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 800142a:	2300      	movs	r3, #0
 800142c:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800142e:	1d3b      	adds	r3, r7, #4
 8001430:	4619      	mov	r1, r3
 8001432:	481b      	ldr	r0, [pc, #108]	; (80014a0 <MX_ADC3_Init+0x110>)
 8001434:	f002 ffa2 	bl	800437c <HAL_ADC_ConfigChannel>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_ADC3_Init+0xb2>
  {
    Error_Handler();
 800143e:	f001 fb77 	bl	8002b30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001442:	4b1a      	ldr	r3, [pc, #104]	; (80014ac <MX_ADC3_Init+0x11c>)
 8001444:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001446:	230c      	movs	r3, #12
 8001448:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800144a:	1d3b      	adds	r3, r7, #4
 800144c:	4619      	mov	r1, r3
 800144e:	4814      	ldr	r0, [pc, #80]	; (80014a0 <MX_ADC3_Init+0x110>)
 8001450:	f002 ff94 	bl	800437c <HAL_ADC_ConfigChannel>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_ADC3_Init+0xce>
  {
    Error_Handler();
 800145a:	f001 fb69 	bl	8002b30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800145e:	2301      	movs	r3, #1
 8001460:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001462:	2312      	movs	r3, #18
 8001464:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001466:	1d3b      	adds	r3, r7, #4
 8001468:	4619      	mov	r1, r3
 800146a:	480d      	ldr	r0, [pc, #52]	; (80014a0 <MX_ADC3_Init+0x110>)
 800146c:	f002 ff86 	bl	800437c <HAL_ADC_ConfigChannel>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_ADC3_Init+0xea>
  {
    Error_Handler();
 8001476:	f001 fb5b 	bl	8002b30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800147a:	4b0d      	ldr	r3, [pc, #52]	; (80014b0 <MX_ADC3_Init+0x120>)
 800147c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800147e:	2318      	movs	r3, #24
 8001480:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001482:	1d3b      	adds	r3, r7, #4
 8001484:	4619      	mov	r1, r3
 8001486:	4806      	ldr	r0, [pc, #24]	; (80014a0 <MX_ADC3_Init+0x110>)
 8001488:	f002 ff78 	bl	800437c <HAL_ADC_ConfigChannel>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_ADC3_Init+0x106>
  {
    Error_Handler();
 8001492:	f001 fb4d 	bl	8002b30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001496:	bf00      	nop
 8001498:	3720      	adds	r7, #32
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	240001a0 	.word	0x240001a0
 80014a4:	58026000 	.word	0x58026000
 80014a8:	cb840000 	.word	0xcb840000
 80014ac:	cfb80000 	.word	0xcfb80000
 80014b0:	04300002 	.word	0x04300002

080014b4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b08a      	sub	sp, #40	; 0x28
 80014b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80014ba:	1d3b      	adds	r3, r7, #4
 80014bc:	2224      	movs	r2, #36	; 0x24
 80014be:	2100      	movs	r1, #0
 80014c0:	4618      	mov	r0, r3
 80014c2:	f014 febb 	bl	801623c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80014c6:	4b12      	ldr	r3, [pc, #72]	; (8001510 <MX_DAC1_Init+0x5c>)
 80014c8:	4a12      	ldr	r2, [pc, #72]	; (8001514 <MX_DAC1_Init+0x60>)
 80014ca:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80014cc:	4810      	ldr	r0, [pc, #64]	; (8001510 <MX_DAC1_Init+0x5c>)
 80014ce:	f003 ffb7 	bl	8005440 <HAL_DAC_Init>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80014d8:	f001 fb2a 	bl	8002b30 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80014dc:	2300      	movs	r3, #0
 80014de:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80014e0:	230a      	movs	r3, #10
 80014e2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80014e4:	2300      	movs	r3, #0
 80014e6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80014e8:	2301      	movs	r3, #1
 80014ea:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80014ec:	2300      	movs	r3, #0
 80014ee:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80014f0:	1d3b      	adds	r3, r7, #4
 80014f2:	2200      	movs	r2, #0
 80014f4:	4619      	mov	r1, r3
 80014f6:	4806      	ldr	r0, [pc, #24]	; (8001510 <MX_DAC1_Init+0x5c>)
 80014f8:	f004 f9d2 	bl	80058a0 <HAL_DAC_ConfigChannel>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8001502:	f001 fb15 	bl	8002b30 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001506:	bf00      	nop
 8001508:	3728      	adds	r7, #40	; 0x28
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	240002f4 	.word	0x240002f4
 8001514:	40007400 	.word	0x40007400

08001518 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800151c:	4b1c      	ldr	r3, [pc, #112]	; (8001590 <MX_I2C1_Init+0x78>)
 800151e:	4a1d      	ldr	r2, [pc, #116]	; (8001594 <MX_I2C1_Init+0x7c>)
 8001520:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0020081F;
 8001522:	4b1b      	ldr	r3, [pc, #108]	; (8001590 <MX_I2C1_Init+0x78>)
 8001524:	4a1c      	ldr	r2, [pc, #112]	; (8001598 <MX_I2C1_Init+0x80>)
 8001526:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001528:	4b19      	ldr	r3, [pc, #100]	; (8001590 <MX_I2C1_Init+0x78>)
 800152a:	2200      	movs	r2, #0
 800152c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800152e:	4b18      	ldr	r3, [pc, #96]	; (8001590 <MX_I2C1_Init+0x78>)
 8001530:	2201      	movs	r2, #1
 8001532:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001534:	4b16      	ldr	r3, [pc, #88]	; (8001590 <MX_I2C1_Init+0x78>)
 8001536:	2200      	movs	r2, #0
 8001538:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800153a:	4b15      	ldr	r3, [pc, #84]	; (8001590 <MX_I2C1_Init+0x78>)
 800153c:	2200      	movs	r2, #0
 800153e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001540:	4b13      	ldr	r3, [pc, #76]	; (8001590 <MX_I2C1_Init+0x78>)
 8001542:	2200      	movs	r2, #0
 8001544:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001546:	4b12      	ldr	r3, [pc, #72]	; (8001590 <MX_I2C1_Init+0x78>)
 8001548:	2200      	movs	r2, #0
 800154a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800154c:	4b10      	ldr	r3, [pc, #64]	; (8001590 <MX_I2C1_Init+0x78>)
 800154e:	2200      	movs	r2, #0
 8001550:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001552:	480f      	ldr	r0, [pc, #60]	; (8001590 <MX_I2C1_Init+0x78>)
 8001554:	f007 fb98 	bl	8008c88 <HAL_I2C_Init>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800155e:	f001 fae7 	bl	8002b30 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001562:	2100      	movs	r1, #0
 8001564:	480a      	ldr	r0, [pc, #40]	; (8001590 <MX_I2C1_Init+0x78>)
 8001566:	f008 f8df 	bl	8009728 <HAL_I2CEx_ConfigAnalogFilter>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001570:	f001 fade 	bl	8002b30 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001574:	2100      	movs	r1, #0
 8001576:	4806      	ldr	r0, [pc, #24]	; (8001590 <MX_I2C1_Init+0x78>)
 8001578:	f008 f921 	bl	80097be <HAL_I2CEx_ConfigDigitalFilter>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001582:	f001 fad5 	bl	8002b30 <Error_Handler>
  }

  /** I2C Enable Fast Mode Plus
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 8001586:	2001      	movs	r0, #1
 8001588:	f008 f966 	bl	8009858 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800158c:	bf00      	nop
 800158e:	bd80      	pop	{r7, pc}
 8001590:	24000380 	.word	0x24000380
 8001594:	40005400 	.word	0x40005400
 8001598:	0020081f 	.word	0x0020081f

0800159c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b086      	sub	sp, #24
 80015a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80015a2:	1d3b      	adds	r3, r7, #4
 80015a4:	2200      	movs	r2, #0
 80015a6:	601a      	str	r2, [r3, #0]
 80015a8:	605a      	str	r2, [r3, #4]
 80015aa:	609a      	str	r2, [r3, #8]
 80015ac:	60da      	str	r2, [r3, #12]
 80015ae:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80015b0:	2300      	movs	r3, #0
 80015b2:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80015b4:	4b26      	ldr	r3, [pc, #152]	; (8001650 <MX_RTC_Init+0xb4>)
 80015b6:	4a27      	ldr	r2, [pc, #156]	; (8001654 <MX_RTC_Init+0xb8>)
 80015b8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80015ba:	4b25      	ldr	r3, [pc, #148]	; (8001650 <MX_RTC_Init+0xb4>)
 80015bc:	2200      	movs	r2, #0
 80015be:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 32;
 80015c0:	4b23      	ldr	r3, [pc, #140]	; (8001650 <MX_RTC_Init+0xb4>)
 80015c2:	2220      	movs	r2, #32
 80015c4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 1024;
 80015c6:	4b22      	ldr	r3, [pc, #136]	; (8001650 <MX_RTC_Init+0xb4>)
 80015c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015cc:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80015ce:	4b20      	ldr	r3, [pc, #128]	; (8001650 <MX_RTC_Init+0xb4>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80015d4:	4b1e      	ldr	r3, [pc, #120]	; (8001650 <MX_RTC_Init+0xb4>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80015da:	4b1d      	ldr	r3, [pc, #116]	; (8001650 <MX_RTC_Init+0xb4>)
 80015dc:	2200      	movs	r2, #0
 80015de:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80015e0:	4b1b      	ldr	r3, [pc, #108]	; (8001650 <MX_RTC_Init+0xb4>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80015e6:	481a      	ldr	r0, [pc, #104]	; (8001650 <MX_RTC_Init+0xb4>)
 80015e8:	f00b feca 	bl	800d380 <HAL_RTC_Init>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 80015f2:	f001 fa9d 	bl	8002b30 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80015f6:	2300      	movs	r3, #0
 80015f8:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80015fa:	2300      	movs	r3, #0
 80015fc:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80015fe:	2300      	movs	r3, #0
 8001600:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001602:	2300      	movs	r3, #0
 8001604:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001606:	2300      	movs	r3, #0
 8001608:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800160a:	1d3b      	adds	r3, r7, #4
 800160c:	2201      	movs	r2, #1
 800160e:	4619      	mov	r1, r3
 8001610:	480f      	ldr	r0, [pc, #60]	; (8001650 <MX_RTC_Init+0xb4>)
 8001612:	f00b ff37 	bl	800d484 <HAL_RTC_SetTime>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 800161c:	f001 fa88 	bl	8002b30 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001620:	2301      	movs	r3, #1
 8001622:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001624:	2301      	movs	r3, #1
 8001626:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8001628:	2301      	movs	r3, #1
 800162a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 800162c:	2300      	movs	r3, #0
 800162e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001630:	463b      	mov	r3, r7
 8001632:	2201      	movs	r2, #1
 8001634:	4619      	mov	r1, r3
 8001636:	4806      	ldr	r0, [pc, #24]	; (8001650 <MX_RTC_Init+0xb4>)
 8001638:	f00c f81e 	bl	800d678 <HAL_RTC_SetDate>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <MX_RTC_Init+0xaa>
  {
    Error_Handler();
 8001642:	f001 fa75 	bl	8002b30 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001646:	bf00      	nop
 8001648:	3718      	adds	r7, #24
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	240003d4 	.word	0x240003d4
 8001654:	58004000 	.word	0x58004000

08001658 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800165c:	4b28      	ldr	r3, [pc, #160]	; (8001700 <MX_SPI1_Init+0xa8>)
 800165e:	4a29      	ldr	r2, [pc, #164]	; (8001704 <MX_SPI1_Init+0xac>)
 8001660:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001662:	4b27      	ldr	r3, [pc, #156]	; (8001700 <MX_SPI1_Init+0xa8>)
 8001664:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001668:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 800166a:	4b25      	ldr	r3, [pc, #148]	; (8001700 <MX_SPI1_Init+0xa8>)
 800166c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001670:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001672:	4b23      	ldr	r3, [pc, #140]	; (8001700 <MX_SPI1_Init+0xa8>)
 8001674:	220f      	movs	r2, #15
 8001676:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001678:	4b21      	ldr	r3, [pc, #132]	; (8001700 <MX_SPI1_Init+0xa8>)
 800167a:	2200      	movs	r2, #0
 800167c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800167e:	4b20      	ldr	r3, [pc, #128]	; (8001700 <MX_SPI1_Init+0xa8>)
 8001680:	2200      	movs	r2, #0
 8001682:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001684:	4b1e      	ldr	r3, [pc, #120]	; (8001700 <MX_SPI1_Init+0xa8>)
 8001686:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800168a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800168c:	4b1c      	ldr	r3, [pc, #112]	; (8001700 <MX_SPI1_Init+0xa8>)
 800168e:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 8001692:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001694:	4b1a      	ldr	r3, [pc, #104]	; (8001700 <MX_SPI1_Init+0xa8>)
 8001696:	2200      	movs	r2, #0
 8001698:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800169a:	4b19      	ldr	r3, [pc, #100]	; (8001700 <MX_SPI1_Init+0xa8>)
 800169c:	2200      	movs	r2, #0
 800169e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016a0:	4b17      	ldr	r3, [pc, #92]	; (8001700 <MX_SPI1_Init+0xa8>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 80016a6:	4b16      	ldr	r3, [pc, #88]	; (8001700 <MX_SPI1_Init+0xa8>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80016ac:	4b14      	ldr	r3, [pc, #80]	; (8001700 <MX_SPI1_Init+0xa8>)
 80016ae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80016b2:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80016b4:	4b12      	ldr	r3, [pc, #72]	; (8001700 <MX_SPI1_Init+0xa8>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80016ba:	4b11      	ldr	r3, [pc, #68]	; (8001700 <MX_SPI1_Init+0xa8>)
 80016bc:	2200      	movs	r2, #0
 80016be:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80016c0:	4b0f      	ldr	r3, [pc, #60]	; (8001700 <MX_SPI1_Init+0xa8>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80016c6:	4b0e      	ldr	r3, [pc, #56]	; (8001700 <MX_SPI1_Init+0xa8>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80016cc:	4b0c      	ldr	r3, [pc, #48]	; (8001700 <MX_SPI1_Init+0xa8>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80016d2:	4b0b      	ldr	r3, [pc, #44]	; (8001700 <MX_SPI1_Init+0xa8>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80016d8:	4b09      	ldr	r3, [pc, #36]	; (8001700 <MX_SPI1_Init+0xa8>)
 80016da:	2200      	movs	r2, #0
 80016dc:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80016de:	4b08      	ldr	r3, [pc, #32]	; (8001700 <MX_SPI1_Init+0xa8>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80016e4:	4b06      	ldr	r3, [pc, #24]	; (8001700 <MX_SPI1_Init+0xa8>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80016ea:	4805      	ldr	r0, [pc, #20]	; (8001700 <MX_SPI1_Init+0xa8>)
 80016ec:	f00c f96a 	bl	800d9c4 <HAL_SPI_Init>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 80016f6:	f001 fa1b 	bl	8002b30 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80016fa:	bf00      	nop
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	240003f8 	.word	0x240003f8
 8001704:	40013000 	.word	0x40013000

08001708 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800170c:	4b28      	ldr	r3, [pc, #160]	; (80017b0 <MX_SPI2_Init+0xa8>)
 800170e:	4a29      	ldr	r2, [pc, #164]	; (80017b4 <MX_SPI2_Init+0xac>)
 8001710:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001712:	4b27      	ldr	r3, [pc, #156]	; (80017b0 <MX_SPI2_Init+0xa8>)
 8001714:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001718:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 800171a:	4b25      	ldr	r3, [pc, #148]	; (80017b0 <MX_SPI2_Init+0xa8>)
 800171c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001720:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8001722:	4b23      	ldr	r3, [pc, #140]	; (80017b0 <MX_SPI2_Init+0xa8>)
 8001724:	220f      	movs	r2, #15
 8001726:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001728:	4b21      	ldr	r3, [pc, #132]	; (80017b0 <MX_SPI2_Init+0xa8>)
 800172a:	2200      	movs	r2, #0
 800172c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800172e:	4b20      	ldr	r3, [pc, #128]	; (80017b0 <MX_SPI2_Init+0xa8>)
 8001730:	2200      	movs	r2, #0
 8001732:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001734:	4b1e      	ldr	r3, [pc, #120]	; (80017b0 <MX_SPI2_Init+0xa8>)
 8001736:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800173a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800173c:	4b1c      	ldr	r3, [pc, #112]	; (80017b0 <MX_SPI2_Init+0xa8>)
 800173e:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 8001742:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001744:	4b1a      	ldr	r3, [pc, #104]	; (80017b0 <MX_SPI2_Init+0xa8>)
 8001746:	2200      	movs	r2, #0
 8001748:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800174a:	4b19      	ldr	r3, [pc, #100]	; (80017b0 <MX_SPI2_Init+0xa8>)
 800174c:	2200      	movs	r2, #0
 800174e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001750:	4b17      	ldr	r3, [pc, #92]	; (80017b0 <MX_SPI2_Init+0xa8>)
 8001752:	2200      	movs	r2, #0
 8001754:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001756:	4b16      	ldr	r3, [pc, #88]	; (80017b0 <MX_SPI2_Init+0xa8>)
 8001758:	2200      	movs	r2, #0
 800175a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800175c:	4b14      	ldr	r3, [pc, #80]	; (80017b0 <MX_SPI2_Init+0xa8>)
 800175e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001762:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001764:	4b12      	ldr	r3, [pc, #72]	; (80017b0 <MX_SPI2_Init+0xa8>)
 8001766:	2200      	movs	r2, #0
 8001768:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800176a:	4b11      	ldr	r3, [pc, #68]	; (80017b0 <MX_SPI2_Init+0xa8>)
 800176c:	2200      	movs	r2, #0
 800176e:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001770:	4b0f      	ldr	r3, [pc, #60]	; (80017b0 <MX_SPI2_Init+0xa8>)
 8001772:	2200      	movs	r2, #0
 8001774:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001776:	4b0e      	ldr	r3, [pc, #56]	; (80017b0 <MX_SPI2_Init+0xa8>)
 8001778:	2200      	movs	r2, #0
 800177a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800177c:	4b0c      	ldr	r3, [pc, #48]	; (80017b0 <MX_SPI2_Init+0xa8>)
 800177e:	2200      	movs	r2, #0
 8001780:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001782:	4b0b      	ldr	r3, [pc, #44]	; (80017b0 <MX_SPI2_Init+0xa8>)
 8001784:	2200      	movs	r2, #0
 8001786:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001788:	4b09      	ldr	r3, [pc, #36]	; (80017b0 <MX_SPI2_Init+0xa8>)
 800178a:	2200      	movs	r2, #0
 800178c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800178e:	4b08      	ldr	r3, [pc, #32]	; (80017b0 <MX_SPI2_Init+0xa8>)
 8001790:	2200      	movs	r2, #0
 8001792:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001794:	4b06      	ldr	r3, [pc, #24]	; (80017b0 <MX_SPI2_Init+0xa8>)
 8001796:	2200      	movs	r2, #0
 8001798:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800179a:	4805      	ldr	r0, [pc, #20]	; (80017b0 <MX_SPI2_Init+0xa8>)
 800179c:	f00c f912 	bl	800d9c4 <HAL_SPI_Init>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <MX_SPI2_Init+0xa2>
  {
    Error_Handler();
 80017a6:	f001 f9c3 	bl	8002b30 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80017aa:	bf00      	nop
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	24000480 	.word	0x24000480
 80017b4:	40003800 	.word	0x40003800

080017b8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b09a      	sub	sp, #104	; 0x68
 80017bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017be:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80017c2:	2200      	movs	r2, #0
 80017c4:	601a      	str	r2, [r3, #0]
 80017c6:	605a      	str	r2, [r3, #4]
 80017c8:	609a      	str	r2, [r3, #8]
 80017ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017cc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	605a      	str	r2, [r3, #4]
 80017d6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017d8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]
 80017e0:	605a      	str	r2, [r3, #4]
 80017e2:	609a      	str	r2, [r3, #8]
 80017e4:	60da      	str	r2, [r3, #12]
 80017e6:	611a      	str	r2, [r3, #16]
 80017e8:	615a      	str	r2, [r3, #20]
 80017ea:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80017ec:	1d3b      	adds	r3, r7, #4
 80017ee:	222c      	movs	r2, #44	; 0x2c
 80017f0:	2100      	movs	r1, #0
 80017f2:	4618      	mov	r0, r3
 80017f4:	f014 fd22 	bl	801623c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80017f8:	4b44      	ldr	r3, [pc, #272]	; (800190c <MX_TIM1_Init+0x154>)
 80017fa:	4a45      	ldr	r2, [pc, #276]	; (8001910 <MX_TIM1_Init+0x158>)
 80017fc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 50-1;
 80017fe:	4b43      	ldr	r3, [pc, #268]	; (800190c <MX_TIM1_Init+0x154>)
 8001800:	2231      	movs	r2, #49	; 0x31
 8001802:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001804:	4b41      	ldr	r3, [pc, #260]	; (800190c <MX_TIM1_Init+0x154>)
 8001806:	2200      	movs	r2, #0
 8001808:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 62500-1;
 800180a:	4b40      	ldr	r3, [pc, #256]	; (800190c <MX_TIM1_Init+0x154>)
 800180c:	f24f 4223 	movw	r2, #62499	; 0xf423
 8001810:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001812:	4b3e      	ldr	r3, [pc, #248]	; (800190c <MX_TIM1_Init+0x154>)
 8001814:	2200      	movs	r2, #0
 8001816:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001818:	4b3c      	ldr	r3, [pc, #240]	; (800190c <MX_TIM1_Init+0x154>)
 800181a:	2200      	movs	r2, #0
 800181c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800181e:	4b3b      	ldr	r3, [pc, #236]	; (800190c <MX_TIM1_Init+0x154>)
 8001820:	2200      	movs	r2, #0
 8001822:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001824:	4839      	ldr	r0, [pc, #228]	; (800190c <MX_TIM1_Init+0x154>)
 8001826:	f00c fd1e 	bl	800e266 <HAL_TIM_Base_Init>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001830:	f001 f97e 	bl	8002b30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001834:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001838:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800183a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800183e:	4619      	mov	r1, r3
 8001840:	4832      	ldr	r0, [pc, #200]	; (800190c <MX_TIM1_Init+0x154>)
 8001842:	f00d fb5d 	bl	800ef00 <HAL_TIM_ConfigClockSource>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800184c:	f001 f970 	bl	8002b30 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001850:	482e      	ldr	r0, [pc, #184]	; (800190c <MX_TIM1_Init+0x154>)
 8001852:	f00c ffc9 	bl	800e7e8 <HAL_TIM_PWM_Init>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800185c:	f001 f968 	bl	8002b30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001860:	2300      	movs	r3, #0
 8001862:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001864:	2300      	movs	r3, #0
 8001866:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001868:	2300      	movs	r3, #0
 800186a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800186c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001870:	4619      	mov	r1, r3
 8001872:	4826      	ldr	r0, [pc, #152]	; (800190c <MX_TIM1_Init+0x154>)
 8001874:	f00e f89a 	bl	800f9ac <HAL_TIMEx_MasterConfigSynchronization>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800187e:	f001 f957 	bl	8002b30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001882:	2360      	movs	r3, #96	; 0x60
 8001884:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 480-1;
 8001886:	f240 13df 	movw	r3, #479	; 0x1df
 800188a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800188c:	2300      	movs	r3, #0
 800188e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001890:	2300      	movs	r3, #0
 8001892:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001894:	2300      	movs	r3, #0
 8001896:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001898:	2300      	movs	r3, #0
 800189a:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800189c:	2300      	movs	r3, #0
 800189e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018a0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80018a4:	2200      	movs	r2, #0
 80018a6:	4619      	mov	r1, r3
 80018a8:	4818      	ldr	r0, [pc, #96]	; (800190c <MX_TIM1_Init+0x154>)
 80018aa:	f00d fa15 	bl	800ecd8 <HAL_TIM_PWM_ConfigChannel>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 80018b4:	f001 f93c 	bl	8002b30 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80018b8:	2300      	movs	r3, #0
 80018ba:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80018bc:	2300      	movs	r3, #0
 80018be:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80018c0:	2300      	movs	r3, #0
 80018c2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80018c4:	2300      	movs	r3, #0
 80018c6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80018c8:	2300      	movs	r3, #0
 80018ca:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80018cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018d0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80018d2:	2300      	movs	r3, #0
 80018d4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80018d6:	2300      	movs	r3, #0
 80018d8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80018da:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80018de:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80018e0:	2300      	movs	r3, #0
 80018e2:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80018e4:	2300      	movs	r3, #0
 80018e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80018e8:	1d3b      	adds	r3, r7, #4
 80018ea:	4619      	mov	r1, r3
 80018ec:	4807      	ldr	r0, [pc, #28]	; (800190c <MX_TIM1_Init+0x154>)
 80018ee:	f00e f8eb 	bl	800fac8 <HAL_TIMEx_ConfigBreakDeadTime>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d001      	beq.n	80018fc <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 80018f8:	f001 f91a 	bl	8002b30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80018fc:	4803      	ldr	r0, [pc, #12]	; (800190c <MX_TIM1_Init+0x154>)
 80018fe:	f001 fca5 	bl	800324c <HAL_TIM_MspPostInit>

}
 8001902:	bf00      	nop
 8001904:	3768      	adds	r7, #104	; 0x68
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	24000508 	.word	0x24000508
 8001910:	40010000 	.word	0x40010000

08001914 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b08e      	sub	sp, #56	; 0x38
 8001918:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800191a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800191e:	2200      	movs	r2, #0
 8001920:	601a      	str	r2, [r3, #0]
 8001922:	605a      	str	r2, [r3, #4]
 8001924:	609a      	str	r2, [r3, #8]
 8001926:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001928:	f107 031c 	add.w	r3, r7, #28
 800192c:	2200      	movs	r2, #0
 800192e:	601a      	str	r2, [r3, #0]
 8001930:	605a      	str	r2, [r3, #4]
 8001932:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001934:	463b      	mov	r3, r7
 8001936:	2200      	movs	r2, #0
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	605a      	str	r2, [r3, #4]
 800193c:	609a      	str	r2, [r3, #8]
 800193e:	60da      	str	r2, [r3, #12]
 8001940:	611a      	str	r2, [r3, #16]
 8001942:	615a      	str	r2, [r3, #20]
 8001944:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001946:	4b2d      	ldr	r3, [pc, #180]	; (80019fc <MX_TIM2_Init+0xe8>)
 8001948:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800194c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 50-1;
 800194e:	4b2b      	ldr	r3, [pc, #172]	; (80019fc <MX_TIM2_Init+0xe8>)
 8001950:	2231      	movs	r2, #49	; 0x31
 8001952:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001954:	4b29      	ldr	r3, [pc, #164]	; (80019fc <MX_TIM2_Init+0xe8>)
 8001956:	2200      	movs	r2, #0
 8001958:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3125-1;
 800195a:	4b28      	ldr	r3, [pc, #160]	; (80019fc <MX_TIM2_Init+0xe8>)
 800195c:	f640 4234 	movw	r2, #3124	; 0xc34
 8001960:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001962:	4b26      	ldr	r3, [pc, #152]	; (80019fc <MX_TIM2_Init+0xe8>)
 8001964:	2200      	movs	r2, #0
 8001966:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001968:	4b24      	ldr	r3, [pc, #144]	; (80019fc <MX_TIM2_Init+0xe8>)
 800196a:	2280      	movs	r2, #128	; 0x80
 800196c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800196e:	4823      	ldr	r0, [pc, #140]	; (80019fc <MX_TIM2_Init+0xe8>)
 8001970:	f00c fc79 	bl	800e266 <HAL_TIM_Base_Init>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800197a:	f001 f8d9 	bl	8002b30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800197e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001982:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001984:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001988:	4619      	mov	r1, r3
 800198a:	481c      	ldr	r0, [pc, #112]	; (80019fc <MX_TIM2_Init+0xe8>)
 800198c:	f00d fab8 	bl	800ef00 <HAL_TIM_ConfigClockSource>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001996:	f001 f8cb 	bl	8002b30 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800199a:	4818      	ldr	r0, [pc, #96]	; (80019fc <MX_TIM2_Init+0xe8>)
 800199c:	f00c ff24 	bl	800e7e8 <HAL_TIM_PWM_Init>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80019a6:	f001 f8c3 	bl	8002b30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80019aa:	2320      	movs	r3, #32
 80019ac:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019ae:	2300      	movs	r3, #0
 80019b0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019b2:	f107 031c 	add.w	r3, r7, #28
 80019b6:	4619      	mov	r1, r3
 80019b8:	4810      	ldr	r0, [pc, #64]	; (80019fc <MX_TIM2_Init+0xe8>)
 80019ba:	f00d fff7 	bl	800f9ac <HAL_TIMEx_MasterConfigSynchronization>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80019c4:	f001 f8b4 	bl	8002b30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019c8:	2360      	movs	r3, #96	; 0x60
 80019ca:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80019cc:	2300      	movs	r3, #0
 80019ce:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019d0:	2300      	movs	r3, #0
 80019d2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019d4:	2300      	movs	r3, #0
 80019d6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80019d8:	463b      	mov	r3, r7
 80019da:	220c      	movs	r2, #12
 80019dc:	4619      	mov	r1, r3
 80019de:	4807      	ldr	r0, [pc, #28]	; (80019fc <MX_TIM2_Init+0xe8>)
 80019e0:	f00d f97a 	bl	800ecd8 <HAL_TIM_PWM_ConfigChannel>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80019ea:	f001 f8a1 	bl	8002b30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80019ee:	4803      	ldr	r0, [pc, #12]	; (80019fc <MX_TIM2_Init+0xe8>)
 80019f0:	f001 fc2c 	bl	800324c <HAL_TIM_MspPostInit>

}
 80019f4:	bf00      	nop
 80019f6:	3738      	adds	r7, #56	; 0x38
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	24000554 	.word	0x24000554

08001a00 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b088      	sub	sp, #32
 8001a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a06:	f107 0310 	add.w	r3, r7, #16
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	601a      	str	r2, [r3, #0]
 8001a0e:	605a      	str	r2, [r3, #4]
 8001a10:	609a      	str	r2, [r3, #8]
 8001a12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a14:	1d3b      	adds	r3, r7, #4
 8001a16:	2200      	movs	r2, #0
 8001a18:	601a      	str	r2, [r3, #0]
 8001a1a:	605a      	str	r2, [r3, #4]
 8001a1c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a1e:	4b1d      	ldr	r3, [pc, #116]	; (8001a94 <MX_TIM3_Init+0x94>)
 8001a20:	4a1d      	ldr	r2, [pc, #116]	; (8001a98 <MX_TIM3_Init+0x98>)
 8001a22:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 8001a24:	4b1b      	ldr	r3, [pc, #108]	; (8001a94 <MX_TIM3_Init+0x94>)
 8001a26:	2263      	movs	r2, #99	; 0x63
 8001a28:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a2a:	4b1a      	ldr	r3, [pc, #104]	; (8001a94 <MX_TIM3_Init+0x94>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50000-1;
 8001a30:	4b18      	ldr	r3, [pc, #96]	; (8001a94 <MX_TIM3_Init+0x94>)
 8001a32:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8001a36:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a38:	4b16      	ldr	r3, [pc, #88]	; (8001a94 <MX_TIM3_Init+0x94>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a3e:	4b15      	ldr	r3, [pc, #84]	; (8001a94 <MX_TIM3_Init+0x94>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001a44:	4813      	ldr	r0, [pc, #76]	; (8001a94 <MX_TIM3_Init+0x94>)
 8001a46:	f00c fc0e 	bl	800e266 <HAL_TIM_Base_Init>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001a50:	f001 f86e 	bl	8002b30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a58:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001a5a:	f107 0310 	add.w	r3, r7, #16
 8001a5e:	4619      	mov	r1, r3
 8001a60:	480c      	ldr	r0, [pc, #48]	; (8001a94 <MX_TIM3_Init+0x94>)
 8001a62:	f00d fa4d 	bl	800ef00 <HAL_TIM_ConfigClockSource>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001a6c:	f001 f860 	bl	8002b30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a70:	2300      	movs	r3, #0
 8001a72:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a74:	2300      	movs	r3, #0
 8001a76:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a78:	1d3b      	adds	r3, r7, #4
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	4805      	ldr	r0, [pc, #20]	; (8001a94 <MX_TIM3_Init+0x94>)
 8001a7e:	f00d ff95 	bl	800f9ac <HAL_TIMEx_MasterConfigSynchronization>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d001      	beq.n	8001a8c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001a88:	f001 f852 	bl	8002b30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001a8c:	bf00      	nop
 8001a8e:	3720      	adds	r7, #32
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	240005a0 	.word	0x240005a0
 8001a98:	40000400 	.word	0x40000400

08001a9c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001aa0:	4b22      	ldr	r3, [pc, #136]	; (8001b2c <MX_USART1_UART_Init+0x90>)
 8001aa2:	4a23      	ldr	r2, [pc, #140]	; (8001b30 <MX_USART1_UART_Init+0x94>)
 8001aa4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 460800;
 8001aa6:	4b21      	ldr	r3, [pc, #132]	; (8001b2c <MX_USART1_UART_Init+0x90>)
 8001aa8:	f44f 22e1 	mov.w	r2, #460800	; 0x70800
 8001aac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001aae:	4b1f      	ldr	r3, [pc, #124]	; (8001b2c <MX_USART1_UART_Init+0x90>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ab4:	4b1d      	ldr	r3, [pc, #116]	; (8001b2c <MX_USART1_UART_Init+0x90>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001aba:	4b1c      	ldr	r3, [pc, #112]	; (8001b2c <MX_USART1_UART_Init+0x90>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ac0:	4b1a      	ldr	r3, [pc, #104]	; (8001b2c <MX_USART1_UART_Init+0x90>)
 8001ac2:	220c      	movs	r2, #12
 8001ac4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ac6:	4b19      	ldr	r3, [pc, #100]	; (8001b2c <MX_USART1_UART_Init+0x90>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001acc:	4b17      	ldr	r3, [pc, #92]	; (8001b2c <MX_USART1_UART_Init+0x90>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ad2:	4b16      	ldr	r3, [pc, #88]	; (8001b2c <MX_USART1_UART_Init+0x90>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ad8:	4b14      	ldr	r3, [pc, #80]	; (8001b2c <MX_USART1_UART_Init+0x90>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ade:	4b13      	ldr	r3, [pc, #76]	; (8001b2c <MX_USART1_UART_Init+0x90>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ae4:	4811      	ldr	r0, [pc, #68]	; (8001b2c <MX_USART1_UART_Init+0x90>)
 8001ae6:	f00e f88b 	bl	800fc00 <HAL_UART_Init>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001af0:	f001 f81e 	bl	8002b30 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001af4:	2100      	movs	r1, #0
 8001af6:	480d      	ldr	r0, [pc, #52]	; (8001b2c <MX_USART1_UART_Init+0x90>)
 8001af8:	f010 fe07 	bl	801270a <HAL_UARTEx_SetTxFifoThreshold>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d001      	beq.n	8001b06 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001b02:	f001 f815 	bl	8002b30 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b06:	2100      	movs	r1, #0
 8001b08:	4808      	ldr	r0, [pc, #32]	; (8001b2c <MX_USART1_UART_Init+0x90>)
 8001b0a:	f010 fe3c 	bl	8012786 <HAL_UARTEx_SetRxFifoThreshold>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001b14:	f001 f80c 	bl	8002b30 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001b18:	4804      	ldr	r0, [pc, #16]	; (8001b2c <MX_USART1_UART_Init+0x90>)
 8001b1a:	f010 fdbd 	bl	8012698 <HAL_UARTEx_DisableFifoMode>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001b24:	f001 f804 	bl	8002b30 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b28:	bf00      	nop
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	240005ec 	.word	0x240005ec
 8001b30:	40011000 	.word	0x40011000

08001b34 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b3a:	4b19      	ldr	r3, [pc, #100]	; (8001ba0 <MX_DMA_Init+0x6c>)
 8001b3c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001b40:	4a17      	ldr	r2, [pc, #92]	; (8001ba0 <MX_DMA_Init+0x6c>)
 8001b42:	f043 0301 	orr.w	r3, r3, #1
 8001b46:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001b4a:	4b15      	ldr	r3, [pc, #84]	; (8001ba0 <MX_DMA_Init+0x6c>)
 8001b4c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001b50:	f003 0301 	and.w	r3, r3, #1
 8001b54:	607b      	str	r3, [r7, #4]
 8001b56:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8001b58:	2200      	movs	r2, #0
 8001b5a:	2105      	movs	r1, #5
 8001b5c:	200b      	movs	r0, #11
 8001b5e:	f003 fc47 	bl	80053f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001b62:	200b      	movs	r0, #11
 8001b64:	f003 fc5e 	bl	8005424 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001b68:	2200      	movs	r2, #0
 8001b6a:	2105      	movs	r1, #5
 8001b6c:	200c      	movs	r0, #12
 8001b6e:	f003 fc3f 	bl	80053f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001b72:	200c      	movs	r0, #12
 8001b74:	f003 fc56 	bl	8005424 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8001b78:	2200      	movs	r2, #0
 8001b7a:	2105      	movs	r1, #5
 8001b7c:	200d      	movs	r0, #13
 8001b7e:	f003 fc37 	bl	80053f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001b82:	200d      	movs	r0, #13
 8001b84:	f003 fc4e 	bl	8005424 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001b88:	2200      	movs	r2, #0
 8001b8a:	2105      	movs	r1, #5
 8001b8c:	2010      	movs	r0, #16
 8001b8e:	f003 fc2f 	bl	80053f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001b92:	2010      	movs	r0, #16
 8001b94:	f003 fc46 	bl	8005424 <HAL_NVIC_EnableIRQ>

}
 8001b98:	bf00      	nop
 8001b9a:	3708      	adds	r7, #8
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	58024400 	.word	0x58024400

08001ba4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b08a      	sub	sp, #40	; 0x28
 8001ba8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001baa:	f107 0314 	add.w	r3, r7, #20
 8001bae:	2200      	movs	r2, #0
 8001bb0:	601a      	str	r2, [r3, #0]
 8001bb2:	605a      	str	r2, [r3, #4]
 8001bb4:	609a      	str	r2, [r3, #8]
 8001bb6:	60da      	str	r2, [r3, #12]
 8001bb8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bba:	4b34      	ldr	r3, [pc, #208]	; (8001c8c <MX_GPIO_Init+0xe8>)
 8001bbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001bc0:	4a32      	ldr	r2, [pc, #200]	; (8001c8c <MX_GPIO_Init+0xe8>)
 8001bc2:	f043 0304 	orr.w	r3, r3, #4
 8001bc6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001bca:	4b30      	ldr	r3, [pc, #192]	; (8001c8c <MX_GPIO_Init+0xe8>)
 8001bcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001bd0:	f003 0304 	and.w	r3, r3, #4
 8001bd4:	613b      	str	r3, [r7, #16]
 8001bd6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bd8:	4b2c      	ldr	r3, [pc, #176]	; (8001c8c <MX_GPIO_Init+0xe8>)
 8001bda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001bde:	4a2b      	ldr	r2, [pc, #172]	; (8001c8c <MX_GPIO_Init+0xe8>)
 8001be0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001be4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001be8:	4b28      	ldr	r3, [pc, #160]	; (8001c8c <MX_GPIO_Init+0xe8>)
 8001bea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001bee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bf2:	60fb      	str	r3, [r7, #12]
 8001bf4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bf6:	4b25      	ldr	r3, [pc, #148]	; (8001c8c <MX_GPIO_Init+0xe8>)
 8001bf8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001bfc:	4a23      	ldr	r2, [pc, #140]	; (8001c8c <MX_GPIO_Init+0xe8>)
 8001bfe:	f043 0301 	orr.w	r3, r3, #1
 8001c02:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001c06:	4b21      	ldr	r3, [pc, #132]	; (8001c8c <MX_GPIO_Init+0xe8>)
 8001c08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c0c:	f003 0301 	and.w	r3, r3, #1
 8001c10:	60bb      	str	r3, [r7, #8]
 8001c12:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c14:	4b1d      	ldr	r3, [pc, #116]	; (8001c8c <MX_GPIO_Init+0xe8>)
 8001c16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c1a:	4a1c      	ldr	r2, [pc, #112]	; (8001c8c <MX_GPIO_Init+0xe8>)
 8001c1c:	f043 0302 	orr.w	r3, r3, #2
 8001c20:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001c24:	4b19      	ldr	r3, [pc, #100]	; (8001c8c <MX_GPIO_Init+0xe8>)
 8001c26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001c2a:	f003 0302 	and.w	r3, r3, #2
 8001c2e:	607b      	str	r3, [r7, #4]
 8001c30:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8001c32:	2200      	movs	r2, #0
 8001c34:	f44f 511f 	mov.w	r1, #10176	; 0x27c0
 8001c38:	4815      	ldr	r0, [pc, #84]	; (8001c90 <MX_GPIO_Init+0xec>)
 8001c3a:	f007 f80b 	bl	8008c54 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8001c3e:	2200      	movs	r2, #0
 8001c40:	2164      	movs	r1, #100	; 0x64
 8001c42:	4814      	ldr	r0, [pc, #80]	; (8001c94 <MX_GPIO_Init+0xf0>)
 8001c44:	f007 f806 	bl	8008c54 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC6 PC7 PC8
                           PC9 PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8001c48:	f44f 531f 	mov.w	r3, #10176	; 0x27c0
 8001c4c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001c52:	2302      	movs	r3, #2
 8001c54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c56:	2300      	movs	r3, #0
 8001c58:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c5a:	f107 0314 	add.w	r3, r7, #20
 8001c5e:	4619      	mov	r1, r3
 8001c60:	480b      	ldr	r0, [pc, #44]	; (8001c90 <MX_GPIO_Init+0xec>)
 8001c62:	f006 fe2f 	bl	80088c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8001c66:	2364      	movs	r3, #100	; 0x64
 8001c68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001c6e:	2302      	movs	r3, #2
 8001c70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c72:	2300      	movs	r3, #0
 8001c74:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c76:	f107 0314 	add.w	r3, r7, #20
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	4805      	ldr	r0, [pc, #20]	; (8001c94 <MX_GPIO_Init+0xf0>)
 8001c7e:	f006 fe21 	bl	80088c4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001c82:	bf00      	nop
 8001c84:	3728      	adds	r7, #40	; 0x28
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	58024400 	.word	0x58024400
 8001c90:	58020800 	.word	0x58020800
 8001c94:	58020400 	.word	0x58020400

08001c98 <poll_i2c_sensor>:
 * and reads the temperature value.
 *
 * @param TEMP_ADDR The I2C address of the temperature sensor.
 * @return The temperature reading from the sensor, or an error code.
 */
int16_t poll_i2c_sensor(const uint8_t TEMP_ADDR) {
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b086      	sub	sp, #24
 8001c9c:	af02      	add	r7, sp, #8
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	71fb      	strb	r3, [r7, #7]
	int16_t output;
	uint8_t buf[2];
	HAL_StatusTypeDef ret;
	buf[0] = REG_TEMP;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	723b      	strb	r3, [r7, #8]
	ret = HAL_I2C_Master_Transmit(&hi2c1, TEMP_ADDR, buf, 1, 1000);
 8001ca6:	79fb      	ldrb	r3, [r7, #7]
 8001ca8:	b299      	uxth	r1, r3
 8001caa:	f107 0208 	add.w	r2, r7, #8
 8001cae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cb2:	9300      	str	r3, [sp, #0]
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	4817      	ldr	r0, [pc, #92]	; (8001d14 <poll_i2c_sensor+0x7c>)
 8001cb8:	f007 f882 	bl	8008dc0 <HAL_I2C_Master_Transmit>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	737b      	strb	r3, [r7, #13]
	if (ret != HAL_OK) {
 8001cc0:	7b7b      	ldrb	r3, [r7, #13]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d003      	beq.n	8001cce <poll_i2c_sensor+0x36>
		printf("I2C TX Error\n");
 8001cc6:	4814      	ldr	r0, [pc, #80]	; (8001d18 <poll_i2c_sensor+0x80>)
 8001cc8:	f014 fc0e 	bl	80164e8 <puts>
 8001ccc:	e01c      	b.n	8001d08 <poll_i2c_sensor+0x70>
	} else {
		/* Read 2 bytes from the temperature register */
		ret = HAL_I2C_Master_Receive(&hi2c1, TEMP_ADDR, buf, 2, 1000);
 8001cce:	79fb      	ldrb	r3, [r7, #7]
 8001cd0:	b299      	uxth	r1, r3
 8001cd2:	f107 0208 	add.w	r2, r7, #8
 8001cd6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cda:	9300      	str	r3, [sp, #0]
 8001cdc:	2302      	movs	r3, #2
 8001cde:	480d      	ldr	r0, [pc, #52]	; (8001d14 <poll_i2c_sensor+0x7c>)
 8001ce0:	f007 f986 	bl	8008ff0 <HAL_I2C_Master_Receive>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	737b      	strb	r3, [r7, #13]
		if (ret != HAL_OK) {
 8001ce8:	7b7b      	ldrb	r3, [r7, #13]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d003      	beq.n	8001cf6 <poll_i2c_sensor+0x5e>
			printf("I2C RX Error\n");
 8001cee:	480b      	ldr	r0, [pc, #44]	; (8001d1c <poll_i2c_sensor+0x84>)
 8001cf0:	f014 fbfa 	bl	80164e8 <puts>
 8001cf4:	e008      	b.n	8001d08 <poll_i2c_sensor+0x70>
		} else {
			output = (int16_t) (buf[0] << 8);
 8001cf6:	7a3b      	ldrb	r3, [r7, #8]
 8001cf8:	021b      	lsls	r3, r3, #8
 8001cfa:	81fb      	strh	r3, [r7, #14]
			output = (output | buf[1]) >> 3;
 8001cfc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001d00:	7a7a      	ldrb	r2, [r7, #9]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	10db      	asrs	r3, r3, #3
 8001d06:	81fb      	strh	r3, [r7, #14]
		}
	}
	return output;
 8001d08:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	3710      	adds	r7, #16
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	24000380 	.word	0x24000380
 8001d18:	08016e9c 	.word	0x08016e9c
 8001d1c:	08016eac 	.word	0x08016eac

08001d20 <receive_pmt_spi>:
 *
 * @param spi_handle The handle to the SPI device.
 * @param buffer The buffer to store the received data.
 */
void receive_pmt_spi(uint8_t *buffer)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
	uint8_t spi_raw_data[2];
	uint8_t spi_MSB;
	uint8_t spi_LSB;

	HAL_SPI_Receive(&hspi1, (uint8_t*) spi_raw_data, 1, 1);
 8001d28:	f107 010c 	add.w	r1, r7, #12
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	2201      	movs	r2, #1
 8001d30:	480c      	ldr	r0, [pc, #48]	; (8001d64 <receive_pmt_spi+0x44>)
 8001d32:	f00b ff6b 	bl	800dc0c <HAL_SPI_Receive>

	spi_LSB = ((spi_raw_data[0] & 0xFF00) >> 8);
 8001d36:	2300      	movs	r3, #0
 8001d38:	73fb      	strb	r3, [r7, #15]
	spi_MSB = (spi_raw_data[1] & 0xFF);
 8001d3a:	7b7b      	ldrb	r3, [r7, #13]
 8001d3c:	73bb      	strb	r3, [r7, #14]

	hspi1.Instance->CR1 |= 1 << 10;
 8001d3e:	4b09      	ldr	r3, [pc, #36]	; (8001d64 <receive_pmt_spi+0x44>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	4b07      	ldr	r3, [pc, #28]	; (8001d64 <receive_pmt_spi+0x44>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001d4c:	601a      	str	r2, [r3, #0]

	buffer[0] = spi_MSB;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	7bba      	ldrb	r2, [r7, #14]
 8001d52:	701a      	strb	r2, [r3, #0]
	buffer[1] = spi_LSB;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	3301      	adds	r3, #1
 8001d58:	7bfa      	ldrb	r2, [r7, #15]
 8001d5a:	701a      	strb	r2, [r3, #0]
}
 8001d5c:	bf00      	nop
 8001d5e:	3710      	adds	r7, #16
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	240003f8 	.word	0x240003f8

08001d68 <receive_erpa_spi>:
 *
 * @param spi_handle The handle to the SPI device.
 * @param buffer The buffer to store the received data.
 */
void receive_erpa_spi(uint8_t *buffer)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b084      	sub	sp, #16
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
	uint8_t spi_raw_data[2];
	uint8_t spi_MSB;
	uint8_t spi_LSB;

	HAL_SPI_Receive(&hspi2, (uint8_t*) spi_raw_data, 1, 100);
 8001d70:	f107 010c 	add.w	r1, r7, #12
 8001d74:	2364      	movs	r3, #100	; 0x64
 8001d76:	2201      	movs	r2, #1
 8001d78:	480c      	ldr	r0, [pc, #48]	; (8001dac <receive_erpa_spi+0x44>)
 8001d7a:	f00b ff47 	bl	800dc0c <HAL_SPI_Receive>

	spi_LSB = ((spi_raw_data[0] & 0xFF00) >> 8);
 8001d7e:	2300      	movs	r3, #0
 8001d80:	73fb      	strb	r3, [r7, #15]
	spi_MSB = (spi_raw_data[1] & 0xFF);
 8001d82:	7b7b      	ldrb	r3, [r7, #13]
 8001d84:	73bb      	strb	r3, [r7, #14]

	hspi2.Instance->CR1 |= 1 << 10;
 8001d86:	4b09      	ldr	r3, [pc, #36]	; (8001dac <receive_erpa_spi+0x44>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	4b07      	ldr	r3, [pc, #28]	; (8001dac <receive_erpa_spi+0x44>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001d94:	601a      	str	r2, [r3, #0]

	buffer[0] = spi_MSB;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	7bba      	ldrb	r2, [r7, #14]
 8001d9a:	701a      	strb	r2, [r3, #0]
	buffer[1] = spi_LSB;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	7bfa      	ldrb	r2, [r7, #15]
 8001da2:	701a      	strb	r2, [r3, #0]
}
 8001da4:	bf00      	nop
 8001da6:	3710      	adds	r7, #16
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	24000480 	.word	0x24000480

08001db0 <receive_erpa_adc>:
 * in the provided buffer.
 *
 * @param buffer The buffer to store the received ADC data.
 */
void receive_erpa_adc(uint16_t *buffer)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b085      	sub	sp, #20
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
	uint16_t PC4 = ADC1_raw_data[1];	// SWPmon --
 8001db8:	4b09      	ldr	r3, [pc, #36]	; (8001de0 <receive_erpa_adc+0x30>)
 8001dba:	885b      	ldrh	r3, [r3, #2]
 8001dbc:	81fb      	strh	r3, [r7, #14]
	uint16_t PB0 = ADC1_raw_data[5]; 	// TEMP1 -- verified doesn't need to change
 8001dbe:	4b08      	ldr	r3, [pc, #32]	; (8001de0 <receive_erpa_adc+0x30>)
 8001dc0:	895b      	ldrh	r3, [r3, #10]
 8001dc2:	81bb      	strh	r3, [r7, #12]

	buffer[0] = PC4;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	89fa      	ldrh	r2, [r7, #14]
 8001dc8:	801a      	strh	r2, [r3, #0]
	buffer[1] = PB0;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	3302      	adds	r3, #2
 8001dce:	89ba      	ldrh	r2, [r7, #12]
 8001dd0:	801a      	strh	r2, [r3, #0]
}
 8001dd2:	bf00      	nop
 8001dd4:	3714      	adds	r7, #20
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	24000c60 	.word	0x24000c60

08001de4 <receive_hk_i2c>:
 * This function polls multiple I2C sensors and stores the results in the provided buffer.
 *
 * @param buffer The buffer to store the received I2C sensor data.
 */
void receive_hk_i2c(int16_t *buffer)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b084      	sub	sp, #16
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
	int16_t output1 = poll_i2c_sensor(ADT7410_1);
 8001dec:	2390      	movs	r3, #144	; 0x90
 8001dee:	4618      	mov	r0, r3
 8001df0:	f7ff ff52 	bl	8001c98 <poll_i2c_sensor>
 8001df4:	4603      	mov	r3, r0
 8001df6:	81fb      	strh	r3, [r7, #14]
	int16_t output2 = poll_i2c_sensor(ADT7410_2);
 8001df8:	2394      	movs	r3, #148	; 0x94
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f7ff ff4c 	bl	8001c98 <poll_i2c_sensor>
 8001e00:	4603      	mov	r3, r0
 8001e02:	81bb      	strh	r3, [r7, #12]
	int16_t output3 = poll_i2c_sensor(ADT7410_3);
 8001e04:	2392      	movs	r3, #146	; 0x92
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7ff ff46 	bl	8001c98 <poll_i2c_sensor>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	817b      	strh	r3, [r7, #10]
	int16_t output4 = poll_i2c_sensor(ADT7410_4);
 8001e10:	2396      	movs	r3, #150	; 0x96
 8001e12:	4618      	mov	r0, r3
 8001e14:	f7ff ff40 	bl	8001c98 <poll_i2c_sensor>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	813b      	strh	r3, [r7, #8]

	buffer[0] = output1;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	89fa      	ldrh	r2, [r7, #14]
 8001e20:	801a      	strh	r2, [r3, #0]
	buffer[1] = output2;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	3302      	adds	r3, #2
 8001e26:	89ba      	ldrh	r2, [r7, #12]
 8001e28:	801a      	strh	r2, [r3, #0]
	buffer[2] = output3;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	3304      	adds	r3, #4
 8001e2e:	897a      	ldrh	r2, [r7, #10]
 8001e30:	801a      	strh	r2, [r3, #0]
	buffer[3] = output4;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	3306      	adds	r3, #6
 8001e36:	893a      	ldrh	r2, [r7, #8]
 8001e38:	801a      	strh	r2, [r3, #0]
}
 8001e3a:	bf00      	nop
 8001e3c:	3710      	adds	r7, #16
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
	...

08001e44 <receive_hk_adc1>:
 * This function retrieves multiple ADC1 sensor data and stores the results in the provided buffer.
 *
 * @param buffer The buffer to store the received ADC1 sensor data.
 */
void receive_hk_adc1(uint16_t *buffer)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b089      	sub	sp, #36	; 0x24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
	uint16_t PA1 = ADC1_raw_data[10];	// BUSVmon -- verified doesn't need to change
 8001e4c:	4b21      	ldr	r3, [pc, #132]	; (8001ed4 <receive_hk_adc1+0x90>)
 8001e4e:	8a9b      	ldrh	r3, [r3, #20]
 8001e50:	83fb      	strh	r3, [r7, #30]
	uint16_t PA2 = ADC1_raw_data[8];	// BUSImon -- verified doesn't need to change
 8001e52:	4b20      	ldr	r3, [pc, #128]	; (8001ed4 <receive_hk_adc1+0x90>)
 8001e54:	8a1b      	ldrh	r3, [r3, #16]
 8001e56:	83bb      	strh	r3, [r7, #28]
	uint16_t PC0 = ADC1_raw_data[6];	// 2v5mon -- verified doesn't need to change
 8001e58:	4b1e      	ldr	r3, [pc, #120]	; (8001ed4 <receive_hk_adc1+0x90>)
 8001e5a:	899b      	ldrh	r3, [r3, #12]
 8001e5c:	837b      	strh	r3, [r7, #26]
	uint16_t PA3 = ADC1_raw_data[9];	// n3v3mon --
 8001e5e:	4b1d      	ldr	r3, [pc, #116]	; (8001ed4 <receive_hk_adc1+0x90>)
 8001e60:	8a5b      	ldrh	r3, [r3, #18]
 8001e62:	833b      	strh	r3, [r7, #24]
	uint16_t PB1 = ADC1_raw_data[2];	// n200v -- verified doesn't need to change
 8001e64:	4b1b      	ldr	r3, [pc, #108]	; (8001ed4 <receive_hk_adc1+0x90>)
 8001e66:	889b      	ldrh	r3, [r3, #4]
 8001e68:	82fb      	strh	r3, [r7, #22]
	uint16_t PA7 = ADC1_raw_data[3];	// n800v --
 8001e6a:	4b1a      	ldr	r3, [pc, #104]	; (8001ed4 <receive_hk_adc1+0x90>)
 8001e6c:	88db      	ldrh	r3, [r3, #6]
 8001e6e:	82bb      	strh	r3, [r7, #20]
	uint16_t PC1 = ADC1_raw_data[7];	// 5vmon --
 8001e70:	4b18      	ldr	r3, [pc, #96]	; (8001ed4 <receive_hk_adc1+0x90>)
 8001e72:	89db      	ldrh	r3, [r3, #14]
 8001e74:	827b      	strh	r3, [r7, #18]
	uint16_t PC5 = ADC1_raw_data[4];	// 15vmon -- verified doesn't need to change
 8001e76:	4b17      	ldr	r3, [pc, #92]	; (8001ed4 <receive_hk_adc1+0x90>)
 8001e78:	891b      	ldrh	r3, [r3, #8]
 8001e7a:	823b      	strh	r3, [r7, #16]
	uint16_t PA6 = ADC1_raw_data[0];	// 5vrefmon --
 8001e7c:	4b15      	ldr	r3, [pc, #84]	; (8001ed4 <receive_hk_adc1+0x90>)
 8001e7e:	881b      	ldrh	r3, [r3, #0]
 8001e80:	81fb      	strh	r3, [r7, #14]

	buffer[0] = PA1;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	8bfa      	ldrh	r2, [r7, #30]
 8001e86:	801a      	strh	r2, [r3, #0]
	buffer[1] = PA2;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	3302      	adds	r3, #2
 8001e8c:	8bba      	ldrh	r2, [r7, #28]
 8001e8e:	801a      	strh	r2, [r3, #0]
	buffer[2] = PC0;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	3304      	adds	r3, #4
 8001e94:	8b7a      	ldrh	r2, [r7, #26]
 8001e96:	801a      	strh	r2, [r3, #0]
	buffer[3] = PA3;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	3306      	adds	r3, #6
 8001e9c:	8b3a      	ldrh	r2, [r7, #24]
 8001e9e:	801a      	strh	r2, [r3, #0]
	buffer[4] = PB1;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	3308      	adds	r3, #8
 8001ea4:	8afa      	ldrh	r2, [r7, #22]
 8001ea6:	801a      	strh	r2, [r3, #0]
	buffer[5] = PA7;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	330a      	adds	r3, #10
 8001eac:	8aba      	ldrh	r2, [r7, #20]
 8001eae:	801a      	strh	r2, [r3, #0]
	buffer[6] = PC1;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	330c      	adds	r3, #12
 8001eb4:	8a7a      	ldrh	r2, [r7, #18]
 8001eb6:	801a      	strh	r2, [r3, #0]
	buffer[7] = PC5;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	330e      	adds	r3, #14
 8001ebc:	8a3a      	ldrh	r2, [r7, #16]
 8001ebe:	801a      	strh	r2, [r3, #0]
	buffer[8] = PA6;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	3310      	adds	r3, #16
 8001ec4:	89fa      	ldrh	r2, [r7, #14]
 8001ec6:	801a      	strh	r2, [r3, #0]
}
 8001ec8:	bf00      	nop
 8001eca:	3724      	adds	r7, #36	; 0x24
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr
 8001ed4:	24000c60 	.word	0x24000c60

08001ed8 <receive_hk_adc3>:
 * This function retrieves specific ADC3 sensor data and stores the results in the provided buffer.
 *
 * @param buffer The buffer to store the received ADC3 sensor data.
 */
void receive_hk_adc3(uint16_t *buffer)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b085      	sub	sp, #20
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
	uint16_t vrefint = ADC3_raw_data[0];
 8001ee0:	4b10      	ldr	r3, [pc, #64]	; (8001f24 <receive_hk_adc3+0x4c>)
 8001ee2:	881b      	ldrh	r3, [r3, #0]
 8001ee4:	81fb      	strh	r3, [r7, #14]
	uint16_t vsense = ADC3_raw_data[1];
 8001ee6:	4b0f      	ldr	r3, [pc, #60]	; (8001f24 <receive_hk_adc3+0x4c>)
 8001ee8:	885b      	ldrh	r3, [r3, #2]
 8001eea:	81bb      	strh	r3, [r7, #12]
	uint16_t PC2 = ADC3_raw_data[2]; 		// n5vmon --
 8001eec:	4b0d      	ldr	r3, [pc, #52]	; (8001f24 <receive_hk_adc3+0x4c>)
 8001eee:	889b      	ldrh	r3, [r3, #4]
 8001ef0:	817b      	strh	r3, [r7, #10]
	uint16_t PC3 = ADC3_raw_data[3];		// 3v3mon --
 8001ef2:	4b0c      	ldr	r3, [pc, #48]	; (8001f24 <receive_hk_adc3+0x4c>)
 8001ef4:	88db      	ldrh	r3, [r3, #6]
 8001ef6:	813b      	strh	r3, [r7, #8]

	buffer[0] = vrefint;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	89fa      	ldrh	r2, [r7, #14]
 8001efc:	801a      	strh	r2, [r3, #0]
	buffer[1] = vsense;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	3302      	adds	r3, #2
 8001f02:	89ba      	ldrh	r2, [r7, #12]
 8001f04:	801a      	strh	r2, [r3, #0]
	buffer[2] = PC2;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	3304      	adds	r3, #4
 8001f0a:	897a      	ldrh	r2, [r7, #10]
 8001f0c:	801a      	strh	r2, [r3, #0]
	buffer[3] = PC3;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	3306      	adds	r3, #6
 8001f12:	893a      	ldrh	r2, [r7, #8]
 8001f14:	801a      	strh	r2, [r3, #0]
}
 8001f16:	bf00      	nop
 8001f18:	3714      	adds	r7, #20
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	24000c80 	.word	0x24000c80

08001f28 <HAL_UART_TxCpltCallback>:

// *********************************************************************************************************** HELPER FUNCTIONS
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
	tx_flag = 1;
 8001f30:	4b04      	ldr	r3, [pc, #16]	; (8001f44 <HAL_UART_TxCpltCallback+0x1c>)
 8001f32:	2201      	movs	r2, #1
 8001f34:	601a      	str	r2, [r3, #0]
}
 8001f36:	bf00      	nop
 8001f38:	370c      	adds	r7, #12
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop
 8001f44:	24000000 	.word	0x24000000

08001f48 <create_packet>:

packet_t create_packet(const uint8_t* data, uint16_t size) {
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b086      	sub	sp, #24
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	60f8      	str	r0, [r7, #12]
 8001f50:	60b9      	str	r1, [r7, #8]
 8001f52:	4613      	mov	r3, r2
 8001f54:	80fb      	strh	r3, [r7, #6]
    packet_t packet;
    packet.array = (uint8_t*)malloc(size * sizeof(uint8_t)); // Allocate memory
 8001f56:	88fb      	ldrh	r3, [r7, #6]
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f014 f951 	bl	8016200 <malloc>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	613b      	str	r3, [r7, #16]
    if (packet.array == NULL) {
        // Memory allocation failed
        // Handle the error accordingly (e.g., return an error code or terminate the program)
    }
    memcpy(packet.array, data, size); // Copy the data into the packet array
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	88fa      	ldrh	r2, [r7, #6]
 8001f66:	68b9      	ldr	r1, [r7, #8]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f014 f959 	bl	8016220 <memcpy>
    packet.size = size;
 8001f6e:	88fb      	ldrh	r3, [r7, #6]
 8001f70:	82bb      	strh	r3, [r7, #20]
    return packet;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	461a      	mov	r2, r3
 8001f76:	f107 0310 	add.w	r3, r7, #16
 8001f7a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001f7e:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8001f82:	68f8      	ldr	r0, [r7, #12]
 8001f84:	3718      	adds	r7, #24
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
	...

08001f8c <handshake>:

int handshake()
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b090      	sub	sp, #64	; 0x40
 8001f90:	af00      	add	r7, sp, #0
	uint8_t tx_buffer[5];
	uint8_t rx_buffer[9];
	uint8_t key;
	int allowed_tries = 10;
 8001f92:	230a      	movs	r3, #10
 8001f94:	63bb      	str	r3, [r7, #56]	; 0x38

	// Wait for 0xFF to be received
	do
	{
		HAL_UART_Receive(&huart1, rx_buffer, 9, 100);
 8001f96:	f107 011c 	add.w	r1, r7, #28
 8001f9a:	2364      	movs	r3, #100	; 0x64
 8001f9c:	2209      	movs	r2, #9
 8001f9e:	4840      	ldr	r0, [pc, #256]	; (80020a0 <handshake+0x114>)
 8001fa0:	f00d ff0c 	bl	800fdbc <HAL_UART_Receive>
		key = rx_buffer[0];
 8001fa4:	7f3b      	ldrb	r3, [r7, #28]
 8001fa6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	}while(key != 0xFF);
 8001faa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001fae:	2bff      	cmp	r3, #255	; 0xff
 8001fb0:	d1f1      	bne.n	8001f96 <handshake+0xa>
	//    [0]     [1]     [2]     [3]     [4]     [5]     [6]     [7]     [8]
	//    0xFF    Year   Month    Day     Hour   Minute  Second  ms MSB  ms LSB

	RTC_DateTypeDef dateStruct;
	RTC_TimeTypeDef timeStruct;
	uint8_t year = rx_buffer[1];
 8001fb2:	7f7b      	ldrb	r3, [r7, #29]
 8001fb4:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	uint8_t month = rx_buffer[2];
 8001fb8:	7fbb      	ldrb	r3, [r7, #30]
 8001fba:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	uint8_t day = rx_buffer[3];
 8001fbe:	7ffb      	ldrb	r3, [r7, #31]
 8001fc0:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	uint8_t hour = rx_buffer[4];
 8001fc4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001fc8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	uint8_t minute = rx_buffer[5];
 8001fcc:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001fd0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint8_t second = rx_buffer[6];
 8001fd4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001fd8:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	uint16_t milliseconds = (rx_buffer[7] << 8) | rx_buffer[8]; // Combine MSB and LSB for milliseconds
 8001fdc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001fe0:	021b      	lsls	r3, r3, #8
 8001fe2:	b21a      	sxth	r2, r3
 8001fe4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001fe8:	b21b      	sxth	r3, r3
 8001fea:	4313      	orrs	r3, r2
 8001fec:	b21b      	sxth	r3, r3
 8001fee:	85fb      	strh	r3, [r7, #46]	; 0x2e

	dateStruct.Year = year;
 8001ff0:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8001ff4:	76fb      	strb	r3, [r7, #27]
	dateStruct.Month = month;
 8001ff6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001ffa:	767b      	strb	r3, [r7, #25]
	dateStruct.Date = day;
 8001ffc:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002000:	76bb      	strb	r3, [r7, #26]

	timeStruct.Hours = hour;
 8002002:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002006:	713b      	strb	r3, [r7, #4]
	timeStruct.Minutes = minute;
 8002008:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800200c:	717b      	strb	r3, [r7, #5]
	timeStruct.Seconds = second;
 800200e:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8002012:	71bb      	strb	r3, [r7, #6]
	timeStruct.SubSeconds = milliseconds; // Set the milliseconds (if supported by your RTC)
 8002014:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002016:	60bb      	str	r3, [r7, #8]

	HAL_StatusTypeDef status;

	status = HAL_RTC_SetDate(&hrtc, &dateStruct, RTC_FORMAT_BIN);
 8002018:	f107 0318 	add.w	r3, r7, #24
 800201c:	2200      	movs	r2, #0
 800201e:	4619      	mov	r1, r3
 8002020:	4820      	ldr	r0, [pc, #128]	; (80020a4 <handshake+0x118>)
 8002022:	f00b fb29 	bl	800d678 <HAL_RTC_SetDate>
 8002026:	4603      	mov	r3, r0
 8002028:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	if (status != HAL_OK)
 800202c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002030:	2b00      	cmp	r3, #0
 8002032:	d001      	beq.n	8002038 <handshake+0xac>
	{
		Error_Handler();
 8002034:	f000 fd7c 	bl	8002b30 <Error_Handler>
	}

	status = HAL_RTC_SetTime(&hrtc, &timeStruct, RTC_FORMAT_BIN);
 8002038:	1d3b      	adds	r3, r7, #4
 800203a:	2200      	movs	r2, #0
 800203c:	4619      	mov	r1, r3
 800203e:	4819      	ldr	r0, [pc, #100]	; (80020a4 <handshake+0x118>)
 8002040:	f00b fa20 	bl	800d484 <HAL_RTC_SetTime>
 8002044:	4603      	mov	r3, r0
 8002046:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	if (status != HAL_OK)
 800204a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <handshake+0xca>
	{
		Error_Handler();
 8002052:	f000 fd6d 	bl	8002b30 <Error_Handler>
	}

	tx_buffer[0] = 0xFA;
 8002056:	23fa      	movs	r3, #250	; 0xfa
 8002058:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	tx_buffer[1] = 1;
 800205c:	2301      	movs	r3, #1
 800205e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	tx_buffer[2] = 0;
 8002062:	2300      	movs	r3, #0
 8002064:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	tx_buffer[3] = 0;
 8002068:	2300      	movs	r3, #0
 800206a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	tx_buffer[4] = 2;
 800206e:	2302      	movs	r3, #2
 8002070:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

	for(int i = 0; i < allowed_tries; i++)
 8002074:	2300      	movs	r3, #0
 8002076:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002078:	e009      	b.n	800208e <handshake+0x102>
	{
		HAL_UART_Transmit(&huart1, tx_buffer, 5 * sizeof(uint8_t), 100);
 800207a:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800207e:	2364      	movs	r3, #100	; 0x64
 8002080:	2205      	movs	r2, #5
 8002082:	4807      	ldr	r0, [pc, #28]	; (80020a0 <handshake+0x114>)
 8002084:	f00d fe0c 	bl	800fca0 <HAL_UART_Transmit>
	for(int i = 0; i < allowed_tries; i++)
 8002088:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800208a:	3301      	adds	r3, #1
 800208c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800208e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002090:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002092:	429a      	cmp	r2, r3
 8002094:	dbf1      	blt.n	800207a <handshake+0xee>
	}

	return 1;
 8002096:	2301      	movs	r3, #1
}
 8002098:	4618      	mov	r0, r3
 800209a:	3740      	adds	r7, #64	; 0x40
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	240005ec 	.word	0x240005ec
 80020a4:	240003d4 	.word	0x240003d4

080020a8 <system_setup>:
 * This function initializes various system components including timers, ADC calibration, and DMA for ADC data acquisition.
 * It starts PWM for TIM2, performs ADC calibration for ADC1 and ADC3, and starts DMA for ADC data acquisition.
 * Any errors encountered during these initialization steps are handled by the Error_Handler function.
 */
void system_setup()
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0

	TIM2->CCR4 = 312;
 80020ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80020b0:	f44f 729c 	mov.w	r2, #312	; 0x138
 80020b4:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80020b6:	210c      	movs	r1, #12
 80020b8:	4818      	ldr	r0, [pc, #96]	; (800211c <system_setup+0x74>)
 80020ba:	f00c fbf7 	bl	800e8ac <HAL_TIM_PWM_Start>

	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY,
 80020be:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80020c2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80020c6:	4816      	ldr	r0, [pc, #88]	; (8002120 <system_setup+0x78>)
 80020c8:	f002 ff98 	bl	8004ffc <HAL_ADCEx_Calibration_Start>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d001      	beq.n	80020d6 <system_setup+0x2e>
			ADC_SINGLE_ENDED) != HAL_OK) {
		/* Calibration Error */
		Error_Handler();
 80020d2:	f000 fd2d 	bl	8002b30 <Error_Handler>
	}

	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC1_raw_data,
 80020d6:	220b      	movs	r2, #11
 80020d8:	4912      	ldr	r1, [pc, #72]	; (8002124 <system_setup+0x7c>)
 80020da:	4811      	ldr	r0, [pc, #68]	; (8002120 <system_setup+0x78>)
 80020dc:	f002 f86c 	bl	80041b8 <HAL_ADC_Start_DMA>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <system_setup+0x42>
			ADC1_NUM_CHANNELS) != HAL_OK) {
		Error_Handler();
 80020e6:	f000 fd23 	bl	8002b30 <Error_Handler>
	}

	if (HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET_LINEARITY,
 80020ea:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80020ee:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80020f2:	480d      	ldr	r0, [pc, #52]	; (8002128 <system_setup+0x80>)
 80020f4:	f002 ff82 	bl	8004ffc <HAL_ADCEx_Calibration_Start>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d001      	beq.n	8002102 <system_setup+0x5a>
			ADC_SINGLE_ENDED) != HAL_OK) {
		/* Calibration Error */
		Error_Handler();
 80020fe:	f000 fd17 	bl	8002b30 <Error_Handler>
	}

	if (HAL_ADC_Start_DMA(&hadc3, (uint32_t*) ADC3_raw_data,
 8002102:	2204      	movs	r2, #4
 8002104:	4909      	ldr	r1, [pc, #36]	; (800212c <system_setup+0x84>)
 8002106:	4808      	ldr	r0, [pc, #32]	; (8002128 <system_setup+0x80>)
 8002108:	f002 f856 	bl	80041b8 <HAL_ADC_Start_DMA>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d001      	beq.n	8002116 <system_setup+0x6e>
			ADC3_NUM_CHANNELS) != HAL_OK) {
		Error_Handler();
 8002112:	f000 fd0d 	bl	8002b30 <Error_Handler>
	}
}
 8002116:	bf00      	nop
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	24000554 	.word	0x24000554
 8002120:	2400013c 	.word	0x2400013c
 8002124:	24000c60 	.word	0x24000c60
 8002128:	240001a0 	.word	0x240001a0
 800212c:	24000c80 	.word	0x24000c80

08002130 <getTimestamp>:


void getTimestamp(uint8_t *buffer)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b08a      	sub	sp, #40	; 0x28
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef currentTime;
	RTC_DateTypeDef currentDate;

	HAL_RTC_GetTime(&hrtc, &currentTime, RTC_FORMAT_BIN);
 8002138:	f107 0310 	add.w	r3, r7, #16
 800213c:	2200      	movs	r2, #0
 800213e:	4619      	mov	r1, r3
 8002140:	481d      	ldr	r0, [pc, #116]	; (80021b8 <getTimestamp+0x88>)
 8002142:	f00b fa3d 	bl	800d5c0 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &currentDate, RTC_FORMAT_BIN);
 8002146:	f107 030c 	add.w	r3, r7, #12
 800214a:	2200      	movs	r2, #0
 800214c:	4619      	mov	r1, r3
 800214e:	481a      	ldr	r0, [pc, #104]	; (80021b8 <getTimestamp+0x88>)
 8002150:	f00b fb1a 	bl	800d788 <HAL_RTC_GetDate>
	uint32_t milliseconds = (1000 - (currentTime.SubSeconds * 1000) / hrtc.Init.SynchPrediv);
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800215a:	fb03 f202 	mul.w	r2, r3, r2
 800215e:	4b16      	ldr	r3, [pc, #88]	; (80021b8 <getTimestamp+0x88>)
 8002160:	68db      	ldr	r3, [r3, #12]
 8002162:	fbb2 f3f3 	udiv	r3, r2, r3
 8002166:	f5c3 737a 	rsb	r3, r3, #1000	; 0x3e8
 800216a:	627b      	str	r3, [r7, #36]	; 0x24

	//uint32_t milliseconds = currentTime.SubSeconds;


	buffer[0] = currentDate.Year;		// 0-99
 800216c:	7bfa      	ldrb	r2, [r7, #15]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	701a      	strb	r2, [r3, #0]
	buffer[1] = currentDate.Month;		// 1-12
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	3301      	adds	r3, #1
 8002176:	7b7a      	ldrb	r2, [r7, #13]
 8002178:	701a      	strb	r2, [r3, #0]
	buffer[2] = currentDate.Date;		// 1-31
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	3302      	adds	r3, #2
 800217e:	7bba      	ldrb	r2, [r7, #14]
 8002180:	701a      	strb	r2, [r3, #0]
	buffer[3] = currentTime.Hours;		// 0-23
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	3303      	adds	r3, #3
 8002186:	7c3a      	ldrb	r2, [r7, #16]
 8002188:	701a      	strb	r2, [r3, #0]
	buffer[4] = currentTime.Minutes;	// 0-59
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	3304      	adds	r3, #4
 800218e:	7c7a      	ldrb	r2, [r7, #17]
 8002190:	701a      	strb	r2, [r3, #0]
	buffer[5] = currentTime.Seconds;	// 0-59
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	3305      	adds	r3, #5
 8002196:	7cba      	ldrb	r2, [r7, #18]
 8002198:	701a      	strb	r2, [r3, #0]
	buffer[6] = (milliseconds >> 8) & 0xFF;  // High byte of milliseconds
 800219a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800219c:	0a1a      	lsrs	r2, r3, #8
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	3306      	adds	r3, #6
 80021a2:	b2d2      	uxtb	r2, r2
 80021a4:	701a      	strb	r2, [r3, #0]
	buffer[7] = milliseconds & 0xFF;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	3307      	adds	r3, #7
 80021aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021ac:	b2d2      	uxtb	r2, r2
 80021ae:	701a      	strb	r2, [r3, #0]

}
 80021b0:	bf00      	nop
 80021b2:	3728      	adds	r7, #40	; 0x28
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	240003d4 	.word	0x240003d4

080021bc <sample_pmt>:
 * The sampled data is stored in the provided buffer.
 *
 * @param buffer Pointer to the buffer where sampled data will be stored.
 */
void sample_pmt()
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b086      	sub	sp, #24
 80021c0:	af00      	add	r7, sp, #0
	while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8)) {
 80021c2:	bf00      	nop
 80021c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021c8:	4840      	ldr	r0, [pc, #256]	; (80022cc <sample_pmt+0x110>)
 80021ca:	f006 fd2b 	bl	8008c24 <HAL_GPIO_ReadPin>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d1f7      	bne.n	80021c4 <sample_pmt+0x8>
	}
	uint8_t* buffer = (uint8_t*)malloc(PMT_DATA_SIZE * sizeof(uint8_t)); // Allocate memory for the buffer
 80021d4:	200e      	movs	r0, #14
 80021d6:	f014 f813 	bl	8016200 <malloc>
 80021da:	4603      	mov	r3, r0
 80021dc:	617b      	str	r3, [r7, #20]
	uint8_t* pmt_spi = (uint8_t*)malloc(2 * sizeof(uint8_t));
 80021de:	2002      	movs	r0, #2
 80021e0:	f014 f80e 	bl	8016200 <malloc>
 80021e4:	4603      	mov	r3, r0
 80021e6:	613b      	str	r3, [r7, #16]
	uint8_t* timestamp = (uint8_t*)malloc(8 * sizeof(uint8_t));
 80021e8:	2008      	movs	r0, #8
 80021ea:	f014 f809 	bl	8016200 <malloc>
 80021ee:	4603      	mov	r3, r0
 80021f0:	60fb      	str	r3, [r7, #12]
	getTimestamp(timestamp);
 80021f2:	68f8      	ldr	r0, [r7, #12]
 80021f4:	f7ff ff9c 	bl	8002130 <getTimestamp>

#ifdef SIMULATE
	pmt_spi[0] = 0xE;
	pmt_spi[1] = 0xD;
#else
	receive_pmt_spi(pmt_spi);
 80021f8:	6938      	ldr	r0, [r7, #16]
 80021fa:	f7ff fd91 	bl	8001d20 <receive_pmt_spi>
#endif

	buffer[0] = PMT_SYNC;
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	22bb      	movs	r2, #187	; 0xbb
 8002202:	701a      	strb	r2, [r3, #0]
	buffer[1] = PMT_SYNC;
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	3301      	adds	r3, #1
 8002208:	22bb      	movs	r2, #187	; 0xbb
 800220a:	701a      	strb	r2, [r3, #0]
	buffer[2] = ((pmt_seq & 0xFF00) >> 8);
 800220c:	4b30      	ldr	r3, [pc, #192]	; (80022d0 <sample_pmt+0x114>)
 800220e:	881b      	ldrh	r3, [r3, #0]
 8002210:	0a1b      	lsrs	r3, r3, #8
 8002212:	b29a      	uxth	r2, r3
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	3302      	adds	r3, #2
 8002218:	b2d2      	uxtb	r2, r2
 800221a:	701a      	strb	r2, [r3, #0]
	buffer[3] = (pmt_seq & 0xFF);
 800221c:	4b2c      	ldr	r3, [pc, #176]	; (80022d0 <sample_pmt+0x114>)
 800221e:	881a      	ldrh	r2, [r3, #0]
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	3303      	adds	r3, #3
 8002224:	b2d2      	uxtb	r2, r2
 8002226:	701a      	strb	r2, [r3, #0]
	buffer[4] = pmt_spi[0];
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	3304      	adds	r3, #4
 800222c:	693a      	ldr	r2, [r7, #16]
 800222e:	7812      	ldrb	r2, [r2, #0]
 8002230:	701a      	strb	r2, [r3, #0]
	buffer[5] = pmt_spi[1];
 8002232:	697b      	ldr	r3, [r7, #20]
 8002234:	3305      	adds	r3, #5
 8002236:	693a      	ldr	r2, [r7, #16]
 8002238:	7852      	ldrb	r2, [r2, #1]
 800223a:	701a      	strb	r2, [r3, #0]
	buffer[6] = timestamp[0];
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	3306      	adds	r3, #6
 8002240:	68fa      	ldr	r2, [r7, #12]
 8002242:	7812      	ldrb	r2, [r2, #0]
 8002244:	701a      	strb	r2, [r3, #0]
	buffer[7] = timestamp[1];
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	3307      	adds	r3, #7
 800224a:	68fa      	ldr	r2, [r7, #12]
 800224c:	7852      	ldrb	r2, [r2, #1]
 800224e:	701a      	strb	r2, [r3, #0]
	buffer[8] = timestamp[2];
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	3308      	adds	r3, #8
 8002254:	68fa      	ldr	r2, [r7, #12]
 8002256:	7892      	ldrb	r2, [r2, #2]
 8002258:	701a      	strb	r2, [r3, #0]
	buffer[9] = timestamp[3];
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	3309      	adds	r3, #9
 800225e:	68fa      	ldr	r2, [r7, #12]
 8002260:	78d2      	ldrb	r2, [r2, #3]
 8002262:	701a      	strb	r2, [r3, #0]
	buffer[10] = timestamp[4];
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	330a      	adds	r3, #10
 8002268:	68fa      	ldr	r2, [r7, #12]
 800226a:	7912      	ldrb	r2, [r2, #4]
 800226c:	701a      	strb	r2, [r3, #0]
	buffer[11] = timestamp[5];
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	330b      	adds	r3, #11
 8002272:	68fa      	ldr	r2, [r7, #12]
 8002274:	7952      	ldrb	r2, [r2, #5]
 8002276:	701a      	strb	r2, [r3, #0]
	buffer[12] = timestamp[6];
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	330c      	adds	r3, #12
 800227c:	68fa      	ldr	r2, [r7, #12]
 800227e:	7992      	ldrb	r2, [r2, #6]
 8002280:	701a      	strb	r2, [r3, #0]
	buffer[13] = timestamp[7];
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	330d      	adds	r3, #13
 8002286:	68fa      	ldr	r2, [r7, #12]
 8002288:	79d2      	ldrb	r2, [r2, #7]
 800228a:	701a      	strb	r2, [r3, #0]

	packet_t pmt_packet = create_packet(buffer, PMT_DATA_SIZE);
 800228c:	1d3b      	adds	r3, r7, #4
 800228e:	220e      	movs	r2, #14
 8002290:	6979      	ldr	r1, [r7, #20]
 8002292:	4618      	mov	r0, r3
 8002294:	f7ff fe58 	bl	8001f48 <create_packet>
	osMessageQueuePut(mid_MsgQueue, &pmt_packet, 0U, 0U);
 8002298:	4b0e      	ldr	r3, [pc, #56]	; (80022d4 <sample_pmt+0x118>)
 800229a:	6818      	ldr	r0, [r3, #0]
 800229c:	1d39      	adds	r1, r7, #4
 800229e:	2300      	movs	r3, #0
 80022a0:	2200      	movs	r2, #0
 80022a2:	f010 fdd7 	bl	8012e54 <osMessageQueuePut>
	available_msgs++;
 80022a6:	4b0c      	ldr	r3, [pc, #48]	; (80022d8 <sample_pmt+0x11c>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	3301      	adds	r3, #1
 80022ac:	4a0a      	ldr	r2, [pc, #40]	; (80022d8 <sample_pmt+0x11c>)
 80022ae:	6013      	str	r3, [r2, #0]
	free(buffer);
 80022b0:	6978      	ldr	r0, [r7, #20]
 80022b2:	f013 ffad 	bl	8016210 <free>
	free(pmt_spi);
 80022b6:	6938      	ldr	r0, [r7, #16]
 80022b8:	f013 ffaa 	bl	8016210 <free>
	free(timestamp);
 80022bc:	68f8      	ldr	r0, [r7, #12]
 80022be:	f013 ffa7 	bl	8016210 <free>
}
 80022c2:	bf00      	nop
 80022c4:	3718      	adds	r7, #24
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	58020000 	.word	0x58020000
 80022d0:	24000bdc 	.word	0x24000bdc
 80022d4:	24000bcc 	.word	0x24000bcc
 80022d8:	24000bd8 	.word	0x24000bd8

080022dc <sample_erpa>:
 * The sampled data is stored in the provided buffer.
 *
 * @param buffer Pointer to the buffer where sampled data will be stored.
 */
void sample_erpa()
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b086      	sub	sp, #24
 80022e0:	af00      	add	r7, sp, #0
	while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11)) {
 80022e2:	bf00      	nop
 80022e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80022e8:	4854      	ldr	r0, [pc, #336]	; (800243c <sample_erpa+0x160>)
 80022ea:	f006 fc9b 	bl	8008c24 <HAL_GPIO_ReadPin>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d1f7      	bne.n	80022e4 <sample_erpa+0x8>
	}

	uint8_t* buffer = (uint8_t*)malloc(ERPA_DATA_SIZE * sizeof(uint8_t)); // Allocate memory for the buffer
 80022f4:	2012      	movs	r0, #18
 80022f6:	f013 ff83 	bl	8016200 <malloc>
 80022fa:	4603      	mov	r3, r0
 80022fc:	617b      	str	r3, [r7, #20]

	uint8_t* erpa_spi = (uint8_t*)malloc(2 * sizeof(uint8_t));
 80022fe:	2002      	movs	r0, #2
 8002300:	f013 ff7e 	bl	8016200 <malloc>
 8002304:	4603      	mov	r3, r0
 8002306:	613b      	str	r3, [r7, #16]
	uint16_t* erpa_adc = (uint16_t*)malloc(2 * sizeof(uint16_t));
 8002308:	2004      	movs	r0, #4
 800230a:	f013 ff79 	bl	8016200 <malloc>
 800230e:	4603      	mov	r3, r0
 8002310:	60fb      	str	r3, [r7, #12]
	uint8_t* timestamp = (uint8_t*)malloc(8 * sizeof(uint8_t));
 8002312:	2008      	movs	r0, #8
 8002314:	f013 ff74 	bl	8016200 <malloc>
 8002318:	4603      	mov	r3, r0
 800231a:	60bb      	str	r3, [r7, #8]
	getTimestamp(timestamp);
 800231c:	68b8      	ldr	r0, [r7, #8]
 800231e:	f7ff ff07 	bl	8002130 <getTimestamp>
	erpa_spi[1] = 0xD;

	erpa_adc[0] = 0xEE;
	erpa_adc[1] = 0xDD;
#else
	receive_erpa_spi(erpa_spi);
 8002322:	6938      	ldr	r0, [r7, #16]
 8002324:	f7ff fd20 	bl	8001d68 <receive_erpa_spi>
	receive_erpa_adc(erpa_adc);
 8002328:	68f8      	ldr	r0, [r7, #12]
 800232a:	f7ff fd41 	bl	8001db0 <receive_erpa_adc>
#endif

	buffer[0] = ERPA_SYNC;
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	22aa      	movs	r2, #170	; 0xaa
 8002332:	701a      	strb	r2, [r3, #0]
	buffer[1] = ERPA_SYNC;
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	3301      	adds	r3, #1
 8002338:	22aa      	movs	r2, #170	; 0xaa
 800233a:	701a      	strb	r2, [r3, #0]
	buffer[2] = ((erpa_seq & 0xFF00) >> 8);
 800233c:	4b40      	ldr	r3, [pc, #256]	; (8002440 <sample_erpa+0x164>)
 800233e:	881b      	ldrh	r3, [r3, #0]
 8002340:	0a1b      	lsrs	r3, r3, #8
 8002342:	b29a      	uxth	r2, r3
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	3302      	adds	r3, #2
 8002348:	b2d2      	uxtb	r2, r2
 800234a:	701a      	strb	r2, [r3, #0]
	buffer[3] = (erpa_seq & 0xFF);
 800234c:	4b3c      	ldr	r3, [pc, #240]	; (8002440 <sample_erpa+0x164>)
 800234e:	881a      	ldrh	r2, [r3, #0]
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	3303      	adds	r3, #3
 8002354:	b2d2      	uxtb	r2, r2
 8002356:	701a      	strb	r2, [r3, #0]
	buffer[4] = ((erpa_adc[0] & 0xFF00) >> 8);	// SWP Monitored MSB
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	881b      	ldrh	r3, [r3, #0]
 800235c:	0a1b      	lsrs	r3, r3, #8
 800235e:	b29a      	uxth	r2, r3
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	3304      	adds	r3, #4
 8002364:	b2d2      	uxtb	r2, r2
 8002366:	701a      	strb	r2, [r3, #0]
	buffer[5] = (erpa_adc[0] & 0xFF);           // SWP Monitored LSB
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	881a      	ldrh	r2, [r3, #0]
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	3305      	adds	r3, #5
 8002370:	b2d2      	uxtb	r2, r2
 8002372:	701a      	strb	r2, [r3, #0]
	buffer[6] = ((erpa_adc[1] & 0xFF00) >> 8);  // TEMPURATURE 1 MSB
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	3302      	adds	r3, #2
 8002378:	881b      	ldrh	r3, [r3, #0]
 800237a:	0a1b      	lsrs	r3, r3, #8
 800237c:	b29a      	uxth	r2, r3
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	3306      	adds	r3, #6
 8002382:	b2d2      	uxtb	r2, r2
 8002384:	701a      	strb	r2, [r3, #0]
	buffer[7] = (erpa_adc[1] & 0xFF);           // TEMPURATURE 1 LSB
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	3302      	adds	r3, #2
 800238a:	881a      	ldrh	r2, [r3, #0]
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	3307      	adds	r3, #7
 8002390:	b2d2      	uxtb	r2, r2
 8002392:	701a      	strb	r2, [r3, #0]
	buffer[8] = erpa_spi[0];					// ERPA eADC MSB
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	3308      	adds	r3, #8
 8002398:	693a      	ldr	r2, [r7, #16]
 800239a:	7812      	ldrb	r2, [r2, #0]
 800239c:	701a      	strb	r2, [r3, #0]
	buffer[9] = erpa_spi[1];					// ERPA eADC LSB
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	3309      	adds	r3, #9
 80023a2:	693a      	ldr	r2, [r7, #16]
 80023a4:	7852      	ldrb	r2, [r2, #1]
 80023a6:	701a      	strb	r2, [r3, #0]
	buffer[10] = timestamp[0];
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	330a      	adds	r3, #10
 80023ac:	68ba      	ldr	r2, [r7, #8]
 80023ae:	7812      	ldrb	r2, [r2, #0]
 80023b0:	701a      	strb	r2, [r3, #0]
	buffer[11] = timestamp[1];
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	330b      	adds	r3, #11
 80023b6:	68ba      	ldr	r2, [r7, #8]
 80023b8:	7852      	ldrb	r2, [r2, #1]
 80023ba:	701a      	strb	r2, [r3, #0]
	buffer[12] = timestamp[2];
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	330c      	adds	r3, #12
 80023c0:	68ba      	ldr	r2, [r7, #8]
 80023c2:	7892      	ldrb	r2, [r2, #2]
 80023c4:	701a      	strb	r2, [r3, #0]
	buffer[13] = timestamp[3];
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	330d      	adds	r3, #13
 80023ca:	68ba      	ldr	r2, [r7, #8]
 80023cc:	78d2      	ldrb	r2, [r2, #3]
 80023ce:	701a      	strb	r2, [r3, #0]
	buffer[14] = timestamp[4];
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	330e      	adds	r3, #14
 80023d4:	68ba      	ldr	r2, [r7, #8]
 80023d6:	7912      	ldrb	r2, [r2, #4]
 80023d8:	701a      	strb	r2, [r3, #0]
	buffer[15] = timestamp[5];
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	330f      	adds	r3, #15
 80023de:	68ba      	ldr	r2, [r7, #8]
 80023e0:	7952      	ldrb	r2, [r2, #5]
 80023e2:	701a      	strb	r2, [r3, #0]
	buffer[16] = timestamp[6];
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	3310      	adds	r3, #16
 80023e8:	68ba      	ldr	r2, [r7, #8]
 80023ea:	7992      	ldrb	r2, [r2, #6]
 80023ec:	701a      	strb	r2, [r3, #0]
	buffer[17] = timestamp[7];
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	3311      	adds	r3, #17
 80023f2:	68ba      	ldr	r2, [r7, #8]
 80023f4:	79d2      	ldrb	r2, [r2, #7]
 80023f6:	701a      	strb	r2, [r3, #0]



	packet_t erpa_packet = create_packet(buffer, ERPA_DATA_SIZE);
 80023f8:	463b      	mov	r3, r7
 80023fa:	2212      	movs	r2, #18
 80023fc:	6979      	ldr	r1, [r7, #20]
 80023fe:	4618      	mov	r0, r3
 8002400:	f7ff fda2 	bl	8001f48 <create_packet>
	osMessageQueuePut(mid_MsgQueue, &erpa_packet, 0U, 0U);
 8002404:	4b0f      	ldr	r3, [pc, #60]	; (8002444 <sample_erpa+0x168>)
 8002406:	6818      	ldr	r0, [r3, #0]
 8002408:	4639      	mov	r1, r7
 800240a:	2300      	movs	r3, #0
 800240c:	2200      	movs	r2, #0
 800240e:	f010 fd21 	bl	8012e54 <osMessageQueuePut>
	available_msgs++;
 8002412:	4b0d      	ldr	r3, [pc, #52]	; (8002448 <sample_erpa+0x16c>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	3301      	adds	r3, #1
 8002418:	4a0b      	ldr	r2, [pc, #44]	; (8002448 <sample_erpa+0x16c>)
 800241a:	6013      	str	r3, [r2, #0]
	free(buffer);
 800241c:	6978      	ldr	r0, [r7, #20]
 800241e:	f013 fef7 	bl	8016210 <free>
	free(erpa_spi);
 8002422:	6938      	ldr	r0, [r7, #16]
 8002424:	f013 fef4 	bl	8016210 <free>
	free(erpa_adc);
 8002428:	68f8      	ldr	r0, [r7, #12]
 800242a:	f013 fef1 	bl	8016210 <free>
	free(timestamp);
 800242e:	68b8      	ldr	r0, [r7, #8]
 8002430:	f013 feee 	bl	8016210 <free>
}
 8002434:	bf00      	nop
 8002436:	3718      	adds	r7, #24
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	58020400 	.word	0x58020400
 8002440:	24000bde 	.word	0x24000bde
 8002444:	24000bcc 	.word	0x24000bcc
 8002448:	24000bd8 	.word	0x24000bd8

0800244c <sample_hk>:
 * The sampled data is stored in the provided buffer.
 *
 * @param buffer Pointer to the buffer where sampled data will be stored.
 */
void sample_hk()
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b088      	sub	sp, #32
 8002450:	af00      	add	r7, sp, #0
	uint8_t* buffer = (uint8_t*)malloc(HK_DATA_SIZE * sizeof(uint8_t)); // Allocate memory for the buffer
 8002452:	202e      	movs	r0, #46	; 0x2e
 8002454:	f013 fed4 	bl	8016200 <malloc>
 8002458:	4603      	mov	r3, r0
 800245a:	61fb      	str	r3, [r7, #28]

	static uint16_t last_i2c_reading[4];
	int16_t* hk_i2c = (int16_t*)malloc(4 * sizeof(int16_t));
 800245c:	2008      	movs	r0, #8
 800245e:	f013 fecf 	bl	8016200 <malloc>
 8002462:	4603      	mov	r3, r0
 8002464:	61bb      	str	r3, [r7, #24]
	uint16_t* hk_adc1 = (uint16_t*)malloc(9 * sizeof(uint16_t));
 8002466:	2012      	movs	r0, #18
 8002468:	f013 feca 	bl	8016200 <malloc>
 800246c:	4603      	mov	r3, r0
 800246e:	617b      	str	r3, [r7, #20]
	uint16_t* hk_adc3 = (uint16_t*)malloc(4 * sizeof(uint16_t));
 8002470:	2008      	movs	r0, #8
 8002472:	f013 fec5 	bl	8016200 <malloc>
 8002476:	4603      	mov	r3, r0
 8002478:	613b      	str	r3, [r7, #16]
	uint8_t* timestamp = (uint8_t*)malloc(8 * sizeof(uint8_t));
 800247a:	2008      	movs	r0, #8
 800247c:	f013 fec0 	bl	8016200 <malloc>
 8002480:	4603      	mov	r3, r0
 8002482:	60fb      	str	r3, [r7, #12]
	getTimestamp(timestamp);
 8002484:	68f8      	ldr	r0, [r7, #12]
 8002486:	f7ff fe53 	bl	8002130 <getTimestamp>
	hk_adc3[0] = 0xB0;
	hk_adc3[1] = 0xB1;
	hk_adc3[2] = 0xB2;
	hk_adc3[3] = 0xB3;
#else
	if (TEMPERATURE_COUNTER > 999){
 800248a:	4b13      	ldr	r3, [pc, #76]	; (80024d8 <sample_hk+0x8c>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002492:	db25      	blt.n	80024e0 <sample_hk+0x94>
		receive_hk_i2c(hk_i2c);
 8002494:	69b8      	ldr	r0, [r7, #24]
 8002496:	f7ff fca5 	bl	8001de4 <receive_hk_i2c>
		last_i2c_reading[0] = hk_i2c[0];
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024a0:	b29a      	uxth	r2, r3
 80024a2:	4b0e      	ldr	r3, [pc, #56]	; (80024dc <sample_hk+0x90>)
 80024a4:	801a      	strh	r2, [r3, #0]
		last_i2c_reading[1] = hk_i2c[1];
 80024a6:	69bb      	ldr	r3, [r7, #24]
 80024a8:	3302      	adds	r3, #2
 80024aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024ae:	b29a      	uxth	r2, r3
 80024b0:	4b0a      	ldr	r3, [pc, #40]	; (80024dc <sample_hk+0x90>)
 80024b2:	805a      	strh	r2, [r3, #2]
		last_i2c_reading[2] = hk_i2c[2];
 80024b4:	69bb      	ldr	r3, [r7, #24]
 80024b6:	3304      	adds	r3, #4
 80024b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024bc:	b29a      	uxth	r2, r3
 80024be:	4b07      	ldr	r3, [pc, #28]	; (80024dc <sample_hk+0x90>)
 80024c0:	809a      	strh	r2, [r3, #4]
		last_i2c_reading[3] = hk_i2c[3];
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	3306      	adds	r3, #6
 80024c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024ca:	b29a      	uxth	r2, r3
 80024cc:	4b03      	ldr	r3, [pc, #12]	; (80024dc <sample_hk+0x90>)
 80024ce:	80da      	strh	r2, [r3, #6]
		TEMPERATURE_COUNTER = 0;
 80024d0:	4b01      	ldr	r3, [pc, #4]	; (80024d8 <sample_hk+0x8c>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	601a      	str	r2, [r3, #0]
 80024d6:	e01f      	b.n	8002518 <sample_hk+0xcc>
 80024d8:	24000004 	.word	0x24000004
 80024dc:	24000c88 	.word	0x24000c88
	}
	else{
		TEMPERATURE_COUNTER++;
 80024e0:	4ba4      	ldr	r3, [pc, #656]	; (8002774 <sample_hk+0x328>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	3301      	adds	r3, #1
 80024e6:	4aa3      	ldr	r2, [pc, #652]	; (8002774 <sample_hk+0x328>)
 80024e8:	6013      	str	r3, [r2, #0]
		hk_i2c[0] = last_i2c_reading[0];
 80024ea:	4ba3      	ldr	r3, [pc, #652]	; (8002778 <sample_hk+0x32c>)
 80024ec:	881b      	ldrh	r3, [r3, #0]
 80024ee:	b21a      	sxth	r2, r3
 80024f0:	69bb      	ldr	r3, [r7, #24]
 80024f2:	801a      	strh	r2, [r3, #0]
		hk_i2c[1] = last_i2c_reading[1];
 80024f4:	4ba0      	ldr	r3, [pc, #640]	; (8002778 <sample_hk+0x32c>)
 80024f6:	885a      	ldrh	r2, [r3, #2]
 80024f8:	69bb      	ldr	r3, [r7, #24]
 80024fa:	3302      	adds	r3, #2
 80024fc:	b212      	sxth	r2, r2
 80024fe:	801a      	strh	r2, [r3, #0]
		hk_i2c[2] = last_i2c_reading[2];
 8002500:	4b9d      	ldr	r3, [pc, #628]	; (8002778 <sample_hk+0x32c>)
 8002502:	889a      	ldrh	r2, [r3, #4]
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	3304      	adds	r3, #4
 8002508:	b212      	sxth	r2, r2
 800250a:	801a      	strh	r2, [r3, #0]
		hk_i2c[3] = last_i2c_reading[3];
 800250c:	4b9a      	ldr	r3, [pc, #616]	; (8002778 <sample_hk+0x32c>)
 800250e:	88da      	ldrh	r2, [r3, #6]
 8002510:	69bb      	ldr	r3, [r7, #24]
 8002512:	3306      	adds	r3, #6
 8002514:	b212      	sxth	r2, r2
 8002516:	801a      	strh	r2, [r3, #0]
	}
	receive_hk_adc1(hk_adc1);
 8002518:	6978      	ldr	r0, [r7, #20]
 800251a:	f7ff fc93 	bl	8001e44 <receive_hk_adc1>
	receive_hk_adc3(hk_adc3);
 800251e:	6938      	ldr	r0, [r7, #16]
 8002520:	f7ff fcda 	bl	8001ed8 <receive_hk_adc3>
#endif

	buffer[0] = HK_SYNC;                     	// HK SYNC 0xCC MSB
 8002524:	69fb      	ldr	r3, [r7, #28]
 8002526:	22cc      	movs	r2, #204	; 0xcc
 8002528:	701a      	strb	r2, [r3, #0]
	buffer[1] = HK_SYNC;                     	// HK SYNC 0xCC LSB
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	3301      	adds	r3, #1
 800252e:	22cc      	movs	r2, #204	; 0xcc
 8002530:	701a      	strb	r2, [r3, #0]
	buffer[2] = ((hk_seq & 0xFF00) >> 8);    	// HK SEQ # MSB
 8002532:	4b92      	ldr	r3, [pc, #584]	; (800277c <sample_hk+0x330>)
 8002534:	881b      	ldrh	r3, [r3, #0]
 8002536:	0a1b      	lsrs	r3, r3, #8
 8002538:	b29a      	uxth	r2, r3
 800253a:	69fb      	ldr	r3, [r7, #28]
 800253c:	3302      	adds	r3, #2
 800253e:	b2d2      	uxtb	r2, r2
 8002540:	701a      	strb	r2, [r3, #0]
	buffer[3] = (hk_seq & 0xFF);             	// HK SEQ # LSB
 8002542:	4b8e      	ldr	r3, [pc, #568]	; (800277c <sample_hk+0x330>)
 8002544:	881a      	ldrh	r2, [r3, #0]
 8002546:	69fb      	ldr	r3, [r7, #28]
 8002548:	3303      	adds	r3, #3
 800254a:	b2d2      	uxtb	r2, r2
 800254c:	701a      	strb	r2, [r3, #0]
	buffer[4] = ((hk_adc3[1] & 0xFF00) >> 8);	// HK vsense MSB
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	3302      	adds	r3, #2
 8002552:	881b      	ldrh	r3, [r3, #0]
 8002554:	0a1b      	lsrs	r3, r3, #8
 8002556:	b29a      	uxth	r2, r3
 8002558:	69fb      	ldr	r3, [r7, #28]
 800255a:	3304      	adds	r3, #4
 800255c:	b2d2      	uxtb	r2, r2
 800255e:	701a      	strb	r2, [r3, #0]
	buffer[5] = (hk_adc3[1] & 0xFF);			// HK vsense LSB
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	3302      	adds	r3, #2
 8002564:	881a      	ldrh	r2, [r3, #0]
 8002566:	69fb      	ldr	r3, [r7, #28]
 8002568:	3305      	adds	r3, #5
 800256a:	b2d2      	uxtb	r2, r2
 800256c:	701a      	strb	r2, [r3, #0]
	buffer[6] = ((hk_adc3[0] & 0xFF00) >> 8);	// HK vrefint MSB
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	881b      	ldrh	r3, [r3, #0]
 8002572:	0a1b      	lsrs	r3, r3, #8
 8002574:	b29a      	uxth	r2, r3
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	3306      	adds	r3, #6
 800257a:	b2d2      	uxtb	r2, r2
 800257c:	701a      	strb	r2, [r3, #0]
	buffer[7] = (hk_adc3[0] & 0xFF);			// HK vrefint LSB
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	881a      	ldrh	r2, [r3, #0]
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	3307      	adds	r3, #7
 8002586:	b2d2      	uxtb	r2, r2
 8002588:	701a      	strb	r2, [r3, #0]
	buffer[8] = ((hk_i2c[0] & 0xFF00) >> 8);	// HK TEMP1 MSB
 800258a:	69bb      	ldr	r3, [r7, #24]
 800258c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002590:	121a      	asrs	r2, r3, #8
 8002592:	69fb      	ldr	r3, [r7, #28]
 8002594:	3308      	adds	r3, #8
 8002596:	b2d2      	uxtb	r2, r2
 8002598:	701a      	strb	r2, [r3, #0]
	buffer[9] = (hk_i2c[0] & 0xFF);				// HK TEMP1 LSB
 800259a:	69bb      	ldr	r3, [r7, #24]
 800259c:	f9b3 2000 	ldrsh.w	r2, [r3]
 80025a0:	69fb      	ldr	r3, [r7, #28]
 80025a2:	3309      	adds	r3, #9
 80025a4:	b2d2      	uxtb	r2, r2
 80025a6:	701a      	strb	r2, [r3, #0]
	buffer[10] = ((hk_i2c[1] & 0xFF00) >> 8);	// HK TEMP2 MSB
 80025a8:	69bb      	ldr	r3, [r7, #24]
 80025aa:	3302      	adds	r3, #2
 80025ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025b0:	121a      	asrs	r2, r3, #8
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	330a      	adds	r3, #10
 80025b6:	b2d2      	uxtb	r2, r2
 80025b8:	701a      	strb	r2, [r3, #0]
	buffer[11] = (hk_i2c[1] & 0xFF);			// HK TEMP2 LSB
 80025ba:	69bb      	ldr	r3, [r7, #24]
 80025bc:	3302      	adds	r3, #2
 80025be:	f9b3 2000 	ldrsh.w	r2, [r3]
 80025c2:	69fb      	ldr	r3, [r7, #28]
 80025c4:	330b      	adds	r3, #11
 80025c6:	b2d2      	uxtb	r2, r2
 80025c8:	701a      	strb	r2, [r3, #0]
	buffer[12] = ((hk_i2c[2] & 0xFF00) >> 8);	// HK TEMP3 MSB
 80025ca:	69bb      	ldr	r3, [r7, #24]
 80025cc:	3304      	adds	r3, #4
 80025ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025d2:	121a      	asrs	r2, r3, #8
 80025d4:	69fb      	ldr	r3, [r7, #28]
 80025d6:	330c      	adds	r3, #12
 80025d8:	b2d2      	uxtb	r2, r2
 80025da:	701a      	strb	r2, [r3, #0]
	buffer[13] = (hk_i2c[2] & 0xFF);			// HK TEMP3 LSB
 80025dc:	69bb      	ldr	r3, [r7, #24]
 80025de:	3304      	adds	r3, #4
 80025e0:	f9b3 2000 	ldrsh.w	r2, [r3]
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	330d      	adds	r3, #13
 80025e8:	b2d2      	uxtb	r2, r2
 80025ea:	701a      	strb	r2, [r3, #0]
	buffer[14] = ((hk_i2c[3] & 0xFF00) >> 8);	// HK TEMP4 MSB
 80025ec:	69bb      	ldr	r3, [r7, #24]
 80025ee:	3306      	adds	r3, #6
 80025f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025f4:	121a      	asrs	r2, r3, #8
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	330e      	adds	r3, #14
 80025fa:	b2d2      	uxtb	r2, r2
 80025fc:	701a      	strb	r2, [r3, #0]
	buffer[15] = (hk_i2c[3] & 0xFF);			// HK TEMP4 LSB
 80025fe:	69bb      	ldr	r3, [r7, #24]
 8002600:	3306      	adds	r3, #6
 8002602:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	330f      	adds	r3, #15
 800260a:	b2d2      	uxtb	r2, r2
 800260c:	701a      	strb	r2, [r3, #0]
	buffer[16] = ((hk_adc1[0] & 0xFF00) >> 8);	// HK BUSvmon MSB
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	881b      	ldrh	r3, [r3, #0]
 8002612:	0a1b      	lsrs	r3, r3, #8
 8002614:	b29a      	uxth	r2, r3
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	3310      	adds	r3, #16
 800261a:	b2d2      	uxtb	r2, r2
 800261c:	701a      	strb	r2, [r3, #0]
	buffer[17] = (hk_adc1[0] & 0xFF);			// HK BUSvmon LSB
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	881a      	ldrh	r2, [r3, #0]
 8002622:	69fb      	ldr	r3, [r7, #28]
 8002624:	3311      	adds	r3, #17
 8002626:	b2d2      	uxtb	r2, r2
 8002628:	701a      	strb	r2, [r3, #0]
	buffer[18] = ((hk_adc1[1] & 0xFF00) >> 8);	// HK BUSimon MSB
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	3302      	adds	r3, #2
 800262e:	881b      	ldrh	r3, [r3, #0]
 8002630:	0a1b      	lsrs	r3, r3, #8
 8002632:	b29a      	uxth	r2, r3
 8002634:	69fb      	ldr	r3, [r7, #28]
 8002636:	3312      	adds	r3, #18
 8002638:	b2d2      	uxtb	r2, r2
 800263a:	701a      	strb	r2, [r3, #0]
	buffer[19] = (hk_adc1[1] & 0xFF);			// HK BUSimon LSB
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	3302      	adds	r3, #2
 8002640:	881a      	ldrh	r2, [r3, #0]
 8002642:	69fb      	ldr	r3, [r7, #28]
 8002644:	3313      	adds	r3, #19
 8002646:	b2d2      	uxtb	r2, r2
 8002648:	701a      	strb	r2, [r3, #0]
	buffer[20] = ((hk_adc1[2] & 0xFF00) >> 8);	// HK 2v5mon MSB
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	3304      	adds	r3, #4
 800264e:	881b      	ldrh	r3, [r3, #0]
 8002650:	0a1b      	lsrs	r3, r3, #8
 8002652:	b29a      	uxth	r2, r3
 8002654:	69fb      	ldr	r3, [r7, #28]
 8002656:	3314      	adds	r3, #20
 8002658:	b2d2      	uxtb	r2, r2
 800265a:	701a      	strb	r2, [r3, #0]
	buffer[21] = (hk_adc1[2] & 0xFF);			// HK 2v5mon LSB
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	3304      	adds	r3, #4
 8002660:	881a      	ldrh	r2, [r3, #0]
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	3315      	adds	r3, #21
 8002666:	b2d2      	uxtb	r2, r2
 8002668:	701a      	strb	r2, [r3, #0]
	buffer[22] = ((hk_adc3[3] & 0xFF00) >> 8);	// HK 3v3mon MSB
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	3306      	adds	r3, #6
 800266e:	881b      	ldrh	r3, [r3, #0]
 8002670:	0a1b      	lsrs	r3, r3, #8
 8002672:	b29a      	uxth	r2, r3
 8002674:	69fb      	ldr	r3, [r7, #28]
 8002676:	3316      	adds	r3, #22
 8002678:	b2d2      	uxtb	r2, r2
 800267a:	701a      	strb	r2, [r3, #0]
	buffer[23] = (hk_adc3[3] & 0xFF);			// HK 3v3mon LSB
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	3306      	adds	r3, #6
 8002680:	881a      	ldrh	r2, [r3, #0]
 8002682:	69fb      	ldr	r3, [r7, #28]
 8002684:	3317      	adds	r3, #23
 8002686:	b2d2      	uxtb	r2, r2
 8002688:	701a      	strb	r2, [r3, #0]
	buffer[24] = ((hk_adc1[6] & 0xFF00) >> 8);	// HK 5vmon MSB
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	330c      	adds	r3, #12
 800268e:	881b      	ldrh	r3, [r3, #0]
 8002690:	0a1b      	lsrs	r3, r3, #8
 8002692:	b29a      	uxth	r2, r3
 8002694:	69fb      	ldr	r3, [r7, #28]
 8002696:	3318      	adds	r3, #24
 8002698:	b2d2      	uxtb	r2, r2
 800269a:	701a      	strb	r2, [r3, #0]
	buffer[25] = (hk_adc1[6] & 0xFF);			// HK 5vmon LSB
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	330c      	adds	r3, #12
 80026a0:	881a      	ldrh	r2, [r3, #0]
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	3319      	adds	r3, #25
 80026a6:	b2d2      	uxtb	r2, r2
 80026a8:	701a      	strb	r2, [r3, #0]
	buffer[26] = ((hk_adc1[3] & 0xFF00) >> 8);	// HK n3v3mon MSB
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	3306      	adds	r3, #6
 80026ae:	881b      	ldrh	r3, [r3, #0]
 80026b0:	0a1b      	lsrs	r3, r3, #8
 80026b2:	b29a      	uxth	r2, r3
 80026b4:	69fb      	ldr	r3, [r7, #28]
 80026b6:	331a      	adds	r3, #26
 80026b8:	b2d2      	uxtb	r2, r2
 80026ba:	701a      	strb	r2, [r3, #0]
	buffer[27] = (hk_adc1[3] & 0xFF);			// HK n3v3mon LSB
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	3306      	adds	r3, #6
 80026c0:	881a      	ldrh	r2, [r3, #0]
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	331b      	adds	r3, #27
 80026c6:	b2d2      	uxtb	r2, r2
 80026c8:	701a      	strb	r2, [r3, #0]
	buffer[28] = ((hk_adc3[2] & 0xFF00) >> 8);	// HK n5vmon MSB
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	3304      	adds	r3, #4
 80026ce:	881b      	ldrh	r3, [r3, #0]
 80026d0:	0a1b      	lsrs	r3, r3, #8
 80026d2:	b29a      	uxth	r2, r3
 80026d4:	69fb      	ldr	r3, [r7, #28]
 80026d6:	331c      	adds	r3, #28
 80026d8:	b2d2      	uxtb	r2, r2
 80026da:	701a      	strb	r2, [r3, #0]
	buffer[29] = (hk_adc3[2] & 0xFF);			// HK n5vmon LSB
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	3304      	adds	r3, #4
 80026e0:	881a      	ldrh	r2, [r3, #0]
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	331d      	adds	r3, #29
 80026e6:	b2d2      	uxtb	r2, r2
 80026e8:	701a      	strb	r2, [r3, #0]
	buffer[30] = ((hk_adc1[7] & 0xFF00) >> 8);	// HK 15vmon MSB
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	330e      	adds	r3, #14
 80026ee:	881b      	ldrh	r3, [r3, #0]
 80026f0:	0a1b      	lsrs	r3, r3, #8
 80026f2:	b29a      	uxth	r2, r3
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	331e      	adds	r3, #30
 80026f8:	b2d2      	uxtb	r2, r2
 80026fa:	701a      	strb	r2, [r3, #0]
	buffer[31] = (hk_adc1[7] & 0xFF);			// HK 15vmon LSB
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	330e      	adds	r3, #14
 8002700:	881a      	ldrh	r2, [r3, #0]
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	331f      	adds	r3, #31
 8002706:	b2d2      	uxtb	r2, r2
 8002708:	701a      	strb	r2, [r3, #0]
	buffer[32] = ((hk_adc1[8] & 0xFF00) >> 8);	// HK 5vrefmon MSB
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	3310      	adds	r3, #16
 800270e:	881b      	ldrh	r3, [r3, #0]
 8002710:	0a1b      	lsrs	r3, r3, #8
 8002712:	b29a      	uxth	r2, r3
 8002714:	69fb      	ldr	r3, [r7, #28]
 8002716:	3320      	adds	r3, #32
 8002718:	b2d2      	uxtb	r2, r2
 800271a:	701a      	strb	r2, [r3, #0]
	buffer[33] = (hk_adc1[8] & 0xFF);			// HK 5vrefmon LSB
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	3310      	adds	r3, #16
 8002720:	881a      	ldrh	r2, [r3, #0]
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	3321      	adds	r3, #33	; 0x21
 8002726:	b2d2      	uxtb	r2, r2
 8002728:	701a      	strb	r2, [r3, #0]
	buffer[34] = ((hk_adc1[4] & 0xFF00) >> 8);	// HK n150vmon MSB
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	3308      	adds	r3, #8
 800272e:	881b      	ldrh	r3, [r3, #0]
 8002730:	0a1b      	lsrs	r3, r3, #8
 8002732:	b29a      	uxth	r2, r3
 8002734:	69fb      	ldr	r3, [r7, #28]
 8002736:	3322      	adds	r3, #34	; 0x22
 8002738:	b2d2      	uxtb	r2, r2
 800273a:	701a      	strb	r2, [r3, #0]
	buffer[35] = (hk_adc1[4] & 0xFF);			// HK n150vmon LSB
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	3308      	adds	r3, #8
 8002740:	881a      	ldrh	r2, [r3, #0]
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	3323      	adds	r3, #35	; 0x23
 8002746:	b2d2      	uxtb	r2, r2
 8002748:	701a      	strb	r2, [r3, #0]
	buffer[36] = ((hk_adc1[5] & 0xFF00) >> 8);	// HK n800vmon MSB
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	330a      	adds	r3, #10
 800274e:	881b      	ldrh	r3, [r3, #0]
 8002750:	0a1b      	lsrs	r3, r3, #8
 8002752:	b29a      	uxth	r2, r3
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	3324      	adds	r3, #36	; 0x24
 8002758:	b2d2      	uxtb	r2, r2
 800275a:	701a      	strb	r2, [r3, #0]
	buffer[37] = (hk_adc1[5] & 0xFF);			// HK n800vmon LSB
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	330a      	adds	r3, #10
 8002760:	881a      	ldrh	r2, [r3, #0]
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	3325      	adds	r3, #37	; 0x25
 8002766:	b2d2      	uxtb	r2, r2
 8002768:	701a      	strb	r2, [r3, #0]
	buffer[38] = timestamp[0];
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	3326      	adds	r3, #38	; 0x26
 800276e:	68fa      	ldr	r2, [r7, #12]
 8002770:	e006      	b.n	8002780 <sample_hk+0x334>
 8002772:	bf00      	nop
 8002774:	24000004 	.word	0x24000004
 8002778:	24000c88 	.word	0x24000c88
 800277c:	24000be0 	.word	0x24000be0
 8002780:	7812      	ldrb	r2, [r2, #0]
 8002782:	701a      	strb	r2, [r3, #0]
	buffer[39] = timestamp[1];
 8002784:	69fb      	ldr	r3, [r7, #28]
 8002786:	3327      	adds	r3, #39	; 0x27
 8002788:	68fa      	ldr	r2, [r7, #12]
 800278a:	7852      	ldrb	r2, [r2, #1]
 800278c:	701a      	strb	r2, [r3, #0]
	buffer[40] = timestamp[2];
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	3328      	adds	r3, #40	; 0x28
 8002792:	68fa      	ldr	r2, [r7, #12]
 8002794:	7892      	ldrb	r2, [r2, #2]
 8002796:	701a      	strb	r2, [r3, #0]
	buffer[41] = timestamp[3];
 8002798:	69fb      	ldr	r3, [r7, #28]
 800279a:	3329      	adds	r3, #41	; 0x29
 800279c:	68fa      	ldr	r2, [r7, #12]
 800279e:	78d2      	ldrb	r2, [r2, #3]
 80027a0:	701a      	strb	r2, [r3, #0]
	buffer[42] = timestamp[4];
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	332a      	adds	r3, #42	; 0x2a
 80027a6:	68fa      	ldr	r2, [r7, #12]
 80027a8:	7912      	ldrb	r2, [r2, #4]
 80027aa:	701a      	strb	r2, [r3, #0]
	buffer[43] = timestamp[5];
 80027ac:	69fb      	ldr	r3, [r7, #28]
 80027ae:	332b      	adds	r3, #43	; 0x2b
 80027b0:	68fa      	ldr	r2, [r7, #12]
 80027b2:	7952      	ldrb	r2, [r2, #5]
 80027b4:	701a      	strb	r2, [r3, #0]
	buffer[44] = timestamp[6];
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	332c      	adds	r3, #44	; 0x2c
 80027ba:	68fa      	ldr	r2, [r7, #12]
 80027bc:	7992      	ldrb	r2, [r2, #6]
 80027be:	701a      	strb	r2, [r3, #0]
	buffer[45] = timestamp[7];
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	332d      	adds	r3, #45	; 0x2d
 80027c4:	68fa      	ldr	r2, [r7, #12]
 80027c6:	79d2      	ldrb	r2, [r2, #7]
 80027c8:	701a      	strb	r2, [r3, #0]

	packet_t hk_packet = create_packet(buffer, HK_DATA_SIZE);
 80027ca:	1d3b      	adds	r3, r7, #4
 80027cc:	222e      	movs	r2, #46	; 0x2e
 80027ce:	69f9      	ldr	r1, [r7, #28]
 80027d0:	4618      	mov	r0, r3
 80027d2:	f7ff fbb9 	bl	8001f48 <create_packet>
	osMessageQueuePut(mid_MsgQueue, &hk_packet, 0U, 0U);
 80027d6:	4b0f      	ldr	r3, [pc, #60]	; (8002814 <sample_hk+0x3c8>)
 80027d8:	6818      	ldr	r0, [r3, #0]
 80027da:	1d39      	adds	r1, r7, #4
 80027dc:	2300      	movs	r3, #0
 80027de:	2200      	movs	r2, #0
 80027e0:	f010 fb38 	bl	8012e54 <osMessageQueuePut>
	available_msgs++;
 80027e4:	4b0c      	ldr	r3, [pc, #48]	; (8002818 <sample_hk+0x3cc>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	3301      	adds	r3, #1
 80027ea:	4a0b      	ldr	r2, [pc, #44]	; (8002818 <sample_hk+0x3cc>)
 80027ec:	6013      	str	r3, [r2, #0]

	free(buffer);
 80027ee:	69f8      	ldr	r0, [r7, #28]
 80027f0:	f013 fd0e 	bl	8016210 <free>
	free(hk_i2c);
 80027f4:	69b8      	ldr	r0, [r7, #24]
 80027f6:	f013 fd0b 	bl	8016210 <free>
	free(hk_adc1);
 80027fa:	6978      	ldr	r0, [r7, #20]
 80027fc:	f013 fd08 	bl	8016210 <free>
	free(hk_adc3);
 8002800:	6938      	ldr	r0, [r7, #16]
 8002802:	f013 fd05 	bl	8016210 <free>
	free(timestamp);
 8002806:	68f8      	ldr	r0, [r7, #12]
 8002808:	f013 fd02 	bl	8016210 <free>
}
 800280c:	bf00      	nop
 800280e:	3720      	adds	r7, #32
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	24000bcc 	.word	0x24000bcc
 8002818:	24000bd8 	.word	0x24000bd8

0800281c <PMT_init>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_PMT_init */
void PMT_init(void *argument)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b082      	sub	sp, #8
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {

		osEventFlagsWait(event_flags, PMT_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8002824:	4b0b      	ldr	r3, [pc, #44]	; (8002854 <PMT_init+0x38>)
 8002826:	6818      	ldr	r0, [r3, #0]
 8002828:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800282c:	2200      	movs	r2, #0
 800282e:	2101      	movs	r1, #1
 8002830:	f010 fa36 	bl	8012ca0 <osEventFlagsWait>
		if(PMT_ON){
 8002834:	4b08      	ldr	r3, [pc, #32]	; (8002858 <PMT_init+0x3c>)
 8002836:	781b      	ldrb	r3, [r3, #0]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d007      	beq.n	800284c <PMT_init+0x30>
			sample_pmt();
 800283c:	f7ff fcbe 	bl	80021bc <sample_pmt>
			pmt_seq++;
 8002840:	4b06      	ldr	r3, [pc, #24]	; (800285c <PMT_init+0x40>)
 8002842:	881b      	ldrh	r3, [r3, #0]
 8002844:	3301      	adds	r3, #1
 8002846:	b29a      	uxth	r2, r3
 8002848:	4b04      	ldr	r3, [pc, #16]	; (800285c <PMT_init+0x40>)
 800284a:	801a      	strh	r2, [r3, #0]
		osThreadSuspend(PMT_taskHandle);
	}
#endif

		}
		osThreadYield();
 800284c:	f010 f948 	bl	8012ae0 <osThreadYield>
		osEventFlagsWait(event_flags, PMT_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8002850:	e7e8      	b.n	8002824 <PMT_init+0x8>
 8002852:	bf00      	nop
 8002854:	24000be8 	.word	0x24000be8
 8002858:	24000be2 	.word	0x24000be2
 800285c:	24000bdc 	.word	0x24000bdc

08002860 <ERPA_init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_ERPA_init */
void ERPA_init(void *argument)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ERPA_init */

	/* Infinite loop */
	for(;;)
	{
		osEventFlagsWait(event_flags, ERPA_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8002868:	4b0b      	ldr	r3, [pc, #44]	; (8002898 <ERPA_init+0x38>)
 800286a:	6818      	ldr	r0, [r3, #0]
 800286c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002870:	2200      	movs	r2, #0
 8002872:	2102      	movs	r1, #2
 8002874:	f010 fa14 	bl	8012ca0 <osEventFlagsWait>
		if (ERPA_ON)
 8002878:	4b08      	ldr	r3, [pc, #32]	; (800289c <ERPA_init+0x3c>)
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d007      	beq.n	8002890 <ERPA_init+0x30>
		{
			sample_erpa();
 8002880:	f7ff fd2c 	bl	80022dc <sample_erpa>
			erpa_seq++;
 8002884:	4b06      	ldr	r3, [pc, #24]	; (80028a0 <ERPA_init+0x40>)
 8002886:	881b      	ldrh	r3, [r3, #0]
 8002888:	3301      	adds	r3, #1
 800288a:	b29a      	uxth	r2, r3
 800288c:	4b04      	ldr	r3, [pc, #16]	; (80028a0 <ERPA_init+0x40>)
 800288e:	801a      	strh	r2, [r3, #0]
		osThreadSuspend(ERPA_taskHandle);
	}
#endif

		}
		osThreadYield();
 8002890:	f010 f926 	bl	8012ae0 <osThreadYield>
		osEventFlagsWait(event_flags, ERPA_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8002894:	e7e8      	b.n	8002868 <ERPA_init+0x8>
 8002896:	bf00      	nop
 8002898:	24000be8 	.word	0x24000be8
 800289c:	24000be3 	.word	0x24000be3
 80028a0:	24000bde 	.word	0x24000bde

080028a4 <HK_init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_HK_init */
void HK_init(void *argument)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b082      	sub	sp, #8
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HK_init */

	/* Infinite loop */
	for(;;)
	{
		osEventFlagsWait(event_flags, HK_FLAG_ID, osFlagsWaitAny, osWaitForever);
 80028ac:	4b0b      	ldr	r3, [pc, #44]	; (80028dc <HK_init+0x38>)
 80028ae:	6818      	ldr	r0, [r3, #0]
 80028b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80028b4:	2200      	movs	r2, #0
 80028b6:	2104      	movs	r1, #4
 80028b8:	f010 f9f2 	bl	8012ca0 <osEventFlagsWait>
		if(HK_ON)
 80028bc:	4b08      	ldr	r3, [pc, #32]	; (80028e0 <HK_init+0x3c>)
 80028be:	781b      	ldrb	r3, [r3, #0]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d007      	beq.n	80028d4 <HK_init+0x30>
		{
			sample_hk();
 80028c4:	f7ff fdc2 	bl	800244c <sample_hk>
			hk_seq++;
 80028c8:	4b06      	ldr	r3, [pc, #24]	; (80028e4 <HK_init+0x40>)
 80028ca:	881b      	ldrh	r3, [r3, #0]
 80028cc:	3301      	adds	r3, #1
 80028ce:	b29a      	uxth	r2, r3
 80028d0:	4b04      	ldr	r3, [pc, #16]	; (80028e4 <HK_init+0x40>)
 80028d2:	801a      	strh	r2, [r3, #0]
	if (hk_seq >= HK_CAP){
		osThreadSuspend(HK_taskHandle);
	}
#endif
		}
		osThreadYield();
 80028d4:	f010 f904 	bl	8012ae0 <osThreadYield>
		osEventFlagsWait(event_flags, HK_FLAG_ID, osFlagsWaitAny, osWaitForever);
 80028d8:	e7e8      	b.n	80028ac <HK_init+0x8>
 80028da:	bf00      	nop
 80028dc:	24000be8 	.word	0x24000be8
 80028e0:	24000be4 	.word	0x24000be4
 80028e4:	24000be0 	.word	0x24000be0

080028e8 <UART_RX_init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_UART_RX_init */
void UART_RX_init(void *argument)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN UART_RX_init */
	/* Infinite loop */
	for(;;)
	{
		HAL_UART_Receive_IT(&huart1, UART_RX_BUFFER, 1);
 80028f0:	2201      	movs	r2, #1
 80028f2:	4904      	ldr	r1, [pc, #16]	; (8002904 <UART_RX_init+0x1c>)
 80028f4:	4804      	ldr	r0, [pc, #16]	; (8002908 <UART_RX_init+0x20>)
 80028f6:	f00d fb29 	bl	800ff4c <HAL_UART_Receive_IT>
		osDelay(5);
 80028fa:	2005      	movs	r0, #5
 80028fc:	f010 f931 	bl	8012b62 <osDelay>
		HAL_UART_Receive_IT(&huart1, UART_RX_BUFFER, 1);
 8002900:	e7f6      	b.n	80028f0 <UART_RX_init+0x8>
 8002902:	bf00      	nop
 8002904:	24000bec 	.word	0x24000bec
 8002908:	240005ec 	.word	0x240005ec

0800290c <GPIO_on_init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_GPIO_on_init */
void GPIO_on_init(void *argument)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GPIO_on_init */
	osThreadSuspend(GPIO_on_taskHandle);
 8002914:	4b24      	ldr	r3, [pc, #144]	; (80029a8 <GPIO_on_init+0x9c>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4618      	mov	r0, r3
 800291a:	f010 f901 	bl	8012b20 <osThreadSuspend>
	/* Infinite loop */
	for(;;)
	{
		HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_SET); // sdn1
 800291e:	4b23      	ldr	r3, [pc, #140]	; (80029ac <GPIO_on_init+0xa0>)
 8002920:	2104      	movs	r1, #4
 8002922:	2201      	movs	r2, #1
 8002924:	4618      	mov	r0, r3
 8002926:	f006 f995 	bl	8008c54 <HAL_GPIO_WritePin>
		osDelay(100);
 800292a:	2064      	movs	r0, #100	; 0x64
 800292c:	f010 f919 	bl	8012b62 <osDelay>
		HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_SET); // sys on pb5
 8002930:	4b1e      	ldr	r3, [pc, #120]	; (80029ac <GPIO_on_init+0xa0>)
 8002932:	2120      	movs	r1, #32
 8002934:	2201      	movs	r2, #1
 8002936:	4618      	mov	r0, r3
 8002938:	f006 f98c 	bl	8008c54 <HAL_GPIO_WritePin>
		osDelay(100);
 800293c:	2064      	movs	r0, #100	; 0x64
 800293e:	f010 f910 	bl	8012b62 <osDelay>
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_SET); // 3v3 on pc1
 8002942:	4b1b      	ldr	r3, [pc, #108]	; (80029b0 <GPIO_on_init+0xa4>)
 8002944:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002948:	2201      	movs	r2, #1
 800294a:	4618      	mov	r0, r3
 800294c:	f006 f982 	bl	8008c54 <HAL_GPIO_WritePin>
		osDelay(100);
 8002950:	2064      	movs	r0, #100	; 0x64
 8002952:	f010 f906 	bl	8012b62 <osDelay>
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_SET); // 5v on pc7
 8002956:	4b16      	ldr	r3, [pc, #88]	; (80029b0 <GPIO_on_init+0xa4>)
 8002958:	2180      	movs	r1, #128	; 0x80
 800295a:	2201      	movs	r2, #1
 800295c:	4618      	mov	r0, r3
 800295e:	f006 f979 	bl	8008c54 <HAL_GPIO_WritePin>
		osDelay(100);
 8002962:	2064      	movs	r0, #100	; 0x64
 8002964:	f010 f8fd 	bl	8012b62 <osDelay>
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_SET); // n3v3 on pc6
 8002968:	4b11      	ldr	r3, [pc, #68]	; (80029b0 <GPIO_on_init+0xa4>)
 800296a:	2140      	movs	r1, #64	; 0x40
 800296c:	2201      	movs	r2, #1
 800296e:	4618      	mov	r0, r3
 8002970:	f006 f970 	bl	8008c54 <HAL_GPIO_WritePin>
		osDelay(100);
 8002974:	2064      	movs	r0, #100	; 0x64
 8002976:	f010 f8f4 	bl	8012b62 <osDelay>
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_SET); // n5v on pc8
 800297a:	4b0d      	ldr	r3, [pc, #52]	; (80029b0 <GPIO_on_init+0xa4>)
 800297c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002980:	2201      	movs	r2, #1
 8002982:	4618      	mov	r0, r3
 8002984:	f006 f966 	bl	8008c54 <HAL_GPIO_WritePin>
		osDelay(100);
 8002988:	2064      	movs	r0, #100	; 0x64
 800298a:	f010 f8ea 	bl	8012b62 <osDelay>
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_SET); // 15v on pc9
 800298e:	4b08      	ldr	r3, [pc, #32]	; (80029b0 <GPIO_on_init+0xa4>)
 8002990:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002994:	2201      	movs	r2, #1
 8002996:	4618      	mov	r0, r3
 8002998:	f006 f95c 	bl	8008c54 <HAL_GPIO_WritePin>
		osThreadSuspend(GPIO_on_taskHandle);
 800299c:	4b02      	ldr	r3, [pc, #8]	; (80029a8 <GPIO_on_init+0x9c>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4618      	mov	r0, r3
 80029a2:	f010 f8bd 	bl	8012b20 <osThreadSuspend>
		HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_SET); // sdn1
 80029a6:	e7ba      	b.n	800291e <GPIO_on_init+0x12>
 80029a8:	24000708 	.word	0x24000708
 80029ac:	58020400 	.word	0x58020400
 80029b0:	58020800 	.word	0x58020800

080029b4 <GPIO_off_init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_GPIO_off_init */
void GPIO_off_init(void *argument)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GPIO_off_init */
	osThreadSuspend(GPIO_off_taskHandle);
 80029bc:	4b24      	ldr	r3, [pc, #144]	; (8002a50 <GPIO_off_init+0x9c>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4618      	mov	r0, r3
 80029c2:	f010 f8ad 	bl	8012b20 <osThreadSuspend>
	/* Infinite loop */
	for(;;)
	{
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_RESET); // 15v on pc9
 80029c6:	4b23      	ldr	r3, [pc, #140]	; (8002a54 <GPIO_off_init+0xa0>)
 80029c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80029cc:	2200      	movs	r2, #0
 80029ce:	4618      	mov	r0, r3
 80029d0:	f006 f940 	bl	8008c54 <HAL_GPIO_WritePin>
		osDelay(100);
 80029d4:	2064      	movs	r0, #100	; 0x64
 80029d6:	f010 f8c4 	bl	8012b62 <osDelay>
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_RESET); // n5v on pc8
 80029da:	4b1e      	ldr	r3, [pc, #120]	; (8002a54 <GPIO_off_init+0xa0>)
 80029dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80029e0:	2200      	movs	r2, #0
 80029e2:	4618      	mov	r0, r3
 80029e4:	f006 f936 	bl	8008c54 <HAL_GPIO_WritePin>
		osDelay(100);
 80029e8:	2064      	movs	r0, #100	; 0x64
 80029ea:	f010 f8ba 	bl	8012b62 <osDelay>
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_RESET); // n3v3 on pc6
 80029ee:	4b19      	ldr	r3, [pc, #100]	; (8002a54 <GPIO_off_init+0xa0>)
 80029f0:	2140      	movs	r1, #64	; 0x40
 80029f2:	2200      	movs	r2, #0
 80029f4:	4618      	mov	r0, r3
 80029f6:	f006 f92d 	bl	8008c54 <HAL_GPIO_WritePin>
		osDelay(100);
 80029fa:	2064      	movs	r0, #100	; 0x64
 80029fc:	f010 f8b1 	bl	8012b62 <osDelay>
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_RESET); // 5v on pc7
 8002a00:	4b14      	ldr	r3, [pc, #80]	; (8002a54 <GPIO_off_init+0xa0>)
 8002a02:	2180      	movs	r1, #128	; 0x80
 8002a04:	2200      	movs	r2, #0
 8002a06:	4618      	mov	r0, r3
 8002a08:	f006 f924 	bl	8008c54 <HAL_GPIO_WritePin>
		osDelay(100);
 8002a0c:	2064      	movs	r0, #100	; 0x64
 8002a0e:	f010 f8a8 	bl	8012b62 <osDelay>
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_RESET); // 3v3 on pc1
 8002a12:	4b10      	ldr	r3, [pc, #64]	; (8002a54 <GPIO_off_init+0xa0>)
 8002a14:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002a18:	2200      	movs	r2, #0
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f006 f91a 	bl	8008c54 <HAL_GPIO_WritePin>
		osDelay(100);
 8002a20:	2064      	movs	r0, #100	; 0x64
 8002a22:	f010 f89e 	bl	8012b62 <osDelay>
		HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_RESET); // sys on pb5
 8002a26:	4b0c      	ldr	r3, [pc, #48]	; (8002a58 <GPIO_off_init+0xa4>)
 8002a28:	2120      	movs	r1, #32
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f006 f911 	bl	8008c54 <HAL_GPIO_WritePin>
		osDelay(100);
 8002a32:	2064      	movs	r0, #100	; 0x64
 8002a34:	f010 f895 	bl	8012b62 <osDelay>
		HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_RESET); // sdn1
 8002a38:	4b07      	ldr	r3, [pc, #28]	; (8002a58 <GPIO_off_init+0xa4>)
 8002a3a:	2104      	movs	r1, #4
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f006 f908 	bl	8008c54 <HAL_GPIO_WritePin>
		osThreadSuspend(GPIO_off_taskHandle);
 8002a44:	4b02      	ldr	r3, [pc, #8]	; (8002a50 <GPIO_off_init+0x9c>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f010 f869 	bl	8012b20 <osThreadSuspend>
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_RESET); // 15v on pc9
 8002a4e:	e7ba      	b.n	80029c6 <GPIO_off_init+0x12>
 8002a50:	24000968 	.word	0x24000968
 8002a54:	58020800 	.word	0x58020800
 8002a58:	58020400 	.word	0x58020400

08002a5c <UART_TX_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UART_TX_init */
void UART_TX_init(void *argument)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN UART_TX_init */
  static uint8_t tx_buffer[1000];
  uint32_t total_size = 0;
 8002a64:	2300      	movs	r3, #0
 8002a66:	60fb      	str	r3, [r7, #12]
  osStatus_t status;

  while (1) {
    total_size = 0;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	60fb      	str	r3, [r7, #12]

    // Retrieve all messages from the queue and store them in tx_buffer
    do {
      status = osMessageQueueGet(mid_MsgQueue, &msg, NULL, osWaitForever);
 8002a6c:	4b22      	ldr	r3, [pc, #136]	; (8002af8 <UART_TX_init+0x9c>)
 8002a6e:	6818      	ldr	r0, [r3, #0]
 8002a70:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002a74:	2200      	movs	r2, #0
 8002a76:	4921      	ldr	r1, [pc, #132]	; (8002afc <UART_TX_init+0xa0>)
 8002a78:	f010 fa4c 	bl	8012f14 <osMessageQueueGet>
 8002a7c:	60b8      	str	r0, [r7, #8]
      if (status == osOK) {
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d11c      	bne.n	8002abe <UART_TX_init+0x62>
        if (total_size + msg.size <= 1000) {
 8002a84:	4b1d      	ldr	r3, [pc, #116]	; (8002afc <UART_TX_init+0xa0>)
 8002a86:	889b      	ldrh	r3, [r3, #4]
 8002a88:	461a      	mov	r2, r3
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	4413      	add	r3, r2
 8002a8e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a92:	d818      	bhi.n	8002ac6 <UART_TX_init+0x6a>
          memcpy(&tx_buffer[total_size], msg.array, msg.size);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	4a1a      	ldr	r2, [pc, #104]	; (8002b00 <UART_TX_init+0xa4>)
 8002a98:	4413      	add	r3, r2
 8002a9a:	4a18      	ldr	r2, [pc, #96]	; (8002afc <UART_TX_init+0xa0>)
 8002a9c:	6811      	ldr	r1, [r2, #0]
 8002a9e:	4a17      	ldr	r2, [pc, #92]	; (8002afc <UART_TX_init+0xa0>)
 8002aa0:	8892      	ldrh	r2, [r2, #4]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f013 fbbc 	bl	8016220 <memcpy>
          free(msg.array);
 8002aa8:	4b14      	ldr	r3, [pc, #80]	; (8002afc <UART_TX_init+0xa0>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4618      	mov	r0, r3
 8002aae:	f013 fbaf 	bl	8016210 <free>
          total_size += msg.size;
 8002ab2:	4b12      	ldr	r3, [pc, #72]	; (8002afc <UART_TX_init+0xa0>)
 8002ab4:	889b      	ldrh	r3, [r3, #4]
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	4413      	add	r3, r2
 8002abc:	60fb      	str	r3, [r7, #12]
        } else {

          break;
        }
      }
    } while (status == osOK);
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d0d3      	beq.n	8002a6c <UART_TX_init+0x10>
 8002ac4:	e000      	b.n	8002ac8 <UART_TX_init+0x6c>
          break;
 8002ac6:	bf00      	nop

    if (total_size > 0) {
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d010      	beq.n	8002af0 <UART_TX_init+0x94>
      HAL_UART_Transmit_DMA(&huart1, tx_buffer, total_size);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	b29b      	uxth	r3, r3
 8002ad2:	461a      	mov	r2, r3
 8002ad4:	490a      	ldr	r1, [pc, #40]	; (8002b00 <UART_TX_init+0xa4>)
 8002ad6:	480b      	ldr	r0, [pc, #44]	; (8002b04 <UART_TX_init+0xa8>)
 8002ad8:	f00d fa84 	bl	800ffe4 <HAL_UART_Transmit_DMA>

      // Wait for transmission to complete
      while (tx_flag == 0) {
 8002adc:	e001      	b.n	8002ae2 <UART_TX_init+0x86>
        osThreadYield();
 8002ade:	f00f ffff 	bl	8012ae0 <osThreadYield>
      while (tx_flag == 0) {
 8002ae2:	4b09      	ldr	r3, [pc, #36]	; (8002b08 <UART_TX_init+0xac>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d0f9      	beq.n	8002ade <UART_TX_init+0x82>
      }

      // Reset the flag
      tx_flag = 0;
 8002aea:	4b07      	ldr	r3, [pc, #28]	; (8002b08 <UART_TX_init+0xac>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	601a      	str	r2, [r3, #0]
    }

    // Yield thread control
    osThreadYield();
 8002af0:	f00f fff6 	bl	8012ae0 <osThreadYield>
    total_size = 0;
 8002af4:	e7b8      	b.n	8002a68 <UART_TX_init+0xc>
 8002af6:	bf00      	nop
 8002af8:	24000bcc 	.word	0x24000bcc
 8002afc:	24000bd0 	.word	0x24000bd0
 8002b00:	24000c90 	.word	0x24000c90
 8002b04:	240005ec 	.word	0x240005ec
 8002b08:	24000000 	.word	0x24000000

08002b0c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a04      	ldr	r2, [pc, #16]	; (8002b2c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d101      	bne.n	8002b22 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002b1e:	f000 ff59 	bl	80039d4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002b22:	bf00      	nop
 8002b24:	3708      	adds	r7, #8
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	40001000 	.word	0x40001000

08002b30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b30:	b480      	push	{r7}
 8002b32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b34:	b672      	cpsid	i
}
 8002b36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002b38:	e7fe      	b.n	8002b38 <Error_Handler+0x8>
	...

08002b3c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b082      	sub	sp, #8
 8002b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b42:	4b0c      	ldr	r3, [pc, #48]	; (8002b74 <HAL_MspInit+0x38>)
 8002b44:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002b48:	4a0a      	ldr	r2, [pc, #40]	; (8002b74 <HAL_MspInit+0x38>)
 8002b4a:	f043 0302 	orr.w	r3, r3, #2
 8002b4e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002b52:	4b08      	ldr	r3, [pc, #32]	; (8002b74 <HAL_MspInit+0x38>)
 8002b54:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002b58:	f003 0302 	and.w	r3, r3, #2
 8002b5c:	607b      	str	r3, [r7, #4]
 8002b5e:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002b60:	2200      	movs	r2, #0
 8002b62:	210f      	movs	r1, #15
 8002b64:	f06f 0001 	mvn.w	r0, #1
 8002b68:	f002 fc42 	bl	80053f0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b6c:	bf00      	nop
 8002b6e:	3708      	adds	r7, #8
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	58024400 	.word	0x58024400

08002b78 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b08e      	sub	sp, #56	; 0x38
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b84:	2200      	movs	r2, #0
 8002b86:	601a      	str	r2, [r3, #0]
 8002b88:	605a      	str	r2, [r3, #4]
 8002b8a:	609a      	str	r2, [r3, #8]
 8002b8c:	60da      	str	r2, [r3, #12]
 8002b8e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a7b      	ldr	r2, [pc, #492]	; (8002d84 <HAL_ADC_MspInit+0x20c>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	f040 8091 	bne.w	8002cbe <HAL_ADC_MspInit+0x146>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002b9c:	4b7a      	ldr	r3, [pc, #488]	; (8002d88 <HAL_ADC_MspInit+0x210>)
 8002b9e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002ba2:	4a79      	ldr	r2, [pc, #484]	; (8002d88 <HAL_ADC_MspInit+0x210>)
 8002ba4:	f043 0320 	orr.w	r3, r3, #32
 8002ba8:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002bac:	4b76      	ldr	r3, [pc, #472]	; (8002d88 <HAL_ADC_MspInit+0x210>)
 8002bae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002bb2:	f003 0320 	and.w	r3, r3, #32
 8002bb6:	623b      	str	r3, [r7, #32]
 8002bb8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bba:	4b73      	ldr	r3, [pc, #460]	; (8002d88 <HAL_ADC_MspInit+0x210>)
 8002bbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002bc0:	4a71      	ldr	r2, [pc, #452]	; (8002d88 <HAL_ADC_MspInit+0x210>)
 8002bc2:	f043 0304 	orr.w	r3, r3, #4
 8002bc6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002bca:	4b6f      	ldr	r3, [pc, #444]	; (8002d88 <HAL_ADC_MspInit+0x210>)
 8002bcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002bd0:	f003 0304 	and.w	r3, r3, #4
 8002bd4:	61fb      	str	r3, [r7, #28]
 8002bd6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bd8:	4b6b      	ldr	r3, [pc, #428]	; (8002d88 <HAL_ADC_MspInit+0x210>)
 8002bda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002bde:	4a6a      	ldr	r2, [pc, #424]	; (8002d88 <HAL_ADC_MspInit+0x210>)
 8002be0:	f043 0301 	orr.w	r3, r3, #1
 8002be4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002be8:	4b67      	ldr	r3, [pc, #412]	; (8002d88 <HAL_ADC_MspInit+0x210>)
 8002bea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002bee:	f003 0301 	and.w	r3, r3, #1
 8002bf2:	61bb      	str	r3, [r7, #24]
 8002bf4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bf6:	4b64      	ldr	r3, [pc, #400]	; (8002d88 <HAL_ADC_MspInit+0x210>)
 8002bf8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002bfc:	4a62      	ldr	r2, [pc, #392]	; (8002d88 <HAL_ADC_MspInit+0x210>)
 8002bfe:	f043 0302 	orr.w	r3, r3, #2
 8002c02:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002c06:	4b60      	ldr	r3, [pc, #384]	; (8002d88 <HAL_ADC_MspInit+0x210>)
 8002c08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c0c:	f003 0302 	and.w	r3, r3, #2
 8002c10:	617b      	str	r3, [r7, #20]
 8002c12:	697b      	ldr	r3, [r7, #20]
    PC4     ------> ADC1_INP4
    PC5     ------> ADC1_INP8
    PB0     ------> ADC1_INP9
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8002c14:	2333      	movs	r3, #51	; 0x33
 8002c16:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c18:	2303      	movs	r3, #3
 8002c1a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c24:	4619      	mov	r1, r3
 8002c26:	4859      	ldr	r0, [pc, #356]	; (8002d8c <HAL_ADC_MspInit+0x214>)
 8002c28:	f005 fe4c 	bl	80088c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6
 8002c2c:	23ce      	movs	r3, #206	; 0xce
 8002c2e:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c30:	2303      	movs	r3, #3
 8002c32:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c34:	2300      	movs	r3, #0
 8002c36:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c3c:	4619      	mov	r1, r3
 8002c3e:	4854      	ldr	r0, [pc, #336]	; (8002d90 <HAL_ADC_MspInit+0x218>)
 8002c40:	f005 fe40 	bl	80088c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002c44:	2303      	movs	r3, #3
 8002c46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c48:	2303      	movs	r3, #3
 8002c4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c54:	4619      	mov	r1, r3
 8002c56:	484f      	ldr	r0, [pc, #316]	; (8002d94 <HAL_ADC_MspInit+0x21c>)
 8002c58:	f005 fe34 	bl	80088c4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8002c5c:	4b4e      	ldr	r3, [pc, #312]	; (8002d98 <HAL_ADC_MspInit+0x220>)
 8002c5e:	4a4f      	ldr	r2, [pc, #316]	; (8002d9c <HAL_ADC_MspInit+0x224>)
 8002c60:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002c62:	4b4d      	ldr	r3, [pc, #308]	; (8002d98 <HAL_ADC_MspInit+0x220>)
 8002c64:	2209      	movs	r2, #9
 8002c66:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c68:	4b4b      	ldr	r3, [pc, #300]	; (8002d98 <HAL_ADC_MspInit+0x220>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c6e:	4b4a      	ldr	r3, [pc, #296]	; (8002d98 <HAL_ADC_MspInit+0x220>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002c74:	4b48      	ldr	r3, [pc, #288]	; (8002d98 <HAL_ADC_MspInit+0x220>)
 8002c76:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c7a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002c7c:	4b46      	ldr	r3, [pc, #280]	; (8002d98 <HAL_ADC_MspInit+0x220>)
 8002c7e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c82:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002c84:	4b44      	ldr	r3, [pc, #272]	; (8002d98 <HAL_ADC_MspInit+0x220>)
 8002c86:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c8a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002c8c:	4b42      	ldr	r3, [pc, #264]	; (8002d98 <HAL_ADC_MspInit+0x220>)
 8002c8e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c92:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002c94:	4b40      	ldr	r3, [pc, #256]	; (8002d98 <HAL_ADC_MspInit+0x220>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c9a:	4b3f      	ldr	r3, [pc, #252]	; (8002d98 <HAL_ADC_MspInit+0x220>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002ca0:	483d      	ldr	r0, [pc, #244]	; (8002d98 <HAL_ADC_MspInit+0x220>)
 8002ca2:	f002 ffd3 	bl	8005c4c <HAL_DMA_Init>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d001      	beq.n	8002cb0 <HAL_ADC_MspInit+0x138>
    {
      Error_Handler();
 8002cac:	f7ff ff40 	bl	8002b30 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	4a39      	ldr	r2, [pc, #228]	; (8002d98 <HAL_ADC_MspInit+0x220>)
 8002cb4:	64da      	str	r2, [r3, #76]	; 0x4c
 8002cb6:	4a38      	ldr	r2, [pc, #224]	; (8002d98 <HAL_ADC_MspInit+0x220>)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8002cbc:	e05e      	b.n	8002d7c <HAL_ADC_MspInit+0x204>
  else if(hadc->Instance==ADC3)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a37      	ldr	r2, [pc, #220]	; (8002da0 <HAL_ADC_MspInit+0x228>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d159      	bne.n	8002d7c <HAL_ADC_MspInit+0x204>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002cc8:	4b2f      	ldr	r3, [pc, #188]	; (8002d88 <HAL_ADC_MspInit+0x210>)
 8002cca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002cce:	4a2e      	ldr	r2, [pc, #184]	; (8002d88 <HAL_ADC_MspInit+0x210>)
 8002cd0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cd4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002cd8:	4b2b      	ldr	r3, [pc, #172]	; (8002d88 <HAL_ADC_MspInit+0x210>)
 8002cda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002cde:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ce2:	613b      	str	r3, [r7, #16]
 8002ce4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ce6:	4b28      	ldr	r3, [pc, #160]	; (8002d88 <HAL_ADC_MspInit+0x210>)
 8002ce8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002cec:	4a26      	ldr	r2, [pc, #152]	; (8002d88 <HAL_ADC_MspInit+0x210>)
 8002cee:	f043 0304 	orr.w	r3, r3, #4
 8002cf2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002cf6:	4b24      	ldr	r3, [pc, #144]	; (8002d88 <HAL_ADC_MspInit+0x210>)
 8002cf8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002cfc:	f003 0304 	and.w	r3, r3, #4
 8002d00:	60fb      	str	r3, [r7, #12]
 8002d02:	68fb      	ldr	r3, [r7, #12]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8002d04:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 8002d08:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8002d0c:	f000 fe8e 	bl	8003a2c <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 8002d10:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8002d14:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8002d18:	f000 fe88 	bl	8003a2c <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc3.Instance = DMA1_Stream1;
 8002d1c:	4b21      	ldr	r3, [pc, #132]	; (8002da4 <HAL_ADC_MspInit+0x22c>)
 8002d1e:	4a22      	ldr	r2, [pc, #136]	; (8002da8 <HAL_ADC_MspInit+0x230>)
 8002d20:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8002d22:	4b20      	ldr	r3, [pc, #128]	; (8002da4 <HAL_ADC_MspInit+0x22c>)
 8002d24:	2273      	movs	r2, #115	; 0x73
 8002d26:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d28:	4b1e      	ldr	r3, [pc, #120]	; (8002da4 <HAL_ADC_MspInit+0x22c>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d2e:	4b1d      	ldr	r3, [pc, #116]	; (8002da4 <HAL_ADC_MspInit+0x22c>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8002d34:	4b1b      	ldr	r3, [pc, #108]	; (8002da4 <HAL_ADC_MspInit+0x22c>)
 8002d36:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d3a:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002d3c:	4b19      	ldr	r3, [pc, #100]	; (8002da4 <HAL_ADC_MspInit+0x22c>)
 8002d3e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002d42:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002d44:	4b17      	ldr	r3, [pc, #92]	; (8002da4 <HAL_ADC_MspInit+0x22c>)
 8002d46:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d4a:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8002d4c:	4b15      	ldr	r3, [pc, #84]	; (8002da4 <HAL_ADC_MspInit+0x22c>)
 8002d4e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002d52:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8002d54:	4b13      	ldr	r3, [pc, #76]	; (8002da4 <HAL_ADC_MspInit+0x22c>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d5a:	4b12      	ldr	r3, [pc, #72]	; (8002da4 <HAL_ADC_MspInit+0x22c>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8002d60:	4810      	ldr	r0, [pc, #64]	; (8002da4 <HAL_ADC_MspInit+0x22c>)
 8002d62:	f002 ff73 	bl	8005c4c <HAL_DMA_Init>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d001      	beq.n	8002d70 <HAL_ADC_MspInit+0x1f8>
      Error_Handler();
 8002d6c:	f7ff fee0 	bl	8002b30 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	4a0c      	ldr	r2, [pc, #48]	; (8002da4 <HAL_ADC_MspInit+0x22c>)
 8002d74:	64da      	str	r2, [r3, #76]	; 0x4c
 8002d76:	4a0b      	ldr	r2, [pc, #44]	; (8002da4 <HAL_ADC_MspInit+0x22c>)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002d7c:	bf00      	nop
 8002d7e:	3738      	adds	r7, #56	; 0x38
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	40022000 	.word	0x40022000
 8002d88:	58024400 	.word	0x58024400
 8002d8c:	58020800 	.word	0x58020800
 8002d90:	58020000 	.word	0x58020000
 8002d94:	58020400 	.word	0x58020400
 8002d98:	24000204 	.word	0x24000204
 8002d9c:	40020010 	.word	0x40020010
 8002da0:	58026000 	.word	0x58026000
 8002da4:	2400027c 	.word	0x2400027c
 8002da8:	40020028 	.word	0x40020028

08002dac <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b08a      	sub	sp, #40	; 0x28
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002db4:	f107 0314 	add.w	r3, r7, #20
 8002db8:	2200      	movs	r2, #0
 8002dba:	601a      	str	r2, [r3, #0]
 8002dbc:	605a      	str	r2, [r3, #4]
 8002dbe:	609a      	str	r2, [r3, #8]
 8002dc0:	60da      	str	r2, [r3, #12]
 8002dc2:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a34      	ldr	r2, [pc, #208]	; (8002e9c <HAL_DAC_MspInit+0xf0>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d161      	bne.n	8002e92 <HAL_DAC_MspInit+0xe6>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 8002dce:	4b34      	ldr	r3, [pc, #208]	; (8002ea0 <HAL_DAC_MspInit+0xf4>)
 8002dd0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002dd4:	4a32      	ldr	r2, [pc, #200]	; (8002ea0 <HAL_DAC_MspInit+0xf4>)
 8002dd6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002dda:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002dde:	4b30      	ldr	r3, [pc, #192]	; (8002ea0 <HAL_DAC_MspInit+0xf4>)
 8002de0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002de4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002de8:	613b      	str	r3, [r7, #16]
 8002dea:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dec:	4b2c      	ldr	r3, [pc, #176]	; (8002ea0 <HAL_DAC_MspInit+0xf4>)
 8002dee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002df2:	4a2b      	ldr	r2, [pc, #172]	; (8002ea0 <HAL_DAC_MspInit+0xf4>)
 8002df4:	f043 0301 	orr.w	r3, r3, #1
 8002df8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002dfc:	4b28      	ldr	r3, [pc, #160]	; (8002ea0 <HAL_DAC_MspInit+0xf4>)
 8002dfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e02:	f003 0301 	and.w	r3, r3, #1
 8002e06:	60fb      	str	r3, [r7, #12]
 8002e08:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002e0a:	2310      	movs	r3, #16
 8002e0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e12:	2300      	movs	r3, #0
 8002e14:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e16:	f107 0314 	add.w	r3, r7, #20
 8002e1a:	4619      	mov	r1, r3
 8002e1c:	4821      	ldr	r0, [pc, #132]	; (8002ea4 <HAL_DAC_MspInit+0xf8>)
 8002e1e:	f005 fd51 	bl	80088c4 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Stream5;
 8002e22:	4b21      	ldr	r3, [pc, #132]	; (8002ea8 <HAL_DAC_MspInit+0xfc>)
 8002e24:	4a21      	ldr	r2, [pc, #132]	; (8002eac <HAL_DAC_MspInit+0x100>)
 8002e26:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8002e28:	4b1f      	ldr	r3, [pc, #124]	; (8002ea8 <HAL_DAC_MspInit+0xfc>)
 8002e2a:	2243      	movs	r2, #67	; 0x43
 8002e2c:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e2e:	4b1e      	ldr	r3, [pc, #120]	; (8002ea8 <HAL_DAC_MspInit+0xfc>)
 8002e30:	2240      	movs	r2, #64	; 0x40
 8002e32:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e34:	4b1c      	ldr	r3, [pc, #112]	; (8002ea8 <HAL_DAC_MspInit+0xfc>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002e3a:	4b1b      	ldr	r3, [pc, #108]	; (8002ea8 <HAL_DAC_MspInit+0xfc>)
 8002e3c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e40:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002e42:	4b19      	ldr	r3, [pc, #100]	; (8002ea8 <HAL_DAC_MspInit+0xfc>)
 8002e44:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002e48:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002e4a:	4b17      	ldr	r3, [pc, #92]	; (8002ea8 <HAL_DAC_MspInit+0xfc>)
 8002e4c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002e50:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8002e52:	4b15      	ldr	r3, [pc, #84]	; (8002ea8 <HAL_DAC_MspInit+0xfc>)
 8002e54:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e58:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002e5a:	4b13      	ldr	r3, [pc, #76]	; (8002ea8 <HAL_DAC_MspInit+0xfc>)
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e60:	4b11      	ldr	r3, [pc, #68]	; (8002ea8 <HAL_DAC_MspInit+0xfc>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8002e66:	4810      	ldr	r0, [pc, #64]	; (8002ea8 <HAL_DAC_MspInit+0xfc>)
 8002e68:	f002 fef0 	bl	8005c4c <HAL_DMA_Init>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d001      	beq.n	8002e76 <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 8002e72:	f7ff fe5d 	bl	8002b30 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	4a0b      	ldr	r2, [pc, #44]	; (8002ea8 <HAL_DAC_MspInit+0xfc>)
 8002e7a:	609a      	str	r2, [r3, #8]
 8002e7c:	4a0a      	ldr	r2, [pc, #40]	; (8002ea8 <HAL_DAC_MspInit+0xfc>)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8002e82:	2200      	movs	r2, #0
 8002e84:	2105      	movs	r1, #5
 8002e86:	2036      	movs	r0, #54	; 0x36
 8002e88:	f002 fab2 	bl	80053f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002e8c:	2036      	movs	r0, #54	; 0x36
 8002e8e:	f002 fac9 	bl	8005424 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8002e92:	bf00      	nop
 8002e94:	3728      	adds	r7, #40	; 0x28
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop
 8002e9c:	40007400 	.word	0x40007400
 8002ea0:	58024400 	.word	0x58024400
 8002ea4:	58020000 	.word	0x58020000
 8002ea8:	24000308 	.word	0x24000308
 8002eac:	40020088 	.word	0x40020088

08002eb0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b0ba      	sub	sp, #232	; 0xe8
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eb8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	601a      	str	r2, [r3, #0]
 8002ec0:	605a      	str	r2, [r3, #4]
 8002ec2:	609a      	str	r2, [r3, #8]
 8002ec4:	60da      	str	r2, [r3, #12]
 8002ec6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ec8:	f107 0310 	add.w	r3, r7, #16
 8002ecc:	22c0      	movs	r2, #192	; 0xc0
 8002ece:	2100      	movs	r1, #0
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f013 f9b3 	bl	801623c <memset>
  if(hi2c->Instance==I2C1)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a27      	ldr	r2, [pc, #156]	; (8002f78 <HAL_I2C_MspInit+0xc8>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d146      	bne.n	8002f6e <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002ee0:	f04f 0208 	mov.w	r2, #8
 8002ee4:	f04f 0300 	mov.w	r3, #0
 8002ee8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8002eec:	2300      	movs	r3, #0
 8002eee:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ef2:	f107 0310 	add.w	r3, r7, #16
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f007 fd44 	bl	800a984 <HAL_RCCEx_PeriphCLKConfig>
 8002efc:	4603      	mov	r3, r0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d001      	beq.n	8002f06 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8002f02:	f7ff fe15 	bl	8002b30 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f06:	4b1d      	ldr	r3, [pc, #116]	; (8002f7c <HAL_I2C_MspInit+0xcc>)
 8002f08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f0c:	4a1b      	ldr	r2, [pc, #108]	; (8002f7c <HAL_I2C_MspInit+0xcc>)
 8002f0e:	f043 0302 	orr.w	r3, r3, #2
 8002f12:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002f16:	4b19      	ldr	r3, [pc, #100]	; (8002f7c <HAL_I2C_MspInit+0xcc>)
 8002f18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f1c:	f003 0302 	and.w	r3, r3, #2
 8002f20:	60fb      	str	r3, [r7, #12]
 8002f22:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002f24:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002f28:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f2c:	2312      	movs	r3, #18
 8002f2e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f32:	2300      	movs	r3, #0
 8002f34:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002f3e:	2304      	movs	r3, #4
 8002f40:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f44:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002f48:	4619      	mov	r1, r3
 8002f4a:	480d      	ldr	r0, [pc, #52]	; (8002f80 <HAL_I2C_MspInit+0xd0>)
 8002f4c:	f005 fcba 	bl	80088c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002f50:	4b0a      	ldr	r3, [pc, #40]	; (8002f7c <HAL_I2C_MspInit+0xcc>)
 8002f52:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002f56:	4a09      	ldr	r2, [pc, #36]	; (8002f7c <HAL_I2C_MspInit+0xcc>)
 8002f58:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002f5c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002f60:	4b06      	ldr	r3, [pc, #24]	; (8002f7c <HAL_I2C_MspInit+0xcc>)
 8002f62:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002f66:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f6a:	60bb      	str	r3, [r7, #8]
 8002f6c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002f6e:	bf00      	nop
 8002f70:	37e8      	adds	r7, #232	; 0xe8
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	40005400 	.word	0x40005400
 8002f7c:	58024400 	.word	0x58024400
 8002f80:	58020400 	.word	0x58020400

08002f84 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b0b2      	sub	sp, #200	; 0xc8
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002f8c:	f107 0308 	add.w	r3, r7, #8
 8002f90:	22c0      	movs	r2, #192	; 0xc0
 8002f92:	2100      	movs	r1, #0
 8002f94:	4618      	mov	r0, r3
 8002f96:	f013 f951 	bl	801623c <memset>
  if(hrtc->Instance==RTC)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a10      	ldr	r2, [pc, #64]	; (8002fe0 <HAL_RTC_MspInit+0x5c>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d119      	bne.n	8002fd8 <HAL_RTC_MspInit+0x54>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002fa4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002fa8:	f04f 0300 	mov.w	r3, #0
 8002fac:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002fb0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002fb4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002fb8:	f107 0308 	add.w	r3, r7, #8
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f007 fce1 	bl	800a984 <HAL_RCCEx_PeriphCLKConfig>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d001      	beq.n	8002fcc <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 8002fc8:	f7ff fdb2 	bl	8002b30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002fcc:	4b05      	ldr	r3, [pc, #20]	; (8002fe4 <HAL_RTC_MspInit+0x60>)
 8002fce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fd0:	4a04      	ldr	r2, [pc, #16]	; (8002fe4 <HAL_RTC_MspInit+0x60>)
 8002fd2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002fd6:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002fd8:	bf00      	nop
 8002fda:	37c8      	adds	r7, #200	; 0xc8
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	58004000 	.word	0x58004000
 8002fe4:	58024400 	.word	0x58024400

08002fe8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b0bc      	sub	sp, #240	; 0xf0
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ff0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	601a      	str	r2, [r3, #0]
 8002ff8:	605a      	str	r2, [r3, #4]
 8002ffa:	609a      	str	r2, [r3, #8]
 8002ffc:	60da      	str	r2, [r3, #12]
 8002ffe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003000:	f107 0318 	add.w	r3, r7, #24
 8003004:	22c0      	movs	r2, #192	; 0xc0
 8003006:	2100      	movs	r1, #0
 8003008:	4618      	mov	r0, r3
 800300a:	f013 f917 	bl	801623c <memset>
  if(hspi->Instance==SPI1)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a4c      	ldr	r2, [pc, #304]	; (8003144 <HAL_SPI_MspInit+0x15c>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d145      	bne.n	80030a4 <HAL_SPI_MspInit+0xbc>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8003018:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800301c:	f04f 0300 	mov.w	r3, #0
 8003020:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8003024:	2300      	movs	r3, #0
 8003026:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003028:	f107 0318 	add.w	r3, r7, #24
 800302c:	4618      	mov	r0, r3
 800302e:	f007 fca9 	bl	800a984 <HAL_RCCEx_PeriphCLKConfig>
 8003032:	4603      	mov	r3, r0
 8003034:	2b00      	cmp	r3, #0
 8003036:	d001      	beq.n	800303c <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8003038:	f7ff fd7a 	bl	8002b30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800303c:	4b42      	ldr	r3, [pc, #264]	; (8003148 <HAL_SPI_MspInit+0x160>)
 800303e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003042:	4a41      	ldr	r2, [pc, #260]	; (8003148 <HAL_SPI_MspInit+0x160>)
 8003044:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003048:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800304c:	4b3e      	ldr	r3, [pc, #248]	; (8003148 <HAL_SPI_MspInit+0x160>)
 800304e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003052:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003056:	617b      	str	r3, [r7, #20]
 8003058:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800305a:	4b3b      	ldr	r3, [pc, #236]	; (8003148 <HAL_SPI_MspInit+0x160>)
 800305c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003060:	4a39      	ldr	r2, [pc, #228]	; (8003148 <HAL_SPI_MspInit+0x160>)
 8003062:	f043 0302 	orr.w	r3, r3, #2
 8003066:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800306a:	4b37      	ldr	r3, [pc, #220]	; (8003148 <HAL_SPI_MspInit+0x160>)
 800306c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003070:	f003 0302 	and.w	r3, r3, #2
 8003074:	613b      	str	r3, [r7, #16]
 8003076:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8003078:	2318      	movs	r3, #24
 800307a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800307e:	2302      	movs	r3, #2
 8003080:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003084:	2300      	movs	r3, #0
 8003086:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800308a:	2300      	movs	r3, #0
 800308c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003090:	2305      	movs	r3, #5
 8003092:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003096:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800309a:	4619      	mov	r1, r3
 800309c:	482b      	ldr	r0, [pc, #172]	; (800314c <HAL_SPI_MspInit+0x164>)
 800309e:	f005 fc11 	bl	80088c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80030a2:	e04a      	b.n	800313a <HAL_SPI_MspInit+0x152>
  else if(hspi->Instance==SPI2)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a29      	ldr	r2, [pc, #164]	; (8003150 <HAL_SPI_MspInit+0x168>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d145      	bne.n	800313a <HAL_SPI_MspInit+0x152>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80030ae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80030b2:	f04f 0300 	mov.w	r3, #0
 80030b6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80030ba:	2300      	movs	r3, #0
 80030bc:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80030be:	f107 0318 	add.w	r3, r7, #24
 80030c2:	4618      	mov	r0, r3
 80030c4:	f007 fc5e 	bl	800a984 <HAL_RCCEx_PeriphCLKConfig>
 80030c8:	4603      	mov	r3, r0
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d001      	beq.n	80030d2 <HAL_SPI_MspInit+0xea>
      Error_Handler();
 80030ce:	f7ff fd2f 	bl	8002b30 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80030d2:	4b1d      	ldr	r3, [pc, #116]	; (8003148 <HAL_SPI_MspInit+0x160>)
 80030d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80030d8:	4a1b      	ldr	r2, [pc, #108]	; (8003148 <HAL_SPI_MspInit+0x160>)
 80030da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030de:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80030e2:	4b19      	ldr	r3, [pc, #100]	; (8003148 <HAL_SPI_MspInit+0x160>)
 80030e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80030e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030ec:	60fb      	str	r3, [r7, #12]
 80030ee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030f0:	4b15      	ldr	r3, [pc, #84]	; (8003148 <HAL_SPI_MspInit+0x160>)
 80030f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80030f6:	4a14      	ldr	r2, [pc, #80]	; (8003148 <HAL_SPI_MspInit+0x160>)
 80030f8:	f043 0302 	orr.w	r3, r3, #2
 80030fc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003100:	4b11      	ldr	r3, [pc, #68]	; (8003148 <HAL_SPI_MspInit+0x160>)
 8003102:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003106:	f003 0302 	and.w	r3, r3, #2
 800310a:	60bb      	str	r3, [r7, #8]
 800310c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800310e:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8003112:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003116:	2302      	movs	r3, #2
 8003118:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800311c:	2300      	movs	r3, #0
 800311e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003122:	2300      	movs	r3, #0
 8003124:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003128:	2305      	movs	r3, #5
 800312a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800312e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8003132:	4619      	mov	r1, r3
 8003134:	4805      	ldr	r0, [pc, #20]	; (800314c <HAL_SPI_MspInit+0x164>)
 8003136:	f005 fbc5 	bl	80088c4 <HAL_GPIO_Init>
}
 800313a:	bf00      	nop
 800313c:	37f0      	adds	r7, #240	; 0xf0
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	40013000 	.word	0x40013000
 8003148:	58024400 	.word	0x58024400
 800314c:	58020400 	.word	0x58020400
 8003150:	40003800 	.word	0x40003800

08003154 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b086      	sub	sp, #24
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a37      	ldr	r2, [pc, #220]	; (8003240 <HAL_TIM_Base_MspInit+0xec>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d12f      	bne.n	80031c6 <HAL_TIM_Base_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003166:	4b37      	ldr	r3, [pc, #220]	; (8003244 <HAL_TIM_Base_MspInit+0xf0>)
 8003168:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800316c:	4a35      	ldr	r2, [pc, #212]	; (8003244 <HAL_TIM_Base_MspInit+0xf0>)
 800316e:	f043 0301 	orr.w	r3, r3, #1
 8003172:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003176:	4b33      	ldr	r3, [pc, #204]	; (8003244 <HAL_TIM_Base_MspInit+0xf0>)
 8003178:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800317c:	f003 0301 	and.w	r3, r3, #1
 8003180:	617b      	str	r3, [r7, #20]
 8003182:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 5, 0);
 8003184:	2200      	movs	r2, #0
 8003186:	2105      	movs	r1, #5
 8003188:	2018      	movs	r0, #24
 800318a:	f002 f931 	bl	80053f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 800318e:	2018      	movs	r0, #24
 8003190:	f002 f948 	bl	8005424 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 5, 0);
 8003194:	2200      	movs	r2, #0
 8003196:	2105      	movs	r1, #5
 8003198:	2019      	movs	r0, #25
 800319a:	f002 f929 	bl	80053f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800319e:	2019      	movs	r0, #25
 80031a0:	f002 f940 	bl	8005424 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 5, 0);
 80031a4:	2200      	movs	r2, #0
 80031a6:	2105      	movs	r1, #5
 80031a8:	201a      	movs	r0, #26
 80031aa:	f002 f921 	bl	80053f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 80031ae:	201a      	movs	r0, #26
 80031b0:	f002 f938 	bl	8005424 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 80031b4:	2200      	movs	r2, #0
 80031b6:	2105      	movs	r1, #5
 80031b8:	201b      	movs	r0, #27
 80031ba:	f002 f919 	bl	80053f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80031be:	201b      	movs	r0, #27
 80031c0:	f002 f930 	bl	8005424 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80031c4:	e038      	b.n	8003238 <HAL_TIM_Base_MspInit+0xe4>
  else if(htim_base->Instance==TIM2)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031ce:	d117      	bne.n	8003200 <HAL_TIM_Base_MspInit+0xac>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80031d0:	4b1c      	ldr	r3, [pc, #112]	; (8003244 <HAL_TIM_Base_MspInit+0xf0>)
 80031d2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80031d6:	4a1b      	ldr	r2, [pc, #108]	; (8003244 <HAL_TIM_Base_MspInit+0xf0>)
 80031d8:	f043 0301 	orr.w	r3, r3, #1
 80031dc:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80031e0:	4b18      	ldr	r3, [pc, #96]	; (8003244 <HAL_TIM_Base_MspInit+0xf0>)
 80031e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80031e6:	f003 0301 	and.w	r3, r3, #1
 80031ea:	613b      	str	r3, [r7, #16]
 80031ec:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80031ee:	2200      	movs	r2, #0
 80031f0:	2105      	movs	r1, #5
 80031f2:	201c      	movs	r0, #28
 80031f4:	f002 f8fc 	bl	80053f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80031f8:	201c      	movs	r0, #28
 80031fa:	f002 f913 	bl	8005424 <HAL_NVIC_EnableIRQ>
}
 80031fe:	e01b      	b.n	8003238 <HAL_TIM_Base_MspInit+0xe4>
  else if(htim_base->Instance==TIM3)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a10      	ldr	r2, [pc, #64]	; (8003248 <HAL_TIM_Base_MspInit+0xf4>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d116      	bne.n	8003238 <HAL_TIM_Base_MspInit+0xe4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800320a:	4b0e      	ldr	r3, [pc, #56]	; (8003244 <HAL_TIM_Base_MspInit+0xf0>)
 800320c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003210:	4a0c      	ldr	r2, [pc, #48]	; (8003244 <HAL_TIM_Base_MspInit+0xf0>)
 8003212:	f043 0302 	orr.w	r3, r3, #2
 8003216:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800321a:	4b0a      	ldr	r3, [pc, #40]	; (8003244 <HAL_TIM_Base_MspInit+0xf0>)
 800321c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003220:	f003 0302 	and.w	r3, r3, #2
 8003224:	60fb      	str	r3, [r7, #12]
 8003226:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8003228:	2200      	movs	r2, #0
 800322a:	2105      	movs	r1, #5
 800322c:	201d      	movs	r0, #29
 800322e:	f002 f8df 	bl	80053f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003232:	201d      	movs	r0, #29
 8003234:	f002 f8f6 	bl	8005424 <HAL_NVIC_EnableIRQ>
}
 8003238:	bf00      	nop
 800323a:	3718      	adds	r7, #24
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}
 8003240:	40010000 	.word	0x40010000
 8003244:	58024400 	.word	0x58024400
 8003248:	40000400 	.word	0x40000400

0800324c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b08a      	sub	sp, #40	; 0x28
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003254:	f107 0314 	add.w	r3, r7, #20
 8003258:	2200      	movs	r2, #0
 800325a:	601a      	str	r2, [r3, #0]
 800325c:	605a      	str	r2, [r3, #4]
 800325e:	609a      	str	r2, [r3, #8]
 8003260:	60da      	str	r2, [r3, #12]
 8003262:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a26      	ldr	r2, [pc, #152]	; (8003304 <HAL_TIM_MspPostInit+0xb8>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d120      	bne.n	80032b0 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800326e:	4b26      	ldr	r3, [pc, #152]	; (8003308 <HAL_TIM_MspPostInit+0xbc>)
 8003270:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003274:	4a24      	ldr	r2, [pc, #144]	; (8003308 <HAL_TIM_MspPostInit+0xbc>)
 8003276:	f043 0301 	orr.w	r3, r3, #1
 800327a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800327e:	4b22      	ldr	r3, [pc, #136]	; (8003308 <HAL_TIM_MspPostInit+0xbc>)
 8003280:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003284:	f003 0301 	and.w	r3, r3, #1
 8003288:	613b      	str	r3, [r7, #16]
 800328a:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800328c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003290:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003292:	2302      	movs	r3, #2
 8003294:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003296:	2300      	movs	r3, #0
 8003298:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800329a:	2300      	movs	r3, #0
 800329c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800329e:	2301      	movs	r3, #1
 80032a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032a2:	f107 0314 	add.w	r3, r7, #20
 80032a6:	4619      	mov	r1, r3
 80032a8:	4818      	ldr	r0, [pc, #96]	; (800330c <HAL_TIM_MspPostInit+0xc0>)
 80032aa:	f005 fb0b 	bl	80088c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80032ae:	e024      	b.n	80032fa <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM2)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032b8:	d11f      	bne.n	80032fa <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032ba:	4b13      	ldr	r3, [pc, #76]	; (8003308 <HAL_TIM_MspPostInit+0xbc>)
 80032bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80032c0:	4a11      	ldr	r2, [pc, #68]	; (8003308 <HAL_TIM_MspPostInit+0xbc>)
 80032c2:	f043 0302 	orr.w	r3, r3, #2
 80032c6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80032ca:	4b0f      	ldr	r3, [pc, #60]	; (8003308 <HAL_TIM_MspPostInit+0xbc>)
 80032cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80032d0:	f003 0302 	and.w	r3, r3, #2
 80032d4:	60fb      	str	r3, [r7, #12]
 80032d6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80032d8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80032dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032de:	2302      	movs	r3, #2
 80032e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032e2:	2300      	movs	r3, #0
 80032e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032e6:	2300      	movs	r3, #0
 80032e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80032ea:	2301      	movs	r3, #1
 80032ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032ee:	f107 0314 	add.w	r3, r7, #20
 80032f2:	4619      	mov	r1, r3
 80032f4:	4806      	ldr	r0, [pc, #24]	; (8003310 <HAL_TIM_MspPostInit+0xc4>)
 80032f6:	f005 fae5 	bl	80088c4 <HAL_GPIO_Init>
}
 80032fa:	bf00      	nop
 80032fc:	3728      	adds	r7, #40	; 0x28
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop
 8003304:	40010000 	.word	0x40010000
 8003308:	58024400 	.word	0x58024400
 800330c:	58020000 	.word	0x58020000
 8003310:	58020400 	.word	0x58020400

08003314 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b0ba      	sub	sp, #232	; 0xe8
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800331c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003320:	2200      	movs	r2, #0
 8003322:	601a      	str	r2, [r3, #0]
 8003324:	605a      	str	r2, [r3, #4]
 8003326:	609a      	str	r2, [r3, #8]
 8003328:	60da      	str	r2, [r3, #12]
 800332a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800332c:	f107 0310 	add.w	r3, r7, #16
 8003330:	22c0      	movs	r2, #192	; 0xc0
 8003332:	2100      	movs	r1, #0
 8003334:	4618      	mov	r0, r3
 8003336:	f012 ff81 	bl	801623c <memset>
  if(huart->Instance==USART1)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a41      	ldr	r2, [pc, #260]	; (8003444 <HAL_UART_MspInit+0x130>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d17b      	bne.n	800343c <HAL_UART_MspInit+0x128>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003344:	f04f 0201 	mov.w	r2, #1
 8003348:	f04f 0300 	mov.w	r3, #0
 800334c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8003350:	2300      	movs	r3, #0
 8003352:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003356:	f107 0310 	add.w	r3, r7, #16
 800335a:	4618      	mov	r0, r3
 800335c:	f007 fb12 	bl	800a984 <HAL_RCCEx_PeriphCLKConfig>
 8003360:	4603      	mov	r3, r0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d001      	beq.n	800336a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8003366:	f7ff fbe3 	bl	8002b30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800336a:	4b37      	ldr	r3, [pc, #220]	; (8003448 <HAL_UART_MspInit+0x134>)
 800336c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003370:	4a35      	ldr	r2, [pc, #212]	; (8003448 <HAL_UART_MspInit+0x134>)
 8003372:	f043 0310 	orr.w	r3, r3, #16
 8003376:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800337a:	4b33      	ldr	r3, [pc, #204]	; (8003448 <HAL_UART_MspInit+0x134>)
 800337c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003380:	f003 0310 	and.w	r3, r3, #16
 8003384:	60fb      	str	r3, [r7, #12]
 8003386:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003388:	4b2f      	ldr	r3, [pc, #188]	; (8003448 <HAL_UART_MspInit+0x134>)
 800338a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800338e:	4a2e      	ldr	r2, [pc, #184]	; (8003448 <HAL_UART_MspInit+0x134>)
 8003390:	f043 0301 	orr.w	r3, r3, #1
 8003394:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003398:	4b2b      	ldr	r3, [pc, #172]	; (8003448 <HAL_UART_MspInit+0x134>)
 800339a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800339e:	f003 0301 	and.w	r3, r3, #1
 80033a2:	60bb      	str	r3, [r7, #8]
 80033a4:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80033a6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80033aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033ae:	2302      	movs	r3, #2
 80033b0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033b4:	2300      	movs	r3, #0
 80033b6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033ba:	2300      	movs	r3, #0
 80033bc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80033c0:	2307      	movs	r3, #7
 80033c2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033c6:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80033ca:	4619      	mov	r1, r3
 80033cc:	481f      	ldr	r0, [pc, #124]	; (800344c <HAL_UART_MspInit+0x138>)
 80033ce:	f005 fa79 	bl	80088c4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Stream2;
 80033d2:	4b1f      	ldr	r3, [pc, #124]	; (8003450 <HAL_UART_MspInit+0x13c>)
 80033d4:	4a1f      	ldr	r2, [pc, #124]	; (8003454 <HAL_UART_MspInit+0x140>)
 80033d6:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80033d8:	4b1d      	ldr	r3, [pc, #116]	; (8003450 <HAL_UART_MspInit+0x13c>)
 80033da:	222a      	movs	r2, #42	; 0x2a
 80033dc:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80033de:	4b1c      	ldr	r3, [pc, #112]	; (8003450 <HAL_UART_MspInit+0x13c>)
 80033e0:	2240      	movs	r2, #64	; 0x40
 80033e2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80033e4:	4b1a      	ldr	r3, [pc, #104]	; (8003450 <HAL_UART_MspInit+0x13c>)
 80033e6:	2200      	movs	r2, #0
 80033e8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80033ea:	4b19      	ldr	r3, [pc, #100]	; (8003450 <HAL_UART_MspInit+0x13c>)
 80033ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80033f0:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80033f2:	4b17      	ldr	r3, [pc, #92]	; (8003450 <HAL_UART_MspInit+0x13c>)
 80033f4:	2200      	movs	r2, #0
 80033f6:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80033f8:	4b15      	ldr	r3, [pc, #84]	; (8003450 <HAL_UART_MspInit+0x13c>)
 80033fa:	2200      	movs	r2, #0
 80033fc:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80033fe:	4b14      	ldr	r3, [pc, #80]	; (8003450 <HAL_UART_MspInit+0x13c>)
 8003400:	2200      	movs	r2, #0
 8003402:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003404:	4b12      	ldr	r3, [pc, #72]	; (8003450 <HAL_UART_MspInit+0x13c>)
 8003406:	2200      	movs	r2, #0
 8003408:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800340a:	4b11      	ldr	r3, [pc, #68]	; (8003450 <HAL_UART_MspInit+0x13c>)
 800340c:	2200      	movs	r2, #0
 800340e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003410:	480f      	ldr	r0, [pc, #60]	; (8003450 <HAL_UART_MspInit+0x13c>)
 8003412:	f002 fc1b 	bl	8005c4c <HAL_DMA_Init>
 8003416:	4603      	mov	r3, r0
 8003418:	2b00      	cmp	r3, #0
 800341a:	d001      	beq.n	8003420 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 800341c:	f7ff fb88 	bl	8002b30 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	4a0b      	ldr	r2, [pc, #44]	; (8003450 <HAL_UART_MspInit+0x13c>)
 8003424:	67da      	str	r2, [r3, #124]	; 0x7c
 8003426:	4a0a      	ldr	r2, [pc, #40]	; (8003450 <HAL_UART_MspInit+0x13c>)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800342c:	2200      	movs	r2, #0
 800342e:	2105      	movs	r1, #5
 8003430:	2025      	movs	r0, #37	; 0x25
 8003432:	f001 ffdd 	bl	80053f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003436:	2025      	movs	r0, #37	; 0x25
 8003438:	f001 fff4 	bl	8005424 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800343c:	bf00      	nop
 800343e:	37e8      	adds	r7, #232	; 0xe8
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}
 8003444:	40011000 	.word	0x40011000
 8003448:	58024400 	.word	0x58024400
 800344c:	58020000 	.word	0x58020000
 8003450:	24000680 	.word	0x24000680
 8003454:	40020040 	.word	0x40020040

08003458 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b090      	sub	sp, #64	; 0x40
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2b0f      	cmp	r3, #15
 8003464:	d827      	bhi.n	80034b6 <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 8003466:	2200      	movs	r2, #0
 8003468:	6879      	ldr	r1, [r7, #4]
 800346a:	2036      	movs	r0, #54	; 0x36
 800346c:	f001 ffc0 	bl	80053f0 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003470:	2036      	movs	r0, #54	; 0x36
 8003472:	f001 ffd7 	bl	8005424 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8003476:	4a29      	ldr	r2, [pc, #164]	; (800351c <HAL_InitTick+0xc4>)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800347c:	4b28      	ldr	r3, [pc, #160]	; (8003520 <HAL_InitTick+0xc8>)
 800347e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003482:	4a27      	ldr	r2, [pc, #156]	; (8003520 <HAL_InitTick+0xc8>)
 8003484:	f043 0310 	orr.w	r3, r3, #16
 8003488:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800348c:	4b24      	ldr	r3, [pc, #144]	; (8003520 <HAL_InitTick+0xc8>)
 800348e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003492:	f003 0310 	and.w	r3, r3, #16
 8003496:	60fb      	str	r3, [r7, #12]
 8003498:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800349a:	f107 0210 	add.w	r2, r7, #16
 800349e:	f107 0314 	add.w	r3, r7, #20
 80034a2:	4611      	mov	r1, r2
 80034a4:	4618      	mov	r0, r3
 80034a6:	f007 fa2b 	bl	800a900 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80034aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034ac:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80034ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d106      	bne.n	80034c2 <HAL_InitTick+0x6a>
 80034b4:	e001      	b.n	80034ba <HAL_InitTick+0x62>
    return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e02b      	b.n	8003512 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80034ba:	f007 f9f5 	bl	800a8a8 <HAL_RCC_GetPCLK1Freq>
 80034be:	63f8      	str	r0, [r7, #60]	; 0x3c
 80034c0:	e004      	b.n	80034cc <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80034c2:	f007 f9f1 	bl	800a8a8 <HAL_RCC_GetPCLK1Freq>
 80034c6:	4603      	mov	r3, r0
 80034c8:	005b      	lsls	r3, r3, #1
 80034ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80034cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034ce:	4a15      	ldr	r2, [pc, #84]	; (8003524 <HAL_InitTick+0xcc>)
 80034d0:	fba2 2303 	umull	r2, r3, r2, r3
 80034d4:	0c9b      	lsrs	r3, r3, #18
 80034d6:	3b01      	subs	r3, #1
 80034d8:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80034da:	4b13      	ldr	r3, [pc, #76]	; (8003528 <HAL_InitTick+0xd0>)
 80034dc:	4a13      	ldr	r2, [pc, #76]	; (800352c <HAL_InitTick+0xd4>)
 80034de:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80034e0:	4b11      	ldr	r3, [pc, #68]	; (8003528 <HAL_InitTick+0xd0>)
 80034e2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80034e6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80034e8:	4a0f      	ldr	r2, [pc, #60]	; (8003528 <HAL_InitTick+0xd0>)
 80034ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034ec:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80034ee:	4b0e      	ldr	r3, [pc, #56]	; (8003528 <HAL_InitTick+0xd0>)
 80034f0:	2200      	movs	r2, #0
 80034f2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034f4:	4b0c      	ldr	r3, [pc, #48]	; (8003528 <HAL_InitTick+0xd0>)
 80034f6:	2200      	movs	r2, #0
 80034f8:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80034fa:	480b      	ldr	r0, [pc, #44]	; (8003528 <HAL_InitTick+0xd0>)
 80034fc:	f00a feb3 	bl	800e266 <HAL_TIM_Base_Init>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d104      	bne.n	8003510 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8003506:	4808      	ldr	r0, [pc, #32]	; (8003528 <HAL_InitTick+0xd0>)
 8003508:	f00a ff9c 	bl	800e444 <HAL_TIM_Base_Start_IT>
 800350c:	4603      	mov	r3, r0
 800350e:	e000      	b.n	8003512 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
}
 8003512:	4618      	mov	r0, r3
 8003514:	3740      	adds	r7, #64	; 0x40
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	24000098 	.word	0x24000098
 8003520:	58024400 	.word	0x58024400
 8003524:	431bde83 	.word	0x431bde83
 8003528:	24001078 	.word	0x24001078
 800352c:	40001000 	.word	0x40001000

08003530 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003530:	b480      	push	{r7}
 8003532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8003534:	e7fe      	b.n	8003534 <NMI_Handler+0x4>

08003536 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003536:	b480      	push	{r7}
 8003538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800353a:	e7fe      	b.n	800353a <HardFault_Handler+0x4>

0800353c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800353c:	b480      	push	{r7}
 800353e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003540:	e7fe      	b.n	8003540 <MemManage_Handler+0x4>

08003542 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003542:	b480      	push	{r7}
 8003544:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003546:	e7fe      	b.n	8003546 <BusFault_Handler+0x4>

08003548 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003548:	b480      	push	{r7}
 800354a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800354c:	e7fe      	b.n	800354c <UsageFault_Handler+0x4>

0800354e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800354e:	b480      	push	{r7}
 8003550:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003552:	bf00      	nop
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003560:	4802      	ldr	r0, [pc, #8]	; (800356c <DMA1_Stream0_IRQHandler+0x10>)
 8003562:	f003 fe9d 	bl	80072a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003566:	bf00      	nop
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	24000204 	.word	0x24000204

08003570 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8003574:	4802      	ldr	r0, [pc, #8]	; (8003580 <DMA1_Stream1_IRQHandler+0x10>)
 8003576:	f003 fe93 	bl	80072a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800357a:	bf00      	nop
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	2400027c 	.word	0x2400027c

08003584 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003588:	4802      	ldr	r0, [pc, #8]	; (8003594 <DMA1_Stream2_IRQHandler+0x10>)
 800358a:	f003 fe89 	bl	80072a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800358e:	bf00      	nop
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	24000680 	.word	0x24000680

08003598 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 800359c:	4802      	ldr	r0, [pc, #8]	; (80035a8 <DMA1_Stream5_IRQHandler+0x10>)
 800359e:	f003 fe7f 	bl	80072a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80035a2:	bf00      	nop
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	24000308 	.word	0x24000308

080035ac <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80035b0:	4802      	ldr	r0, [pc, #8]	; (80035bc <TIM1_BRK_IRQHandler+0x10>)
 80035b2:	f00b fa89 	bl	800eac8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 80035b6:	bf00      	nop
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	24000508 	.word	0x24000508

080035c0 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80035c4:	4802      	ldr	r0, [pc, #8]	; (80035d0 <TIM1_UP_IRQHandler+0x10>)
 80035c6:	f00b fa7f 	bl	800eac8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80035ca:	bf00      	nop
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	24000508 	.word	0x24000508

080035d4 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80035d8:	4802      	ldr	r0, [pc, #8]	; (80035e4 <TIM1_TRG_COM_IRQHandler+0x10>)
 80035da:	f00b fa75 	bl	800eac8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 80035de:	bf00      	nop
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	bf00      	nop
 80035e4:	24000508 	.word	0x24000508

080035e8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80035ec:	4802      	ldr	r0, [pc, #8]	; (80035f8 <TIM1_CC_IRQHandler+0x10>)
 80035ee:	f00b fa6b 	bl	800eac8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80035f2:	bf00      	nop
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop
 80035f8:	24000508 	.word	0x24000508

080035fc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003600:	4802      	ldr	r0, [pc, #8]	; (800360c <TIM2_IRQHandler+0x10>)
 8003602:	f00b fa61 	bl	800eac8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003606:	bf00      	nop
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	24000554 	.word	0x24000554

08003610 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003614:	4802      	ldr	r0, [pc, #8]	; (8003620 <TIM3_IRQHandler+0x10>)
 8003616:	f00b fa57 	bl	800eac8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800361a:	bf00      	nop
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	240005a0 	.word	0x240005a0

08003624 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003628:	4802      	ldr	r0, [pc, #8]	; (8003634 <USART1_IRQHandler+0x10>)
 800362a:	f00c fd5b 	bl	80100e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800362e:	bf00      	nop
 8003630:	bd80      	pop	{r7, pc}
 8003632:	bf00      	nop
 8003634:	240005ec 	.word	0x240005ec

08003638 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac1.State != HAL_DAC_STATE_RESET) {
 800363c:	4b06      	ldr	r3, [pc, #24]	; (8003658 <TIM6_DAC_IRQHandler+0x20>)
 800363e:	791b      	ldrb	r3, [r3, #4]
 8003640:	b2db      	uxtb	r3, r3
 8003642:	2b00      	cmp	r3, #0
 8003644:	d002      	beq.n	800364c <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac1);
 8003646:	4804      	ldr	r0, [pc, #16]	; (8003658 <TIM6_DAC_IRQHandler+0x20>)
 8003648:	f002 f881 	bl	800574e <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 800364c:	4803      	ldr	r0, [pc, #12]	; (800365c <TIM6_DAC_IRQHandler+0x24>)
 800364e:	f00b fa3b 	bl	800eac8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003652:	bf00      	nop
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	240002f4 	.word	0x240002f4
 800365c:	24001078 	.word	0x24001078

08003660 <ITM_SendChar>:
 8003660:	b480      	push	{r7}
 8003662:	b083      	sub	sp, #12
 8003664:	af00      	add	r7, sp, #0
 8003666:	4603      	mov	r3, r0
 8003668:	71fb      	strb	r3, [r7, #7]
 800366a:	4b0f      	ldr	r3, [pc, #60]	; (80036a8 <ITM_SendChar+0x48>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a0e      	ldr	r2, [pc, #56]	; (80036a8 <ITM_SendChar+0x48>)
 8003670:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003674:	6013      	str	r3, [r2, #0]
 8003676:	4b0d      	ldr	r3, [pc, #52]	; (80036ac <ITM_SendChar+0x4c>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a0c      	ldr	r2, [pc, #48]	; (80036ac <ITM_SendChar+0x4c>)
 800367c:	f043 0301 	orr.w	r3, r3, #1
 8003680:	6013      	str	r3, [r2, #0]
 8003682:	bf00      	nop
 8003684:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 0301 	and.w	r3, r3, #1
 800368e:	2b00      	cmp	r3, #0
 8003690:	d0f8      	beq.n	8003684 <ITM_SendChar+0x24>
 8003692:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8003696:	79fb      	ldrb	r3, [r7, #7]
 8003698:	6013      	str	r3, [r2, #0]
 800369a:	bf00      	nop
 800369c:	370c      	adds	r7, #12
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr
 80036a6:	bf00      	nop
 80036a8:	e000edfc 	.word	0xe000edfc
 80036ac:	e0000e00 	.word	0xe0000e00

080036b0 <_read>:
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b086      	sub	sp, #24
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	60f8      	str	r0, [r7, #12]
 80036b8:	60b9      	str	r1, [r7, #8]
 80036ba:	607a      	str	r2, [r7, #4]
 80036bc:	2300      	movs	r3, #0
 80036be:	617b      	str	r3, [r7, #20]
 80036c0:	e00a      	b.n	80036d8 <_read+0x28>
 80036c2:	f3af 8000 	nop.w
 80036c6:	4601      	mov	r1, r0
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	1c5a      	adds	r2, r3, #1
 80036cc:	60ba      	str	r2, [r7, #8]
 80036ce:	b2ca      	uxtb	r2, r1
 80036d0:	701a      	strb	r2, [r3, #0]
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	3301      	adds	r3, #1
 80036d6:	617b      	str	r3, [r7, #20]
 80036d8:	697a      	ldr	r2, [r7, #20]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	429a      	cmp	r2, r3
 80036de:	dbf0      	blt.n	80036c2 <_read+0x12>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	4618      	mov	r0, r3
 80036e4:	3718      	adds	r7, #24
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}

080036ea <_write>:
 80036ea:	b580      	push	{r7, lr}
 80036ec:	b086      	sub	sp, #24
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	60f8      	str	r0, [r7, #12]
 80036f2:	60b9      	str	r1, [r7, #8]
 80036f4:	607a      	str	r2, [r7, #4]
 80036f6:	2300      	movs	r3, #0
 80036f8:	617b      	str	r3, [r7, #20]
 80036fa:	e009      	b.n	8003710 <_write+0x26>
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	1c5a      	adds	r2, r3, #1
 8003700:	60ba      	str	r2, [r7, #8]
 8003702:	781b      	ldrb	r3, [r3, #0]
 8003704:	4618      	mov	r0, r3
 8003706:	f7ff ffab 	bl	8003660 <ITM_SendChar>
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	3301      	adds	r3, #1
 800370e:	617b      	str	r3, [r7, #20]
 8003710:	697a      	ldr	r2, [r7, #20]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	429a      	cmp	r2, r3
 8003716:	dbf1      	blt.n	80036fc <_write+0x12>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	4618      	mov	r0, r3
 800371c:	3718      	adds	r7, #24
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}

08003722 <_close>:
 8003722:	b480      	push	{r7}
 8003724:	b083      	sub	sp, #12
 8003726:	af00      	add	r7, sp, #0
 8003728:	6078      	str	r0, [r7, #4]
 800372a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800372e:	4618      	mov	r0, r3
 8003730:	370c      	adds	r7, #12
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr

0800373a <_fstat>:
 800373a:	b480      	push	{r7}
 800373c:	b083      	sub	sp, #12
 800373e:	af00      	add	r7, sp, #0
 8003740:	6078      	str	r0, [r7, #4]
 8003742:	6039      	str	r1, [r7, #0]
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800374a:	605a      	str	r2, [r3, #4]
 800374c:	2300      	movs	r3, #0
 800374e:	4618      	mov	r0, r3
 8003750:	370c      	adds	r7, #12
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr

0800375a <_isatty>:
 800375a:	b480      	push	{r7}
 800375c:	b083      	sub	sp, #12
 800375e:	af00      	add	r7, sp, #0
 8003760:	6078      	str	r0, [r7, #4]
 8003762:	2301      	movs	r3, #1
 8003764:	4618      	mov	r0, r3
 8003766:	370c      	adds	r7, #12
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr

08003770 <_lseek>:
 8003770:	b480      	push	{r7}
 8003772:	b085      	sub	sp, #20
 8003774:	af00      	add	r7, sp, #0
 8003776:	60f8      	str	r0, [r7, #12]
 8003778:	60b9      	str	r1, [r7, #8]
 800377a:	607a      	str	r2, [r7, #4]
 800377c:	2300      	movs	r3, #0
 800377e:	4618      	mov	r0, r3
 8003780:	3714      	adds	r7, #20
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr
	...

0800378c <_sbrk>:
 800378c:	b580      	push	{r7, lr}
 800378e:	b086      	sub	sp, #24
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
 8003794:	4a14      	ldr	r2, [pc, #80]	; (80037e8 <_sbrk+0x5c>)
 8003796:	4b15      	ldr	r3, [pc, #84]	; (80037ec <_sbrk+0x60>)
 8003798:	1ad3      	subs	r3, r2, r3
 800379a:	617b      	str	r3, [r7, #20]
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	613b      	str	r3, [r7, #16]
 80037a0:	4b13      	ldr	r3, [pc, #76]	; (80037f0 <_sbrk+0x64>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d102      	bne.n	80037ae <_sbrk+0x22>
 80037a8:	4b11      	ldr	r3, [pc, #68]	; (80037f0 <_sbrk+0x64>)
 80037aa:	4a12      	ldr	r2, [pc, #72]	; (80037f4 <_sbrk+0x68>)
 80037ac:	601a      	str	r2, [r3, #0]
 80037ae:	4b10      	ldr	r3, [pc, #64]	; (80037f0 <_sbrk+0x64>)
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	4413      	add	r3, r2
 80037b6:	693a      	ldr	r2, [r7, #16]
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d207      	bcs.n	80037cc <_sbrk+0x40>
 80037bc:	f012 fcf6 	bl	80161ac <__errno>
 80037c0:	4603      	mov	r3, r0
 80037c2:	220c      	movs	r2, #12
 80037c4:	601a      	str	r2, [r3, #0]
 80037c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80037ca:	e009      	b.n	80037e0 <_sbrk+0x54>
 80037cc:	4b08      	ldr	r3, [pc, #32]	; (80037f0 <_sbrk+0x64>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	60fb      	str	r3, [r7, #12]
 80037d2:	4b07      	ldr	r3, [pc, #28]	; (80037f0 <_sbrk+0x64>)
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	4413      	add	r3, r2
 80037da:	4a05      	ldr	r2, [pc, #20]	; (80037f0 <_sbrk+0x64>)
 80037dc:	6013      	str	r3, [r2, #0]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	4618      	mov	r0, r3
 80037e2:	3718      	adds	r7, #24
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	24080000 	.word	0x24080000
 80037ec:	00000400 	.word	0x00000400
 80037f0:	240010c4 	.word	0x240010c4
 80037f4:	24005a30 	.word	0x24005a30

080037f8 <SystemInit>:
 *         Initialize the FPU setting and  vector table location
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 80037f8:	b480      	push	{r7}
 80037fa:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << (10 * 2)) | (3UL << (11 * 2))); /* set CP10 and CP11 Full Access */
 80037fc:	4b37      	ldr	r3, [pc, #220]	; (80038dc <SystemInit+0xe4>)
 80037fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003802:	4a36      	ldr	r2, [pc, #216]	; (80038dc <SystemInit+0xe4>)
 8003804:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003808:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
	/* Reset the RCC clock configuration to the default reset state ------------*/

	/* Increasing the CPU frequency */
	if (FLASH_LATENCY_DEFAULT > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))) {
 800380c:	4b34      	ldr	r3, [pc, #208]	; (80038e0 <SystemInit+0xe8>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 030f 	and.w	r3, r3, #15
 8003814:	2b06      	cmp	r3, #6
 8003816:	d807      	bhi.n	8003828 <SystemInit+0x30>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY,
 8003818:	4b31      	ldr	r3, [pc, #196]	; (80038e0 <SystemInit+0xe8>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f023 030f 	bic.w	r3, r3, #15
 8003820:	4a2f      	ldr	r2, [pc, #188]	; (80038e0 <SystemInit+0xe8>)
 8003822:	f043 0307 	orr.w	r3, r3, #7
 8003826:	6013      	str	r3, [r2, #0]
				(uint32_t)(FLASH_LATENCY_DEFAULT));
	}

	/* Set HSION bit */
	RCC->CR |= RCC_CR_HSION;
 8003828:	4b2e      	ldr	r3, [pc, #184]	; (80038e4 <SystemInit+0xec>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a2d      	ldr	r2, [pc, #180]	; (80038e4 <SystemInit+0xec>)
 800382e:	f043 0301 	orr.w	r3, r3, #1
 8003832:	6013      	str	r3, [r2, #0]

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;
 8003834:	4b2b      	ldr	r3, [pc, #172]	; (80038e4 <SystemInit+0xec>)
 8003836:	2200      	movs	r2, #0
 8003838:	611a      	str	r2, [r3, #16]

	/* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
	RCC->CR &= 0xEAF6ED7FU;
 800383a:	4b2a      	ldr	r3, [pc, #168]	; (80038e4 <SystemInit+0xec>)
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	4929      	ldr	r1, [pc, #164]	; (80038e4 <SystemInit+0xec>)
 8003840:	4b29      	ldr	r3, [pc, #164]	; (80038e8 <SystemInit+0xf0>)
 8003842:	4013      	ands	r3, r2
 8003844:	600b      	str	r3, [r1, #0]

	/* Decreasing the number of wait states because of lower CPU frequency */
	if (FLASH_LATENCY_DEFAULT < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))) {
 8003846:	4b26      	ldr	r3, [pc, #152]	; (80038e0 <SystemInit+0xe8>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f003 0308 	and.w	r3, r3, #8
 800384e:	2b00      	cmp	r3, #0
 8003850:	d007      	beq.n	8003862 <SystemInit+0x6a>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY,
 8003852:	4b23      	ldr	r3, [pc, #140]	; (80038e0 <SystemInit+0xe8>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f023 030f 	bic.w	r3, r3, #15
 800385a:	4a21      	ldr	r2, [pc, #132]	; (80038e0 <SystemInit+0xe8>)
 800385c:	f043 0307 	orr.w	r3, r3, #7
 8003860:	6013      	str	r3, [r2, #0]
				(uint32_t)(FLASH_LATENCY_DEFAULT));
	}

#if defined(D3_SRAM_BASE)
	/* Reset D1CFGR register */
	RCC->D1CFGR = 0x00000000;
 8003862:	4b20      	ldr	r3, [pc, #128]	; (80038e4 <SystemInit+0xec>)
 8003864:	2200      	movs	r2, #0
 8003866:	619a      	str	r2, [r3, #24]

	/* Reset D2CFGR register */
	RCC->D2CFGR = 0x00000000;
 8003868:	4b1e      	ldr	r3, [pc, #120]	; (80038e4 <SystemInit+0xec>)
 800386a:	2200      	movs	r2, #0
 800386c:	61da      	str	r2, [r3, #28]

	/* Reset D3CFGR register */
	RCC->D3CFGR = 0x00000000;
 800386e:	4b1d      	ldr	r3, [pc, #116]	; (80038e4 <SystemInit+0xec>)
 8003870:	2200      	movs	r2, #0
 8003872:	621a      	str	r2, [r3, #32]

	/* Reset SRDCFGR register */
	RCC->SRDCFGR = 0x00000000;
#endif
	/* Reset PLLCKSELR register */
	RCC->PLLCKSELR = 0x02020200;
 8003874:	4b1b      	ldr	r3, [pc, #108]	; (80038e4 <SystemInit+0xec>)
 8003876:	4a1d      	ldr	r2, [pc, #116]	; (80038ec <SystemInit+0xf4>)
 8003878:	629a      	str	r2, [r3, #40]	; 0x28

	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x01FF0000;
 800387a:	4b1a      	ldr	r3, [pc, #104]	; (80038e4 <SystemInit+0xec>)
 800387c:	4a1c      	ldr	r2, [pc, #112]	; (80038f0 <SystemInit+0xf8>)
 800387e:	62da      	str	r2, [r3, #44]	; 0x2c
	/* Reset PLL1DIVR register */
	RCC->PLL1DIVR = 0x01010280;
 8003880:	4b18      	ldr	r3, [pc, #96]	; (80038e4 <SystemInit+0xec>)
 8003882:	4a1c      	ldr	r2, [pc, #112]	; (80038f4 <SystemInit+0xfc>)
 8003884:	631a      	str	r2, [r3, #48]	; 0x30
	/* Reset PLL1FRACR register */
	RCC->PLL1FRACR = 0x00000000;
 8003886:	4b17      	ldr	r3, [pc, #92]	; (80038e4 <SystemInit+0xec>)
 8003888:	2200      	movs	r2, #0
 800388a:	635a      	str	r2, [r3, #52]	; 0x34

	/* Reset PLL2DIVR register */
	RCC->PLL2DIVR = 0x01010280;
 800388c:	4b15      	ldr	r3, [pc, #84]	; (80038e4 <SystemInit+0xec>)
 800388e:	4a19      	ldr	r2, [pc, #100]	; (80038f4 <SystemInit+0xfc>)
 8003890:	639a      	str	r2, [r3, #56]	; 0x38

	/* Reset PLL2FRACR register */

	RCC->PLL2FRACR = 0x00000000;
 8003892:	4b14      	ldr	r3, [pc, #80]	; (80038e4 <SystemInit+0xec>)
 8003894:	2200      	movs	r2, #0
 8003896:	63da      	str	r2, [r3, #60]	; 0x3c
	/* Reset PLL3DIVR register */
	RCC->PLL3DIVR = 0x01010280;
 8003898:	4b12      	ldr	r3, [pc, #72]	; (80038e4 <SystemInit+0xec>)
 800389a:	4a16      	ldr	r2, [pc, #88]	; (80038f4 <SystemInit+0xfc>)
 800389c:	641a      	str	r2, [r3, #64]	; 0x40

	/* Reset PLL3FRACR register */
	RCC->PLL3FRACR = 0x00000000;
 800389e:	4b11      	ldr	r3, [pc, #68]	; (80038e4 <SystemInit+0xec>)
 80038a0:	2200      	movs	r2, #0
 80038a2:	645a      	str	r2, [r3, #68]	; 0x44

	/* Reset HSEBYP bit */
	RCC->CR &= 0xFFFBFFFFU;
 80038a4:	4b0f      	ldr	r3, [pc, #60]	; (80038e4 <SystemInit+0xec>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a0e      	ldr	r2, [pc, #56]	; (80038e4 <SystemInit+0xec>)
 80038aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038ae:	6013      	str	r3, [r2, #0]

	/* Disable all interrupts */
	RCC->CIER = 0x00000000;
 80038b0:	4b0c      	ldr	r3, [pc, #48]	; (80038e4 <SystemInit+0xec>)
 80038b2:	2200      	movs	r2, #0
 80038b4:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
	/* dual core CM7 or single core line */
	if ((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U) {
 80038b6:	4b10      	ldr	r3, [pc, #64]	; (80038f8 <SystemInit+0x100>)
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	4b10      	ldr	r3, [pc, #64]	; (80038fc <SystemInit+0x104>)
 80038bc:	4013      	ands	r3, r2
 80038be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80038c2:	d202      	bcs.n	80038ca <SystemInit+0xd2>
		/* if stm32h7 revY*/
		/* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
		*((__IO uint32_t*) 0x51008108) = 0x000000001U;
 80038c4:	4b0e      	ldr	r3, [pc, #56]	; (8003900 <SystemInit+0x108>)
 80038c6:	2201      	movs	r2, #1
 80038c8:	601a      	str	r2, [r3, #0]
	/*
	 * Disable the FMC bank1 (enabled after reset).
	 * This, prevents CPU speculation access on this bank which blocks the use of FMC during
	 * 24us. During this time the others FMC master (such as LTDC) cannot use it!
	 */
	FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80038ca:	4b0e      	ldr	r3, [pc, #56]	; (8003904 <SystemInit+0x10c>)
 80038cc:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80038d0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80038d2:	bf00      	nop
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr
 80038dc:	e000ed00 	.word	0xe000ed00
 80038e0:	52002000 	.word	0x52002000
 80038e4:	58024400 	.word	0x58024400
 80038e8:	eaf6ed7f 	.word	0xeaf6ed7f
 80038ec:	02020200 	.word	0x02020200
 80038f0:	01ff0000 	.word	0x01ff0000
 80038f4:	01010280 	.word	0x01010280
 80038f8:	5c001000 	.word	0x5c001000
 80038fc:	ffff0000 	.word	0xffff0000
 8003900:	51008108 	.word	0x51008108
 8003904:	52004000 	.word	0x52004000

08003908 <Reset_Handler>:
 8003908:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003940 <LoopFillZerobss+0xe>
 800390c:	f7ff ff74 	bl	80037f8 <SystemInit>
 8003910:	480c      	ldr	r0, [pc, #48]	; (8003944 <LoopFillZerobss+0x12>)
 8003912:	490d      	ldr	r1, [pc, #52]	; (8003948 <LoopFillZerobss+0x16>)
 8003914:	4a0d      	ldr	r2, [pc, #52]	; (800394c <LoopFillZerobss+0x1a>)
 8003916:	2300      	movs	r3, #0
 8003918:	e002      	b.n	8003920 <LoopCopyDataInit>

0800391a <CopyDataInit>:
 800391a:	58d4      	ldr	r4, [r2, r3]
 800391c:	50c4      	str	r4, [r0, r3]
 800391e:	3304      	adds	r3, #4

08003920 <LoopCopyDataInit>:
 8003920:	18c4      	adds	r4, r0, r3
 8003922:	428c      	cmp	r4, r1
 8003924:	d3f9      	bcc.n	800391a <CopyDataInit>
 8003926:	4a0a      	ldr	r2, [pc, #40]	; (8003950 <LoopFillZerobss+0x1e>)
 8003928:	4c0a      	ldr	r4, [pc, #40]	; (8003954 <LoopFillZerobss+0x22>)
 800392a:	2300      	movs	r3, #0
 800392c:	e001      	b.n	8003932 <LoopFillZerobss>

0800392e <FillZerobss>:
 800392e:	6013      	str	r3, [r2, #0]
 8003930:	3204      	adds	r2, #4

08003932 <LoopFillZerobss>:
 8003932:	42a2      	cmp	r2, r4
 8003934:	d3fb      	bcc.n	800392e <FillZerobss>
 8003936:	f012 fc3f 	bl	80161b8 <__libc_init_array>
 800393a:	f7fd fa91 	bl	8000e60 <main>
 800393e:	4770      	bx	lr
 8003940:	24080000 	.word	0x24080000
 8003944:	24000000 	.word	0x24000000
 8003948:	24000108 	.word	0x24000108
 800394c:	08017084 	.word	0x08017084
 8003950:	24000120 	.word	0x24000120
 8003954:	24005a2c 	.word	0x24005a2c

08003958 <ADC3_IRQHandler>:
 8003958:	e7fe      	b.n	8003958 <ADC3_IRQHandler>
	...

0800395c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b082      	sub	sp, #8
 8003960:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003962:	2003      	movs	r0, #3
 8003964:	f001 fd39 	bl	80053da <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003968:	f006 fdf4 	bl	800a554 <HAL_RCC_GetSysClockFreq>
 800396c:	4602      	mov	r2, r0
 800396e:	4b15      	ldr	r3, [pc, #84]	; (80039c4 <HAL_Init+0x68>)
 8003970:	699b      	ldr	r3, [r3, #24]
 8003972:	0a1b      	lsrs	r3, r3, #8
 8003974:	f003 030f 	and.w	r3, r3, #15
 8003978:	4913      	ldr	r1, [pc, #76]	; (80039c8 <HAL_Init+0x6c>)
 800397a:	5ccb      	ldrb	r3, [r1, r3]
 800397c:	f003 031f 	and.w	r3, r3, #31
 8003980:	fa22 f303 	lsr.w	r3, r2, r3
 8003984:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003986:	4b0f      	ldr	r3, [pc, #60]	; (80039c4 <HAL_Init+0x68>)
 8003988:	699b      	ldr	r3, [r3, #24]
 800398a:	f003 030f 	and.w	r3, r3, #15
 800398e:	4a0e      	ldr	r2, [pc, #56]	; (80039c8 <HAL_Init+0x6c>)
 8003990:	5cd3      	ldrb	r3, [r2, r3]
 8003992:	f003 031f 	and.w	r3, r3, #31
 8003996:	687a      	ldr	r2, [r7, #4]
 8003998:	fa22 f303 	lsr.w	r3, r2, r3
 800399c:	4a0b      	ldr	r2, [pc, #44]	; (80039cc <HAL_Init+0x70>)
 800399e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80039a0:	4a0b      	ldr	r2, [pc, #44]	; (80039d0 <HAL_Init+0x74>)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80039a6:	2005      	movs	r0, #5
 80039a8:	f7ff fd56 	bl	8003458 <HAL_InitTick>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d001      	beq.n	80039b6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e002      	b.n	80039bc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80039b6:	f7ff f8c1 	bl	8002b3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80039ba:	2300      	movs	r3, #0
}
 80039bc:	4618      	mov	r0, r3
 80039be:	3708      	adds	r7, #8
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	58024400 	.word	0x58024400
 80039c8:	08016fd0 	.word	0x08016fd0
 80039cc:	24000094 	.word	0x24000094
 80039d0:	24000090 	.word	0x24000090

080039d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039d4:	b480      	push	{r7}
 80039d6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80039d8:	4b06      	ldr	r3, [pc, #24]	; (80039f4 <HAL_IncTick+0x20>)
 80039da:	781b      	ldrb	r3, [r3, #0]
 80039dc:	461a      	mov	r2, r3
 80039de:	4b06      	ldr	r3, [pc, #24]	; (80039f8 <HAL_IncTick+0x24>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4413      	add	r3, r2
 80039e4:	4a04      	ldr	r2, [pc, #16]	; (80039f8 <HAL_IncTick+0x24>)
 80039e6:	6013      	str	r3, [r2, #0]
}
 80039e8:	bf00      	nop
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
 80039f2:	bf00      	nop
 80039f4:	2400009c 	.word	0x2400009c
 80039f8:	240010c8 	.word	0x240010c8

080039fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039fc:	b480      	push	{r7}
 80039fe:	af00      	add	r7, sp, #0
  return uwTick;
 8003a00:	4b03      	ldr	r3, [pc, #12]	; (8003a10 <HAL_GetTick+0x14>)
 8003a02:	681b      	ldr	r3, [r3, #0]
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	46bd      	mov	sp, r7
 8003a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0c:	4770      	bx	lr
 8003a0e:	bf00      	nop
 8003a10:	240010c8 	.word	0x240010c8

08003a14 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003a14:	b480      	push	{r7}
 8003a16:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003a18:	4b03      	ldr	r3, [pc, #12]	; (8003a28 <HAL_GetREVID+0x14>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	0c1b      	lsrs	r3, r3, #16
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	46bd      	mov	sp, r7
 8003a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a26:	4770      	bx	lr
 8003a28:	5c001000 	.word	0x5c001000

08003a2c <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b083      	sub	sp, #12
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8003a36:	4b07      	ldr	r3, [pc, #28]	; (8003a54 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003a38:	685a      	ldr	r2, [r3, #4]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	43db      	mvns	r3, r3
 8003a3e:	401a      	ands	r2, r3
 8003a40:	4904      	ldr	r1, [pc, #16]	; (8003a54 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	4313      	orrs	r3, r2
 8003a46:	604b      	str	r3, [r1, #4]
}
 8003a48:	bf00      	nop
 8003a4a:	370c      	adds	r7, #12
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr
 8003a54:	58000400 	.word	0x58000400

08003a58 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	431a      	orrs	r2, r3
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	609a      	str	r2, [r3, #8]
}
 8003a72:	bf00      	nop
 8003a74:	370c      	adds	r7, #12
 8003a76:	46bd      	mov	sp, r7
 8003a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7c:	4770      	bx	lr

08003a7e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003a7e:	b480      	push	{r7}
 8003a80:	b083      	sub	sp, #12
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6078      	str	r0, [r7, #4]
 8003a86:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	431a      	orrs	r2, r3
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	609a      	str	r2, [r3, #8]
}
 8003a98:	bf00      	nop
 8003a9a:	370c      	adds	r7, #12
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr

08003aa4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	370c      	adds	r7, #12
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr

08003ac0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b087      	sub	sp, #28
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	60f8      	str	r0, [r7, #12]
 8003ac8:	60b9      	str	r1, [r7, #8]
 8003aca:	607a      	str	r2, [r7, #4]
 8003acc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	3360      	adds	r3, #96	; 0x60
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	009b      	lsls	r3, r3, #2
 8003ad8:	4413      	add	r3, r2
 8003ada:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	430b      	orrs	r3, r1
 8003aee:	431a      	orrs	r2, r3
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8003af4:	bf00      	nop
 8003af6:	371c      	adds	r7, #28
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr

08003b00 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b085      	sub	sp, #20
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	60f8      	str	r0, [r7, #12]
 8003b08:	60b9      	str	r1, [r7, #8]
 8003b0a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	691b      	ldr	r3, [r3, #16]
 8003b10:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	f003 031f 	and.w	r3, r3, #31
 8003b1a:	6879      	ldr	r1, [r7, #4]
 8003b1c:	fa01 f303 	lsl.w	r3, r1, r3
 8003b20:	431a      	orrs	r2, r3
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	611a      	str	r2, [r3, #16]
}
 8003b26:	bf00      	nop
 8003b28:	3714      	adds	r7, #20
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr

08003b32 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8003b32:	b480      	push	{r7}
 8003b34:	b087      	sub	sp, #28
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	60f8      	str	r0, [r7, #12]
 8003b3a:	60b9      	str	r1, [r7, #8]
 8003b3c:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	3360      	adds	r3, #96	; 0x60
 8003b42:	461a      	mov	r2, r3
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	4413      	add	r3, r2
 8003b4a:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	431a      	orrs	r2, r3
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	601a      	str	r2, [r3, #0]
  }
}
 8003b5c:	bf00      	nop
 8003b5e:	371c      	adds	r7, #28
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr

08003b68 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d101      	bne.n	8003b80 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e000      	b.n	8003b82 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003b80:	2300      	movs	r3, #0
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	370c      	adds	r7, #12
 8003b86:	46bd      	mov	sp, r7
 8003b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8c:	4770      	bx	lr

08003b8e <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003b8e:	b480      	push	{r7}
 8003b90:	b087      	sub	sp, #28
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	60f8      	str	r0, [r7, #12]
 8003b96:	60b9      	str	r1, [r7, #8]
 8003b98:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	3330      	adds	r3, #48	; 0x30
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	0a1b      	lsrs	r3, r3, #8
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	f003 030c 	and.w	r3, r3, #12
 8003baa:	4413      	add	r3, r2
 8003bac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	f003 031f 	and.w	r3, r3, #31
 8003bb8:	211f      	movs	r1, #31
 8003bba:	fa01 f303 	lsl.w	r3, r1, r3
 8003bbe:	43db      	mvns	r3, r3
 8003bc0:	401a      	ands	r2, r3
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	0e9b      	lsrs	r3, r3, #26
 8003bc6:	f003 011f 	and.w	r1, r3, #31
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	f003 031f 	and.w	r3, r3, #31
 8003bd0:	fa01 f303 	lsl.w	r3, r1, r3
 8003bd4:	431a      	orrs	r2, r3
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003bda:	bf00      	nop
 8003bdc:	371c      	adds	r7, #28
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr

08003be6 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8003be6:	b480      	push	{r7}
 8003be8:	b083      	sub	sp, #12
 8003bea:	af00      	add	r7, sp, #0
 8003bec:	6078      	str	r0, [r7, #4]
 8003bee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	68db      	ldr	r3, [r3, #12]
 8003bf4:	f023 0203 	bic.w	r2, r3, #3
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	431a      	orrs	r2, r3
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	60da      	str	r2, [r3, #12]
}
 8003c00:	bf00      	nop
 8003c02:	370c      	adds	r7, #12
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr

08003c0c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b087      	sub	sp, #28
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	60f8      	str	r0, [r7, #12]
 8003c14:	60b9      	str	r1, [r7, #8]
 8003c16:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	3314      	adds	r3, #20
 8003c1c:	461a      	mov	r2, r3
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	0e5b      	lsrs	r3, r3, #25
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	f003 0304 	and.w	r3, r3, #4
 8003c28:	4413      	add	r3, r2
 8003c2a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	0d1b      	lsrs	r3, r3, #20
 8003c34:	f003 031f 	and.w	r3, r3, #31
 8003c38:	2107      	movs	r1, #7
 8003c3a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c3e:	43db      	mvns	r3, r3
 8003c40:	401a      	ands	r2, r3
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	0d1b      	lsrs	r3, r3, #20
 8003c46:	f003 031f 	and.w	r3, r3, #31
 8003c4a:	6879      	ldr	r1, [r7, #4]
 8003c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c50:	431a      	orrs	r2, r3
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003c56:	bf00      	nop
 8003c58:	371c      	adds	r7, #28
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c60:	4770      	bx	lr
	...

08003c64 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b085      	sub	sp, #20
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	60f8      	str	r0, [r7, #12]
 8003c6c:	60b9      	str	r1, [r7, #8]
 8003c6e:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c7c:	43db      	mvns	r3, r3
 8003c7e:	401a      	ands	r2, r3
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	f003 0318 	and.w	r3, r3, #24
 8003c86:	4908      	ldr	r1, [pc, #32]	; (8003ca8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003c88:	40d9      	lsrs	r1, r3
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	400b      	ands	r3, r1
 8003c8e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c92:	431a      	orrs	r2, r3
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8003c9a:	bf00      	nop
 8003c9c:	3714      	adds	r7, #20
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
 8003ca6:	bf00      	nop
 8003ca8:	000fffff 	.word	0x000fffff

08003cac <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	f003 031f 	and.w	r3, r3, #31
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	370c      	adds	r7, #12
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr

08003cc8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	689a      	ldr	r2, [r3, #8]
 8003cd4:	4b04      	ldr	r3, [pc, #16]	; (8003ce8 <LL_ADC_DisableDeepPowerDown+0x20>)
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	687a      	ldr	r2, [r7, #4]
 8003cda:	6093      	str	r3, [r2, #8]
}
 8003cdc:	bf00      	nop
 8003cde:	370c      	adds	r7, #12
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr
 8003ce8:	5fffffc0 	.word	0x5fffffc0

08003cec <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003cfc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d00:	d101      	bne.n	8003d06 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003d02:	2301      	movs	r3, #1
 8003d04:	e000      	b.n	8003d08 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003d06:	2300      	movs	r3, #0
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	370c      	adds	r7, #12
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr

08003d14 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b083      	sub	sp, #12
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	689a      	ldr	r2, [r3, #8]
 8003d20:	4b05      	ldr	r3, [pc, #20]	; (8003d38 <LL_ADC_EnableInternalRegulator+0x24>)
 8003d22:	4013      	ands	r3, r2
 8003d24:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003d2c:	bf00      	nop
 8003d2e:	370c      	adds	r7, #12
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr
 8003d38:	6fffffc0 	.word	0x6fffffc0

08003d3c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d4c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d50:	d101      	bne.n	8003d56 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003d52:	2301      	movs	r3, #1
 8003d54:	e000      	b.n	8003d58 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003d56:	2300      	movs	r3, #0
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	370c      	adds	r7, #12
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d62:	4770      	bx	lr

08003d64 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	689a      	ldr	r2, [r3, #8]
 8003d70:	4b05      	ldr	r3, [pc, #20]	; (8003d88 <LL_ADC_Enable+0x24>)
 8003d72:	4013      	ands	r3, r2
 8003d74:	f043 0201 	orr.w	r2, r3, #1
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003d7c:	bf00      	nop
 8003d7e:	370c      	adds	r7, #12
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr
 8003d88:	7fffffc0 	.word	0x7fffffc0

08003d8c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b083      	sub	sp, #12
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	689a      	ldr	r2, [r3, #8]
 8003d98:	4b05      	ldr	r3, [pc, #20]	; (8003db0 <LL_ADC_Disable+0x24>)
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	f043 0202 	orr.w	r2, r3, #2
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003da4:	bf00      	nop
 8003da6:	370c      	adds	r7, #12
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr
 8003db0:	7fffffc0 	.word	0x7fffffc0

08003db4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	f003 0301 	and.w	r3, r3, #1
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d101      	bne.n	8003dcc <LL_ADC_IsEnabled+0x18>
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e000      	b.n	8003dce <LL_ADC_IsEnabled+0x1a>
 8003dcc:	2300      	movs	r3, #0
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	370c      	adds	r7, #12
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr

08003dda <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003dda:	b480      	push	{r7}
 8003ddc:	b083      	sub	sp, #12
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	f003 0302 	and.w	r3, r3, #2
 8003dea:	2b02      	cmp	r3, #2
 8003dec:	d101      	bne.n	8003df2 <LL_ADC_IsDisableOngoing+0x18>
 8003dee:	2301      	movs	r3, #1
 8003df0:	e000      	b.n	8003df4 <LL_ADC_IsDisableOngoing+0x1a>
 8003df2:	2300      	movs	r3, #0
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	370c      	adds	r7, #12
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr

08003e00 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b083      	sub	sp, #12
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	689a      	ldr	r2, [r3, #8]
 8003e0c:	4b05      	ldr	r3, [pc, #20]	; (8003e24 <LL_ADC_REG_StartConversion+0x24>)
 8003e0e:	4013      	ands	r3, r2
 8003e10:	f043 0204 	orr.w	r2, r3, #4
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003e18:	bf00      	nop
 8003e1a:	370c      	adds	r7, #12
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e22:	4770      	bx	lr
 8003e24:	7fffffc0 	.word	0x7fffffc0

08003e28 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	f003 0304 	and.w	r3, r3, #4
 8003e38:	2b04      	cmp	r3, #4
 8003e3a:	d101      	bne.n	8003e40 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e000      	b.n	8003e42 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003e40:	2300      	movs	r3, #0
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	370c      	adds	r7, #12
 8003e46:	46bd      	mov	sp, r7
 8003e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4c:	4770      	bx	lr

08003e4e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003e4e:	b480      	push	{r7}
 8003e50:	b083      	sub	sp, #12
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	f003 0308 	and.w	r3, r3, #8
 8003e5e:	2b08      	cmp	r3, #8
 8003e60:	d101      	bne.n	8003e66 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003e62:	2301      	movs	r3, #1
 8003e64:	e000      	b.n	8003e68 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003e66:	2300      	movs	r3, #0
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	370c      	adds	r7, #12
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	4770      	bx	lr

08003e74 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003e74:	b590      	push	{r4, r7, lr}
 8003e76:	b089      	sub	sp, #36	; 0x24
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003e80:	2300      	movs	r3, #0
 8003e82:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d101      	bne.n	8003e8e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e18f      	b.n	80041ae <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	68db      	ldr	r3, [r3, #12]
 8003e92:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d109      	bne.n	8003eb0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f7fe fe6b 	bl	8002b78 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f7ff ff19 	bl	8003cec <LL_ADC_IsDeepPowerDownEnabled>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d004      	beq.n	8003eca <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f7ff feff 	bl	8003cc8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f7ff ff34 	bl	8003d3c <LL_ADC_IsInternalRegulatorEnabled>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d114      	bne.n	8003f04 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f7ff ff18 	bl	8003d14 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003ee4:	4b87      	ldr	r3, [pc, #540]	; (8004104 <HAL_ADC_Init+0x290>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	099b      	lsrs	r3, r3, #6
 8003eea:	4a87      	ldr	r2, [pc, #540]	; (8004108 <HAL_ADC_Init+0x294>)
 8003eec:	fba2 2303 	umull	r2, r3, r2, r3
 8003ef0:	099b      	lsrs	r3, r3, #6
 8003ef2:	3301      	adds	r3, #1
 8003ef4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003ef6:	e002      	b.n	8003efe <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	3b01      	subs	r3, #1
 8003efc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d1f9      	bne.n	8003ef8 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f7ff ff17 	bl	8003d3c <LL_ADC_IsInternalRegulatorEnabled>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d10d      	bne.n	8003f30 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f18:	f043 0210 	orr.w	r2, r3, #16
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f24:	f043 0201 	orr.w	r2, r3, #1
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4618      	mov	r0, r3
 8003f36:	f7ff ff77 	bl	8003e28 <LL_ADC_REG_IsConversionOngoing>
 8003f3a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f40:	f003 0310 	and.w	r3, r3, #16
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	f040 8129 	bne.w	800419c <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	f040 8125 	bne.w	800419c <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f56:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003f5a:	f043 0202 	orr.w	r2, r3, #2
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4618      	mov	r0, r3
 8003f68:	f7ff ff24 	bl	8003db4 <LL_ADC_IsEnabled>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d136      	bne.n	8003fe0 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a65      	ldr	r2, [pc, #404]	; (800410c <HAL_ADC_Init+0x298>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d004      	beq.n	8003f86 <HAL_ADC_Init+0x112>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a63      	ldr	r2, [pc, #396]	; (8004110 <HAL_ADC_Init+0x29c>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d10e      	bne.n	8003fa4 <HAL_ADC_Init+0x130>
 8003f86:	4861      	ldr	r0, [pc, #388]	; (800410c <HAL_ADC_Init+0x298>)
 8003f88:	f7ff ff14 	bl	8003db4 <LL_ADC_IsEnabled>
 8003f8c:	4604      	mov	r4, r0
 8003f8e:	4860      	ldr	r0, [pc, #384]	; (8004110 <HAL_ADC_Init+0x29c>)
 8003f90:	f7ff ff10 	bl	8003db4 <LL_ADC_IsEnabled>
 8003f94:	4603      	mov	r3, r0
 8003f96:	4323      	orrs	r3, r4
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	bf0c      	ite	eq
 8003f9c:	2301      	moveq	r3, #1
 8003f9e:	2300      	movne	r3, #0
 8003fa0:	b2db      	uxtb	r3, r3
 8003fa2:	e008      	b.n	8003fb6 <HAL_ADC_Init+0x142>
 8003fa4:	485b      	ldr	r0, [pc, #364]	; (8004114 <HAL_ADC_Init+0x2a0>)
 8003fa6:	f7ff ff05 	bl	8003db4 <LL_ADC_IsEnabled>
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	bf0c      	ite	eq
 8003fb0:	2301      	moveq	r3, #1
 8003fb2:	2300      	movne	r3, #0
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d012      	beq.n	8003fe0 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a53      	ldr	r2, [pc, #332]	; (800410c <HAL_ADC_Init+0x298>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d004      	beq.n	8003fce <HAL_ADC_Init+0x15a>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a51      	ldr	r2, [pc, #324]	; (8004110 <HAL_ADC_Init+0x29c>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d101      	bne.n	8003fd2 <HAL_ADC_Init+0x15e>
 8003fce:	4a52      	ldr	r2, [pc, #328]	; (8004118 <HAL_ADC_Init+0x2a4>)
 8003fd0:	e000      	b.n	8003fd4 <HAL_ADC_Init+0x160>
 8003fd2:	4a52      	ldr	r2, [pc, #328]	; (800411c <HAL_ADC_Init+0x2a8>)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	4619      	mov	r1, r3
 8003fda:	4610      	mov	r0, r2
 8003fdc:	f7ff fd3c 	bl	8003a58 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8003fe0:	f7ff fd18 	bl	8003a14 <HAL_GetREVID>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	f241 0203 	movw	r2, #4099	; 0x1003
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d914      	bls.n	8004018 <HAL_ADC_Init+0x1a4>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	2b10      	cmp	r3, #16
 8003ff4:	d110      	bne.n	8004018 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	7d5b      	ldrb	r3, [r3, #21]
 8003ffa:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004000:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8004006:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	7f1b      	ldrb	r3, [r3, #28]
 800400c:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800400e:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004010:	f043 030c 	orr.w	r3, r3, #12
 8004014:	61bb      	str	r3, [r7, #24]
 8004016:	e00d      	b.n	8004034 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	7d5b      	ldrb	r3, [r3, #21]
 800401c:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004022:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8004028:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	7f1b      	ldrb	r3, [r3, #28]
 800402e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004030:	4313      	orrs	r3, r2
 8004032:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	7f1b      	ldrb	r3, [r3, #28]
 8004038:	2b01      	cmp	r3, #1
 800403a:	d106      	bne.n	800404a <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6a1b      	ldr	r3, [r3, #32]
 8004040:	3b01      	subs	r3, #1
 8004042:	045b      	lsls	r3, r3, #17
 8004044:	69ba      	ldr	r2, [r7, #24]
 8004046:	4313      	orrs	r3, r2
 8004048:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800404e:	2b00      	cmp	r3, #0
 8004050:	d009      	beq.n	8004066 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004056:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800405e:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004060:	69ba      	ldr	r2, [r7, #24]
 8004062:	4313      	orrs	r3, r2
 8004064:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	68da      	ldr	r2, [r3, #12]
 800406c:	4b2c      	ldr	r3, [pc, #176]	; (8004120 <HAL_ADC_Init+0x2ac>)
 800406e:	4013      	ands	r3, r2
 8004070:	687a      	ldr	r2, [r7, #4]
 8004072:	6812      	ldr	r2, [r2, #0]
 8004074:	69b9      	ldr	r1, [r7, #24]
 8004076:	430b      	orrs	r3, r1
 8004078:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4618      	mov	r0, r3
 8004080:	f7ff fed2 	bl	8003e28 <LL_ADC_REG_IsConversionOngoing>
 8004084:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4618      	mov	r0, r3
 800408c:	f7ff fedf 	bl	8003e4e <LL_ADC_INJ_IsConversionOngoing>
 8004090:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d15f      	bne.n	8004158 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d15c      	bne.n	8004158 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	7d1b      	ldrb	r3, [r3, #20]
 80040a2:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 80040a8:	4313      	orrs	r3, r2
 80040aa:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	68da      	ldr	r2, [r3, #12]
 80040b2:	4b1c      	ldr	r3, [pc, #112]	; (8004124 <HAL_ADC_Init+0x2b0>)
 80040b4:	4013      	ands	r3, r2
 80040b6:	687a      	ldr	r2, [r7, #4]
 80040b8:	6812      	ldr	r2, [r2, #0]
 80040ba:	69b9      	ldr	r1, [r7, #24]
 80040bc:	430b      	orrs	r3, r1
 80040be:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d130      	bne.n	800412c <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ce:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	691a      	ldr	r2, [r3, #16]
 80040d6:	4b14      	ldr	r3, [pc, #80]	; (8004128 <HAL_ADC_Init+0x2b4>)
 80040d8:	4013      	ands	r3, r2
 80040da:	687a      	ldr	r2, [r7, #4]
 80040dc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80040de:	3a01      	subs	r2, #1
 80040e0:	0411      	lsls	r1, r2, #16
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80040e6:	4311      	orrs	r1, r2
 80040e8:	687a      	ldr	r2, [r7, #4]
 80040ea:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80040ec:	4311      	orrs	r1, r2
 80040ee:	687a      	ldr	r2, [r7, #4]
 80040f0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80040f2:	430a      	orrs	r2, r1
 80040f4:	431a      	orrs	r2, r3
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f042 0201 	orr.w	r2, r2, #1
 80040fe:	611a      	str	r2, [r3, #16]
 8004100:	e01c      	b.n	800413c <HAL_ADC_Init+0x2c8>
 8004102:	bf00      	nop
 8004104:	24000090 	.word	0x24000090
 8004108:	053e2d63 	.word	0x053e2d63
 800410c:	40022000 	.word	0x40022000
 8004110:	40022100 	.word	0x40022100
 8004114:	58026000 	.word	0x58026000
 8004118:	40022300 	.word	0x40022300
 800411c:	58026300 	.word	0x58026300
 8004120:	fff0c003 	.word	0xfff0c003
 8004124:	ffffbffc 	.word	0xffffbffc
 8004128:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	691a      	ldr	r2, [r3, #16]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f022 0201 	bic.w	r2, r2, #1
 800413a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	691b      	ldr	r3, [r3, #16]
 8004142:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	430a      	orrs	r2, r1
 8004150:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f000 fdec 	bl	8004d30 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	2b01      	cmp	r3, #1
 800415e:	d10c      	bne.n	800417a <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004166:	f023 010f 	bic.w	r1, r3, #15
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	699b      	ldr	r3, [r3, #24]
 800416e:	1e5a      	subs	r2, r3, #1
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	430a      	orrs	r2, r1
 8004176:	631a      	str	r2, [r3, #48]	; 0x30
 8004178:	e007      	b.n	800418a <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f022 020f 	bic.w	r2, r2, #15
 8004188:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800418e:	f023 0303 	bic.w	r3, r3, #3
 8004192:	f043 0201 	orr.w	r2, r3, #1
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	655a      	str	r2, [r3, #84]	; 0x54
 800419a:	e007      	b.n	80041ac <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041a0:	f043 0210 	orr.w	r2, r3, #16
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80041ac:	7ffb      	ldrb	r3, [r7, #31]
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	3724      	adds	r7, #36	; 0x24
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd90      	pop	{r4, r7, pc}
 80041b6:	bf00      	nop

080041b8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b086      	sub	sp, #24
 80041bc:	af00      	add	r7, sp, #0
 80041be:	60f8      	str	r0, [r7, #12]
 80041c0:	60b9      	str	r1, [r7, #8]
 80041c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a55      	ldr	r2, [pc, #340]	; (8004320 <HAL_ADC_Start_DMA+0x168>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d004      	beq.n	80041d8 <HAL_ADC_Start_DMA+0x20>
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4a54      	ldr	r2, [pc, #336]	; (8004324 <HAL_ADC_Start_DMA+0x16c>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d101      	bne.n	80041dc <HAL_ADC_Start_DMA+0x24>
 80041d8:	4b53      	ldr	r3, [pc, #332]	; (8004328 <HAL_ADC_Start_DMA+0x170>)
 80041da:	e000      	b.n	80041de <HAL_ADC_Start_DMA+0x26>
 80041dc:	4b53      	ldr	r3, [pc, #332]	; (800432c <HAL_ADC_Start_DMA+0x174>)
 80041de:	4618      	mov	r0, r3
 80041e0:	f7ff fd64 	bl	8003cac <LL_ADC_GetMultimode>
 80041e4:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4618      	mov	r0, r3
 80041ec:	f7ff fe1c 	bl	8003e28 <LL_ADC_REG_IsConversionOngoing>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	f040 808c 	bne.w	8004310 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d101      	bne.n	8004206 <HAL_ADC_Start_DMA+0x4e>
 8004202:	2302      	movs	r3, #2
 8004204:	e087      	b.n	8004316 <HAL_ADC_Start_DMA+0x15e>
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2201      	movs	r2, #1
 800420a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d005      	beq.n	8004220 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	2b05      	cmp	r3, #5
 8004218:	d002      	beq.n	8004220 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	2b09      	cmp	r3, #9
 800421e:	d170      	bne.n	8004302 <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004220:	68f8      	ldr	r0, [r7, #12]
 8004222:	f000 fc07 	bl	8004a34 <ADC_Enable>
 8004226:	4603      	mov	r3, r0
 8004228:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800422a:	7dfb      	ldrb	r3, [r7, #23]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d163      	bne.n	80042f8 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004234:	4b3e      	ldr	r3, [pc, #248]	; (8004330 <HAL_ADC_Start_DMA+0x178>)
 8004236:	4013      	ands	r3, r2
 8004238:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a37      	ldr	r2, [pc, #220]	; (8004324 <HAL_ADC_Start_DMA+0x16c>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d002      	beq.n	8004250 <HAL_ADC_Start_DMA+0x98>
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	e000      	b.n	8004252 <HAL_ADC_Start_DMA+0x9a>
 8004250:	4b33      	ldr	r3, [pc, #204]	; (8004320 <HAL_ADC_Start_DMA+0x168>)
 8004252:	68fa      	ldr	r2, [r7, #12]
 8004254:	6812      	ldr	r2, [r2, #0]
 8004256:	4293      	cmp	r3, r2
 8004258:	d002      	beq.n	8004260 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800425a:	693b      	ldr	r3, [r7, #16]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d105      	bne.n	800426c <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004264:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004270:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004274:	2b00      	cmp	r3, #0
 8004276:	d006      	beq.n	8004286 <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800427c:	f023 0206 	bic.w	r2, r3, #6
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	659a      	str	r2, [r3, #88]	; 0x58
 8004284:	e002      	b.n	800428c <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2200      	movs	r2, #0
 800428a:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004290:	4a28      	ldr	r2, [pc, #160]	; (8004334 <HAL_ADC_Start_DMA+0x17c>)
 8004292:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004298:	4a27      	ldr	r2, [pc, #156]	; (8004338 <HAL_ADC_Start_DMA+0x180>)
 800429a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042a0:	4a26      	ldr	r2, [pc, #152]	; (800433c <HAL_ADC_Start_DMA+0x184>)
 80042a2:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	221c      	movs	r2, #28
 80042aa:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2200      	movs	r2, #0
 80042b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	685a      	ldr	r2, [r3, #4]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f042 0210 	orr.w	r2, r2, #16
 80042c2:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042cc:	4619      	mov	r1, r3
 80042ce:	4610      	mov	r0, r2
 80042d0:	f7ff fc89 	bl	8003be6 <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	3340      	adds	r3, #64	; 0x40
 80042de:	4619      	mov	r1, r3
 80042e0:	68ba      	ldr	r2, [r7, #8]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	f002 f80e 	bl	8006304 <HAL_DMA_Start_IT>
 80042e8:	4603      	mov	r3, r0
 80042ea:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4618      	mov	r0, r3
 80042f2:	f7ff fd85 	bl	8003e00 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80042f6:	e00d      	b.n	8004314 <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2200      	movs	r2, #0
 80042fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8004300:	e008      	b.n	8004314 <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2200      	movs	r2, #0
 800430a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800430e:	e001      	b.n	8004314 <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004310:	2302      	movs	r3, #2
 8004312:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004314:	7dfb      	ldrb	r3, [r7, #23]
}
 8004316:	4618      	mov	r0, r3
 8004318:	3718      	adds	r7, #24
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}
 800431e:	bf00      	nop
 8004320:	40022000 	.word	0x40022000
 8004324:	40022100 	.word	0x40022100
 8004328:	40022300 	.word	0x40022300
 800432c:	58026300 	.word	0x58026300
 8004330:	fffff0fe 	.word	0xfffff0fe
 8004334:	08004c07 	.word	0x08004c07
 8004338:	08004cdf 	.word	0x08004cdf
 800433c:	08004cfb 	.word	0x08004cfb

08004340 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004340:	b480      	push	{r7}
 8004342:	b083      	sub	sp, #12
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004348:	bf00      	nop
 800434a:	370c      	adds	r7, #12
 800434c:	46bd      	mov	sp, r7
 800434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004352:	4770      	bx	lr

08004354 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004354:	b480      	push	{r7}
 8004356:	b083      	sub	sp, #12
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800435c:	bf00      	nop
 800435e:	370c      	adds	r7, #12
 8004360:	46bd      	mov	sp, r7
 8004362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004366:	4770      	bx	lr

08004368 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004368:	b480      	push	{r7}
 800436a:	b083      	sub	sp, #12
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004370:	bf00      	nop
 8004372:	370c      	adds	r7, #12
 8004374:	46bd      	mov	sp, r7
 8004376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437a:	4770      	bx	lr

0800437c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800437c:	b590      	push	{r4, r7, lr}
 800437e:	b0a1      	sub	sp, #132	; 0x84
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
 8004384:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004386:	2300      	movs	r3, #0
 8004388:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800438c:	2300      	movs	r3, #0
 800438e:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	4a65      	ldr	r2, [pc, #404]	; (800452c <HAL_ADC_ConfigChannel+0x1b0>)
 8004396:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d101      	bne.n	80043a6 <HAL_ADC_ConfigChannel+0x2a>
 80043a2:	2302      	movs	r3, #2
 80043a4:	e32e      	b.n	8004a04 <HAL_ADC_ConfigChannel+0x688>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2201      	movs	r2, #1
 80043aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4618      	mov	r0, r3
 80043b4:	f7ff fd38 	bl	8003e28 <LL_ADC_REG_IsConversionOngoing>
 80043b8:	4603      	mov	r3, r0
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	f040 8313 	bne.w	80049e6 <HAL_ADC_ConfigChannel+0x66a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	db2c      	blt.n	8004422 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d108      	bne.n	80043e6 <HAL_ADC_ConfigChannel+0x6a>
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	0e9b      	lsrs	r3, r3, #26
 80043da:	f003 031f 	and.w	r3, r3, #31
 80043de:	2201      	movs	r2, #1
 80043e0:	fa02 f303 	lsl.w	r3, r2, r3
 80043e4:	e016      	b.n	8004414 <HAL_ADC_ConfigChannel+0x98>
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80043ee:	fa93 f3a3 	rbit	r3, r3
 80043f2:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80043f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80043f6:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80043f8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d101      	bne.n	8004402 <HAL_ADC_ConfigChannel+0x86>
  {
    return 32U;
 80043fe:	2320      	movs	r3, #32
 8004400:	e003      	b.n	800440a <HAL_ADC_ConfigChannel+0x8e>
  }
  return __builtin_clz(value);
 8004402:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004404:	fab3 f383 	clz	r3, r3
 8004408:	b2db      	uxtb	r3, r3
 800440a:	f003 031f 	and.w	r3, r3, #31
 800440e:	2201      	movs	r2, #1
 8004410:	fa02 f303 	lsl.w	r3, r2, r3
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	6812      	ldr	r2, [r2, #0]
 8004418:	69d1      	ldr	r1, [r2, #28]
 800441a:	687a      	ldr	r2, [r7, #4]
 800441c:	6812      	ldr	r2, [r2, #0]
 800441e:	430b      	orrs	r3, r1
 8004420:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6818      	ldr	r0, [r3, #0]
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	6859      	ldr	r1, [r3, #4]
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	461a      	mov	r2, r3
 8004430:	f7ff fbad 	bl	8003b8e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4618      	mov	r0, r3
 800443a:	f7ff fcf5 	bl	8003e28 <LL_ADC_REG_IsConversionOngoing>
 800443e:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4618      	mov	r0, r3
 8004446:	f7ff fd02 	bl	8003e4e <LL_ADC_INJ_IsConversionOngoing>
 800444a:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800444c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800444e:	2b00      	cmp	r3, #0
 8004450:	f040 80b8 	bne.w	80045c4 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004454:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004456:	2b00      	cmp	r3, #0
 8004458:	f040 80b4 	bne.w	80045c4 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6818      	ldr	r0, [r3, #0]
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	6819      	ldr	r1, [r3, #0]
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	461a      	mov	r2, r3
 800446a:	f7ff fbcf 	bl	8003c0c <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800446e:	4b30      	ldr	r3, [pc, #192]	; (8004530 <HAL_ADC_ConfigChannel+0x1b4>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8004476:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800447a:	d10b      	bne.n	8004494 <HAL_ADC_ConfigChannel+0x118>
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	695a      	ldr	r2, [r3, #20]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	68db      	ldr	r3, [r3, #12]
 8004486:	089b      	lsrs	r3, r3, #2
 8004488:	f003 0307 	and.w	r3, r3, #7
 800448c:	005b      	lsls	r3, r3, #1
 800448e:	fa02 f303 	lsl.w	r3, r2, r3
 8004492:	e01d      	b.n	80044d0 <HAL_ADC_ConfigChannel+0x154>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	68db      	ldr	r3, [r3, #12]
 800449a:	f003 0310 	and.w	r3, r3, #16
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d10b      	bne.n	80044ba <HAL_ADC_ConfigChannel+0x13e>
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	695a      	ldr	r2, [r3, #20]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	68db      	ldr	r3, [r3, #12]
 80044ac:	089b      	lsrs	r3, r3, #2
 80044ae:	f003 0307 	and.w	r3, r3, #7
 80044b2:	005b      	lsls	r3, r3, #1
 80044b4:	fa02 f303 	lsl.w	r3, r2, r3
 80044b8:	e00a      	b.n	80044d0 <HAL_ADC_ConfigChannel+0x154>
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	695a      	ldr	r2, [r3, #20]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	68db      	ldr	r3, [r3, #12]
 80044c4:	089b      	lsrs	r3, r3, #2
 80044c6:	f003 0304 	and.w	r3, r3, #4
 80044ca:	005b      	lsls	r3, r3, #1
 80044cc:	fa02 f303 	lsl.w	r3, r2, r3
 80044d0:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	691b      	ldr	r3, [r3, #16]
 80044d6:	2b04      	cmp	r3, #4
 80044d8:	d02c      	beq.n	8004534 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6818      	ldr	r0, [r3, #0]
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	6919      	ldr	r1, [r3, #16]
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	681a      	ldr	r2, [r3, #0]
 80044e6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80044e8:	f7ff faea 	bl	8003ac0 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6818      	ldr	r0, [r3, #0]
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	6919      	ldr	r1, [r3, #16]
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	7e5b      	ldrb	r3, [r3, #25]
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d102      	bne.n	8004502 <HAL_ADC_ConfigChannel+0x186>
 80044fc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004500:	e000      	b.n	8004504 <HAL_ADC_ConfigChannel+0x188>
 8004502:	2300      	movs	r3, #0
 8004504:	461a      	mov	r2, r3
 8004506:	f7ff fb14 	bl	8003b32 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6818      	ldr	r0, [r3, #0]
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	6919      	ldr	r1, [r3, #16]
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	7e1b      	ldrb	r3, [r3, #24]
 8004516:	2b01      	cmp	r3, #1
 8004518:	d102      	bne.n	8004520 <HAL_ADC_ConfigChannel+0x1a4>
 800451a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800451e:	e000      	b.n	8004522 <HAL_ADC_ConfigChannel+0x1a6>
 8004520:	2300      	movs	r3, #0
 8004522:	461a      	mov	r2, r3
 8004524:	f7ff faec 	bl	8003b00 <LL_ADC_SetDataRightShift>
 8004528:	e04c      	b.n	80045c4 <HAL_ADC_ConfigChannel+0x248>
 800452a:	bf00      	nop
 800452c:	47ff0000 	.word	0x47ff0000
 8004530:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800453a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	069b      	lsls	r3, r3, #26
 8004544:	429a      	cmp	r2, r3
 8004546:	d107      	bne.n	8004558 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004556:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800455e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	069b      	lsls	r3, r3, #26
 8004568:	429a      	cmp	r2, r3
 800456a:	d107      	bne.n	800457c <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800457a:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004582:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	069b      	lsls	r3, r3, #26
 800458c:	429a      	cmp	r2, r3
 800458e:	d107      	bne.n	80045a0 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800459e:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80045a6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	069b      	lsls	r3, r3, #26
 80045b0:	429a      	cmp	r2, r3
 80045b2:	d107      	bne.n	80045c4 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80045c2:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4618      	mov	r0, r3
 80045ca:	f7ff fbf3 	bl	8003db4 <LL_ADC_IsEnabled>
 80045ce:	4603      	mov	r3, r0
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	f040 8211 	bne.w	80049f8 <HAL_ADC_ConfigChannel+0x67c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6818      	ldr	r0, [r3, #0]
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	6819      	ldr	r1, [r3, #0]
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	461a      	mov	r2, r3
 80045e4:	f7ff fb3e 	bl	8003c64 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	4aa1      	ldr	r2, [pc, #644]	; (8004874 <HAL_ADC_ConfigChannel+0x4f8>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	f040 812e 	bne.w	8004850 <HAL_ADC_ConfigChannel+0x4d4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004600:	2b00      	cmp	r3, #0
 8004602:	d10b      	bne.n	800461c <HAL_ADC_ConfigChannel+0x2a0>
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	0e9b      	lsrs	r3, r3, #26
 800460a:	3301      	adds	r3, #1
 800460c:	f003 031f 	and.w	r3, r3, #31
 8004610:	2b09      	cmp	r3, #9
 8004612:	bf94      	ite	ls
 8004614:	2301      	movls	r3, #1
 8004616:	2300      	movhi	r3, #0
 8004618:	b2db      	uxtb	r3, r3
 800461a:	e019      	b.n	8004650 <HAL_ADC_ConfigChannel+0x2d4>
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004622:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004624:	fa93 f3a3 	rbit	r3, r3
 8004628:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 800462a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800462c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 800462e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004630:	2b00      	cmp	r3, #0
 8004632:	d101      	bne.n	8004638 <HAL_ADC_ConfigChannel+0x2bc>
    return 32U;
 8004634:	2320      	movs	r3, #32
 8004636:	e003      	b.n	8004640 <HAL_ADC_ConfigChannel+0x2c4>
  return __builtin_clz(value);
 8004638:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800463a:	fab3 f383 	clz	r3, r3
 800463e:	b2db      	uxtb	r3, r3
 8004640:	3301      	adds	r3, #1
 8004642:	f003 031f 	and.w	r3, r3, #31
 8004646:	2b09      	cmp	r3, #9
 8004648:	bf94      	ite	ls
 800464a:	2301      	movls	r3, #1
 800464c:	2300      	movhi	r3, #0
 800464e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004650:	2b00      	cmp	r3, #0
 8004652:	d079      	beq.n	8004748 <HAL_ADC_ConfigChannel+0x3cc>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800465c:	2b00      	cmp	r3, #0
 800465e:	d107      	bne.n	8004670 <HAL_ADC_ConfigChannel+0x2f4>
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	0e9b      	lsrs	r3, r3, #26
 8004666:	3301      	adds	r3, #1
 8004668:	069b      	lsls	r3, r3, #26
 800466a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800466e:	e015      	b.n	800469c <HAL_ADC_ConfigChannel+0x320>
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004676:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004678:	fa93 f3a3 	rbit	r3, r3
 800467c:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 800467e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004680:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8004682:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004684:	2b00      	cmp	r3, #0
 8004686:	d101      	bne.n	800468c <HAL_ADC_ConfigChannel+0x310>
    return 32U;
 8004688:	2320      	movs	r3, #32
 800468a:	e003      	b.n	8004694 <HAL_ADC_ConfigChannel+0x318>
  return __builtin_clz(value);
 800468c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800468e:	fab3 f383 	clz	r3, r3
 8004692:	b2db      	uxtb	r3, r3
 8004694:	3301      	adds	r3, #1
 8004696:	069b      	lsls	r3, r3, #26
 8004698:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d109      	bne.n	80046bc <HAL_ADC_ConfigChannel+0x340>
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	0e9b      	lsrs	r3, r3, #26
 80046ae:	3301      	adds	r3, #1
 80046b0:	f003 031f 	and.w	r3, r3, #31
 80046b4:	2101      	movs	r1, #1
 80046b6:	fa01 f303 	lsl.w	r3, r1, r3
 80046ba:	e017      	b.n	80046ec <HAL_ADC_ConfigChannel+0x370>
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046c4:	fa93 f3a3 	rbit	r3, r3
 80046c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80046ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046cc:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80046ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d101      	bne.n	80046d8 <HAL_ADC_ConfigChannel+0x35c>
    return 32U;
 80046d4:	2320      	movs	r3, #32
 80046d6:	e003      	b.n	80046e0 <HAL_ADC_ConfigChannel+0x364>
  return __builtin_clz(value);
 80046d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046da:	fab3 f383 	clz	r3, r3
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	3301      	adds	r3, #1
 80046e2:	f003 031f 	and.w	r3, r3, #31
 80046e6:	2101      	movs	r1, #1
 80046e8:	fa01 f303 	lsl.w	r3, r1, r3
 80046ec:	ea42 0103 	orr.w	r1, r2, r3
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d10a      	bne.n	8004712 <HAL_ADC_ConfigChannel+0x396>
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	0e9b      	lsrs	r3, r3, #26
 8004702:	3301      	adds	r3, #1
 8004704:	f003 021f 	and.w	r2, r3, #31
 8004708:	4613      	mov	r3, r2
 800470a:	005b      	lsls	r3, r3, #1
 800470c:	4413      	add	r3, r2
 800470e:	051b      	lsls	r3, r3, #20
 8004710:	e018      	b.n	8004744 <HAL_ADC_ConfigChannel+0x3c8>
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004718:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800471a:	fa93 f3a3 	rbit	r3, r3
 800471e:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8004720:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004722:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8004724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004726:	2b00      	cmp	r3, #0
 8004728:	d101      	bne.n	800472e <HAL_ADC_ConfigChannel+0x3b2>
    return 32U;
 800472a:	2320      	movs	r3, #32
 800472c:	e003      	b.n	8004736 <HAL_ADC_ConfigChannel+0x3ba>
  return __builtin_clz(value);
 800472e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004730:	fab3 f383 	clz	r3, r3
 8004734:	b2db      	uxtb	r3, r3
 8004736:	3301      	adds	r3, #1
 8004738:	f003 021f 	and.w	r2, r3, #31
 800473c:	4613      	mov	r3, r2
 800473e:	005b      	lsls	r3, r3, #1
 8004740:	4413      	add	r3, r2
 8004742:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004744:	430b      	orrs	r3, r1
 8004746:	e07e      	b.n	8004846 <HAL_ADC_ConfigChannel+0x4ca>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004750:	2b00      	cmp	r3, #0
 8004752:	d107      	bne.n	8004764 <HAL_ADC_ConfigChannel+0x3e8>
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	0e9b      	lsrs	r3, r3, #26
 800475a:	3301      	adds	r3, #1
 800475c:	069b      	lsls	r3, r3, #26
 800475e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004762:	e015      	b.n	8004790 <HAL_ADC_ConfigChannel+0x414>
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800476a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800476c:	fa93 f3a3 	rbit	r3, r3
 8004770:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8004772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004774:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8004776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004778:	2b00      	cmp	r3, #0
 800477a:	d101      	bne.n	8004780 <HAL_ADC_ConfigChannel+0x404>
    return 32U;
 800477c:	2320      	movs	r3, #32
 800477e:	e003      	b.n	8004788 <HAL_ADC_ConfigChannel+0x40c>
  return __builtin_clz(value);
 8004780:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004782:	fab3 f383 	clz	r3, r3
 8004786:	b2db      	uxtb	r3, r3
 8004788:	3301      	adds	r3, #1
 800478a:	069b      	lsls	r3, r3, #26
 800478c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004798:	2b00      	cmp	r3, #0
 800479a:	d109      	bne.n	80047b0 <HAL_ADC_ConfigChannel+0x434>
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	0e9b      	lsrs	r3, r3, #26
 80047a2:	3301      	adds	r3, #1
 80047a4:	f003 031f 	and.w	r3, r3, #31
 80047a8:	2101      	movs	r1, #1
 80047aa:	fa01 f303 	lsl.w	r3, r1, r3
 80047ae:	e017      	b.n	80047e0 <HAL_ADC_ConfigChannel+0x464>
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047b6:	69fb      	ldr	r3, [r7, #28]
 80047b8:	fa93 f3a3 	rbit	r3, r3
 80047bc:	61bb      	str	r3, [r7, #24]
  return result;
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80047c2:	6a3b      	ldr	r3, [r7, #32]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d101      	bne.n	80047cc <HAL_ADC_ConfigChannel+0x450>
    return 32U;
 80047c8:	2320      	movs	r3, #32
 80047ca:	e003      	b.n	80047d4 <HAL_ADC_ConfigChannel+0x458>
  return __builtin_clz(value);
 80047cc:	6a3b      	ldr	r3, [r7, #32]
 80047ce:	fab3 f383 	clz	r3, r3
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	3301      	adds	r3, #1
 80047d6:	f003 031f 	and.w	r3, r3, #31
 80047da:	2101      	movs	r1, #1
 80047dc:	fa01 f303 	lsl.w	r3, r1, r3
 80047e0:	ea42 0103 	orr.w	r1, r2, r3
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d10d      	bne.n	800480c <HAL_ADC_ConfigChannel+0x490>
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	0e9b      	lsrs	r3, r3, #26
 80047f6:	3301      	adds	r3, #1
 80047f8:	f003 021f 	and.w	r2, r3, #31
 80047fc:	4613      	mov	r3, r2
 80047fe:	005b      	lsls	r3, r3, #1
 8004800:	4413      	add	r3, r2
 8004802:	3b1e      	subs	r3, #30
 8004804:	051b      	lsls	r3, r3, #20
 8004806:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800480a:	e01b      	b.n	8004844 <HAL_ADC_ConfigChannel+0x4c8>
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	fa93 f3a3 	rbit	r3, r3
 8004818:	60fb      	str	r3, [r7, #12]
  return result;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d101      	bne.n	8004828 <HAL_ADC_ConfigChannel+0x4ac>
    return 32U;
 8004824:	2320      	movs	r3, #32
 8004826:	e003      	b.n	8004830 <HAL_ADC_ConfigChannel+0x4b4>
  return __builtin_clz(value);
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	fab3 f383 	clz	r3, r3
 800482e:	b2db      	uxtb	r3, r3
 8004830:	3301      	adds	r3, #1
 8004832:	f003 021f 	and.w	r2, r3, #31
 8004836:	4613      	mov	r3, r2
 8004838:	005b      	lsls	r3, r3, #1
 800483a:	4413      	add	r3, r2
 800483c:	3b1e      	subs	r3, #30
 800483e:	051b      	lsls	r3, r3, #20
 8004840:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004844:	430b      	orrs	r3, r1
 8004846:	683a      	ldr	r2, [r7, #0]
 8004848:	6892      	ldr	r2, [r2, #8]
 800484a:	4619      	mov	r1, r3
 800484c:	f7ff f9de 	bl	8003c0c <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	2b00      	cmp	r3, #0
 8004856:	f280 80cf 	bge.w	80049f8 <HAL_ADC_ConfigChannel+0x67c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a06      	ldr	r2, [pc, #24]	; (8004878 <HAL_ADC_ConfigChannel+0x4fc>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d004      	beq.n	800486e <HAL_ADC_ConfigChannel+0x4f2>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a04      	ldr	r2, [pc, #16]	; (800487c <HAL_ADC_ConfigChannel+0x500>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d10a      	bne.n	8004884 <HAL_ADC_ConfigChannel+0x508>
 800486e:	4b04      	ldr	r3, [pc, #16]	; (8004880 <HAL_ADC_ConfigChannel+0x504>)
 8004870:	e009      	b.n	8004886 <HAL_ADC_ConfigChannel+0x50a>
 8004872:	bf00      	nop
 8004874:	47ff0000 	.word	0x47ff0000
 8004878:	40022000 	.word	0x40022000
 800487c:	40022100 	.word	0x40022100
 8004880:	40022300 	.word	0x40022300
 8004884:	4b61      	ldr	r3, [pc, #388]	; (8004a0c <HAL_ADC_ConfigChannel+0x690>)
 8004886:	4618      	mov	r0, r3
 8004888:	f7ff f90c 	bl	8003aa4 <LL_ADC_GetCommonPathInternalCh>
 800488c:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a5f      	ldr	r2, [pc, #380]	; (8004a10 <HAL_ADC_ConfigChannel+0x694>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d004      	beq.n	80048a2 <HAL_ADC_ConfigChannel+0x526>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a5d      	ldr	r2, [pc, #372]	; (8004a14 <HAL_ADC_ConfigChannel+0x698>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d10e      	bne.n	80048c0 <HAL_ADC_ConfigChannel+0x544>
 80048a2:	485b      	ldr	r0, [pc, #364]	; (8004a10 <HAL_ADC_ConfigChannel+0x694>)
 80048a4:	f7ff fa86 	bl	8003db4 <LL_ADC_IsEnabled>
 80048a8:	4604      	mov	r4, r0
 80048aa:	485a      	ldr	r0, [pc, #360]	; (8004a14 <HAL_ADC_ConfigChannel+0x698>)
 80048ac:	f7ff fa82 	bl	8003db4 <LL_ADC_IsEnabled>
 80048b0:	4603      	mov	r3, r0
 80048b2:	4323      	orrs	r3, r4
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	bf0c      	ite	eq
 80048b8:	2301      	moveq	r3, #1
 80048ba:	2300      	movne	r3, #0
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	e008      	b.n	80048d2 <HAL_ADC_ConfigChannel+0x556>
 80048c0:	4855      	ldr	r0, [pc, #340]	; (8004a18 <HAL_ADC_ConfigChannel+0x69c>)
 80048c2:	f7ff fa77 	bl	8003db4 <LL_ADC_IsEnabled>
 80048c6:	4603      	mov	r3, r0
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	bf0c      	ite	eq
 80048cc:	2301      	moveq	r3, #1
 80048ce:	2300      	movne	r3, #0
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d07d      	beq.n	80049d2 <HAL_ADC_ConfigChannel+0x656>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a50      	ldr	r2, [pc, #320]	; (8004a1c <HAL_ADC_ConfigChannel+0x6a0>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d130      	bne.n	8004942 <HAL_ADC_ConfigChannel+0x5c6>
 80048e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d12b      	bne.n	8004942 <HAL_ADC_ConfigChannel+0x5c6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a4a      	ldr	r2, [pc, #296]	; (8004a18 <HAL_ADC_ConfigChannel+0x69c>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	f040 8081 	bne.w	80049f8 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a45      	ldr	r2, [pc, #276]	; (8004a10 <HAL_ADC_ConfigChannel+0x694>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d004      	beq.n	800490a <HAL_ADC_ConfigChannel+0x58e>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a43      	ldr	r2, [pc, #268]	; (8004a14 <HAL_ADC_ConfigChannel+0x698>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d101      	bne.n	800490e <HAL_ADC_ConfigChannel+0x592>
 800490a:	4a45      	ldr	r2, [pc, #276]	; (8004a20 <HAL_ADC_ConfigChannel+0x6a4>)
 800490c:	e000      	b.n	8004910 <HAL_ADC_ConfigChannel+0x594>
 800490e:	4a3f      	ldr	r2, [pc, #252]	; (8004a0c <HAL_ADC_ConfigChannel+0x690>)
 8004910:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004912:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004916:	4619      	mov	r1, r3
 8004918:	4610      	mov	r0, r2
 800491a:	f7ff f8b0 	bl	8003a7e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800491e:	4b41      	ldr	r3, [pc, #260]	; (8004a24 <HAL_ADC_ConfigChannel+0x6a8>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	099b      	lsrs	r3, r3, #6
 8004924:	4a40      	ldr	r2, [pc, #256]	; (8004a28 <HAL_ADC_ConfigChannel+0x6ac>)
 8004926:	fba2 2303 	umull	r2, r3, r2, r3
 800492a:	099b      	lsrs	r3, r3, #6
 800492c:	3301      	adds	r3, #1
 800492e:	005b      	lsls	r3, r3, #1
 8004930:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004932:	e002      	b.n	800493a <HAL_ADC_ConfigChannel+0x5be>
              {
                wait_loop_index--;
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	3b01      	subs	r3, #1
 8004938:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d1f9      	bne.n	8004934 <HAL_ADC_ConfigChannel+0x5b8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004940:	e05a      	b.n	80049f8 <HAL_ADC_ConfigChannel+0x67c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a39      	ldr	r2, [pc, #228]	; (8004a2c <HAL_ADC_ConfigChannel+0x6b0>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d11e      	bne.n	800498a <HAL_ADC_ConfigChannel+0x60e>
 800494c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800494e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004952:	2b00      	cmp	r3, #0
 8004954:	d119      	bne.n	800498a <HAL_ADC_ConfigChannel+0x60e>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a2f      	ldr	r2, [pc, #188]	; (8004a18 <HAL_ADC_ConfigChannel+0x69c>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d14b      	bne.n	80049f8 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4a2a      	ldr	r2, [pc, #168]	; (8004a10 <HAL_ADC_ConfigChannel+0x694>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d004      	beq.n	8004974 <HAL_ADC_ConfigChannel+0x5f8>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4a29      	ldr	r2, [pc, #164]	; (8004a14 <HAL_ADC_ConfigChannel+0x698>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d101      	bne.n	8004978 <HAL_ADC_ConfigChannel+0x5fc>
 8004974:	4a2a      	ldr	r2, [pc, #168]	; (8004a20 <HAL_ADC_ConfigChannel+0x6a4>)
 8004976:	e000      	b.n	800497a <HAL_ADC_ConfigChannel+0x5fe>
 8004978:	4a24      	ldr	r2, [pc, #144]	; (8004a0c <HAL_ADC_ConfigChannel+0x690>)
 800497a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800497c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004980:	4619      	mov	r1, r3
 8004982:	4610      	mov	r0, r2
 8004984:	f7ff f87b 	bl	8003a7e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004988:	e036      	b.n	80049f8 <HAL_ADC_ConfigChannel+0x67c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a28      	ldr	r2, [pc, #160]	; (8004a30 <HAL_ADC_ConfigChannel+0x6b4>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d131      	bne.n	80049f8 <HAL_ADC_ConfigChannel+0x67c>
 8004994:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004996:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800499a:	2b00      	cmp	r3, #0
 800499c:	d12c      	bne.n	80049f8 <HAL_ADC_ConfigChannel+0x67c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a1d      	ldr	r2, [pc, #116]	; (8004a18 <HAL_ADC_ConfigChannel+0x69c>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d127      	bne.n	80049f8 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a18      	ldr	r2, [pc, #96]	; (8004a10 <HAL_ADC_ConfigChannel+0x694>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d004      	beq.n	80049bc <HAL_ADC_ConfigChannel+0x640>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a17      	ldr	r2, [pc, #92]	; (8004a14 <HAL_ADC_ConfigChannel+0x698>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d101      	bne.n	80049c0 <HAL_ADC_ConfigChannel+0x644>
 80049bc:	4a18      	ldr	r2, [pc, #96]	; (8004a20 <HAL_ADC_ConfigChannel+0x6a4>)
 80049be:	e000      	b.n	80049c2 <HAL_ADC_ConfigChannel+0x646>
 80049c0:	4a12      	ldr	r2, [pc, #72]	; (8004a0c <HAL_ADC_ConfigChannel+0x690>)
 80049c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80049c8:	4619      	mov	r1, r3
 80049ca:	4610      	mov	r0, r2
 80049cc:	f7ff f857 	bl	8003a7e <LL_ADC_SetCommonPathInternalCh>
 80049d0:	e012      	b.n	80049f8 <HAL_ADC_ConfigChannel+0x67c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049d6:	f043 0220 	orr.w	r2, r3, #32
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80049e4:	e008      	b.n	80049f8 <HAL_ADC_ConfigChannel+0x67c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049ea:	f043 0220 	orr.w	r2, r3, #32
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2200      	movs	r2, #0
 80049fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004a00:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	3784      	adds	r7, #132	; 0x84
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd90      	pop	{r4, r7, pc}
 8004a0c:	58026300 	.word	0x58026300
 8004a10:	40022000 	.word	0x40022000
 8004a14:	40022100 	.word	0x40022100
 8004a18:	58026000 	.word	0x58026000
 8004a1c:	cb840000 	.word	0xcb840000
 8004a20:	40022300 	.word	0x40022300
 8004a24:	24000090 	.word	0x24000090
 8004a28:	053e2d63 	.word	0x053e2d63
 8004a2c:	c7520000 	.word	0xc7520000
 8004a30:	cfb80000 	.word	0xcfb80000

08004a34 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b084      	sub	sp, #16
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4618      	mov	r0, r3
 8004a42:	f7ff f9b7 	bl	8003db4 <LL_ADC_IsEnabled>
 8004a46:	4603      	mov	r3, r0
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d16e      	bne.n	8004b2a <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	689a      	ldr	r2, [r3, #8]
 8004a52:	4b38      	ldr	r3, [pc, #224]	; (8004b34 <ADC_Enable+0x100>)
 8004a54:	4013      	ands	r3, r2
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d00d      	beq.n	8004a76 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a5e:	f043 0210 	orr.w	r2, r3, #16
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a6a:	f043 0201 	orr.w	r2, r3, #1
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e05a      	b.n	8004b2c <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f7ff f972 	bl	8003d64 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004a80:	f7fe ffbc 	bl	80039fc <HAL_GetTick>
 8004a84:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a2b      	ldr	r2, [pc, #172]	; (8004b38 <ADC_Enable+0x104>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d004      	beq.n	8004a9a <ADC_Enable+0x66>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a29      	ldr	r2, [pc, #164]	; (8004b3c <ADC_Enable+0x108>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d101      	bne.n	8004a9e <ADC_Enable+0x6a>
 8004a9a:	4b29      	ldr	r3, [pc, #164]	; (8004b40 <ADC_Enable+0x10c>)
 8004a9c:	e000      	b.n	8004aa0 <ADC_Enable+0x6c>
 8004a9e:	4b29      	ldr	r3, [pc, #164]	; (8004b44 <ADC_Enable+0x110>)
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	f7ff f903 	bl	8003cac <LL_ADC_GetMultimode>
 8004aa6:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a23      	ldr	r2, [pc, #140]	; (8004b3c <ADC_Enable+0x108>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d002      	beq.n	8004ab8 <ADC_Enable+0x84>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	e000      	b.n	8004aba <ADC_Enable+0x86>
 8004ab8:	4b1f      	ldr	r3, [pc, #124]	; (8004b38 <ADC_Enable+0x104>)
 8004aba:	687a      	ldr	r2, [r7, #4]
 8004abc:	6812      	ldr	r2, [r2, #0]
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d02c      	beq.n	8004b1c <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d130      	bne.n	8004b2a <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004ac8:	e028      	b.n	8004b1c <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f7ff f970 	bl	8003db4 <LL_ADC_IsEnabled>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d104      	bne.n	8004ae4 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f7ff f940 	bl	8003d64 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004ae4:	f7fe ff8a 	bl	80039fc <HAL_GetTick>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	1ad3      	subs	r3, r2, r3
 8004aee:	2b02      	cmp	r3, #2
 8004af0:	d914      	bls.n	8004b1c <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0301 	and.w	r3, r3, #1
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d00d      	beq.n	8004b1c <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b04:	f043 0210 	orr.w	r2, r3, #16
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b10:	f043 0201 	orr.w	r2, r3, #1
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	e007      	b.n	8004b2c <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f003 0301 	and.w	r3, r3, #1
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d1cf      	bne.n	8004aca <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004b2a:	2300      	movs	r3, #0
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3710      	adds	r7, #16
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}
 8004b34:	8000003f 	.word	0x8000003f
 8004b38:	40022000 	.word	0x40022000
 8004b3c:	40022100 	.word	0x40022100
 8004b40:	40022300 	.word	0x40022300
 8004b44:	58026300 	.word	0x58026300

08004b48 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b084      	sub	sp, #16
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4618      	mov	r0, r3
 8004b56:	f7ff f940 	bl	8003dda <LL_ADC_IsDisableOngoing>
 8004b5a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4618      	mov	r0, r3
 8004b62:	f7ff f927 	bl	8003db4 <LL_ADC_IsEnabled>
 8004b66:	4603      	mov	r3, r0
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d047      	beq.n	8004bfc <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d144      	bne.n	8004bfc <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	f003 030d 	and.w	r3, r3, #13
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d10c      	bne.n	8004b9a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4618      	mov	r0, r3
 8004b86:	f7ff f901 	bl	8003d8c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	2203      	movs	r2, #3
 8004b90:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004b92:	f7fe ff33 	bl	80039fc <HAL_GetTick>
 8004b96:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004b98:	e029      	b.n	8004bee <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b9e:	f043 0210 	orr.w	r2, r3, #16
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004baa:	f043 0201 	orr.w	r2, r3, #1
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e023      	b.n	8004bfe <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004bb6:	f7fe ff21 	bl	80039fc <HAL_GetTick>
 8004bba:	4602      	mov	r2, r0
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	1ad3      	subs	r3, r2, r3
 8004bc0:	2b02      	cmp	r3, #2
 8004bc2:	d914      	bls.n	8004bee <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	f003 0301 	and.w	r3, r3, #1
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d00d      	beq.n	8004bee <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bd6:	f043 0210 	orr.w	r2, r3, #16
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004be2:	f043 0201 	orr.w	r2, r3, #1
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	e007      	b.n	8004bfe <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	f003 0301 	and.w	r3, r3, #1
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d1dc      	bne.n	8004bb6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004bfc:	2300      	movs	r3, #0
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3710      	adds	r7, #16
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}

08004c06 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004c06:	b580      	push	{r7, lr}
 8004c08:	b084      	sub	sp, #16
 8004c0a:	af00      	add	r7, sp, #0
 8004c0c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c12:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c18:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d14b      	bne.n	8004cb8 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c24:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f003 0308 	and.w	r3, r3, #8
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d021      	beq.n	8004c7e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f7fe ff92 	bl	8003b68 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004c44:	4603      	mov	r3, r0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d032      	beq.n	8004cb0 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d12b      	bne.n	8004cb0 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c5c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c68:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d11f      	bne.n	8004cb0 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c74:	f043 0201 	orr.w	r2, r3, #1
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	655a      	str	r2, [r3, #84]	; 0x54
 8004c7c:	e018      	b.n	8004cb0 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	68db      	ldr	r3, [r3, #12]
 8004c84:	f003 0303 	and.w	r3, r3, #3
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d111      	bne.n	8004cb0 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c90:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c9c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d105      	bne.n	8004cb0 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ca8:	f043 0201 	orr.w	r2, r3, #1
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004cb0:	68f8      	ldr	r0, [r7, #12]
 8004cb2:	f7ff fb45 	bl	8004340 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004cb6:	e00e      	b.n	8004cd6 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cbc:	f003 0310 	and.w	r3, r3, #16
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d003      	beq.n	8004ccc <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004cc4:	68f8      	ldr	r0, [r7, #12]
 8004cc6:	f7ff fb4f 	bl	8004368 <HAL_ADC_ErrorCallback>
}
 8004cca:	e004      	b.n	8004cd6 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	4798      	blx	r3
}
 8004cd6:	bf00      	nop
 8004cd8:	3710      	adds	r7, #16
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}

08004cde <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004cde:	b580      	push	{r7, lr}
 8004ce0:	b084      	sub	sp, #16
 8004ce2:	af00      	add	r7, sp, #0
 8004ce4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cea:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004cec:	68f8      	ldr	r0, [r7, #12]
 8004cee:	f7ff fb31 	bl	8004354 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004cf2:	bf00      	nop
 8004cf4:	3710      	adds	r7, #16
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}

08004cfa <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004cfa:	b580      	push	{r7, lr}
 8004cfc:	b084      	sub	sp, #16
 8004cfe:	af00      	add	r7, sp, #0
 8004d00:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d06:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d0c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d18:	f043 0204 	orr.w	r2, r3, #4
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004d20:	68f8      	ldr	r0, [r7, #12]
 8004d22:	f7ff fb21 	bl	8004368 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004d26:	bf00      	nop
 8004d28:	3710      	adds	r7, #16
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd80      	pop	{r7, pc}
	...

08004d30 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b084      	sub	sp, #16
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a7a      	ldr	r2, [pc, #488]	; (8004f28 <ADC_ConfigureBoostMode+0x1f8>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d004      	beq.n	8004d4c <ADC_ConfigureBoostMode+0x1c>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a79      	ldr	r2, [pc, #484]	; (8004f2c <ADC_ConfigureBoostMode+0x1fc>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d109      	bne.n	8004d60 <ADC_ConfigureBoostMode+0x30>
 8004d4c:	4b78      	ldr	r3, [pc, #480]	; (8004f30 <ADC_ConfigureBoostMode+0x200>)
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	bf14      	ite	ne
 8004d58:	2301      	movne	r3, #1
 8004d5a:	2300      	moveq	r3, #0
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	e008      	b.n	8004d72 <ADC_ConfigureBoostMode+0x42>
 8004d60:	4b74      	ldr	r3, [pc, #464]	; (8004f34 <ADC_ConfigureBoostMode+0x204>)
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	bf14      	ite	ne
 8004d6c:	2301      	movne	r3, #1
 8004d6e:	2300      	moveq	r3, #0
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d01c      	beq.n	8004db0 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8004d76:	f005 fd67 	bl	800a848 <HAL_RCC_GetHCLKFreq>
 8004d7a:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004d84:	d010      	beq.n	8004da8 <ADC_ConfigureBoostMode+0x78>
 8004d86:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004d8a:	d873      	bhi.n	8004e74 <ADC_ConfigureBoostMode+0x144>
 8004d8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d90:	d002      	beq.n	8004d98 <ADC_ConfigureBoostMode+0x68>
 8004d92:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004d96:	d16d      	bne.n	8004e74 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	0c1b      	lsrs	r3, r3, #16
 8004d9e:	68fa      	ldr	r2, [r7, #12]
 8004da0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004da4:	60fb      	str	r3, [r7, #12]
        break;
 8004da6:	e068      	b.n	8004e7a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	089b      	lsrs	r3, r3, #2
 8004dac:	60fb      	str	r3, [r7, #12]
        break;
 8004dae:	e064      	b.n	8004e7a <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004db0:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004db4:	f04f 0100 	mov.w	r1, #0
 8004db8:	f006 ffee 	bl	800bd98 <HAL_RCCEx_GetPeriphCLKFreq>
 8004dbc:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004dc6:	d051      	beq.n	8004e6c <ADC_ConfigureBoostMode+0x13c>
 8004dc8:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004dcc:	d854      	bhi.n	8004e78 <ADC_ConfigureBoostMode+0x148>
 8004dce:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004dd2:	d047      	beq.n	8004e64 <ADC_ConfigureBoostMode+0x134>
 8004dd4:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004dd8:	d84e      	bhi.n	8004e78 <ADC_ConfigureBoostMode+0x148>
 8004dda:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8004dde:	d03d      	beq.n	8004e5c <ADC_ConfigureBoostMode+0x12c>
 8004de0:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8004de4:	d848      	bhi.n	8004e78 <ADC_ConfigureBoostMode+0x148>
 8004de6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004dea:	d033      	beq.n	8004e54 <ADC_ConfigureBoostMode+0x124>
 8004dec:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004df0:	d842      	bhi.n	8004e78 <ADC_ConfigureBoostMode+0x148>
 8004df2:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8004df6:	d029      	beq.n	8004e4c <ADC_ConfigureBoostMode+0x11c>
 8004df8:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8004dfc:	d83c      	bhi.n	8004e78 <ADC_ConfigureBoostMode+0x148>
 8004dfe:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004e02:	d01a      	beq.n	8004e3a <ADC_ConfigureBoostMode+0x10a>
 8004e04:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004e08:	d836      	bhi.n	8004e78 <ADC_ConfigureBoostMode+0x148>
 8004e0a:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004e0e:	d014      	beq.n	8004e3a <ADC_ConfigureBoostMode+0x10a>
 8004e10:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004e14:	d830      	bhi.n	8004e78 <ADC_ConfigureBoostMode+0x148>
 8004e16:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e1a:	d00e      	beq.n	8004e3a <ADC_ConfigureBoostMode+0x10a>
 8004e1c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e20:	d82a      	bhi.n	8004e78 <ADC_ConfigureBoostMode+0x148>
 8004e22:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004e26:	d008      	beq.n	8004e3a <ADC_ConfigureBoostMode+0x10a>
 8004e28:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004e2c:	d824      	bhi.n	8004e78 <ADC_ConfigureBoostMode+0x148>
 8004e2e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004e32:	d002      	beq.n	8004e3a <ADC_ConfigureBoostMode+0x10a>
 8004e34:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004e38:	d11e      	bne.n	8004e78 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	0c9b      	lsrs	r3, r3, #18
 8004e40:	005b      	lsls	r3, r3, #1
 8004e42:	68fa      	ldr	r2, [r7, #12]
 8004e44:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e48:	60fb      	str	r3, [r7, #12]
        break;
 8004e4a:	e016      	b.n	8004e7a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	091b      	lsrs	r3, r3, #4
 8004e50:	60fb      	str	r3, [r7, #12]
        break;
 8004e52:	e012      	b.n	8004e7a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	095b      	lsrs	r3, r3, #5
 8004e58:	60fb      	str	r3, [r7, #12]
        break;
 8004e5a:	e00e      	b.n	8004e7a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	099b      	lsrs	r3, r3, #6
 8004e60:	60fb      	str	r3, [r7, #12]
        break;
 8004e62:	e00a      	b.n	8004e7a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	09db      	lsrs	r3, r3, #7
 8004e68:	60fb      	str	r3, [r7, #12]
        break;
 8004e6a:	e006      	b.n	8004e7a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	0a1b      	lsrs	r3, r3, #8
 8004e70:	60fb      	str	r3, [r7, #12]
        break;
 8004e72:	e002      	b.n	8004e7a <ADC_ConfigureBoostMode+0x14a>
        break;
 8004e74:	bf00      	nop
 8004e76:	e000      	b.n	8004e7a <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8004e78:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8004e7a:	f7fe fdcb 	bl	8003a14 <HAL_GetREVID>
 8004e7e:	4603      	mov	r3, r0
 8004e80:	f241 0203 	movw	r2, #4099	; 0x1003
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d815      	bhi.n	8004eb4 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	4a2b      	ldr	r2, [pc, #172]	; (8004f38 <ADC_ConfigureBoostMode+0x208>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d908      	bls.n	8004ea2 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	689a      	ldr	r2, [r3, #8]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e9e:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004ea0:	e03e      	b.n	8004f20 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	689a      	ldr	r2, [r3, #8]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004eb0:	609a      	str	r2, [r3, #8]
}
 8004eb2:	e035      	b.n	8004f20 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	085b      	lsrs	r3, r3, #1
 8004eb8:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	4a1f      	ldr	r2, [pc, #124]	; (8004f3c <ADC_ConfigureBoostMode+0x20c>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d808      	bhi.n	8004ed4 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	689a      	ldr	r2, [r3, #8]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004ed0:	609a      	str	r2, [r3, #8]
}
 8004ed2:	e025      	b.n	8004f20 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	4a1a      	ldr	r2, [pc, #104]	; (8004f40 <ADC_ConfigureBoostMode+0x210>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d80a      	bhi.n	8004ef2 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004eee:	609a      	str	r2, [r3, #8]
}
 8004ef0:	e016      	b.n	8004f20 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	4a13      	ldr	r2, [pc, #76]	; (8004f44 <ADC_ConfigureBoostMode+0x214>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d80a      	bhi.n	8004f10 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f0c:	609a      	str	r2, [r3, #8]
}
 8004f0e:	e007      	b.n	8004f20 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	689a      	ldr	r2, [r3, #8]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8004f1e:	609a      	str	r2, [r3, #8]
}
 8004f20:	bf00      	nop
 8004f22:	3710      	adds	r7, #16
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}
 8004f28:	40022000 	.word	0x40022000
 8004f2c:	40022100 	.word	0x40022100
 8004f30:	40022300 	.word	0x40022300
 8004f34:	58026300 	.word	0x58026300
 8004f38:	01312d00 	.word	0x01312d00
 8004f3c:	005f5e10 	.word	0x005f5e10
 8004f40:	00bebc20 	.word	0x00bebc20
 8004f44:	017d7840 	.word	0x017d7840

08004f48 <LL_ADC_IsEnabled>:
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b083      	sub	sp, #12
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	689b      	ldr	r3, [r3, #8]
 8004f54:	f003 0301 	and.w	r3, r3, #1
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d101      	bne.n	8004f60 <LL_ADC_IsEnabled+0x18>
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e000      	b.n	8004f62 <LL_ADC_IsEnabled+0x1a>
 8004f60:	2300      	movs	r3, #0
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	370c      	adds	r7, #12
 8004f66:	46bd      	mov	sp, r7
 8004f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6c:	4770      	bx	lr
	...

08004f70 <LL_ADC_StartCalibration>:
{
 8004f70:	b480      	push	{r7}
 8004f72:	b085      	sub	sp, #20
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	60f8      	str	r0, [r7, #12]
 8004f78:	60b9      	str	r1, [r7, #8]
 8004f7a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	689a      	ldr	r2, [r3, #8]
 8004f80:	4b09      	ldr	r3, [pc, #36]	; (8004fa8 <LL_ADC_StartCalibration+0x38>)
 8004f82:	4013      	ands	r3, r2
 8004f84:	68ba      	ldr	r2, [r7, #8]
 8004f86:	f402 3180 	and.w	r1, r2, #65536	; 0x10000
 8004f8a:	687a      	ldr	r2, [r7, #4]
 8004f8c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004f90:	430a      	orrs	r2, r1
 8004f92:	4313      	orrs	r3, r2
 8004f94:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	609a      	str	r2, [r3, #8]
}
 8004f9c:	bf00      	nop
 8004f9e:	3714      	adds	r7, #20
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa6:	4770      	bx	lr
 8004fa8:	3ffeffc0 	.word	0x3ffeffc0

08004fac <LL_ADC_IsCalibrationOnGoing>:
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004fbc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004fc0:	d101      	bne.n	8004fc6 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e000      	b.n	8004fc8 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004fc6:	2300      	movs	r3, #0
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	370c      	adds	r7, #12
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr

08004fd4 <LL_ADC_REG_IsConversionOngoing>:
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b083      	sub	sp, #12
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	f003 0304 	and.w	r3, r3, #4
 8004fe4:	2b04      	cmp	r3, #4
 8004fe6:	d101      	bne.n	8004fec <LL_ADC_REG_IsConversionOngoing+0x18>
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e000      	b.n	8004fee <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004fec:	2300      	movs	r3, #0
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	370c      	adds	r7, #12
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr
	...

08004ffc <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b086      	sub	sp, #24
 8005000:	af00      	add	r7, sp, #0
 8005002:	60f8      	str	r0, [r7, #12]
 8005004:	60b9      	str	r1, [r7, #8]
 8005006:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005008:	2300      	movs	r3, #0
 800500a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005012:	2b01      	cmp	r3, #1
 8005014:	d101      	bne.n	800501a <HAL_ADCEx_Calibration_Start+0x1e>
 8005016:	2302      	movs	r3, #2
 8005018:	e04c      	b.n	80050b4 <HAL_ADCEx_Calibration_Start+0xb8>
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	2201      	movs	r2, #1
 800501e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005022:	68f8      	ldr	r0, [r7, #12]
 8005024:	f7ff fd90 	bl	8004b48 <ADC_Disable>
 8005028:	4603      	mov	r3, r0
 800502a:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800502c:	7dfb      	ldrb	r3, [r7, #23]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d135      	bne.n	800509e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005036:	4b21      	ldr	r3, [pc, #132]	; (80050bc <HAL_ADCEx_Calibration_Start+0xc0>)
 8005038:	4013      	ands	r3, r2
 800503a:	f043 0202 	orr.w	r2, r3, #2
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	68b9      	ldr	r1, [r7, #8]
 800504a:	4618      	mov	r0, r3
 800504c:	f7ff ff90 	bl	8004f70 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005050:	e014      	b.n	800507c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	3301      	adds	r3, #1
 8005056:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	4a19      	ldr	r2, [pc, #100]	; (80050c0 <HAL_ADCEx_Calibration_Start+0xc4>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d30d      	bcc.n	800507c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005064:	f023 0312 	bic.w	r3, r3, #18
 8005068:	f043 0210 	orr.w	r2, r3, #16
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2200      	movs	r2, #0
 8005074:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8005078:	2301      	movs	r3, #1
 800507a:	e01b      	b.n	80050b4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4618      	mov	r0, r3
 8005082:	f7ff ff93 	bl	8004fac <LL_ADC_IsCalibrationOnGoing>
 8005086:	4603      	mov	r3, r0
 8005088:	2b00      	cmp	r3, #0
 800508a:	d1e2      	bne.n	8005052 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005090:	f023 0303 	bic.w	r3, r3, #3
 8005094:	f043 0201 	orr.w	r2, r3, #1
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	655a      	str	r2, [r3, #84]	; 0x54
 800509c:	e005      	b.n	80050aa <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050a2:	f043 0210 	orr.w	r2, r3, #16
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2200      	movs	r2, #0
 80050ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80050b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3718      	adds	r7, #24
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}
 80050bc:	ffffeefd 	.word	0xffffeefd
 80050c0:	25c3f800 	.word	0x25c3f800

080050c4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80050c4:	b590      	push	{r4, r7, lr}
 80050c6:	b09f      	sub	sp, #124	; 0x7c
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
 80050cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80050ce:	2300      	movs	r3, #0
 80050d0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80050da:	2b01      	cmp	r3, #1
 80050dc:	d101      	bne.n	80050e2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80050de:	2302      	movs	r3, #2
 80050e0:	e0be      	b.n	8005260 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2201      	movs	r2, #1
 80050e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80050ea:	2300      	movs	r3, #0
 80050ec:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80050ee:	2300      	movs	r3, #0
 80050f0:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a5c      	ldr	r2, [pc, #368]	; (8005268 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d102      	bne.n	8005102 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80050fc:	4b5b      	ldr	r3, [pc, #364]	; (800526c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80050fe:	60bb      	str	r3, [r7, #8]
 8005100:	e001      	b.n	8005106 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005102:	2300      	movs	r3, #0
 8005104:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d10b      	bne.n	8005124 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005110:	f043 0220 	orr.w	r2, r3, #32
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2200      	movs	r2, #0
 800511c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	e09d      	b.n	8005260 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	4618      	mov	r0, r3
 8005128:	f7ff ff54 	bl	8004fd4 <LL_ADC_REG_IsConversionOngoing>
 800512c:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4618      	mov	r0, r3
 8005134:	f7ff ff4e 	bl	8004fd4 <LL_ADC_REG_IsConversionOngoing>
 8005138:	4603      	mov	r3, r0
 800513a:	2b00      	cmp	r3, #0
 800513c:	d17f      	bne.n	800523e <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800513e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005140:	2b00      	cmp	r3, #0
 8005142:	d17c      	bne.n	800523e <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a47      	ldr	r2, [pc, #284]	; (8005268 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d004      	beq.n	8005158 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a46      	ldr	r2, [pc, #280]	; (800526c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d101      	bne.n	800515c <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8005158:	4b45      	ldr	r3, [pc, #276]	; (8005270 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800515a:	e000      	b.n	800515e <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 800515c:	4b45      	ldr	r3, [pc, #276]	; (8005274 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800515e:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d039      	beq.n	80051dc <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8005168:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	431a      	orrs	r2, r3
 8005176:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005178:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a3a      	ldr	r2, [pc, #232]	; (8005268 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d004      	beq.n	800518e <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a38      	ldr	r2, [pc, #224]	; (800526c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d10e      	bne.n	80051ac <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800518e:	4836      	ldr	r0, [pc, #216]	; (8005268 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005190:	f7ff feda 	bl	8004f48 <LL_ADC_IsEnabled>
 8005194:	4604      	mov	r4, r0
 8005196:	4835      	ldr	r0, [pc, #212]	; (800526c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005198:	f7ff fed6 	bl	8004f48 <LL_ADC_IsEnabled>
 800519c:	4603      	mov	r3, r0
 800519e:	4323      	orrs	r3, r4
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	bf0c      	ite	eq
 80051a4:	2301      	moveq	r3, #1
 80051a6:	2300      	movne	r3, #0
 80051a8:	b2db      	uxtb	r3, r3
 80051aa:	e008      	b.n	80051be <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 80051ac:	4832      	ldr	r0, [pc, #200]	; (8005278 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80051ae:	f7ff fecb 	bl	8004f48 <LL_ADC_IsEnabled>
 80051b2:	4603      	mov	r3, r0
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	bf0c      	ite	eq
 80051b8:	2301      	moveq	r3, #1
 80051ba:	2300      	movne	r3, #0
 80051bc:	b2db      	uxtb	r3, r3
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d047      	beq.n	8005252 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80051c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051c4:	689a      	ldr	r2, [r3, #8]
 80051c6:	4b2d      	ldr	r3, [pc, #180]	; (800527c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80051c8:	4013      	ands	r3, r2
 80051ca:	683a      	ldr	r2, [r7, #0]
 80051cc:	6811      	ldr	r1, [r2, #0]
 80051ce:	683a      	ldr	r2, [r7, #0]
 80051d0:	6892      	ldr	r2, [r2, #8]
 80051d2:	430a      	orrs	r2, r1
 80051d4:	431a      	orrs	r2, r3
 80051d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051d8:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80051da:	e03a      	b.n	8005252 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80051dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80051e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051e6:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a1e      	ldr	r2, [pc, #120]	; (8005268 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d004      	beq.n	80051fc <HAL_ADCEx_MultiModeConfigChannel+0x138>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a1d      	ldr	r2, [pc, #116]	; (800526c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d10e      	bne.n	800521a <HAL_ADCEx_MultiModeConfigChannel+0x156>
 80051fc:	481a      	ldr	r0, [pc, #104]	; (8005268 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80051fe:	f7ff fea3 	bl	8004f48 <LL_ADC_IsEnabled>
 8005202:	4604      	mov	r4, r0
 8005204:	4819      	ldr	r0, [pc, #100]	; (800526c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005206:	f7ff fe9f 	bl	8004f48 <LL_ADC_IsEnabled>
 800520a:	4603      	mov	r3, r0
 800520c:	4323      	orrs	r3, r4
 800520e:	2b00      	cmp	r3, #0
 8005210:	bf0c      	ite	eq
 8005212:	2301      	moveq	r3, #1
 8005214:	2300      	movne	r3, #0
 8005216:	b2db      	uxtb	r3, r3
 8005218:	e008      	b.n	800522c <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800521a:	4817      	ldr	r0, [pc, #92]	; (8005278 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800521c:	f7ff fe94 	bl	8004f48 <LL_ADC_IsEnabled>
 8005220:	4603      	mov	r3, r0
 8005222:	2b00      	cmp	r3, #0
 8005224:	bf0c      	ite	eq
 8005226:	2301      	moveq	r3, #1
 8005228:	2300      	movne	r3, #0
 800522a:	b2db      	uxtb	r3, r3
 800522c:	2b00      	cmp	r3, #0
 800522e:	d010      	beq.n	8005252 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005230:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005232:	689a      	ldr	r2, [r3, #8]
 8005234:	4b11      	ldr	r3, [pc, #68]	; (800527c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8005236:	4013      	ands	r3, r2
 8005238:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800523a:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800523c:	e009      	b.n	8005252 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005242:	f043 0220 	orr.w	r2, r3, #32
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8005250:	e000      	b.n	8005254 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005252:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800525c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8005260:	4618      	mov	r0, r3
 8005262:	377c      	adds	r7, #124	; 0x7c
 8005264:	46bd      	mov	sp, r7
 8005266:	bd90      	pop	{r4, r7, pc}
 8005268:	40022000 	.word	0x40022000
 800526c:	40022100 	.word	0x40022100
 8005270:	40022300 	.word	0x40022300
 8005274:	58026300 	.word	0x58026300
 8005278:	58026000 	.word	0x58026000
 800527c:	fffff0e0 	.word	0xfffff0e0

08005280 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005280:	b480      	push	{r7}
 8005282:	b085      	sub	sp, #20
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	f003 0307 	and.w	r3, r3, #7
 800528e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005290:	4b0b      	ldr	r3, [pc, #44]	; (80052c0 <__NVIC_SetPriorityGrouping+0x40>)
 8005292:	68db      	ldr	r3, [r3, #12]
 8005294:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005296:	68ba      	ldr	r2, [r7, #8]
 8005298:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800529c:	4013      	ands	r3, r2
 800529e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80052a8:	4b06      	ldr	r3, [pc, #24]	; (80052c4 <__NVIC_SetPriorityGrouping+0x44>)
 80052aa:	4313      	orrs	r3, r2
 80052ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80052ae:	4a04      	ldr	r2, [pc, #16]	; (80052c0 <__NVIC_SetPriorityGrouping+0x40>)
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	60d3      	str	r3, [r2, #12]
}
 80052b4:	bf00      	nop
 80052b6:	3714      	adds	r7, #20
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr
 80052c0:	e000ed00 	.word	0xe000ed00
 80052c4:	05fa0000 	.word	0x05fa0000

080052c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80052c8:	b480      	push	{r7}
 80052ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80052cc:	4b04      	ldr	r3, [pc, #16]	; (80052e0 <__NVIC_GetPriorityGrouping+0x18>)
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	0a1b      	lsrs	r3, r3, #8
 80052d2:	f003 0307 	and.w	r3, r3, #7
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	46bd      	mov	sp, r7
 80052da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052de:	4770      	bx	lr
 80052e0:	e000ed00 	.word	0xe000ed00

080052e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b083      	sub	sp, #12
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	4603      	mov	r3, r0
 80052ec:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80052ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	db0b      	blt.n	800530e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80052f6:	88fb      	ldrh	r3, [r7, #6]
 80052f8:	f003 021f 	and.w	r2, r3, #31
 80052fc:	4907      	ldr	r1, [pc, #28]	; (800531c <__NVIC_EnableIRQ+0x38>)
 80052fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005302:	095b      	lsrs	r3, r3, #5
 8005304:	2001      	movs	r0, #1
 8005306:	fa00 f202 	lsl.w	r2, r0, r2
 800530a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800530e:	bf00      	nop
 8005310:	370c      	adds	r7, #12
 8005312:	46bd      	mov	sp, r7
 8005314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005318:	4770      	bx	lr
 800531a:	bf00      	nop
 800531c:	e000e100 	.word	0xe000e100

08005320 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005320:	b480      	push	{r7}
 8005322:	b083      	sub	sp, #12
 8005324:	af00      	add	r7, sp, #0
 8005326:	4603      	mov	r3, r0
 8005328:	6039      	str	r1, [r7, #0]
 800532a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800532c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005330:	2b00      	cmp	r3, #0
 8005332:	db0a      	blt.n	800534a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	b2da      	uxtb	r2, r3
 8005338:	490c      	ldr	r1, [pc, #48]	; (800536c <__NVIC_SetPriority+0x4c>)
 800533a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800533e:	0112      	lsls	r2, r2, #4
 8005340:	b2d2      	uxtb	r2, r2
 8005342:	440b      	add	r3, r1
 8005344:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005348:	e00a      	b.n	8005360 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	b2da      	uxtb	r2, r3
 800534e:	4908      	ldr	r1, [pc, #32]	; (8005370 <__NVIC_SetPriority+0x50>)
 8005350:	88fb      	ldrh	r3, [r7, #6]
 8005352:	f003 030f 	and.w	r3, r3, #15
 8005356:	3b04      	subs	r3, #4
 8005358:	0112      	lsls	r2, r2, #4
 800535a:	b2d2      	uxtb	r2, r2
 800535c:	440b      	add	r3, r1
 800535e:	761a      	strb	r2, [r3, #24]
}
 8005360:	bf00      	nop
 8005362:	370c      	adds	r7, #12
 8005364:	46bd      	mov	sp, r7
 8005366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536a:	4770      	bx	lr
 800536c:	e000e100 	.word	0xe000e100
 8005370:	e000ed00 	.word	0xe000ed00

08005374 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005374:	b480      	push	{r7}
 8005376:	b089      	sub	sp, #36	; 0x24
 8005378:	af00      	add	r7, sp, #0
 800537a:	60f8      	str	r0, [r7, #12]
 800537c:	60b9      	str	r1, [r7, #8]
 800537e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f003 0307 	and.w	r3, r3, #7
 8005386:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005388:	69fb      	ldr	r3, [r7, #28]
 800538a:	f1c3 0307 	rsb	r3, r3, #7
 800538e:	2b04      	cmp	r3, #4
 8005390:	bf28      	it	cs
 8005392:	2304      	movcs	r3, #4
 8005394:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005396:	69fb      	ldr	r3, [r7, #28]
 8005398:	3304      	adds	r3, #4
 800539a:	2b06      	cmp	r3, #6
 800539c:	d902      	bls.n	80053a4 <NVIC_EncodePriority+0x30>
 800539e:	69fb      	ldr	r3, [r7, #28]
 80053a0:	3b03      	subs	r3, #3
 80053a2:	e000      	b.n	80053a6 <NVIC_EncodePriority+0x32>
 80053a4:	2300      	movs	r3, #0
 80053a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80053a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80053ac:	69bb      	ldr	r3, [r7, #24]
 80053ae:	fa02 f303 	lsl.w	r3, r2, r3
 80053b2:	43da      	mvns	r2, r3
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	401a      	ands	r2, r3
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80053bc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	fa01 f303 	lsl.w	r3, r1, r3
 80053c6:	43d9      	mvns	r1, r3
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80053cc:	4313      	orrs	r3, r2
         );
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	3724      	adds	r7, #36	; 0x24
 80053d2:	46bd      	mov	sp, r7
 80053d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d8:	4770      	bx	lr

080053da <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80053da:	b580      	push	{r7, lr}
 80053dc:	b082      	sub	sp, #8
 80053de:	af00      	add	r7, sp, #0
 80053e0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f7ff ff4c 	bl	8005280 <__NVIC_SetPriorityGrouping>
}
 80053e8:	bf00      	nop
 80053ea:	3708      	adds	r7, #8
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}

080053f0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b086      	sub	sp, #24
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	4603      	mov	r3, r0
 80053f8:	60b9      	str	r1, [r7, #8]
 80053fa:	607a      	str	r2, [r7, #4]
 80053fc:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80053fe:	f7ff ff63 	bl	80052c8 <__NVIC_GetPriorityGrouping>
 8005402:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005404:	687a      	ldr	r2, [r7, #4]
 8005406:	68b9      	ldr	r1, [r7, #8]
 8005408:	6978      	ldr	r0, [r7, #20]
 800540a:	f7ff ffb3 	bl	8005374 <NVIC_EncodePriority>
 800540e:	4602      	mov	r2, r0
 8005410:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005414:	4611      	mov	r1, r2
 8005416:	4618      	mov	r0, r3
 8005418:	f7ff ff82 	bl	8005320 <__NVIC_SetPriority>
}
 800541c:	bf00      	nop
 800541e:	3718      	adds	r7, #24
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}

08005424 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b082      	sub	sp, #8
 8005428:	af00      	add	r7, sp, #0
 800542a:	4603      	mov	r3, r0
 800542c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800542e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005432:	4618      	mov	r0, r3
 8005434:	f7ff ff56 	bl	80052e4 <__NVIC_EnableIRQ>
}
 8005438:	bf00      	nop
 800543a:	3708      	adds	r7, #8
 800543c:	46bd      	mov	sp, r7
 800543e:	bd80      	pop	{r7, pc}

08005440 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b082      	sub	sp, #8
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d101      	bne.n	8005452 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	e014      	b.n	800547c <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	791b      	ldrb	r3, [r3, #4]
 8005456:	b2db      	uxtb	r3, r3
 8005458:	2b00      	cmp	r3, #0
 800545a:	d105      	bne.n	8005468 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2200      	movs	r2, #0
 8005460:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f7fd fca2 	bl	8002dac <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2202      	movs	r2, #2
 800546c:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2200      	movs	r2, #0
 8005472:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2201      	movs	r2, #1
 8005478:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800547a:	2300      	movs	r3, #0
}
 800547c:	4618      	mov	r0, r3
 800547e:	3708      	adds	r7, #8
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}

08005484 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005484:	b480      	push	{r7}
 8005486:	b083      	sub	sp, #12
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
 800548c:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d101      	bne.n	8005498 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8005494:	2301      	movs	r3, #1
 8005496:	e046      	b.n	8005526 <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	795b      	ldrb	r3, [r3, #5]
 800549c:	2b01      	cmp	r3, #1
 800549e:	d101      	bne.n	80054a4 <HAL_DAC_Start+0x20>
 80054a0:	2302      	movs	r3, #2
 80054a2:	e040      	b.n	8005526 <HAL_DAC_Start+0xa2>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2201      	movs	r2, #1
 80054a8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2202      	movs	r2, #2
 80054ae:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	6819      	ldr	r1, [r3, #0]
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	f003 0310 	and.w	r3, r3, #16
 80054bc:	2201      	movs	r2, #1
 80054be:	409a      	lsls	r2, r3
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	430a      	orrs	r2, r1
 80054c6:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d10f      	bne.n	80054ee <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80054d8:	2b02      	cmp	r3, #2
 80054da:	d11d      	bne.n	8005518 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	685a      	ldr	r2, [r3, #4]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f042 0201 	orr.w	r2, r2, #1
 80054ea:	605a      	str	r2, [r3, #4]
 80054ec:	e014      	b.n	8005518 <HAL_DAC_Start+0x94>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	f003 0310 	and.w	r3, r3, #16
 80054fe:	2102      	movs	r1, #2
 8005500:	fa01 f303 	lsl.w	r3, r1, r3
 8005504:	429a      	cmp	r2, r3
 8005506:	d107      	bne.n	8005518 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	685a      	ldr	r2, [r3, #4]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f042 0202 	orr.w	r2, r2, #2
 8005516:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2201      	movs	r2, #1
 800551c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2200      	movs	r2, #0
 8005522:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005524:	2300      	movs	r3, #0
}
 8005526:	4618      	mov	r0, r3
 8005528:	370c      	adds	r7, #12
 800552a:	46bd      	mov	sp, r7
 800552c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005530:	4770      	bx	lr
	...

08005534 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b086      	sub	sp, #24
 8005538:	af00      	add	r7, sp, #0
 800553a:	60f8      	str	r0, [r7, #12]
 800553c:	60b9      	str	r1, [r7, #8]
 800553e:	607a      	str	r2, [r7, #4]
 8005540:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d101      	bne.n	800554c <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8005548:	2301      	movs	r3, #1
 800554a:	e0a2      	b.n	8005692 <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	795b      	ldrb	r3, [r3, #5]
 8005550:	2b01      	cmp	r3, #1
 8005552:	d101      	bne.n	8005558 <HAL_DAC_Start_DMA+0x24>
 8005554:	2302      	movs	r3, #2
 8005556:	e09c      	b.n	8005692 <HAL_DAC_Start_DMA+0x15e>
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2201      	movs	r2, #1
 800555c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2202      	movs	r2, #2
 8005562:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d129      	bne.n	80055be <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	4a4b      	ldr	r2, [pc, #300]	; (800569c <HAL_DAC_Start_DMA+0x168>)
 8005570:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	4a4a      	ldr	r2, [pc, #296]	; (80056a0 <HAL_DAC_Start_DMA+0x16c>)
 8005578:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	4a49      	ldr	r2, [pc, #292]	; (80056a4 <HAL_DAC_Start_DMA+0x170>)
 8005580:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005590:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8005592:	6a3b      	ldr	r3, [r7, #32]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d003      	beq.n	80055a0 <HAL_DAC_Start_DMA+0x6c>
 8005598:	6a3b      	ldr	r3, [r7, #32]
 800559a:	2b04      	cmp	r3, #4
 800559c:	d005      	beq.n	80055aa <HAL_DAC_Start_DMA+0x76>
 800559e:	e009      	b.n	80055b4 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	3308      	adds	r3, #8
 80055a6:	613b      	str	r3, [r7, #16]
        break;
 80055a8:	e033      	b.n	8005612 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	330c      	adds	r3, #12
 80055b0:	613b      	str	r3, [r7, #16]
        break;
 80055b2:	e02e      	b.n	8005612 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	3310      	adds	r3, #16
 80055ba:	613b      	str	r3, [r7, #16]
        break;
 80055bc:	e029      	b.n	8005612 <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	68db      	ldr	r3, [r3, #12]
 80055c2:	4a39      	ldr	r2, [pc, #228]	; (80056a8 <HAL_DAC_Start_DMA+0x174>)
 80055c4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	68db      	ldr	r3, [r3, #12]
 80055ca:	4a38      	ldr	r2, [pc, #224]	; (80056ac <HAL_DAC_Start_DMA+0x178>)
 80055cc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	68db      	ldr	r3, [r3, #12]
 80055d2:	4a37      	ldr	r2, [pc, #220]	; (80056b0 <HAL_DAC_Start_DMA+0x17c>)
 80055d4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80055e4:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80055e6:	6a3b      	ldr	r3, [r7, #32]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d003      	beq.n	80055f4 <HAL_DAC_Start_DMA+0xc0>
 80055ec:	6a3b      	ldr	r3, [r7, #32]
 80055ee:	2b04      	cmp	r3, #4
 80055f0:	d005      	beq.n	80055fe <HAL_DAC_Start_DMA+0xca>
 80055f2:	e009      	b.n	8005608 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	3314      	adds	r3, #20
 80055fa:	613b      	str	r3, [r7, #16]
        break;
 80055fc:	e009      	b.n	8005612 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	3318      	adds	r3, #24
 8005604:	613b      	str	r3, [r7, #16]
        break;
 8005606:	e004      	b.n	8005612 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	331c      	adds	r3, #28
 800560e:	613b      	str	r3, [r7, #16]
        break;
 8005610:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d111      	bne.n	800563c <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005626:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	6898      	ldr	r0, [r3, #8]
 800562c:	6879      	ldr	r1, [r7, #4]
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	693a      	ldr	r2, [r7, #16]
 8005632:	f000 fe67 	bl	8006304 <HAL_DMA_Start_IT>
 8005636:	4603      	mov	r3, r0
 8005638:	75fb      	strb	r3, [r7, #23]
 800563a:	e010      	b.n	800565e <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	681a      	ldr	r2, [r3, #0]
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800564a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	68d8      	ldr	r0, [r3, #12]
 8005650:	6879      	ldr	r1, [r7, #4]
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	693a      	ldr	r2, [r7, #16]
 8005656:	f000 fe55 	bl	8006304 <HAL_DMA_Start_IT>
 800565a:	4603      	mov	r3, r0
 800565c:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	2200      	movs	r2, #0
 8005662:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8005664:	7dfb      	ldrb	r3, [r7, #23]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d10c      	bne.n	8005684 <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	6819      	ldr	r1, [r3, #0]
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	f003 0310 	and.w	r3, r3, #16
 8005676:	2201      	movs	r2, #1
 8005678:	409a      	lsls	r2, r3
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	430a      	orrs	r2, r1
 8005680:	601a      	str	r2, [r3, #0]
 8005682:	e005      	b.n	8005690 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	691b      	ldr	r3, [r3, #16]
 8005688:	f043 0204 	orr.w	r2, r3, #4
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8005690:	7dfb      	ldrb	r3, [r7, #23]
}
 8005692:	4618      	mov	r0, r3
 8005694:	3718      	adds	r7, #24
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}
 800569a:	bf00      	nop
 800569c:	08005b25 	.word	0x08005b25
 80056a0:	08005b47 	.word	0x08005b47
 80056a4:	08005b63 	.word	0x08005b63
 80056a8:	08005be1 	.word	0x08005be1
 80056ac:	08005c03 	.word	0x08005c03
 80056b0:	08005c1f 	.word	0x08005c1f

080056b4 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b082      	sub	sp, #8
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d101      	bne.n	80056c8 <HAL_DAC_Stop_DMA+0x14>
  {
    return HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	e03e      	b.n	8005746 <HAL_DAC_Stop_DMA+0x92>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	6819      	ldr	r1, [r3, #0]
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	f003 0310 	and.w	r3, r3, #16
 80056d4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80056d8:	fa02 f303 	lsl.w	r3, r2, r3
 80056dc:	43da      	mvns	r2, r3
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	400a      	ands	r2, r1
 80056e4:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	6819      	ldr	r1, [r3, #0]
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	f003 0310 	and.w	r3, r3, #16
 80056f2:	2201      	movs	r2, #1
 80056f4:	fa02 f303 	lsl.w	r3, r2, r3
 80056f8:	43da      	mvns	r2, r3
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	400a      	ands	r2, r1
 8005700:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d10d      	bne.n	8005724 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	4618      	mov	r0, r3
 800570e:	f001 f863 	bl	80067d8 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005720:	601a      	str	r2, [r3, #0]
 8005722:	e00c      	b.n	800573e <HAL_DAC_Stop_DMA+0x8a>
  }

  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	68db      	ldr	r3, [r3, #12]
 8005728:	4618      	mov	r0, r3
 800572a:	f001 f855 	bl	80067d8 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800573c:	601a      	str	r2, [r3, #0]
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2201      	movs	r2, #1
 8005742:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005744:	2300      	movs	r3, #0
}
 8005746:	4618      	mov	r0, r3
 8005748:	3708      	adds	r7, #8
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}

0800574e <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 800574e:	b580      	push	{r7, lr}
 8005750:	b084      	sub	sp, #16
 8005752:	af00      	add	r7, sp, #0
 8005754:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005764:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800576c:	2b00      	cmp	r3, #0
 800576e:	d01d      	beq.n	80057ac <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005776:	2b00      	cmp	r3, #0
 8005778:	d018      	beq.n	80057ac <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2204      	movs	r2, #4
 800577e:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	691b      	ldr	r3, [r3, #16]
 8005784:	f043 0201 	orr.w	r2, r3, #1
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005794:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80057a4:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f000 f86f 	bl	800588a <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d01d      	beq.n	80057f2 <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d018      	beq.n	80057f2 <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2204      	movs	r2, #4
 80057c4:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	691b      	ldr	r3, [r3, #16]
 80057ca:	f043 0202 	orr.w	r2, r3, #2
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80057da:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	681a      	ldr	r2, [r3, #0]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80057ea:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f000 f9ed 	bl	8005bcc <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 80057f2:	bf00      	nop
 80057f4:	3710      	adds	r7, #16
 80057f6:	46bd      	mov	sp, r7
 80057f8:	bd80      	pop	{r7, pc}

080057fa <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80057fa:	b480      	push	{r7}
 80057fc:	b087      	sub	sp, #28
 80057fe:	af00      	add	r7, sp, #0
 8005800:	60f8      	str	r0, [r7, #12]
 8005802:	60b9      	str	r1, [r7, #8]
 8005804:	607a      	str	r2, [r7, #4]
 8005806:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8005808:	2300      	movs	r3, #0
 800580a:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d101      	bne.n	8005816 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	e015      	b.n	8005842 <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d105      	bne.n	800582e <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005822:	697a      	ldr	r2, [r7, #20]
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	4413      	add	r3, r2
 8005828:	3308      	adds	r3, #8
 800582a:	617b      	str	r3, [r7, #20]
 800582c:	e004      	b.n	8005838 <HAL_DAC_SetValue+0x3e>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800582e:	697a      	ldr	r2, [r7, #20]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	4413      	add	r3, r2
 8005834:	3314      	adds	r3, #20
 8005836:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	461a      	mov	r2, r3
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005840:	2300      	movs	r3, #0
}
 8005842:	4618      	mov	r0, r3
 8005844:	371c      	adds	r7, #28
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr

0800584e <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800584e:	b480      	push	{r7}
 8005850:	b083      	sub	sp, #12
 8005852:	af00      	add	r7, sp, #0
 8005854:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8005856:	bf00      	nop
 8005858:	370c      	adds	r7, #12
 800585a:	46bd      	mov	sp, r7
 800585c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005860:	4770      	bx	lr

08005862 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005862:	b480      	push	{r7}
 8005864:	b083      	sub	sp, #12
 8005866:	af00      	add	r7, sp, #0
 8005868:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800586a:	bf00      	nop
 800586c:	370c      	adds	r7, #12
 800586e:	46bd      	mov	sp, r7
 8005870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005874:	4770      	bx	lr

08005876 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005876:	b480      	push	{r7}
 8005878:	b083      	sub	sp, #12
 800587a:	af00      	add	r7, sp, #0
 800587c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800587e:	bf00      	nop
 8005880:	370c      	adds	r7, #12
 8005882:	46bd      	mov	sp, r7
 8005884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005888:	4770      	bx	lr

0800588a <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800588a:	b480      	push	{r7}
 800588c:	b083      	sub	sp, #12
 800588e:	af00      	add	r7, sp, #0
 8005890:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8005892:	bf00      	nop
 8005894:	370c      	adds	r7, #12
 8005896:	46bd      	mov	sp, r7
 8005898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589c:	4770      	bx	lr
	...

080058a0 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b08a      	sub	sp, #40	; 0x28
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	60f8      	str	r0, [r7, #12]
 80058a8:	60b9      	str	r1, [r7, #8]
 80058aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058ac:	2300      	movs	r3, #0
 80058ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint32_t tmpreg2;
  uint32_t tickstart;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d002      	beq.n	80058be <HAL_DAC_ConfigChannel+0x1e>
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d101      	bne.n	80058c2 <HAL_DAC_ConfigChannel+0x22>
  {
    return HAL_ERROR;
 80058be:	2301      	movs	r3, #1
 80058c0:	e12a      	b.n	8005b18 <HAL_DAC_ConfigChannel+0x278>
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	795b      	ldrb	r3, [r3, #5]
 80058c6:	2b01      	cmp	r3, #1
 80058c8:	d101      	bne.n	80058ce <HAL_DAC_ConfigChannel+0x2e>
 80058ca:	2302      	movs	r3, #2
 80058cc:	e124      	b.n	8005b18 <HAL_DAC_ConfigChannel+0x278>
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2201      	movs	r2, #1
 80058d2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	2202      	movs	r2, #2
 80058d8:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	2b04      	cmp	r3, #4
 80058e0:	d17a      	bne.n	80059d8 <HAL_DAC_ConfigChannel+0x138>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80058e2:	f7fe f88b 	bl	80039fc <HAL_GetTick>
 80058e6:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d13d      	bne.n	800596a <HAL_DAC_ConfigChannel+0xca>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80058ee:	e018      	b.n	8005922 <HAL_DAC_ConfigChannel+0x82>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80058f0:	f7fe f884 	bl	80039fc <HAL_GetTick>
 80058f4:	4602      	mov	r2, r0
 80058f6:	69fb      	ldr	r3, [r7, #28]
 80058f8:	1ad3      	subs	r3, r2, r3
 80058fa:	2b01      	cmp	r3, #1
 80058fc:	d911      	bls.n	8005922 <HAL_DAC_ConfigChannel+0x82>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005904:	4b86      	ldr	r3, [pc, #536]	; (8005b20 <HAL_DAC_ConfigChannel+0x280>)
 8005906:	4013      	ands	r3, r2
 8005908:	2b00      	cmp	r3, #0
 800590a:	d00a      	beq.n	8005922 <HAL_DAC_ConfigChannel+0x82>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	691b      	ldr	r3, [r3, #16]
 8005910:	f043 0208 	orr.w	r2, r3, #8
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2203      	movs	r2, #3
 800591c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800591e:	2303      	movs	r3, #3
 8005920:	e0fa      	b.n	8005b18 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005928:	4b7d      	ldr	r3, [pc, #500]	; (8005b20 <HAL_DAC_ConfigChannel+0x280>)
 800592a:	4013      	ands	r3, r2
 800592c:	2b00      	cmp	r3, #0
 800592e:	d1df      	bne.n	80058f0 <HAL_DAC_ConfigChannel+0x50>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	68ba      	ldr	r2, [r7, #8]
 8005936:	6992      	ldr	r2, [r2, #24]
 8005938:	641a      	str	r2, [r3, #64]	; 0x40
 800593a:	e020      	b.n	800597e <HAL_DAC_ConfigChannel+0xde>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800593c:	f7fe f85e 	bl	80039fc <HAL_GetTick>
 8005940:	4602      	mov	r2, r0
 8005942:	69fb      	ldr	r3, [r7, #28]
 8005944:	1ad3      	subs	r3, r2, r3
 8005946:	2b01      	cmp	r3, #1
 8005948:	d90f      	bls.n	800596a <HAL_DAC_ConfigChannel+0xca>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005950:	2b00      	cmp	r3, #0
 8005952:	da0a      	bge.n	800596a <HAL_DAC_ConfigChannel+0xca>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	691b      	ldr	r3, [r3, #16]
 8005958:	f043 0208 	orr.w	r2, r3, #8
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2203      	movs	r2, #3
 8005964:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005966:	2303      	movs	r3, #3
 8005968:	e0d6      	b.n	8005b18 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005970:	2b00      	cmp	r3, #0
 8005972:	dbe3      	blt.n	800593c <HAL_DAC_ConfigChannel+0x9c>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	68ba      	ldr	r2, [r7, #8]
 800597a:	6992      	ldr	r2, [r2, #24]
 800597c:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	f003 0310 	and.w	r3, r3, #16
 800598a:	f240 31ff 	movw	r1, #1023	; 0x3ff
 800598e:	fa01 f303 	lsl.w	r3, r1, r3
 8005992:	43db      	mvns	r3, r3
 8005994:	ea02 0103 	and.w	r1, r2, r3
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	69da      	ldr	r2, [r3, #28]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	f003 0310 	and.w	r3, r3, #16
 80059a2:	409a      	lsls	r2, r3
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	430a      	orrs	r2, r1
 80059aa:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f003 0310 	and.w	r3, r3, #16
 80059b8:	21ff      	movs	r1, #255	; 0xff
 80059ba:	fa01 f303 	lsl.w	r3, r1, r3
 80059be:	43db      	mvns	r3, r3
 80059c0:	ea02 0103 	and.w	r1, r2, r3
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	6a1a      	ldr	r2, [r3, #32]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	f003 0310 	and.w	r3, r3, #16
 80059ce:	409a      	lsls	r2, r3
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	430a      	orrs	r2, r1
 80059d6:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	691b      	ldr	r3, [r3, #16]
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d11d      	bne.n	8005a1c <HAL_DAC_ConfigChannel+0x17c>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059e6:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	f003 0310 	and.w	r3, r3, #16
 80059ee:	221f      	movs	r2, #31
 80059f0:	fa02 f303 	lsl.w	r3, r2, r3
 80059f4:	43db      	mvns	r3, r3
 80059f6:	69ba      	ldr	r2, [r7, #24]
 80059f8:	4013      	ands	r3, r2
 80059fa:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	695b      	ldr	r3, [r3, #20]
 8005a00:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f003 0310 	and.w	r3, r3, #16
 8005a08:	697a      	ldr	r2, [r7, #20]
 8005a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a0e:	69ba      	ldr	r2, [r7, #24]
 8005a10:	4313      	orrs	r3, r2
 8005a12:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	69ba      	ldr	r2, [r7, #24]
 8005a1a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a22:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	f003 0310 	and.w	r3, r3, #16
 8005a2a:	2207      	movs	r2, #7
 8005a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a30:	43db      	mvns	r3, r3
 8005a32:	69ba      	ldr	r2, [r7, #24]
 8005a34:	4013      	ands	r3, r2
 8005a36:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005a38:	68bb      	ldr	r3, [r7, #8]
 8005a3a:	68db      	ldr	r3, [r3, #12]
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	d102      	bne.n	8005a46 <HAL_DAC_ConfigChannel+0x1a6>
  {
    connectOnChip = 0x00000000UL;
 8005a40:	2300      	movs	r3, #0
 8005a42:	627b      	str	r3, [r7, #36]	; 0x24
 8005a44:	e00f      	b.n	8005a66 <HAL_DAC_ConfigChannel+0x1c6>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	68db      	ldr	r3, [r3, #12]
 8005a4a:	2b02      	cmp	r3, #2
 8005a4c:	d102      	bne.n	8005a54 <HAL_DAC_ConfigChannel+0x1b4>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005a4e:	2301      	movs	r3, #1
 8005a50:	627b      	str	r3, [r7, #36]	; 0x24
 8005a52:	e008      	b.n	8005a66 <HAL_DAC_ConfigChannel+0x1c6>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d102      	bne.n	8005a62 <HAL_DAC_ConfigChannel+0x1c2>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	627b      	str	r3, [r7, #36]	; 0x24
 8005a60:	e001      	b.n	8005a66 <HAL_DAC_ConfigChannel+0x1c6>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005a62:	2300      	movs	r3, #0
 8005a64:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	681a      	ldr	r2, [r3, #0]
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a72:	4313      	orrs	r3, r2
 8005a74:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	f003 0310 	and.w	r3, r3, #16
 8005a7c:	697a      	ldr	r2, [r7, #20]
 8005a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a82:	69ba      	ldr	r2, [r7, #24]
 8005a84:	4313      	orrs	r3, r2
 8005a86:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	69ba      	ldr	r2, [r7, #24]
 8005a8e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	6819      	ldr	r1, [r3, #0]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	f003 0310 	and.w	r3, r3, #16
 8005a9c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8005aa4:	43da      	mvns	r2, r3
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	400a      	ands	r2, r1
 8005aac:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	f003 0310 	and.w	r3, r3, #16
 8005abc:	f640 72fe 	movw	r2, #4094	; 0xffe
 8005ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ac4:	43db      	mvns	r3, r3
 8005ac6:	69ba      	ldr	r2, [r7, #24]
 8005ac8:	4013      	ands	r3, r2
 8005aca:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	f003 0310 	and.w	r3, r3, #16
 8005ad8:	697a      	ldr	r2, [r7, #20]
 8005ada:	fa02 f303 	lsl.w	r3, r2, r3
 8005ade:	69ba      	ldr	r2, [r7, #24]
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	69ba      	ldr	r2, [r7, #24]
 8005aea:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	6819      	ldr	r1, [r3, #0]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f003 0310 	and.w	r3, r3, #16
 8005af8:	22c0      	movs	r2, #192	; 0xc0
 8005afa:	fa02 f303 	lsl.w	r3, r2, r3
 8005afe:	43da      	mvns	r2, r3
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	400a      	ands	r2, r1
 8005b06:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2200      	movs	r2, #0
 8005b12:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8005b14:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	3728      	adds	r7, #40	; 0x28
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	bd80      	pop	{r7, pc}
 8005b20:	20008000 	.word	0x20008000

08005b24 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b084      	sub	sp, #16
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b30:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8005b32:	68f8      	ldr	r0, [r7, #12]
 8005b34:	f7ff fe8b 	bl	800584e <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	711a      	strb	r2, [r3, #4]
}
 8005b3e:	bf00      	nop
 8005b40:	3710      	adds	r7, #16
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}

08005b46 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8005b46:	b580      	push	{r7, lr}
 8005b48:	b084      	sub	sp, #16
 8005b4a:	af00      	add	r7, sp, #0
 8005b4c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b52:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8005b54:	68f8      	ldr	r0, [r7, #12]
 8005b56:	f7ff fe84 	bl	8005862 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005b5a:	bf00      	nop
 8005b5c:	3710      	adds	r7, #16
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}

08005b62 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8005b62:	b580      	push	{r7, lr}
 8005b64:	b084      	sub	sp, #16
 8005b66:	af00      	add	r7, sp, #0
 8005b68:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b6e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	691b      	ldr	r3, [r3, #16]
 8005b74:	f043 0204 	orr.w	r2, r3, #4
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8005b7c:	68f8      	ldr	r0, [r7, #12]
 8005b7e:	f7ff fe7a 	bl	8005876 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2201      	movs	r2, #1
 8005b86:	711a      	strb	r2, [r3, #4]
}
 8005b88:	bf00      	nop
 8005b8a:	3710      	adds	r7, #16
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bd80      	pop	{r7, pc}

08005b90 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b083      	sub	sp, #12
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8005b98:	bf00      	nop
 8005b9a:	370c      	adds	r7, #12
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba2:	4770      	bx	lr

08005ba4 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b083      	sub	sp, #12
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8005bac:	bf00      	nop
 8005bae:	370c      	adds	r7, #12
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb6:	4770      	bx	lr

08005bb8 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b083      	sub	sp, #12
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8005bc0:	bf00      	nop
 8005bc2:	370c      	adds	r7, #12
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bca:	4770      	bx	lr

08005bcc <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b083      	sub	sp, #12
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8005bd4:	bf00      	nop
 8005bd6:	370c      	adds	r7, #12
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr

08005be0 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b084      	sub	sp, #16
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bec:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8005bee:	68f8      	ldr	r0, [r7, #12]
 8005bf0:	f7ff ffce 	bl	8005b90 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	711a      	strb	r2, [r3, #4]
}
 8005bfa:	bf00      	nop
 8005bfc:	3710      	adds	r7, #16
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}

08005c02 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8005c02:	b580      	push	{r7, lr}
 8005c04:	b084      	sub	sp, #16
 8005c06:	af00      	add	r7, sp, #0
 8005c08:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c0e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8005c10:	68f8      	ldr	r0, [r7, #12]
 8005c12:	f7ff ffc7 	bl	8005ba4 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005c16:	bf00      	nop
 8005c18:	3710      	adds	r7, #16
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}

08005c1e <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8005c1e:	b580      	push	{r7, lr}
 8005c20:	b084      	sub	sp, #16
 8005c22:	af00      	add	r7, sp, #0
 8005c24:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c2a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	691b      	ldr	r3, [r3, #16]
 8005c30:	f043 0204 	orr.w	r2, r3, #4
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8005c38:	68f8      	ldr	r0, [r7, #12]
 8005c3a:	f7ff ffbd 	bl	8005bb8 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2201      	movs	r2, #1
 8005c42:	711a      	strb	r2, [r3, #4]
}
 8005c44:	bf00      	nop
 8005c46:	3710      	adds	r7, #16
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}

08005c4c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b086      	sub	sp, #24
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8005c54:	f7fd fed2 	bl	80039fc <HAL_GetTick>
 8005c58:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d101      	bne.n	8005c64 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8005c60:	2301      	movs	r3, #1
 8005c62:	e316      	b.n	8006292 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a66      	ldr	r2, [pc, #408]	; (8005e04 <HAL_DMA_Init+0x1b8>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d04a      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a65      	ldr	r2, [pc, #404]	; (8005e08 <HAL_DMA_Init+0x1bc>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d045      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4a63      	ldr	r2, [pc, #396]	; (8005e0c <HAL_DMA_Init+0x1c0>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d040      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a62      	ldr	r2, [pc, #392]	; (8005e10 <HAL_DMA_Init+0x1c4>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d03b      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4a60      	ldr	r2, [pc, #384]	; (8005e14 <HAL_DMA_Init+0x1c8>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d036      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4a5f      	ldr	r2, [pc, #380]	; (8005e18 <HAL_DMA_Init+0x1cc>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d031      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4a5d      	ldr	r2, [pc, #372]	; (8005e1c <HAL_DMA_Init+0x1d0>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d02c      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4a5c      	ldr	r2, [pc, #368]	; (8005e20 <HAL_DMA_Init+0x1d4>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d027      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a5a      	ldr	r2, [pc, #360]	; (8005e24 <HAL_DMA_Init+0x1d8>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d022      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a59      	ldr	r2, [pc, #356]	; (8005e28 <HAL_DMA_Init+0x1dc>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d01d      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a57      	ldr	r2, [pc, #348]	; (8005e2c <HAL_DMA_Init+0x1e0>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d018      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a56      	ldr	r2, [pc, #344]	; (8005e30 <HAL_DMA_Init+0x1e4>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d013      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a54      	ldr	r2, [pc, #336]	; (8005e34 <HAL_DMA_Init+0x1e8>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d00e      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a53      	ldr	r2, [pc, #332]	; (8005e38 <HAL_DMA_Init+0x1ec>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d009      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a51      	ldr	r2, [pc, #324]	; (8005e3c <HAL_DMA_Init+0x1f0>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d004      	beq.n	8005d04 <HAL_DMA_Init+0xb8>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a50      	ldr	r2, [pc, #320]	; (8005e40 <HAL_DMA_Init+0x1f4>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d101      	bne.n	8005d08 <HAL_DMA_Init+0xbc>
 8005d04:	2301      	movs	r3, #1
 8005d06:	e000      	b.n	8005d0a <HAL_DMA_Init+0xbe>
 8005d08:	2300      	movs	r3, #0
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	f000 813b 	beq.w	8005f86 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2202      	movs	r2, #2
 8005d14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a37      	ldr	r2, [pc, #220]	; (8005e04 <HAL_DMA_Init+0x1b8>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d04a      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a36      	ldr	r2, [pc, #216]	; (8005e08 <HAL_DMA_Init+0x1bc>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d045      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a34      	ldr	r2, [pc, #208]	; (8005e0c <HAL_DMA_Init+0x1c0>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d040      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a33      	ldr	r2, [pc, #204]	; (8005e10 <HAL_DMA_Init+0x1c4>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d03b      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a31      	ldr	r2, [pc, #196]	; (8005e14 <HAL_DMA_Init+0x1c8>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d036      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a30      	ldr	r2, [pc, #192]	; (8005e18 <HAL_DMA_Init+0x1cc>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d031      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a2e      	ldr	r2, [pc, #184]	; (8005e1c <HAL_DMA_Init+0x1d0>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d02c      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a2d      	ldr	r2, [pc, #180]	; (8005e20 <HAL_DMA_Init+0x1d4>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d027      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a2b      	ldr	r2, [pc, #172]	; (8005e24 <HAL_DMA_Init+0x1d8>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d022      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a2a      	ldr	r2, [pc, #168]	; (8005e28 <HAL_DMA_Init+0x1dc>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d01d      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a28      	ldr	r2, [pc, #160]	; (8005e2c <HAL_DMA_Init+0x1e0>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d018      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a27      	ldr	r2, [pc, #156]	; (8005e30 <HAL_DMA_Init+0x1e4>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d013      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a25      	ldr	r2, [pc, #148]	; (8005e34 <HAL_DMA_Init+0x1e8>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d00e      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a24      	ldr	r2, [pc, #144]	; (8005e38 <HAL_DMA_Init+0x1ec>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d009      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a22      	ldr	r2, [pc, #136]	; (8005e3c <HAL_DMA_Init+0x1f0>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d004      	beq.n	8005dc0 <HAL_DMA_Init+0x174>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a21      	ldr	r2, [pc, #132]	; (8005e40 <HAL_DMA_Init+0x1f4>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d108      	bne.n	8005dd2 <HAL_DMA_Init+0x186>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f022 0201 	bic.w	r2, r2, #1
 8005dce:	601a      	str	r2, [r3, #0]
 8005dd0:	e007      	b.n	8005de2 <HAL_DMA_Init+0x196>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	681a      	ldr	r2, [r3, #0]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f022 0201 	bic.w	r2, r2, #1
 8005de0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005de2:	e02f      	b.n	8005e44 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005de4:	f7fd fe0a 	bl	80039fc <HAL_GetTick>
 8005de8:	4602      	mov	r2, r0
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	2b05      	cmp	r3, #5
 8005df0:	d928      	bls.n	8005e44 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2220      	movs	r2, #32
 8005df6:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2203      	movs	r2, #3
 8005dfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8005e00:	2301      	movs	r3, #1
 8005e02:	e246      	b.n	8006292 <HAL_DMA_Init+0x646>
 8005e04:	40020010 	.word	0x40020010
 8005e08:	40020028 	.word	0x40020028
 8005e0c:	40020040 	.word	0x40020040
 8005e10:	40020058 	.word	0x40020058
 8005e14:	40020070 	.word	0x40020070
 8005e18:	40020088 	.word	0x40020088
 8005e1c:	400200a0 	.word	0x400200a0
 8005e20:	400200b8 	.word	0x400200b8
 8005e24:	40020410 	.word	0x40020410
 8005e28:	40020428 	.word	0x40020428
 8005e2c:	40020440 	.word	0x40020440
 8005e30:	40020458 	.word	0x40020458
 8005e34:	40020470 	.word	0x40020470
 8005e38:	40020488 	.word	0x40020488
 8005e3c:	400204a0 	.word	0x400204a0
 8005e40:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f003 0301 	and.w	r3, r3, #1
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d1c8      	bne.n	8005de4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005e5a:	697a      	ldr	r2, [r7, #20]
 8005e5c:	4b83      	ldr	r3, [pc, #524]	; (800606c <HAL_DMA_Init+0x420>)
 8005e5e:	4013      	ands	r3, r2
 8005e60:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8005e6a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	691b      	ldr	r3, [r3, #16]
 8005e70:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e76:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	699b      	ldr	r3, [r3, #24]
 8005e7c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e82:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6a1b      	ldr	r3, [r3, #32]
 8005e88:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8005e8a:	697a      	ldr	r2, [r7, #20]
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e94:	2b04      	cmp	r3, #4
 8005e96:	d107      	bne.n	8005ea8 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	697a      	ldr	r2, [r7, #20]
 8005ea4:	4313      	orrs	r3, r2
 8005ea6:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005ea8:	4b71      	ldr	r3, [pc, #452]	; (8006070 <HAL_DMA_Init+0x424>)
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	4b71      	ldr	r3, [pc, #452]	; (8006074 <HAL_DMA_Init+0x428>)
 8005eae:	4013      	ands	r3, r2
 8005eb0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005eb4:	d328      	bcc.n	8005f08 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	2b28      	cmp	r3, #40	; 0x28
 8005ebc:	d903      	bls.n	8005ec6 <HAL_DMA_Init+0x27a>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	2b2e      	cmp	r3, #46	; 0x2e
 8005ec4:	d917      	bls.n	8005ef6 <HAL_DMA_Init+0x2aa>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	2b3e      	cmp	r3, #62	; 0x3e
 8005ecc:	d903      	bls.n	8005ed6 <HAL_DMA_Init+0x28a>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	2b42      	cmp	r3, #66	; 0x42
 8005ed4:	d90f      	bls.n	8005ef6 <HAL_DMA_Init+0x2aa>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	2b46      	cmp	r3, #70	; 0x46
 8005edc:	d903      	bls.n	8005ee6 <HAL_DMA_Init+0x29a>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	2b48      	cmp	r3, #72	; 0x48
 8005ee4:	d907      	bls.n	8005ef6 <HAL_DMA_Init+0x2aa>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	2b4e      	cmp	r3, #78	; 0x4e
 8005eec:	d905      	bls.n	8005efa <HAL_DMA_Init+0x2ae>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	2b52      	cmp	r3, #82	; 0x52
 8005ef4:	d801      	bhi.n	8005efa <HAL_DMA_Init+0x2ae>
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	e000      	b.n	8005efc <HAL_DMA_Init+0x2b0>
 8005efa:	2300      	movs	r3, #0
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d003      	beq.n	8005f08 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005f06:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	697a      	ldr	r2, [r7, #20]
 8005f0e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	695b      	ldr	r3, [r3, #20]
 8005f16:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	f023 0307 	bic.w	r3, r3, #7
 8005f1e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f24:	697a      	ldr	r2, [r7, #20]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f2e:	2b04      	cmp	r3, #4
 8005f30:	d117      	bne.n	8005f62 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f36:	697a      	ldr	r2, [r7, #20]
 8005f38:	4313      	orrs	r3, r2
 8005f3a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d00e      	beq.n	8005f62 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005f44:	6878      	ldr	r0, [r7, #4]
 8005f46:	f002 fb33 	bl	80085b0 <DMA_CheckFifoParam>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d008      	beq.n	8005f62 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2240      	movs	r2, #64	; 0x40
 8005f54:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2201      	movs	r2, #1
 8005f5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e197      	b.n	8006292 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	697a      	ldr	r2, [r7, #20]
 8005f68:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f002 fa6e 	bl	800844c <DMA_CalcBaseAndBitshift>
 8005f70:	4603      	mov	r3, r0
 8005f72:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f78:	f003 031f 	and.w	r3, r3, #31
 8005f7c:	223f      	movs	r2, #63	; 0x3f
 8005f7e:	409a      	lsls	r2, r3
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	609a      	str	r2, [r3, #8]
 8005f84:	e0cd      	b.n	8006122 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a3b      	ldr	r2, [pc, #236]	; (8006078 <HAL_DMA_Init+0x42c>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d022      	beq.n	8005fd6 <HAL_DMA_Init+0x38a>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a39      	ldr	r2, [pc, #228]	; (800607c <HAL_DMA_Init+0x430>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d01d      	beq.n	8005fd6 <HAL_DMA_Init+0x38a>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a38      	ldr	r2, [pc, #224]	; (8006080 <HAL_DMA_Init+0x434>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d018      	beq.n	8005fd6 <HAL_DMA_Init+0x38a>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a36      	ldr	r2, [pc, #216]	; (8006084 <HAL_DMA_Init+0x438>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d013      	beq.n	8005fd6 <HAL_DMA_Init+0x38a>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	4a35      	ldr	r2, [pc, #212]	; (8006088 <HAL_DMA_Init+0x43c>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d00e      	beq.n	8005fd6 <HAL_DMA_Init+0x38a>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4a33      	ldr	r2, [pc, #204]	; (800608c <HAL_DMA_Init+0x440>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d009      	beq.n	8005fd6 <HAL_DMA_Init+0x38a>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a32      	ldr	r2, [pc, #200]	; (8006090 <HAL_DMA_Init+0x444>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d004      	beq.n	8005fd6 <HAL_DMA_Init+0x38a>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a30      	ldr	r2, [pc, #192]	; (8006094 <HAL_DMA_Init+0x448>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d101      	bne.n	8005fda <HAL_DMA_Init+0x38e>
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	e000      	b.n	8005fdc <HAL_DMA_Init+0x390>
 8005fda:	2300      	movs	r3, #0
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	f000 8097 	beq.w	8006110 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a24      	ldr	r2, [pc, #144]	; (8006078 <HAL_DMA_Init+0x42c>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d021      	beq.n	8006030 <HAL_DMA_Init+0x3e4>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a22      	ldr	r2, [pc, #136]	; (800607c <HAL_DMA_Init+0x430>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d01c      	beq.n	8006030 <HAL_DMA_Init+0x3e4>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4a21      	ldr	r2, [pc, #132]	; (8006080 <HAL_DMA_Init+0x434>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d017      	beq.n	8006030 <HAL_DMA_Init+0x3e4>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a1f      	ldr	r2, [pc, #124]	; (8006084 <HAL_DMA_Init+0x438>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d012      	beq.n	8006030 <HAL_DMA_Init+0x3e4>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a1e      	ldr	r2, [pc, #120]	; (8006088 <HAL_DMA_Init+0x43c>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d00d      	beq.n	8006030 <HAL_DMA_Init+0x3e4>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a1c      	ldr	r2, [pc, #112]	; (800608c <HAL_DMA_Init+0x440>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d008      	beq.n	8006030 <HAL_DMA_Init+0x3e4>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a1b      	ldr	r2, [pc, #108]	; (8006090 <HAL_DMA_Init+0x444>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d003      	beq.n	8006030 <HAL_DMA_Init+0x3e4>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a19      	ldr	r2, [pc, #100]	; (8006094 <HAL_DMA_Init+0x448>)
 800602e:	4293      	cmp	r3, r2
 8006030:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2202      	movs	r2, #2
 8006036:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2200      	movs	r2, #0
 800603e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800604a:	697a      	ldr	r2, [r7, #20]
 800604c:	4b12      	ldr	r3, [pc, #72]	; (8006098 <HAL_DMA_Init+0x44c>)
 800604e:	4013      	ands	r3, r2
 8006050:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	2b40      	cmp	r3, #64	; 0x40
 8006058:	d020      	beq.n	800609c <HAL_DMA_Init+0x450>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	2b80      	cmp	r3, #128	; 0x80
 8006060:	d102      	bne.n	8006068 <HAL_DMA_Init+0x41c>
 8006062:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006066:	e01a      	b.n	800609e <HAL_DMA_Init+0x452>
 8006068:	2300      	movs	r3, #0
 800606a:	e018      	b.n	800609e <HAL_DMA_Init+0x452>
 800606c:	fe10803f 	.word	0xfe10803f
 8006070:	5c001000 	.word	0x5c001000
 8006074:	ffff0000 	.word	0xffff0000
 8006078:	58025408 	.word	0x58025408
 800607c:	5802541c 	.word	0x5802541c
 8006080:	58025430 	.word	0x58025430
 8006084:	58025444 	.word	0x58025444
 8006088:	58025458 	.word	0x58025458
 800608c:	5802546c 	.word	0x5802546c
 8006090:	58025480 	.word	0x58025480
 8006094:	58025494 	.word	0x58025494
 8006098:	fffe000f 	.word	0xfffe000f
 800609c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800609e:	687a      	ldr	r2, [r7, #4]
 80060a0:	68d2      	ldr	r2, [r2, #12]
 80060a2:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80060a4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	691b      	ldr	r3, [r3, #16]
 80060aa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80060ac:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	695b      	ldr	r3, [r3, #20]
 80060b2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80060b4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	699b      	ldr	r3, [r3, #24]
 80060ba:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80060bc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	69db      	ldr	r3, [r3, #28]
 80060c2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80060c4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6a1b      	ldr	r3, [r3, #32]
 80060ca:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80060cc:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80060ce:	697a      	ldr	r2, [r7, #20]
 80060d0:	4313      	orrs	r3, r2
 80060d2:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	697a      	ldr	r2, [r7, #20]
 80060da:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	461a      	mov	r2, r3
 80060e2:	4b6e      	ldr	r3, [pc, #440]	; (800629c <HAL_DMA_Init+0x650>)
 80060e4:	4413      	add	r3, r2
 80060e6:	4a6e      	ldr	r2, [pc, #440]	; (80062a0 <HAL_DMA_Init+0x654>)
 80060e8:	fba2 2303 	umull	r2, r3, r2, r3
 80060ec:	091b      	lsrs	r3, r3, #4
 80060ee:	009a      	lsls	r2, r3, #2
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f002 f9a9 	bl	800844c <DMA_CalcBaseAndBitshift>
 80060fa:	4603      	mov	r3, r0
 80060fc:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006102:	f003 031f 	and.w	r3, r3, #31
 8006106:	2201      	movs	r2, #1
 8006108:	409a      	lsls	r2, r3
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	605a      	str	r2, [r3, #4]
 800610e:	e008      	b.n	8006122 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2240      	movs	r2, #64	; 0x40
 8006114:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2203      	movs	r2, #3
 800611a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	e0b7      	b.n	8006292 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a5f      	ldr	r2, [pc, #380]	; (80062a4 <HAL_DMA_Init+0x658>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d072      	beq.n	8006212 <HAL_DMA_Init+0x5c6>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a5d      	ldr	r2, [pc, #372]	; (80062a8 <HAL_DMA_Init+0x65c>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d06d      	beq.n	8006212 <HAL_DMA_Init+0x5c6>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a5c      	ldr	r2, [pc, #368]	; (80062ac <HAL_DMA_Init+0x660>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d068      	beq.n	8006212 <HAL_DMA_Init+0x5c6>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a5a      	ldr	r2, [pc, #360]	; (80062b0 <HAL_DMA_Init+0x664>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d063      	beq.n	8006212 <HAL_DMA_Init+0x5c6>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a59      	ldr	r2, [pc, #356]	; (80062b4 <HAL_DMA_Init+0x668>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d05e      	beq.n	8006212 <HAL_DMA_Init+0x5c6>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4a57      	ldr	r2, [pc, #348]	; (80062b8 <HAL_DMA_Init+0x66c>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d059      	beq.n	8006212 <HAL_DMA_Init+0x5c6>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4a56      	ldr	r2, [pc, #344]	; (80062bc <HAL_DMA_Init+0x670>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d054      	beq.n	8006212 <HAL_DMA_Init+0x5c6>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4a54      	ldr	r2, [pc, #336]	; (80062c0 <HAL_DMA_Init+0x674>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d04f      	beq.n	8006212 <HAL_DMA_Init+0x5c6>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a53      	ldr	r2, [pc, #332]	; (80062c4 <HAL_DMA_Init+0x678>)
 8006178:	4293      	cmp	r3, r2
 800617a:	d04a      	beq.n	8006212 <HAL_DMA_Init+0x5c6>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4a51      	ldr	r2, [pc, #324]	; (80062c8 <HAL_DMA_Init+0x67c>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d045      	beq.n	8006212 <HAL_DMA_Init+0x5c6>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4a50      	ldr	r2, [pc, #320]	; (80062cc <HAL_DMA_Init+0x680>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d040      	beq.n	8006212 <HAL_DMA_Init+0x5c6>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4a4e      	ldr	r2, [pc, #312]	; (80062d0 <HAL_DMA_Init+0x684>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d03b      	beq.n	8006212 <HAL_DMA_Init+0x5c6>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4a4d      	ldr	r2, [pc, #308]	; (80062d4 <HAL_DMA_Init+0x688>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d036      	beq.n	8006212 <HAL_DMA_Init+0x5c6>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4a4b      	ldr	r2, [pc, #300]	; (80062d8 <HAL_DMA_Init+0x68c>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d031      	beq.n	8006212 <HAL_DMA_Init+0x5c6>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4a4a      	ldr	r2, [pc, #296]	; (80062dc <HAL_DMA_Init+0x690>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d02c      	beq.n	8006212 <HAL_DMA_Init+0x5c6>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4a48      	ldr	r2, [pc, #288]	; (80062e0 <HAL_DMA_Init+0x694>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d027      	beq.n	8006212 <HAL_DMA_Init+0x5c6>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4a47      	ldr	r2, [pc, #284]	; (80062e4 <HAL_DMA_Init+0x698>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d022      	beq.n	8006212 <HAL_DMA_Init+0x5c6>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a45      	ldr	r2, [pc, #276]	; (80062e8 <HAL_DMA_Init+0x69c>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d01d      	beq.n	8006212 <HAL_DMA_Init+0x5c6>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a44      	ldr	r2, [pc, #272]	; (80062ec <HAL_DMA_Init+0x6a0>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d018      	beq.n	8006212 <HAL_DMA_Init+0x5c6>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4a42      	ldr	r2, [pc, #264]	; (80062f0 <HAL_DMA_Init+0x6a4>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d013      	beq.n	8006212 <HAL_DMA_Init+0x5c6>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4a41      	ldr	r2, [pc, #260]	; (80062f4 <HAL_DMA_Init+0x6a8>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d00e      	beq.n	8006212 <HAL_DMA_Init+0x5c6>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4a3f      	ldr	r2, [pc, #252]	; (80062f8 <HAL_DMA_Init+0x6ac>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d009      	beq.n	8006212 <HAL_DMA_Init+0x5c6>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4a3e      	ldr	r2, [pc, #248]	; (80062fc <HAL_DMA_Init+0x6b0>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d004      	beq.n	8006212 <HAL_DMA_Init+0x5c6>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a3c      	ldr	r2, [pc, #240]	; (8006300 <HAL_DMA_Init+0x6b4>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d101      	bne.n	8006216 <HAL_DMA_Init+0x5ca>
 8006212:	2301      	movs	r3, #1
 8006214:	e000      	b.n	8006218 <HAL_DMA_Init+0x5cc>
 8006216:	2300      	movs	r3, #0
 8006218:	2b00      	cmp	r3, #0
 800621a:	d032      	beq.n	8006282 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f002 fa43 	bl	80086a8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	689b      	ldr	r3, [r3, #8]
 8006226:	2b80      	cmp	r3, #128	; 0x80
 8006228:	d102      	bne.n	8006230 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2200      	movs	r2, #0
 800622e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	685a      	ldr	r2, [r3, #4]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006238:	b2d2      	uxtb	r2, r2
 800623a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006240:	687a      	ldr	r2, [r7, #4]
 8006242:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006244:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d010      	beq.n	8006270 <HAL_DMA_Init+0x624>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	685b      	ldr	r3, [r3, #4]
 8006252:	2b08      	cmp	r3, #8
 8006254:	d80c      	bhi.n	8006270 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f002 fac0 	bl	80087dc <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006260:	2200      	movs	r2, #0
 8006262:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006268:	687a      	ldr	r2, [r7, #4]
 800626a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800626c:	605a      	str	r2, [r3, #4]
 800626e:	e008      	b.n	8006282 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2200      	movs	r2, #0
 8006274:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2200      	movs	r2, #0
 800627a:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2200      	movs	r2, #0
 8006280:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2200      	movs	r2, #0
 8006286:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006290:	2300      	movs	r3, #0
}
 8006292:	4618      	mov	r0, r3
 8006294:	3718      	adds	r7, #24
 8006296:	46bd      	mov	sp, r7
 8006298:	bd80      	pop	{r7, pc}
 800629a:	bf00      	nop
 800629c:	a7fdabf8 	.word	0xa7fdabf8
 80062a0:	cccccccd 	.word	0xcccccccd
 80062a4:	40020010 	.word	0x40020010
 80062a8:	40020028 	.word	0x40020028
 80062ac:	40020040 	.word	0x40020040
 80062b0:	40020058 	.word	0x40020058
 80062b4:	40020070 	.word	0x40020070
 80062b8:	40020088 	.word	0x40020088
 80062bc:	400200a0 	.word	0x400200a0
 80062c0:	400200b8 	.word	0x400200b8
 80062c4:	40020410 	.word	0x40020410
 80062c8:	40020428 	.word	0x40020428
 80062cc:	40020440 	.word	0x40020440
 80062d0:	40020458 	.word	0x40020458
 80062d4:	40020470 	.word	0x40020470
 80062d8:	40020488 	.word	0x40020488
 80062dc:	400204a0 	.word	0x400204a0
 80062e0:	400204b8 	.word	0x400204b8
 80062e4:	58025408 	.word	0x58025408
 80062e8:	5802541c 	.word	0x5802541c
 80062ec:	58025430 	.word	0x58025430
 80062f0:	58025444 	.word	0x58025444
 80062f4:	58025458 	.word	0x58025458
 80062f8:	5802546c 	.word	0x5802546c
 80062fc:	58025480 	.word	0x58025480
 8006300:	58025494 	.word	0x58025494

08006304 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b086      	sub	sp, #24
 8006308:	af00      	add	r7, sp, #0
 800630a:	60f8      	str	r0, [r7, #12]
 800630c:	60b9      	str	r1, [r7, #8]
 800630e:	607a      	str	r2, [r7, #4]
 8006310:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006312:	2300      	movs	r3, #0
 8006314:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d101      	bne.n	8006320 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 800631c:	2301      	movs	r3, #1
 800631e:	e226      	b.n	800676e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006326:	2b01      	cmp	r3, #1
 8006328:	d101      	bne.n	800632e <HAL_DMA_Start_IT+0x2a>
 800632a:	2302      	movs	r3, #2
 800632c:	e21f      	b.n	800676e <HAL_DMA_Start_IT+0x46a>
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	2201      	movs	r2, #1
 8006332:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800633c:	b2db      	uxtb	r3, r3
 800633e:	2b01      	cmp	r3, #1
 8006340:	f040 820a 	bne.w	8006758 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2202      	movs	r2, #2
 8006348:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	2200      	movs	r2, #0
 8006350:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4a68      	ldr	r2, [pc, #416]	; (80064f8 <HAL_DMA_Start_IT+0x1f4>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d04a      	beq.n	80063f2 <HAL_DMA_Start_IT+0xee>
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4a66      	ldr	r2, [pc, #408]	; (80064fc <HAL_DMA_Start_IT+0x1f8>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d045      	beq.n	80063f2 <HAL_DMA_Start_IT+0xee>
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a65      	ldr	r2, [pc, #404]	; (8006500 <HAL_DMA_Start_IT+0x1fc>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d040      	beq.n	80063f2 <HAL_DMA_Start_IT+0xee>
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4a63      	ldr	r2, [pc, #396]	; (8006504 <HAL_DMA_Start_IT+0x200>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d03b      	beq.n	80063f2 <HAL_DMA_Start_IT+0xee>
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a62      	ldr	r2, [pc, #392]	; (8006508 <HAL_DMA_Start_IT+0x204>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d036      	beq.n	80063f2 <HAL_DMA_Start_IT+0xee>
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a60      	ldr	r2, [pc, #384]	; (800650c <HAL_DMA_Start_IT+0x208>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d031      	beq.n	80063f2 <HAL_DMA_Start_IT+0xee>
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4a5f      	ldr	r2, [pc, #380]	; (8006510 <HAL_DMA_Start_IT+0x20c>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d02c      	beq.n	80063f2 <HAL_DMA_Start_IT+0xee>
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4a5d      	ldr	r2, [pc, #372]	; (8006514 <HAL_DMA_Start_IT+0x210>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d027      	beq.n	80063f2 <HAL_DMA_Start_IT+0xee>
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4a5c      	ldr	r2, [pc, #368]	; (8006518 <HAL_DMA_Start_IT+0x214>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d022      	beq.n	80063f2 <HAL_DMA_Start_IT+0xee>
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a5a      	ldr	r2, [pc, #360]	; (800651c <HAL_DMA_Start_IT+0x218>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d01d      	beq.n	80063f2 <HAL_DMA_Start_IT+0xee>
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4a59      	ldr	r2, [pc, #356]	; (8006520 <HAL_DMA_Start_IT+0x21c>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d018      	beq.n	80063f2 <HAL_DMA_Start_IT+0xee>
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4a57      	ldr	r2, [pc, #348]	; (8006524 <HAL_DMA_Start_IT+0x220>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d013      	beq.n	80063f2 <HAL_DMA_Start_IT+0xee>
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a56      	ldr	r2, [pc, #344]	; (8006528 <HAL_DMA_Start_IT+0x224>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d00e      	beq.n	80063f2 <HAL_DMA_Start_IT+0xee>
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a54      	ldr	r2, [pc, #336]	; (800652c <HAL_DMA_Start_IT+0x228>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d009      	beq.n	80063f2 <HAL_DMA_Start_IT+0xee>
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a53      	ldr	r2, [pc, #332]	; (8006530 <HAL_DMA_Start_IT+0x22c>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d004      	beq.n	80063f2 <HAL_DMA_Start_IT+0xee>
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a51      	ldr	r2, [pc, #324]	; (8006534 <HAL_DMA_Start_IT+0x230>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d108      	bne.n	8006404 <HAL_DMA_Start_IT+0x100>
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	681a      	ldr	r2, [r3, #0]
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f022 0201 	bic.w	r2, r2, #1
 8006400:	601a      	str	r2, [r3, #0]
 8006402:	e007      	b.n	8006414 <HAL_DMA_Start_IT+0x110>
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f022 0201 	bic.w	r2, r2, #1
 8006412:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	687a      	ldr	r2, [r7, #4]
 8006418:	68b9      	ldr	r1, [r7, #8]
 800641a:	68f8      	ldr	r0, [r7, #12]
 800641c:	f001 fe6a 	bl	80080f4 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4a34      	ldr	r2, [pc, #208]	; (80064f8 <HAL_DMA_Start_IT+0x1f4>)
 8006426:	4293      	cmp	r3, r2
 8006428:	d04a      	beq.n	80064c0 <HAL_DMA_Start_IT+0x1bc>
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	4a33      	ldr	r2, [pc, #204]	; (80064fc <HAL_DMA_Start_IT+0x1f8>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d045      	beq.n	80064c0 <HAL_DMA_Start_IT+0x1bc>
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	4a31      	ldr	r2, [pc, #196]	; (8006500 <HAL_DMA_Start_IT+0x1fc>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d040      	beq.n	80064c0 <HAL_DMA_Start_IT+0x1bc>
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4a30      	ldr	r2, [pc, #192]	; (8006504 <HAL_DMA_Start_IT+0x200>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d03b      	beq.n	80064c0 <HAL_DMA_Start_IT+0x1bc>
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4a2e      	ldr	r2, [pc, #184]	; (8006508 <HAL_DMA_Start_IT+0x204>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d036      	beq.n	80064c0 <HAL_DMA_Start_IT+0x1bc>
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a2d      	ldr	r2, [pc, #180]	; (800650c <HAL_DMA_Start_IT+0x208>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d031      	beq.n	80064c0 <HAL_DMA_Start_IT+0x1bc>
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4a2b      	ldr	r2, [pc, #172]	; (8006510 <HAL_DMA_Start_IT+0x20c>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d02c      	beq.n	80064c0 <HAL_DMA_Start_IT+0x1bc>
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4a2a      	ldr	r2, [pc, #168]	; (8006514 <HAL_DMA_Start_IT+0x210>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d027      	beq.n	80064c0 <HAL_DMA_Start_IT+0x1bc>
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	4a28      	ldr	r2, [pc, #160]	; (8006518 <HAL_DMA_Start_IT+0x214>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d022      	beq.n	80064c0 <HAL_DMA_Start_IT+0x1bc>
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4a27      	ldr	r2, [pc, #156]	; (800651c <HAL_DMA_Start_IT+0x218>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d01d      	beq.n	80064c0 <HAL_DMA_Start_IT+0x1bc>
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4a25      	ldr	r2, [pc, #148]	; (8006520 <HAL_DMA_Start_IT+0x21c>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d018      	beq.n	80064c0 <HAL_DMA_Start_IT+0x1bc>
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4a24      	ldr	r2, [pc, #144]	; (8006524 <HAL_DMA_Start_IT+0x220>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d013      	beq.n	80064c0 <HAL_DMA_Start_IT+0x1bc>
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a22      	ldr	r2, [pc, #136]	; (8006528 <HAL_DMA_Start_IT+0x224>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d00e      	beq.n	80064c0 <HAL_DMA_Start_IT+0x1bc>
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4a21      	ldr	r2, [pc, #132]	; (800652c <HAL_DMA_Start_IT+0x228>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d009      	beq.n	80064c0 <HAL_DMA_Start_IT+0x1bc>
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a1f      	ldr	r2, [pc, #124]	; (8006530 <HAL_DMA_Start_IT+0x22c>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d004      	beq.n	80064c0 <HAL_DMA_Start_IT+0x1bc>
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a1e      	ldr	r2, [pc, #120]	; (8006534 <HAL_DMA_Start_IT+0x230>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d101      	bne.n	80064c4 <HAL_DMA_Start_IT+0x1c0>
 80064c0:	2301      	movs	r3, #1
 80064c2:	e000      	b.n	80064c6 <HAL_DMA_Start_IT+0x1c2>
 80064c4:	2300      	movs	r3, #0
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d036      	beq.n	8006538 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f023 021e 	bic.w	r2, r3, #30
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f042 0216 	orr.w	r2, r2, #22
 80064dc:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d03e      	beq.n	8006564 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	681a      	ldr	r2, [r3, #0]
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f042 0208 	orr.w	r2, r2, #8
 80064f4:	601a      	str	r2, [r3, #0]
 80064f6:	e035      	b.n	8006564 <HAL_DMA_Start_IT+0x260>
 80064f8:	40020010 	.word	0x40020010
 80064fc:	40020028 	.word	0x40020028
 8006500:	40020040 	.word	0x40020040
 8006504:	40020058 	.word	0x40020058
 8006508:	40020070 	.word	0x40020070
 800650c:	40020088 	.word	0x40020088
 8006510:	400200a0 	.word	0x400200a0
 8006514:	400200b8 	.word	0x400200b8
 8006518:	40020410 	.word	0x40020410
 800651c:	40020428 	.word	0x40020428
 8006520:	40020440 	.word	0x40020440
 8006524:	40020458 	.word	0x40020458
 8006528:	40020470 	.word	0x40020470
 800652c:	40020488 	.word	0x40020488
 8006530:	400204a0 	.word	0x400204a0
 8006534:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f023 020e 	bic.w	r2, r3, #14
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f042 020a 	orr.w	r2, r2, #10
 800654a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006550:	2b00      	cmp	r3, #0
 8006552:	d007      	beq.n	8006564 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	681a      	ldr	r2, [r3, #0]
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f042 0204 	orr.w	r2, r2, #4
 8006562:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4a83      	ldr	r2, [pc, #524]	; (8006778 <HAL_DMA_Start_IT+0x474>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d072      	beq.n	8006654 <HAL_DMA_Start_IT+0x350>
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4a82      	ldr	r2, [pc, #520]	; (800677c <HAL_DMA_Start_IT+0x478>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d06d      	beq.n	8006654 <HAL_DMA_Start_IT+0x350>
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a80      	ldr	r2, [pc, #512]	; (8006780 <HAL_DMA_Start_IT+0x47c>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d068      	beq.n	8006654 <HAL_DMA_Start_IT+0x350>
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4a7f      	ldr	r2, [pc, #508]	; (8006784 <HAL_DMA_Start_IT+0x480>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d063      	beq.n	8006654 <HAL_DMA_Start_IT+0x350>
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a7d      	ldr	r2, [pc, #500]	; (8006788 <HAL_DMA_Start_IT+0x484>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d05e      	beq.n	8006654 <HAL_DMA_Start_IT+0x350>
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4a7c      	ldr	r2, [pc, #496]	; (800678c <HAL_DMA_Start_IT+0x488>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d059      	beq.n	8006654 <HAL_DMA_Start_IT+0x350>
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4a7a      	ldr	r2, [pc, #488]	; (8006790 <HAL_DMA_Start_IT+0x48c>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d054      	beq.n	8006654 <HAL_DMA_Start_IT+0x350>
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	4a79      	ldr	r2, [pc, #484]	; (8006794 <HAL_DMA_Start_IT+0x490>)
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d04f      	beq.n	8006654 <HAL_DMA_Start_IT+0x350>
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a77      	ldr	r2, [pc, #476]	; (8006798 <HAL_DMA_Start_IT+0x494>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d04a      	beq.n	8006654 <HAL_DMA_Start_IT+0x350>
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4a76      	ldr	r2, [pc, #472]	; (800679c <HAL_DMA_Start_IT+0x498>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d045      	beq.n	8006654 <HAL_DMA_Start_IT+0x350>
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a74      	ldr	r2, [pc, #464]	; (80067a0 <HAL_DMA_Start_IT+0x49c>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d040      	beq.n	8006654 <HAL_DMA_Start_IT+0x350>
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4a73      	ldr	r2, [pc, #460]	; (80067a4 <HAL_DMA_Start_IT+0x4a0>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d03b      	beq.n	8006654 <HAL_DMA_Start_IT+0x350>
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a71      	ldr	r2, [pc, #452]	; (80067a8 <HAL_DMA_Start_IT+0x4a4>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d036      	beq.n	8006654 <HAL_DMA_Start_IT+0x350>
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	4a70      	ldr	r2, [pc, #448]	; (80067ac <HAL_DMA_Start_IT+0x4a8>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d031      	beq.n	8006654 <HAL_DMA_Start_IT+0x350>
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	4a6e      	ldr	r2, [pc, #440]	; (80067b0 <HAL_DMA_Start_IT+0x4ac>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d02c      	beq.n	8006654 <HAL_DMA_Start_IT+0x350>
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4a6d      	ldr	r2, [pc, #436]	; (80067b4 <HAL_DMA_Start_IT+0x4b0>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d027      	beq.n	8006654 <HAL_DMA_Start_IT+0x350>
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4a6b      	ldr	r2, [pc, #428]	; (80067b8 <HAL_DMA_Start_IT+0x4b4>)
 800660a:	4293      	cmp	r3, r2
 800660c:	d022      	beq.n	8006654 <HAL_DMA_Start_IT+0x350>
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4a6a      	ldr	r2, [pc, #424]	; (80067bc <HAL_DMA_Start_IT+0x4b8>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d01d      	beq.n	8006654 <HAL_DMA_Start_IT+0x350>
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a68      	ldr	r2, [pc, #416]	; (80067c0 <HAL_DMA_Start_IT+0x4bc>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d018      	beq.n	8006654 <HAL_DMA_Start_IT+0x350>
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a67      	ldr	r2, [pc, #412]	; (80067c4 <HAL_DMA_Start_IT+0x4c0>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d013      	beq.n	8006654 <HAL_DMA_Start_IT+0x350>
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a65      	ldr	r2, [pc, #404]	; (80067c8 <HAL_DMA_Start_IT+0x4c4>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d00e      	beq.n	8006654 <HAL_DMA_Start_IT+0x350>
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a64      	ldr	r2, [pc, #400]	; (80067cc <HAL_DMA_Start_IT+0x4c8>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d009      	beq.n	8006654 <HAL_DMA_Start_IT+0x350>
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a62      	ldr	r2, [pc, #392]	; (80067d0 <HAL_DMA_Start_IT+0x4cc>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d004      	beq.n	8006654 <HAL_DMA_Start_IT+0x350>
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a61      	ldr	r2, [pc, #388]	; (80067d4 <HAL_DMA_Start_IT+0x4d0>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d101      	bne.n	8006658 <HAL_DMA_Start_IT+0x354>
 8006654:	2301      	movs	r3, #1
 8006656:	e000      	b.n	800665a <HAL_DMA_Start_IT+0x356>
 8006658:	2300      	movs	r3, #0
 800665a:	2b00      	cmp	r3, #0
 800665c:	d01a      	beq.n	8006694 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006668:	2b00      	cmp	r3, #0
 800666a:	d007      	beq.n	800667c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006670:	681a      	ldr	r2, [r3, #0]
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006676:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800667a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006680:	2b00      	cmp	r3, #0
 8006682:	d007      	beq.n	8006694 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006688:	681a      	ldr	r2, [r3, #0]
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800668e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006692:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4a37      	ldr	r2, [pc, #220]	; (8006778 <HAL_DMA_Start_IT+0x474>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d04a      	beq.n	8006734 <HAL_DMA_Start_IT+0x430>
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a36      	ldr	r2, [pc, #216]	; (800677c <HAL_DMA_Start_IT+0x478>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d045      	beq.n	8006734 <HAL_DMA_Start_IT+0x430>
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a34      	ldr	r2, [pc, #208]	; (8006780 <HAL_DMA_Start_IT+0x47c>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d040      	beq.n	8006734 <HAL_DMA_Start_IT+0x430>
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a33      	ldr	r2, [pc, #204]	; (8006784 <HAL_DMA_Start_IT+0x480>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d03b      	beq.n	8006734 <HAL_DMA_Start_IT+0x430>
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4a31      	ldr	r2, [pc, #196]	; (8006788 <HAL_DMA_Start_IT+0x484>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d036      	beq.n	8006734 <HAL_DMA_Start_IT+0x430>
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	4a30      	ldr	r2, [pc, #192]	; (800678c <HAL_DMA_Start_IT+0x488>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d031      	beq.n	8006734 <HAL_DMA_Start_IT+0x430>
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a2e      	ldr	r2, [pc, #184]	; (8006790 <HAL_DMA_Start_IT+0x48c>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d02c      	beq.n	8006734 <HAL_DMA_Start_IT+0x430>
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4a2d      	ldr	r2, [pc, #180]	; (8006794 <HAL_DMA_Start_IT+0x490>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d027      	beq.n	8006734 <HAL_DMA_Start_IT+0x430>
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4a2b      	ldr	r2, [pc, #172]	; (8006798 <HAL_DMA_Start_IT+0x494>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d022      	beq.n	8006734 <HAL_DMA_Start_IT+0x430>
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	4a2a      	ldr	r2, [pc, #168]	; (800679c <HAL_DMA_Start_IT+0x498>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d01d      	beq.n	8006734 <HAL_DMA_Start_IT+0x430>
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4a28      	ldr	r2, [pc, #160]	; (80067a0 <HAL_DMA_Start_IT+0x49c>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d018      	beq.n	8006734 <HAL_DMA_Start_IT+0x430>
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4a27      	ldr	r2, [pc, #156]	; (80067a4 <HAL_DMA_Start_IT+0x4a0>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d013      	beq.n	8006734 <HAL_DMA_Start_IT+0x430>
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4a25      	ldr	r2, [pc, #148]	; (80067a8 <HAL_DMA_Start_IT+0x4a4>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d00e      	beq.n	8006734 <HAL_DMA_Start_IT+0x430>
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4a24      	ldr	r2, [pc, #144]	; (80067ac <HAL_DMA_Start_IT+0x4a8>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d009      	beq.n	8006734 <HAL_DMA_Start_IT+0x430>
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	4a22      	ldr	r2, [pc, #136]	; (80067b0 <HAL_DMA_Start_IT+0x4ac>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d004      	beq.n	8006734 <HAL_DMA_Start_IT+0x430>
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a21      	ldr	r2, [pc, #132]	; (80067b4 <HAL_DMA_Start_IT+0x4b0>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d108      	bne.n	8006746 <HAL_DMA_Start_IT+0x442>
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	681a      	ldr	r2, [r3, #0]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f042 0201 	orr.w	r2, r2, #1
 8006742:	601a      	str	r2, [r3, #0]
 8006744:	e012      	b.n	800676c <HAL_DMA_Start_IT+0x468>
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f042 0201 	orr.w	r2, r2, #1
 8006754:	601a      	str	r2, [r3, #0]
 8006756:	e009      	b.n	800676c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800675e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	2200      	movs	r2, #0
 8006764:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8006768:	2301      	movs	r3, #1
 800676a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800676c:	7dfb      	ldrb	r3, [r7, #23]
}
 800676e:	4618      	mov	r0, r3
 8006770:	3718      	adds	r7, #24
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}
 8006776:	bf00      	nop
 8006778:	40020010 	.word	0x40020010
 800677c:	40020028 	.word	0x40020028
 8006780:	40020040 	.word	0x40020040
 8006784:	40020058 	.word	0x40020058
 8006788:	40020070 	.word	0x40020070
 800678c:	40020088 	.word	0x40020088
 8006790:	400200a0 	.word	0x400200a0
 8006794:	400200b8 	.word	0x400200b8
 8006798:	40020410 	.word	0x40020410
 800679c:	40020428 	.word	0x40020428
 80067a0:	40020440 	.word	0x40020440
 80067a4:	40020458 	.word	0x40020458
 80067a8:	40020470 	.word	0x40020470
 80067ac:	40020488 	.word	0x40020488
 80067b0:	400204a0 	.word	0x400204a0
 80067b4:	400204b8 	.word	0x400204b8
 80067b8:	58025408 	.word	0x58025408
 80067bc:	5802541c 	.word	0x5802541c
 80067c0:	58025430 	.word	0x58025430
 80067c4:	58025444 	.word	0x58025444
 80067c8:	58025458 	.word	0x58025458
 80067cc:	5802546c 	.word	0x5802546c
 80067d0:	58025480 	.word	0x58025480
 80067d4:	58025494 	.word	0x58025494

080067d8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b086      	sub	sp, #24
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80067e0:	f7fd f90c 	bl	80039fc <HAL_GetTick>
 80067e4:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d101      	bne.n	80067f0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80067ec:	2301      	movs	r3, #1
 80067ee:	e2dc      	b.n	8006daa <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80067f6:	b2db      	uxtb	r3, r3
 80067f8:	2b02      	cmp	r3, #2
 80067fa:	d008      	beq.n	800680e <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2280      	movs	r2, #128	; 0x80
 8006800:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2200      	movs	r2, #0
 8006806:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	e2cd      	b.n	8006daa <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	4a76      	ldr	r2, [pc, #472]	; (80069ec <HAL_DMA_Abort+0x214>)
 8006814:	4293      	cmp	r3, r2
 8006816:	d04a      	beq.n	80068ae <HAL_DMA_Abort+0xd6>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	4a74      	ldr	r2, [pc, #464]	; (80069f0 <HAL_DMA_Abort+0x218>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d045      	beq.n	80068ae <HAL_DMA_Abort+0xd6>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	4a73      	ldr	r2, [pc, #460]	; (80069f4 <HAL_DMA_Abort+0x21c>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d040      	beq.n	80068ae <HAL_DMA_Abort+0xd6>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	4a71      	ldr	r2, [pc, #452]	; (80069f8 <HAL_DMA_Abort+0x220>)
 8006832:	4293      	cmp	r3, r2
 8006834:	d03b      	beq.n	80068ae <HAL_DMA_Abort+0xd6>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4a70      	ldr	r2, [pc, #448]	; (80069fc <HAL_DMA_Abort+0x224>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d036      	beq.n	80068ae <HAL_DMA_Abort+0xd6>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	4a6e      	ldr	r2, [pc, #440]	; (8006a00 <HAL_DMA_Abort+0x228>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d031      	beq.n	80068ae <HAL_DMA_Abort+0xd6>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4a6d      	ldr	r2, [pc, #436]	; (8006a04 <HAL_DMA_Abort+0x22c>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d02c      	beq.n	80068ae <HAL_DMA_Abort+0xd6>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4a6b      	ldr	r2, [pc, #428]	; (8006a08 <HAL_DMA_Abort+0x230>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d027      	beq.n	80068ae <HAL_DMA_Abort+0xd6>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4a6a      	ldr	r2, [pc, #424]	; (8006a0c <HAL_DMA_Abort+0x234>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d022      	beq.n	80068ae <HAL_DMA_Abort+0xd6>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a68      	ldr	r2, [pc, #416]	; (8006a10 <HAL_DMA_Abort+0x238>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d01d      	beq.n	80068ae <HAL_DMA_Abort+0xd6>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a67      	ldr	r2, [pc, #412]	; (8006a14 <HAL_DMA_Abort+0x23c>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d018      	beq.n	80068ae <HAL_DMA_Abort+0xd6>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a65      	ldr	r2, [pc, #404]	; (8006a18 <HAL_DMA_Abort+0x240>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d013      	beq.n	80068ae <HAL_DMA_Abort+0xd6>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a64      	ldr	r2, [pc, #400]	; (8006a1c <HAL_DMA_Abort+0x244>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d00e      	beq.n	80068ae <HAL_DMA_Abort+0xd6>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a62      	ldr	r2, [pc, #392]	; (8006a20 <HAL_DMA_Abort+0x248>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d009      	beq.n	80068ae <HAL_DMA_Abort+0xd6>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a61      	ldr	r2, [pc, #388]	; (8006a24 <HAL_DMA_Abort+0x24c>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d004      	beq.n	80068ae <HAL_DMA_Abort+0xd6>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a5f      	ldr	r2, [pc, #380]	; (8006a28 <HAL_DMA_Abort+0x250>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d101      	bne.n	80068b2 <HAL_DMA_Abort+0xda>
 80068ae:	2301      	movs	r3, #1
 80068b0:	e000      	b.n	80068b4 <HAL_DMA_Abort+0xdc>
 80068b2:	2300      	movs	r3, #0
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d013      	beq.n	80068e0 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	681a      	ldr	r2, [r3, #0]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f022 021e 	bic.w	r2, r2, #30
 80068c6:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	695a      	ldr	r2, [r3, #20]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80068d6:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	617b      	str	r3, [r7, #20]
 80068de:	e00a      	b.n	80068f6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	681a      	ldr	r2, [r3, #0]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f022 020e 	bic.w	r2, r2, #14
 80068ee:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	4a3c      	ldr	r2, [pc, #240]	; (80069ec <HAL_DMA_Abort+0x214>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d072      	beq.n	80069e6 <HAL_DMA_Abort+0x20e>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4a3a      	ldr	r2, [pc, #232]	; (80069f0 <HAL_DMA_Abort+0x218>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d06d      	beq.n	80069e6 <HAL_DMA_Abort+0x20e>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4a39      	ldr	r2, [pc, #228]	; (80069f4 <HAL_DMA_Abort+0x21c>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d068      	beq.n	80069e6 <HAL_DMA_Abort+0x20e>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4a37      	ldr	r2, [pc, #220]	; (80069f8 <HAL_DMA_Abort+0x220>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d063      	beq.n	80069e6 <HAL_DMA_Abort+0x20e>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	4a36      	ldr	r2, [pc, #216]	; (80069fc <HAL_DMA_Abort+0x224>)
 8006924:	4293      	cmp	r3, r2
 8006926:	d05e      	beq.n	80069e6 <HAL_DMA_Abort+0x20e>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	4a34      	ldr	r2, [pc, #208]	; (8006a00 <HAL_DMA_Abort+0x228>)
 800692e:	4293      	cmp	r3, r2
 8006930:	d059      	beq.n	80069e6 <HAL_DMA_Abort+0x20e>
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4a33      	ldr	r2, [pc, #204]	; (8006a04 <HAL_DMA_Abort+0x22c>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d054      	beq.n	80069e6 <HAL_DMA_Abort+0x20e>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4a31      	ldr	r2, [pc, #196]	; (8006a08 <HAL_DMA_Abort+0x230>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d04f      	beq.n	80069e6 <HAL_DMA_Abort+0x20e>
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	4a30      	ldr	r2, [pc, #192]	; (8006a0c <HAL_DMA_Abort+0x234>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d04a      	beq.n	80069e6 <HAL_DMA_Abort+0x20e>
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4a2e      	ldr	r2, [pc, #184]	; (8006a10 <HAL_DMA_Abort+0x238>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d045      	beq.n	80069e6 <HAL_DMA_Abort+0x20e>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4a2d      	ldr	r2, [pc, #180]	; (8006a14 <HAL_DMA_Abort+0x23c>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d040      	beq.n	80069e6 <HAL_DMA_Abort+0x20e>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	4a2b      	ldr	r2, [pc, #172]	; (8006a18 <HAL_DMA_Abort+0x240>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d03b      	beq.n	80069e6 <HAL_DMA_Abort+0x20e>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4a2a      	ldr	r2, [pc, #168]	; (8006a1c <HAL_DMA_Abort+0x244>)
 8006974:	4293      	cmp	r3, r2
 8006976:	d036      	beq.n	80069e6 <HAL_DMA_Abort+0x20e>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4a28      	ldr	r2, [pc, #160]	; (8006a20 <HAL_DMA_Abort+0x248>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d031      	beq.n	80069e6 <HAL_DMA_Abort+0x20e>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4a27      	ldr	r2, [pc, #156]	; (8006a24 <HAL_DMA_Abort+0x24c>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d02c      	beq.n	80069e6 <HAL_DMA_Abort+0x20e>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4a25      	ldr	r2, [pc, #148]	; (8006a28 <HAL_DMA_Abort+0x250>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d027      	beq.n	80069e6 <HAL_DMA_Abort+0x20e>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4a24      	ldr	r2, [pc, #144]	; (8006a2c <HAL_DMA_Abort+0x254>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d022      	beq.n	80069e6 <HAL_DMA_Abort+0x20e>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	4a22      	ldr	r2, [pc, #136]	; (8006a30 <HAL_DMA_Abort+0x258>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d01d      	beq.n	80069e6 <HAL_DMA_Abort+0x20e>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4a21      	ldr	r2, [pc, #132]	; (8006a34 <HAL_DMA_Abort+0x25c>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d018      	beq.n	80069e6 <HAL_DMA_Abort+0x20e>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	4a1f      	ldr	r2, [pc, #124]	; (8006a38 <HAL_DMA_Abort+0x260>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d013      	beq.n	80069e6 <HAL_DMA_Abort+0x20e>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	4a1e      	ldr	r2, [pc, #120]	; (8006a3c <HAL_DMA_Abort+0x264>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d00e      	beq.n	80069e6 <HAL_DMA_Abort+0x20e>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4a1c      	ldr	r2, [pc, #112]	; (8006a40 <HAL_DMA_Abort+0x268>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d009      	beq.n	80069e6 <HAL_DMA_Abort+0x20e>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4a1b      	ldr	r2, [pc, #108]	; (8006a44 <HAL_DMA_Abort+0x26c>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d004      	beq.n	80069e6 <HAL_DMA_Abort+0x20e>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a19      	ldr	r2, [pc, #100]	; (8006a48 <HAL_DMA_Abort+0x270>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d132      	bne.n	8006a4c <HAL_DMA_Abort+0x274>
 80069e6:	2301      	movs	r3, #1
 80069e8:	e031      	b.n	8006a4e <HAL_DMA_Abort+0x276>
 80069ea:	bf00      	nop
 80069ec:	40020010 	.word	0x40020010
 80069f0:	40020028 	.word	0x40020028
 80069f4:	40020040 	.word	0x40020040
 80069f8:	40020058 	.word	0x40020058
 80069fc:	40020070 	.word	0x40020070
 8006a00:	40020088 	.word	0x40020088
 8006a04:	400200a0 	.word	0x400200a0
 8006a08:	400200b8 	.word	0x400200b8
 8006a0c:	40020410 	.word	0x40020410
 8006a10:	40020428 	.word	0x40020428
 8006a14:	40020440 	.word	0x40020440
 8006a18:	40020458 	.word	0x40020458
 8006a1c:	40020470 	.word	0x40020470
 8006a20:	40020488 	.word	0x40020488
 8006a24:	400204a0 	.word	0x400204a0
 8006a28:	400204b8 	.word	0x400204b8
 8006a2c:	58025408 	.word	0x58025408
 8006a30:	5802541c 	.word	0x5802541c
 8006a34:	58025430 	.word	0x58025430
 8006a38:	58025444 	.word	0x58025444
 8006a3c:	58025458 	.word	0x58025458
 8006a40:	5802546c 	.word	0x5802546c
 8006a44:	58025480 	.word	0x58025480
 8006a48:	58025494 	.word	0x58025494
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d007      	beq.n	8006a62 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a56:	681a      	ldr	r2, [r3, #0]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a5c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006a60:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a6d      	ldr	r2, [pc, #436]	; (8006c1c <HAL_DMA_Abort+0x444>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d04a      	beq.n	8006b02 <HAL_DMA_Abort+0x32a>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a6b      	ldr	r2, [pc, #428]	; (8006c20 <HAL_DMA_Abort+0x448>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d045      	beq.n	8006b02 <HAL_DMA_Abort+0x32a>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a6a      	ldr	r2, [pc, #424]	; (8006c24 <HAL_DMA_Abort+0x44c>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d040      	beq.n	8006b02 <HAL_DMA_Abort+0x32a>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4a68      	ldr	r2, [pc, #416]	; (8006c28 <HAL_DMA_Abort+0x450>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d03b      	beq.n	8006b02 <HAL_DMA_Abort+0x32a>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4a67      	ldr	r2, [pc, #412]	; (8006c2c <HAL_DMA_Abort+0x454>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d036      	beq.n	8006b02 <HAL_DMA_Abort+0x32a>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a65      	ldr	r2, [pc, #404]	; (8006c30 <HAL_DMA_Abort+0x458>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d031      	beq.n	8006b02 <HAL_DMA_Abort+0x32a>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a64      	ldr	r2, [pc, #400]	; (8006c34 <HAL_DMA_Abort+0x45c>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d02c      	beq.n	8006b02 <HAL_DMA_Abort+0x32a>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a62      	ldr	r2, [pc, #392]	; (8006c38 <HAL_DMA_Abort+0x460>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d027      	beq.n	8006b02 <HAL_DMA_Abort+0x32a>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a61      	ldr	r2, [pc, #388]	; (8006c3c <HAL_DMA_Abort+0x464>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d022      	beq.n	8006b02 <HAL_DMA_Abort+0x32a>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4a5f      	ldr	r2, [pc, #380]	; (8006c40 <HAL_DMA_Abort+0x468>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d01d      	beq.n	8006b02 <HAL_DMA_Abort+0x32a>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4a5e      	ldr	r2, [pc, #376]	; (8006c44 <HAL_DMA_Abort+0x46c>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d018      	beq.n	8006b02 <HAL_DMA_Abort+0x32a>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a5c      	ldr	r2, [pc, #368]	; (8006c48 <HAL_DMA_Abort+0x470>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d013      	beq.n	8006b02 <HAL_DMA_Abort+0x32a>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a5b      	ldr	r2, [pc, #364]	; (8006c4c <HAL_DMA_Abort+0x474>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d00e      	beq.n	8006b02 <HAL_DMA_Abort+0x32a>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a59      	ldr	r2, [pc, #356]	; (8006c50 <HAL_DMA_Abort+0x478>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d009      	beq.n	8006b02 <HAL_DMA_Abort+0x32a>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	4a58      	ldr	r2, [pc, #352]	; (8006c54 <HAL_DMA_Abort+0x47c>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d004      	beq.n	8006b02 <HAL_DMA_Abort+0x32a>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a56      	ldr	r2, [pc, #344]	; (8006c58 <HAL_DMA_Abort+0x480>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d108      	bne.n	8006b14 <HAL_DMA_Abort+0x33c>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	681a      	ldr	r2, [r3, #0]
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f022 0201 	bic.w	r2, r2, #1
 8006b10:	601a      	str	r2, [r3, #0]
 8006b12:	e007      	b.n	8006b24 <HAL_DMA_Abort+0x34c>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	681a      	ldr	r2, [r3, #0]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f022 0201 	bic.w	r2, r2, #1
 8006b22:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006b24:	e013      	b.n	8006b4e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006b26:	f7fc ff69 	bl	80039fc <HAL_GetTick>
 8006b2a:	4602      	mov	r2, r0
 8006b2c:	693b      	ldr	r3, [r7, #16]
 8006b2e:	1ad3      	subs	r3, r2, r3
 8006b30:	2b05      	cmp	r3, #5
 8006b32:	d90c      	bls.n	8006b4e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2220      	movs	r2, #32
 8006b38:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2203      	movs	r2, #3
 8006b3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2200      	movs	r2, #0
 8006b46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	e12d      	b.n	8006daa <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006b4e:	697b      	ldr	r3, [r7, #20]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f003 0301 	and.w	r3, r3, #1
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d1e5      	bne.n	8006b26 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4a2f      	ldr	r2, [pc, #188]	; (8006c1c <HAL_DMA_Abort+0x444>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d04a      	beq.n	8006bfa <HAL_DMA_Abort+0x422>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4a2d      	ldr	r2, [pc, #180]	; (8006c20 <HAL_DMA_Abort+0x448>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d045      	beq.n	8006bfa <HAL_DMA_Abort+0x422>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a2c      	ldr	r2, [pc, #176]	; (8006c24 <HAL_DMA_Abort+0x44c>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d040      	beq.n	8006bfa <HAL_DMA_Abort+0x422>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4a2a      	ldr	r2, [pc, #168]	; (8006c28 <HAL_DMA_Abort+0x450>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d03b      	beq.n	8006bfa <HAL_DMA_Abort+0x422>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	4a29      	ldr	r2, [pc, #164]	; (8006c2c <HAL_DMA_Abort+0x454>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d036      	beq.n	8006bfa <HAL_DMA_Abort+0x422>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a27      	ldr	r2, [pc, #156]	; (8006c30 <HAL_DMA_Abort+0x458>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d031      	beq.n	8006bfa <HAL_DMA_Abort+0x422>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4a26      	ldr	r2, [pc, #152]	; (8006c34 <HAL_DMA_Abort+0x45c>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d02c      	beq.n	8006bfa <HAL_DMA_Abort+0x422>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4a24      	ldr	r2, [pc, #144]	; (8006c38 <HAL_DMA_Abort+0x460>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d027      	beq.n	8006bfa <HAL_DMA_Abort+0x422>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4a23      	ldr	r2, [pc, #140]	; (8006c3c <HAL_DMA_Abort+0x464>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d022      	beq.n	8006bfa <HAL_DMA_Abort+0x422>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a21      	ldr	r2, [pc, #132]	; (8006c40 <HAL_DMA_Abort+0x468>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d01d      	beq.n	8006bfa <HAL_DMA_Abort+0x422>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a20      	ldr	r2, [pc, #128]	; (8006c44 <HAL_DMA_Abort+0x46c>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d018      	beq.n	8006bfa <HAL_DMA_Abort+0x422>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a1e      	ldr	r2, [pc, #120]	; (8006c48 <HAL_DMA_Abort+0x470>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d013      	beq.n	8006bfa <HAL_DMA_Abort+0x422>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a1d      	ldr	r2, [pc, #116]	; (8006c4c <HAL_DMA_Abort+0x474>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d00e      	beq.n	8006bfa <HAL_DMA_Abort+0x422>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	4a1b      	ldr	r2, [pc, #108]	; (8006c50 <HAL_DMA_Abort+0x478>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d009      	beq.n	8006bfa <HAL_DMA_Abort+0x422>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	4a1a      	ldr	r2, [pc, #104]	; (8006c54 <HAL_DMA_Abort+0x47c>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d004      	beq.n	8006bfa <HAL_DMA_Abort+0x422>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4a18      	ldr	r2, [pc, #96]	; (8006c58 <HAL_DMA_Abort+0x480>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d101      	bne.n	8006bfe <HAL_DMA_Abort+0x426>
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	e000      	b.n	8006c00 <HAL_DMA_Abort+0x428>
 8006bfe:	2300      	movs	r3, #0
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d02b      	beq.n	8006c5c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c08:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c0e:	f003 031f 	and.w	r3, r3, #31
 8006c12:	223f      	movs	r2, #63	; 0x3f
 8006c14:	409a      	lsls	r2, r3
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	609a      	str	r2, [r3, #8]
 8006c1a:	e02a      	b.n	8006c72 <HAL_DMA_Abort+0x49a>
 8006c1c:	40020010 	.word	0x40020010
 8006c20:	40020028 	.word	0x40020028
 8006c24:	40020040 	.word	0x40020040
 8006c28:	40020058 	.word	0x40020058
 8006c2c:	40020070 	.word	0x40020070
 8006c30:	40020088 	.word	0x40020088
 8006c34:	400200a0 	.word	0x400200a0
 8006c38:	400200b8 	.word	0x400200b8
 8006c3c:	40020410 	.word	0x40020410
 8006c40:	40020428 	.word	0x40020428
 8006c44:	40020440 	.word	0x40020440
 8006c48:	40020458 	.word	0x40020458
 8006c4c:	40020470 	.word	0x40020470
 8006c50:	40020488 	.word	0x40020488
 8006c54:	400204a0 	.word	0x400204a0
 8006c58:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c60:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c66:	f003 031f 	and.w	r3, r3, #31
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	409a      	lsls	r2, r3
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	4a4f      	ldr	r2, [pc, #316]	; (8006db4 <HAL_DMA_Abort+0x5dc>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d072      	beq.n	8006d62 <HAL_DMA_Abort+0x58a>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4a4d      	ldr	r2, [pc, #308]	; (8006db8 <HAL_DMA_Abort+0x5e0>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d06d      	beq.n	8006d62 <HAL_DMA_Abort+0x58a>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	4a4c      	ldr	r2, [pc, #304]	; (8006dbc <HAL_DMA_Abort+0x5e4>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d068      	beq.n	8006d62 <HAL_DMA_Abort+0x58a>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4a4a      	ldr	r2, [pc, #296]	; (8006dc0 <HAL_DMA_Abort+0x5e8>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d063      	beq.n	8006d62 <HAL_DMA_Abort+0x58a>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a49      	ldr	r2, [pc, #292]	; (8006dc4 <HAL_DMA_Abort+0x5ec>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d05e      	beq.n	8006d62 <HAL_DMA_Abort+0x58a>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4a47      	ldr	r2, [pc, #284]	; (8006dc8 <HAL_DMA_Abort+0x5f0>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d059      	beq.n	8006d62 <HAL_DMA_Abort+0x58a>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a46      	ldr	r2, [pc, #280]	; (8006dcc <HAL_DMA_Abort+0x5f4>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d054      	beq.n	8006d62 <HAL_DMA_Abort+0x58a>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4a44      	ldr	r2, [pc, #272]	; (8006dd0 <HAL_DMA_Abort+0x5f8>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d04f      	beq.n	8006d62 <HAL_DMA_Abort+0x58a>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	4a43      	ldr	r2, [pc, #268]	; (8006dd4 <HAL_DMA_Abort+0x5fc>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d04a      	beq.n	8006d62 <HAL_DMA_Abort+0x58a>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a41      	ldr	r2, [pc, #260]	; (8006dd8 <HAL_DMA_Abort+0x600>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d045      	beq.n	8006d62 <HAL_DMA_Abort+0x58a>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4a40      	ldr	r2, [pc, #256]	; (8006ddc <HAL_DMA_Abort+0x604>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d040      	beq.n	8006d62 <HAL_DMA_Abort+0x58a>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a3e      	ldr	r2, [pc, #248]	; (8006de0 <HAL_DMA_Abort+0x608>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d03b      	beq.n	8006d62 <HAL_DMA_Abort+0x58a>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a3d      	ldr	r2, [pc, #244]	; (8006de4 <HAL_DMA_Abort+0x60c>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d036      	beq.n	8006d62 <HAL_DMA_Abort+0x58a>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a3b      	ldr	r2, [pc, #236]	; (8006de8 <HAL_DMA_Abort+0x610>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d031      	beq.n	8006d62 <HAL_DMA_Abort+0x58a>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a3a      	ldr	r2, [pc, #232]	; (8006dec <HAL_DMA_Abort+0x614>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d02c      	beq.n	8006d62 <HAL_DMA_Abort+0x58a>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a38      	ldr	r2, [pc, #224]	; (8006df0 <HAL_DMA_Abort+0x618>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d027      	beq.n	8006d62 <HAL_DMA_Abort+0x58a>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a37      	ldr	r2, [pc, #220]	; (8006df4 <HAL_DMA_Abort+0x61c>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d022      	beq.n	8006d62 <HAL_DMA_Abort+0x58a>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a35      	ldr	r2, [pc, #212]	; (8006df8 <HAL_DMA_Abort+0x620>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d01d      	beq.n	8006d62 <HAL_DMA_Abort+0x58a>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a34      	ldr	r2, [pc, #208]	; (8006dfc <HAL_DMA_Abort+0x624>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d018      	beq.n	8006d62 <HAL_DMA_Abort+0x58a>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4a32      	ldr	r2, [pc, #200]	; (8006e00 <HAL_DMA_Abort+0x628>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d013      	beq.n	8006d62 <HAL_DMA_Abort+0x58a>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a31      	ldr	r2, [pc, #196]	; (8006e04 <HAL_DMA_Abort+0x62c>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d00e      	beq.n	8006d62 <HAL_DMA_Abort+0x58a>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	4a2f      	ldr	r2, [pc, #188]	; (8006e08 <HAL_DMA_Abort+0x630>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d009      	beq.n	8006d62 <HAL_DMA_Abort+0x58a>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4a2e      	ldr	r2, [pc, #184]	; (8006e0c <HAL_DMA_Abort+0x634>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d004      	beq.n	8006d62 <HAL_DMA_Abort+0x58a>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	4a2c      	ldr	r2, [pc, #176]	; (8006e10 <HAL_DMA_Abort+0x638>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d101      	bne.n	8006d66 <HAL_DMA_Abort+0x58e>
 8006d62:	2301      	movs	r3, #1
 8006d64:	e000      	b.n	8006d68 <HAL_DMA_Abort+0x590>
 8006d66:	2300      	movs	r3, #0
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d015      	beq.n	8006d98 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006d70:	687a      	ldr	r2, [r7, #4]
 8006d72:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006d74:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d00c      	beq.n	8006d98 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d82:	681a      	ldr	r2, [r3, #0]
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d88:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006d8c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d92:	687a      	ldr	r2, [r7, #4]
 8006d94:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006d96:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2200      	movs	r2, #0
 8006da4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8006da8:	2300      	movs	r3, #0
}
 8006daa:	4618      	mov	r0, r3
 8006dac:	3718      	adds	r7, #24
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bd80      	pop	{r7, pc}
 8006db2:	bf00      	nop
 8006db4:	40020010 	.word	0x40020010
 8006db8:	40020028 	.word	0x40020028
 8006dbc:	40020040 	.word	0x40020040
 8006dc0:	40020058 	.word	0x40020058
 8006dc4:	40020070 	.word	0x40020070
 8006dc8:	40020088 	.word	0x40020088
 8006dcc:	400200a0 	.word	0x400200a0
 8006dd0:	400200b8 	.word	0x400200b8
 8006dd4:	40020410 	.word	0x40020410
 8006dd8:	40020428 	.word	0x40020428
 8006ddc:	40020440 	.word	0x40020440
 8006de0:	40020458 	.word	0x40020458
 8006de4:	40020470 	.word	0x40020470
 8006de8:	40020488 	.word	0x40020488
 8006dec:	400204a0 	.word	0x400204a0
 8006df0:	400204b8 	.word	0x400204b8
 8006df4:	58025408 	.word	0x58025408
 8006df8:	5802541c 	.word	0x5802541c
 8006dfc:	58025430 	.word	0x58025430
 8006e00:	58025444 	.word	0x58025444
 8006e04:	58025458 	.word	0x58025458
 8006e08:	5802546c 	.word	0x5802546c
 8006e0c:	58025480 	.word	0x58025480
 8006e10:	58025494 	.word	0x58025494

08006e14 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b084      	sub	sp, #16
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d101      	bne.n	8006e26 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8006e22:	2301      	movs	r3, #1
 8006e24:	e237      	b.n	8007296 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006e2c:	b2db      	uxtb	r3, r3
 8006e2e:	2b02      	cmp	r3, #2
 8006e30:	d004      	beq.n	8006e3c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2280      	movs	r2, #128	; 0x80
 8006e36:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	e22c      	b.n	8007296 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	4a5c      	ldr	r2, [pc, #368]	; (8006fb4 <HAL_DMA_Abort_IT+0x1a0>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d04a      	beq.n	8006edc <HAL_DMA_Abort_IT+0xc8>
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4a5b      	ldr	r2, [pc, #364]	; (8006fb8 <HAL_DMA_Abort_IT+0x1a4>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d045      	beq.n	8006edc <HAL_DMA_Abort_IT+0xc8>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	4a59      	ldr	r2, [pc, #356]	; (8006fbc <HAL_DMA_Abort_IT+0x1a8>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d040      	beq.n	8006edc <HAL_DMA_Abort_IT+0xc8>
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	4a58      	ldr	r2, [pc, #352]	; (8006fc0 <HAL_DMA_Abort_IT+0x1ac>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d03b      	beq.n	8006edc <HAL_DMA_Abort_IT+0xc8>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4a56      	ldr	r2, [pc, #344]	; (8006fc4 <HAL_DMA_Abort_IT+0x1b0>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d036      	beq.n	8006edc <HAL_DMA_Abort_IT+0xc8>
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4a55      	ldr	r2, [pc, #340]	; (8006fc8 <HAL_DMA_Abort_IT+0x1b4>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d031      	beq.n	8006edc <HAL_DMA_Abort_IT+0xc8>
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4a53      	ldr	r2, [pc, #332]	; (8006fcc <HAL_DMA_Abort_IT+0x1b8>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d02c      	beq.n	8006edc <HAL_DMA_Abort_IT+0xc8>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	4a52      	ldr	r2, [pc, #328]	; (8006fd0 <HAL_DMA_Abort_IT+0x1bc>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d027      	beq.n	8006edc <HAL_DMA_Abort_IT+0xc8>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	4a50      	ldr	r2, [pc, #320]	; (8006fd4 <HAL_DMA_Abort_IT+0x1c0>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d022      	beq.n	8006edc <HAL_DMA_Abort_IT+0xc8>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4a4f      	ldr	r2, [pc, #316]	; (8006fd8 <HAL_DMA_Abort_IT+0x1c4>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d01d      	beq.n	8006edc <HAL_DMA_Abort_IT+0xc8>
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4a4d      	ldr	r2, [pc, #308]	; (8006fdc <HAL_DMA_Abort_IT+0x1c8>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d018      	beq.n	8006edc <HAL_DMA_Abort_IT+0xc8>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	4a4c      	ldr	r2, [pc, #304]	; (8006fe0 <HAL_DMA_Abort_IT+0x1cc>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d013      	beq.n	8006edc <HAL_DMA_Abort_IT+0xc8>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a4a      	ldr	r2, [pc, #296]	; (8006fe4 <HAL_DMA_Abort_IT+0x1d0>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d00e      	beq.n	8006edc <HAL_DMA_Abort_IT+0xc8>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a49      	ldr	r2, [pc, #292]	; (8006fe8 <HAL_DMA_Abort_IT+0x1d4>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d009      	beq.n	8006edc <HAL_DMA_Abort_IT+0xc8>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a47      	ldr	r2, [pc, #284]	; (8006fec <HAL_DMA_Abort_IT+0x1d8>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d004      	beq.n	8006edc <HAL_DMA_Abort_IT+0xc8>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	4a46      	ldr	r2, [pc, #280]	; (8006ff0 <HAL_DMA_Abort_IT+0x1dc>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d101      	bne.n	8006ee0 <HAL_DMA_Abort_IT+0xcc>
 8006edc:	2301      	movs	r3, #1
 8006ede:	e000      	b.n	8006ee2 <HAL_DMA_Abort_IT+0xce>
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	f000 8086 	beq.w	8006ff4 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2204      	movs	r2, #4
 8006eec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a2f      	ldr	r2, [pc, #188]	; (8006fb4 <HAL_DMA_Abort_IT+0x1a0>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d04a      	beq.n	8006f90 <HAL_DMA_Abort_IT+0x17c>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4a2e      	ldr	r2, [pc, #184]	; (8006fb8 <HAL_DMA_Abort_IT+0x1a4>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d045      	beq.n	8006f90 <HAL_DMA_Abort_IT+0x17c>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a2c      	ldr	r2, [pc, #176]	; (8006fbc <HAL_DMA_Abort_IT+0x1a8>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d040      	beq.n	8006f90 <HAL_DMA_Abort_IT+0x17c>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a2b      	ldr	r2, [pc, #172]	; (8006fc0 <HAL_DMA_Abort_IT+0x1ac>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d03b      	beq.n	8006f90 <HAL_DMA_Abort_IT+0x17c>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a29      	ldr	r2, [pc, #164]	; (8006fc4 <HAL_DMA_Abort_IT+0x1b0>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d036      	beq.n	8006f90 <HAL_DMA_Abort_IT+0x17c>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a28      	ldr	r2, [pc, #160]	; (8006fc8 <HAL_DMA_Abort_IT+0x1b4>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d031      	beq.n	8006f90 <HAL_DMA_Abort_IT+0x17c>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a26      	ldr	r2, [pc, #152]	; (8006fcc <HAL_DMA_Abort_IT+0x1b8>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d02c      	beq.n	8006f90 <HAL_DMA_Abort_IT+0x17c>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4a25      	ldr	r2, [pc, #148]	; (8006fd0 <HAL_DMA_Abort_IT+0x1bc>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d027      	beq.n	8006f90 <HAL_DMA_Abort_IT+0x17c>
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	4a23      	ldr	r2, [pc, #140]	; (8006fd4 <HAL_DMA_Abort_IT+0x1c0>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d022      	beq.n	8006f90 <HAL_DMA_Abort_IT+0x17c>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	4a22      	ldr	r2, [pc, #136]	; (8006fd8 <HAL_DMA_Abort_IT+0x1c4>)
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d01d      	beq.n	8006f90 <HAL_DMA_Abort_IT+0x17c>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	4a20      	ldr	r2, [pc, #128]	; (8006fdc <HAL_DMA_Abort_IT+0x1c8>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d018      	beq.n	8006f90 <HAL_DMA_Abort_IT+0x17c>
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	4a1f      	ldr	r2, [pc, #124]	; (8006fe0 <HAL_DMA_Abort_IT+0x1cc>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d013      	beq.n	8006f90 <HAL_DMA_Abort_IT+0x17c>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	4a1d      	ldr	r2, [pc, #116]	; (8006fe4 <HAL_DMA_Abort_IT+0x1d0>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d00e      	beq.n	8006f90 <HAL_DMA_Abort_IT+0x17c>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4a1c      	ldr	r2, [pc, #112]	; (8006fe8 <HAL_DMA_Abort_IT+0x1d4>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d009      	beq.n	8006f90 <HAL_DMA_Abort_IT+0x17c>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4a1a      	ldr	r2, [pc, #104]	; (8006fec <HAL_DMA_Abort_IT+0x1d8>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d004      	beq.n	8006f90 <HAL_DMA_Abort_IT+0x17c>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4a19      	ldr	r2, [pc, #100]	; (8006ff0 <HAL_DMA_Abort_IT+0x1dc>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d108      	bne.n	8006fa2 <HAL_DMA_Abort_IT+0x18e>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	681a      	ldr	r2, [r3, #0]
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f022 0201 	bic.w	r2, r2, #1
 8006f9e:	601a      	str	r2, [r3, #0]
 8006fa0:	e178      	b.n	8007294 <HAL_DMA_Abort_IT+0x480>
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f022 0201 	bic.w	r2, r2, #1
 8006fb0:	601a      	str	r2, [r3, #0]
 8006fb2:	e16f      	b.n	8007294 <HAL_DMA_Abort_IT+0x480>
 8006fb4:	40020010 	.word	0x40020010
 8006fb8:	40020028 	.word	0x40020028
 8006fbc:	40020040 	.word	0x40020040
 8006fc0:	40020058 	.word	0x40020058
 8006fc4:	40020070 	.word	0x40020070
 8006fc8:	40020088 	.word	0x40020088
 8006fcc:	400200a0 	.word	0x400200a0
 8006fd0:	400200b8 	.word	0x400200b8
 8006fd4:	40020410 	.word	0x40020410
 8006fd8:	40020428 	.word	0x40020428
 8006fdc:	40020440 	.word	0x40020440
 8006fe0:	40020458 	.word	0x40020458
 8006fe4:	40020470 	.word	0x40020470
 8006fe8:	40020488 	.word	0x40020488
 8006fec:	400204a0 	.word	0x400204a0
 8006ff0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	681a      	ldr	r2, [r3, #0]
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f022 020e 	bic.w	r2, r2, #14
 8007002:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4a6c      	ldr	r2, [pc, #432]	; (80071bc <HAL_DMA_Abort_IT+0x3a8>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d04a      	beq.n	80070a4 <HAL_DMA_Abort_IT+0x290>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a6b      	ldr	r2, [pc, #428]	; (80071c0 <HAL_DMA_Abort_IT+0x3ac>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d045      	beq.n	80070a4 <HAL_DMA_Abort_IT+0x290>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a69      	ldr	r2, [pc, #420]	; (80071c4 <HAL_DMA_Abort_IT+0x3b0>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d040      	beq.n	80070a4 <HAL_DMA_Abort_IT+0x290>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4a68      	ldr	r2, [pc, #416]	; (80071c8 <HAL_DMA_Abort_IT+0x3b4>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d03b      	beq.n	80070a4 <HAL_DMA_Abort_IT+0x290>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a66      	ldr	r2, [pc, #408]	; (80071cc <HAL_DMA_Abort_IT+0x3b8>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d036      	beq.n	80070a4 <HAL_DMA_Abort_IT+0x290>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a65      	ldr	r2, [pc, #404]	; (80071d0 <HAL_DMA_Abort_IT+0x3bc>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d031      	beq.n	80070a4 <HAL_DMA_Abort_IT+0x290>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	4a63      	ldr	r2, [pc, #396]	; (80071d4 <HAL_DMA_Abort_IT+0x3c0>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d02c      	beq.n	80070a4 <HAL_DMA_Abort_IT+0x290>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	4a62      	ldr	r2, [pc, #392]	; (80071d8 <HAL_DMA_Abort_IT+0x3c4>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d027      	beq.n	80070a4 <HAL_DMA_Abort_IT+0x290>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a60      	ldr	r2, [pc, #384]	; (80071dc <HAL_DMA_Abort_IT+0x3c8>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d022      	beq.n	80070a4 <HAL_DMA_Abort_IT+0x290>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4a5f      	ldr	r2, [pc, #380]	; (80071e0 <HAL_DMA_Abort_IT+0x3cc>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d01d      	beq.n	80070a4 <HAL_DMA_Abort_IT+0x290>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	4a5d      	ldr	r2, [pc, #372]	; (80071e4 <HAL_DMA_Abort_IT+0x3d0>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d018      	beq.n	80070a4 <HAL_DMA_Abort_IT+0x290>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4a5c      	ldr	r2, [pc, #368]	; (80071e8 <HAL_DMA_Abort_IT+0x3d4>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d013      	beq.n	80070a4 <HAL_DMA_Abort_IT+0x290>
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4a5a      	ldr	r2, [pc, #360]	; (80071ec <HAL_DMA_Abort_IT+0x3d8>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d00e      	beq.n	80070a4 <HAL_DMA_Abort_IT+0x290>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	4a59      	ldr	r2, [pc, #356]	; (80071f0 <HAL_DMA_Abort_IT+0x3dc>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d009      	beq.n	80070a4 <HAL_DMA_Abort_IT+0x290>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a57      	ldr	r2, [pc, #348]	; (80071f4 <HAL_DMA_Abort_IT+0x3e0>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d004      	beq.n	80070a4 <HAL_DMA_Abort_IT+0x290>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4a56      	ldr	r2, [pc, #344]	; (80071f8 <HAL_DMA_Abort_IT+0x3e4>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d108      	bne.n	80070b6 <HAL_DMA_Abort_IT+0x2a2>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	681a      	ldr	r2, [r3, #0]
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f022 0201 	bic.w	r2, r2, #1
 80070b2:	601a      	str	r2, [r3, #0]
 80070b4:	e007      	b.n	80070c6 <HAL_DMA_Abort_IT+0x2b2>
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	681a      	ldr	r2, [r3, #0]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f022 0201 	bic.w	r2, r2, #1
 80070c4:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	4a3c      	ldr	r2, [pc, #240]	; (80071bc <HAL_DMA_Abort_IT+0x3a8>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	d072      	beq.n	80071b6 <HAL_DMA_Abort_IT+0x3a2>
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	4a3a      	ldr	r2, [pc, #232]	; (80071c0 <HAL_DMA_Abort_IT+0x3ac>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d06d      	beq.n	80071b6 <HAL_DMA_Abort_IT+0x3a2>
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	4a39      	ldr	r2, [pc, #228]	; (80071c4 <HAL_DMA_Abort_IT+0x3b0>)
 80070e0:	4293      	cmp	r3, r2
 80070e2:	d068      	beq.n	80071b6 <HAL_DMA_Abort_IT+0x3a2>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4a37      	ldr	r2, [pc, #220]	; (80071c8 <HAL_DMA_Abort_IT+0x3b4>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d063      	beq.n	80071b6 <HAL_DMA_Abort_IT+0x3a2>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4a36      	ldr	r2, [pc, #216]	; (80071cc <HAL_DMA_Abort_IT+0x3b8>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d05e      	beq.n	80071b6 <HAL_DMA_Abort_IT+0x3a2>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4a34      	ldr	r2, [pc, #208]	; (80071d0 <HAL_DMA_Abort_IT+0x3bc>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d059      	beq.n	80071b6 <HAL_DMA_Abort_IT+0x3a2>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4a33      	ldr	r2, [pc, #204]	; (80071d4 <HAL_DMA_Abort_IT+0x3c0>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d054      	beq.n	80071b6 <HAL_DMA_Abort_IT+0x3a2>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	4a31      	ldr	r2, [pc, #196]	; (80071d8 <HAL_DMA_Abort_IT+0x3c4>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d04f      	beq.n	80071b6 <HAL_DMA_Abort_IT+0x3a2>
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	4a30      	ldr	r2, [pc, #192]	; (80071dc <HAL_DMA_Abort_IT+0x3c8>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d04a      	beq.n	80071b6 <HAL_DMA_Abort_IT+0x3a2>
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a2e      	ldr	r2, [pc, #184]	; (80071e0 <HAL_DMA_Abort_IT+0x3cc>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d045      	beq.n	80071b6 <HAL_DMA_Abort_IT+0x3a2>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4a2d      	ldr	r2, [pc, #180]	; (80071e4 <HAL_DMA_Abort_IT+0x3d0>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d040      	beq.n	80071b6 <HAL_DMA_Abort_IT+0x3a2>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a2b      	ldr	r2, [pc, #172]	; (80071e8 <HAL_DMA_Abort_IT+0x3d4>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d03b      	beq.n	80071b6 <HAL_DMA_Abort_IT+0x3a2>
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4a2a      	ldr	r2, [pc, #168]	; (80071ec <HAL_DMA_Abort_IT+0x3d8>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d036      	beq.n	80071b6 <HAL_DMA_Abort_IT+0x3a2>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	4a28      	ldr	r2, [pc, #160]	; (80071f0 <HAL_DMA_Abort_IT+0x3dc>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d031      	beq.n	80071b6 <HAL_DMA_Abort_IT+0x3a2>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a27      	ldr	r2, [pc, #156]	; (80071f4 <HAL_DMA_Abort_IT+0x3e0>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d02c      	beq.n	80071b6 <HAL_DMA_Abort_IT+0x3a2>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4a25      	ldr	r2, [pc, #148]	; (80071f8 <HAL_DMA_Abort_IT+0x3e4>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d027      	beq.n	80071b6 <HAL_DMA_Abort_IT+0x3a2>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	4a24      	ldr	r2, [pc, #144]	; (80071fc <HAL_DMA_Abort_IT+0x3e8>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d022      	beq.n	80071b6 <HAL_DMA_Abort_IT+0x3a2>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4a22      	ldr	r2, [pc, #136]	; (8007200 <HAL_DMA_Abort_IT+0x3ec>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d01d      	beq.n	80071b6 <HAL_DMA_Abort_IT+0x3a2>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4a21      	ldr	r2, [pc, #132]	; (8007204 <HAL_DMA_Abort_IT+0x3f0>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d018      	beq.n	80071b6 <HAL_DMA_Abort_IT+0x3a2>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	4a1f      	ldr	r2, [pc, #124]	; (8007208 <HAL_DMA_Abort_IT+0x3f4>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d013      	beq.n	80071b6 <HAL_DMA_Abort_IT+0x3a2>
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	4a1e      	ldr	r2, [pc, #120]	; (800720c <HAL_DMA_Abort_IT+0x3f8>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d00e      	beq.n	80071b6 <HAL_DMA_Abort_IT+0x3a2>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4a1c      	ldr	r2, [pc, #112]	; (8007210 <HAL_DMA_Abort_IT+0x3fc>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d009      	beq.n	80071b6 <HAL_DMA_Abort_IT+0x3a2>
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	4a1b      	ldr	r2, [pc, #108]	; (8007214 <HAL_DMA_Abort_IT+0x400>)
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d004      	beq.n	80071b6 <HAL_DMA_Abort_IT+0x3a2>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4a19      	ldr	r2, [pc, #100]	; (8007218 <HAL_DMA_Abort_IT+0x404>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d132      	bne.n	800721c <HAL_DMA_Abort_IT+0x408>
 80071b6:	2301      	movs	r3, #1
 80071b8:	e031      	b.n	800721e <HAL_DMA_Abort_IT+0x40a>
 80071ba:	bf00      	nop
 80071bc:	40020010 	.word	0x40020010
 80071c0:	40020028 	.word	0x40020028
 80071c4:	40020040 	.word	0x40020040
 80071c8:	40020058 	.word	0x40020058
 80071cc:	40020070 	.word	0x40020070
 80071d0:	40020088 	.word	0x40020088
 80071d4:	400200a0 	.word	0x400200a0
 80071d8:	400200b8 	.word	0x400200b8
 80071dc:	40020410 	.word	0x40020410
 80071e0:	40020428 	.word	0x40020428
 80071e4:	40020440 	.word	0x40020440
 80071e8:	40020458 	.word	0x40020458
 80071ec:	40020470 	.word	0x40020470
 80071f0:	40020488 	.word	0x40020488
 80071f4:	400204a0 	.word	0x400204a0
 80071f8:	400204b8 	.word	0x400204b8
 80071fc:	58025408 	.word	0x58025408
 8007200:	5802541c 	.word	0x5802541c
 8007204:	58025430 	.word	0x58025430
 8007208:	58025444 	.word	0x58025444
 800720c:	58025458 	.word	0x58025458
 8007210:	5802546c 	.word	0x5802546c
 8007214:	58025480 	.word	0x58025480
 8007218:	58025494 	.word	0x58025494
 800721c:	2300      	movs	r3, #0
 800721e:	2b00      	cmp	r3, #0
 8007220:	d028      	beq.n	8007274 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007226:	681a      	ldr	r2, [r3, #0]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800722c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007230:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007236:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800723c:	f003 031f 	and.w	r3, r3, #31
 8007240:	2201      	movs	r2, #1
 8007242:	409a      	lsls	r2, r3
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800724c:	687a      	ldr	r2, [r7, #4]
 800724e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8007250:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007256:	2b00      	cmp	r3, #0
 8007258:	d00c      	beq.n	8007274 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800725e:	681a      	ldr	r2, [r3, #0]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007264:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007268:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800726e:	687a      	ldr	r2, [r7, #4]
 8007270:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8007272:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2201      	movs	r2, #1
 8007278:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2200      	movs	r2, #0
 8007280:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007288:	2b00      	cmp	r3, #0
 800728a:	d003      	beq.n	8007294 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8007294:	2300      	movs	r3, #0
}
 8007296:	4618      	mov	r0, r3
 8007298:	3710      	adds	r7, #16
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}
 800729e:	bf00      	nop

080072a0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b08a      	sub	sp, #40	; 0x28
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80072a8:	2300      	movs	r3, #0
 80072aa:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80072ac:	4b67      	ldr	r3, [pc, #412]	; (800744c <HAL_DMA_IRQHandler+0x1ac>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4a67      	ldr	r2, [pc, #412]	; (8007450 <HAL_DMA_IRQHandler+0x1b0>)
 80072b2:	fba2 2303 	umull	r2, r3, r2, r3
 80072b6:	0a9b      	lsrs	r3, r3, #10
 80072b8:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072be:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072c4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80072c6:	6a3b      	ldr	r3, [r7, #32]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80072cc:	69fb      	ldr	r3, [r7, #28]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	4a5f      	ldr	r2, [pc, #380]	; (8007454 <HAL_DMA_IRQHandler+0x1b4>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d04a      	beq.n	8007372 <HAL_DMA_IRQHandler+0xd2>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	4a5d      	ldr	r2, [pc, #372]	; (8007458 <HAL_DMA_IRQHandler+0x1b8>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d045      	beq.n	8007372 <HAL_DMA_IRQHandler+0xd2>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4a5c      	ldr	r2, [pc, #368]	; (800745c <HAL_DMA_IRQHandler+0x1bc>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d040      	beq.n	8007372 <HAL_DMA_IRQHandler+0xd2>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4a5a      	ldr	r2, [pc, #360]	; (8007460 <HAL_DMA_IRQHandler+0x1c0>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d03b      	beq.n	8007372 <HAL_DMA_IRQHandler+0xd2>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4a59      	ldr	r2, [pc, #356]	; (8007464 <HAL_DMA_IRQHandler+0x1c4>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d036      	beq.n	8007372 <HAL_DMA_IRQHandler+0xd2>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	4a57      	ldr	r2, [pc, #348]	; (8007468 <HAL_DMA_IRQHandler+0x1c8>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d031      	beq.n	8007372 <HAL_DMA_IRQHandler+0xd2>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4a56      	ldr	r2, [pc, #344]	; (800746c <HAL_DMA_IRQHandler+0x1cc>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d02c      	beq.n	8007372 <HAL_DMA_IRQHandler+0xd2>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4a54      	ldr	r2, [pc, #336]	; (8007470 <HAL_DMA_IRQHandler+0x1d0>)
 800731e:	4293      	cmp	r3, r2
 8007320:	d027      	beq.n	8007372 <HAL_DMA_IRQHandler+0xd2>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4a53      	ldr	r2, [pc, #332]	; (8007474 <HAL_DMA_IRQHandler+0x1d4>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d022      	beq.n	8007372 <HAL_DMA_IRQHandler+0xd2>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4a51      	ldr	r2, [pc, #324]	; (8007478 <HAL_DMA_IRQHandler+0x1d8>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d01d      	beq.n	8007372 <HAL_DMA_IRQHandler+0xd2>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a50      	ldr	r2, [pc, #320]	; (800747c <HAL_DMA_IRQHandler+0x1dc>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d018      	beq.n	8007372 <HAL_DMA_IRQHandler+0xd2>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a4e      	ldr	r2, [pc, #312]	; (8007480 <HAL_DMA_IRQHandler+0x1e0>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d013      	beq.n	8007372 <HAL_DMA_IRQHandler+0xd2>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a4d      	ldr	r2, [pc, #308]	; (8007484 <HAL_DMA_IRQHandler+0x1e4>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d00e      	beq.n	8007372 <HAL_DMA_IRQHandler+0xd2>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a4b      	ldr	r2, [pc, #300]	; (8007488 <HAL_DMA_IRQHandler+0x1e8>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d009      	beq.n	8007372 <HAL_DMA_IRQHandler+0xd2>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	4a4a      	ldr	r2, [pc, #296]	; (800748c <HAL_DMA_IRQHandler+0x1ec>)
 8007364:	4293      	cmp	r3, r2
 8007366:	d004      	beq.n	8007372 <HAL_DMA_IRQHandler+0xd2>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a48      	ldr	r2, [pc, #288]	; (8007490 <HAL_DMA_IRQHandler+0x1f0>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d101      	bne.n	8007376 <HAL_DMA_IRQHandler+0xd6>
 8007372:	2301      	movs	r3, #1
 8007374:	e000      	b.n	8007378 <HAL_DMA_IRQHandler+0xd8>
 8007376:	2300      	movs	r3, #0
 8007378:	2b00      	cmp	r3, #0
 800737a:	f000 842b 	beq.w	8007bd4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007382:	f003 031f 	and.w	r3, r3, #31
 8007386:	2208      	movs	r2, #8
 8007388:	409a      	lsls	r2, r3
 800738a:	69bb      	ldr	r3, [r7, #24]
 800738c:	4013      	ands	r3, r2
 800738e:	2b00      	cmp	r3, #0
 8007390:	f000 80a2 	beq.w	80074d8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	4a2e      	ldr	r2, [pc, #184]	; (8007454 <HAL_DMA_IRQHandler+0x1b4>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d04a      	beq.n	8007434 <HAL_DMA_IRQHandler+0x194>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	4a2d      	ldr	r2, [pc, #180]	; (8007458 <HAL_DMA_IRQHandler+0x1b8>)
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d045      	beq.n	8007434 <HAL_DMA_IRQHandler+0x194>
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4a2b      	ldr	r2, [pc, #172]	; (800745c <HAL_DMA_IRQHandler+0x1bc>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d040      	beq.n	8007434 <HAL_DMA_IRQHandler+0x194>
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	4a2a      	ldr	r2, [pc, #168]	; (8007460 <HAL_DMA_IRQHandler+0x1c0>)
 80073b8:	4293      	cmp	r3, r2
 80073ba:	d03b      	beq.n	8007434 <HAL_DMA_IRQHandler+0x194>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	4a28      	ldr	r2, [pc, #160]	; (8007464 <HAL_DMA_IRQHandler+0x1c4>)
 80073c2:	4293      	cmp	r3, r2
 80073c4:	d036      	beq.n	8007434 <HAL_DMA_IRQHandler+0x194>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	4a27      	ldr	r2, [pc, #156]	; (8007468 <HAL_DMA_IRQHandler+0x1c8>)
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d031      	beq.n	8007434 <HAL_DMA_IRQHandler+0x194>
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	4a25      	ldr	r2, [pc, #148]	; (800746c <HAL_DMA_IRQHandler+0x1cc>)
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d02c      	beq.n	8007434 <HAL_DMA_IRQHandler+0x194>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4a24      	ldr	r2, [pc, #144]	; (8007470 <HAL_DMA_IRQHandler+0x1d0>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d027      	beq.n	8007434 <HAL_DMA_IRQHandler+0x194>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	4a22      	ldr	r2, [pc, #136]	; (8007474 <HAL_DMA_IRQHandler+0x1d4>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d022      	beq.n	8007434 <HAL_DMA_IRQHandler+0x194>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	4a21      	ldr	r2, [pc, #132]	; (8007478 <HAL_DMA_IRQHandler+0x1d8>)
 80073f4:	4293      	cmp	r3, r2
 80073f6:	d01d      	beq.n	8007434 <HAL_DMA_IRQHandler+0x194>
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	4a1f      	ldr	r2, [pc, #124]	; (800747c <HAL_DMA_IRQHandler+0x1dc>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d018      	beq.n	8007434 <HAL_DMA_IRQHandler+0x194>
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	4a1e      	ldr	r2, [pc, #120]	; (8007480 <HAL_DMA_IRQHandler+0x1e0>)
 8007408:	4293      	cmp	r3, r2
 800740a:	d013      	beq.n	8007434 <HAL_DMA_IRQHandler+0x194>
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	4a1c      	ldr	r2, [pc, #112]	; (8007484 <HAL_DMA_IRQHandler+0x1e4>)
 8007412:	4293      	cmp	r3, r2
 8007414:	d00e      	beq.n	8007434 <HAL_DMA_IRQHandler+0x194>
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4a1b      	ldr	r2, [pc, #108]	; (8007488 <HAL_DMA_IRQHandler+0x1e8>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d009      	beq.n	8007434 <HAL_DMA_IRQHandler+0x194>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	4a19      	ldr	r2, [pc, #100]	; (800748c <HAL_DMA_IRQHandler+0x1ec>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d004      	beq.n	8007434 <HAL_DMA_IRQHandler+0x194>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	4a18      	ldr	r2, [pc, #96]	; (8007490 <HAL_DMA_IRQHandler+0x1f0>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d12f      	bne.n	8007494 <HAL_DMA_IRQHandler+0x1f4>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f003 0304 	and.w	r3, r3, #4
 800743e:	2b00      	cmp	r3, #0
 8007440:	bf14      	ite	ne
 8007442:	2301      	movne	r3, #1
 8007444:	2300      	moveq	r3, #0
 8007446:	b2db      	uxtb	r3, r3
 8007448:	e02e      	b.n	80074a8 <HAL_DMA_IRQHandler+0x208>
 800744a:	bf00      	nop
 800744c:	24000090 	.word	0x24000090
 8007450:	1b4e81b5 	.word	0x1b4e81b5
 8007454:	40020010 	.word	0x40020010
 8007458:	40020028 	.word	0x40020028
 800745c:	40020040 	.word	0x40020040
 8007460:	40020058 	.word	0x40020058
 8007464:	40020070 	.word	0x40020070
 8007468:	40020088 	.word	0x40020088
 800746c:	400200a0 	.word	0x400200a0
 8007470:	400200b8 	.word	0x400200b8
 8007474:	40020410 	.word	0x40020410
 8007478:	40020428 	.word	0x40020428
 800747c:	40020440 	.word	0x40020440
 8007480:	40020458 	.word	0x40020458
 8007484:	40020470 	.word	0x40020470
 8007488:	40020488 	.word	0x40020488
 800748c:	400204a0 	.word	0x400204a0
 8007490:	400204b8 	.word	0x400204b8
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f003 0308 	and.w	r3, r3, #8
 800749e:	2b00      	cmp	r3, #0
 80074a0:	bf14      	ite	ne
 80074a2:	2301      	movne	r3, #1
 80074a4:	2300      	moveq	r3, #0
 80074a6:	b2db      	uxtb	r3, r3
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d015      	beq.n	80074d8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	681a      	ldr	r2, [r3, #0]
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f022 0204 	bic.w	r2, r2, #4
 80074ba:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074c0:	f003 031f 	and.w	r3, r3, #31
 80074c4:	2208      	movs	r2, #8
 80074c6:	409a      	lsls	r2, r3
 80074c8:	6a3b      	ldr	r3, [r7, #32]
 80074ca:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074d0:	f043 0201 	orr.w	r2, r3, #1
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074dc:	f003 031f 	and.w	r3, r3, #31
 80074e0:	69ba      	ldr	r2, [r7, #24]
 80074e2:	fa22 f303 	lsr.w	r3, r2, r3
 80074e6:	f003 0301 	and.w	r3, r3, #1
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d06e      	beq.n	80075cc <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	4a69      	ldr	r2, [pc, #420]	; (8007698 <HAL_DMA_IRQHandler+0x3f8>)
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d04a      	beq.n	800758e <HAL_DMA_IRQHandler+0x2ee>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a67      	ldr	r2, [pc, #412]	; (800769c <HAL_DMA_IRQHandler+0x3fc>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d045      	beq.n	800758e <HAL_DMA_IRQHandler+0x2ee>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	4a66      	ldr	r2, [pc, #408]	; (80076a0 <HAL_DMA_IRQHandler+0x400>)
 8007508:	4293      	cmp	r3, r2
 800750a:	d040      	beq.n	800758e <HAL_DMA_IRQHandler+0x2ee>
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	4a64      	ldr	r2, [pc, #400]	; (80076a4 <HAL_DMA_IRQHandler+0x404>)
 8007512:	4293      	cmp	r3, r2
 8007514:	d03b      	beq.n	800758e <HAL_DMA_IRQHandler+0x2ee>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	4a63      	ldr	r2, [pc, #396]	; (80076a8 <HAL_DMA_IRQHandler+0x408>)
 800751c:	4293      	cmp	r3, r2
 800751e:	d036      	beq.n	800758e <HAL_DMA_IRQHandler+0x2ee>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	4a61      	ldr	r2, [pc, #388]	; (80076ac <HAL_DMA_IRQHandler+0x40c>)
 8007526:	4293      	cmp	r3, r2
 8007528:	d031      	beq.n	800758e <HAL_DMA_IRQHandler+0x2ee>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4a60      	ldr	r2, [pc, #384]	; (80076b0 <HAL_DMA_IRQHandler+0x410>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d02c      	beq.n	800758e <HAL_DMA_IRQHandler+0x2ee>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	4a5e      	ldr	r2, [pc, #376]	; (80076b4 <HAL_DMA_IRQHandler+0x414>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d027      	beq.n	800758e <HAL_DMA_IRQHandler+0x2ee>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	4a5d      	ldr	r2, [pc, #372]	; (80076b8 <HAL_DMA_IRQHandler+0x418>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d022      	beq.n	800758e <HAL_DMA_IRQHandler+0x2ee>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	4a5b      	ldr	r2, [pc, #364]	; (80076bc <HAL_DMA_IRQHandler+0x41c>)
 800754e:	4293      	cmp	r3, r2
 8007550:	d01d      	beq.n	800758e <HAL_DMA_IRQHandler+0x2ee>
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	4a5a      	ldr	r2, [pc, #360]	; (80076c0 <HAL_DMA_IRQHandler+0x420>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d018      	beq.n	800758e <HAL_DMA_IRQHandler+0x2ee>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	4a58      	ldr	r2, [pc, #352]	; (80076c4 <HAL_DMA_IRQHandler+0x424>)
 8007562:	4293      	cmp	r3, r2
 8007564:	d013      	beq.n	800758e <HAL_DMA_IRQHandler+0x2ee>
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	4a57      	ldr	r2, [pc, #348]	; (80076c8 <HAL_DMA_IRQHandler+0x428>)
 800756c:	4293      	cmp	r3, r2
 800756e:	d00e      	beq.n	800758e <HAL_DMA_IRQHandler+0x2ee>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	4a55      	ldr	r2, [pc, #340]	; (80076cc <HAL_DMA_IRQHandler+0x42c>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d009      	beq.n	800758e <HAL_DMA_IRQHandler+0x2ee>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	4a54      	ldr	r2, [pc, #336]	; (80076d0 <HAL_DMA_IRQHandler+0x430>)
 8007580:	4293      	cmp	r3, r2
 8007582:	d004      	beq.n	800758e <HAL_DMA_IRQHandler+0x2ee>
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4a52      	ldr	r2, [pc, #328]	; (80076d4 <HAL_DMA_IRQHandler+0x434>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d10a      	bne.n	80075a4 <HAL_DMA_IRQHandler+0x304>
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	695b      	ldr	r3, [r3, #20]
 8007594:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007598:	2b00      	cmp	r3, #0
 800759a:	bf14      	ite	ne
 800759c:	2301      	movne	r3, #1
 800759e:	2300      	moveq	r3, #0
 80075a0:	b2db      	uxtb	r3, r3
 80075a2:	e003      	b.n	80075ac <HAL_DMA_IRQHandler+0x30c>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	2300      	movs	r3, #0
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d00d      	beq.n	80075cc <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075b4:	f003 031f 	and.w	r3, r3, #31
 80075b8:	2201      	movs	r2, #1
 80075ba:	409a      	lsls	r2, r3
 80075bc:	6a3b      	ldr	r3, [r7, #32]
 80075be:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075c4:	f043 0202 	orr.w	r2, r3, #2
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075d0:	f003 031f 	and.w	r3, r3, #31
 80075d4:	2204      	movs	r2, #4
 80075d6:	409a      	lsls	r2, r3
 80075d8:	69bb      	ldr	r3, [r7, #24]
 80075da:	4013      	ands	r3, r2
 80075dc:	2b00      	cmp	r3, #0
 80075de:	f000 808f 	beq.w	8007700 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	4a2c      	ldr	r2, [pc, #176]	; (8007698 <HAL_DMA_IRQHandler+0x3f8>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d04a      	beq.n	8007682 <HAL_DMA_IRQHandler+0x3e2>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	4a2a      	ldr	r2, [pc, #168]	; (800769c <HAL_DMA_IRQHandler+0x3fc>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d045      	beq.n	8007682 <HAL_DMA_IRQHandler+0x3e2>
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	4a29      	ldr	r2, [pc, #164]	; (80076a0 <HAL_DMA_IRQHandler+0x400>)
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d040      	beq.n	8007682 <HAL_DMA_IRQHandler+0x3e2>
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	4a27      	ldr	r2, [pc, #156]	; (80076a4 <HAL_DMA_IRQHandler+0x404>)
 8007606:	4293      	cmp	r3, r2
 8007608:	d03b      	beq.n	8007682 <HAL_DMA_IRQHandler+0x3e2>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	4a26      	ldr	r2, [pc, #152]	; (80076a8 <HAL_DMA_IRQHandler+0x408>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d036      	beq.n	8007682 <HAL_DMA_IRQHandler+0x3e2>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	4a24      	ldr	r2, [pc, #144]	; (80076ac <HAL_DMA_IRQHandler+0x40c>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d031      	beq.n	8007682 <HAL_DMA_IRQHandler+0x3e2>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	4a23      	ldr	r2, [pc, #140]	; (80076b0 <HAL_DMA_IRQHandler+0x410>)
 8007624:	4293      	cmp	r3, r2
 8007626:	d02c      	beq.n	8007682 <HAL_DMA_IRQHandler+0x3e2>
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	4a21      	ldr	r2, [pc, #132]	; (80076b4 <HAL_DMA_IRQHandler+0x414>)
 800762e:	4293      	cmp	r3, r2
 8007630:	d027      	beq.n	8007682 <HAL_DMA_IRQHandler+0x3e2>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	4a20      	ldr	r2, [pc, #128]	; (80076b8 <HAL_DMA_IRQHandler+0x418>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d022      	beq.n	8007682 <HAL_DMA_IRQHandler+0x3e2>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	4a1e      	ldr	r2, [pc, #120]	; (80076bc <HAL_DMA_IRQHandler+0x41c>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d01d      	beq.n	8007682 <HAL_DMA_IRQHandler+0x3e2>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	4a1d      	ldr	r2, [pc, #116]	; (80076c0 <HAL_DMA_IRQHandler+0x420>)
 800764c:	4293      	cmp	r3, r2
 800764e:	d018      	beq.n	8007682 <HAL_DMA_IRQHandler+0x3e2>
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	4a1b      	ldr	r2, [pc, #108]	; (80076c4 <HAL_DMA_IRQHandler+0x424>)
 8007656:	4293      	cmp	r3, r2
 8007658:	d013      	beq.n	8007682 <HAL_DMA_IRQHandler+0x3e2>
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	4a1a      	ldr	r2, [pc, #104]	; (80076c8 <HAL_DMA_IRQHandler+0x428>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d00e      	beq.n	8007682 <HAL_DMA_IRQHandler+0x3e2>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4a18      	ldr	r2, [pc, #96]	; (80076cc <HAL_DMA_IRQHandler+0x42c>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d009      	beq.n	8007682 <HAL_DMA_IRQHandler+0x3e2>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4a17      	ldr	r2, [pc, #92]	; (80076d0 <HAL_DMA_IRQHandler+0x430>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d004      	beq.n	8007682 <HAL_DMA_IRQHandler+0x3e2>
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4a15      	ldr	r2, [pc, #84]	; (80076d4 <HAL_DMA_IRQHandler+0x434>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d12a      	bne.n	80076d8 <HAL_DMA_IRQHandler+0x438>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f003 0302 	and.w	r3, r3, #2
 800768c:	2b00      	cmp	r3, #0
 800768e:	bf14      	ite	ne
 8007690:	2301      	movne	r3, #1
 8007692:	2300      	moveq	r3, #0
 8007694:	b2db      	uxtb	r3, r3
 8007696:	e023      	b.n	80076e0 <HAL_DMA_IRQHandler+0x440>
 8007698:	40020010 	.word	0x40020010
 800769c:	40020028 	.word	0x40020028
 80076a0:	40020040 	.word	0x40020040
 80076a4:	40020058 	.word	0x40020058
 80076a8:	40020070 	.word	0x40020070
 80076ac:	40020088 	.word	0x40020088
 80076b0:	400200a0 	.word	0x400200a0
 80076b4:	400200b8 	.word	0x400200b8
 80076b8:	40020410 	.word	0x40020410
 80076bc:	40020428 	.word	0x40020428
 80076c0:	40020440 	.word	0x40020440
 80076c4:	40020458 	.word	0x40020458
 80076c8:	40020470 	.word	0x40020470
 80076cc:	40020488 	.word	0x40020488
 80076d0:	400204a0 	.word	0x400204a0
 80076d4:	400204b8 	.word	0x400204b8
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	2300      	movs	r3, #0
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d00d      	beq.n	8007700 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076e8:	f003 031f 	and.w	r3, r3, #31
 80076ec:	2204      	movs	r2, #4
 80076ee:	409a      	lsls	r2, r3
 80076f0:	6a3b      	ldr	r3, [r7, #32]
 80076f2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076f8:	f043 0204 	orr.w	r2, r3, #4
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007704:	f003 031f 	and.w	r3, r3, #31
 8007708:	2210      	movs	r2, #16
 800770a:	409a      	lsls	r2, r3
 800770c:	69bb      	ldr	r3, [r7, #24]
 800770e:	4013      	ands	r3, r2
 8007710:	2b00      	cmp	r3, #0
 8007712:	f000 80a6 	beq.w	8007862 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4a85      	ldr	r2, [pc, #532]	; (8007930 <HAL_DMA_IRQHandler+0x690>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d04a      	beq.n	80077b6 <HAL_DMA_IRQHandler+0x516>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	4a83      	ldr	r2, [pc, #524]	; (8007934 <HAL_DMA_IRQHandler+0x694>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d045      	beq.n	80077b6 <HAL_DMA_IRQHandler+0x516>
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	4a82      	ldr	r2, [pc, #520]	; (8007938 <HAL_DMA_IRQHandler+0x698>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d040      	beq.n	80077b6 <HAL_DMA_IRQHandler+0x516>
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	4a80      	ldr	r2, [pc, #512]	; (800793c <HAL_DMA_IRQHandler+0x69c>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d03b      	beq.n	80077b6 <HAL_DMA_IRQHandler+0x516>
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	4a7f      	ldr	r2, [pc, #508]	; (8007940 <HAL_DMA_IRQHandler+0x6a0>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d036      	beq.n	80077b6 <HAL_DMA_IRQHandler+0x516>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4a7d      	ldr	r2, [pc, #500]	; (8007944 <HAL_DMA_IRQHandler+0x6a4>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d031      	beq.n	80077b6 <HAL_DMA_IRQHandler+0x516>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	4a7c      	ldr	r2, [pc, #496]	; (8007948 <HAL_DMA_IRQHandler+0x6a8>)
 8007758:	4293      	cmp	r3, r2
 800775a:	d02c      	beq.n	80077b6 <HAL_DMA_IRQHandler+0x516>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	4a7a      	ldr	r2, [pc, #488]	; (800794c <HAL_DMA_IRQHandler+0x6ac>)
 8007762:	4293      	cmp	r3, r2
 8007764:	d027      	beq.n	80077b6 <HAL_DMA_IRQHandler+0x516>
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	4a79      	ldr	r2, [pc, #484]	; (8007950 <HAL_DMA_IRQHandler+0x6b0>)
 800776c:	4293      	cmp	r3, r2
 800776e:	d022      	beq.n	80077b6 <HAL_DMA_IRQHandler+0x516>
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	4a77      	ldr	r2, [pc, #476]	; (8007954 <HAL_DMA_IRQHandler+0x6b4>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d01d      	beq.n	80077b6 <HAL_DMA_IRQHandler+0x516>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	4a76      	ldr	r2, [pc, #472]	; (8007958 <HAL_DMA_IRQHandler+0x6b8>)
 8007780:	4293      	cmp	r3, r2
 8007782:	d018      	beq.n	80077b6 <HAL_DMA_IRQHandler+0x516>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	4a74      	ldr	r2, [pc, #464]	; (800795c <HAL_DMA_IRQHandler+0x6bc>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d013      	beq.n	80077b6 <HAL_DMA_IRQHandler+0x516>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	4a73      	ldr	r2, [pc, #460]	; (8007960 <HAL_DMA_IRQHandler+0x6c0>)
 8007794:	4293      	cmp	r3, r2
 8007796:	d00e      	beq.n	80077b6 <HAL_DMA_IRQHandler+0x516>
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	4a71      	ldr	r2, [pc, #452]	; (8007964 <HAL_DMA_IRQHandler+0x6c4>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	d009      	beq.n	80077b6 <HAL_DMA_IRQHandler+0x516>
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	4a70      	ldr	r2, [pc, #448]	; (8007968 <HAL_DMA_IRQHandler+0x6c8>)
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d004      	beq.n	80077b6 <HAL_DMA_IRQHandler+0x516>
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	4a6e      	ldr	r2, [pc, #440]	; (800796c <HAL_DMA_IRQHandler+0x6cc>)
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d10a      	bne.n	80077cc <HAL_DMA_IRQHandler+0x52c>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f003 0308 	and.w	r3, r3, #8
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	bf14      	ite	ne
 80077c4:	2301      	movne	r3, #1
 80077c6:	2300      	moveq	r3, #0
 80077c8:	b2db      	uxtb	r3, r3
 80077ca:	e009      	b.n	80077e0 <HAL_DMA_IRQHandler+0x540>
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f003 0304 	and.w	r3, r3, #4
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	bf14      	ite	ne
 80077da:	2301      	movne	r3, #1
 80077dc:	2300      	moveq	r3, #0
 80077de:	b2db      	uxtb	r3, r3
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d03e      	beq.n	8007862 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80077e8:	f003 031f 	and.w	r3, r3, #31
 80077ec:	2210      	movs	r2, #16
 80077ee:	409a      	lsls	r2, r3
 80077f0:	6a3b      	ldr	r3, [r7, #32]
 80077f2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d018      	beq.n	8007834 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800780c:	2b00      	cmp	r3, #0
 800780e:	d108      	bne.n	8007822 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007814:	2b00      	cmp	r3, #0
 8007816:	d024      	beq.n	8007862 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800781c:	6878      	ldr	r0, [r7, #4]
 800781e:	4798      	blx	r3
 8007820:	e01f      	b.n	8007862 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007826:	2b00      	cmp	r3, #0
 8007828:	d01b      	beq.n	8007862 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	4798      	blx	r3
 8007832:	e016      	b.n	8007862 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800783e:	2b00      	cmp	r3, #0
 8007840:	d107      	bne.n	8007852 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	681a      	ldr	r2, [r3, #0]
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f022 0208 	bic.w	r2, r2, #8
 8007850:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007856:	2b00      	cmp	r3, #0
 8007858:	d003      	beq.n	8007862 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800785e:	6878      	ldr	r0, [r7, #4]
 8007860:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007866:	f003 031f 	and.w	r3, r3, #31
 800786a:	2220      	movs	r2, #32
 800786c:	409a      	lsls	r2, r3
 800786e:	69bb      	ldr	r3, [r7, #24]
 8007870:	4013      	ands	r3, r2
 8007872:	2b00      	cmp	r3, #0
 8007874:	f000 8110 	beq.w	8007a98 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	4a2c      	ldr	r2, [pc, #176]	; (8007930 <HAL_DMA_IRQHandler+0x690>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d04a      	beq.n	8007918 <HAL_DMA_IRQHandler+0x678>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	4a2b      	ldr	r2, [pc, #172]	; (8007934 <HAL_DMA_IRQHandler+0x694>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d045      	beq.n	8007918 <HAL_DMA_IRQHandler+0x678>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4a29      	ldr	r2, [pc, #164]	; (8007938 <HAL_DMA_IRQHandler+0x698>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d040      	beq.n	8007918 <HAL_DMA_IRQHandler+0x678>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	4a28      	ldr	r2, [pc, #160]	; (800793c <HAL_DMA_IRQHandler+0x69c>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d03b      	beq.n	8007918 <HAL_DMA_IRQHandler+0x678>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4a26      	ldr	r2, [pc, #152]	; (8007940 <HAL_DMA_IRQHandler+0x6a0>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d036      	beq.n	8007918 <HAL_DMA_IRQHandler+0x678>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4a25      	ldr	r2, [pc, #148]	; (8007944 <HAL_DMA_IRQHandler+0x6a4>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d031      	beq.n	8007918 <HAL_DMA_IRQHandler+0x678>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4a23      	ldr	r2, [pc, #140]	; (8007948 <HAL_DMA_IRQHandler+0x6a8>)
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d02c      	beq.n	8007918 <HAL_DMA_IRQHandler+0x678>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4a22      	ldr	r2, [pc, #136]	; (800794c <HAL_DMA_IRQHandler+0x6ac>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d027      	beq.n	8007918 <HAL_DMA_IRQHandler+0x678>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4a20      	ldr	r2, [pc, #128]	; (8007950 <HAL_DMA_IRQHandler+0x6b0>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d022      	beq.n	8007918 <HAL_DMA_IRQHandler+0x678>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4a1f      	ldr	r2, [pc, #124]	; (8007954 <HAL_DMA_IRQHandler+0x6b4>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d01d      	beq.n	8007918 <HAL_DMA_IRQHandler+0x678>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	4a1d      	ldr	r2, [pc, #116]	; (8007958 <HAL_DMA_IRQHandler+0x6b8>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d018      	beq.n	8007918 <HAL_DMA_IRQHandler+0x678>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	4a1c      	ldr	r2, [pc, #112]	; (800795c <HAL_DMA_IRQHandler+0x6bc>)
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d013      	beq.n	8007918 <HAL_DMA_IRQHandler+0x678>
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4a1a      	ldr	r2, [pc, #104]	; (8007960 <HAL_DMA_IRQHandler+0x6c0>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d00e      	beq.n	8007918 <HAL_DMA_IRQHandler+0x678>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	4a19      	ldr	r2, [pc, #100]	; (8007964 <HAL_DMA_IRQHandler+0x6c4>)
 8007900:	4293      	cmp	r3, r2
 8007902:	d009      	beq.n	8007918 <HAL_DMA_IRQHandler+0x678>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4a17      	ldr	r2, [pc, #92]	; (8007968 <HAL_DMA_IRQHandler+0x6c8>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d004      	beq.n	8007918 <HAL_DMA_IRQHandler+0x678>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4a16      	ldr	r2, [pc, #88]	; (800796c <HAL_DMA_IRQHandler+0x6cc>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d12b      	bne.n	8007970 <HAL_DMA_IRQHandler+0x6d0>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f003 0310 	and.w	r3, r3, #16
 8007922:	2b00      	cmp	r3, #0
 8007924:	bf14      	ite	ne
 8007926:	2301      	movne	r3, #1
 8007928:	2300      	moveq	r3, #0
 800792a:	b2db      	uxtb	r3, r3
 800792c:	e02a      	b.n	8007984 <HAL_DMA_IRQHandler+0x6e4>
 800792e:	bf00      	nop
 8007930:	40020010 	.word	0x40020010
 8007934:	40020028 	.word	0x40020028
 8007938:	40020040 	.word	0x40020040
 800793c:	40020058 	.word	0x40020058
 8007940:	40020070 	.word	0x40020070
 8007944:	40020088 	.word	0x40020088
 8007948:	400200a0 	.word	0x400200a0
 800794c:	400200b8 	.word	0x400200b8
 8007950:	40020410 	.word	0x40020410
 8007954:	40020428 	.word	0x40020428
 8007958:	40020440 	.word	0x40020440
 800795c:	40020458 	.word	0x40020458
 8007960:	40020470 	.word	0x40020470
 8007964:	40020488 	.word	0x40020488
 8007968:	400204a0 	.word	0x400204a0
 800796c:	400204b8 	.word	0x400204b8
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	f003 0302 	and.w	r3, r3, #2
 800797a:	2b00      	cmp	r3, #0
 800797c:	bf14      	ite	ne
 800797e:	2301      	movne	r3, #1
 8007980:	2300      	moveq	r3, #0
 8007982:	b2db      	uxtb	r3, r3
 8007984:	2b00      	cmp	r3, #0
 8007986:	f000 8087 	beq.w	8007a98 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800798e:	f003 031f 	and.w	r3, r3, #31
 8007992:	2220      	movs	r2, #32
 8007994:	409a      	lsls	r2, r3
 8007996:	6a3b      	ldr	r3, [r7, #32]
 8007998:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80079a0:	b2db      	uxtb	r3, r3
 80079a2:	2b04      	cmp	r3, #4
 80079a4:	d139      	bne.n	8007a1a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	681a      	ldr	r2, [r3, #0]
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f022 0216 	bic.w	r2, r2, #22
 80079b4:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	695a      	ldr	r2, [r3, #20]
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80079c4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d103      	bne.n	80079d6 <HAL_DMA_IRQHandler+0x736>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d007      	beq.n	80079e6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	681a      	ldr	r2, [r3, #0]
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f022 0208 	bic.w	r2, r2, #8
 80079e4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80079ea:	f003 031f 	and.w	r3, r3, #31
 80079ee:	223f      	movs	r2, #63	; 0x3f
 80079f0:	409a      	lsls	r2, r3
 80079f2:	6a3b      	ldr	r3, [r7, #32]
 80079f4:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2201      	movs	r2, #1
 80079fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2200      	movs	r2, #0
 8007a02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	f000 834a 	beq.w	80080a4 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a14:	6878      	ldr	r0, [r7, #4]
 8007a16:	4798      	blx	r3
          }
          return;
 8007a18:	e344      	b.n	80080a4 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d018      	beq.n	8007a5a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d108      	bne.n	8007a48 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d02c      	beq.n	8007a98 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	4798      	blx	r3
 8007a46:	e027      	b.n	8007a98 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d023      	beq.n	8007a98 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a54:	6878      	ldr	r0, [r7, #4]
 8007a56:	4798      	blx	r3
 8007a58:	e01e      	b.n	8007a98 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d10f      	bne.n	8007a88 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	681a      	ldr	r2, [r3, #0]
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f022 0210 	bic.w	r2, r2, #16
 8007a76:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2200      	movs	r2, #0
 8007a84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d003      	beq.n	8007a98 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a94:	6878      	ldr	r0, [r7, #4]
 8007a96:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	f000 8306 	beq.w	80080ae <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007aa6:	f003 0301 	and.w	r3, r3, #1
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	f000 8088 	beq.w	8007bc0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2204      	movs	r2, #4
 8007ab4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	4a7a      	ldr	r2, [pc, #488]	; (8007ca8 <HAL_DMA_IRQHandler+0xa08>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d04a      	beq.n	8007b58 <HAL_DMA_IRQHandler+0x8b8>
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	4a79      	ldr	r2, [pc, #484]	; (8007cac <HAL_DMA_IRQHandler+0xa0c>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d045      	beq.n	8007b58 <HAL_DMA_IRQHandler+0x8b8>
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	4a77      	ldr	r2, [pc, #476]	; (8007cb0 <HAL_DMA_IRQHandler+0xa10>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d040      	beq.n	8007b58 <HAL_DMA_IRQHandler+0x8b8>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	4a76      	ldr	r2, [pc, #472]	; (8007cb4 <HAL_DMA_IRQHandler+0xa14>)
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d03b      	beq.n	8007b58 <HAL_DMA_IRQHandler+0x8b8>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	4a74      	ldr	r2, [pc, #464]	; (8007cb8 <HAL_DMA_IRQHandler+0xa18>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d036      	beq.n	8007b58 <HAL_DMA_IRQHandler+0x8b8>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	4a73      	ldr	r2, [pc, #460]	; (8007cbc <HAL_DMA_IRQHandler+0xa1c>)
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d031      	beq.n	8007b58 <HAL_DMA_IRQHandler+0x8b8>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	4a71      	ldr	r2, [pc, #452]	; (8007cc0 <HAL_DMA_IRQHandler+0xa20>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d02c      	beq.n	8007b58 <HAL_DMA_IRQHandler+0x8b8>
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4a70      	ldr	r2, [pc, #448]	; (8007cc4 <HAL_DMA_IRQHandler+0xa24>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d027      	beq.n	8007b58 <HAL_DMA_IRQHandler+0x8b8>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4a6e      	ldr	r2, [pc, #440]	; (8007cc8 <HAL_DMA_IRQHandler+0xa28>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d022      	beq.n	8007b58 <HAL_DMA_IRQHandler+0x8b8>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	4a6d      	ldr	r2, [pc, #436]	; (8007ccc <HAL_DMA_IRQHandler+0xa2c>)
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	d01d      	beq.n	8007b58 <HAL_DMA_IRQHandler+0x8b8>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4a6b      	ldr	r2, [pc, #428]	; (8007cd0 <HAL_DMA_IRQHandler+0xa30>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d018      	beq.n	8007b58 <HAL_DMA_IRQHandler+0x8b8>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	4a6a      	ldr	r2, [pc, #424]	; (8007cd4 <HAL_DMA_IRQHandler+0xa34>)
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	d013      	beq.n	8007b58 <HAL_DMA_IRQHandler+0x8b8>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	4a68      	ldr	r2, [pc, #416]	; (8007cd8 <HAL_DMA_IRQHandler+0xa38>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d00e      	beq.n	8007b58 <HAL_DMA_IRQHandler+0x8b8>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	4a67      	ldr	r2, [pc, #412]	; (8007cdc <HAL_DMA_IRQHandler+0xa3c>)
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d009      	beq.n	8007b58 <HAL_DMA_IRQHandler+0x8b8>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	4a65      	ldr	r2, [pc, #404]	; (8007ce0 <HAL_DMA_IRQHandler+0xa40>)
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	d004      	beq.n	8007b58 <HAL_DMA_IRQHandler+0x8b8>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4a64      	ldr	r2, [pc, #400]	; (8007ce4 <HAL_DMA_IRQHandler+0xa44>)
 8007b54:	4293      	cmp	r3, r2
 8007b56:	d108      	bne.n	8007b6a <HAL_DMA_IRQHandler+0x8ca>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	681a      	ldr	r2, [r3, #0]
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f022 0201 	bic.w	r2, r2, #1
 8007b66:	601a      	str	r2, [r3, #0]
 8007b68:	e007      	b.n	8007b7a <HAL_DMA_IRQHandler+0x8da>
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	681a      	ldr	r2, [r3, #0]
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	f022 0201 	bic.w	r2, r2, #1
 8007b78:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	3301      	adds	r3, #1
 8007b7e:	60fb      	str	r3, [r7, #12]
 8007b80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b82:	429a      	cmp	r2, r3
 8007b84:	d307      	bcc.n	8007b96 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	f003 0301 	and.w	r3, r3, #1
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d1f2      	bne.n	8007b7a <HAL_DMA_IRQHandler+0x8da>
 8007b94:	e000      	b.n	8007b98 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8007b96:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f003 0301 	and.w	r3, r3, #1
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d004      	beq.n	8007bb0 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2203      	movs	r2, #3
 8007baa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8007bae:	e003      	b.n	8007bb8 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2201      	movs	r2, #1
 8007bb4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2200      	movs	r2, #0
 8007bbc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	f000 8272 	beq.w	80080ae <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007bce:	6878      	ldr	r0, [r7, #4]
 8007bd0:	4798      	blx	r3
 8007bd2:	e26c      	b.n	80080ae <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	4a43      	ldr	r2, [pc, #268]	; (8007ce8 <HAL_DMA_IRQHandler+0xa48>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d022      	beq.n	8007c24 <HAL_DMA_IRQHandler+0x984>
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	4a42      	ldr	r2, [pc, #264]	; (8007cec <HAL_DMA_IRQHandler+0xa4c>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d01d      	beq.n	8007c24 <HAL_DMA_IRQHandler+0x984>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	4a40      	ldr	r2, [pc, #256]	; (8007cf0 <HAL_DMA_IRQHandler+0xa50>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d018      	beq.n	8007c24 <HAL_DMA_IRQHandler+0x984>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	4a3f      	ldr	r2, [pc, #252]	; (8007cf4 <HAL_DMA_IRQHandler+0xa54>)
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	d013      	beq.n	8007c24 <HAL_DMA_IRQHandler+0x984>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	4a3d      	ldr	r2, [pc, #244]	; (8007cf8 <HAL_DMA_IRQHandler+0xa58>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d00e      	beq.n	8007c24 <HAL_DMA_IRQHandler+0x984>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	4a3c      	ldr	r2, [pc, #240]	; (8007cfc <HAL_DMA_IRQHandler+0xa5c>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d009      	beq.n	8007c24 <HAL_DMA_IRQHandler+0x984>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4a3a      	ldr	r2, [pc, #232]	; (8007d00 <HAL_DMA_IRQHandler+0xa60>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d004      	beq.n	8007c24 <HAL_DMA_IRQHandler+0x984>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	4a39      	ldr	r2, [pc, #228]	; (8007d04 <HAL_DMA_IRQHandler+0xa64>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d101      	bne.n	8007c28 <HAL_DMA_IRQHandler+0x988>
 8007c24:	2301      	movs	r3, #1
 8007c26:	e000      	b.n	8007c2a <HAL_DMA_IRQHandler+0x98a>
 8007c28:	2300      	movs	r3, #0
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	f000 823f 	beq.w	80080ae <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c3c:	f003 031f 	and.w	r3, r3, #31
 8007c40:	2204      	movs	r2, #4
 8007c42:	409a      	lsls	r2, r3
 8007c44:	697b      	ldr	r3, [r7, #20]
 8007c46:	4013      	ands	r3, r2
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	f000 80cd 	beq.w	8007de8 <HAL_DMA_IRQHandler+0xb48>
 8007c4e:	693b      	ldr	r3, [r7, #16]
 8007c50:	f003 0304 	and.w	r3, r3, #4
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	f000 80c7 	beq.w	8007de8 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c5e:	f003 031f 	and.w	r3, r3, #31
 8007c62:	2204      	movs	r2, #4
 8007c64:	409a      	lsls	r2, r3
 8007c66:	69fb      	ldr	r3, [r7, #28]
 8007c68:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007c6a:	693b      	ldr	r3, [r7, #16]
 8007c6c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d049      	beq.n	8007d08 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007c74:	693b      	ldr	r3, [r7, #16]
 8007c76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d109      	bne.n	8007c92 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	f000 8210 	beq.w	80080a8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c8c:	6878      	ldr	r0, [r7, #4]
 8007c8e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007c90:	e20a      	b.n	80080a8 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	f000 8206 	beq.w	80080a8 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ca0:	6878      	ldr	r0, [r7, #4]
 8007ca2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007ca4:	e200      	b.n	80080a8 <HAL_DMA_IRQHandler+0xe08>
 8007ca6:	bf00      	nop
 8007ca8:	40020010 	.word	0x40020010
 8007cac:	40020028 	.word	0x40020028
 8007cb0:	40020040 	.word	0x40020040
 8007cb4:	40020058 	.word	0x40020058
 8007cb8:	40020070 	.word	0x40020070
 8007cbc:	40020088 	.word	0x40020088
 8007cc0:	400200a0 	.word	0x400200a0
 8007cc4:	400200b8 	.word	0x400200b8
 8007cc8:	40020410 	.word	0x40020410
 8007ccc:	40020428 	.word	0x40020428
 8007cd0:	40020440 	.word	0x40020440
 8007cd4:	40020458 	.word	0x40020458
 8007cd8:	40020470 	.word	0x40020470
 8007cdc:	40020488 	.word	0x40020488
 8007ce0:	400204a0 	.word	0x400204a0
 8007ce4:	400204b8 	.word	0x400204b8
 8007ce8:	58025408 	.word	0x58025408
 8007cec:	5802541c 	.word	0x5802541c
 8007cf0:	58025430 	.word	0x58025430
 8007cf4:	58025444 	.word	0x58025444
 8007cf8:	58025458 	.word	0x58025458
 8007cfc:	5802546c 	.word	0x5802546c
 8007d00:	58025480 	.word	0x58025480
 8007d04:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007d08:	693b      	ldr	r3, [r7, #16]
 8007d0a:	f003 0320 	and.w	r3, r3, #32
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d160      	bne.n	8007dd4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	4a7f      	ldr	r2, [pc, #508]	; (8007f14 <HAL_DMA_IRQHandler+0xc74>)
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d04a      	beq.n	8007db2 <HAL_DMA_IRQHandler+0xb12>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4a7d      	ldr	r2, [pc, #500]	; (8007f18 <HAL_DMA_IRQHandler+0xc78>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d045      	beq.n	8007db2 <HAL_DMA_IRQHandler+0xb12>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a7c      	ldr	r2, [pc, #496]	; (8007f1c <HAL_DMA_IRQHandler+0xc7c>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d040      	beq.n	8007db2 <HAL_DMA_IRQHandler+0xb12>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	4a7a      	ldr	r2, [pc, #488]	; (8007f20 <HAL_DMA_IRQHandler+0xc80>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d03b      	beq.n	8007db2 <HAL_DMA_IRQHandler+0xb12>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	4a79      	ldr	r2, [pc, #484]	; (8007f24 <HAL_DMA_IRQHandler+0xc84>)
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d036      	beq.n	8007db2 <HAL_DMA_IRQHandler+0xb12>
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	4a77      	ldr	r2, [pc, #476]	; (8007f28 <HAL_DMA_IRQHandler+0xc88>)
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	d031      	beq.n	8007db2 <HAL_DMA_IRQHandler+0xb12>
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	4a76      	ldr	r2, [pc, #472]	; (8007f2c <HAL_DMA_IRQHandler+0xc8c>)
 8007d54:	4293      	cmp	r3, r2
 8007d56:	d02c      	beq.n	8007db2 <HAL_DMA_IRQHandler+0xb12>
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	4a74      	ldr	r2, [pc, #464]	; (8007f30 <HAL_DMA_IRQHandler+0xc90>)
 8007d5e:	4293      	cmp	r3, r2
 8007d60:	d027      	beq.n	8007db2 <HAL_DMA_IRQHandler+0xb12>
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	4a73      	ldr	r2, [pc, #460]	; (8007f34 <HAL_DMA_IRQHandler+0xc94>)
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d022      	beq.n	8007db2 <HAL_DMA_IRQHandler+0xb12>
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	4a71      	ldr	r2, [pc, #452]	; (8007f38 <HAL_DMA_IRQHandler+0xc98>)
 8007d72:	4293      	cmp	r3, r2
 8007d74:	d01d      	beq.n	8007db2 <HAL_DMA_IRQHandler+0xb12>
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	4a70      	ldr	r2, [pc, #448]	; (8007f3c <HAL_DMA_IRQHandler+0xc9c>)
 8007d7c:	4293      	cmp	r3, r2
 8007d7e:	d018      	beq.n	8007db2 <HAL_DMA_IRQHandler+0xb12>
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	4a6e      	ldr	r2, [pc, #440]	; (8007f40 <HAL_DMA_IRQHandler+0xca0>)
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d013      	beq.n	8007db2 <HAL_DMA_IRQHandler+0xb12>
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	4a6d      	ldr	r2, [pc, #436]	; (8007f44 <HAL_DMA_IRQHandler+0xca4>)
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d00e      	beq.n	8007db2 <HAL_DMA_IRQHandler+0xb12>
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	4a6b      	ldr	r2, [pc, #428]	; (8007f48 <HAL_DMA_IRQHandler+0xca8>)
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d009      	beq.n	8007db2 <HAL_DMA_IRQHandler+0xb12>
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4a6a      	ldr	r2, [pc, #424]	; (8007f4c <HAL_DMA_IRQHandler+0xcac>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d004      	beq.n	8007db2 <HAL_DMA_IRQHandler+0xb12>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	4a68      	ldr	r2, [pc, #416]	; (8007f50 <HAL_DMA_IRQHandler+0xcb0>)
 8007dae:	4293      	cmp	r3, r2
 8007db0:	d108      	bne.n	8007dc4 <HAL_DMA_IRQHandler+0xb24>
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	681a      	ldr	r2, [r3, #0]
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f022 0208 	bic.w	r2, r2, #8
 8007dc0:	601a      	str	r2, [r3, #0]
 8007dc2:	e007      	b.n	8007dd4 <HAL_DMA_IRQHandler+0xb34>
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	681a      	ldr	r2, [r3, #0]
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f022 0204 	bic.w	r2, r2, #4
 8007dd2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	f000 8165 	beq.w	80080a8 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007de2:	6878      	ldr	r0, [r7, #4]
 8007de4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007de6:	e15f      	b.n	80080a8 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007dec:	f003 031f 	and.w	r3, r3, #31
 8007df0:	2202      	movs	r2, #2
 8007df2:	409a      	lsls	r2, r3
 8007df4:	697b      	ldr	r3, [r7, #20]
 8007df6:	4013      	ands	r3, r2
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	f000 80c5 	beq.w	8007f88 <HAL_DMA_IRQHandler+0xce8>
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	f003 0302 	and.w	r3, r3, #2
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	f000 80bf 	beq.w	8007f88 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e0e:	f003 031f 	and.w	r3, r3, #31
 8007e12:	2202      	movs	r2, #2
 8007e14:	409a      	lsls	r2, r3
 8007e16:	69fb      	ldr	r3, [r7, #28]
 8007e18:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007e1a:	693b      	ldr	r3, [r7, #16]
 8007e1c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d018      	beq.n	8007e56 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007e24:	693b      	ldr	r3, [r7, #16]
 8007e26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d109      	bne.n	8007e42 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	f000 813a 	beq.w	80080ac <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e3c:	6878      	ldr	r0, [r7, #4]
 8007e3e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007e40:	e134      	b.n	80080ac <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	f000 8130 	beq.w	80080ac <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e50:	6878      	ldr	r0, [r7, #4]
 8007e52:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007e54:	e12a      	b.n	80080ac <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	f003 0320 	and.w	r3, r3, #32
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	f040 8089 	bne.w	8007f74 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	4a2b      	ldr	r2, [pc, #172]	; (8007f14 <HAL_DMA_IRQHandler+0xc74>)
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	d04a      	beq.n	8007f02 <HAL_DMA_IRQHandler+0xc62>
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	4a29      	ldr	r2, [pc, #164]	; (8007f18 <HAL_DMA_IRQHandler+0xc78>)
 8007e72:	4293      	cmp	r3, r2
 8007e74:	d045      	beq.n	8007f02 <HAL_DMA_IRQHandler+0xc62>
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	4a28      	ldr	r2, [pc, #160]	; (8007f1c <HAL_DMA_IRQHandler+0xc7c>)
 8007e7c:	4293      	cmp	r3, r2
 8007e7e:	d040      	beq.n	8007f02 <HAL_DMA_IRQHandler+0xc62>
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	4a26      	ldr	r2, [pc, #152]	; (8007f20 <HAL_DMA_IRQHandler+0xc80>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d03b      	beq.n	8007f02 <HAL_DMA_IRQHandler+0xc62>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	4a25      	ldr	r2, [pc, #148]	; (8007f24 <HAL_DMA_IRQHandler+0xc84>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d036      	beq.n	8007f02 <HAL_DMA_IRQHandler+0xc62>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	4a23      	ldr	r2, [pc, #140]	; (8007f28 <HAL_DMA_IRQHandler+0xc88>)
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d031      	beq.n	8007f02 <HAL_DMA_IRQHandler+0xc62>
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	4a22      	ldr	r2, [pc, #136]	; (8007f2c <HAL_DMA_IRQHandler+0xc8c>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d02c      	beq.n	8007f02 <HAL_DMA_IRQHandler+0xc62>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	4a20      	ldr	r2, [pc, #128]	; (8007f30 <HAL_DMA_IRQHandler+0xc90>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d027      	beq.n	8007f02 <HAL_DMA_IRQHandler+0xc62>
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	4a1f      	ldr	r2, [pc, #124]	; (8007f34 <HAL_DMA_IRQHandler+0xc94>)
 8007eb8:	4293      	cmp	r3, r2
 8007eba:	d022      	beq.n	8007f02 <HAL_DMA_IRQHandler+0xc62>
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4a1d      	ldr	r2, [pc, #116]	; (8007f38 <HAL_DMA_IRQHandler+0xc98>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d01d      	beq.n	8007f02 <HAL_DMA_IRQHandler+0xc62>
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	4a1c      	ldr	r2, [pc, #112]	; (8007f3c <HAL_DMA_IRQHandler+0xc9c>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d018      	beq.n	8007f02 <HAL_DMA_IRQHandler+0xc62>
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	4a1a      	ldr	r2, [pc, #104]	; (8007f40 <HAL_DMA_IRQHandler+0xca0>)
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d013      	beq.n	8007f02 <HAL_DMA_IRQHandler+0xc62>
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4a19      	ldr	r2, [pc, #100]	; (8007f44 <HAL_DMA_IRQHandler+0xca4>)
 8007ee0:	4293      	cmp	r3, r2
 8007ee2:	d00e      	beq.n	8007f02 <HAL_DMA_IRQHandler+0xc62>
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4a17      	ldr	r2, [pc, #92]	; (8007f48 <HAL_DMA_IRQHandler+0xca8>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d009      	beq.n	8007f02 <HAL_DMA_IRQHandler+0xc62>
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	4a16      	ldr	r2, [pc, #88]	; (8007f4c <HAL_DMA_IRQHandler+0xcac>)
 8007ef4:	4293      	cmp	r3, r2
 8007ef6:	d004      	beq.n	8007f02 <HAL_DMA_IRQHandler+0xc62>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	4a14      	ldr	r2, [pc, #80]	; (8007f50 <HAL_DMA_IRQHandler+0xcb0>)
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d128      	bne.n	8007f54 <HAL_DMA_IRQHandler+0xcb4>
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	681a      	ldr	r2, [r3, #0]
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f022 0214 	bic.w	r2, r2, #20
 8007f10:	601a      	str	r2, [r3, #0]
 8007f12:	e027      	b.n	8007f64 <HAL_DMA_IRQHandler+0xcc4>
 8007f14:	40020010 	.word	0x40020010
 8007f18:	40020028 	.word	0x40020028
 8007f1c:	40020040 	.word	0x40020040
 8007f20:	40020058 	.word	0x40020058
 8007f24:	40020070 	.word	0x40020070
 8007f28:	40020088 	.word	0x40020088
 8007f2c:	400200a0 	.word	0x400200a0
 8007f30:	400200b8 	.word	0x400200b8
 8007f34:	40020410 	.word	0x40020410
 8007f38:	40020428 	.word	0x40020428
 8007f3c:	40020440 	.word	0x40020440
 8007f40:	40020458 	.word	0x40020458
 8007f44:	40020470 	.word	0x40020470
 8007f48:	40020488 	.word	0x40020488
 8007f4c:	400204a0 	.word	0x400204a0
 8007f50:	400204b8 	.word	0x400204b8
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	681a      	ldr	r2, [r3, #0]
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f022 020a 	bic.w	r2, r2, #10
 8007f62:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2201      	movs	r2, #1
 8007f68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2200      	movs	r2, #0
 8007f70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	f000 8097 	beq.w	80080ac <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007f86:	e091      	b.n	80080ac <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f8c:	f003 031f 	and.w	r3, r3, #31
 8007f90:	2208      	movs	r2, #8
 8007f92:	409a      	lsls	r2, r3
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	4013      	ands	r3, r2
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	f000 8088 	beq.w	80080ae <HAL_DMA_IRQHandler+0xe0e>
 8007f9e:	693b      	ldr	r3, [r7, #16]
 8007fa0:	f003 0308 	and.w	r3, r3, #8
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	f000 8082 	beq.w	80080ae <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	4a41      	ldr	r2, [pc, #260]	; (80080b4 <HAL_DMA_IRQHandler+0xe14>)
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	d04a      	beq.n	800804a <HAL_DMA_IRQHandler+0xdaa>
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4a3f      	ldr	r2, [pc, #252]	; (80080b8 <HAL_DMA_IRQHandler+0xe18>)
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	d045      	beq.n	800804a <HAL_DMA_IRQHandler+0xdaa>
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	4a3e      	ldr	r2, [pc, #248]	; (80080bc <HAL_DMA_IRQHandler+0xe1c>)
 8007fc4:	4293      	cmp	r3, r2
 8007fc6:	d040      	beq.n	800804a <HAL_DMA_IRQHandler+0xdaa>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	4a3c      	ldr	r2, [pc, #240]	; (80080c0 <HAL_DMA_IRQHandler+0xe20>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d03b      	beq.n	800804a <HAL_DMA_IRQHandler+0xdaa>
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	4a3b      	ldr	r2, [pc, #236]	; (80080c4 <HAL_DMA_IRQHandler+0xe24>)
 8007fd8:	4293      	cmp	r3, r2
 8007fda:	d036      	beq.n	800804a <HAL_DMA_IRQHandler+0xdaa>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	4a39      	ldr	r2, [pc, #228]	; (80080c8 <HAL_DMA_IRQHandler+0xe28>)
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d031      	beq.n	800804a <HAL_DMA_IRQHandler+0xdaa>
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	4a38      	ldr	r2, [pc, #224]	; (80080cc <HAL_DMA_IRQHandler+0xe2c>)
 8007fec:	4293      	cmp	r3, r2
 8007fee:	d02c      	beq.n	800804a <HAL_DMA_IRQHandler+0xdaa>
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	4a36      	ldr	r2, [pc, #216]	; (80080d0 <HAL_DMA_IRQHandler+0xe30>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d027      	beq.n	800804a <HAL_DMA_IRQHandler+0xdaa>
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	4a35      	ldr	r2, [pc, #212]	; (80080d4 <HAL_DMA_IRQHandler+0xe34>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d022      	beq.n	800804a <HAL_DMA_IRQHandler+0xdaa>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	4a33      	ldr	r2, [pc, #204]	; (80080d8 <HAL_DMA_IRQHandler+0xe38>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d01d      	beq.n	800804a <HAL_DMA_IRQHandler+0xdaa>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	4a32      	ldr	r2, [pc, #200]	; (80080dc <HAL_DMA_IRQHandler+0xe3c>)
 8008014:	4293      	cmp	r3, r2
 8008016:	d018      	beq.n	800804a <HAL_DMA_IRQHandler+0xdaa>
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	4a30      	ldr	r2, [pc, #192]	; (80080e0 <HAL_DMA_IRQHandler+0xe40>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d013      	beq.n	800804a <HAL_DMA_IRQHandler+0xdaa>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	4a2f      	ldr	r2, [pc, #188]	; (80080e4 <HAL_DMA_IRQHandler+0xe44>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d00e      	beq.n	800804a <HAL_DMA_IRQHandler+0xdaa>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a2d      	ldr	r2, [pc, #180]	; (80080e8 <HAL_DMA_IRQHandler+0xe48>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d009      	beq.n	800804a <HAL_DMA_IRQHandler+0xdaa>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	4a2c      	ldr	r2, [pc, #176]	; (80080ec <HAL_DMA_IRQHandler+0xe4c>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d004      	beq.n	800804a <HAL_DMA_IRQHandler+0xdaa>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	4a2a      	ldr	r2, [pc, #168]	; (80080f0 <HAL_DMA_IRQHandler+0xe50>)
 8008046:	4293      	cmp	r3, r2
 8008048:	d108      	bne.n	800805c <HAL_DMA_IRQHandler+0xdbc>
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	681a      	ldr	r2, [r3, #0]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f022 021c 	bic.w	r2, r2, #28
 8008058:	601a      	str	r2, [r3, #0]
 800805a:	e007      	b.n	800806c <HAL_DMA_IRQHandler+0xdcc>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	681a      	ldr	r2, [r3, #0]
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f022 020e 	bic.w	r2, r2, #14
 800806a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008070:	f003 031f 	and.w	r3, r3, #31
 8008074:	2201      	movs	r2, #1
 8008076:	409a      	lsls	r2, r3
 8008078:	69fb      	ldr	r3, [r7, #28]
 800807a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2201      	movs	r2, #1
 8008080:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2201      	movs	r2, #1
 8008086:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2200      	movs	r2, #0
 800808e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008096:	2b00      	cmp	r3, #0
 8008098:	d009      	beq.n	80080ae <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	4798      	blx	r3
 80080a2:	e004      	b.n	80080ae <HAL_DMA_IRQHandler+0xe0e>
          return;
 80080a4:	bf00      	nop
 80080a6:	e002      	b.n	80080ae <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80080a8:	bf00      	nop
 80080aa:	e000      	b.n	80080ae <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80080ac:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80080ae:	3728      	adds	r7, #40	; 0x28
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bd80      	pop	{r7, pc}
 80080b4:	40020010 	.word	0x40020010
 80080b8:	40020028 	.word	0x40020028
 80080bc:	40020040 	.word	0x40020040
 80080c0:	40020058 	.word	0x40020058
 80080c4:	40020070 	.word	0x40020070
 80080c8:	40020088 	.word	0x40020088
 80080cc:	400200a0 	.word	0x400200a0
 80080d0:	400200b8 	.word	0x400200b8
 80080d4:	40020410 	.word	0x40020410
 80080d8:	40020428 	.word	0x40020428
 80080dc:	40020440 	.word	0x40020440
 80080e0:	40020458 	.word	0x40020458
 80080e4:	40020470 	.word	0x40020470
 80080e8:	40020488 	.word	0x40020488
 80080ec:	400204a0 	.word	0x400204a0
 80080f0:	400204b8 	.word	0x400204b8

080080f4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80080f4:	b480      	push	{r7}
 80080f6:	b087      	sub	sp, #28
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	60f8      	str	r0, [r7, #12]
 80080fc:	60b9      	str	r1, [r7, #8]
 80080fe:	607a      	str	r2, [r7, #4]
 8008100:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008106:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800810c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	4a7f      	ldr	r2, [pc, #508]	; (8008310 <DMA_SetConfig+0x21c>)
 8008114:	4293      	cmp	r3, r2
 8008116:	d072      	beq.n	80081fe <DMA_SetConfig+0x10a>
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	4a7d      	ldr	r2, [pc, #500]	; (8008314 <DMA_SetConfig+0x220>)
 800811e:	4293      	cmp	r3, r2
 8008120:	d06d      	beq.n	80081fe <DMA_SetConfig+0x10a>
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	4a7c      	ldr	r2, [pc, #496]	; (8008318 <DMA_SetConfig+0x224>)
 8008128:	4293      	cmp	r3, r2
 800812a:	d068      	beq.n	80081fe <DMA_SetConfig+0x10a>
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	4a7a      	ldr	r2, [pc, #488]	; (800831c <DMA_SetConfig+0x228>)
 8008132:	4293      	cmp	r3, r2
 8008134:	d063      	beq.n	80081fe <DMA_SetConfig+0x10a>
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	4a79      	ldr	r2, [pc, #484]	; (8008320 <DMA_SetConfig+0x22c>)
 800813c:	4293      	cmp	r3, r2
 800813e:	d05e      	beq.n	80081fe <DMA_SetConfig+0x10a>
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	4a77      	ldr	r2, [pc, #476]	; (8008324 <DMA_SetConfig+0x230>)
 8008146:	4293      	cmp	r3, r2
 8008148:	d059      	beq.n	80081fe <DMA_SetConfig+0x10a>
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	4a76      	ldr	r2, [pc, #472]	; (8008328 <DMA_SetConfig+0x234>)
 8008150:	4293      	cmp	r3, r2
 8008152:	d054      	beq.n	80081fe <DMA_SetConfig+0x10a>
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	4a74      	ldr	r2, [pc, #464]	; (800832c <DMA_SetConfig+0x238>)
 800815a:	4293      	cmp	r3, r2
 800815c:	d04f      	beq.n	80081fe <DMA_SetConfig+0x10a>
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	4a73      	ldr	r2, [pc, #460]	; (8008330 <DMA_SetConfig+0x23c>)
 8008164:	4293      	cmp	r3, r2
 8008166:	d04a      	beq.n	80081fe <DMA_SetConfig+0x10a>
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	4a71      	ldr	r2, [pc, #452]	; (8008334 <DMA_SetConfig+0x240>)
 800816e:	4293      	cmp	r3, r2
 8008170:	d045      	beq.n	80081fe <DMA_SetConfig+0x10a>
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	4a70      	ldr	r2, [pc, #448]	; (8008338 <DMA_SetConfig+0x244>)
 8008178:	4293      	cmp	r3, r2
 800817a:	d040      	beq.n	80081fe <DMA_SetConfig+0x10a>
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	4a6e      	ldr	r2, [pc, #440]	; (800833c <DMA_SetConfig+0x248>)
 8008182:	4293      	cmp	r3, r2
 8008184:	d03b      	beq.n	80081fe <DMA_SetConfig+0x10a>
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	4a6d      	ldr	r2, [pc, #436]	; (8008340 <DMA_SetConfig+0x24c>)
 800818c:	4293      	cmp	r3, r2
 800818e:	d036      	beq.n	80081fe <DMA_SetConfig+0x10a>
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	4a6b      	ldr	r2, [pc, #428]	; (8008344 <DMA_SetConfig+0x250>)
 8008196:	4293      	cmp	r3, r2
 8008198:	d031      	beq.n	80081fe <DMA_SetConfig+0x10a>
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	4a6a      	ldr	r2, [pc, #424]	; (8008348 <DMA_SetConfig+0x254>)
 80081a0:	4293      	cmp	r3, r2
 80081a2:	d02c      	beq.n	80081fe <DMA_SetConfig+0x10a>
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	4a68      	ldr	r2, [pc, #416]	; (800834c <DMA_SetConfig+0x258>)
 80081aa:	4293      	cmp	r3, r2
 80081ac:	d027      	beq.n	80081fe <DMA_SetConfig+0x10a>
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	4a67      	ldr	r2, [pc, #412]	; (8008350 <DMA_SetConfig+0x25c>)
 80081b4:	4293      	cmp	r3, r2
 80081b6:	d022      	beq.n	80081fe <DMA_SetConfig+0x10a>
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4a65      	ldr	r2, [pc, #404]	; (8008354 <DMA_SetConfig+0x260>)
 80081be:	4293      	cmp	r3, r2
 80081c0:	d01d      	beq.n	80081fe <DMA_SetConfig+0x10a>
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	4a64      	ldr	r2, [pc, #400]	; (8008358 <DMA_SetConfig+0x264>)
 80081c8:	4293      	cmp	r3, r2
 80081ca:	d018      	beq.n	80081fe <DMA_SetConfig+0x10a>
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	4a62      	ldr	r2, [pc, #392]	; (800835c <DMA_SetConfig+0x268>)
 80081d2:	4293      	cmp	r3, r2
 80081d4:	d013      	beq.n	80081fe <DMA_SetConfig+0x10a>
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	4a61      	ldr	r2, [pc, #388]	; (8008360 <DMA_SetConfig+0x26c>)
 80081dc:	4293      	cmp	r3, r2
 80081de:	d00e      	beq.n	80081fe <DMA_SetConfig+0x10a>
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	4a5f      	ldr	r2, [pc, #380]	; (8008364 <DMA_SetConfig+0x270>)
 80081e6:	4293      	cmp	r3, r2
 80081e8:	d009      	beq.n	80081fe <DMA_SetConfig+0x10a>
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	4a5e      	ldr	r2, [pc, #376]	; (8008368 <DMA_SetConfig+0x274>)
 80081f0:	4293      	cmp	r3, r2
 80081f2:	d004      	beq.n	80081fe <DMA_SetConfig+0x10a>
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	4a5c      	ldr	r2, [pc, #368]	; (800836c <DMA_SetConfig+0x278>)
 80081fa:	4293      	cmp	r3, r2
 80081fc:	d101      	bne.n	8008202 <DMA_SetConfig+0x10e>
 80081fe:	2301      	movs	r3, #1
 8008200:	e000      	b.n	8008204 <DMA_SetConfig+0x110>
 8008202:	2300      	movs	r3, #0
 8008204:	2b00      	cmp	r3, #0
 8008206:	d00d      	beq.n	8008224 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800820c:	68fa      	ldr	r2, [r7, #12]
 800820e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8008210:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008216:	2b00      	cmp	r3, #0
 8008218:	d004      	beq.n	8008224 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800821e:	68fa      	ldr	r2, [r7, #12]
 8008220:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8008222:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	4a39      	ldr	r2, [pc, #228]	; (8008310 <DMA_SetConfig+0x21c>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d04a      	beq.n	80082c4 <DMA_SetConfig+0x1d0>
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	4a38      	ldr	r2, [pc, #224]	; (8008314 <DMA_SetConfig+0x220>)
 8008234:	4293      	cmp	r3, r2
 8008236:	d045      	beq.n	80082c4 <DMA_SetConfig+0x1d0>
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4a36      	ldr	r2, [pc, #216]	; (8008318 <DMA_SetConfig+0x224>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d040      	beq.n	80082c4 <DMA_SetConfig+0x1d0>
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	4a35      	ldr	r2, [pc, #212]	; (800831c <DMA_SetConfig+0x228>)
 8008248:	4293      	cmp	r3, r2
 800824a:	d03b      	beq.n	80082c4 <DMA_SetConfig+0x1d0>
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	4a33      	ldr	r2, [pc, #204]	; (8008320 <DMA_SetConfig+0x22c>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d036      	beq.n	80082c4 <DMA_SetConfig+0x1d0>
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4a32      	ldr	r2, [pc, #200]	; (8008324 <DMA_SetConfig+0x230>)
 800825c:	4293      	cmp	r3, r2
 800825e:	d031      	beq.n	80082c4 <DMA_SetConfig+0x1d0>
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	4a30      	ldr	r2, [pc, #192]	; (8008328 <DMA_SetConfig+0x234>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d02c      	beq.n	80082c4 <DMA_SetConfig+0x1d0>
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	4a2f      	ldr	r2, [pc, #188]	; (800832c <DMA_SetConfig+0x238>)
 8008270:	4293      	cmp	r3, r2
 8008272:	d027      	beq.n	80082c4 <DMA_SetConfig+0x1d0>
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	4a2d      	ldr	r2, [pc, #180]	; (8008330 <DMA_SetConfig+0x23c>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d022      	beq.n	80082c4 <DMA_SetConfig+0x1d0>
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	4a2c      	ldr	r2, [pc, #176]	; (8008334 <DMA_SetConfig+0x240>)
 8008284:	4293      	cmp	r3, r2
 8008286:	d01d      	beq.n	80082c4 <DMA_SetConfig+0x1d0>
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	4a2a      	ldr	r2, [pc, #168]	; (8008338 <DMA_SetConfig+0x244>)
 800828e:	4293      	cmp	r3, r2
 8008290:	d018      	beq.n	80082c4 <DMA_SetConfig+0x1d0>
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	4a29      	ldr	r2, [pc, #164]	; (800833c <DMA_SetConfig+0x248>)
 8008298:	4293      	cmp	r3, r2
 800829a:	d013      	beq.n	80082c4 <DMA_SetConfig+0x1d0>
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	4a27      	ldr	r2, [pc, #156]	; (8008340 <DMA_SetConfig+0x24c>)
 80082a2:	4293      	cmp	r3, r2
 80082a4:	d00e      	beq.n	80082c4 <DMA_SetConfig+0x1d0>
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	4a26      	ldr	r2, [pc, #152]	; (8008344 <DMA_SetConfig+0x250>)
 80082ac:	4293      	cmp	r3, r2
 80082ae:	d009      	beq.n	80082c4 <DMA_SetConfig+0x1d0>
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	4a24      	ldr	r2, [pc, #144]	; (8008348 <DMA_SetConfig+0x254>)
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d004      	beq.n	80082c4 <DMA_SetConfig+0x1d0>
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	4a23      	ldr	r2, [pc, #140]	; (800834c <DMA_SetConfig+0x258>)
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d101      	bne.n	80082c8 <DMA_SetConfig+0x1d4>
 80082c4:	2301      	movs	r3, #1
 80082c6:	e000      	b.n	80082ca <DMA_SetConfig+0x1d6>
 80082c8:	2300      	movs	r3, #0
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d059      	beq.n	8008382 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80082d2:	f003 031f 	and.w	r3, r3, #31
 80082d6:	223f      	movs	r2, #63	; 0x3f
 80082d8:	409a      	lsls	r2, r3
 80082da:	697b      	ldr	r3, [r7, #20]
 80082dc:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	681a      	ldr	r2, [r3, #0]
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80082ec:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	683a      	ldr	r2, [r7, #0]
 80082f4:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	689b      	ldr	r3, [r3, #8]
 80082fa:	2b40      	cmp	r3, #64	; 0x40
 80082fc:	d138      	bne.n	8008370 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	687a      	ldr	r2, [r7, #4]
 8008304:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	68ba      	ldr	r2, [r7, #8]
 800830c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800830e:	e086      	b.n	800841e <DMA_SetConfig+0x32a>
 8008310:	40020010 	.word	0x40020010
 8008314:	40020028 	.word	0x40020028
 8008318:	40020040 	.word	0x40020040
 800831c:	40020058 	.word	0x40020058
 8008320:	40020070 	.word	0x40020070
 8008324:	40020088 	.word	0x40020088
 8008328:	400200a0 	.word	0x400200a0
 800832c:	400200b8 	.word	0x400200b8
 8008330:	40020410 	.word	0x40020410
 8008334:	40020428 	.word	0x40020428
 8008338:	40020440 	.word	0x40020440
 800833c:	40020458 	.word	0x40020458
 8008340:	40020470 	.word	0x40020470
 8008344:	40020488 	.word	0x40020488
 8008348:	400204a0 	.word	0x400204a0
 800834c:	400204b8 	.word	0x400204b8
 8008350:	58025408 	.word	0x58025408
 8008354:	5802541c 	.word	0x5802541c
 8008358:	58025430 	.word	0x58025430
 800835c:	58025444 	.word	0x58025444
 8008360:	58025458 	.word	0x58025458
 8008364:	5802546c 	.word	0x5802546c
 8008368:	58025480 	.word	0x58025480
 800836c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	68ba      	ldr	r2, [r7, #8]
 8008376:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	687a      	ldr	r2, [r7, #4]
 800837e:	60da      	str	r2, [r3, #12]
}
 8008380:	e04d      	b.n	800841e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	4a29      	ldr	r2, [pc, #164]	; (800842c <DMA_SetConfig+0x338>)
 8008388:	4293      	cmp	r3, r2
 800838a:	d022      	beq.n	80083d2 <DMA_SetConfig+0x2de>
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	4a27      	ldr	r2, [pc, #156]	; (8008430 <DMA_SetConfig+0x33c>)
 8008392:	4293      	cmp	r3, r2
 8008394:	d01d      	beq.n	80083d2 <DMA_SetConfig+0x2de>
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	4a26      	ldr	r2, [pc, #152]	; (8008434 <DMA_SetConfig+0x340>)
 800839c:	4293      	cmp	r3, r2
 800839e:	d018      	beq.n	80083d2 <DMA_SetConfig+0x2de>
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	4a24      	ldr	r2, [pc, #144]	; (8008438 <DMA_SetConfig+0x344>)
 80083a6:	4293      	cmp	r3, r2
 80083a8:	d013      	beq.n	80083d2 <DMA_SetConfig+0x2de>
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	4a23      	ldr	r2, [pc, #140]	; (800843c <DMA_SetConfig+0x348>)
 80083b0:	4293      	cmp	r3, r2
 80083b2:	d00e      	beq.n	80083d2 <DMA_SetConfig+0x2de>
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	4a21      	ldr	r2, [pc, #132]	; (8008440 <DMA_SetConfig+0x34c>)
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d009      	beq.n	80083d2 <DMA_SetConfig+0x2de>
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4a20      	ldr	r2, [pc, #128]	; (8008444 <DMA_SetConfig+0x350>)
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d004      	beq.n	80083d2 <DMA_SetConfig+0x2de>
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	4a1e      	ldr	r2, [pc, #120]	; (8008448 <DMA_SetConfig+0x354>)
 80083ce:	4293      	cmp	r3, r2
 80083d0:	d101      	bne.n	80083d6 <DMA_SetConfig+0x2e2>
 80083d2:	2301      	movs	r3, #1
 80083d4:	e000      	b.n	80083d8 <DMA_SetConfig+0x2e4>
 80083d6:	2300      	movs	r3, #0
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d020      	beq.n	800841e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083e0:	f003 031f 	and.w	r3, r3, #31
 80083e4:	2201      	movs	r2, #1
 80083e6:	409a      	lsls	r2, r3
 80083e8:	693b      	ldr	r3, [r7, #16]
 80083ea:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	683a      	ldr	r2, [r7, #0]
 80083f2:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	689b      	ldr	r3, [r3, #8]
 80083f8:	2b40      	cmp	r3, #64	; 0x40
 80083fa:	d108      	bne.n	800840e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	687a      	ldr	r2, [r7, #4]
 8008402:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	68ba      	ldr	r2, [r7, #8]
 800840a:	60da      	str	r2, [r3, #12]
}
 800840c:	e007      	b.n	800841e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	68ba      	ldr	r2, [r7, #8]
 8008414:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	687a      	ldr	r2, [r7, #4]
 800841c:	60da      	str	r2, [r3, #12]
}
 800841e:	bf00      	nop
 8008420:	371c      	adds	r7, #28
 8008422:	46bd      	mov	sp, r7
 8008424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008428:	4770      	bx	lr
 800842a:	bf00      	nop
 800842c:	58025408 	.word	0x58025408
 8008430:	5802541c 	.word	0x5802541c
 8008434:	58025430 	.word	0x58025430
 8008438:	58025444 	.word	0x58025444
 800843c:	58025458 	.word	0x58025458
 8008440:	5802546c 	.word	0x5802546c
 8008444:	58025480 	.word	0x58025480
 8008448:	58025494 	.word	0x58025494

0800844c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800844c:	b480      	push	{r7}
 800844e:	b085      	sub	sp, #20
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4a42      	ldr	r2, [pc, #264]	; (8008564 <DMA_CalcBaseAndBitshift+0x118>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d04a      	beq.n	80084f4 <DMA_CalcBaseAndBitshift+0xa8>
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	4a41      	ldr	r2, [pc, #260]	; (8008568 <DMA_CalcBaseAndBitshift+0x11c>)
 8008464:	4293      	cmp	r3, r2
 8008466:	d045      	beq.n	80084f4 <DMA_CalcBaseAndBitshift+0xa8>
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	4a3f      	ldr	r2, [pc, #252]	; (800856c <DMA_CalcBaseAndBitshift+0x120>)
 800846e:	4293      	cmp	r3, r2
 8008470:	d040      	beq.n	80084f4 <DMA_CalcBaseAndBitshift+0xa8>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4a3e      	ldr	r2, [pc, #248]	; (8008570 <DMA_CalcBaseAndBitshift+0x124>)
 8008478:	4293      	cmp	r3, r2
 800847a:	d03b      	beq.n	80084f4 <DMA_CalcBaseAndBitshift+0xa8>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	4a3c      	ldr	r2, [pc, #240]	; (8008574 <DMA_CalcBaseAndBitshift+0x128>)
 8008482:	4293      	cmp	r3, r2
 8008484:	d036      	beq.n	80084f4 <DMA_CalcBaseAndBitshift+0xa8>
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	4a3b      	ldr	r2, [pc, #236]	; (8008578 <DMA_CalcBaseAndBitshift+0x12c>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d031      	beq.n	80084f4 <DMA_CalcBaseAndBitshift+0xa8>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	4a39      	ldr	r2, [pc, #228]	; (800857c <DMA_CalcBaseAndBitshift+0x130>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d02c      	beq.n	80084f4 <DMA_CalcBaseAndBitshift+0xa8>
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	4a38      	ldr	r2, [pc, #224]	; (8008580 <DMA_CalcBaseAndBitshift+0x134>)
 80084a0:	4293      	cmp	r3, r2
 80084a2:	d027      	beq.n	80084f4 <DMA_CalcBaseAndBitshift+0xa8>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4a36      	ldr	r2, [pc, #216]	; (8008584 <DMA_CalcBaseAndBitshift+0x138>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d022      	beq.n	80084f4 <DMA_CalcBaseAndBitshift+0xa8>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	4a35      	ldr	r2, [pc, #212]	; (8008588 <DMA_CalcBaseAndBitshift+0x13c>)
 80084b4:	4293      	cmp	r3, r2
 80084b6:	d01d      	beq.n	80084f4 <DMA_CalcBaseAndBitshift+0xa8>
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	4a33      	ldr	r2, [pc, #204]	; (800858c <DMA_CalcBaseAndBitshift+0x140>)
 80084be:	4293      	cmp	r3, r2
 80084c0:	d018      	beq.n	80084f4 <DMA_CalcBaseAndBitshift+0xa8>
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	4a32      	ldr	r2, [pc, #200]	; (8008590 <DMA_CalcBaseAndBitshift+0x144>)
 80084c8:	4293      	cmp	r3, r2
 80084ca:	d013      	beq.n	80084f4 <DMA_CalcBaseAndBitshift+0xa8>
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	4a30      	ldr	r2, [pc, #192]	; (8008594 <DMA_CalcBaseAndBitshift+0x148>)
 80084d2:	4293      	cmp	r3, r2
 80084d4:	d00e      	beq.n	80084f4 <DMA_CalcBaseAndBitshift+0xa8>
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	4a2f      	ldr	r2, [pc, #188]	; (8008598 <DMA_CalcBaseAndBitshift+0x14c>)
 80084dc:	4293      	cmp	r3, r2
 80084de:	d009      	beq.n	80084f4 <DMA_CalcBaseAndBitshift+0xa8>
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	4a2d      	ldr	r2, [pc, #180]	; (800859c <DMA_CalcBaseAndBitshift+0x150>)
 80084e6:	4293      	cmp	r3, r2
 80084e8:	d004      	beq.n	80084f4 <DMA_CalcBaseAndBitshift+0xa8>
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	4a2c      	ldr	r2, [pc, #176]	; (80085a0 <DMA_CalcBaseAndBitshift+0x154>)
 80084f0:	4293      	cmp	r3, r2
 80084f2:	d101      	bne.n	80084f8 <DMA_CalcBaseAndBitshift+0xac>
 80084f4:	2301      	movs	r3, #1
 80084f6:	e000      	b.n	80084fa <DMA_CalcBaseAndBitshift+0xae>
 80084f8:	2300      	movs	r3, #0
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d024      	beq.n	8008548 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	b2db      	uxtb	r3, r3
 8008504:	3b10      	subs	r3, #16
 8008506:	4a27      	ldr	r2, [pc, #156]	; (80085a4 <DMA_CalcBaseAndBitshift+0x158>)
 8008508:	fba2 2303 	umull	r2, r3, r2, r3
 800850c:	091b      	lsrs	r3, r3, #4
 800850e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	f003 0307 	and.w	r3, r3, #7
 8008516:	4a24      	ldr	r2, [pc, #144]	; (80085a8 <DMA_CalcBaseAndBitshift+0x15c>)
 8008518:	5cd3      	ldrb	r3, [r2, r3]
 800851a:	461a      	mov	r2, r3
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	2b03      	cmp	r3, #3
 8008524:	d908      	bls.n	8008538 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	461a      	mov	r2, r3
 800852c:	4b1f      	ldr	r3, [pc, #124]	; (80085ac <DMA_CalcBaseAndBitshift+0x160>)
 800852e:	4013      	ands	r3, r2
 8008530:	1d1a      	adds	r2, r3, #4
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	659a      	str	r2, [r3, #88]	; 0x58
 8008536:	e00d      	b.n	8008554 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	461a      	mov	r2, r3
 800853e:	4b1b      	ldr	r3, [pc, #108]	; (80085ac <DMA_CalcBaseAndBitshift+0x160>)
 8008540:	4013      	ands	r3, r2
 8008542:	687a      	ldr	r2, [r7, #4]
 8008544:	6593      	str	r3, [r2, #88]	; 0x58
 8008546:	e005      	b.n	8008554 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8008558:	4618      	mov	r0, r3
 800855a:	3714      	adds	r7, #20
 800855c:	46bd      	mov	sp, r7
 800855e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008562:	4770      	bx	lr
 8008564:	40020010 	.word	0x40020010
 8008568:	40020028 	.word	0x40020028
 800856c:	40020040 	.word	0x40020040
 8008570:	40020058 	.word	0x40020058
 8008574:	40020070 	.word	0x40020070
 8008578:	40020088 	.word	0x40020088
 800857c:	400200a0 	.word	0x400200a0
 8008580:	400200b8 	.word	0x400200b8
 8008584:	40020410 	.word	0x40020410
 8008588:	40020428 	.word	0x40020428
 800858c:	40020440 	.word	0x40020440
 8008590:	40020458 	.word	0x40020458
 8008594:	40020470 	.word	0x40020470
 8008598:	40020488 	.word	0x40020488
 800859c:	400204a0 	.word	0x400204a0
 80085a0:	400204b8 	.word	0x400204b8
 80085a4:	aaaaaaab 	.word	0xaaaaaaab
 80085a8:	08016fe0 	.word	0x08016fe0
 80085ac:	fffffc00 	.word	0xfffffc00

080085b0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80085b0:	b480      	push	{r7}
 80085b2:	b085      	sub	sp, #20
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80085b8:	2300      	movs	r3, #0
 80085ba:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	699b      	ldr	r3, [r3, #24]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d120      	bne.n	8008606 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085c8:	2b03      	cmp	r3, #3
 80085ca:	d858      	bhi.n	800867e <DMA_CheckFifoParam+0xce>
 80085cc:	a201      	add	r2, pc, #4	; (adr r2, 80085d4 <DMA_CheckFifoParam+0x24>)
 80085ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085d2:	bf00      	nop
 80085d4:	080085e5 	.word	0x080085e5
 80085d8:	080085f7 	.word	0x080085f7
 80085dc:	080085e5 	.word	0x080085e5
 80085e0:	0800867f 	.word	0x0800867f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d048      	beq.n	8008682 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80085f0:	2301      	movs	r3, #1
 80085f2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80085f4:	e045      	b.n	8008682 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085fa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80085fe:	d142      	bne.n	8008686 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8008600:	2301      	movs	r3, #1
 8008602:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008604:	e03f      	b.n	8008686 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	699b      	ldr	r3, [r3, #24]
 800860a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800860e:	d123      	bne.n	8008658 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008614:	2b03      	cmp	r3, #3
 8008616:	d838      	bhi.n	800868a <DMA_CheckFifoParam+0xda>
 8008618:	a201      	add	r2, pc, #4	; (adr r2, 8008620 <DMA_CheckFifoParam+0x70>)
 800861a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800861e:	bf00      	nop
 8008620:	08008631 	.word	0x08008631
 8008624:	08008637 	.word	0x08008637
 8008628:	08008631 	.word	0x08008631
 800862c:	08008649 	.word	0x08008649
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8008630:	2301      	movs	r3, #1
 8008632:	73fb      	strb	r3, [r7, #15]
        break;
 8008634:	e030      	b.n	8008698 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800863a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800863e:	2b00      	cmp	r3, #0
 8008640:	d025      	beq.n	800868e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8008642:	2301      	movs	r3, #1
 8008644:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008646:	e022      	b.n	800868e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800864c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008650:	d11f      	bne.n	8008692 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8008652:	2301      	movs	r3, #1
 8008654:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008656:	e01c      	b.n	8008692 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800865c:	2b02      	cmp	r3, #2
 800865e:	d902      	bls.n	8008666 <DMA_CheckFifoParam+0xb6>
 8008660:	2b03      	cmp	r3, #3
 8008662:	d003      	beq.n	800866c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8008664:	e018      	b.n	8008698 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8008666:	2301      	movs	r3, #1
 8008668:	73fb      	strb	r3, [r7, #15]
        break;
 800866a:	e015      	b.n	8008698 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008670:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008674:	2b00      	cmp	r3, #0
 8008676:	d00e      	beq.n	8008696 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8008678:	2301      	movs	r3, #1
 800867a:	73fb      	strb	r3, [r7, #15]
    break;
 800867c:	e00b      	b.n	8008696 <DMA_CheckFifoParam+0xe6>
        break;
 800867e:	bf00      	nop
 8008680:	e00a      	b.n	8008698 <DMA_CheckFifoParam+0xe8>
        break;
 8008682:	bf00      	nop
 8008684:	e008      	b.n	8008698 <DMA_CheckFifoParam+0xe8>
        break;
 8008686:	bf00      	nop
 8008688:	e006      	b.n	8008698 <DMA_CheckFifoParam+0xe8>
        break;
 800868a:	bf00      	nop
 800868c:	e004      	b.n	8008698 <DMA_CheckFifoParam+0xe8>
        break;
 800868e:	bf00      	nop
 8008690:	e002      	b.n	8008698 <DMA_CheckFifoParam+0xe8>
        break;
 8008692:	bf00      	nop
 8008694:	e000      	b.n	8008698 <DMA_CheckFifoParam+0xe8>
    break;
 8008696:	bf00      	nop
    }
  }

  return status;
 8008698:	7bfb      	ldrb	r3, [r7, #15]
}
 800869a:	4618      	mov	r0, r3
 800869c:	3714      	adds	r7, #20
 800869e:	46bd      	mov	sp, r7
 80086a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a4:	4770      	bx	lr
 80086a6:	bf00      	nop

080086a8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b085      	sub	sp, #20
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	4a38      	ldr	r2, [pc, #224]	; (800879c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80086bc:	4293      	cmp	r3, r2
 80086be:	d022      	beq.n	8008706 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	4a36      	ldr	r2, [pc, #216]	; (80087a0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d01d      	beq.n	8008706 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	4a35      	ldr	r2, [pc, #212]	; (80087a4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80086d0:	4293      	cmp	r3, r2
 80086d2:	d018      	beq.n	8008706 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	4a33      	ldr	r2, [pc, #204]	; (80087a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80086da:	4293      	cmp	r3, r2
 80086dc:	d013      	beq.n	8008706 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	4a32      	ldr	r2, [pc, #200]	; (80087ac <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80086e4:	4293      	cmp	r3, r2
 80086e6:	d00e      	beq.n	8008706 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	4a30      	ldr	r2, [pc, #192]	; (80087b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80086ee:	4293      	cmp	r3, r2
 80086f0:	d009      	beq.n	8008706 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	4a2f      	ldr	r2, [pc, #188]	; (80087b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80086f8:	4293      	cmp	r3, r2
 80086fa:	d004      	beq.n	8008706 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	4a2d      	ldr	r2, [pc, #180]	; (80087b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8008702:	4293      	cmp	r3, r2
 8008704:	d101      	bne.n	800870a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8008706:	2301      	movs	r3, #1
 8008708:	e000      	b.n	800870c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800870a:	2300      	movs	r3, #0
 800870c:	2b00      	cmp	r3, #0
 800870e:	d01a      	beq.n	8008746 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	b2db      	uxtb	r3, r3
 8008716:	3b08      	subs	r3, #8
 8008718:	4a28      	ldr	r2, [pc, #160]	; (80087bc <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800871a:	fba2 2303 	umull	r2, r3, r2, r3
 800871e:	091b      	lsrs	r3, r3, #4
 8008720:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008722:	68fa      	ldr	r2, [r7, #12]
 8008724:	4b26      	ldr	r3, [pc, #152]	; (80087c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8008726:	4413      	add	r3, r2
 8008728:	009b      	lsls	r3, r3, #2
 800872a:	461a      	mov	r2, r3
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	4a24      	ldr	r2, [pc, #144]	; (80087c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8008734:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	f003 031f 	and.w	r3, r3, #31
 800873c:	2201      	movs	r2, #1
 800873e:	409a      	lsls	r2, r3
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8008744:	e024      	b.n	8008790 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	b2db      	uxtb	r3, r3
 800874c:	3b10      	subs	r3, #16
 800874e:	4a1e      	ldr	r2, [pc, #120]	; (80087c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8008750:	fba2 2303 	umull	r2, r3, r2, r3
 8008754:	091b      	lsrs	r3, r3, #4
 8008756:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	4a1c      	ldr	r2, [pc, #112]	; (80087cc <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800875c:	4293      	cmp	r3, r2
 800875e:	d806      	bhi.n	800876e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8008760:	68bb      	ldr	r3, [r7, #8]
 8008762:	4a1b      	ldr	r2, [pc, #108]	; (80087d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d902      	bls.n	800876e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	3308      	adds	r3, #8
 800876c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800876e:	68fa      	ldr	r2, [r7, #12]
 8008770:	4b18      	ldr	r3, [pc, #96]	; (80087d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8008772:	4413      	add	r3, r2
 8008774:	009b      	lsls	r3, r3, #2
 8008776:	461a      	mov	r2, r3
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	4a16      	ldr	r2, [pc, #88]	; (80087d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8008780:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	f003 031f 	and.w	r3, r3, #31
 8008788:	2201      	movs	r2, #1
 800878a:	409a      	lsls	r2, r3
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8008790:	bf00      	nop
 8008792:	3714      	adds	r7, #20
 8008794:	46bd      	mov	sp, r7
 8008796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879a:	4770      	bx	lr
 800879c:	58025408 	.word	0x58025408
 80087a0:	5802541c 	.word	0x5802541c
 80087a4:	58025430 	.word	0x58025430
 80087a8:	58025444 	.word	0x58025444
 80087ac:	58025458 	.word	0x58025458
 80087b0:	5802546c 	.word	0x5802546c
 80087b4:	58025480 	.word	0x58025480
 80087b8:	58025494 	.word	0x58025494
 80087bc:	cccccccd 	.word	0xcccccccd
 80087c0:	16009600 	.word	0x16009600
 80087c4:	58025880 	.word	0x58025880
 80087c8:	aaaaaaab 	.word	0xaaaaaaab
 80087cc:	400204b8 	.word	0x400204b8
 80087d0:	4002040f 	.word	0x4002040f
 80087d4:	10008200 	.word	0x10008200
 80087d8:	40020880 	.word	0x40020880

080087dc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80087dc:	b480      	push	{r7}
 80087de:	b085      	sub	sp, #20
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	685b      	ldr	r3, [r3, #4]
 80087e8:	b2db      	uxtb	r3, r3
 80087ea:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d04a      	beq.n	8008888 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	2b08      	cmp	r3, #8
 80087f6:	d847      	bhi.n	8008888 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4a25      	ldr	r2, [pc, #148]	; (8008894 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d022      	beq.n	8008848 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	4a24      	ldr	r2, [pc, #144]	; (8008898 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8008808:	4293      	cmp	r3, r2
 800880a:	d01d      	beq.n	8008848 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4a22      	ldr	r2, [pc, #136]	; (800889c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8008812:	4293      	cmp	r3, r2
 8008814:	d018      	beq.n	8008848 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	4a21      	ldr	r2, [pc, #132]	; (80088a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800881c:	4293      	cmp	r3, r2
 800881e:	d013      	beq.n	8008848 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	4a1f      	ldr	r2, [pc, #124]	; (80088a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8008826:	4293      	cmp	r3, r2
 8008828:	d00e      	beq.n	8008848 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	4a1e      	ldr	r2, [pc, #120]	; (80088a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8008830:	4293      	cmp	r3, r2
 8008832:	d009      	beq.n	8008848 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	4a1c      	ldr	r2, [pc, #112]	; (80088ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800883a:	4293      	cmp	r3, r2
 800883c:	d004      	beq.n	8008848 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	4a1b      	ldr	r2, [pc, #108]	; (80088b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d101      	bne.n	800884c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8008848:	2301      	movs	r3, #1
 800884a:	e000      	b.n	800884e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800884c:	2300      	movs	r3, #0
 800884e:	2b00      	cmp	r3, #0
 8008850:	d00a      	beq.n	8008868 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8008852:	68fa      	ldr	r2, [r7, #12]
 8008854:	4b17      	ldr	r3, [pc, #92]	; (80088b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8008856:	4413      	add	r3, r2
 8008858:	009b      	lsls	r3, r3, #2
 800885a:	461a      	mov	r2, r3
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	4a15      	ldr	r2, [pc, #84]	; (80088b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8008864:	671a      	str	r2, [r3, #112]	; 0x70
 8008866:	e009      	b.n	800887c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008868:	68fa      	ldr	r2, [r7, #12]
 800886a:	4b14      	ldr	r3, [pc, #80]	; (80088bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800886c:	4413      	add	r3, r2
 800886e:	009b      	lsls	r3, r3, #2
 8008870:	461a      	mov	r2, r3
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	4a11      	ldr	r2, [pc, #68]	; (80088c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800887a:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	3b01      	subs	r3, #1
 8008880:	2201      	movs	r2, #1
 8008882:	409a      	lsls	r2, r3
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8008888:	bf00      	nop
 800888a:	3714      	adds	r7, #20
 800888c:	46bd      	mov	sp, r7
 800888e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008892:	4770      	bx	lr
 8008894:	58025408 	.word	0x58025408
 8008898:	5802541c 	.word	0x5802541c
 800889c:	58025430 	.word	0x58025430
 80088a0:	58025444 	.word	0x58025444
 80088a4:	58025458 	.word	0x58025458
 80088a8:	5802546c 	.word	0x5802546c
 80088ac:	58025480 	.word	0x58025480
 80088b0:	58025494 	.word	0x58025494
 80088b4:	1600963f 	.word	0x1600963f
 80088b8:	58025940 	.word	0x58025940
 80088bc:	1000823f 	.word	0x1000823f
 80088c0:	40020940 	.word	0x40020940

080088c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80088c4:	b480      	push	{r7}
 80088c6:	b089      	sub	sp, #36	; 0x24
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
 80088cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80088ce:	2300      	movs	r3, #0
 80088d0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80088d2:	4b89      	ldr	r3, [pc, #548]	; (8008af8 <HAL_GPIO_Init+0x234>)
 80088d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80088d6:	e194      	b.n	8008c02 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	681a      	ldr	r2, [r3, #0]
 80088dc:	2101      	movs	r1, #1
 80088de:	69fb      	ldr	r3, [r7, #28]
 80088e0:	fa01 f303 	lsl.w	r3, r1, r3
 80088e4:	4013      	ands	r3, r2
 80088e6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80088e8:	693b      	ldr	r3, [r7, #16]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	f000 8186 	beq.w	8008bfc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80088f0:	683b      	ldr	r3, [r7, #0]
 80088f2:	685b      	ldr	r3, [r3, #4]
 80088f4:	f003 0303 	and.w	r3, r3, #3
 80088f8:	2b01      	cmp	r3, #1
 80088fa:	d005      	beq.n	8008908 <HAL_GPIO_Init+0x44>
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	685b      	ldr	r3, [r3, #4]
 8008900:	f003 0303 	and.w	r3, r3, #3
 8008904:	2b02      	cmp	r3, #2
 8008906:	d130      	bne.n	800896a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	689b      	ldr	r3, [r3, #8]
 800890c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800890e:	69fb      	ldr	r3, [r7, #28]
 8008910:	005b      	lsls	r3, r3, #1
 8008912:	2203      	movs	r2, #3
 8008914:	fa02 f303 	lsl.w	r3, r2, r3
 8008918:	43db      	mvns	r3, r3
 800891a:	69ba      	ldr	r2, [r7, #24]
 800891c:	4013      	ands	r3, r2
 800891e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	68da      	ldr	r2, [r3, #12]
 8008924:	69fb      	ldr	r3, [r7, #28]
 8008926:	005b      	lsls	r3, r3, #1
 8008928:	fa02 f303 	lsl.w	r3, r2, r3
 800892c:	69ba      	ldr	r2, [r7, #24]
 800892e:	4313      	orrs	r3, r2
 8008930:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	69ba      	ldr	r2, [r7, #24]
 8008936:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	685b      	ldr	r3, [r3, #4]
 800893c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800893e:	2201      	movs	r2, #1
 8008940:	69fb      	ldr	r3, [r7, #28]
 8008942:	fa02 f303 	lsl.w	r3, r2, r3
 8008946:	43db      	mvns	r3, r3
 8008948:	69ba      	ldr	r2, [r7, #24]
 800894a:	4013      	ands	r3, r2
 800894c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	685b      	ldr	r3, [r3, #4]
 8008952:	091b      	lsrs	r3, r3, #4
 8008954:	f003 0201 	and.w	r2, r3, #1
 8008958:	69fb      	ldr	r3, [r7, #28]
 800895a:	fa02 f303 	lsl.w	r3, r2, r3
 800895e:	69ba      	ldr	r2, [r7, #24]
 8008960:	4313      	orrs	r3, r2
 8008962:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	69ba      	ldr	r2, [r7, #24]
 8008968:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	685b      	ldr	r3, [r3, #4]
 800896e:	f003 0303 	and.w	r3, r3, #3
 8008972:	2b03      	cmp	r3, #3
 8008974:	d017      	beq.n	80089a6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	68db      	ldr	r3, [r3, #12]
 800897a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800897c:	69fb      	ldr	r3, [r7, #28]
 800897e:	005b      	lsls	r3, r3, #1
 8008980:	2203      	movs	r2, #3
 8008982:	fa02 f303 	lsl.w	r3, r2, r3
 8008986:	43db      	mvns	r3, r3
 8008988:	69ba      	ldr	r2, [r7, #24]
 800898a:	4013      	ands	r3, r2
 800898c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	689a      	ldr	r2, [r3, #8]
 8008992:	69fb      	ldr	r3, [r7, #28]
 8008994:	005b      	lsls	r3, r3, #1
 8008996:	fa02 f303 	lsl.w	r3, r2, r3
 800899a:	69ba      	ldr	r2, [r7, #24]
 800899c:	4313      	orrs	r3, r2
 800899e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	69ba      	ldr	r2, [r7, #24]
 80089a4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80089a6:	683b      	ldr	r3, [r7, #0]
 80089a8:	685b      	ldr	r3, [r3, #4]
 80089aa:	f003 0303 	and.w	r3, r3, #3
 80089ae:	2b02      	cmp	r3, #2
 80089b0:	d123      	bne.n	80089fa <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80089b2:	69fb      	ldr	r3, [r7, #28]
 80089b4:	08da      	lsrs	r2, r3, #3
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	3208      	adds	r2, #8
 80089ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80089c0:	69fb      	ldr	r3, [r7, #28]
 80089c2:	f003 0307 	and.w	r3, r3, #7
 80089c6:	009b      	lsls	r3, r3, #2
 80089c8:	220f      	movs	r2, #15
 80089ca:	fa02 f303 	lsl.w	r3, r2, r3
 80089ce:	43db      	mvns	r3, r3
 80089d0:	69ba      	ldr	r2, [r7, #24]
 80089d2:	4013      	ands	r3, r2
 80089d4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	691a      	ldr	r2, [r3, #16]
 80089da:	69fb      	ldr	r3, [r7, #28]
 80089dc:	f003 0307 	and.w	r3, r3, #7
 80089e0:	009b      	lsls	r3, r3, #2
 80089e2:	fa02 f303 	lsl.w	r3, r2, r3
 80089e6:	69ba      	ldr	r2, [r7, #24]
 80089e8:	4313      	orrs	r3, r2
 80089ea:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80089ec:	69fb      	ldr	r3, [r7, #28]
 80089ee:	08da      	lsrs	r2, r3, #3
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	3208      	adds	r2, #8
 80089f4:	69b9      	ldr	r1, [r7, #24]
 80089f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008a00:	69fb      	ldr	r3, [r7, #28]
 8008a02:	005b      	lsls	r3, r3, #1
 8008a04:	2203      	movs	r2, #3
 8008a06:	fa02 f303 	lsl.w	r3, r2, r3
 8008a0a:	43db      	mvns	r3, r3
 8008a0c:	69ba      	ldr	r2, [r7, #24]
 8008a0e:	4013      	ands	r3, r2
 8008a10:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008a12:	683b      	ldr	r3, [r7, #0]
 8008a14:	685b      	ldr	r3, [r3, #4]
 8008a16:	f003 0203 	and.w	r2, r3, #3
 8008a1a:	69fb      	ldr	r3, [r7, #28]
 8008a1c:	005b      	lsls	r3, r3, #1
 8008a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8008a22:	69ba      	ldr	r2, [r7, #24]
 8008a24:	4313      	orrs	r3, r2
 8008a26:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	69ba      	ldr	r2, [r7, #24]
 8008a2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	685b      	ldr	r3, [r3, #4]
 8008a32:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	f000 80e0 	beq.w	8008bfc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008a3c:	4b2f      	ldr	r3, [pc, #188]	; (8008afc <HAL_GPIO_Init+0x238>)
 8008a3e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008a42:	4a2e      	ldr	r2, [pc, #184]	; (8008afc <HAL_GPIO_Init+0x238>)
 8008a44:	f043 0302 	orr.w	r3, r3, #2
 8008a48:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8008a4c:	4b2b      	ldr	r3, [pc, #172]	; (8008afc <HAL_GPIO_Init+0x238>)
 8008a4e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008a52:	f003 0302 	and.w	r3, r3, #2
 8008a56:	60fb      	str	r3, [r7, #12]
 8008a58:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008a5a:	4a29      	ldr	r2, [pc, #164]	; (8008b00 <HAL_GPIO_Init+0x23c>)
 8008a5c:	69fb      	ldr	r3, [r7, #28]
 8008a5e:	089b      	lsrs	r3, r3, #2
 8008a60:	3302      	adds	r3, #2
 8008a62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008a66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008a68:	69fb      	ldr	r3, [r7, #28]
 8008a6a:	f003 0303 	and.w	r3, r3, #3
 8008a6e:	009b      	lsls	r3, r3, #2
 8008a70:	220f      	movs	r2, #15
 8008a72:	fa02 f303 	lsl.w	r3, r2, r3
 8008a76:	43db      	mvns	r3, r3
 8008a78:	69ba      	ldr	r2, [r7, #24]
 8008a7a:	4013      	ands	r3, r2
 8008a7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	4a20      	ldr	r2, [pc, #128]	; (8008b04 <HAL_GPIO_Init+0x240>)
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d052      	beq.n	8008b2c <HAL_GPIO_Init+0x268>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	4a1f      	ldr	r2, [pc, #124]	; (8008b08 <HAL_GPIO_Init+0x244>)
 8008a8a:	4293      	cmp	r3, r2
 8008a8c:	d031      	beq.n	8008af2 <HAL_GPIO_Init+0x22e>
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	4a1e      	ldr	r2, [pc, #120]	; (8008b0c <HAL_GPIO_Init+0x248>)
 8008a92:	4293      	cmp	r3, r2
 8008a94:	d02b      	beq.n	8008aee <HAL_GPIO_Init+0x22a>
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	4a1d      	ldr	r2, [pc, #116]	; (8008b10 <HAL_GPIO_Init+0x24c>)
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d025      	beq.n	8008aea <HAL_GPIO_Init+0x226>
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	4a1c      	ldr	r2, [pc, #112]	; (8008b14 <HAL_GPIO_Init+0x250>)
 8008aa2:	4293      	cmp	r3, r2
 8008aa4:	d01f      	beq.n	8008ae6 <HAL_GPIO_Init+0x222>
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	4a1b      	ldr	r2, [pc, #108]	; (8008b18 <HAL_GPIO_Init+0x254>)
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d019      	beq.n	8008ae2 <HAL_GPIO_Init+0x21e>
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	4a1a      	ldr	r2, [pc, #104]	; (8008b1c <HAL_GPIO_Init+0x258>)
 8008ab2:	4293      	cmp	r3, r2
 8008ab4:	d013      	beq.n	8008ade <HAL_GPIO_Init+0x21a>
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	4a19      	ldr	r2, [pc, #100]	; (8008b20 <HAL_GPIO_Init+0x25c>)
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d00d      	beq.n	8008ada <HAL_GPIO_Init+0x216>
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	4a18      	ldr	r2, [pc, #96]	; (8008b24 <HAL_GPIO_Init+0x260>)
 8008ac2:	4293      	cmp	r3, r2
 8008ac4:	d007      	beq.n	8008ad6 <HAL_GPIO_Init+0x212>
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	4a17      	ldr	r2, [pc, #92]	; (8008b28 <HAL_GPIO_Init+0x264>)
 8008aca:	4293      	cmp	r3, r2
 8008acc:	d101      	bne.n	8008ad2 <HAL_GPIO_Init+0x20e>
 8008ace:	2309      	movs	r3, #9
 8008ad0:	e02d      	b.n	8008b2e <HAL_GPIO_Init+0x26a>
 8008ad2:	230a      	movs	r3, #10
 8008ad4:	e02b      	b.n	8008b2e <HAL_GPIO_Init+0x26a>
 8008ad6:	2308      	movs	r3, #8
 8008ad8:	e029      	b.n	8008b2e <HAL_GPIO_Init+0x26a>
 8008ada:	2307      	movs	r3, #7
 8008adc:	e027      	b.n	8008b2e <HAL_GPIO_Init+0x26a>
 8008ade:	2306      	movs	r3, #6
 8008ae0:	e025      	b.n	8008b2e <HAL_GPIO_Init+0x26a>
 8008ae2:	2305      	movs	r3, #5
 8008ae4:	e023      	b.n	8008b2e <HAL_GPIO_Init+0x26a>
 8008ae6:	2304      	movs	r3, #4
 8008ae8:	e021      	b.n	8008b2e <HAL_GPIO_Init+0x26a>
 8008aea:	2303      	movs	r3, #3
 8008aec:	e01f      	b.n	8008b2e <HAL_GPIO_Init+0x26a>
 8008aee:	2302      	movs	r3, #2
 8008af0:	e01d      	b.n	8008b2e <HAL_GPIO_Init+0x26a>
 8008af2:	2301      	movs	r3, #1
 8008af4:	e01b      	b.n	8008b2e <HAL_GPIO_Init+0x26a>
 8008af6:	bf00      	nop
 8008af8:	58000080 	.word	0x58000080
 8008afc:	58024400 	.word	0x58024400
 8008b00:	58000400 	.word	0x58000400
 8008b04:	58020000 	.word	0x58020000
 8008b08:	58020400 	.word	0x58020400
 8008b0c:	58020800 	.word	0x58020800
 8008b10:	58020c00 	.word	0x58020c00
 8008b14:	58021000 	.word	0x58021000
 8008b18:	58021400 	.word	0x58021400
 8008b1c:	58021800 	.word	0x58021800
 8008b20:	58021c00 	.word	0x58021c00
 8008b24:	58022000 	.word	0x58022000
 8008b28:	58022400 	.word	0x58022400
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	69fa      	ldr	r2, [r7, #28]
 8008b30:	f002 0203 	and.w	r2, r2, #3
 8008b34:	0092      	lsls	r2, r2, #2
 8008b36:	4093      	lsls	r3, r2
 8008b38:	69ba      	ldr	r2, [r7, #24]
 8008b3a:	4313      	orrs	r3, r2
 8008b3c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008b3e:	4938      	ldr	r1, [pc, #224]	; (8008c20 <HAL_GPIO_Init+0x35c>)
 8008b40:	69fb      	ldr	r3, [r7, #28]
 8008b42:	089b      	lsrs	r3, r3, #2
 8008b44:	3302      	adds	r3, #2
 8008b46:	69ba      	ldr	r2, [r7, #24]
 8008b48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008b4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008b54:	693b      	ldr	r3, [r7, #16]
 8008b56:	43db      	mvns	r3, r3
 8008b58:	69ba      	ldr	r2, [r7, #24]
 8008b5a:	4013      	ands	r3, r2
 8008b5c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	685b      	ldr	r3, [r3, #4]
 8008b62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d003      	beq.n	8008b72 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8008b6a:	69ba      	ldr	r2, [r7, #24]
 8008b6c:	693b      	ldr	r3, [r7, #16]
 8008b6e:	4313      	orrs	r3, r2
 8008b70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008b72:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008b76:	69bb      	ldr	r3, [r7, #24]
 8008b78:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008b7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008b7e:	685b      	ldr	r3, [r3, #4]
 8008b80:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008b82:	693b      	ldr	r3, [r7, #16]
 8008b84:	43db      	mvns	r3, r3
 8008b86:	69ba      	ldr	r2, [r7, #24]
 8008b88:	4013      	ands	r3, r2
 8008b8a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	685b      	ldr	r3, [r3, #4]
 8008b90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d003      	beq.n	8008ba0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008b98:	69ba      	ldr	r2, [r7, #24]
 8008b9a:	693b      	ldr	r3, [r7, #16]
 8008b9c:	4313      	orrs	r3, r2
 8008b9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008ba0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008ba4:	69bb      	ldr	r3, [r7, #24]
 8008ba6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008ba8:	697b      	ldr	r3, [r7, #20]
 8008baa:	685b      	ldr	r3, [r3, #4]
 8008bac:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008bae:	693b      	ldr	r3, [r7, #16]
 8008bb0:	43db      	mvns	r3, r3
 8008bb2:	69ba      	ldr	r2, [r7, #24]
 8008bb4:	4013      	ands	r3, r2
 8008bb6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	685b      	ldr	r3, [r3, #4]
 8008bbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d003      	beq.n	8008bcc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8008bc4:	69ba      	ldr	r2, [r7, #24]
 8008bc6:	693b      	ldr	r3, [r7, #16]
 8008bc8:	4313      	orrs	r3, r2
 8008bca:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008bcc:	697b      	ldr	r3, [r7, #20]
 8008bce:	69ba      	ldr	r2, [r7, #24]
 8008bd0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008bd2:	697b      	ldr	r3, [r7, #20]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008bd8:	693b      	ldr	r3, [r7, #16]
 8008bda:	43db      	mvns	r3, r3
 8008bdc:	69ba      	ldr	r2, [r7, #24]
 8008bde:	4013      	ands	r3, r2
 8008be0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008be2:	683b      	ldr	r3, [r7, #0]
 8008be4:	685b      	ldr	r3, [r3, #4]
 8008be6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d003      	beq.n	8008bf6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8008bee:	69ba      	ldr	r2, [r7, #24]
 8008bf0:	693b      	ldr	r3, [r7, #16]
 8008bf2:	4313      	orrs	r3, r2
 8008bf4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008bf6:	697b      	ldr	r3, [r7, #20]
 8008bf8:	69ba      	ldr	r2, [r7, #24]
 8008bfa:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8008bfc:	69fb      	ldr	r3, [r7, #28]
 8008bfe:	3301      	adds	r3, #1
 8008c00:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008c02:	683b      	ldr	r3, [r7, #0]
 8008c04:	681a      	ldr	r2, [r3, #0]
 8008c06:	69fb      	ldr	r3, [r7, #28]
 8008c08:	fa22 f303 	lsr.w	r3, r2, r3
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	f47f ae63 	bne.w	80088d8 <HAL_GPIO_Init+0x14>
  }
}
 8008c12:	bf00      	nop
 8008c14:	bf00      	nop
 8008c16:	3724      	adds	r7, #36	; 0x24
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1e:	4770      	bx	lr
 8008c20:	58000400 	.word	0x58000400

08008c24 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008c24:	b480      	push	{r7}
 8008c26:	b085      	sub	sp, #20
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	6078      	str	r0, [r7, #4]
 8008c2c:	460b      	mov	r3, r1
 8008c2e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	691a      	ldr	r2, [r3, #16]
 8008c34:	887b      	ldrh	r3, [r7, #2]
 8008c36:	4013      	ands	r3, r2
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d002      	beq.n	8008c42 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008c3c:	2301      	movs	r3, #1
 8008c3e:	73fb      	strb	r3, [r7, #15]
 8008c40:	e001      	b.n	8008c46 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008c42:	2300      	movs	r3, #0
 8008c44:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008c46:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3714      	adds	r7, #20
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c52:	4770      	bx	lr

08008c54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008c54:	b480      	push	{r7}
 8008c56:	b083      	sub	sp, #12
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
 8008c5c:	460b      	mov	r3, r1
 8008c5e:	807b      	strh	r3, [r7, #2]
 8008c60:	4613      	mov	r3, r2
 8008c62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008c64:	787b      	ldrb	r3, [r7, #1]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d003      	beq.n	8008c72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008c6a:	887a      	ldrh	r2, [r7, #2]
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8008c70:	e003      	b.n	8008c7a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8008c72:	887b      	ldrh	r3, [r7, #2]
 8008c74:	041a      	lsls	r2, r3, #16
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	619a      	str	r2, [r3, #24]
}
 8008c7a:	bf00      	nop
 8008c7c:	370c      	adds	r7, #12
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c84:	4770      	bx	lr
	...

08008c88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b082      	sub	sp, #8
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d101      	bne.n	8008c9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008c96:	2301      	movs	r3, #1
 8008c98:	e08b      	b.n	8008db2 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ca0:	b2db      	uxtb	r3, r3
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d106      	bne.n	8008cb4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	2200      	movs	r2, #0
 8008caa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008cae:	6878      	ldr	r0, [r7, #4]
 8008cb0:	f7fa f8fe 	bl	8002eb0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2224      	movs	r2, #36	; 0x24
 8008cb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	681a      	ldr	r2, [r3, #0]
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	f022 0201 	bic.w	r2, r2, #1
 8008cca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	685a      	ldr	r2, [r3, #4]
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008cd8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	689a      	ldr	r2, [r3, #8]
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008ce8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	68db      	ldr	r3, [r3, #12]
 8008cee:	2b01      	cmp	r3, #1
 8008cf0:	d107      	bne.n	8008d02 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	689a      	ldr	r2, [r3, #8]
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008cfe:	609a      	str	r2, [r3, #8]
 8008d00:	e006      	b.n	8008d10 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	689a      	ldr	r2, [r3, #8]
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8008d0e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	68db      	ldr	r3, [r3, #12]
 8008d14:	2b02      	cmp	r3, #2
 8008d16:	d108      	bne.n	8008d2a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	685a      	ldr	r2, [r3, #4]
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008d26:	605a      	str	r2, [r3, #4]
 8008d28:	e007      	b.n	8008d3a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	685a      	ldr	r2, [r3, #4]
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008d38:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	6859      	ldr	r1, [r3, #4]
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681a      	ldr	r2, [r3, #0]
 8008d44:	4b1d      	ldr	r3, [pc, #116]	; (8008dbc <HAL_I2C_Init+0x134>)
 8008d46:	430b      	orrs	r3, r1
 8008d48:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	68da      	ldr	r2, [r3, #12]
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008d58:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	691a      	ldr	r2, [r3, #16]
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	695b      	ldr	r3, [r3, #20]
 8008d62:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	699b      	ldr	r3, [r3, #24]
 8008d6a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	430a      	orrs	r2, r1
 8008d72:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	69d9      	ldr	r1, [r3, #28]
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	6a1a      	ldr	r2, [r3, #32]
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	430a      	orrs	r2, r1
 8008d82:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	681a      	ldr	r2, [r3, #0]
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	f042 0201 	orr.w	r2, r2, #1
 8008d92:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	2200      	movs	r2, #0
 8008d98:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	2220      	movs	r2, #32
 8008d9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	2200      	movs	r2, #0
 8008da6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2200      	movs	r2, #0
 8008dac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8008db0:	2300      	movs	r3, #0
}
 8008db2:	4618      	mov	r0, r3
 8008db4:	3708      	adds	r7, #8
 8008db6:	46bd      	mov	sp, r7
 8008db8:	bd80      	pop	{r7, pc}
 8008dba:	bf00      	nop
 8008dbc:	02008000 	.word	0x02008000

08008dc0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008dc0:	b580      	push	{r7, lr}
 8008dc2:	b088      	sub	sp, #32
 8008dc4:	af02      	add	r7, sp, #8
 8008dc6:	60f8      	str	r0, [r7, #12]
 8008dc8:	607a      	str	r2, [r7, #4]
 8008dca:	461a      	mov	r2, r3
 8008dcc:	460b      	mov	r3, r1
 8008dce:	817b      	strh	r3, [r7, #10]
 8008dd0:	4613      	mov	r3, r2
 8008dd2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008dda:	b2db      	uxtb	r3, r3
 8008ddc:	2b20      	cmp	r3, #32
 8008dde:	f040 80fd 	bne.w	8008fdc <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008de8:	2b01      	cmp	r3, #1
 8008dea:	d101      	bne.n	8008df0 <HAL_I2C_Master_Transmit+0x30>
 8008dec:	2302      	movs	r3, #2
 8008dee:	e0f6      	b.n	8008fde <HAL_I2C_Master_Transmit+0x21e>
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	2201      	movs	r2, #1
 8008df4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008df8:	f7fa fe00 	bl	80039fc <HAL_GetTick>
 8008dfc:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008dfe:	693b      	ldr	r3, [r7, #16]
 8008e00:	9300      	str	r3, [sp, #0]
 8008e02:	2319      	movs	r3, #25
 8008e04:	2201      	movs	r2, #1
 8008e06:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008e0a:	68f8      	ldr	r0, [r7, #12]
 8008e0c:	f000 fa0a 	bl	8009224 <I2C_WaitOnFlagUntilTimeout>
 8008e10:	4603      	mov	r3, r0
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d001      	beq.n	8008e1a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8008e16:	2301      	movs	r3, #1
 8008e18:	e0e1      	b.n	8008fde <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	2221      	movs	r2, #33	; 0x21
 8008e1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	2210      	movs	r2, #16
 8008e26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	687a      	ldr	r2, [r7, #4]
 8008e34:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	893a      	ldrh	r2, [r7, #8]
 8008e3a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	2200      	movs	r2, #0
 8008e40:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e46:	b29b      	uxth	r3, r3
 8008e48:	2bff      	cmp	r3, #255	; 0xff
 8008e4a:	d906      	bls.n	8008e5a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	22ff      	movs	r2, #255	; 0xff
 8008e50:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8008e52:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008e56:	617b      	str	r3, [r7, #20]
 8008e58:	e007      	b.n	8008e6a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e5e:	b29a      	uxth	r2, r3
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8008e64:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008e68:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d024      	beq.n	8008ebc <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e76:	781a      	ldrb	r2, [r3, #0]
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e82:	1c5a      	adds	r2, r3, #1
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e8c:	b29b      	uxth	r3, r3
 8008e8e:	3b01      	subs	r3, #1
 8008e90:	b29a      	uxth	r2, r3
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e9a:	3b01      	subs	r3, #1
 8008e9c:	b29a      	uxth	r2, r3
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ea6:	b2db      	uxtb	r3, r3
 8008ea8:	3301      	adds	r3, #1
 8008eaa:	b2da      	uxtb	r2, r3
 8008eac:	8979      	ldrh	r1, [r7, #10]
 8008eae:	4b4e      	ldr	r3, [pc, #312]	; (8008fe8 <HAL_I2C_Master_Transmit+0x228>)
 8008eb0:	9300      	str	r3, [sp, #0]
 8008eb2:	697b      	ldr	r3, [r7, #20]
 8008eb4:	68f8      	ldr	r0, [r7, #12]
 8008eb6:	f000 fc05 	bl	80096c4 <I2C_TransferConfig>
 8008eba:	e066      	b.n	8008f8a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ec0:	b2da      	uxtb	r2, r3
 8008ec2:	8979      	ldrh	r1, [r7, #10]
 8008ec4:	4b48      	ldr	r3, [pc, #288]	; (8008fe8 <HAL_I2C_Master_Transmit+0x228>)
 8008ec6:	9300      	str	r3, [sp, #0]
 8008ec8:	697b      	ldr	r3, [r7, #20]
 8008eca:	68f8      	ldr	r0, [r7, #12]
 8008ecc:	f000 fbfa 	bl	80096c4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8008ed0:	e05b      	b.n	8008f8a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008ed2:	693a      	ldr	r2, [r7, #16]
 8008ed4:	6a39      	ldr	r1, [r7, #32]
 8008ed6:	68f8      	ldr	r0, [r7, #12]
 8008ed8:	f000 f9fd 	bl	80092d6 <I2C_WaitOnTXISFlagUntilTimeout>
 8008edc:	4603      	mov	r3, r0
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d001      	beq.n	8008ee6 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8008ee2:	2301      	movs	r3, #1
 8008ee4:	e07b      	b.n	8008fde <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eea:	781a      	ldrb	r2, [r3, #0]
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ef6:	1c5a      	adds	r2, r3, #1
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f00:	b29b      	uxth	r3, r3
 8008f02:	3b01      	subs	r3, #1
 8008f04:	b29a      	uxth	r2, r3
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f0e:	3b01      	subs	r3, #1
 8008f10:	b29a      	uxth	r2, r3
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f1a:	b29b      	uxth	r3, r3
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d034      	beq.n	8008f8a <HAL_I2C_Master_Transmit+0x1ca>
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d130      	bne.n	8008f8a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008f28:	693b      	ldr	r3, [r7, #16]
 8008f2a:	9300      	str	r3, [sp, #0]
 8008f2c:	6a3b      	ldr	r3, [r7, #32]
 8008f2e:	2200      	movs	r2, #0
 8008f30:	2180      	movs	r1, #128	; 0x80
 8008f32:	68f8      	ldr	r0, [r7, #12]
 8008f34:	f000 f976 	bl	8009224 <I2C_WaitOnFlagUntilTimeout>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d001      	beq.n	8008f42 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8008f3e:	2301      	movs	r3, #1
 8008f40:	e04d      	b.n	8008fde <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f46:	b29b      	uxth	r3, r3
 8008f48:	2bff      	cmp	r3, #255	; 0xff
 8008f4a:	d90e      	bls.n	8008f6a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	22ff      	movs	r2, #255	; 0xff
 8008f50:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f56:	b2da      	uxtb	r2, r3
 8008f58:	8979      	ldrh	r1, [r7, #10]
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	9300      	str	r3, [sp, #0]
 8008f5e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008f62:	68f8      	ldr	r0, [r7, #12]
 8008f64:	f000 fbae 	bl	80096c4 <I2C_TransferConfig>
 8008f68:	e00f      	b.n	8008f8a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f6e:	b29a      	uxth	r2, r3
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f78:	b2da      	uxtb	r2, r3
 8008f7a:	8979      	ldrh	r1, [r7, #10]
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	9300      	str	r3, [sp, #0]
 8008f80:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008f84:	68f8      	ldr	r0, [r7, #12]
 8008f86:	f000 fb9d 	bl	80096c4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f8e:	b29b      	uxth	r3, r3
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d19e      	bne.n	8008ed2 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008f94:	693a      	ldr	r2, [r7, #16]
 8008f96:	6a39      	ldr	r1, [r7, #32]
 8008f98:	68f8      	ldr	r0, [r7, #12]
 8008f9a:	f000 f9e3 	bl	8009364 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008f9e:	4603      	mov	r3, r0
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d001      	beq.n	8008fa8 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8008fa4:	2301      	movs	r3, #1
 8008fa6:	e01a      	b.n	8008fde <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	2220      	movs	r2, #32
 8008fae:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	6859      	ldr	r1, [r3, #4]
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	681a      	ldr	r2, [r3, #0]
 8008fba:	4b0c      	ldr	r3, [pc, #48]	; (8008fec <HAL_I2C_Master_Transmit+0x22c>)
 8008fbc:	400b      	ands	r3, r1
 8008fbe:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	2220      	movs	r2, #32
 8008fc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	2200      	movs	r2, #0
 8008fcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008fd8:	2300      	movs	r3, #0
 8008fda:	e000      	b.n	8008fde <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8008fdc:	2302      	movs	r3, #2
  }
}
 8008fde:	4618      	mov	r0, r3
 8008fe0:	3718      	adds	r7, #24
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	bd80      	pop	{r7, pc}
 8008fe6:	bf00      	nop
 8008fe8:	80002000 	.word	0x80002000
 8008fec:	fe00e800 	.word	0xfe00e800

08008ff0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b088      	sub	sp, #32
 8008ff4:	af02      	add	r7, sp, #8
 8008ff6:	60f8      	str	r0, [r7, #12]
 8008ff8:	607a      	str	r2, [r7, #4]
 8008ffa:	461a      	mov	r2, r3
 8008ffc:	460b      	mov	r3, r1
 8008ffe:	817b      	strh	r3, [r7, #10]
 8009000:	4613      	mov	r3, r2
 8009002:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800900a:	b2db      	uxtb	r3, r3
 800900c:	2b20      	cmp	r3, #32
 800900e:	f040 80db 	bne.w	80091c8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009018:	2b01      	cmp	r3, #1
 800901a:	d101      	bne.n	8009020 <HAL_I2C_Master_Receive+0x30>
 800901c:	2302      	movs	r3, #2
 800901e:	e0d4      	b.n	80091ca <HAL_I2C_Master_Receive+0x1da>
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	2201      	movs	r2, #1
 8009024:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009028:	f7fa fce8 	bl	80039fc <HAL_GetTick>
 800902c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800902e:	697b      	ldr	r3, [r7, #20]
 8009030:	9300      	str	r3, [sp, #0]
 8009032:	2319      	movs	r3, #25
 8009034:	2201      	movs	r2, #1
 8009036:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800903a:	68f8      	ldr	r0, [r7, #12]
 800903c:	f000 f8f2 	bl	8009224 <I2C_WaitOnFlagUntilTimeout>
 8009040:	4603      	mov	r3, r0
 8009042:	2b00      	cmp	r3, #0
 8009044:	d001      	beq.n	800904a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8009046:	2301      	movs	r3, #1
 8009048:	e0bf      	b.n	80091ca <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	2222      	movs	r2, #34	; 0x22
 800904e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	2210      	movs	r2, #16
 8009056:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	2200      	movs	r2, #0
 800905e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	687a      	ldr	r2, [r7, #4]
 8009064:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	893a      	ldrh	r2, [r7, #8]
 800906a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	2200      	movs	r2, #0
 8009070:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009076:	b29b      	uxth	r3, r3
 8009078:	2bff      	cmp	r3, #255	; 0xff
 800907a:	d90e      	bls.n	800909a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	22ff      	movs	r2, #255	; 0xff
 8009080:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009086:	b2da      	uxtb	r2, r3
 8009088:	8979      	ldrh	r1, [r7, #10]
 800908a:	4b52      	ldr	r3, [pc, #328]	; (80091d4 <HAL_I2C_Master_Receive+0x1e4>)
 800908c:	9300      	str	r3, [sp, #0]
 800908e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009092:	68f8      	ldr	r0, [r7, #12]
 8009094:	f000 fb16 	bl	80096c4 <I2C_TransferConfig>
 8009098:	e06d      	b.n	8009176 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800909e:	b29a      	uxth	r2, r3
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80090a8:	b2da      	uxtb	r2, r3
 80090aa:	8979      	ldrh	r1, [r7, #10]
 80090ac:	4b49      	ldr	r3, [pc, #292]	; (80091d4 <HAL_I2C_Master_Receive+0x1e4>)
 80090ae:	9300      	str	r3, [sp, #0]
 80090b0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80090b4:	68f8      	ldr	r0, [r7, #12]
 80090b6:	f000 fb05 	bl	80096c4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80090ba:	e05c      	b.n	8009176 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80090bc:	697a      	ldr	r2, [r7, #20]
 80090be:	6a39      	ldr	r1, [r7, #32]
 80090c0:	68f8      	ldr	r0, [r7, #12]
 80090c2:	f000 f993 	bl	80093ec <I2C_WaitOnRXNEFlagUntilTimeout>
 80090c6:	4603      	mov	r3, r0
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d001      	beq.n	80090d0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80090cc:	2301      	movs	r3, #1
 80090ce:	e07c      	b.n	80091ca <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090da:	b2d2      	uxtb	r2, r2
 80090dc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090e2:	1c5a      	adds	r2, r3, #1
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80090ec:	3b01      	subs	r3, #1
 80090ee:	b29a      	uxth	r2, r3
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090f8:	b29b      	uxth	r3, r3
 80090fa:	3b01      	subs	r3, #1
 80090fc:	b29a      	uxth	r2, r3
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009106:	b29b      	uxth	r3, r3
 8009108:	2b00      	cmp	r3, #0
 800910a:	d034      	beq.n	8009176 <HAL_I2C_Master_Receive+0x186>
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009110:	2b00      	cmp	r3, #0
 8009112:	d130      	bne.n	8009176 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009114:	697b      	ldr	r3, [r7, #20]
 8009116:	9300      	str	r3, [sp, #0]
 8009118:	6a3b      	ldr	r3, [r7, #32]
 800911a:	2200      	movs	r2, #0
 800911c:	2180      	movs	r1, #128	; 0x80
 800911e:	68f8      	ldr	r0, [r7, #12]
 8009120:	f000 f880 	bl	8009224 <I2C_WaitOnFlagUntilTimeout>
 8009124:	4603      	mov	r3, r0
 8009126:	2b00      	cmp	r3, #0
 8009128:	d001      	beq.n	800912e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800912a:	2301      	movs	r3, #1
 800912c:	e04d      	b.n	80091ca <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009132:	b29b      	uxth	r3, r3
 8009134:	2bff      	cmp	r3, #255	; 0xff
 8009136:	d90e      	bls.n	8009156 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	22ff      	movs	r2, #255	; 0xff
 800913c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009142:	b2da      	uxtb	r2, r3
 8009144:	8979      	ldrh	r1, [r7, #10]
 8009146:	2300      	movs	r3, #0
 8009148:	9300      	str	r3, [sp, #0]
 800914a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800914e:	68f8      	ldr	r0, [r7, #12]
 8009150:	f000 fab8 	bl	80096c4 <I2C_TransferConfig>
 8009154:	e00f      	b.n	8009176 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800915a:	b29a      	uxth	r2, r3
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009164:	b2da      	uxtb	r2, r3
 8009166:	8979      	ldrh	r1, [r7, #10]
 8009168:	2300      	movs	r3, #0
 800916a:	9300      	str	r3, [sp, #0]
 800916c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009170:	68f8      	ldr	r0, [r7, #12]
 8009172:	f000 faa7 	bl	80096c4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800917a:	b29b      	uxth	r3, r3
 800917c:	2b00      	cmp	r3, #0
 800917e:	d19d      	bne.n	80090bc <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009180:	697a      	ldr	r2, [r7, #20]
 8009182:	6a39      	ldr	r1, [r7, #32]
 8009184:	68f8      	ldr	r0, [r7, #12]
 8009186:	f000 f8ed 	bl	8009364 <I2C_WaitOnSTOPFlagUntilTimeout>
 800918a:	4603      	mov	r3, r0
 800918c:	2b00      	cmp	r3, #0
 800918e:	d001      	beq.n	8009194 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8009190:	2301      	movs	r3, #1
 8009192:	e01a      	b.n	80091ca <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	2220      	movs	r2, #32
 800919a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	6859      	ldr	r1, [r3, #4]
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681a      	ldr	r2, [r3, #0]
 80091a6:	4b0c      	ldr	r3, [pc, #48]	; (80091d8 <HAL_I2C_Master_Receive+0x1e8>)
 80091a8:	400b      	ands	r3, r1
 80091aa:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	2220      	movs	r2, #32
 80091b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	2200      	movs	r2, #0
 80091b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	2200      	movs	r2, #0
 80091c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80091c4:	2300      	movs	r3, #0
 80091c6:	e000      	b.n	80091ca <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80091c8:	2302      	movs	r3, #2
  }
}
 80091ca:	4618      	mov	r0, r3
 80091cc:	3718      	adds	r7, #24
 80091ce:	46bd      	mov	sp, r7
 80091d0:	bd80      	pop	{r7, pc}
 80091d2:	bf00      	nop
 80091d4:	80002400 	.word	0x80002400
 80091d8:	fe00e800 	.word	0xfe00e800

080091dc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80091dc:	b480      	push	{r7}
 80091de:	b083      	sub	sp, #12
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	699b      	ldr	r3, [r3, #24]
 80091ea:	f003 0302 	and.w	r3, r3, #2
 80091ee:	2b02      	cmp	r3, #2
 80091f0:	d103      	bne.n	80091fa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	2200      	movs	r2, #0
 80091f8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	699b      	ldr	r3, [r3, #24]
 8009200:	f003 0301 	and.w	r3, r3, #1
 8009204:	2b01      	cmp	r3, #1
 8009206:	d007      	beq.n	8009218 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	699a      	ldr	r2, [r3, #24]
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	f042 0201 	orr.w	r2, r2, #1
 8009216:	619a      	str	r2, [r3, #24]
  }
}
 8009218:	bf00      	nop
 800921a:	370c      	adds	r7, #12
 800921c:	46bd      	mov	sp, r7
 800921e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009222:	4770      	bx	lr

08009224 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009224:	b580      	push	{r7, lr}
 8009226:	b084      	sub	sp, #16
 8009228:	af00      	add	r7, sp, #0
 800922a:	60f8      	str	r0, [r7, #12]
 800922c:	60b9      	str	r1, [r7, #8]
 800922e:	603b      	str	r3, [r7, #0]
 8009230:	4613      	mov	r3, r2
 8009232:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009234:	e03b      	b.n	80092ae <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009236:	69ba      	ldr	r2, [r7, #24]
 8009238:	6839      	ldr	r1, [r7, #0]
 800923a:	68f8      	ldr	r0, [r7, #12]
 800923c:	f000 f962 	bl	8009504 <I2C_IsErrorOccurred>
 8009240:	4603      	mov	r3, r0
 8009242:	2b00      	cmp	r3, #0
 8009244:	d001      	beq.n	800924a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8009246:	2301      	movs	r3, #1
 8009248:	e041      	b.n	80092ce <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800924a:	683b      	ldr	r3, [r7, #0]
 800924c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009250:	d02d      	beq.n	80092ae <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009252:	f7fa fbd3 	bl	80039fc <HAL_GetTick>
 8009256:	4602      	mov	r2, r0
 8009258:	69bb      	ldr	r3, [r7, #24]
 800925a:	1ad3      	subs	r3, r2, r3
 800925c:	683a      	ldr	r2, [r7, #0]
 800925e:	429a      	cmp	r2, r3
 8009260:	d302      	bcc.n	8009268 <I2C_WaitOnFlagUntilTimeout+0x44>
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d122      	bne.n	80092ae <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	699a      	ldr	r2, [r3, #24]
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	4013      	ands	r3, r2
 8009272:	68ba      	ldr	r2, [r7, #8]
 8009274:	429a      	cmp	r2, r3
 8009276:	bf0c      	ite	eq
 8009278:	2301      	moveq	r3, #1
 800927a:	2300      	movne	r3, #0
 800927c:	b2db      	uxtb	r3, r3
 800927e:	461a      	mov	r2, r3
 8009280:	79fb      	ldrb	r3, [r7, #7]
 8009282:	429a      	cmp	r2, r3
 8009284:	d113      	bne.n	80092ae <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800928a:	f043 0220 	orr.w	r2, r3, #32
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	2220      	movs	r2, #32
 8009296:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	2200      	movs	r2, #0
 800929e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	2200      	movs	r2, #0
 80092a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 80092aa:	2301      	movs	r3, #1
 80092ac:	e00f      	b.n	80092ce <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	699a      	ldr	r2, [r3, #24]
 80092b4:	68bb      	ldr	r3, [r7, #8]
 80092b6:	4013      	ands	r3, r2
 80092b8:	68ba      	ldr	r2, [r7, #8]
 80092ba:	429a      	cmp	r2, r3
 80092bc:	bf0c      	ite	eq
 80092be:	2301      	moveq	r3, #1
 80092c0:	2300      	movne	r3, #0
 80092c2:	b2db      	uxtb	r3, r3
 80092c4:	461a      	mov	r2, r3
 80092c6:	79fb      	ldrb	r3, [r7, #7]
 80092c8:	429a      	cmp	r2, r3
 80092ca:	d0b4      	beq.n	8009236 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80092cc:	2300      	movs	r3, #0
}
 80092ce:	4618      	mov	r0, r3
 80092d0:	3710      	adds	r7, #16
 80092d2:	46bd      	mov	sp, r7
 80092d4:	bd80      	pop	{r7, pc}

080092d6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80092d6:	b580      	push	{r7, lr}
 80092d8:	b084      	sub	sp, #16
 80092da:	af00      	add	r7, sp, #0
 80092dc:	60f8      	str	r0, [r7, #12]
 80092de:	60b9      	str	r1, [r7, #8]
 80092e0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80092e2:	e033      	b.n	800934c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80092e4:	687a      	ldr	r2, [r7, #4]
 80092e6:	68b9      	ldr	r1, [r7, #8]
 80092e8:	68f8      	ldr	r0, [r7, #12]
 80092ea:	f000 f90b 	bl	8009504 <I2C_IsErrorOccurred>
 80092ee:	4603      	mov	r3, r0
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d001      	beq.n	80092f8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80092f4:	2301      	movs	r3, #1
 80092f6:	e031      	b.n	800935c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80092f8:	68bb      	ldr	r3, [r7, #8]
 80092fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80092fe:	d025      	beq.n	800934c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009300:	f7fa fb7c 	bl	80039fc <HAL_GetTick>
 8009304:	4602      	mov	r2, r0
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	1ad3      	subs	r3, r2, r3
 800930a:	68ba      	ldr	r2, [r7, #8]
 800930c:	429a      	cmp	r2, r3
 800930e:	d302      	bcc.n	8009316 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009310:	68bb      	ldr	r3, [r7, #8]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d11a      	bne.n	800934c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	699b      	ldr	r3, [r3, #24]
 800931c:	f003 0302 	and.w	r3, r3, #2
 8009320:	2b02      	cmp	r3, #2
 8009322:	d013      	beq.n	800934c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009328:	f043 0220 	orr.w	r2, r3, #32
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	2220      	movs	r2, #32
 8009334:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	2200      	movs	r2, #0
 800933c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	2200      	movs	r2, #0
 8009344:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8009348:	2301      	movs	r3, #1
 800934a:	e007      	b.n	800935c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	699b      	ldr	r3, [r3, #24]
 8009352:	f003 0302 	and.w	r3, r3, #2
 8009356:	2b02      	cmp	r3, #2
 8009358:	d1c4      	bne.n	80092e4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800935a:	2300      	movs	r3, #0
}
 800935c:	4618      	mov	r0, r3
 800935e:	3710      	adds	r7, #16
 8009360:	46bd      	mov	sp, r7
 8009362:	bd80      	pop	{r7, pc}

08009364 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009364:	b580      	push	{r7, lr}
 8009366:	b084      	sub	sp, #16
 8009368:	af00      	add	r7, sp, #0
 800936a:	60f8      	str	r0, [r7, #12]
 800936c:	60b9      	str	r1, [r7, #8]
 800936e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009370:	e02f      	b.n	80093d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009372:	687a      	ldr	r2, [r7, #4]
 8009374:	68b9      	ldr	r1, [r7, #8]
 8009376:	68f8      	ldr	r0, [r7, #12]
 8009378:	f000 f8c4 	bl	8009504 <I2C_IsErrorOccurred>
 800937c:	4603      	mov	r3, r0
 800937e:	2b00      	cmp	r3, #0
 8009380:	d001      	beq.n	8009386 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009382:	2301      	movs	r3, #1
 8009384:	e02d      	b.n	80093e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009386:	f7fa fb39 	bl	80039fc <HAL_GetTick>
 800938a:	4602      	mov	r2, r0
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	1ad3      	subs	r3, r2, r3
 8009390:	68ba      	ldr	r2, [r7, #8]
 8009392:	429a      	cmp	r2, r3
 8009394:	d302      	bcc.n	800939c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009396:	68bb      	ldr	r3, [r7, #8]
 8009398:	2b00      	cmp	r3, #0
 800939a:	d11a      	bne.n	80093d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	699b      	ldr	r3, [r3, #24]
 80093a2:	f003 0320 	and.w	r3, r3, #32
 80093a6:	2b20      	cmp	r3, #32
 80093a8:	d013      	beq.n	80093d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80093ae:	f043 0220 	orr.w	r2, r3, #32
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	2220      	movs	r2, #32
 80093ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	2200      	movs	r2, #0
 80093c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	2200      	movs	r2, #0
 80093ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80093ce:	2301      	movs	r3, #1
 80093d0:	e007      	b.n	80093e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	699b      	ldr	r3, [r3, #24]
 80093d8:	f003 0320 	and.w	r3, r3, #32
 80093dc:	2b20      	cmp	r3, #32
 80093de:	d1c8      	bne.n	8009372 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80093e0:	2300      	movs	r3, #0
}
 80093e2:	4618      	mov	r0, r3
 80093e4:	3710      	adds	r7, #16
 80093e6:	46bd      	mov	sp, r7
 80093e8:	bd80      	pop	{r7, pc}
	...

080093ec <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b086      	sub	sp, #24
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	60f8      	str	r0, [r7, #12]
 80093f4:	60b9      	str	r1, [r7, #8]
 80093f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80093f8:	2300      	movs	r3, #0
 80093fa:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80093fc:	e071      	b.n	80094e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80093fe:	687a      	ldr	r2, [r7, #4]
 8009400:	68b9      	ldr	r1, [r7, #8]
 8009402:	68f8      	ldr	r0, [r7, #12]
 8009404:	f000 f87e 	bl	8009504 <I2C_IsErrorOccurred>
 8009408:	4603      	mov	r3, r0
 800940a:	2b00      	cmp	r3, #0
 800940c:	d001      	beq.n	8009412 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800940e:	2301      	movs	r3, #1
 8009410:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	699b      	ldr	r3, [r3, #24]
 8009418:	f003 0320 	and.w	r3, r3, #32
 800941c:	2b20      	cmp	r3, #32
 800941e:	d13b      	bne.n	8009498 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8009420:	7dfb      	ldrb	r3, [r7, #23]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d138      	bne.n	8009498 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	699b      	ldr	r3, [r3, #24]
 800942c:	f003 0304 	and.w	r3, r3, #4
 8009430:	2b04      	cmp	r3, #4
 8009432:	d105      	bne.n	8009440 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009438:	2b00      	cmp	r3, #0
 800943a:	d001      	beq.n	8009440 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800943c:	2300      	movs	r3, #0
 800943e:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	699b      	ldr	r3, [r3, #24]
 8009446:	f003 0310 	and.w	r3, r3, #16
 800944a:	2b10      	cmp	r3, #16
 800944c:	d121      	bne.n	8009492 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	2210      	movs	r2, #16
 8009454:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	2204      	movs	r2, #4
 800945a:	645a      	str	r2, [r3, #68]	; 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	2220      	movs	r2, #32
 8009462:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	6859      	ldr	r1, [r3, #4]
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	681a      	ldr	r2, [r3, #0]
 800946e:	4b24      	ldr	r3, [pc, #144]	; (8009500 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8009470:	400b      	ands	r3, r1
 8009472:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	2220      	movs	r2, #32
 8009478:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	2200      	movs	r2, #0
 8009480:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	2200      	movs	r2, #0
 8009488:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        status = HAL_ERROR;
 800948c:	2301      	movs	r3, #1
 800948e:	75fb      	strb	r3, [r7, #23]
 8009490:	e002      	b.n	8009498 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	2200      	movs	r2, #0
 8009496:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8009498:	f7fa fab0 	bl	80039fc <HAL_GetTick>
 800949c:	4602      	mov	r2, r0
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	1ad3      	subs	r3, r2, r3
 80094a2:	68ba      	ldr	r2, [r7, #8]
 80094a4:	429a      	cmp	r2, r3
 80094a6:	d302      	bcc.n	80094ae <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80094a8:	68bb      	ldr	r3, [r7, #8]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d119      	bne.n	80094e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80094ae:	7dfb      	ldrb	r3, [r7, #23]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d116      	bne.n	80094e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	699b      	ldr	r3, [r3, #24]
 80094ba:	f003 0304 	and.w	r3, r3, #4
 80094be:	2b04      	cmp	r3, #4
 80094c0:	d00f      	beq.n	80094e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80094c6:	f043 0220 	orr.w	r2, r3, #32
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	2220      	movs	r2, #32
 80094d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	2200      	movs	r2, #0
 80094da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        status = HAL_ERROR;
 80094de:	2301      	movs	r3, #1
 80094e0:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	699b      	ldr	r3, [r3, #24]
 80094e8:	f003 0304 	and.w	r3, r3, #4
 80094ec:	2b04      	cmp	r3, #4
 80094ee:	d002      	beq.n	80094f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80094f0:	7dfb      	ldrb	r3, [r7, #23]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d083      	beq.n	80093fe <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80094f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80094f8:	4618      	mov	r0, r3
 80094fa:	3718      	adds	r7, #24
 80094fc:	46bd      	mov	sp, r7
 80094fe:	bd80      	pop	{r7, pc}
 8009500:	fe00e800 	.word	0xfe00e800

08009504 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009504:	b580      	push	{r7, lr}
 8009506:	b08a      	sub	sp, #40	; 0x28
 8009508:	af00      	add	r7, sp, #0
 800950a:	60f8      	str	r0, [r7, #12]
 800950c:	60b9      	str	r1, [r7, #8]
 800950e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009510:	2300      	movs	r3, #0
 8009512:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	699b      	ldr	r3, [r3, #24]
 800951c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800951e:	2300      	movs	r3, #0
 8009520:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009526:	69bb      	ldr	r3, [r7, #24]
 8009528:	f003 0310 	and.w	r3, r3, #16
 800952c:	2b00      	cmp	r3, #0
 800952e:	d068      	beq.n	8009602 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	2210      	movs	r2, #16
 8009536:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009538:	e049      	b.n	80095ce <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009540:	d045      	beq.n	80095ce <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009542:	f7fa fa5b 	bl	80039fc <HAL_GetTick>
 8009546:	4602      	mov	r2, r0
 8009548:	69fb      	ldr	r3, [r7, #28]
 800954a:	1ad3      	subs	r3, r2, r3
 800954c:	68ba      	ldr	r2, [r7, #8]
 800954e:	429a      	cmp	r2, r3
 8009550:	d302      	bcc.n	8009558 <I2C_IsErrorOccurred+0x54>
 8009552:	68bb      	ldr	r3, [r7, #8]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d13a      	bne.n	80095ce <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	685b      	ldr	r3, [r3, #4]
 800955e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009562:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800956a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	699b      	ldr	r3, [r3, #24]
 8009572:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009576:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800957a:	d121      	bne.n	80095c0 <I2C_IsErrorOccurred+0xbc>
 800957c:	697b      	ldr	r3, [r7, #20]
 800957e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009582:	d01d      	beq.n	80095c0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8009584:	7cfb      	ldrb	r3, [r7, #19]
 8009586:	2b20      	cmp	r3, #32
 8009588:	d01a      	beq.n	80095c0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	685a      	ldr	r2, [r3, #4]
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009598:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800959a:	f7fa fa2f 	bl	80039fc <HAL_GetTick>
 800959e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80095a0:	e00e      	b.n	80095c0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80095a2:	f7fa fa2b 	bl	80039fc <HAL_GetTick>
 80095a6:	4602      	mov	r2, r0
 80095a8:	69fb      	ldr	r3, [r7, #28]
 80095aa:	1ad3      	subs	r3, r2, r3
 80095ac:	2b19      	cmp	r3, #25
 80095ae:	d907      	bls.n	80095c0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80095b0:	6a3b      	ldr	r3, [r7, #32]
 80095b2:	f043 0320 	orr.w	r3, r3, #32
 80095b6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80095b8:	2301      	movs	r3, #1
 80095ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80095be:	e006      	b.n	80095ce <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	699b      	ldr	r3, [r3, #24]
 80095c6:	f003 0320 	and.w	r3, r3, #32
 80095ca:	2b20      	cmp	r3, #32
 80095cc:	d1e9      	bne.n	80095a2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	699b      	ldr	r3, [r3, #24]
 80095d4:	f003 0320 	and.w	r3, r3, #32
 80095d8:	2b20      	cmp	r3, #32
 80095da:	d003      	beq.n	80095e4 <I2C_IsErrorOccurred+0xe0>
 80095dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d0aa      	beq.n	800953a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80095e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d103      	bne.n	80095f4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	2220      	movs	r2, #32
 80095f2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80095f4:	6a3b      	ldr	r3, [r7, #32]
 80095f6:	f043 0304 	orr.w	r3, r3, #4
 80095fa:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80095fc:	2301      	movs	r3, #1
 80095fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	699b      	ldr	r3, [r3, #24]
 8009608:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800960a:	69bb      	ldr	r3, [r7, #24]
 800960c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009610:	2b00      	cmp	r3, #0
 8009612:	d00b      	beq.n	800962c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009614:	6a3b      	ldr	r3, [r7, #32]
 8009616:	f043 0301 	orr.w	r3, r3, #1
 800961a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009624:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009626:	2301      	movs	r3, #1
 8009628:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800962c:	69bb      	ldr	r3, [r7, #24]
 800962e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009632:	2b00      	cmp	r3, #0
 8009634:	d00b      	beq.n	800964e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009636:	6a3b      	ldr	r3, [r7, #32]
 8009638:	f043 0308 	orr.w	r3, r3, #8
 800963c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009646:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009648:	2301      	movs	r3, #1
 800964a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800964e:	69bb      	ldr	r3, [r7, #24]
 8009650:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009654:	2b00      	cmp	r3, #0
 8009656:	d00b      	beq.n	8009670 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009658:	6a3b      	ldr	r3, [r7, #32]
 800965a:	f043 0302 	orr.w	r3, r3, #2
 800965e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009668:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800966a:	2301      	movs	r3, #1
 800966c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8009670:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009674:	2b00      	cmp	r3, #0
 8009676:	d01c      	beq.n	80096b2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009678:	68f8      	ldr	r0, [r7, #12]
 800967a:	f7ff fdaf 	bl	80091dc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	6859      	ldr	r1, [r3, #4]
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	681a      	ldr	r2, [r3, #0]
 8009688:	4b0d      	ldr	r3, [pc, #52]	; (80096c0 <I2C_IsErrorOccurred+0x1bc>)
 800968a:	400b      	ands	r3, r1
 800968c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009692:	6a3b      	ldr	r3, [r7, #32]
 8009694:	431a      	orrs	r2, r3
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	2220      	movs	r2, #32
 800969e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	2200      	movs	r2, #0
 80096a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	2200      	movs	r2, #0
 80096ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80096b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80096b6:	4618      	mov	r0, r3
 80096b8:	3728      	adds	r7, #40	; 0x28
 80096ba:	46bd      	mov	sp, r7
 80096bc:	bd80      	pop	{r7, pc}
 80096be:	bf00      	nop
 80096c0:	fe00e800 	.word	0xfe00e800

080096c4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80096c4:	b480      	push	{r7}
 80096c6:	b087      	sub	sp, #28
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	60f8      	str	r0, [r7, #12]
 80096cc:	607b      	str	r3, [r7, #4]
 80096ce:	460b      	mov	r3, r1
 80096d0:	817b      	strh	r3, [r7, #10]
 80096d2:	4613      	mov	r3, r2
 80096d4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80096d6:	897b      	ldrh	r3, [r7, #10]
 80096d8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80096dc:	7a7b      	ldrb	r3, [r7, #9]
 80096de:	041b      	lsls	r3, r3, #16
 80096e0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80096e4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80096ea:	6a3b      	ldr	r3, [r7, #32]
 80096ec:	4313      	orrs	r3, r2
 80096ee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80096f2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	685a      	ldr	r2, [r3, #4]
 80096fa:	6a3b      	ldr	r3, [r7, #32]
 80096fc:	0d5b      	lsrs	r3, r3, #21
 80096fe:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8009702:	4b08      	ldr	r3, [pc, #32]	; (8009724 <I2C_TransferConfig+0x60>)
 8009704:	430b      	orrs	r3, r1
 8009706:	43db      	mvns	r3, r3
 8009708:	ea02 0103 	and.w	r1, r2, r3
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	697a      	ldr	r2, [r7, #20]
 8009712:	430a      	orrs	r2, r1
 8009714:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009716:	bf00      	nop
 8009718:	371c      	adds	r7, #28
 800971a:	46bd      	mov	sp, r7
 800971c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009720:	4770      	bx	lr
 8009722:	bf00      	nop
 8009724:	03ff63ff 	.word	0x03ff63ff

08009728 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009728:	b480      	push	{r7}
 800972a:	b083      	sub	sp, #12
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
 8009730:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009738:	b2db      	uxtb	r3, r3
 800973a:	2b20      	cmp	r3, #32
 800973c:	d138      	bne.n	80097b0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009744:	2b01      	cmp	r3, #1
 8009746:	d101      	bne.n	800974c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009748:	2302      	movs	r3, #2
 800974a:	e032      	b.n	80097b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	2201      	movs	r2, #1
 8009750:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2224      	movs	r2, #36	; 0x24
 8009758:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	681a      	ldr	r2, [r3, #0]
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	f022 0201 	bic.w	r2, r2, #1
 800976a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	681a      	ldr	r2, [r3, #0]
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800977a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	6819      	ldr	r1, [r3, #0]
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	683a      	ldr	r2, [r7, #0]
 8009788:	430a      	orrs	r2, r1
 800978a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	681a      	ldr	r2, [r3, #0]
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	f042 0201 	orr.w	r2, r2, #1
 800979a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2220      	movs	r2, #32
 80097a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2200      	movs	r2, #0
 80097a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80097ac:	2300      	movs	r3, #0
 80097ae:	e000      	b.n	80097b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80097b0:	2302      	movs	r3, #2
  }
}
 80097b2:	4618      	mov	r0, r3
 80097b4:	370c      	adds	r7, #12
 80097b6:	46bd      	mov	sp, r7
 80097b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097bc:	4770      	bx	lr

080097be <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80097be:	b480      	push	{r7}
 80097c0:	b085      	sub	sp, #20
 80097c2:	af00      	add	r7, sp, #0
 80097c4:	6078      	str	r0, [r7, #4]
 80097c6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80097ce:	b2db      	uxtb	r3, r3
 80097d0:	2b20      	cmp	r3, #32
 80097d2:	d139      	bne.n	8009848 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80097da:	2b01      	cmp	r3, #1
 80097dc:	d101      	bne.n	80097e2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80097de:	2302      	movs	r3, #2
 80097e0:	e033      	b.n	800984a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	2201      	movs	r2, #1
 80097e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	2224      	movs	r2, #36	; 0x24
 80097ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	681a      	ldr	r2, [r3, #0]
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	f022 0201 	bic.w	r2, r2, #1
 8009800:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8009810:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	021b      	lsls	r3, r3, #8
 8009816:	68fa      	ldr	r2, [r7, #12]
 8009818:	4313      	orrs	r3, r2
 800981a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	68fa      	ldr	r2, [r7, #12]
 8009822:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	681a      	ldr	r2, [r3, #0]
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	f042 0201 	orr.w	r2, r2, #1
 8009832:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2220      	movs	r2, #32
 8009838:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2200      	movs	r2, #0
 8009840:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009844:	2300      	movs	r3, #0
 8009846:	e000      	b.n	800984a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009848:	2302      	movs	r3, #2
  }
}
 800984a:	4618      	mov	r0, r3
 800984c:	3714      	adds	r7, #20
 800984e:	46bd      	mov	sp, r7
 8009850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009854:	4770      	bx	lr
	...

08009858 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C5 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C5 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8009858:	b480      	push	{r7}
 800985a:	b085      	sub	sp, #20
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009860:	4b0d      	ldr	r3, [pc, #52]	; (8009898 <HAL_I2CEx_EnableFastModePlus+0x40>)
 8009862:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8009866:	4a0c      	ldr	r2, [pc, #48]	; (8009898 <HAL_I2CEx_EnableFastModePlus+0x40>)
 8009868:	f043 0302 	orr.w	r3, r3, #2
 800986c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8009870:	4b09      	ldr	r3, [pc, #36]	; (8009898 <HAL_I2CEx_EnableFastModePlus+0x40>)
 8009872:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8009876:	f003 0302 	and.w	r3, r3, #2
 800987a:	60fb      	str	r3, [r7, #12]
 800987c:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus);
 800987e:	4b07      	ldr	r3, [pc, #28]	; (800989c <HAL_I2CEx_EnableFastModePlus+0x44>)
 8009880:	685a      	ldr	r2, [r3, #4]
 8009882:	4906      	ldr	r1, [pc, #24]	; (800989c <HAL_I2CEx_EnableFastModePlus+0x44>)
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	4313      	orrs	r3, r2
 8009888:	604b      	str	r3, [r1, #4]
}
 800988a:	bf00      	nop
 800988c:	3714      	adds	r7, #20
 800988e:	46bd      	mov	sp, r7
 8009890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009894:	4770      	bx	lr
 8009896:	bf00      	nop
 8009898:	58024400 	.word	0x58024400
 800989c:	58000400 	.word	0x58000400

080098a0 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess (void)
{
 80098a0:	b480      	push	{r7}
 80098a2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT (PWR->CR1, PWR_CR1_DBP);
 80098a4:	4b05      	ldr	r3, [pc, #20]	; (80098bc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	4a04      	ldr	r2, [pc, #16]	; (80098bc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80098aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80098ae:	6013      	str	r3, [r2, #0]
}
 80098b0:	bf00      	nop
 80098b2:	46bd      	mov	sp, r7
 80098b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b8:	4770      	bx	lr
 80098ba:	bf00      	nop
 80098bc:	58024800 	.word	0x58024800

080098c0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80098c0:	b580      	push	{r7, lr}
 80098c2:	b084      	sub	sp, #16
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80098c8:	4b19      	ldr	r3, [pc, #100]	; (8009930 <HAL_PWREx_ConfigSupply+0x70>)
 80098ca:	68db      	ldr	r3, [r3, #12]
 80098cc:	f003 0304 	and.w	r3, r3, #4
 80098d0:	2b04      	cmp	r3, #4
 80098d2:	d00a      	beq.n	80098ea <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80098d4:	4b16      	ldr	r3, [pc, #88]	; (8009930 <HAL_PWREx_ConfigSupply+0x70>)
 80098d6:	68db      	ldr	r3, [r3, #12]
 80098d8:	f003 0307 	and.w	r3, r3, #7
 80098dc:	687a      	ldr	r2, [r7, #4]
 80098de:	429a      	cmp	r2, r3
 80098e0:	d001      	beq.n	80098e6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80098e2:	2301      	movs	r3, #1
 80098e4:	e01f      	b.n	8009926 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80098e6:	2300      	movs	r3, #0
 80098e8:	e01d      	b.n	8009926 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80098ea:	4b11      	ldr	r3, [pc, #68]	; (8009930 <HAL_PWREx_ConfigSupply+0x70>)
 80098ec:	68db      	ldr	r3, [r3, #12]
 80098ee:	f023 0207 	bic.w	r2, r3, #7
 80098f2:	490f      	ldr	r1, [pc, #60]	; (8009930 <HAL_PWREx_ConfigSupply+0x70>)
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	4313      	orrs	r3, r2
 80098f8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80098fa:	f7fa f87f 	bl	80039fc <HAL_GetTick>
 80098fe:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009900:	e009      	b.n	8009916 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8009902:	f7fa f87b 	bl	80039fc <HAL_GetTick>
 8009906:	4602      	mov	r2, r0
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	1ad3      	subs	r3, r2, r3
 800990c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009910:	d901      	bls.n	8009916 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8009912:	2301      	movs	r3, #1
 8009914:	e007      	b.n	8009926 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009916:	4b06      	ldr	r3, [pc, #24]	; (8009930 <HAL_PWREx_ConfigSupply+0x70>)
 8009918:	685b      	ldr	r3, [r3, #4]
 800991a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800991e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009922:	d1ee      	bne.n	8009902 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8009924:	2300      	movs	r3, #0
}
 8009926:	4618      	mov	r0, r3
 8009928:	3710      	adds	r7, #16
 800992a:	46bd      	mov	sp, r7
 800992c:	bd80      	pop	{r7, pc}
 800992e:	bf00      	nop
 8009930:	58024800 	.word	0x58024800

08009934 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b08c      	sub	sp, #48	; 0x30
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d102      	bne.n	8009948 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8009942:	2301      	movs	r3, #1
 8009944:	f000 bc48 	b.w	800a1d8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	f003 0301 	and.w	r3, r3, #1
 8009950:	2b00      	cmp	r3, #0
 8009952:	f000 8088 	beq.w	8009a66 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009956:	4b99      	ldr	r3, [pc, #612]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 8009958:	691b      	ldr	r3, [r3, #16]
 800995a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800995e:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009960:	4b96      	ldr	r3, [pc, #600]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 8009962:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009964:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8009966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009968:	2b10      	cmp	r3, #16
 800996a:	d007      	beq.n	800997c <HAL_RCC_OscConfig+0x48>
 800996c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800996e:	2b18      	cmp	r3, #24
 8009970:	d111      	bne.n	8009996 <HAL_RCC_OscConfig+0x62>
 8009972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009974:	f003 0303 	and.w	r3, r3, #3
 8009978:	2b02      	cmp	r3, #2
 800997a:	d10c      	bne.n	8009996 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800997c:	4b8f      	ldr	r3, [pc, #572]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009984:	2b00      	cmp	r3, #0
 8009986:	d06d      	beq.n	8009a64 <HAL_RCC_OscConfig+0x130>
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	685b      	ldr	r3, [r3, #4]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d169      	bne.n	8009a64 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8009990:	2301      	movs	r3, #1
 8009992:	f000 bc21 	b.w	800a1d8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	685b      	ldr	r3, [r3, #4]
 800999a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800999e:	d106      	bne.n	80099ae <HAL_RCC_OscConfig+0x7a>
 80099a0:	4b86      	ldr	r3, [pc, #536]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	4a85      	ldr	r2, [pc, #532]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 80099a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80099aa:	6013      	str	r3, [r2, #0]
 80099ac:	e02e      	b.n	8009a0c <HAL_RCC_OscConfig+0xd8>
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	685b      	ldr	r3, [r3, #4]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d10c      	bne.n	80099d0 <HAL_RCC_OscConfig+0x9c>
 80099b6:	4b81      	ldr	r3, [pc, #516]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	4a80      	ldr	r2, [pc, #512]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 80099bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80099c0:	6013      	str	r3, [r2, #0]
 80099c2:	4b7e      	ldr	r3, [pc, #504]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	4a7d      	ldr	r2, [pc, #500]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 80099c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80099cc:	6013      	str	r3, [r2, #0]
 80099ce:	e01d      	b.n	8009a0c <HAL_RCC_OscConfig+0xd8>
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	685b      	ldr	r3, [r3, #4]
 80099d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80099d8:	d10c      	bne.n	80099f4 <HAL_RCC_OscConfig+0xc0>
 80099da:	4b78      	ldr	r3, [pc, #480]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	4a77      	ldr	r2, [pc, #476]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 80099e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80099e4:	6013      	str	r3, [r2, #0]
 80099e6:	4b75      	ldr	r3, [pc, #468]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	4a74      	ldr	r2, [pc, #464]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 80099ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80099f0:	6013      	str	r3, [r2, #0]
 80099f2:	e00b      	b.n	8009a0c <HAL_RCC_OscConfig+0xd8>
 80099f4:	4b71      	ldr	r3, [pc, #452]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	4a70      	ldr	r2, [pc, #448]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 80099fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80099fe:	6013      	str	r3, [r2, #0]
 8009a00:	4b6e      	ldr	r3, [pc, #440]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	4a6d      	ldr	r2, [pc, #436]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 8009a06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009a0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	685b      	ldr	r3, [r3, #4]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d013      	beq.n	8009a3c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a14:	f7f9 fff2 	bl	80039fc <HAL_GetTick>
 8009a18:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009a1a:	e008      	b.n	8009a2e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009a1c:	f7f9 ffee 	bl	80039fc <HAL_GetTick>
 8009a20:	4602      	mov	r2, r0
 8009a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a24:	1ad3      	subs	r3, r2, r3
 8009a26:	2b64      	cmp	r3, #100	; 0x64
 8009a28:	d901      	bls.n	8009a2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009a2a:	2303      	movs	r3, #3
 8009a2c:	e3d4      	b.n	800a1d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009a2e:	4b63      	ldr	r3, [pc, #396]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d0f0      	beq.n	8009a1c <HAL_RCC_OscConfig+0xe8>
 8009a3a:	e014      	b.n	8009a66 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a3c:	f7f9 ffde 	bl	80039fc <HAL_GetTick>
 8009a40:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009a42:	e008      	b.n	8009a56 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009a44:	f7f9 ffda 	bl	80039fc <HAL_GetTick>
 8009a48:	4602      	mov	r2, r0
 8009a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a4c:	1ad3      	subs	r3, r2, r3
 8009a4e:	2b64      	cmp	r3, #100	; 0x64
 8009a50:	d901      	bls.n	8009a56 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8009a52:	2303      	movs	r3, #3
 8009a54:	e3c0      	b.n	800a1d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009a56:	4b59      	ldr	r3, [pc, #356]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d1f0      	bne.n	8009a44 <HAL_RCC_OscConfig+0x110>
 8009a62:	e000      	b.n	8009a66 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009a64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	f003 0302 	and.w	r3, r3, #2
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	f000 80ca 	beq.w	8009c08 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009a74:	4b51      	ldr	r3, [pc, #324]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 8009a76:	691b      	ldr	r3, [r3, #16]
 8009a78:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009a7c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009a7e:	4b4f      	ldr	r3, [pc, #316]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 8009a80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a82:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8009a84:	6a3b      	ldr	r3, [r7, #32]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d007      	beq.n	8009a9a <HAL_RCC_OscConfig+0x166>
 8009a8a:	6a3b      	ldr	r3, [r7, #32]
 8009a8c:	2b18      	cmp	r3, #24
 8009a8e:	d156      	bne.n	8009b3e <HAL_RCC_OscConfig+0x20a>
 8009a90:	69fb      	ldr	r3, [r7, #28]
 8009a92:	f003 0303 	and.w	r3, r3, #3
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d151      	bne.n	8009b3e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009a9a:	4b48      	ldr	r3, [pc, #288]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f003 0304 	and.w	r3, r3, #4
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d005      	beq.n	8009ab2 <HAL_RCC_OscConfig+0x17e>
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	68db      	ldr	r3, [r3, #12]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d101      	bne.n	8009ab2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8009aae:	2301      	movs	r3, #1
 8009ab0:	e392      	b.n	800a1d8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009ab2:	4b42      	ldr	r3, [pc, #264]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	f023 0219 	bic.w	r2, r3, #25
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	68db      	ldr	r3, [r3, #12]
 8009abe:	493f      	ldr	r1, [pc, #252]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 8009ac0:	4313      	orrs	r3, r2
 8009ac2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ac4:	f7f9 ff9a 	bl	80039fc <HAL_GetTick>
 8009ac8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009aca:	e008      	b.n	8009ade <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009acc:	f7f9 ff96 	bl	80039fc <HAL_GetTick>
 8009ad0:	4602      	mov	r2, r0
 8009ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ad4:	1ad3      	subs	r3, r2, r3
 8009ad6:	2b02      	cmp	r3, #2
 8009ad8:	d901      	bls.n	8009ade <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8009ada:	2303      	movs	r3, #3
 8009adc:	e37c      	b.n	800a1d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009ade:	4b37      	ldr	r3, [pc, #220]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	f003 0304 	and.w	r3, r3, #4
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d0f0      	beq.n	8009acc <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009aea:	f7f9 ff93 	bl	8003a14 <HAL_GetREVID>
 8009aee:	4603      	mov	r3, r0
 8009af0:	f241 0203 	movw	r2, #4099	; 0x1003
 8009af4:	4293      	cmp	r3, r2
 8009af6:	d817      	bhi.n	8009b28 <HAL_RCC_OscConfig+0x1f4>
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	691b      	ldr	r3, [r3, #16]
 8009afc:	2b40      	cmp	r3, #64	; 0x40
 8009afe:	d108      	bne.n	8009b12 <HAL_RCC_OscConfig+0x1de>
 8009b00:	4b2e      	ldr	r3, [pc, #184]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 8009b02:	685b      	ldr	r3, [r3, #4]
 8009b04:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8009b08:	4a2c      	ldr	r2, [pc, #176]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 8009b0a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009b0e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009b10:	e07a      	b.n	8009c08 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009b12:	4b2a      	ldr	r3, [pc, #168]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 8009b14:	685b      	ldr	r3, [r3, #4]
 8009b16:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	691b      	ldr	r3, [r3, #16]
 8009b1e:	031b      	lsls	r3, r3, #12
 8009b20:	4926      	ldr	r1, [pc, #152]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 8009b22:	4313      	orrs	r3, r2
 8009b24:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009b26:	e06f      	b.n	8009c08 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009b28:	4b24      	ldr	r3, [pc, #144]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 8009b2a:	685b      	ldr	r3, [r3, #4]
 8009b2c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	691b      	ldr	r3, [r3, #16]
 8009b34:	061b      	lsls	r3, r3, #24
 8009b36:	4921      	ldr	r1, [pc, #132]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 8009b38:	4313      	orrs	r3, r2
 8009b3a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009b3c:	e064      	b.n	8009c08 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	68db      	ldr	r3, [r3, #12]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d047      	beq.n	8009bd6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009b46:	4b1d      	ldr	r3, [pc, #116]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	f023 0219 	bic.w	r2, r3, #25
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	68db      	ldr	r3, [r3, #12]
 8009b52:	491a      	ldr	r1, [pc, #104]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 8009b54:	4313      	orrs	r3, r2
 8009b56:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b58:	f7f9 ff50 	bl	80039fc <HAL_GetTick>
 8009b5c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009b5e:	e008      	b.n	8009b72 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009b60:	f7f9 ff4c 	bl	80039fc <HAL_GetTick>
 8009b64:	4602      	mov	r2, r0
 8009b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b68:	1ad3      	subs	r3, r2, r3
 8009b6a:	2b02      	cmp	r3, #2
 8009b6c:	d901      	bls.n	8009b72 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8009b6e:	2303      	movs	r3, #3
 8009b70:	e332      	b.n	800a1d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009b72:	4b12      	ldr	r3, [pc, #72]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	f003 0304 	and.w	r3, r3, #4
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d0f0      	beq.n	8009b60 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009b7e:	f7f9 ff49 	bl	8003a14 <HAL_GetREVID>
 8009b82:	4603      	mov	r3, r0
 8009b84:	f241 0203 	movw	r2, #4099	; 0x1003
 8009b88:	4293      	cmp	r3, r2
 8009b8a:	d819      	bhi.n	8009bc0 <HAL_RCC_OscConfig+0x28c>
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	691b      	ldr	r3, [r3, #16]
 8009b90:	2b40      	cmp	r3, #64	; 0x40
 8009b92:	d108      	bne.n	8009ba6 <HAL_RCC_OscConfig+0x272>
 8009b94:	4b09      	ldr	r3, [pc, #36]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 8009b96:	685b      	ldr	r3, [r3, #4]
 8009b98:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8009b9c:	4a07      	ldr	r2, [pc, #28]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 8009b9e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009ba2:	6053      	str	r3, [r2, #4]
 8009ba4:	e030      	b.n	8009c08 <HAL_RCC_OscConfig+0x2d4>
 8009ba6:	4b05      	ldr	r3, [pc, #20]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 8009ba8:	685b      	ldr	r3, [r3, #4]
 8009baa:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	691b      	ldr	r3, [r3, #16]
 8009bb2:	031b      	lsls	r3, r3, #12
 8009bb4:	4901      	ldr	r1, [pc, #4]	; (8009bbc <HAL_RCC_OscConfig+0x288>)
 8009bb6:	4313      	orrs	r3, r2
 8009bb8:	604b      	str	r3, [r1, #4]
 8009bba:	e025      	b.n	8009c08 <HAL_RCC_OscConfig+0x2d4>
 8009bbc:	58024400 	.word	0x58024400
 8009bc0:	4b9a      	ldr	r3, [pc, #616]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009bc2:	685b      	ldr	r3, [r3, #4]
 8009bc4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	691b      	ldr	r3, [r3, #16]
 8009bcc:	061b      	lsls	r3, r3, #24
 8009bce:	4997      	ldr	r1, [pc, #604]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009bd0:	4313      	orrs	r3, r2
 8009bd2:	604b      	str	r3, [r1, #4]
 8009bd4:	e018      	b.n	8009c08 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009bd6:	4b95      	ldr	r3, [pc, #596]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	4a94      	ldr	r2, [pc, #592]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009bdc:	f023 0301 	bic.w	r3, r3, #1
 8009be0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009be2:	f7f9 ff0b 	bl	80039fc <HAL_GetTick>
 8009be6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009be8:	e008      	b.n	8009bfc <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009bea:	f7f9 ff07 	bl	80039fc <HAL_GetTick>
 8009bee:	4602      	mov	r2, r0
 8009bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bf2:	1ad3      	subs	r3, r2, r3
 8009bf4:	2b02      	cmp	r3, #2
 8009bf6:	d901      	bls.n	8009bfc <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8009bf8:	2303      	movs	r3, #3
 8009bfa:	e2ed      	b.n	800a1d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009bfc:	4b8b      	ldr	r3, [pc, #556]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	f003 0304 	and.w	r3, r3, #4
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d1f0      	bne.n	8009bea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	f003 0310 	and.w	r3, r3, #16
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	f000 80a9 	beq.w	8009d68 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009c16:	4b85      	ldr	r3, [pc, #532]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009c18:	691b      	ldr	r3, [r3, #16]
 8009c1a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009c1e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009c20:	4b82      	ldr	r3, [pc, #520]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c24:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8009c26:	69bb      	ldr	r3, [r7, #24]
 8009c28:	2b08      	cmp	r3, #8
 8009c2a:	d007      	beq.n	8009c3c <HAL_RCC_OscConfig+0x308>
 8009c2c:	69bb      	ldr	r3, [r7, #24]
 8009c2e:	2b18      	cmp	r3, #24
 8009c30:	d13a      	bne.n	8009ca8 <HAL_RCC_OscConfig+0x374>
 8009c32:	697b      	ldr	r3, [r7, #20]
 8009c34:	f003 0303 	and.w	r3, r3, #3
 8009c38:	2b01      	cmp	r3, #1
 8009c3a:	d135      	bne.n	8009ca8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009c3c:	4b7b      	ldr	r3, [pc, #492]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d005      	beq.n	8009c54 <HAL_RCC_OscConfig+0x320>
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	69db      	ldr	r3, [r3, #28]
 8009c4c:	2b80      	cmp	r3, #128	; 0x80
 8009c4e:	d001      	beq.n	8009c54 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8009c50:	2301      	movs	r3, #1
 8009c52:	e2c1      	b.n	800a1d8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009c54:	f7f9 fede 	bl	8003a14 <HAL_GetREVID>
 8009c58:	4603      	mov	r3, r0
 8009c5a:	f241 0203 	movw	r2, #4099	; 0x1003
 8009c5e:	4293      	cmp	r3, r2
 8009c60:	d817      	bhi.n	8009c92 <HAL_RCC_OscConfig+0x35e>
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	6a1b      	ldr	r3, [r3, #32]
 8009c66:	2b20      	cmp	r3, #32
 8009c68:	d108      	bne.n	8009c7c <HAL_RCC_OscConfig+0x348>
 8009c6a:	4b70      	ldr	r3, [pc, #448]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009c6c:	685b      	ldr	r3, [r3, #4]
 8009c6e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8009c72:	4a6e      	ldr	r2, [pc, #440]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009c74:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009c78:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009c7a:	e075      	b.n	8009d68 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009c7c:	4b6b      	ldr	r3, [pc, #428]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009c7e:	685b      	ldr	r3, [r3, #4]
 8009c80:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	6a1b      	ldr	r3, [r3, #32]
 8009c88:	069b      	lsls	r3, r3, #26
 8009c8a:	4968      	ldr	r1, [pc, #416]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009c8c:	4313      	orrs	r3, r2
 8009c8e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009c90:	e06a      	b.n	8009d68 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009c92:	4b66      	ldr	r3, [pc, #408]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009c94:	68db      	ldr	r3, [r3, #12]
 8009c96:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	6a1b      	ldr	r3, [r3, #32]
 8009c9e:	061b      	lsls	r3, r3, #24
 8009ca0:	4962      	ldr	r1, [pc, #392]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009ca2:	4313      	orrs	r3, r2
 8009ca4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009ca6:	e05f      	b.n	8009d68 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	69db      	ldr	r3, [r3, #28]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d042      	beq.n	8009d36 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8009cb0:	4b5e      	ldr	r3, [pc, #376]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	4a5d      	ldr	r2, [pc, #372]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009cb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009cba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009cbc:	f7f9 fe9e 	bl	80039fc <HAL_GetTick>
 8009cc0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009cc2:	e008      	b.n	8009cd6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009cc4:	f7f9 fe9a 	bl	80039fc <HAL_GetTick>
 8009cc8:	4602      	mov	r2, r0
 8009cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ccc:	1ad3      	subs	r3, r2, r3
 8009cce:	2b02      	cmp	r3, #2
 8009cd0:	d901      	bls.n	8009cd6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8009cd2:	2303      	movs	r3, #3
 8009cd4:	e280      	b.n	800a1d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009cd6:	4b55      	ldr	r3, [pc, #340]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d0f0      	beq.n	8009cc4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009ce2:	f7f9 fe97 	bl	8003a14 <HAL_GetREVID>
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	f241 0203 	movw	r2, #4099	; 0x1003
 8009cec:	4293      	cmp	r3, r2
 8009cee:	d817      	bhi.n	8009d20 <HAL_RCC_OscConfig+0x3ec>
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	6a1b      	ldr	r3, [r3, #32]
 8009cf4:	2b20      	cmp	r3, #32
 8009cf6:	d108      	bne.n	8009d0a <HAL_RCC_OscConfig+0x3d6>
 8009cf8:	4b4c      	ldr	r3, [pc, #304]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009cfa:	685b      	ldr	r3, [r3, #4]
 8009cfc:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8009d00:	4a4a      	ldr	r2, [pc, #296]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009d02:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009d06:	6053      	str	r3, [r2, #4]
 8009d08:	e02e      	b.n	8009d68 <HAL_RCC_OscConfig+0x434>
 8009d0a:	4b48      	ldr	r3, [pc, #288]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009d0c:	685b      	ldr	r3, [r3, #4]
 8009d0e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	6a1b      	ldr	r3, [r3, #32]
 8009d16:	069b      	lsls	r3, r3, #26
 8009d18:	4944      	ldr	r1, [pc, #272]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009d1a:	4313      	orrs	r3, r2
 8009d1c:	604b      	str	r3, [r1, #4]
 8009d1e:	e023      	b.n	8009d68 <HAL_RCC_OscConfig+0x434>
 8009d20:	4b42      	ldr	r3, [pc, #264]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009d22:	68db      	ldr	r3, [r3, #12]
 8009d24:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	6a1b      	ldr	r3, [r3, #32]
 8009d2c:	061b      	lsls	r3, r3, #24
 8009d2e:	493f      	ldr	r1, [pc, #252]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009d30:	4313      	orrs	r3, r2
 8009d32:	60cb      	str	r3, [r1, #12]
 8009d34:	e018      	b.n	8009d68 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8009d36:	4b3d      	ldr	r3, [pc, #244]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	4a3c      	ldr	r2, [pc, #240]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009d3c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009d40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d42:	f7f9 fe5b 	bl	80039fc <HAL_GetTick>
 8009d46:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009d48:	e008      	b.n	8009d5c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009d4a:	f7f9 fe57 	bl	80039fc <HAL_GetTick>
 8009d4e:	4602      	mov	r2, r0
 8009d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d52:	1ad3      	subs	r3, r2, r3
 8009d54:	2b02      	cmp	r3, #2
 8009d56:	d901      	bls.n	8009d5c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009d58:	2303      	movs	r3, #3
 8009d5a:	e23d      	b.n	800a1d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009d5c:	4b33      	ldr	r3, [pc, #204]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d1f0      	bne.n	8009d4a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	f003 0308 	and.w	r3, r3, #8
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d036      	beq.n	8009de2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	695b      	ldr	r3, [r3, #20]
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d019      	beq.n	8009db0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009d7c:	4b2b      	ldr	r3, [pc, #172]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009d7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d80:	4a2a      	ldr	r2, [pc, #168]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009d82:	f043 0301 	orr.w	r3, r3, #1
 8009d86:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d88:	f7f9 fe38 	bl	80039fc <HAL_GetTick>
 8009d8c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009d8e:	e008      	b.n	8009da2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009d90:	f7f9 fe34 	bl	80039fc <HAL_GetTick>
 8009d94:	4602      	mov	r2, r0
 8009d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d98:	1ad3      	subs	r3, r2, r3
 8009d9a:	2b02      	cmp	r3, #2
 8009d9c:	d901      	bls.n	8009da2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8009d9e:	2303      	movs	r3, #3
 8009da0:	e21a      	b.n	800a1d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009da2:	4b22      	ldr	r3, [pc, #136]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009da4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009da6:	f003 0302 	and.w	r3, r3, #2
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d0f0      	beq.n	8009d90 <HAL_RCC_OscConfig+0x45c>
 8009dae:	e018      	b.n	8009de2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009db0:	4b1e      	ldr	r3, [pc, #120]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009db2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009db4:	4a1d      	ldr	r2, [pc, #116]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009db6:	f023 0301 	bic.w	r3, r3, #1
 8009dba:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009dbc:	f7f9 fe1e 	bl	80039fc <HAL_GetTick>
 8009dc0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009dc2:	e008      	b.n	8009dd6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009dc4:	f7f9 fe1a 	bl	80039fc <HAL_GetTick>
 8009dc8:	4602      	mov	r2, r0
 8009dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dcc:	1ad3      	subs	r3, r2, r3
 8009dce:	2b02      	cmp	r3, #2
 8009dd0:	d901      	bls.n	8009dd6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8009dd2:	2303      	movs	r3, #3
 8009dd4:	e200      	b.n	800a1d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009dd6:	4b15      	ldr	r3, [pc, #84]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009dd8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009dda:	f003 0302 	and.w	r3, r3, #2
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d1f0      	bne.n	8009dc4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	f003 0320 	and.w	r3, r3, #32
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d039      	beq.n	8009e62 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	699b      	ldr	r3, [r3, #24]
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d01c      	beq.n	8009e30 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009df6:	4b0d      	ldr	r3, [pc, #52]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	4a0c      	ldr	r2, [pc, #48]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009dfc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009e00:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009e02:	f7f9 fdfb 	bl	80039fc <HAL_GetTick>
 8009e06:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009e08:	e008      	b.n	8009e1c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009e0a:	f7f9 fdf7 	bl	80039fc <HAL_GetTick>
 8009e0e:	4602      	mov	r2, r0
 8009e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e12:	1ad3      	subs	r3, r2, r3
 8009e14:	2b02      	cmp	r3, #2
 8009e16:	d901      	bls.n	8009e1c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8009e18:	2303      	movs	r3, #3
 8009e1a:	e1dd      	b.n	800a1d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009e1c:	4b03      	ldr	r3, [pc, #12]	; (8009e2c <HAL_RCC_OscConfig+0x4f8>)
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d0f0      	beq.n	8009e0a <HAL_RCC_OscConfig+0x4d6>
 8009e28:	e01b      	b.n	8009e62 <HAL_RCC_OscConfig+0x52e>
 8009e2a:	bf00      	nop
 8009e2c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009e30:	4b9b      	ldr	r3, [pc, #620]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	4a9a      	ldr	r2, [pc, #616]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 8009e36:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009e3a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009e3c:	f7f9 fdde 	bl	80039fc <HAL_GetTick>
 8009e40:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009e42:	e008      	b.n	8009e56 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009e44:	f7f9 fdda 	bl	80039fc <HAL_GetTick>
 8009e48:	4602      	mov	r2, r0
 8009e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e4c:	1ad3      	subs	r3, r2, r3
 8009e4e:	2b02      	cmp	r3, #2
 8009e50:	d901      	bls.n	8009e56 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8009e52:	2303      	movs	r3, #3
 8009e54:	e1c0      	b.n	800a1d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009e56:	4b92      	ldr	r3, [pc, #584]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d1f0      	bne.n	8009e44 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	f003 0304 	and.w	r3, r3, #4
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	f000 8081 	beq.w	8009f72 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8009e70:	4b8c      	ldr	r3, [pc, #560]	; (800a0a4 <HAL_RCC_OscConfig+0x770>)
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	4a8b      	ldr	r2, [pc, #556]	; (800a0a4 <HAL_RCC_OscConfig+0x770>)
 8009e76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009e7a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009e7c:	f7f9 fdbe 	bl	80039fc <HAL_GetTick>
 8009e80:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009e82:	e008      	b.n	8009e96 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009e84:	f7f9 fdba 	bl	80039fc <HAL_GetTick>
 8009e88:	4602      	mov	r2, r0
 8009e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e8c:	1ad3      	subs	r3, r2, r3
 8009e8e:	2b64      	cmp	r3, #100	; 0x64
 8009e90:	d901      	bls.n	8009e96 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8009e92:	2303      	movs	r3, #3
 8009e94:	e1a0      	b.n	800a1d8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009e96:	4b83      	ldr	r3, [pc, #524]	; (800a0a4 <HAL_RCC_OscConfig+0x770>)
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d0f0      	beq.n	8009e84 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	689b      	ldr	r3, [r3, #8]
 8009ea6:	2b01      	cmp	r3, #1
 8009ea8:	d106      	bne.n	8009eb8 <HAL_RCC_OscConfig+0x584>
 8009eaa:	4b7d      	ldr	r3, [pc, #500]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 8009eac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009eae:	4a7c      	ldr	r2, [pc, #496]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 8009eb0:	f043 0301 	orr.w	r3, r3, #1
 8009eb4:	6713      	str	r3, [r2, #112]	; 0x70
 8009eb6:	e02d      	b.n	8009f14 <HAL_RCC_OscConfig+0x5e0>
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	689b      	ldr	r3, [r3, #8]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d10c      	bne.n	8009eda <HAL_RCC_OscConfig+0x5a6>
 8009ec0:	4b77      	ldr	r3, [pc, #476]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 8009ec2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ec4:	4a76      	ldr	r2, [pc, #472]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 8009ec6:	f023 0301 	bic.w	r3, r3, #1
 8009eca:	6713      	str	r3, [r2, #112]	; 0x70
 8009ecc:	4b74      	ldr	r3, [pc, #464]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 8009ece:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ed0:	4a73      	ldr	r2, [pc, #460]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 8009ed2:	f023 0304 	bic.w	r3, r3, #4
 8009ed6:	6713      	str	r3, [r2, #112]	; 0x70
 8009ed8:	e01c      	b.n	8009f14 <HAL_RCC_OscConfig+0x5e0>
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	689b      	ldr	r3, [r3, #8]
 8009ede:	2b05      	cmp	r3, #5
 8009ee0:	d10c      	bne.n	8009efc <HAL_RCC_OscConfig+0x5c8>
 8009ee2:	4b6f      	ldr	r3, [pc, #444]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 8009ee4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ee6:	4a6e      	ldr	r2, [pc, #440]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 8009ee8:	f043 0304 	orr.w	r3, r3, #4
 8009eec:	6713      	str	r3, [r2, #112]	; 0x70
 8009eee:	4b6c      	ldr	r3, [pc, #432]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 8009ef0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ef2:	4a6b      	ldr	r2, [pc, #428]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 8009ef4:	f043 0301 	orr.w	r3, r3, #1
 8009ef8:	6713      	str	r3, [r2, #112]	; 0x70
 8009efa:	e00b      	b.n	8009f14 <HAL_RCC_OscConfig+0x5e0>
 8009efc:	4b68      	ldr	r3, [pc, #416]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 8009efe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f00:	4a67      	ldr	r2, [pc, #412]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 8009f02:	f023 0301 	bic.w	r3, r3, #1
 8009f06:	6713      	str	r3, [r2, #112]	; 0x70
 8009f08:	4b65      	ldr	r3, [pc, #404]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 8009f0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f0c:	4a64      	ldr	r2, [pc, #400]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 8009f0e:	f023 0304 	bic.w	r3, r3, #4
 8009f12:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	689b      	ldr	r3, [r3, #8]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d015      	beq.n	8009f48 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f1c:	f7f9 fd6e 	bl	80039fc <HAL_GetTick>
 8009f20:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009f22:	e00a      	b.n	8009f3a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009f24:	f7f9 fd6a 	bl	80039fc <HAL_GetTick>
 8009f28:	4602      	mov	r2, r0
 8009f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f2c:	1ad3      	subs	r3, r2, r3
 8009f2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f32:	4293      	cmp	r3, r2
 8009f34:	d901      	bls.n	8009f3a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8009f36:	2303      	movs	r3, #3
 8009f38:	e14e      	b.n	800a1d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009f3a:	4b59      	ldr	r3, [pc, #356]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 8009f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f3e:	f003 0302 	and.w	r3, r3, #2
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d0ee      	beq.n	8009f24 <HAL_RCC_OscConfig+0x5f0>
 8009f46:	e014      	b.n	8009f72 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f48:	f7f9 fd58 	bl	80039fc <HAL_GetTick>
 8009f4c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009f4e:	e00a      	b.n	8009f66 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009f50:	f7f9 fd54 	bl	80039fc <HAL_GetTick>
 8009f54:	4602      	mov	r2, r0
 8009f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f58:	1ad3      	subs	r3, r2, r3
 8009f5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f5e:	4293      	cmp	r3, r2
 8009f60:	d901      	bls.n	8009f66 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8009f62:	2303      	movs	r3, #3
 8009f64:	e138      	b.n	800a1d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009f66:	4b4e      	ldr	r3, [pc, #312]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 8009f68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f6a:	f003 0302 	and.w	r3, r3, #2
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d1ee      	bne.n	8009f50 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	f000 812d 	beq.w	800a1d6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8009f7c:	4b48      	ldr	r3, [pc, #288]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 8009f7e:	691b      	ldr	r3, [r3, #16]
 8009f80:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009f84:	2b18      	cmp	r3, #24
 8009f86:	f000 80bd 	beq.w	800a104 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f8e:	2b02      	cmp	r3, #2
 8009f90:	f040 809e 	bne.w	800a0d0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009f94:	4b42      	ldr	r3, [pc, #264]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	4a41      	ldr	r2, [pc, #260]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 8009f9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009f9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fa0:	f7f9 fd2c 	bl	80039fc <HAL_GetTick>
 8009fa4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009fa6:	e008      	b.n	8009fba <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009fa8:	f7f9 fd28 	bl	80039fc <HAL_GetTick>
 8009fac:	4602      	mov	r2, r0
 8009fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fb0:	1ad3      	subs	r3, r2, r3
 8009fb2:	2b02      	cmp	r3, #2
 8009fb4:	d901      	bls.n	8009fba <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8009fb6:	2303      	movs	r3, #3
 8009fb8:	e10e      	b.n	800a1d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009fba:	4b39      	ldr	r3, [pc, #228]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d1f0      	bne.n	8009fa8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009fc6:	4b36      	ldr	r3, [pc, #216]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 8009fc8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009fca:	4b37      	ldr	r3, [pc, #220]	; (800a0a8 <HAL_RCC_OscConfig+0x774>)
 8009fcc:	4013      	ands	r3, r2
 8009fce:	687a      	ldr	r2, [r7, #4]
 8009fd0:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8009fd2:	687a      	ldr	r2, [r7, #4]
 8009fd4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009fd6:	0112      	lsls	r2, r2, #4
 8009fd8:	430a      	orrs	r2, r1
 8009fda:	4931      	ldr	r1, [pc, #196]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 8009fdc:	4313      	orrs	r3, r2
 8009fde:	628b      	str	r3, [r1, #40]	; 0x28
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fe4:	3b01      	subs	r3, #1
 8009fe6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009fee:	3b01      	subs	r3, #1
 8009ff0:	025b      	lsls	r3, r3, #9
 8009ff2:	b29b      	uxth	r3, r3
 8009ff4:	431a      	orrs	r2, r3
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ffa:	3b01      	subs	r3, #1
 8009ffc:	041b      	lsls	r3, r3, #16
 8009ffe:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800a002:	431a      	orrs	r2, r3
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a008:	3b01      	subs	r3, #1
 800a00a:	061b      	lsls	r3, r3, #24
 800a00c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800a010:	4923      	ldr	r1, [pc, #140]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 800a012:	4313      	orrs	r3, r2
 800a014:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800a016:	4b22      	ldr	r3, [pc, #136]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 800a018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a01a:	4a21      	ldr	r2, [pc, #132]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 800a01c:	f023 0301 	bic.w	r3, r3, #1
 800a020:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a022:	4b1f      	ldr	r3, [pc, #124]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 800a024:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a026:	4b21      	ldr	r3, [pc, #132]	; (800a0ac <HAL_RCC_OscConfig+0x778>)
 800a028:	4013      	ands	r3, r2
 800a02a:	687a      	ldr	r2, [r7, #4]
 800a02c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800a02e:	00d2      	lsls	r2, r2, #3
 800a030:	491b      	ldr	r1, [pc, #108]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 800a032:	4313      	orrs	r3, r2
 800a034:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800a036:	4b1a      	ldr	r3, [pc, #104]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 800a038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a03a:	f023 020c 	bic.w	r2, r3, #12
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a042:	4917      	ldr	r1, [pc, #92]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 800a044:	4313      	orrs	r3, r2
 800a046:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800a048:	4b15      	ldr	r3, [pc, #84]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 800a04a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a04c:	f023 0202 	bic.w	r2, r3, #2
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a054:	4912      	ldr	r1, [pc, #72]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 800a056:	4313      	orrs	r3, r2
 800a058:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800a05a:	4b11      	ldr	r3, [pc, #68]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 800a05c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a05e:	4a10      	ldr	r2, [pc, #64]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 800a060:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a064:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a066:	4b0e      	ldr	r3, [pc, #56]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 800a068:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a06a:	4a0d      	ldr	r2, [pc, #52]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 800a06c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a070:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800a072:	4b0b      	ldr	r3, [pc, #44]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 800a074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a076:	4a0a      	ldr	r2, [pc, #40]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 800a078:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a07c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800a07e:	4b08      	ldr	r3, [pc, #32]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 800a080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a082:	4a07      	ldr	r2, [pc, #28]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 800a084:	f043 0301 	orr.w	r3, r3, #1
 800a088:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a08a:	4b05      	ldr	r3, [pc, #20]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	4a04      	ldr	r2, [pc, #16]	; (800a0a0 <HAL_RCC_OscConfig+0x76c>)
 800a090:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a094:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a096:	f7f9 fcb1 	bl	80039fc <HAL_GetTick>
 800a09a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a09c:	e011      	b.n	800a0c2 <HAL_RCC_OscConfig+0x78e>
 800a09e:	bf00      	nop
 800a0a0:	58024400 	.word	0x58024400
 800a0a4:	58024800 	.word	0x58024800
 800a0a8:	fffffc0c 	.word	0xfffffc0c
 800a0ac:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a0b0:	f7f9 fca4 	bl	80039fc <HAL_GetTick>
 800a0b4:	4602      	mov	r2, r0
 800a0b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0b8:	1ad3      	subs	r3, r2, r3
 800a0ba:	2b02      	cmp	r3, #2
 800a0bc:	d901      	bls.n	800a0c2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800a0be:	2303      	movs	r3, #3
 800a0c0:	e08a      	b.n	800a1d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a0c2:	4b47      	ldr	r3, [pc, #284]	; (800a1e0 <HAL_RCC_OscConfig+0x8ac>)
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d0f0      	beq.n	800a0b0 <HAL_RCC_OscConfig+0x77c>
 800a0ce:	e082      	b.n	800a1d6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a0d0:	4b43      	ldr	r3, [pc, #268]	; (800a1e0 <HAL_RCC_OscConfig+0x8ac>)
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	4a42      	ldr	r2, [pc, #264]	; (800a1e0 <HAL_RCC_OscConfig+0x8ac>)
 800a0d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a0da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a0dc:	f7f9 fc8e 	bl	80039fc <HAL_GetTick>
 800a0e0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a0e2:	e008      	b.n	800a0f6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a0e4:	f7f9 fc8a 	bl	80039fc <HAL_GetTick>
 800a0e8:	4602      	mov	r2, r0
 800a0ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0ec:	1ad3      	subs	r3, r2, r3
 800a0ee:	2b02      	cmp	r3, #2
 800a0f0:	d901      	bls.n	800a0f6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800a0f2:	2303      	movs	r3, #3
 800a0f4:	e070      	b.n	800a1d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a0f6:	4b3a      	ldr	r3, [pc, #232]	; (800a1e0 <HAL_RCC_OscConfig+0x8ac>)
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d1f0      	bne.n	800a0e4 <HAL_RCC_OscConfig+0x7b0>
 800a102:	e068      	b.n	800a1d6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800a104:	4b36      	ldr	r3, [pc, #216]	; (800a1e0 <HAL_RCC_OscConfig+0x8ac>)
 800a106:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a108:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800a10a:	4b35      	ldr	r3, [pc, #212]	; (800a1e0 <HAL_RCC_OscConfig+0x8ac>)
 800a10c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a10e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a114:	2b01      	cmp	r3, #1
 800a116:	d031      	beq.n	800a17c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a118:	693b      	ldr	r3, [r7, #16]
 800a11a:	f003 0203 	and.w	r2, r3, #3
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a122:	429a      	cmp	r2, r3
 800a124:	d12a      	bne.n	800a17c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a126:	693b      	ldr	r3, [r7, #16]
 800a128:	091b      	lsrs	r3, r3, #4
 800a12a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a132:	429a      	cmp	r2, r3
 800a134:	d122      	bne.n	800a17c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a140:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a142:	429a      	cmp	r2, r3
 800a144:	d11a      	bne.n	800a17c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	0a5b      	lsrs	r3, r3, #9
 800a14a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a152:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a154:	429a      	cmp	r2, r3
 800a156:	d111      	bne.n	800a17c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	0c1b      	lsrs	r3, r3, #16
 800a15c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a164:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a166:	429a      	cmp	r2, r3
 800a168:	d108      	bne.n	800a17c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	0e1b      	lsrs	r3, r3, #24
 800a16e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a176:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a178:	429a      	cmp	r2, r3
 800a17a:	d001      	beq.n	800a180 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800a17c:	2301      	movs	r3, #1
 800a17e:	e02b      	b.n	800a1d8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800a180:	4b17      	ldr	r3, [pc, #92]	; (800a1e0 <HAL_RCC_OscConfig+0x8ac>)
 800a182:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a184:	08db      	lsrs	r3, r3, #3
 800a186:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a18a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a190:	693a      	ldr	r2, [r7, #16]
 800a192:	429a      	cmp	r2, r3
 800a194:	d01f      	beq.n	800a1d6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800a196:	4b12      	ldr	r3, [pc, #72]	; (800a1e0 <HAL_RCC_OscConfig+0x8ac>)
 800a198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a19a:	4a11      	ldr	r2, [pc, #68]	; (800a1e0 <HAL_RCC_OscConfig+0x8ac>)
 800a19c:	f023 0301 	bic.w	r3, r3, #1
 800a1a0:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a1a2:	f7f9 fc2b 	bl	80039fc <HAL_GetTick>
 800a1a6:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800a1a8:	bf00      	nop
 800a1aa:	f7f9 fc27 	bl	80039fc <HAL_GetTick>
 800a1ae:	4602      	mov	r2, r0
 800a1b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1b2:	4293      	cmp	r3, r2
 800a1b4:	d0f9      	beq.n	800a1aa <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a1b6:	4b0a      	ldr	r3, [pc, #40]	; (800a1e0 <HAL_RCC_OscConfig+0x8ac>)
 800a1b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a1ba:	4b0a      	ldr	r3, [pc, #40]	; (800a1e4 <HAL_RCC_OscConfig+0x8b0>)
 800a1bc:	4013      	ands	r3, r2
 800a1be:	687a      	ldr	r2, [r7, #4]
 800a1c0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800a1c2:	00d2      	lsls	r2, r2, #3
 800a1c4:	4906      	ldr	r1, [pc, #24]	; (800a1e0 <HAL_RCC_OscConfig+0x8ac>)
 800a1c6:	4313      	orrs	r3, r2
 800a1c8:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800a1ca:	4b05      	ldr	r3, [pc, #20]	; (800a1e0 <HAL_RCC_OscConfig+0x8ac>)
 800a1cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1ce:	4a04      	ldr	r2, [pc, #16]	; (800a1e0 <HAL_RCC_OscConfig+0x8ac>)
 800a1d0:	f043 0301 	orr.w	r3, r3, #1
 800a1d4:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800a1d6:	2300      	movs	r3, #0
}
 800a1d8:	4618      	mov	r0, r3
 800a1da:	3730      	adds	r7, #48	; 0x30
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	bd80      	pop	{r7, pc}
 800a1e0:	58024400 	.word	0x58024400
 800a1e4:	ffff0007 	.word	0xffff0007

0800a1e8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b086      	sub	sp, #24
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
 800a1f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d101      	bne.n	800a1fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a1f8:	2301      	movs	r3, #1
 800a1fa:	e19c      	b.n	800a536 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a1fc:	4b8a      	ldr	r3, [pc, #552]	; (800a428 <HAL_RCC_ClockConfig+0x240>)
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	f003 030f 	and.w	r3, r3, #15
 800a204:	683a      	ldr	r2, [r7, #0]
 800a206:	429a      	cmp	r2, r3
 800a208:	d910      	bls.n	800a22c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a20a:	4b87      	ldr	r3, [pc, #540]	; (800a428 <HAL_RCC_ClockConfig+0x240>)
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	f023 020f 	bic.w	r2, r3, #15
 800a212:	4985      	ldr	r1, [pc, #532]	; (800a428 <HAL_RCC_ClockConfig+0x240>)
 800a214:	683b      	ldr	r3, [r7, #0]
 800a216:	4313      	orrs	r3, r2
 800a218:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a21a:	4b83      	ldr	r3, [pc, #524]	; (800a428 <HAL_RCC_ClockConfig+0x240>)
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	f003 030f 	and.w	r3, r3, #15
 800a222:	683a      	ldr	r2, [r7, #0]
 800a224:	429a      	cmp	r2, r3
 800a226:	d001      	beq.n	800a22c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a228:	2301      	movs	r3, #1
 800a22a:	e184      	b.n	800a536 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	f003 0304 	and.w	r3, r3, #4
 800a234:	2b00      	cmp	r3, #0
 800a236:	d010      	beq.n	800a25a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	691a      	ldr	r2, [r3, #16]
 800a23c:	4b7b      	ldr	r3, [pc, #492]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a23e:	699b      	ldr	r3, [r3, #24]
 800a240:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a244:	429a      	cmp	r2, r3
 800a246:	d908      	bls.n	800a25a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a248:	4b78      	ldr	r3, [pc, #480]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a24a:	699b      	ldr	r3, [r3, #24]
 800a24c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	691b      	ldr	r3, [r3, #16]
 800a254:	4975      	ldr	r1, [pc, #468]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a256:	4313      	orrs	r3, r2
 800a258:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	f003 0308 	and.w	r3, r3, #8
 800a262:	2b00      	cmp	r3, #0
 800a264:	d010      	beq.n	800a288 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	695a      	ldr	r2, [r3, #20]
 800a26a:	4b70      	ldr	r3, [pc, #448]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a26c:	69db      	ldr	r3, [r3, #28]
 800a26e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a272:	429a      	cmp	r2, r3
 800a274:	d908      	bls.n	800a288 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a276:	4b6d      	ldr	r3, [pc, #436]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a278:	69db      	ldr	r3, [r3, #28]
 800a27a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	695b      	ldr	r3, [r3, #20]
 800a282:	496a      	ldr	r1, [pc, #424]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a284:	4313      	orrs	r3, r2
 800a286:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	f003 0310 	and.w	r3, r3, #16
 800a290:	2b00      	cmp	r3, #0
 800a292:	d010      	beq.n	800a2b6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	699a      	ldr	r2, [r3, #24]
 800a298:	4b64      	ldr	r3, [pc, #400]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a29a:	69db      	ldr	r3, [r3, #28]
 800a29c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a2a0:	429a      	cmp	r2, r3
 800a2a2:	d908      	bls.n	800a2b6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a2a4:	4b61      	ldr	r3, [pc, #388]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a2a6:	69db      	ldr	r3, [r3, #28]
 800a2a8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	699b      	ldr	r3, [r3, #24]
 800a2b0:	495e      	ldr	r1, [pc, #376]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a2b2:	4313      	orrs	r3, r2
 800a2b4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	f003 0320 	and.w	r3, r3, #32
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d010      	beq.n	800a2e4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	69da      	ldr	r2, [r3, #28]
 800a2c6:	4b59      	ldr	r3, [pc, #356]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a2c8:	6a1b      	ldr	r3, [r3, #32]
 800a2ca:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a2ce:	429a      	cmp	r2, r3
 800a2d0:	d908      	bls.n	800a2e4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a2d2:	4b56      	ldr	r3, [pc, #344]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a2d4:	6a1b      	ldr	r3, [r3, #32]
 800a2d6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	69db      	ldr	r3, [r3, #28]
 800a2de:	4953      	ldr	r1, [pc, #332]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a2e0:	4313      	orrs	r3, r2
 800a2e2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	f003 0302 	and.w	r3, r3, #2
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d010      	beq.n	800a312 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	68da      	ldr	r2, [r3, #12]
 800a2f4:	4b4d      	ldr	r3, [pc, #308]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a2f6:	699b      	ldr	r3, [r3, #24]
 800a2f8:	f003 030f 	and.w	r3, r3, #15
 800a2fc:	429a      	cmp	r2, r3
 800a2fe:	d908      	bls.n	800a312 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a300:	4b4a      	ldr	r3, [pc, #296]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a302:	699b      	ldr	r3, [r3, #24]
 800a304:	f023 020f 	bic.w	r2, r3, #15
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	68db      	ldr	r3, [r3, #12]
 800a30c:	4947      	ldr	r1, [pc, #284]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a30e:	4313      	orrs	r3, r2
 800a310:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	f003 0301 	and.w	r3, r3, #1
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d055      	beq.n	800a3ca <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800a31e:	4b43      	ldr	r3, [pc, #268]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a320:	699b      	ldr	r3, [r3, #24]
 800a322:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	689b      	ldr	r3, [r3, #8]
 800a32a:	4940      	ldr	r1, [pc, #256]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a32c:	4313      	orrs	r3, r2
 800a32e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	685b      	ldr	r3, [r3, #4]
 800a334:	2b02      	cmp	r3, #2
 800a336:	d107      	bne.n	800a348 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a338:	4b3c      	ldr	r3, [pc, #240]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a340:	2b00      	cmp	r3, #0
 800a342:	d121      	bne.n	800a388 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a344:	2301      	movs	r3, #1
 800a346:	e0f6      	b.n	800a536 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	685b      	ldr	r3, [r3, #4]
 800a34c:	2b03      	cmp	r3, #3
 800a34e:	d107      	bne.n	800a360 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a350:	4b36      	ldr	r3, [pc, #216]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d115      	bne.n	800a388 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a35c:	2301      	movs	r3, #1
 800a35e:	e0ea      	b.n	800a536 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	685b      	ldr	r3, [r3, #4]
 800a364:	2b01      	cmp	r3, #1
 800a366:	d107      	bne.n	800a378 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a368:	4b30      	ldr	r3, [pc, #192]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a370:	2b00      	cmp	r3, #0
 800a372:	d109      	bne.n	800a388 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a374:	2301      	movs	r3, #1
 800a376:	e0de      	b.n	800a536 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a378:	4b2c      	ldr	r3, [pc, #176]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	f003 0304 	and.w	r3, r3, #4
 800a380:	2b00      	cmp	r3, #0
 800a382:	d101      	bne.n	800a388 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a384:	2301      	movs	r3, #1
 800a386:	e0d6      	b.n	800a536 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a388:	4b28      	ldr	r3, [pc, #160]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a38a:	691b      	ldr	r3, [r3, #16]
 800a38c:	f023 0207 	bic.w	r2, r3, #7
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	685b      	ldr	r3, [r3, #4]
 800a394:	4925      	ldr	r1, [pc, #148]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a396:	4313      	orrs	r3, r2
 800a398:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a39a:	f7f9 fb2f 	bl	80039fc <HAL_GetTick>
 800a39e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a3a0:	e00a      	b.n	800a3b8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a3a2:	f7f9 fb2b 	bl	80039fc <HAL_GetTick>
 800a3a6:	4602      	mov	r2, r0
 800a3a8:	697b      	ldr	r3, [r7, #20]
 800a3aa:	1ad3      	subs	r3, r2, r3
 800a3ac:	f241 3288 	movw	r2, #5000	; 0x1388
 800a3b0:	4293      	cmp	r3, r2
 800a3b2:	d901      	bls.n	800a3b8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800a3b4:	2303      	movs	r3, #3
 800a3b6:	e0be      	b.n	800a536 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a3b8:	4b1c      	ldr	r3, [pc, #112]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a3ba:	691b      	ldr	r3, [r3, #16]
 800a3bc:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	685b      	ldr	r3, [r3, #4]
 800a3c4:	00db      	lsls	r3, r3, #3
 800a3c6:	429a      	cmp	r2, r3
 800a3c8:	d1eb      	bne.n	800a3a2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	f003 0302 	and.w	r3, r3, #2
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d010      	beq.n	800a3f8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	68da      	ldr	r2, [r3, #12]
 800a3da:	4b14      	ldr	r3, [pc, #80]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a3dc:	699b      	ldr	r3, [r3, #24]
 800a3de:	f003 030f 	and.w	r3, r3, #15
 800a3e2:	429a      	cmp	r2, r3
 800a3e4:	d208      	bcs.n	800a3f8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a3e6:	4b11      	ldr	r3, [pc, #68]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a3e8:	699b      	ldr	r3, [r3, #24]
 800a3ea:	f023 020f 	bic.w	r2, r3, #15
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	68db      	ldr	r3, [r3, #12]
 800a3f2:	490e      	ldr	r1, [pc, #56]	; (800a42c <HAL_RCC_ClockConfig+0x244>)
 800a3f4:	4313      	orrs	r3, r2
 800a3f6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a3f8:	4b0b      	ldr	r3, [pc, #44]	; (800a428 <HAL_RCC_ClockConfig+0x240>)
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	f003 030f 	and.w	r3, r3, #15
 800a400:	683a      	ldr	r2, [r7, #0]
 800a402:	429a      	cmp	r2, r3
 800a404:	d214      	bcs.n	800a430 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a406:	4b08      	ldr	r3, [pc, #32]	; (800a428 <HAL_RCC_ClockConfig+0x240>)
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	f023 020f 	bic.w	r2, r3, #15
 800a40e:	4906      	ldr	r1, [pc, #24]	; (800a428 <HAL_RCC_ClockConfig+0x240>)
 800a410:	683b      	ldr	r3, [r7, #0]
 800a412:	4313      	orrs	r3, r2
 800a414:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a416:	4b04      	ldr	r3, [pc, #16]	; (800a428 <HAL_RCC_ClockConfig+0x240>)
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	f003 030f 	and.w	r3, r3, #15
 800a41e:	683a      	ldr	r2, [r7, #0]
 800a420:	429a      	cmp	r2, r3
 800a422:	d005      	beq.n	800a430 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800a424:	2301      	movs	r3, #1
 800a426:	e086      	b.n	800a536 <HAL_RCC_ClockConfig+0x34e>
 800a428:	52002000 	.word	0x52002000
 800a42c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	f003 0304 	and.w	r3, r3, #4
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d010      	beq.n	800a45e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	691a      	ldr	r2, [r3, #16]
 800a440:	4b3f      	ldr	r3, [pc, #252]	; (800a540 <HAL_RCC_ClockConfig+0x358>)
 800a442:	699b      	ldr	r3, [r3, #24]
 800a444:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a448:	429a      	cmp	r2, r3
 800a44a:	d208      	bcs.n	800a45e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a44c:	4b3c      	ldr	r3, [pc, #240]	; (800a540 <HAL_RCC_ClockConfig+0x358>)
 800a44e:	699b      	ldr	r3, [r3, #24]
 800a450:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	691b      	ldr	r3, [r3, #16]
 800a458:	4939      	ldr	r1, [pc, #228]	; (800a540 <HAL_RCC_ClockConfig+0x358>)
 800a45a:	4313      	orrs	r3, r2
 800a45c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	f003 0308 	and.w	r3, r3, #8
 800a466:	2b00      	cmp	r3, #0
 800a468:	d010      	beq.n	800a48c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	695a      	ldr	r2, [r3, #20]
 800a46e:	4b34      	ldr	r3, [pc, #208]	; (800a540 <HAL_RCC_ClockConfig+0x358>)
 800a470:	69db      	ldr	r3, [r3, #28]
 800a472:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a476:	429a      	cmp	r2, r3
 800a478:	d208      	bcs.n	800a48c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a47a:	4b31      	ldr	r3, [pc, #196]	; (800a540 <HAL_RCC_ClockConfig+0x358>)
 800a47c:	69db      	ldr	r3, [r3, #28]
 800a47e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	695b      	ldr	r3, [r3, #20]
 800a486:	492e      	ldr	r1, [pc, #184]	; (800a540 <HAL_RCC_ClockConfig+0x358>)
 800a488:	4313      	orrs	r3, r2
 800a48a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	f003 0310 	and.w	r3, r3, #16
 800a494:	2b00      	cmp	r3, #0
 800a496:	d010      	beq.n	800a4ba <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	699a      	ldr	r2, [r3, #24]
 800a49c:	4b28      	ldr	r3, [pc, #160]	; (800a540 <HAL_RCC_ClockConfig+0x358>)
 800a49e:	69db      	ldr	r3, [r3, #28]
 800a4a0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a4a4:	429a      	cmp	r2, r3
 800a4a6:	d208      	bcs.n	800a4ba <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a4a8:	4b25      	ldr	r3, [pc, #148]	; (800a540 <HAL_RCC_ClockConfig+0x358>)
 800a4aa:	69db      	ldr	r3, [r3, #28]
 800a4ac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	699b      	ldr	r3, [r3, #24]
 800a4b4:	4922      	ldr	r1, [pc, #136]	; (800a540 <HAL_RCC_ClockConfig+0x358>)
 800a4b6:	4313      	orrs	r3, r2
 800a4b8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	f003 0320 	and.w	r3, r3, #32
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d010      	beq.n	800a4e8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	69da      	ldr	r2, [r3, #28]
 800a4ca:	4b1d      	ldr	r3, [pc, #116]	; (800a540 <HAL_RCC_ClockConfig+0x358>)
 800a4cc:	6a1b      	ldr	r3, [r3, #32]
 800a4ce:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a4d2:	429a      	cmp	r2, r3
 800a4d4:	d208      	bcs.n	800a4e8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a4d6:	4b1a      	ldr	r3, [pc, #104]	; (800a540 <HAL_RCC_ClockConfig+0x358>)
 800a4d8:	6a1b      	ldr	r3, [r3, #32]
 800a4da:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	69db      	ldr	r3, [r3, #28]
 800a4e2:	4917      	ldr	r1, [pc, #92]	; (800a540 <HAL_RCC_ClockConfig+0x358>)
 800a4e4:	4313      	orrs	r3, r2
 800a4e6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800a4e8:	f000 f834 	bl	800a554 <HAL_RCC_GetSysClockFreq>
 800a4ec:	4602      	mov	r2, r0
 800a4ee:	4b14      	ldr	r3, [pc, #80]	; (800a540 <HAL_RCC_ClockConfig+0x358>)
 800a4f0:	699b      	ldr	r3, [r3, #24]
 800a4f2:	0a1b      	lsrs	r3, r3, #8
 800a4f4:	f003 030f 	and.w	r3, r3, #15
 800a4f8:	4912      	ldr	r1, [pc, #72]	; (800a544 <HAL_RCC_ClockConfig+0x35c>)
 800a4fa:	5ccb      	ldrb	r3, [r1, r3]
 800a4fc:	f003 031f 	and.w	r3, r3, #31
 800a500:	fa22 f303 	lsr.w	r3, r2, r3
 800a504:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a506:	4b0e      	ldr	r3, [pc, #56]	; (800a540 <HAL_RCC_ClockConfig+0x358>)
 800a508:	699b      	ldr	r3, [r3, #24]
 800a50a:	f003 030f 	and.w	r3, r3, #15
 800a50e:	4a0d      	ldr	r2, [pc, #52]	; (800a544 <HAL_RCC_ClockConfig+0x35c>)
 800a510:	5cd3      	ldrb	r3, [r2, r3]
 800a512:	f003 031f 	and.w	r3, r3, #31
 800a516:	693a      	ldr	r2, [r7, #16]
 800a518:	fa22 f303 	lsr.w	r3, r2, r3
 800a51c:	4a0a      	ldr	r2, [pc, #40]	; (800a548 <HAL_RCC_ClockConfig+0x360>)
 800a51e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a520:	4a0a      	ldr	r2, [pc, #40]	; (800a54c <HAL_RCC_ClockConfig+0x364>)
 800a522:	693b      	ldr	r3, [r7, #16]
 800a524:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800a526:	4b0a      	ldr	r3, [pc, #40]	; (800a550 <HAL_RCC_ClockConfig+0x368>)
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	4618      	mov	r0, r3
 800a52c:	f7f8 ff94 	bl	8003458 <HAL_InitTick>
 800a530:	4603      	mov	r3, r0
 800a532:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800a534:	7bfb      	ldrb	r3, [r7, #15]
}
 800a536:	4618      	mov	r0, r3
 800a538:	3718      	adds	r7, #24
 800a53a:	46bd      	mov	sp, r7
 800a53c:	bd80      	pop	{r7, pc}
 800a53e:	bf00      	nop
 800a540:	58024400 	.word	0x58024400
 800a544:	08016fd0 	.word	0x08016fd0
 800a548:	24000094 	.word	0x24000094
 800a54c:	24000090 	.word	0x24000090
 800a550:	24000098 	.word	0x24000098

0800a554 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a554:	b480      	push	{r7}
 800a556:	b089      	sub	sp, #36	; 0x24
 800a558:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a55a:	4bb3      	ldr	r3, [pc, #716]	; (800a828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a55c:	691b      	ldr	r3, [r3, #16]
 800a55e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a562:	2b18      	cmp	r3, #24
 800a564:	f200 8155 	bhi.w	800a812 <HAL_RCC_GetSysClockFreq+0x2be>
 800a568:	a201      	add	r2, pc, #4	; (adr r2, 800a570 <HAL_RCC_GetSysClockFreq+0x1c>)
 800a56a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a56e:	bf00      	nop
 800a570:	0800a5d5 	.word	0x0800a5d5
 800a574:	0800a813 	.word	0x0800a813
 800a578:	0800a813 	.word	0x0800a813
 800a57c:	0800a813 	.word	0x0800a813
 800a580:	0800a813 	.word	0x0800a813
 800a584:	0800a813 	.word	0x0800a813
 800a588:	0800a813 	.word	0x0800a813
 800a58c:	0800a813 	.word	0x0800a813
 800a590:	0800a5fb 	.word	0x0800a5fb
 800a594:	0800a813 	.word	0x0800a813
 800a598:	0800a813 	.word	0x0800a813
 800a59c:	0800a813 	.word	0x0800a813
 800a5a0:	0800a813 	.word	0x0800a813
 800a5a4:	0800a813 	.word	0x0800a813
 800a5a8:	0800a813 	.word	0x0800a813
 800a5ac:	0800a813 	.word	0x0800a813
 800a5b0:	0800a601 	.word	0x0800a601
 800a5b4:	0800a813 	.word	0x0800a813
 800a5b8:	0800a813 	.word	0x0800a813
 800a5bc:	0800a813 	.word	0x0800a813
 800a5c0:	0800a813 	.word	0x0800a813
 800a5c4:	0800a813 	.word	0x0800a813
 800a5c8:	0800a813 	.word	0x0800a813
 800a5cc:	0800a813 	.word	0x0800a813
 800a5d0:	0800a607 	.word	0x0800a607
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a5d4:	4b94      	ldr	r3, [pc, #592]	; (800a828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	f003 0320 	and.w	r3, r3, #32
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d009      	beq.n	800a5f4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a5e0:	4b91      	ldr	r3, [pc, #580]	; (800a828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	08db      	lsrs	r3, r3, #3
 800a5e6:	f003 0303 	and.w	r3, r3, #3
 800a5ea:	4a90      	ldr	r2, [pc, #576]	; (800a82c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a5ec:	fa22 f303 	lsr.w	r3, r2, r3
 800a5f0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800a5f2:	e111      	b.n	800a818 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800a5f4:	4b8d      	ldr	r3, [pc, #564]	; (800a82c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a5f6:	61bb      	str	r3, [r7, #24]
      break;
 800a5f8:	e10e      	b.n	800a818 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800a5fa:	4b8d      	ldr	r3, [pc, #564]	; (800a830 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a5fc:	61bb      	str	r3, [r7, #24]
      break;
 800a5fe:	e10b      	b.n	800a818 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800a600:	4b8c      	ldr	r3, [pc, #560]	; (800a834 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800a602:	61bb      	str	r3, [r7, #24]
      break;
 800a604:	e108      	b.n	800a818 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a606:	4b88      	ldr	r3, [pc, #544]	; (800a828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a60a:	f003 0303 	and.w	r3, r3, #3
 800a60e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a610:	4b85      	ldr	r3, [pc, #532]	; (800a828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a612:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a614:	091b      	lsrs	r3, r3, #4
 800a616:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a61a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a61c:	4b82      	ldr	r3, [pc, #520]	; (800a828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a61e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a620:	f003 0301 	and.w	r3, r3, #1
 800a624:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a626:	4b80      	ldr	r3, [pc, #512]	; (800a828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a628:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a62a:	08db      	lsrs	r3, r3, #3
 800a62c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a630:	68fa      	ldr	r2, [r7, #12]
 800a632:	fb02 f303 	mul.w	r3, r2, r3
 800a636:	ee07 3a90 	vmov	s15, r3
 800a63a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a63e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800a642:	693b      	ldr	r3, [r7, #16]
 800a644:	2b00      	cmp	r3, #0
 800a646:	f000 80e1 	beq.w	800a80c <HAL_RCC_GetSysClockFreq+0x2b8>
 800a64a:	697b      	ldr	r3, [r7, #20]
 800a64c:	2b02      	cmp	r3, #2
 800a64e:	f000 8083 	beq.w	800a758 <HAL_RCC_GetSysClockFreq+0x204>
 800a652:	697b      	ldr	r3, [r7, #20]
 800a654:	2b02      	cmp	r3, #2
 800a656:	f200 80a1 	bhi.w	800a79c <HAL_RCC_GetSysClockFreq+0x248>
 800a65a:	697b      	ldr	r3, [r7, #20]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d003      	beq.n	800a668 <HAL_RCC_GetSysClockFreq+0x114>
 800a660:	697b      	ldr	r3, [r7, #20]
 800a662:	2b01      	cmp	r3, #1
 800a664:	d056      	beq.n	800a714 <HAL_RCC_GetSysClockFreq+0x1c0>
 800a666:	e099      	b.n	800a79c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a668:	4b6f      	ldr	r3, [pc, #444]	; (800a828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	f003 0320 	and.w	r3, r3, #32
 800a670:	2b00      	cmp	r3, #0
 800a672:	d02d      	beq.n	800a6d0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a674:	4b6c      	ldr	r3, [pc, #432]	; (800a828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	08db      	lsrs	r3, r3, #3
 800a67a:	f003 0303 	and.w	r3, r3, #3
 800a67e:	4a6b      	ldr	r2, [pc, #428]	; (800a82c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a680:	fa22 f303 	lsr.w	r3, r2, r3
 800a684:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	ee07 3a90 	vmov	s15, r3
 800a68c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a690:	693b      	ldr	r3, [r7, #16]
 800a692:	ee07 3a90 	vmov	s15, r3
 800a696:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a69a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a69e:	4b62      	ldr	r3, [pc, #392]	; (800a828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a6a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a6a6:	ee07 3a90 	vmov	s15, r3
 800a6aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a6ae:	ed97 6a02 	vldr	s12, [r7, #8]
 800a6b2:	eddf 5a61 	vldr	s11, [pc, #388]	; 800a838 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a6b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a6ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a6be:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a6c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a6c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a6ca:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800a6ce:	e087      	b.n	800a7e0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a6d0:	693b      	ldr	r3, [r7, #16]
 800a6d2:	ee07 3a90 	vmov	s15, r3
 800a6d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a6da:	eddf 6a58 	vldr	s13, [pc, #352]	; 800a83c <HAL_RCC_GetSysClockFreq+0x2e8>
 800a6de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a6e2:	4b51      	ldr	r3, [pc, #324]	; (800a828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a6e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a6ea:	ee07 3a90 	vmov	s15, r3
 800a6ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a6f2:	ed97 6a02 	vldr	s12, [r7, #8]
 800a6f6:	eddf 5a50 	vldr	s11, [pc, #320]	; 800a838 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a6fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a6fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a702:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a706:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a70a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a70e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a712:	e065      	b.n	800a7e0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a714:	693b      	ldr	r3, [r7, #16]
 800a716:	ee07 3a90 	vmov	s15, r3
 800a71a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a71e:	eddf 6a48 	vldr	s13, [pc, #288]	; 800a840 <HAL_RCC_GetSysClockFreq+0x2ec>
 800a722:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a726:	4b40      	ldr	r3, [pc, #256]	; (800a828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a72a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a72e:	ee07 3a90 	vmov	s15, r3
 800a732:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a736:	ed97 6a02 	vldr	s12, [r7, #8]
 800a73a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800a838 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a73e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a742:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a746:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a74a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a74e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a752:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a756:	e043      	b.n	800a7e0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a758:	693b      	ldr	r3, [r7, #16]
 800a75a:	ee07 3a90 	vmov	s15, r3
 800a75e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a762:	eddf 6a38 	vldr	s13, [pc, #224]	; 800a844 <HAL_RCC_GetSysClockFreq+0x2f0>
 800a766:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a76a:	4b2f      	ldr	r3, [pc, #188]	; (800a828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a76c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a76e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a772:	ee07 3a90 	vmov	s15, r3
 800a776:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a77a:	ed97 6a02 	vldr	s12, [r7, #8]
 800a77e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800a838 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a782:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a786:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a78a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a78e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a792:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a796:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a79a:	e021      	b.n	800a7e0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a79c:	693b      	ldr	r3, [r7, #16]
 800a79e:	ee07 3a90 	vmov	s15, r3
 800a7a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a7a6:	eddf 6a26 	vldr	s13, [pc, #152]	; 800a840 <HAL_RCC_GetSysClockFreq+0x2ec>
 800a7aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a7ae:	4b1e      	ldr	r3, [pc, #120]	; (800a828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a7b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a7b6:	ee07 3a90 	vmov	s15, r3
 800a7ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a7be:	ed97 6a02 	vldr	s12, [r7, #8]
 800a7c2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800a838 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a7c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a7ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a7ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a7d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a7d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a7da:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a7de:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800a7e0:	4b11      	ldr	r3, [pc, #68]	; (800a828 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a7e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7e4:	0a5b      	lsrs	r3, r3, #9
 800a7e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a7ea:	3301      	adds	r3, #1
 800a7ec:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800a7ee:	683b      	ldr	r3, [r7, #0]
 800a7f0:	ee07 3a90 	vmov	s15, r3
 800a7f4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a7f8:	edd7 6a07 	vldr	s13, [r7, #28]
 800a7fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a800:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a804:	ee17 3a90 	vmov	r3, s15
 800a808:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800a80a:	e005      	b.n	800a818 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800a80c:	2300      	movs	r3, #0
 800a80e:	61bb      	str	r3, [r7, #24]
      break;
 800a810:	e002      	b.n	800a818 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800a812:	4b07      	ldr	r3, [pc, #28]	; (800a830 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a814:	61bb      	str	r3, [r7, #24]
      break;
 800a816:	bf00      	nop
  }

  return sysclockfreq;
 800a818:	69bb      	ldr	r3, [r7, #24]
}
 800a81a:	4618      	mov	r0, r3
 800a81c:	3724      	adds	r7, #36	; 0x24
 800a81e:	46bd      	mov	sp, r7
 800a820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a824:	4770      	bx	lr
 800a826:	bf00      	nop
 800a828:	58024400 	.word	0x58024400
 800a82c:	03d09000 	.word	0x03d09000
 800a830:	003d0900 	.word	0x003d0900
 800a834:	017d7840 	.word	0x017d7840
 800a838:	46000000 	.word	0x46000000
 800a83c:	4c742400 	.word	0x4c742400
 800a840:	4a742400 	.word	0x4a742400
 800a844:	4bbebc20 	.word	0x4bbebc20

0800a848 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b082      	sub	sp, #8
 800a84c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a84e:	f7ff fe81 	bl	800a554 <HAL_RCC_GetSysClockFreq>
 800a852:	4602      	mov	r2, r0
 800a854:	4b10      	ldr	r3, [pc, #64]	; (800a898 <HAL_RCC_GetHCLKFreq+0x50>)
 800a856:	699b      	ldr	r3, [r3, #24]
 800a858:	0a1b      	lsrs	r3, r3, #8
 800a85a:	f003 030f 	and.w	r3, r3, #15
 800a85e:	490f      	ldr	r1, [pc, #60]	; (800a89c <HAL_RCC_GetHCLKFreq+0x54>)
 800a860:	5ccb      	ldrb	r3, [r1, r3]
 800a862:	f003 031f 	and.w	r3, r3, #31
 800a866:	fa22 f303 	lsr.w	r3, r2, r3
 800a86a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a86c:	4b0a      	ldr	r3, [pc, #40]	; (800a898 <HAL_RCC_GetHCLKFreq+0x50>)
 800a86e:	699b      	ldr	r3, [r3, #24]
 800a870:	f003 030f 	and.w	r3, r3, #15
 800a874:	4a09      	ldr	r2, [pc, #36]	; (800a89c <HAL_RCC_GetHCLKFreq+0x54>)
 800a876:	5cd3      	ldrb	r3, [r2, r3]
 800a878:	f003 031f 	and.w	r3, r3, #31
 800a87c:	687a      	ldr	r2, [r7, #4]
 800a87e:	fa22 f303 	lsr.w	r3, r2, r3
 800a882:	4a07      	ldr	r2, [pc, #28]	; (800a8a0 <HAL_RCC_GetHCLKFreq+0x58>)
 800a884:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a886:	4a07      	ldr	r2, [pc, #28]	; (800a8a4 <HAL_RCC_GetHCLKFreq+0x5c>)
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800a88c:	4b04      	ldr	r3, [pc, #16]	; (800a8a0 <HAL_RCC_GetHCLKFreq+0x58>)
 800a88e:	681b      	ldr	r3, [r3, #0]
}
 800a890:	4618      	mov	r0, r3
 800a892:	3708      	adds	r7, #8
 800a894:	46bd      	mov	sp, r7
 800a896:	bd80      	pop	{r7, pc}
 800a898:	58024400 	.word	0x58024400
 800a89c:	08016fd0 	.word	0x08016fd0
 800a8a0:	24000094 	.word	0x24000094
 800a8a4:	24000090 	.word	0x24000090

0800a8a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800a8ac:	f7ff ffcc 	bl	800a848 <HAL_RCC_GetHCLKFreq>
 800a8b0:	4602      	mov	r2, r0
 800a8b2:	4b06      	ldr	r3, [pc, #24]	; (800a8cc <HAL_RCC_GetPCLK1Freq+0x24>)
 800a8b4:	69db      	ldr	r3, [r3, #28]
 800a8b6:	091b      	lsrs	r3, r3, #4
 800a8b8:	f003 0307 	and.w	r3, r3, #7
 800a8bc:	4904      	ldr	r1, [pc, #16]	; (800a8d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a8be:	5ccb      	ldrb	r3, [r1, r3]
 800a8c0:	f003 031f 	and.w	r3, r3, #31
 800a8c4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	bd80      	pop	{r7, pc}
 800a8cc:	58024400 	.word	0x58024400
 800a8d0:	08016fd0 	.word	0x08016fd0

0800a8d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a8d4:	b580      	push	{r7, lr}
 800a8d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800a8d8:	f7ff ffb6 	bl	800a848 <HAL_RCC_GetHCLKFreq>
 800a8dc:	4602      	mov	r2, r0
 800a8de:	4b06      	ldr	r3, [pc, #24]	; (800a8f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a8e0:	69db      	ldr	r3, [r3, #28]
 800a8e2:	0a1b      	lsrs	r3, r3, #8
 800a8e4:	f003 0307 	and.w	r3, r3, #7
 800a8e8:	4904      	ldr	r1, [pc, #16]	; (800a8fc <HAL_RCC_GetPCLK2Freq+0x28>)
 800a8ea:	5ccb      	ldrb	r3, [r1, r3]
 800a8ec:	f003 031f 	and.w	r3, r3, #31
 800a8f0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	bd80      	pop	{r7, pc}
 800a8f8:	58024400 	.word	0x58024400
 800a8fc:	08016fd0 	.word	0x08016fd0

0800a900 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a900:	b480      	push	{r7}
 800a902:	b083      	sub	sp, #12
 800a904:	af00      	add	r7, sp, #0
 800a906:	6078      	str	r0, [r7, #4]
 800a908:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	223f      	movs	r2, #63	; 0x3f
 800a90e:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a910:	4b1a      	ldr	r3, [pc, #104]	; (800a97c <HAL_RCC_GetClockConfig+0x7c>)
 800a912:	691b      	ldr	r3, [r3, #16]
 800a914:	f003 0207 	and.w	r2, r3, #7
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800a91c:	4b17      	ldr	r3, [pc, #92]	; (800a97c <HAL_RCC_GetClockConfig+0x7c>)
 800a91e:	699b      	ldr	r3, [r3, #24]
 800a920:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800a928:	4b14      	ldr	r3, [pc, #80]	; (800a97c <HAL_RCC_GetClockConfig+0x7c>)
 800a92a:	699b      	ldr	r3, [r3, #24]
 800a92c:	f003 020f 	and.w	r2, r3, #15
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800a934:	4b11      	ldr	r3, [pc, #68]	; (800a97c <HAL_RCC_GetClockConfig+0x7c>)
 800a936:	699b      	ldr	r3, [r3, #24]
 800a938:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800a940:	4b0e      	ldr	r3, [pc, #56]	; (800a97c <HAL_RCC_GetClockConfig+0x7c>)
 800a942:	69db      	ldr	r3, [r3, #28]
 800a944:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800a94c:	4b0b      	ldr	r3, [pc, #44]	; (800a97c <HAL_RCC_GetClockConfig+0x7c>)
 800a94e:	69db      	ldr	r3, [r3, #28]
 800a950:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800a958:	4b08      	ldr	r3, [pc, #32]	; (800a97c <HAL_RCC_GetClockConfig+0x7c>)
 800a95a:	6a1b      	ldr	r3, [r3, #32]
 800a95c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a964:	4b06      	ldr	r3, [pc, #24]	; (800a980 <HAL_RCC_GetClockConfig+0x80>)
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	f003 020f 	and.w	r2, r3, #15
 800a96c:	683b      	ldr	r3, [r7, #0]
 800a96e:	601a      	str	r2, [r3, #0]
}
 800a970:	bf00      	nop
 800a972:	370c      	adds	r7, #12
 800a974:	46bd      	mov	sp, r7
 800a976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97a:	4770      	bx	lr
 800a97c:	58024400 	.word	0x58024400
 800a980:	52002000 	.word	0x52002000

0800a984 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a984:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a988:	b0ca      	sub	sp, #296	; 0x128
 800a98a:	af00      	add	r7, sp, #0
 800a98c:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a990:	2300      	movs	r3, #0
 800a992:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a996:	2300      	movs	r3, #0
 800a998:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a99c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a9a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9a4:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 800a9a8:	2500      	movs	r5, #0
 800a9aa:	ea54 0305 	orrs.w	r3, r4, r5
 800a9ae:	d049      	beq.n	800aa44 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800a9b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a9b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a9b6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a9ba:	d02f      	beq.n	800aa1c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800a9bc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a9c0:	d828      	bhi.n	800aa14 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a9c2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a9c6:	d01a      	beq.n	800a9fe <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800a9c8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a9cc:	d822      	bhi.n	800aa14 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d003      	beq.n	800a9da <HAL_RCCEx_PeriphCLKConfig+0x56>
 800a9d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a9d6:	d007      	beq.n	800a9e8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a9d8:	e01c      	b.n	800aa14 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a9da:	4bb8      	ldr	r3, [pc, #736]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a9dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9de:	4ab7      	ldr	r2, [pc, #732]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a9e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a9e4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a9e6:	e01a      	b.n	800aa1e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a9e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a9ec:	3308      	adds	r3, #8
 800a9ee:	2102      	movs	r1, #2
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	f002 fb61 	bl	800d0b8 <RCCEx_PLL2_Config>
 800a9f6:	4603      	mov	r3, r0
 800a9f8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a9fc:	e00f      	b.n	800aa1e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a9fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa02:	3328      	adds	r3, #40	; 0x28
 800aa04:	2102      	movs	r1, #2
 800aa06:	4618      	mov	r0, r3
 800aa08:	f002 fc08 	bl	800d21c <RCCEx_PLL3_Config>
 800aa0c:	4603      	mov	r3, r0
 800aa0e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800aa12:	e004      	b.n	800aa1e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aa14:	2301      	movs	r3, #1
 800aa16:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800aa1a:	e000      	b.n	800aa1e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800aa1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aa1e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d10a      	bne.n	800aa3c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800aa26:	4ba5      	ldr	r3, [pc, #660]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aa28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aa2a:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800aa2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa32:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800aa34:	4aa1      	ldr	r2, [pc, #644]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aa36:	430b      	orrs	r3, r1
 800aa38:	6513      	str	r3, [r2, #80]	; 0x50
 800aa3a:	e003      	b.n	800aa44 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa3c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aa40:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800aa44:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa4c:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800aa50:	f04f 0900 	mov.w	r9, #0
 800aa54:	ea58 0309 	orrs.w	r3, r8, r9
 800aa58:	d047      	beq.n	800aaea <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800aa5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa60:	2b04      	cmp	r3, #4
 800aa62:	d82a      	bhi.n	800aaba <HAL_RCCEx_PeriphCLKConfig+0x136>
 800aa64:	a201      	add	r2, pc, #4	; (adr r2, 800aa6c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800aa66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa6a:	bf00      	nop
 800aa6c:	0800aa81 	.word	0x0800aa81
 800aa70:	0800aa8f 	.word	0x0800aa8f
 800aa74:	0800aaa5 	.word	0x0800aaa5
 800aa78:	0800aac3 	.word	0x0800aac3
 800aa7c:	0800aac3 	.word	0x0800aac3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aa80:	4b8e      	ldr	r3, [pc, #568]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aa82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa84:	4a8d      	ldr	r2, [pc, #564]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aa86:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aa8a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800aa8c:	e01a      	b.n	800aac4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800aa8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa92:	3308      	adds	r3, #8
 800aa94:	2100      	movs	r1, #0
 800aa96:	4618      	mov	r0, r3
 800aa98:	f002 fb0e 	bl	800d0b8 <RCCEx_PLL2_Config>
 800aa9c:	4603      	mov	r3, r0
 800aa9e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800aaa2:	e00f      	b.n	800aac4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800aaa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aaa8:	3328      	adds	r3, #40	; 0x28
 800aaaa:	2100      	movs	r1, #0
 800aaac:	4618      	mov	r0, r3
 800aaae:	f002 fbb5 	bl	800d21c <RCCEx_PLL3_Config>
 800aab2:	4603      	mov	r3, r0
 800aab4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800aab8:	e004      	b.n	800aac4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aaba:	2301      	movs	r3, #1
 800aabc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800aac0:	e000      	b.n	800aac4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800aac2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aac4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d10a      	bne.n	800aae2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800aacc:	4b7b      	ldr	r3, [pc, #492]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aace:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aad0:	f023 0107 	bic.w	r1, r3, #7
 800aad4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aada:	4a78      	ldr	r2, [pc, #480]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aadc:	430b      	orrs	r3, r1
 800aade:	6513      	str	r3, [r2, #80]	; 0x50
 800aae0:	e003      	b.n	800aaea <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aae2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aae6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800aaea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aaee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaf2:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 800aaf6:	f04f 0b00 	mov.w	fp, #0
 800aafa:	ea5a 030b 	orrs.w	r3, sl, fp
 800aafe:	d04c      	beq.n	800ab9a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800ab00:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ab04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ab0a:	d030      	beq.n	800ab6e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800ab0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ab10:	d829      	bhi.n	800ab66 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800ab12:	2bc0      	cmp	r3, #192	; 0xc0
 800ab14:	d02d      	beq.n	800ab72 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800ab16:	2bc0      	cmp	r3, #192	; 0xc0
 800ab18:	d825      	bhi.n	800ab66 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800ab1a:	2b80      	cmp	r3, #128	; 0x80
 800ab1c:	d018      	beq.n	800ab50 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800ab1e:	2b80      	cmp	r3, #128	; 0x80
 800ab20:	d821      	bhi.n	800ab66 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d002      	beq.n	800ab2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800ab26:	2b40      	cmp	r3, #64	; 0x40
 800ab28:	d007      	beq.n	800ab3a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800ab2a:	e01c      	b.n	800ab66 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ab2c:	4b63      	ldr	r3, [pc, #396]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ab2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab30:	4a62      	ldr	r2, [pc, #392]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ab32:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ab36:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800ab38:	e01c      	b.n	800ab74 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ab3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ab3e:	3308      	adds	r3, #8
 800ab40:	2100      	movs	r1, #0
 800ab42:	4618      	mov	r0, r3
 800ab44:	f002 fab8 	bl	800d0b8 <RCCEx_PLL2_Config>
 800ab48:	4603      	mov	r3, r0
 800ab4a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800ab4e:	e011      	b.n	800ab74 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ab50:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ab54:	3328      	adds	r3, #40	; 0x28
 800ab56:	2100      	movs	r1, #0
 800ab58:	4618      	mov	r0, r3
 800ab5a:	f002 fb5f 	bl	800d21c <RCCEx_PLL3_Config>
 800ab5e:	4603      	mov	r3, r0
 800ab60:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800ab64:	e006      	b.n	800ab74 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ab66:	2301      	movs	r3, #1
 800ab68:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ab6c:	e002      	b.n	800ab74 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800ab6e:	bf00      	nop
 800ab70:	e000      	b.n	800ab74 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800ab72:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ab74:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d10a      	bne.n	800ab92 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800ab7c:	4b4f      	ldr	r3, [pc, #316]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ab7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ab80:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 800ab84:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ab88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab8a:	4a4c      	ldr	r2, [pc, #304]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ab8c:	430b      	orrs	r3, r1
 800ab8e:	6513      	str	r3, [r2, #80]	; 0x50
 800ab90:	e003      	b.n	800ab9a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab92:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ab96:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800ab9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ab9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aba2:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 800aba6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800abaa:	2300      	movs	r3, #0
 800abac:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800abb0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 800abb4:	460b      	mov	r3, r1
 800abb6:	4313      	orrs	r3, r2
 800abb8:	d053      	beq.n	800ac62 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800abba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800abbe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800abc2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800abc6:	d035      	beq.n	800ac34 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800abc8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800abcc:	d82e      	bhi.n	800ac2c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800abce:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800abd2:	d031      	beq.n	800ac38 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800abd4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800abd8:	d828      	bhi.n	800ac2c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800abda:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800abde:	d01a      	beq.n	800ac16 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800abe0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800abe4:	d822      	bhi.n	800ac2c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d003      	beq.n	800abf2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800abea:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800abee:	d007      	beq.n	800ac00 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800abf0:	e01c      	b.n	800ac2c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800abf2:	4b32      	ldr	r3, [pc, #200]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800abf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abf6:	4a31      	ldr	r2, [pc, #196]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800abf8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800abfc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800abfe:	e01c      	b.n	800ac3a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ac00:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ac04:	3308      	adds	r3, #8
 800ac06:	2100      	movs	r1, #0
 800ac08:	4618      	mov	r0, r3
 800ac0a:	f002 fa55 	bl	800d0b8 <RCCEx_PLL2_Config>
 800ac0e:	4603      	mov	r3, r0
 800ac10:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800ac14:	e011      	b.n	800ac3a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ac16:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ac1a:	3328      	adds	r3, #40	; 0x28
 800ac1c:	2100      	movs	r1, #0
 800ac1e:	4618      	mov	r0, r3
 800ac20:	f002 fafc 	bl	800d21c <RCCEx_PLL3_Config>
 800ac24:	4603      	mov	r3, r0
 800ac26:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ac2a:	e006      	b.n	800ac3a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800ac2c:	2301      	movs	r3, #1
 800ac2e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ac32:	e002      	b.n	800ac3a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800ac34:	bf00      	nop
 800ac36:	e000      	b.n	800ac3a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800ac38:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ac3a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d10b      	bne.n	800ac5a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800ac42:	4b1e      	ldr	r3, [pc, #120]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ac44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ac46:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 800ac4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ac4e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800ac52:	4a1a      	ldr	r2, [pc, #104]	; (800acbc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ac54:	430b      	orrs	r3, r1
 800ac56:	6593      	str	r3, [r2, #88]	; 0x58
 800ac58:	e003      	b.n	800ac62 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ac5a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ac5e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800ac62:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ac66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac6a:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800ac6e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800ac72:	2300      	movs	r3, #0
 800ac74:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800ac78:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 800ac7c:	460b      	mov	r3, r1
 800ac7e:	4313      	orrs	r3, r2
 800ac80:	d056      	beq.n	800ad30 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800ac82:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ac86:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800ac8a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ac8e:	d038      	beq.n	800ad02 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800ac90:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ac94:	d831      	bhi.n	800acfa <HAL_RCCEx_PeriphCLKConfig+0x376>
 800ac96:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800ac9a:	d034      	beq.n	800ad06 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800ac9c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800aca0:	d82b      	bhi.n	800acfa <HAL_RCCEx_PeriphCLKConfig+0x376>
 800aca2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800aca6:	d01d      	beq.n	800ace4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800aca8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800acac:	d825      	bhi.n	800acfa <HAL_RCCEx_PeriphCLKConfig+0x376>
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d006      	beq.n	800acc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800acb2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800acb6:	d00a      	beq.n	800acce <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800acb8:	e01f      	b.n	800acfa <HAL_RCCEx_PeriphCLKConfig+0x376>
 800acba:	bf00      	nop
 800acbc:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800acc0:	4ba2      	ldr	r3, [pc, #648]	; (800af4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800acc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acc4:	4aa1      	ldr	r2, [pc, #644]	; (800af4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800acc6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800acca:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800accc:	e01c      	b.n	800ad08 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800acce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800acd2:	3308      	adds	r3, #8
 800acd4:	2100      	movs	r1, #0
 800acd6:	4618      	mov	r0, r3
 800acd8:	f002 f9ee 	bl	800d0b8 <RCCEx_PLL2_Config>
 800acdc:	4603      	mov	r3, r0
 800acde:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800ace2:	e011      	b.n	800ad08 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ace4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ace8:	3328      	adds	r3, #40	; 0x28
 800acea:	2100      	movs	r1, #0
 800acec:	4618      	mov	r0, r3
 800acee:	f002 fa95 	bl	800d21c <RCCEx_PLL3_Config>
 800acf2:	4603      	mov	r3, r0
 800acf4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800acf8:	e006      	b.n	800ad08 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800acfa:	2301      	movs	r3, #1
 800acfc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ad00:	e002      	b.n	800ad08 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800ad02:	bf00      	nop
 800ad04:	e000      	b.n	800ad08 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800ad06:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ad08:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d10b      	bne.n	800ad28 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800ad10:	4b8e      	ldr	r3, [pc, #568]	; (800af4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ad12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ad14:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 800ad18:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ad1c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800ad20:	4a8a      	ldr	r2, [pc, #552]	; (800af4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ad22:	430b      	orrs	r3, r1
 800ad24:	6593      	str	r3, [r2, #88]	; 0x58
 800ad26:	e003      	b.n	800ad30 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad28:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ad2c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800ad30:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ad34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad38:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800ad3c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800ad40:	2300      	movs	r3, #0
 800ad42:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800ad46:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800ad4a:	460b      	mov	r3, r1
 800ad4c:	4313      	orrs	r3, r2
 800ad4e:	d03a      	beq.n	800adc6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800ad50:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ad54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ad56:	2b30      	cmp	r3, #48	; 0x30
 800ad58:	d01f      	beq.n	800ad9a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800ad5a:	2b30      	cmp	r3, #48	; 0x30
 800ad5c:	d819      	bhi.n	800ad92 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800ad5e:	2b20      	cmp	r3, #32
 800ad60:	d00c      	beq.n	800ad7c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800ad62:	2b20      	cmp	r3, #32
 800ad64:	d815      	bhi.n	800ad92 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d019      	beq.n	800ad9e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800ad6a:	2b10      	cmp	r3, #16
 800ad6c:	d111      	bne.n	800ad92 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ad6e:	4b77      	ldr	r3, [pc, #476]	; (800af4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ad70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad72:	4a76      	ldr	r2, [pc, #472]	; (800af4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ad74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ad78:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800ad7a:	e011      	b.n	800ada0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ad7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ad80:	3308      	adds	r3, #8
 800ad82:	2102      	movs	r1, #2
 800ad84:	4618      	mov	r0, r3
 800ad86:	f002 f997 	bl	800d0b8 <RCCEx_PLL2_Config>
 800ad8a:	4603      	mov	r3, r0
 800ad8c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800ad90:	e006      	b.n	800ada0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800ad92:	2301      	movs	r3, #1
 800ad94:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ad98:	e002      	b.n	800ada0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800ad9a:	bf00      	nop
 800ad9c:	e000      	b.n	800ada0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800ad9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ada0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d10a      	bne.n	800adbe <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800ada8:	4b68      	ldr	r3, [pc, #416]	; (800af4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800adaa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800adac:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800adb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800adb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800adb6:	4a65      	ldr	r2, [pc, #404]	; (800af4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800adb8:	430b      	orrs	r3, r1
 800adba:	64d3      	str	r3, [r2, #76]	; 0x4c
 800adbc:	e003      	b.n	800adc6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800adbe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800adc2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800adc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800adca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adce:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800add2:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800add6:	2300      	movs	r3, #0
 800add8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800addc:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800ade0:	460b      	mov	r3, r1
 800ade2:	4313      	orrs	r3, r2
 800ade4:	d051      	beq.n	800ae8a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800ade6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800adea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800adec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800adf0:	d035      	beq.n	800ae5e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800adf2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800adf6:	d82e      	bhi.n	800ae56 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800adf8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800adfc:	d031      	beq.n	800ae62 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800adfe:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800ae02:	d828      	bhi.n	800ae56 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800ae04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ae08:	d01a      	beq.n	800ae40 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800ae0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ae0e:	d822      	bhi.n	800ae56 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d003      	beq.n	800ae1c <HAL_RCCEx_PeriphCLKConfig+0x498>
 800ae14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ae18:	d007      	beq.n	800ae2a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800ae1a:	e01c      	b.n	800ae56 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ae1c:	4b4b      	ldr	r3, [pc, #300]	; (800af4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ae1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae20:	4a4a      	ldr	r2, [pc, #296]	; (800af4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ae22:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ae26:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ae28:	e01c      	b.n	800ae64 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ae2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae2e:	3308      	adds	r3, #8
 800ae30:	2100      	movs	r1, #0
 800ae32:	4618      	mov	r0, r3
 800ae34:	f002 f940 	bl	800d0b8 <RCCEx_PLL2_Config>
 800ae38:	4603      	mov	r3, r0
 800ae3a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ae3e:	e011      	b.n	800ae64 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ae40:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae44:	3328      	adds	r3, #40	; 0x28
 800ae46:	2100      	movs	r1, #0
 800ae48:	4618      	mov	r0, r3
 800ae4a:	f002 f9e7 	bl	800d21c <RCCEx_PLL3_Config>
 800ae4e:	4603      	mov	r3, r0
 800ae50:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ae54:	e006      	b.n	800ae64 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ae56:	2301      	movs	r3, #1
 800ae58:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ae5c:	e002      	b.n	800ae64 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800ae5e:	bf00      	nop
 800ae60:	e000      	b.n	800ae64 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800ae62:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ae64:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d10a      	bne.n	800ae82 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800ae6c:	4b37      	ldr	r3, [pc, #220]	; (800af4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ae6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ae70:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800ae74:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ae7a:	4a34      	ldr	r2, [pc, #208]	; (800af4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ae7c:	430b      	orrs	r3, r1
 800ae7e:	6513      	str	r3, [r2, #80]	; 0x50
 800ae80:	e003      	b.n	800ae8a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae82:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ae86:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800ae8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae92:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800ae96:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800ae9a:	2300      	movs	r3, #0
 800ae9c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800aea0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800aea4:	460b      	mov	r3, r1
 800aea6:	4313      	orrs	r3, r2
 800aea8:	d056      	beq.n	800af58 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800aeaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aeae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800aeb0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800aeb4:	d033      	beq.n	800af1e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800aeb6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800aeba:	d82c      	bhi.n	800af16 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800aebc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800aec0:	d02f      	beq.n	800af22 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800aec2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800aec6:	d826      	bhi.n	800af16 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800aec8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800aecc:	d02b      	beq.n	800af26 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800aece:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800aed2:	d820      	bhi.n	800af16 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800aed4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800aed8:	d012      	beq.n	800af00 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800aeda:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800aede:	d81a      	bhi.n	800af16 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d022      	beq.n	800af2a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800aee4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aee8:	d115      	bne.n	800af16 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800aeea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aeee:	3308      	adds	r3, #8
 800aef0:	2101      	movs	r1, #1
 800aef2:	4618      	mov	r0, r3
 800aef4:	f002 f8e0 	bl	800d0b8 <RCCEx_PLL2_Config>
 800aef8:	4603      	mov	r3, r0
 800aefa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800aefe:	e015      	b.n	800af2c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800af00:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af04:	3328      	adds	r3, #40	; 0x28
 800af06:	2101      	movs	r1, #1
 800af08:	4618      	mov	r0, r3
 800af0a:	f002 f987 	bl	800d21c <RCCEx_PLL3_Config>
 800af0e:	4603      	mov	r3, r0
 800af10:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800af14:	e00a      	b.n	800af2c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800af16:	2301      	movs	r3, #1
 800af18:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800af1c:	e006      	b.n	800af2c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800af1e:	bf00      	nop
 800af20:	e004      	b.n	800af2c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800af22:	bf00      	nop
 800af24:	e002      	b.n	800af2c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800af26:	bf00      	nop
 800af28:	e000      	b.n	800af2c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800af2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800af2c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800af30:	2b00      	cmp	r3, #0
 800af32:	d10d      	bne.n	800af50 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800af34:	4b05      	ldr	r3, [pc, #20]	; (800af4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800af36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800af38:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800af3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af40:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800af42:	4a02      	ldr	r2, [pc, #8]	; (800af4c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800af44:	430b      	orrs	r3, r1
 800af46:	6513      	str	r3, [r2, #80]	; 0x50
 800af48:	e006      	b.n	800af58 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800af4a:	bf00      	nop
 800af4c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af50:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800af54:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800af58:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af60:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800af64:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800af68:	2300      	movs	r3, #0
 800af6a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800af6e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800af72:	460b      	mov	r3, r1
 800af74:	4313      	orrs	r3, r2
 800af76:	d055      	beq.n	800b024 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800af78:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af7c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800af80:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800af84:	d033      	beq.n	800afee <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800af86:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800af8a:	d82c      	bhi.n	800afe6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800af8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800af90:	d02f      	beq.n	800aff2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800af92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800af96:	d826      	bhi.n	800afe6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800af98:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800af9c:	d02b      	beq.n	800aff6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800af9e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800afa2:	d820      	bhi.n	800afe6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800afa4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800afa8:	d012      	beq.n	800afd0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800afaa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800afae:	d81a      	bhi.n	800afe6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d022      	beq.n	800affa <HAL_RCCEx_PeriphCLKConfig+0x676>
 800afb4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800afb8:	d115      	bne.n	800afe6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800afba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800afbe:	3308      	adds	r3, #8
 800afc0:	2101      	movs	r1, #1
 800afc2:	4618      	mov	r0, r3
 800afc4:	f002 f878 	bl	800d0b8 <RCCEx_PLL2_Config>
 800afc8:	4603      	mov	r3, r0
 800afca:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800afce:	e015      	b.n	800affc <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800afd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800afd4:	3328      	adds	r3, #40	; 0x28
 800afd6:	2101      	movs	r1, #1
 800afd8:	4618      	mov	r0, r3
 800afda:	f002 f91f 	bl	800d21c <RCCEx_PLL3_Config>
 800afde:	4603      	mov	r3, r0
 800afe0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800afe4:	e00a      	b.n	800affc <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800afe6:	2301      	movs	r3, #1
 800afe8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800afec:	e006      	b.n	800affc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800afee:	bf00      	nop
 800aff0:	e004      	b.n	800affc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800aff2:	bf00      	nop
 800aff4:	e002      	b.n	800affc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800aff6:	bf00      	nop
 800aff8:	e000      	b.n	800affc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800affa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800affc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b000:	2b00      	cmp	r3, #0
 800b002:	d10b      	bne.n	800b01c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800b004:	4ba3      	ldr	r3, [pc, #652]	; (800b294 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b006:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b008:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800b00c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b010:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b014:	4a9f      	ldr	r2, [pc, #636]	; (800b294 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b016:	430b      	orrs	r3, r1
 800b018:	6593      	str	r3, [r2, #88]	; 0x58
 800b01a:	e003      	b.n	800b024 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b01c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b020:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b024:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b02c:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800b030:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b034:	2300      	movs	r3, #0
 800b036:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b03a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800b03e:	460b      	mov	r3, r1
 800b040:	4313      	orrs	r3, r2
 800b042:	d037      	beq.n	800b0b4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800b044:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b048:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b04a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b04e:	d00e      	beq.n	800b06e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800b050:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b054:	d816      	bhi.n	800b084 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800b056:	2b00      	cmp	r3, #0
 800b058:	d018      	beq.n	800b08c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800b05a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b05e:	d111      	bne.n	800b084 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b060:	4b8c      	ldr	r3, [pc, #560]	; (800b294 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b064:	4a8b      	ldr	r2, [pc, #556]	; (800b294 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b066:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b06a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b06c:	e00f      	b.n	800b08e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b06e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b072:	3308      	adds	r3, #8
 800b074:	2101      	movs	r1, #1
 800b076:	4618      	mov	r0, r3
 800b078:	f002 f81e 	bl	800d0b8 <RCCEx_PLL2_Config>
 800b07c:	4603      	mov	r3, r0
 800b07e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b082:	e004      	b.n	800b08e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b084:	2301      	movs	r3, #1
 800b086:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b08a:	e000      	b.n	800b08e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800b08c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b08e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b092:	2b00      	cmp	r3, #0
 800b094:	d10a      	bne.n	800b0ac <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b096:	4b7f      	ldr	r3, [pc, #508]	; (800b294 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b098:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b09a:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800b09e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b0a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b0a4:	4a7b      	ldr	r2, [pc, #492]	; (800b294 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b0a6:	430b      	orrs	r3, r1
 800b0a8:	6513      	str	r3, [r2, #80]	; 0x50
 800b0aa:	e003      	b.n	800b0b4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b0ac:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b0b0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800b0b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b0b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0bc:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800b0c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800b0ca:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800b0ce:	460b      	mov	r3, r1
 800b0d0:	4313      	orrs	r3, r2
 800b0d2:	d039      	beq.n	800b148 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800b0d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b0d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b0da:	2b03      	cmp	r3, #3
 800b0dc:	d81c      	bhi.n	800b118 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800b0de:	a201      	add	r2, pc, #4	; (adr r2, 800b0e4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800b0e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0e4:	0800b121 	.word	0x0800b121
 800b0e8:	0800b0f5 	.word	0x0800b0f5
 800b0ec:	0800b103 	.word	0x0800b103
 800b0f0:	0800b121 	.word	0x0800b121
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b0f4:	4b67      	ldr	r3, [pc, #412]	; (800b294 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b0f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0f8:	4a66      	ldr	r2, [pc, #408]	; (800b294 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b0fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b0fe:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800b100:	e00f      	b.n	800b122 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b102:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b106:	3308      	adds	r3, #8
 800b108:	2102      	movs	r1, #2
 800b10a:	4618      	mov	r0, r3
 800b10c:	f001 ffd4 	bl	800d0b8 <RCCEx_PLL2_Config>
 800b110:	4603      	mov	r3, r0
 800b112:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800b116:	e004      	b.n	800b122 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b118:	2301      	movs	r3, #1
 800b11a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b11e:	e000      	b.n	800b122 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800b120:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b122:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b126:	2b00      	cmp	r3, #0
 800b128:	d10a      	bne.n	800b140 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800b12a:	4b5a      	ldr	r3, [pc, #360]	; (800b294 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b12c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b12e:	f023 0103 	bic.w	r1, r3, #3
 800b132:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b136:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b138:	4a56      	ldr	r2, [pc, #344]	; (800b294 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b13a:	430b      	orrs	r3, r1
 800b13c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b13e:	e003      	b.n	800b148 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b140:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b144:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b148:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b14c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b150:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800b154:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b158:	2300      	movs	r3, #0
 800b15a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b15e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800b162:	460b      	mov	r3, r1
 800b164:	4313      	orrs	r3, r2
 800b166:	f000 809f 	beq.w	800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b16a:	4b4b      	ldr	r3, [pc, #300]	; (800b298 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	4a4a      	ldr	r2, [pc, #296]	; (800b298 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b170:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b174:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b176:	f7f8 fc41 	bl	80039fc <HAL_GetTick>
 800b17a:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b17e:	e00b      	b.n	800b198 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b180:	f7f8 fc3c 	bl	80039fc <HAL_GetTick>
 800b184:	4602      	mov	r2, r0
 800b186:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800b18a:	1ad3      	subs	r3, r2, r3
 800b18c:	2b64      	cmp	r3, #100	; 0x64
 800b18e:	d903      	bls.n	800b198 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800b190:	2303      	movs	r3, #3
 800b192:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b196:	e005      	b.n	800b1a4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b198:	4b3f      	ldr	r3, [pc, #252]	; (800b298 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d0ed      	beq.n	800b180 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800b1a4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d179      	bne.n	800b2a0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800b1ac:	4b39      	ldr	r3, [pc, #228]	; (800b294 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b1ae:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b1b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b1b4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b1b8:	4053      	eors	r3, r2
 800b1ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d015      	beq.n	800b1ee <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b1c2:	4b34      	ldr	r3, [pc, #208]	; (800b294 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b1c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b1c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b1ca:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b1ce:	4b31      	ldr	r3, [pc, #196]	; (800b294 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b1d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b1d2:	4a30      	ldr	r2, [pc, #192]	; (800b294 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b1d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b1d8:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b1da:	4b2e      	ldr	r3, [pc, #184]	; (800b294 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b1dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b1de:	4a2d      	ldr	r2, [pc, #180]	; (800b294 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b1e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b1e4:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800b1e6:	4a2b      	ldr	r2, [pc, #172]	; (800b294 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b1e8:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800b1ec:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800b1ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b1f2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b1f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b1fa:	d118      	bne.n	800b22e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b1fc:	f7f8 fbfe 	bl	80039fc <HAL_GetTick>
 800b200:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b204:	e00d      	b.n	800b222 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b206:	f7f8 fbf9 	bl	80039fc <HAL_GetTick>
 800b20a:	4602      	mov	r2, r0
 800b20c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800b210:	1ad2      	subs	r2, r2, r3
 800b212:	f241 3388 	movw	r3, #5000	; 0x1388
 800b216:	429a      	cmp	r2, r3
 800b218:	d903      	bls.n	800b222 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800b21a:	2303      	movs	r3, #3
 800b21c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 800b220:	e005      	b.n	800b22e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b222:	4b1c      	ldr	r3, [pc, #112]	; (800b294 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b224:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b226:	f003 0302 	and.w	r3, r3, #2
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d0eb      	beq.n	800b206 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800b22e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b232:	2b00      	cmp	r3, #0
 800b234:	d129      	bne.n	800b28a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b236:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b23a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b23e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b242:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b246:	d10e      	bne.n	800b266 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800b248:	4b12      	ldr	r3, [pc, #72]	; (800b294 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b24a:	691b      	ldr	r3, [r3, #16]
 800b24c:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800b250:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b254:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b258:	091a      	lsrs	r2, r3, #4
 800b25a:	4b10      	ldr	r3, [pc, #64]	; (800b29c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800b25c:	4013      	ands	r3, r2
 800b25e:	4a0d      	ldr	r2, [pc, #52]	; (800b294 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b260:	430b      	orrs	r3, r1
 800b262:	6113      	str	r3, [r2, #16]
 800b264:	e005      	b.n	800b272 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800b266:	4b0b      	ldr	r3, [pc, #44]	; (800b294 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b268:	691b      	ldr	r3, [r3, #16]
 800b26a:	4a0a      	ldr	r2, [pc, #40]	; (800b294 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b26c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800b270:	6113      	str	r3, [r2, #16]
 800b272:	4b08      	ldr	r3, [pc, #32]	; (800b294 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b274:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800b276:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b27a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b27e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b282:	4a04      	ldr	r2, [pc, #16]	; (800b294 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b284:	430b      	orrs	r3, r1
 800b286:	6713      	str	r3, [r2, #112]	; 0x70
 800b288:	e00e      	b.n	800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b28a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b28e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 800b292:	e009      	b.n	800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800b294:	58024400 	.word	0x58024400
 800b298:	58024800 	.word	0x58024800
 800b29c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b2a0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b2a4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800b2a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2b0:	f002 0301 	and.w	r3, r2, #1
 800b2b4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b2be:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b2c2:	460b      	mov	r3, r1
 800b2c4:	4313      	orrs	r3, r2
 800b2c6:	f000 8089 	beq.w	800b3dc <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800b2ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b2ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b2d0:	2b28      	cmp	r3, #40	; 0x28
 800b2d2:	d86b      	bhi.n	800b3ac <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800b2d4:	a201      	add	r2, pc, #4	; (adr r2, 800b2dc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800b2d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2da:	bf00      	nop
 800b2dc:	0800b3b5 	.word	0x0800b3b5
 800b2e0:	0800b3ad 	.word	0x0800b3ad
 800b2e4:	0800b3ad 	.word	0x0800b3ad
 800b2e8:	0800b3ad 	.word	0x0800b3ad
 800b2ec:	0800b3ad 	.word	0x0800b3ad
 800b2f0:	0800b3ad 	.word	0x0800b3ad
 800b2f4:	0800b3ad 	.word	0x0800b3ad
 800b2f8:	0800b3ad 	.word	0x0800b3ad
 800b2fc:	0800b381 	.word	0x0800b381
 800b300:	0800b3ad 	.word	0x0800b3ad
 800b304:	0800b3ad 	.word	0x0800b3ad
 800b308:	0800b3ad 	.word	0x0800b3ad
 800b30c:	0800b3ad 	.word	0x0800b3ad
 800b310:	0800b3ad 	.word	0x0800b3ad
 800b314:	0800b3ad 	.word	0x0800b3ad
 800b318:	0800b3ad 	.word	0x0800b3ad
 800b31c:	0800b397 	.word	0x0800b397
 800b320:	0800b3ad 	.word	0x0800b3ad
 800b324:	0800b3ad 	.word	0x0800b3ad
 800b328:	0800b3ad 	.word	0x0800b3ad
 800b32c:	0800b3ad 	.word	0x0800b3ad
 800b330:	0800b3ad 	.word	0x0800b3ad
 800b334:	0800b3ad 	.word	0x0800b3ad
 800b338:	0800b3ad 	.word	0x0800b3ad
 800b33c:	0800b3b5 	.word	0x0800b3b5
 800b340:	0800b3ad 	.word	0x0800b3ad
 800b344:	0800b3ad 	.word	0x0800b3ad
 800b348:	0800b3ad 	.word	0x0800b3ad
 800b34c:	0800b3ad 	.word	0x0800b3ad
 800b350:	0800b3ad 	.word	0x0800b3ad
 800b354:	0800b3ad 	.word	0x0800b3ad
 800b358:	0800b3ad 	.word	0x0800b3ad
 800b35c:	0800b3b5 	.word	0x0800b3b5
 800b360:	0800b3ad 	.word	0x0800b3ad
 800b364:	0800b3ad 	.word	0x0800b3ad
 800b368:	0800b3ad 	.word	0x0800b3ad
 800b36c:	0800b3ad 	.word	0x0800b3ad
 800b370:	0800b3ad 	.word	0x0800b3ad
 800b374:	0800b3ad 	.word	0x0800b3ad
 800b378:	0800b3ad 	.word	0x0800b3ad
 800b37c:	0800b3b5 	.word	0x0800b3b5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b380:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b384:	3308      	adds	r3, #8
 800b386:	2101      	movs	r1, #1
 800b388:	4618      	mov	r0, r3
 800b38a:	f001 fe95 	bl	800d0b8 <RCCEx_PLL2_Config>
 800b38e:	4603      	mov	r3, r0
 800b390:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b394:	e00f      	b.n	800b3b6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b396:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b39a:	3328      	adds	r3, #40	; 0x28
 800b39c:	2101      	movs	r1, #1
 800b39e:	4618      	mov	r0, r3
 800b3a0:	f001 ff3c 	bl	800d21c <RCCEx_PLL3_Config>
 800b3a4:	4603      	mov	r3, r0
 800b3a6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b3aa:	e004      	b.n	800b3b6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b3ac:	2301      	movs	r3, #1
 800b3ae:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b3b2:	e000      	b.n	800b3b6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800b3b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b3b6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d10a      	bne.n	800b3d4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800b3be:	4bbf      	ldr	r3, [pc, #764]	; (800b6bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b3c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b3c2:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800b3c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b3ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b3cc:	4abb      	ldr	r2, [pc, #748]	; (800b6bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b3ce:	430b      	orrs	r3, r1
 800b3d0:	6553      	str	r3, [r2, #84]	; 0x54
 800b3d2:	e003      	b.n	800b3dc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b3d4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b3d8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800b3dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b3e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3e4:	f002 0302 	and.w	r3, r2, #2
 800b3e8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b3f2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800b3f6:	460b      	mov	r3, r1
 800b3f8:	4313      	orrs	r3, r2
 800b3fa:	d041      	beq.n	800b480 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800b3fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b400:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b402:	2b05      	cmp	r3, #5
 800b404:	d824      	bhi.n	800b450 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800b406:	a201      	add	r2, pc, #4	; (adr r2, 800b40c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800b408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b40c:	0800b459 	.word	0x0800b459
 800b410:	0800b425 	.word	0x0800b425
 800b414:	0800b43b 	.word	0x0800b43b
 800b418:	0800b459 	.word	0x0800b459
 800b41c:	0800b459 	.word	0x0800b459
 800b420:	0800b459 	.word	0x0800b459
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b424:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b428:	3308      	adds	r3, #8
 800b42a:	2101      	movs	r1, #1
 800b42c:	4618      	mov	r0, r3
 800b42e:	f001 fe43 	bl	800d0b8 <RCCEx_PLL2_Config>
 800b432:	4603      	mov	r3, r0
 800b434:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b438:	e00f      	b.n	800b45a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b43a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b43e:	3328      	adds	r3, #40	; 0x28
 800b440:	2101      	movs	r1, #1
 800b442:	4618      	mov	r0, r3
 800b444:	f001 feea 	bl	800d21c <RCCEx_PLL3_Config>
 800b448:	4603      	mov	r3, r0
 800b44a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b44e:	e004      	b.n	800b45a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b450:	2301      	movs	r3, #1
 800b452:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b456:	e000      	b.n	800b45a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800b458:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b45a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d10a      	bne.n	800b478 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800b462:	4b96      	ldr	r3, [pc, #600]	; (800b6bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b464:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b466:	f023 0107 	bic.w	r1, r3, #7
 800b46a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b46e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b470:	4a92      	ldr	r2, [pc, #584]	; (800b6bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b472:	430b      	orrs	r3, r1
 800b474:	6553      	str	r3, [r2, #84]	; 0x54
 800b476:	e003      	b.n	800b480 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b478:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b47c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b480:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b484:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b488:	f002 0304 	and.w	r3, r2, #4
 800b48c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b490:	2300      	movs	r3, #0
 800b492:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b496:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800b49a:	460b      	mov	r3, r1
 800b49c:	4313      	orrs	r3, r2
 800b49e:	d044      	beq.n	800b52a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800b4a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b4a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b4a8:	2b05      	cmp	r3, #5
 800b4aa:	d825      	bhi.n	800b4f8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800b4ac:	a201      	add	r2, pc, #4	; (adr r2, 800b4b4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800b4ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4b2:	bf00      	nop
 800b4b4:	0800b501 	.word	0x0800b501
 800b4b8:	0800b4cd 	.word	0x0800b4cd
 800b4bc:	0800b4e3 	.word	0x0800b4e3
 800b4c0:	0800b501 	.word	0x0800b501
 800b4c4:	0800b501 	.word	0x0800b501
 800b4c8:	0800b501 	.word	0x0800b501
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b4cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b4d0:	3308      	adds	r3, #8
 800b4d2:	2101      	movs	r1, #1
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	f001 fdef 	bl	800d0b8 <RCCEx_PLL2_Config>
 800b4da:	4603      	mov	r3, r0
 800b4dc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b4e0:	e00f      	b.n	800b502 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b4e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b4e6:	3328      	adds	r3, #40	; 0x28
 800b4e8:	2101      	movs	r1, #1
 800b4ea:	4618      	mov	r0, r3
 800b4ec:	f001 fe96 	bl	800d21c <RCCEx_PLL3_Config>
 800b4f0:	4603      	mov	r3, r0
 800b4f2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b4f6:	e004      	b.n	800b502 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b4f8:	2301      	movs	r3, #1
 800b4fa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b4fe:	e000      	b.n	800b502 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800b500:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b502:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b506:	2b00      	cmp	r3, #0
 800b508:	d10b      	bne.n	800b522 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b50a:	4b6c      	ldr	r3, [pc, #432]	; (800b6bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b50c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b50e:	f023 0107 	bic.w	r1, r3, #7
 800b512:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b516:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b51a:	4a68      	ldr	r2, [pc, #416]	; (800b6bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b51c:	430b      	orrs	r3, r1
 800b51e:	6593      	str	r3, [r2, #88]	; 0x58
 800b520:	e003      	b.n	800b52a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b522:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b526:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b52a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b52e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b532:	f002 0320 	and.w	r3, r2, #32
 800b536:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b53a:	2300      	movs	r3, #0
 800b53c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b540:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b544:	460b      	mov	r3, r1
 800b546:	4313      	orrs	r3, r2
 800b548:	d055      	beq.n	800b5f6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800b54a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b54e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b552:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b556:	d033      	beq.n	800b5c0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800b558:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b55c:	d82c      	bhi.n	800b5b8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b55e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b562:	d02f      	beq.n	800b5c4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800b564:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b568:	d826      	bhi.n	800b5b8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b56a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b56e:	d02b      	beq.n	800b5c8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800b570:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b574:	d820      	bhi.n	800b5b8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b576:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b57a:	d012      	beq.n	800b5a2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800b57c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b580:	d81a      	bhi.n	800b5b8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b582:	2b00      	cmp	r3, #0
 800b584:	d022      	beq.n	800b5cc <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800b586:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b58a:	d115      	bne.n	800b5b8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b58c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b590:	3308      	adds	r3, #8
 800b592:	2100      	movs	r1, #0
 800b594:	4618      	mov	r0, r3
 800b596:	f001 fd8f 	bl	800d0b8 <RCCEx_PLL2_Config>
 800b59a:	4603      	mov	r3, r0
 800b59c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b5a0:	e015      	b.n	800b5ce <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b5a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b5a6:	3328      	adds	r3, #40	; 0x28
 800b5a8:	2102      	movs	r1, #2
 800b5aa:	4618      	mov	r0, r3
 800b5ac:	f001 fe36 	bl	800d21c <RCCEx_PLL3_Config>
 800b5b0:	4603      	mov	r3, r0
 800b5b2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b5b6:	e00a      	b.n	800b5ce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b5b8:	2301      	movs	r3, #1
 800b5ba:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b5be:	e006      	b.n	800b5ce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b5c0:	bf00      	nop
 800b5c2:	e004      	b.n	800b5ce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b5c4:	bf00      	nop
 800b5c6:	e002      	b.n	800b5ce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b5c8:	bf00      	nop
 800b5ca:	e000      	b.n	800b5ce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b5cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b5ce:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d10b      	bne.n	800b5ee <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b5d6:	4b39      	ldr	r3, [pc, #228]	; (800b6bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b5d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b5da:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800b5de:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b5e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b5e6:	4a35      	ldr	r2, [pc, #212]	; (800b6bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b5e8:	430b      	orrs	r3, r1
 800b5ea:	6553      	str	r3, [r2, #84]	; 0x54
 800b5ec:	e003      	b.n	800b5f6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b5ee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b5f2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b5f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b5fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5fe:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800b602:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b606:	2300      	movs	r3, #0
 800b608:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800b60c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800b610:	460b      	mov	r3, r1
 800b612:	4313      	orrs	r3, r2
 800b614:	d058      	beq.n	800b6c8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800b616:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b61a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b61e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800b622:	d033      	beq.n	800b68c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800b624:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800b628:	d82c      	bhi.n	800b684 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b62a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b62e:	d02f      	beq.n	800b690 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800b630:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b634:	d826      	bhi.n	800b684 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b636:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b63a:	d02b      	beq.n	800b694 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800b63c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b640:	d820      	bhi.n	800b684 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b642:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b646:	d012      	beq.n	800b66e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800b648:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b64c:	d81a      	bhi.n	800b684 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d022      	beq.n	800b698 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800b652:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b656:	d115      	bne.n	800b684 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b658:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b65c:	3308      	adds	r3, #8
 800b65e:	2100      	movs	r1, #0
 800b660:	4618      	mov	r0, r3
 800b662:	f001 fd29 	bl	800d0b8 <RCCEx_PLL2_Config>
 800b666:	4603      	mov	r3, r0
 800b668:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b66c:	e015      	b.n	800b69a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b66e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b672:	3328      	adds	r3, #40	; 0x28
 800b674:	2102      	movs	r1, #2
 800b676:	4618      	mov	r0, r3
 800b678:	f001 fdd0 	bl	800d21c <RCCEx_PLL3_Config>
 800b67c:	4603      	mov	r3, r0
 800b67e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b682:	e00a      	b.n	800b69a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b684:	2301      	movs	r3, #1
 800b686:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b68a:	e006      	b.n	800b69a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b68c:	bf00      	nop
 800b68e:	e004      	b.n	800b69a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b690:	bf00      	nop
 800b692:	e002      	b.n	800b69a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b694:	bf00      	nop
 800b696:	e000      	b.n	800b69a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b698:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b69a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d10e      	bne.n	800b6c0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b6a2:	4b06      	ldr	r3, [pc, #24]	; (800b6bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b6a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b6a6:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800b6aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b6ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b6b2:	4a02      	ldr	r2, [pc, #8]	; (800b6bc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b6b4:	430b      	orrs	r3, r1
 800b6b6:	6593      	str	r3, [r2, #88]	; 0x58
 800b6b8:	e006      	b.n	800b6c8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800b6ba:	bf00      	nop
 800b6bc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b6c0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b6c4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800b6c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b6cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6d0:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800b6d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b6d8:	2300      	movs	r3, #0
 800b6da:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b6de:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800b6e2:	460b      	mov	r3, r1
 800b6e4:	4313      	orrs	r3, r2
 800b6e6:	d055      	beq.n	800b794 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800b6e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b6ec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800b6f0:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800b6f4:	d033      	beq.n	800b75e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800b6f6:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800b6fa:	d82c      	bhi.n	800b756 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b6fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b700:	d02f      	beq.n	800b762 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800b702:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b706:	d826      	bhi.n	800b756 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b708:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800b70c:	d02b      	beq.n	800b766 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800b70e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800b712:	d820      	bhi.n	800b756 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b714:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b718:	d012      	beq.n	800b740 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800b71a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b71e:	d81a      	bhi.n	800b756 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b720:	2b00      	cmp	r3, #0
 800b722:	d022      	beq.n	800b76a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800b724:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b728:	d115      	bne.n	800b756 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b72a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b72e:	3308      	adds	r3, #8
 800b730:	2100      	movs	r1, #0
 800b732:	4618      	mov	r0, r3
 800b734:	f001 fcc0 	bl	800d0b8 <RCCEx_PLL2_Config>
 800b738:	4603      	mov	r3, r0
 800b73a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b73e:	e015      	b.n	800b76c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b740:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b744:	3328      	adds	r3, #40	; 0x28
 800b746:	2102      	movs	r1, #2
 800b748:	4618      	mov	r0, r3
 800b74a:	f001 fd67 	bl	800d21c <RCCEx_PLL3_Config>
 800b74e:	4603      	mov	r3, r0
 800b750:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b754:	e00a      	b.n	800b76c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b756:	2301      	movs	r3, #1
 800b758:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b75c:	e006      	b.n	800b76c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b75e:	bf00      	nop
 800b760:	e004      	b.n	800b76c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b762:	bf00      	nop
 800b764:	e002      	b.n	800b76c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b766:	bf00      	nop
 800b768:	e000      	b.n	800b76c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b76a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b76c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b770:	2b00      	cmp	r3, #0
 800b772:	d10b      	bne.n	800b78c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800b774:	4ba1      	ldr	r3, [pc, #644]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b776:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b778:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800b77c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b780:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800b784:	4a9d      	ldr	r2, [pc, #628]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b786:	430b      	orrs	r3, r1
 800b788:	6593      	str	r3, [r2, #88]	; 0x58
 800b78a:	e003      	b.n	800b794 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b78c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b790:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800b794:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b79c:	f002 0308 	and.w	r3, r2, #8
 800b7a0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800b7aa:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800b7ae:	460b      	mov	r3, r1
 800b7b0:	4313      	orrs	r3, r2
 800b7b2:	d01e      	beq.n	800b7f2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800b7b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b7b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b7bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b7c0:	d10c      	bne.n	800b7dc <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b7c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b7c6:	3328      	adds	r3, #40	; 0x28
 800b7c8:	2102      	movs	r1, #2
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	f001 fd26 	bl	800d21c <RCCEx_PLL3_Config>
 800b7d0:	4603      	mov	r3, r0
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d002      	beq.n	800b7dc <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800b7d6:	2301      	movs	r3, #1
 800b7d8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800b7dc:	4b87      	ldr	r3, [pc, #540]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b7de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7e0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b7e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b7e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b7ec:	4a83      	ldr	r2, [pc, #524]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b7ee:	430b      	orrs	r3, r1
 800b7f0:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b7f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b7f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7fa:	f002 0310 	and.w	r3, r2, #16
 800b7fe:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b802:	2300      	movs	r3, #0
 800b804:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b808:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800b80c:	460b      	mov	r3, r1
 800b80e:	4313      	orrs	r3, r2
 800b810:	d01e      	beq.n	800b850 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800b812:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b816:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b81a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b81e:	d10c      	bne.n	800b83a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b820:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b824:	3328      	adds	r3, #40	; 0x28
 800b826:	2102      	movs	r1, #2
 800b828:	4618      	mov	r0, r3
 800b82a:	f001 fcf7 	bl	800d21c <RCCEx_PLL3_Config>
 800b82e:	4603      	mov	r3, r0
 800b830:	2b00      	cmp	r3, #0
 800b832:	d002      	beq.n	800b83a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800b834:	2301      	movs	r3, #1
 800b836:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b83a:	4b70      	ldr	r3, [pc, #448]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b83c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b83e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b842:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b846:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b84a:	4a6c      	ldr	r2, [pc, #432]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b84c:	430b      	orrs	r3, r1
 800b84e:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b850:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b854:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b858:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800b85c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b860:	2300      	movs	r3, #0
 800b862:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b866:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800b86a:	460b      	mov	r3, r1
 800b86c:	4313      	orrs	r3, r2
 800b86e:	d03e      	beq.n	800b8ee <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800b870:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b874:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800b878:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b87c:	d022      	beq.n	800b8c4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800b87e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b882:	d81b      	bhi.n	800b8bc <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800b884:	2b00      	cmp	r3, #0
 800b886:	d003      	beq.n	800b890 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800b888:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b88c:	d00b      	beq.n	800b8a6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800b88e:	e015      	b.n	800b8bc <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b890:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b894:	3308      	adds	r3, #8
 800b896:	2100      	movs	r1, #0
 800b898:	4618      	mov	r0, r3
 800b89a:	f001 fc0d 	bl	800d0b8 <RCCEx_PLL2_Config>
 800b89e:	4603      	mov	r3, r0
 800b8a0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b8a4:	e00f      	b.n	800b8c6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b8a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b8aa:	3328      	adds	r3, #40	; 0x28
 800b8ac:	2102      	movs	r1, #2
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	f001 fcb4 	bl	800d21c <RCCEx_PLL3_Config>
 800b8b4:	4603      	mov	r3, r0
 800b8b6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b8ba:	e004      	b.n	800b8c6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b8bc:	2301      	movs	r3, #1
 800b8be:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b8c2:	e000      	b.n	800b8c6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800b8c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b8c6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d10b      	bne.n	800b8e6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b8ce:	4b4b      	ldr	r3, [pc, #300]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b8d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b8d2:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800b8d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b8da:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800b8de:	4a47      	ldr	r2, [pc, #284]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b8e0:	430b      	orrs	r3, r1
 800b8e2:	6593      	str	r3, [r2, #88]	; 0x58
 800b8e4:	e003      	b.n	800b8ee <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b8e6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b8ea:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b8ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b8f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8f6:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800b8fa:	67bb      	str	r3, [r7, #120]	; 0x78
 800b8fc:	2300      	movs	r3, #0
 800b8fe:	67fb      	str	r3, [r7, #124]	; 0x7c
 800b900:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800b904:	460b      	mov	r3, r1
 800b906:	4313      	orrs	r3, r2
 800b908:	d03b      	beq.n	800b982 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800b90a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b90e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b912:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b916:	d01f      	beq.n	800b958 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800b918:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b91c:	d818      	bhi.n	800b950 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800b91e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b922:	d003      	beq.n	800b92c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800b924:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b928:	d007      	beq.n	800b93a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800b92a:	e011      	b.n	800b950 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b92c:	4b33      	ldr	r3, [pc, #204]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b92e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b930:	4a32      	ldr	r2, [pc, #200]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b932:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b936:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800b938:	e00f      	b.n	800b95a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b93a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b93e:	3328      	adds	r3, #40	; 0x28
 800b940:	2101      	movs	r1, #1
 800b942:	4618      	mov	r0, r3
 800b944:	f001 fc6a 	bl	800d21c <RCCEx_PLL3_Config>
 800b948:	4603      	mov	r3, r0
 800b94a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800b94e:	e004      	b.n	800b95a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b950:	2301      	movs	r3, #1
 800b952:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b956:	e000      	b.n	800b95a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800b958:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b95a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d10b      	bne.n	800b97a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b962:	4b26      	ldr	r3, [pc, #152]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b964:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b966:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800b96a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b96e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b972:	4a22      	ldr	r2, [pc, #136]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b974:	430b      	orrs	r3, r1
 800b976:	6553      	str	r3, [r2, #84]	; 0x54
 800b978:	e003      	b.n	800b982 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b97a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b97e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800b982:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b98a:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800b98e:	673b      	str	r3, [r7, #112]	; 0x70
 800b990:	2300      	movs	r3, #0
 800b992:	677b      	str	r3, [r7, #116]	; 0x74
 800b994:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800b998:	460b      	mov	r3, r1
 800b99a:	4313      	orrs	r3, r2
 800b99c:	d034      	beq.n	800ba08 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800b99e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b9a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d003      	beq.n	800b9b0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800b9a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b9ac:	d007      	beq.n	800b9be <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800b9ae:	e011      	b.n	800b9d4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b9b0:	4b12      	ldr	r3, [pc, #72]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b9b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9b4:	4a11      	ldr	r2, [pc, #68]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b9b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b9ba:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b9bc:	e00e      	b.n	800b9dc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b9be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b9c2:	3308      	adds	r3, #8
 800b9c4:	2102      	movs	r1, #2
 800b9c6:	4618      	mov	r0, r3
 800b9c8:	f001 fb76 	bl	800d0b8 <RCCEx_PLL2_Config>
 800b9cc:	4603      	mov	r3, r0
 800b9ce:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b9d2:	e003      	b.n	800b9dc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800b9d4:	2301      	movs	r3, #1
 800b9d6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b9da:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b9dc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d10d      	bne.n	800ba00 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800b9e4:	4b05      	ldr	r3, [pc, #20]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b9e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b9e8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b9ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b9f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b9f2:	4a02      	ldr	r2, [pc, #8]	; (800b9fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b9f4:	430b      	orrs	r3, r1
 800b9f6:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b9f8:	e006      	b.n	800ba08 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800b9fa:	bf00      	nop
 800b9fc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba00:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ba04:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800ba08:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba10:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800ba14:	66bb      	str	r3, [r7, #104]	; 0x68
 800ba16:	2300      	movs	r3, #0
 800ba18:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ba1a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800ba1e:	460b      	mov	r3, r1
 800ba20:	4313      	orrs	r3, r2
 800ba22:	d00c      	beq.n	800ba3e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ba24:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba28:	3328      	adds	r3, #40	; 0x28
 800ba2a:	2102      	movs	r1, #2
 800ba2c:	4618      	mov	r0, r3
 800ba2e:	f001 fbf5 	bl	800d21c <RCCEx_PLL3_Config>
 800ba32:	4603      	mov	r3, r0
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d002      	beq.n	800ba3e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800ba38:	2301      	movs	r3, #1
 800ba3a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800ba3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba46:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800ba4a:	663b      	str	r3, [r7, #96]	; 0x60
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	667b      	str	r3, [r7, #100]	; 0x64
 800ba50:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800ba54:	460b      	mov	r3, r1
 800ba56:	4313      	orrs	r3, r2
 800ba58:	d038      	beq.n	800bacc <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800ba5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ba62:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ba66:	d018      	beq.n	800ba9a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800ba68:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ba6c:	d811      	bhi.n	800ba92 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800ba6e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ba72:	d014      	beq.n	800ba9e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800ba74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ba78:	d80b      	bhi.n	800ba92 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d011      	beq.n	800baa2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800ba7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ba82:	d106      	bne.n	800ba92 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ba84:	4bc3      	ldr	r3, [pc, #780]	; (800bd94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ba86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba88:	4ac2      	ldr	r2, [pc, #776]	; (800bd94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ba8a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ba8e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800ba90:	e008      	b.n	800baa4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ba92:	2301      	movs	r3, #1
 800ba94:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ba98:	e004      	b.n	800baa4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800ba9a:	bf00      	nop
 800ba9c:	e002      	b.n	800baa4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800ba9e:	bf00      	nop
 800baa0:	e000      	b.n	800baa4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800baa2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800baa4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d10b      	bne.n	800bac4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800baac:	4bb9      	ldr	r3, [pc, #740]	; (800bd94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800baae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bab0:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800bab4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bab8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800babc:	4ab5      	ldr	r2, [pc, #724]	; (800bd94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800babe:	430b      	orrs	r3, r1
 800bac0:	6553      	str	r3, [r2, #84]	; 0x54
 800bac2:	e003      	b.n	800bacc <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bac4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bac8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800bacc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bad4:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800bad8:	65bb      	str	r3, [r7, #88]	; 0x58
 800bada:	2300      	movs	r3, #0
 800badc:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bade:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800bae2:	460b      	mov	r3, r1
 800bae4:	4313      	orrs	r3, r2
 800bae6:	d009      	beq.n	800bafc <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800bae8:	4baa      	ldr	r3, [pc, #680]	; (800bd94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800baea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800baec:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800baf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800baf4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800baf6:	4aa7      	ldr	r2, [pc, #668]	; (800bd94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800baf8:	430b      	orrs	r3, r1
 800bafa:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800bafc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb04:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 800bb08:	653b      	str	r3, [r7, #80]	; 0x50
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	657b      	str	r3, [r7, #84]	; 0x54
 800bb0e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800bb12:	460b      	mov	r3, r1
 800bb14:	4313      	orrs	r3, r2
 800bb16:	d00a      	beq.n	800bb2e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800bb18:	4b9e      	ldr	r3, [pc, #632]	; (800bd94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bb1a:	691b      	ldr	r3, [r3, #16]
 800bb1c:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 800bb20:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb24:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800bb28:	4a9a      	ldr	r2, [pc, #616]	; (800bd94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bb2a:	430b      	orrs	r3, r1
 800bb2c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800bb2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb36:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800bb3a:	64bb      	str	r3, [r7, #72]	; 0x48
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bb40:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800bb44:	460b      	mov	r3, r1
 800bb46:	4313      	orrs	r3, r2
 800bb48:	d009      	beq.n	800bb5e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800bb4a:	4b92      	ldr	r3, [pc, #584]	; (800bd94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bb4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb4e:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800bb52:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bb58:	4a8e      	ldr	r2, [pc, #568]	; (800bd94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bb5a:	430b      	orrs	r3, r1
 800bb5c:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800bb5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb66:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800bb6a:	643b      	str	r3, [r7, #64]	; 0x40
 800bb6c:	2300      	movs	r3, #0
 800bb6e:	647b      	str	r3, [r7, #68]	; 0x44
 800bb70:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800bb74:	460b      	mov	r3, r1
 800bb76:	4313      	orrs	r3, r2
 800bb78:	d00e      	beq.n	800bb98 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800bb7a:	4b86      	ldr	r3, [pc, #536]	; (800bd94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bb7c:	691b      	ldr	r3, [r3, #16]
 800bb7e:	4a85      	ldr	r2, [pc, #532]	; (800bd94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bb80:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800bb84:	6113      	str	r3, [r2, #16]
 800bb86:	4b83      	ldr	r3, [pc, #524]	; (800bd94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bb88:	6919      	ldr	r1, [r3, #16]
 800bb8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb8e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800bb92:	4a80      	ldr	r2, [pc, #512]	; (800bd94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bb94:	430b      	orrs	r3, r1
 800bb96:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800bb98:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bba0:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800bba4:	63bb      	str	r3, [r7, #56]	; 0x38
 800bba6:	2300      	movs	r3, #0
 800bba8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bbaa:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800bbae:	460b      	mov	r3, r1
 800bbb0:	4313      	orrs	r3, r2
 800bbb2:	d009      	beq.n	800bbc8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800bbb4:	4b77      	ldr	r3, [pc, #476]	; (800bd94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bbb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bbb8:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800bbbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bbc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbc2:	4a74      	ldr	r2, [pc, #464]	; (800bd94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bbc4:	430b      	orrs	r3, r1
 800bbc6:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800bbc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bbcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbd0:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800bbd4:	633b      	str	r3, [r7, #48]	; 0x30
 800bbd6:	2300      	movs	r3, #0
 800bbd8:	637b      	str	r3, [r7, #52]	; 0x34
 800bbda:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800bbde:	460b      	mov	r3, r1
 800bbe0:	4313      	orrs	r3, r2
 800bbe2:	d00a      	beq.n	800bbfa <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800bbe4:	4b6b      	ldr	r3, [pc, #428]	; (800bd94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bbe6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbe8:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800bbec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bbf0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bbf4:	4a67      	ldr	r2, [pc, #412]	; (800bd94 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bbf6:	430b      	orrs	r3, r1
 800bbf8:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800bbfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bbfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc02:	2100      	movs	r1, #0
 800bc04:	62b9      	str	r1, [r7, #40]	; 0x28
 800bc06:	f003 0301 	and.w	r3, r3, #1
 800bc0a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bc0c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800bc10:	460b      	mov	r3, r1
 800bc12:	4313      	orrs	r3, r2
 800bc14:	d011      	beq.n	800bc3a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bc16:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc1a:	3308      	adds	r3, #8
 800bc1c:	2100      	movs	r1, #0
 800bc1e:	4618      	mov	r0, r3
 800bc20:	f001 fa4a 	bl	800d0b8 <RCCEx_PLL2_Config>
 800bc24:	4603      	mov	r3, r0
 800bc26:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800bc2a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d003      	beq.n	800bc3a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc32:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bc36:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800bc3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc42:	2100      	movs	r1, #0
 800bc44:	6239      	str	r1, [r7, #32]
 800bc46:	f003 0302 	and.w	r3, r3, #2
 800bc4a:	627b      	str	r3, [r7, #36]	; 0x24
 800bc4c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800bc50:	460b      	mov	r3, r1
 800bc52:	4313      	orrs	r3, r2
 800bc54:	d011      	beq.n	800bc7a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bc56:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc5a:	3308      	adds	r3, #8
 800bc5c:	2101      	movs	r1, #1
 800bc5e:	4618      	mov	r0, r3
 800bc60:	f001 fa2a 	bl	800d0b8 <RCCEx_PLL2_Config>
 800bc64:	4603      	mov	r3, r0
 800bc66:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800bc6a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d003      	beq.n	800bc7a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc72:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bc76:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800bc7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc82:	2100      	movs	r1, #0
 800bc84:	61b9      	str	r1, [r7, #24]
 800bc86:	f003 0304 	and.w	r3, r3, #4
 800bc8a:	61fb      	str	r3, [r7, #28]
 800bc8c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800bc90:	460b      	mov	r3, r1
 800bc92:	4313      	orrs	r3, r2
 800bc94:	d011      	beq.n	800bcba <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bc96:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc9a:	3308      	adds	r3, #8
 800bc9c:	2102      	movs	r1, #2
 800bc9e:	4618      	mov	r0, r3
 800bca0:	f001 fa0a 	bl	800d0b8 <RCCEx_PLL2_Config>
 800bca4:	4603      	mov	r3, r0
 800bca6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800bcaa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d003      	beq.n	800bcba <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bcb2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bcb6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800bcba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bcbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcc2:	2100      	movs	r1, #0
 800bcc4:	6139      	str	r1, [r7, #16]
 800bcc6:	f003 0308 	and.w	r3, r3, #8
 800bcca:	617b      	str	r3, [r7, #20]
 800bccc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800bcd0:	460b      	mov	r3, r1
 800bcd2:	4313      	orrs	r3, r2
 800bcd4:	d011      	beq.n	800bcfa <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bcd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bcda:	3328      	adds	r3, #40	; 0x28
 800bcdc:	2100      	movs	r1, #0
 800bcde:	4618      	mov	r0, r3
 800bce0:	f001 fa9c 	bl	800d21c <RCCEx_PLL3_Config>
 800bce4:	4603      	mov	r3, r0
 800bce6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 800bcea:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d003      	beq.n	800bcfa <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bcf2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bcf6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800bcfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bcfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd02:	2100      	movs	r1, #0
 800bd04:	60b9      	str	r1, [r7, #8]
 800bd06:	f003 0310 	and.w	r3, r3, #16
 800bd0a:	60fb      	str	r3, [r7, #12]
 800bd0c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800bd10:	460b      	mov	r3, r1
 800bd12:	4313      	orrs	r3, r2
 800bd14:	d011      	beq.n	800bd3a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bd16:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd1a:	3328      	adds	r3, #40	; 0x28
 800bd1c:	2101      	movs	r1, #1
 800bd1e:	4618      	mov	r0, r3
 800bd20:	f001 fa7c 	bl	800d21c <RCCEx_PLL3_Config>
 800bd24:	4603      	mov	r3, r0
 800bd26:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800bd2a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d003      	beq.n	800bd3a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd32:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bd36:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800bd3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd42:	2100      	movs	r1, #0
 800bd44:	6039      	str	r1, [r7, #0]
 800bd46:	f003 0320 	and.w	r3, r3, #32
 800bd4a:	607b      	str	r3, [r7, #4]
 800bd4c:	e9d7 1200 	ldrd	r1, r2, [r7]
 800bd50:	460b      	mov	r3, r1
 800bd52:	4313      	orrs	r3, r2
 800bd54:	d011      	beq.n	800bd7a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bd56:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd5a:	3328      	adds	r3, #40	; 0x28
 800bd5c:	2102      	movs	r1, #2
 800bd5e:	4618      	mov	r0, r3
 800bd60:	f001 fa5c 	bl	800d21c <RCCEx_PLL3_Config>
 800bd64:	4603      	mov	r3, r0
 800bd66:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800bd6a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d003      	beq.n	800bd7a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd72:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bd76:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 800bd7a:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d101      	bne.n	800bd86 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800bd82:	2300      	movs	r3, #0
 800bd84:	e000      	b.n	800bd88 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800bd86:	2301      	movs	r3, #1
}
 800bd88:	4618      	mov	r0, r3
 800bd8a:	f507 7794 	add.w	r7, r7, #296	; 0x128
 800bd8e:	46bd      	mov	sp, r7
 800bd90:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bd94:	58024400 	.word	0x58024400

0800bd98 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800bd98:	b580      	push	{r7, lr}
 800bd9a:	b090      	sub	sp, #64	; 0x40
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800bda2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bda6:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800bdaa:	430b      	orrs	r3, r1
 800bdac:	f040 8094 	bne.w	800bed8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800bdb0:	4b9e      	ldr	r3, [pc, #632]	; (800c02c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bdb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bdb4:	f003 0307 	and.w	r3, r3, #7
 800bdb8:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800bdba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdbc:	2b04      	cmp	r3, #4
 800bdbe:	f200 8087 	bhi.w	800bed0 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800bdc2:	a201      	add	r2, pc, #4	; (adr r2, 800bdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800bdc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdc8:	0800bddd 	.word	0x0800bddd
 800bdcc:	0800be05 	.word	0x0800be05
 800bdd0:	0800be2d 	.word	0x0800be2d
 800bdd4:	0800bec9 	.word	0x0800bec9
 800bdd8:	0800be55 	.word	0x0800be55
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bddc:	4b93      	ldr	r3, [pc, #588]	; (800c02c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bde4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bde8:	d108      	bne.n	800bdfc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bdea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bdee:	4618      	mov	r0, r3
 800bdf0:	f001 f810 	bl	800ce14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bdf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdf6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bdf8:	f000 bd45 	b.w	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bdfc:	2300      	movs	r3, #0
 800bdfe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800be00:	f000 bd41 	b.w	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800be04:	4b89      	ldr	r3, [pc, #548]	; (800c02c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800be0c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800be10:	d108      	bne.n	800be24 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800be12:	f107 0318 	add.w	r3, r7, #24
 800be16:	4618      	mov	r0, r3
 800be18:	f000 fd54 	bl	800c8c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800be1c:	69bb      	ldr	r3, [r7, #24]
 800be1e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be20:	f000 bd31 	b.w	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800be24:	2300      	movs	r3, #0
 800be26:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800be28:	f000 bd2d 	b.w	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800be2c:	4b7f      	ldr	r3, [pc, #508]	; (800c02c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800be34:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800be38:	d108      	bne.n	800be4c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800be3a:	f107 030c 	add.w	r3, r7, #12
 800be3e:	4618      	mov	r0, r3
 800be40:	f000 fe94 	bl	800cb6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be48:	f000 bd1d 	b.w	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800be4c:	2300      	movs	r3, #0
 800be4e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800be50:	f000 bd19 	b.w	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800be54:	4b75      	ldr	r3, [pc, #468]	; (800c02c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800be56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800be58:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800be5c:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800be5e:	4b73      	ldr	r3, [pc, #460]	; (800c02c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	f003 0304 	and.w	r3, r3, #4
 800be66:	2b04      	cmp	r3, #4
 800be68:	d10c      	bne.n	800be84 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800be6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d109      	bne.n	800be84 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800be70:	4b6e      	ldr	r3, [pc, #440]	; (800c02c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	08db      	lsrs	r3, r3, #3
 800be76:	f003 0303 	and.w	r3, r3, #3
 800be7a:	4a6d      	ldr	r2, [pc, #436]	; (800c030 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800be7c:	fa22 f303 	lsr.w	r3, r2, r3
 800be80:	63fb      	str	r3, [r7, #60]	; 0x3c
 800be82:	e01f      	b.n	800bec4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800be84:	4b69      	ldr	r3, [pc, #420]	; (800c02c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800be8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800be90:	d106      	bne.n	800bea0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800be92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be94:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800be98:	d102      	bne.n	800bea0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800be9a:	4b66      	ldr	r3, [pc, #408]	; (800c034 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800be9c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800be9e:	e011      	b.n	800bec4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bea0:	4b62      	ldr	r3, [pc, #392]	; (800c02c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bea8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800beac:	d106      	bne.n	800bebc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800beae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800beb0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800beb4:	d102      	bne.n	800bebc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800beb6:	4b60      	ldr	r3, [pc, #384]	; (800c038 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800beb8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800beba:	e003      	b.n	800bec4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bebc:	2300      	movs	r3, #0
 800bebe:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800bec0:	f000 bce1 	b.w	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800bec4:	f000 bcdf 	b.w	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bec8:	4b5c      	ldr	r3, [pc, #368]	; (800c03c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800beca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800becc:	f000 bcdb 	b.w	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800bed0:	2300      	movs	r3, #0
 800bed2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bed4:	f000 bcd7 	b.w	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800bed8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bedc:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 800bee0:	430b      	orrs	r3, r1
 800bee2:	f040 80ad 	bne.w	800c040 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800bee6:	4b51      	ldr	r3, [pc, #324]	; (800c02c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bee8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800beea:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 800beee:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800bef0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bef2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bef6:	d056      	beq.n	800bfa6 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800bef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800befa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800befe:	f200 8090 	bhi.w	800c022 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800bf02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf04:	2bc0      	cmp	r3, #192	; 0xc0
 800bf06:	f000 8088 	beq.w	800c01a <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800bf0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf0c:	2bc0      	cmp	r3, #192	; 0xc0
 800bf0e:	f200 8088 	bhi.w	800c022 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800bf12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf14:	2b80      	cmp	r3, #128	; 0x80
 800bf16:	d032      	beq.n	800bf7e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800bf18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf1a:	2b80      	cmp	r3, #128	; 0x80
 800bf1c:	f200 8081 	bhi.w	800c022 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800bf20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d003      	beq.n	800bf2e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800bf26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf28:	2b40      	cmp	r3, #64	; 0x40
 800bf2a:	d014      	beq.n	800bf56 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800bf2c:	e079      	b.n	800c022 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bf2e:	4b3f      	ldr	r3, [pc, #252]	; (800c02c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bf36:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bf3a:	d108      	bne.n	800bf4e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bf3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bf40:	4618      	mov	r0, r3
 800bf42:	f000 ff67 	bl	800ce14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bf46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf48:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf4a:	f000 bc9c 	b.w	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bf4e:	2300      	movs	r3, #0
 800bf50:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf52:	f000 bc98 	b.w	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bf56:	4b35      	ldr	r3, [pc, #212]	; (800c02c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bf5e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bf62:	d108      	bne.n	800bf76 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bf64:	f107 0318 	add.w	r3, r7, #24
 800bf68:	4618      	mov	r0, r3
 800bf6a:	f000 fcab 	bl	800c8c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bf6e:	69bb      	ldr	r3, [r7, #24]
 800bf70:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf72:	f000 bc88 	b.w	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bf76:	2300      	movs	r3, #0
 800bf78:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf7a:	f000 bc84 	b.w	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bf7e:	4b2b      	ldr	r3, [pc, #172]	; (800c02c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bf86:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bf8a:	d108      	bne.n	800bf9e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bf8c:	f107 030c 	add.w	r3, r7, #12
 800bf90:	4618      	mov	r0, r3
 800bf92:	f000 fdeb 	bl	800cb6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf9a:	f000 bc74 	b.w	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bf9e:	2300      	movs	r3, #0
 800bfa0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bfa2:	f000 bc70 	b.w	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bfa6:	4b21      	ldr	r3, [pc, #132]	; (800c02c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bfa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bfaa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bfae:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bfb0:	4b1e      	ldr	r3, [pc, #120]	; (800c02c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	f003 0304 	and.w	r3, r3, #4
 800bfb8:	2b04      	cmp	r3, #4
 800bfba:	d10c      	bne.n	800bfd6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800bfbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d109      	bne.n	800bfd6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bfc2:	4b1a      	ldr	r3, [pc, #104]	; (800c02c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	08db      	lsrs	r3, r3, #3
 800bfc8:	f003 0303 	and.w	r3, r3, #3
 800bfcc:	4a18      	ldr	r2, [pc, #96]	; (800c030 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800bfce:	fa22 f303 	lsr.w	r3, r2, r3
 800bfd2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bfd4:	e01f      	b.n	800c016 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bfd6:	4b15      	ldr	r3, [pc, #84]	; (800c02c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bfde:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bfe2:	d106      	bne.n	800bff2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800bfe4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bfe6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bfea:	d102      	bne.n	800bff2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bfec:	4b11      	ldr	r3, [pc, #68]	; (800c034 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800bfee:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bff0:	e011      	b.n	800c016 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bff2:	4b0e      	ldr	r3, [pc, #56]	; (800c02c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bffa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bffe:	d106      	bne.n	800c00e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800c000:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c002:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c006:	d102      	bne.n	800c00e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c008:	4b0b      	ldr	r3, [pc, #44]	; (800c038 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800c00a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c00c:	e003      	b.n	800c016 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c00e:	2300      	movs	r3, #0
 800c010:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c012:	f000 bc38 	b.w	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c016:	f000 bc36 	b.w	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c01a:	4b08      	ldr	r3, [pc, #32]	; (800c03c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800c01c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c01e:	f000 bc32 	b.w	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c022:	2300      	movs	r3, #0
 800c024:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c026:	f000 bc2e 	b.w	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c02a:	bf00      	nop
 800c02c:	58024400 	.word	0x58024400
 800c030:	03d09000 	.word	0x03d09000
 800c034:	003d0900 	.word	0x003d0900
 800c038:	017d7840 	.word	0x017d7840
 800c03c:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800c040:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c044:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800c048:	430b      	orrs	r3, r1
 800c04a:	f040 809c 	bne.w	800c186 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800c04e:	4b9e      	ldr	r3, [pc, #632]	; (800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c050:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c052:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800c056:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800c058:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c05a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c05e:	d054      	beq.n	800c10a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800c060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c062:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c066:	f200 808b 	bhi.w	800c180 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c06a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c06c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800c070:	f000 8083 	beq.w	800c17a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800c074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c076:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800c07a:	f200 8081 	bhi.w	800c180 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c07e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c080:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c084:	d02f      	beq.n	800c0e6 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800c086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c088:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c08c:	d878      	bhi.n	800c180 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c08e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c090:	2b00      	cmp	r3, #0
 800c092:	d004      	beq.n	800c09e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800c094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c096:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c09a:	d012      	beq.n	800c0c2 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800c09c:	e070      	b.n	800c180 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c09e:	4b8a      	ldr	r3, [pc, #552]	; (800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c0a6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c0aa:	d107      	bne.n	800c0bc <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c0ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c0b0:	4618      	mov	r0, r3
 800c0b2:	f000 feaf 	bl	800ce14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c0b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0b8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c0ba:	e3e4      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c0bc:	2300      	movs	r3, #0
 800c0be:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c0c0:	e3e1      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c0c2:	4b81      	ldr	r3, [pc, #516]	; (800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c0ca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c0ce:	d107      	bne.n	800c0e0 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c0d0:	f107 0318 	add.w	r3, r7, #24
 800c0d4:	4618      	mov	r0, r3
 800c0d6:	f000 fbf5 	bl	800c8c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c0da:	69bb      	ldr	r3, [r7, #24]
 800c0dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c0de:	e3d2      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c0e4:	e3cf      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c0e6:	4b78      	ldr	r3, [pc, #480]	; (800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c0ee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c0f2:	d107      	bne.n	800c104 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c0f4:	f107 030c 	add.w	r3, r7, #12
 800c0f8:	4618      	mov	r0, r3
 800c0fa:	f000 fd37 	bl	800cb6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c102:	e3c0      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c104:	2300      	movs	r3, #0
 800c106:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c108:	e3bd      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c10a:	4b6f      	ldr	r3, [pc, #444]	; (800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c10c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c10e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c112:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c114:	4b6c      	ldr	r3, [pc, #432]	; (800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	f003 0304 	and.w	r3, r3, #4
 800c11c:	2b04      	cmp	r3, #4
 800c11e:	d10c      	bne.n	800c13a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800c120:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c122:	2b00      	cmp	r3, #0
 800c124:	d109      	bne.n	800c13a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c126:	4b68      	ldr	r3, [pc, #416]	; (800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	08db      	lsrs	r3, r3, #3
 800c12c:	f003 0303 	and.w	r3, r3, #3
 800c130:	4a66      	ldr	r2, [pc, #408]	; (800c2cc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800c132:	fa22 f303 	lsr.w	r3, r2, r3
 800c136:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c138:	e01e      	b.n	800c178 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c13a:	4b63      	ldr	r3, [pc, #396]	; (800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c142:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c146:	d106      	bne.n	800c156 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800c148:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c14a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c14e:	d102      	bne.n	800c156 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c150:	4b5f      	ldr	r3, [pc, #380]	; (800c2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800c152:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c154:	e010      	b.n	800c178 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c156:	4b5c      	ldr	r3, [pc, #368]	; (800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c15e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c162:	d106      	bne.n	800c172 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800c164:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c166:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c16a:	d102      	bne.n	800c172 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c16c:	4b59      	ldr	r3, [pc, #356]	; (800c2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800c16e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c170:	e002      	b.n	800c178 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c172:	2300      	movs	r3, #0
 800c174:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c176:	e386      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c178:	e385      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c17a:	4b57      	ldr	r3, [pc, #348]	; (800c2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800c17c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c17e:	e382      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c180:	2300      	movs	r3, #0
 800c182:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c184:	e37f      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800c186:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c18a:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800c18e:	430b      	orrs	r3, r1
 800c190:	f040 80a7 	bne.w	800c2e2 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800c194:	4b4c      	ldr	r3, [pc, #304]	; (800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c196:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c198:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800c19c:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800c19e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1a0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c1a4:	d055      	beq.n	800c252 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800c1a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c1ac:	f200 8096 	bhi.w	800c2dc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c1b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1b2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c1b6:	f000 8084 	beq.w	800c2c2 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800c1ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1bc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c1c0:	f200 808c 	bhi.w	800c2dc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c1c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1c6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c1ca:	d030      	beq.n	800c22e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800c1cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1ce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c1d2:	f200 8083 	bhi.w	800c2dc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c1d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d004      	beq.n	800c1e6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800c1dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1de:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c1e2:	d012      	beq.n	800c20a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800c1e4:	e07a      	b.n	800c2dc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c1e6:	4b38      	ldr	r3, [pc, #224]	; (800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c1ee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c1f2:	d107      	bne.n	800c204 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c1f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c1f8:	4618      	mov	r0, r3
 800c1fa:	f000 fe0b 	bl	800ce14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c1fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c200:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c202:	e340      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c204:	2300      	movs	r3, #0
 800c206:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c208:	e33d      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c20a:	4b2f      	ldr	r3, [pc, #188]	; (800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c212:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c216:	d107      	bne.n	800c228 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c218:	f107 0318 	add.w	r3, r7, #24
 800c21c:	4618      	mov	r0, r3
 800c21e:	f000 fb51 	bl	800c8c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c222:	69bb      	ldr	r3, [r7, #24]
 800c224:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c226:	e32e      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c228:	2300      	movs	r3, #0
 800c22a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c22c:	e32b      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c22e:	4b26      	ldr	r3, [pc, #152]	; (800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c236:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c23a:	d107      	bne.n	800c24c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c23c:	f107 030c 	add.w	r3, r7, #12
 800c240:	4618      	mov	r0, r3
 800c242:	f000 fc93 	bl	800cb6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c24a:	e31c      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c24c:	2300      	movs	r3, #0
 800c24e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c250:	e319      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c252:	4b1d      	ldr	r3, [pc, #116]	; (800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c254:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c256:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c25a:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c25c:	4b1a      	ldr	r3, [pc, #104]	; (800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	f003 0304 	and.w	r3, r3, #4
 800c264:	2b04      	cmp	r3, #4
 800c266:	d10c      	bne.n	800c282 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800c268:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d109      	bne.n	800c282 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c26e:	4b16      	ldr	r3, [pc, #88]	; (800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	08db      	lsrs	r3, r3, #3
 800c274:	f003 0303 	and.w	r3, r3, #3
 800c278:	4a14      	ldr	r2, [pc, #80]	; (800c2cc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800c27a:	fa22 f303 	lsr.w	r3, r2, r3
 800c27e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c280:	e01e      	b.n	800c2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c282:	4b11      	ldr	r3, [pc, #68]	; (800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c28a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c28e:	d106      	bne.n	800c29e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800c290:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c292:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c296:	d102      	bne.n	800c29e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c298:	4b0d      	ldr	r3, [pc, #52]	; (800c2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800c29a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c29c:	e010      	b.n	800c2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c29e:	4b0a      	ldr	r3, [pc, #40]	; (800c2c8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c2a6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c2aa:	d106      	bne.n	800c2ba <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800c2ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c2ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c2b2:	d102      	bne.n	800c2ba <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c2b4:	4b07      	ldr	r3, [pc, #28]	; (800c2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800c2b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c2b8:	e002      	b.n	800c2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c2ba:	2300      	movs	r3, #0
 800c2bc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c2be:	e2e2      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c2c0:	e2e1      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c2c2:	4b05      	ldr	r3, [pc, #20]	; (800c2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800c2c4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2c6:	e2de      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c2c8:	58024400 	.word	0x58024400
 800c2cc:	03d09000 	.word	0x03d09000
 800c2d0:	003d0900 	.word	0x003d0900
 800c2d4:	017d7840 	.word	0x017d7840
 800c2d8:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800c2dc:	2300      	movs	r3, #0
 800c2de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2e0:	e2d1      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800c2e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c2e6:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800c2ea:	430b      	orrs	r3, r1
 800c2ec:	f040 809c 	bne.w	800c428 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800c2f0:	4b93      	ldr	r3, [pc, #588]	; (800c540 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c2f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c2f4:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800c2f8:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c2fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c300:	d054      	beq.n	800c3ac <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800c302:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c304:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c308:	f200 808b 	bhi.w	800c422 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c30c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c30e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c312:	f000 8083 	beq.w	800c41c <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800c316:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c318:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c31c:	f200 8081 	bhi.w	800c422 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c320:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c322:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c326:	d02f      	beq.n	800c388 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800c328:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c32a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c32e:	d878      	bhi.n	800c422 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c330:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c332:	2b00      	cmp	r3, #0
 800c334:	d004      	beq.n	800c340 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800c336:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c338:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c33c:	d012      	beq.n	800c364 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800c33e:	e070      	b.n	800c422 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c340:	4b7f      	ldr	r3, [pc, #508]	; (800c540 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c348:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c34c:	d107      	bne.n	800c35e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c34e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c352:	4618      	mov	r0, r3
 800c354:	f000 fd5e 	bl	800ce14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c35a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c35c:	e293      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c35e:	2300      	movs	r3, #0
 800c360:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c362:	e290      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c364:	4b76      	ldr	r3, [pc, #472]	; (800c540 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c36c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c370:	d107      	bne.n	800c382 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c372:	f107 0318 	add.w	r3, r7, #24
 800c376:	4618      	mov	r0, r3
 800c378:	f000 faa4 	bl	800c8c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c37c:	69bb      	ldr	r3, [r7, #24]
 800c37e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c380:	e281      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c382:	2300      	movs	r3, #0
 800c384:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c386:	e27e      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c388:	4b6d      	ldr	r3, [pc, #436]	; (800c540 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c390:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c394:	d107      	bne.n	800c3a6 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c396:	f107 030c 	add.w	r3, r7, #12
 800c39a:	4618      	mov	r0, r3
 800c39c:	f000 fbe6 	bl	800cb6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c3a4:	e26f      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c3a6:	2300      	movs	r3, #0
 800c3a8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c3aa:	e26c      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c3ac:	4b64      	ldr	r3, [pc, #400]	; (800c540 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c3ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c3b0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c3b4:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c3b6:	4b62      	ldr	r3, [pc, #392]	; (800c540 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	f003 0304 	and.w	r3, r3, #4
 800c3be:	2b04      	cmp	r3, #4
 800c3c0:	d10c      	bne.n	800c3dc <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800c3c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d109      	bne.n	800c3dc <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c3c8:	4b5d      	ldr	r3, [pc, #372]	; (800c540 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	08db      	lsrs	r3, r3, #3
 800c3ce:	f003 0303 	and.w	r3, r3, #3
 800c3d2:	4a5c      	ldr	r2, [pc, #368]	; (800c544 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800c3d4:	fa22 f303 	lsr.w	r3, r2, r3
 800c3d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c3da:	e01e      	b.n	800c41a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c3dc:	4b58      	ldr	r3, [pc, #352]	; (800c540 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c3e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c3e8:	d106      	bne.n	800c3f8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800c3ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c3ec:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c3f0:	d102      	bne.n	800c3f8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c3f2:	4b55      	ldr	r3, [pc, #340]	; (800c548 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800c3f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c3f6:	e010      	b.n	800c41a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c3f8:	4b51      	ldr	r3, [pc, #324]	; (800c540 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c400:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c404:	d106      	bne.n	800c414 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800c406:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c408:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c40c:	d102      	bne.n	800c414 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c40e:	4b4f      	ldr	r3, [pc, #316]	; (800c54c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800c410:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c412:	e002      	b.n	800c41a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c414:	2300      	movs	r3, #0
 800c416:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c418:	e235      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c41a:	e234      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c41c:	4b4c      	ldr	r3, [pc, #304]	; (800c550 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800c41e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c420:	e231      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c422:	2300      	movs	r3, #0
 800c424:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c426:	e22e      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800c428:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c42c:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800c430:	430b      	orrs	r3, r1
 800c432:	f040 808f 	bne.w	800c554 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800c436:	4b42      	ldr	r3, [pc, #264]	; (800c540 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c438:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c43a:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800c43e:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 800c440:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c442:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c446:	d06b      	beq.n	800c520 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800c448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c44a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c44e:	d874      	bhi.n	800c53a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c452:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c456:	d056      	beq.n	800c506 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800c458:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c45a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c45e:	d86c      	bhi.n	800c53a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c460:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c462:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c466:	d03b      	beq.n	800c4e0 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800c468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c46a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c46e:	d864      	bhi.n	800c53a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c470:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c472:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c476:	d021      	beq.n	800c4bc <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800c478:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c47a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c47e:	d85c      	bhi.n	800c53a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c480:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c482:	2b00      	cmp	r3, #0
 800c484:	d004      	beq.n	800c490 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800c486:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c488:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c48c:	d004      	beq.n	800c498 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800c48e:	e054      	b.n	800c53a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800c490:	f7fe fa0a 	bl	800a8a8 <HAL_RCC_GetPCLK1Freq>
 800c494:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c496:	e1f6      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c498:	4b29      	ldr	r3, [pc, #164]	; (800c540 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c4a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c4a4:	d107      	bne.n	800c4b6 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c4a6:	f107 0318 	add.w	r3, r7, #24
 800c4aa:	4618      	mov	r0, r3
 800c4ac:	f000 fa0a 	bl	800c8c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c4b0:	69fb      	ldr	r3, [r7, #28]
 800c4b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c4b4:	e1e7      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c4b6:	2300      	movs	r3, #0
 800c4b8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c4ba:	e1e4      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c4bc:	4b20      	ldr	r3, [pc, #128]	; (800c540 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c4c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c4c8:	d107      	bne.n	800c4da <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c4ca:	f107 030c 	add.w	r3, r7, #12
 800c4ce:	4618      	mov	r0, r3
 800c4d0:	f000 fb4c 	bl	800cb6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c4d4:	693b      	ldr	r3, [r7, #16]
 800c4d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c4d8:	e1d5      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c4da:	2300      	movs	r3, #0
 800c4dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c4de:	e1d2      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c4e0:	4b17      	ldr	r3, [pc, #92]	; (800c540 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	f003 0304 	and.w	r3, r3, #4
 800c4e8:	2b04      	cmp	r3, #4
 800c4ea:	d109      	bne.n	800c500 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c4ec:	4b14      	ldr	r3, [pc, #80]	; (800c540 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	08db      	lsrs	r3, r3, #3
 800c4f2:	f003 0303 	and.w	r3, r3, #3
 800c4f6:	4a13      	ldr	r2, [pc, #76]	; (800c544 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800c4f8:	fa22 f303 	lsr.w	r3, r2, r3
 800c4fc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c4fe:	e1c2      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c500:	2300      	movs	r3, #0
 800c502:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c504:	e1bf      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c506:	4b0e      	ldr	r3, [pc, #56]	; (800c540 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c50e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c512:	d102      	bne.n	800c51a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800c514:	4b0c      	ldr	r3, [pc, #48]	; (800c548 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800c516:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c518:	e1b5      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c51a:	2300      	movs	r3, #0
 800c51c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c51e:	e1b2      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c520:	4b07      	ldr	r3, [pc, #28]	; (800c540 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c528:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c52c:	d102      	bne.n	800c534 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800c52e:	4b07      	ldr	r3, [pc, #28]	; (800c54c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800c530:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c532:	e1a8      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c534:	2300      	movs	r3, #0
 800c536:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c538:	e1a5      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c53a:	2300      	movs	r3, #0
 800c53c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c53e:	e1a2      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c540:	58024400 	.word	0x58024400
 800c544:	03d09000 	.word	0x03d09000
 800c548:	003d0900 	.word	0x003d0900
 800c54c:	017d7840 	.word	0x017d7840
 800c550:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800c554:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c558:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 800c55c:	430b      	orrs	r3, r1
 800c55e:	d173      	bne.n	800c648 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800c560:	4b9c      	ldr	r3, [pc, #624]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c562:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c564:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800c568:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c56a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c56c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c570:	d02f      	beq.n	800c5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800c572:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c574:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c578:	d863      	bhi.n	800c642 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800c57a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d004      	beq.n	800c58a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800c580:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c582:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c586:	d012      	beq.n	800c5ae <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800c588:	e05b      	b.n	800c642 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c58a:	4b92      	ldr	r3, [pc, #584]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c592:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c596:	d107      	bne.n	800c5a8 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c598:	f107 0318 	add.w	r3, r7, #24
 800c59c:	4618      	mov	r0, r3
 800c59e:	f000 f991 	bl	800c8c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c5a2:	69bb      	ldr	r3, [r7, #24]
 800c5a4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c5a6:	e16e      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c5ac:	e16b      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c5ae:	4b89      	ldr	r3, [pc, #548]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c5b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c5ba:	d107      	bne.n	800c5cc <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c5bc:	f107 030c 	add.w	r3, r7, #12
 800c5c0:	4618      	mov	r0, r3
 800c5c2:	f000 fad3 	bl	800cb6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800c5c6:	697b      	ldr	r3, [r7, #20]
 800c5c8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c5ca:	e15c      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c5cc:	2300      	movs	r3, #0
 800c5ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c5d0:	e159      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c5d2:	4b80      	ldr	r3, [pc, #512]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c5d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c5d6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c5da:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c5dc:	4b7d      	ldr	r3, [pc, #500]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	f003 0304 	and.w	r3, r3, #4
 800c5e4:	2b04      	cmp	r3, #4
 800c5e6:	d10c      	bne.n	800c602 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800c5e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d109      	bne.n	800c602 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c5ee:	4b79      	ldr	r3, [pc, #484]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	08db      	lsrs	r3, r3, #3
 800c5f4:	f003 0303 	and.w	r3, r3, #3
 800c5f8:	4a77      	ldr	r2, [pc, #476]	; (800c7d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800c5fa:	fa22 f303 	lsr.w	r3, r2, r3
 800c5fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c600:	e01e      	b.n	800c640 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c602:	4b74      	ldr	r3, [pc, #464]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c60a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c60e:	d106      	bne.n	800c61e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800c610:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c612:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c616:	d102      	bne.n	800c61e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c618:	4b70      	ldr	r3, [pc, #448]	; (800c7dc <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800c61a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c61c:	e010      	b.n	800c640 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c61e:	4b6d      	ldr	r3, [pc, #436]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c626:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c62a:	d106      	bne.n	800c63a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800c62c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c62e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c632:	d102      	bne.n	800c63a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c634:	4b6a      	ldr	r3, [pc, #424]	; (800c7e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800c636:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c638:	e002      	b.n	800c640 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c63a:	2300      	movs	r3, #0
 800c63c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c63e:	e122      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c640:	e121      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c642:	2300      	movs	r3, #0
 800c644:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c646:	e11e      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800c648:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c64c:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800c650:	430b      	orrs	r3, r1
 800c652:	d133      	bne.n	800c6bc <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800c654:	4b5f      	ldr	r3, [pc, #380]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c656:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c658:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c65c:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c65e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c660:	2b00      	cmp	r3, #0
 800c662:	d004      	beq.n	800c66e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800c664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c666:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c66a:	d012      	beq.n	800c692 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800c66c:	e023      	b.n	800c6b6 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c66e:	4b59      	ldr	r3, [pc, #356]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c676:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c67a:	d107      	bne.n	800c68c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c67c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c680:	4618      	mov	r0, r3
 800c682:	f000 fbc7 	bl	800ce14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c688:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c68a:	e0fc      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c68c:	2300      	movs	r3, #0
 800c68e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c690:	e0f9      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c692:	4b50      	ldr	r3, [pc, #320]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c69a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c69e:	d107      	bne.n	800c6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c6a0:	f107 0318 	add.w	r3, r7, #24
 800c6a4:	4618      	mov	r0, r3
 800c6a6:	f000 f90d 	bl	800c8c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800c6aa:	6a3b      	ldr	r3, [r7, #32]
 800c6ac:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c6ae:	e0ea      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c6b0:	2300      	movs	r3, #0
 800c6b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c6b4:	e0e7      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c6b6:	2300      	movs	r3, #0
 800c6b8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c6ba:	e0e4      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800c6bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c6c0:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800c6c4:	430b      	orrs	r3, r1
 800c6c6:	f040 808d 	bne.w	800c7e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800c6ca:	4b42      	ldr	r3, [pc, #264]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c6cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c6ce:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800c6d2:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c6d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c6da:	d06b      	beq.n	800c7b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800c6dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6de:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c6e2:	d874      	bhi.n	800c7ce <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c6e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c6ea:	d056      	beq.n	800c79a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800c6ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c6f2:	d86c      	bhi.n	800c7ce <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c6f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6f6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c6fa:	d03b      	beq.n	800c774 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800c6fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6fe:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c702:	d864      	bhi.n	800c7ce <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c706:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c70a:	d021      	beq.n	800c750 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800c70c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c70e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c712:	d85c      	bhi.n	800c7ce <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c716:	2b00      	cmp	r3, #0
 800c718:	d004      	beq.n	800c724 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800c71a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c71c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c720:	d004      	beq.n	800c72c <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800c722:	e054      	b.n	800c7ce <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800c724:	f000 f8b8 	bl	800c898 <HAL_RCCEx_GetD3PCLK1Freq>
 800c728:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c72a:	e0ac      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c72c:	4b29      	ldr	r3, [pc, #164]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c734:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c738:	d107      	bne.n	800c74a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c73a:	f107 0318 	add.w	r3, r7, #24
 800c73e:	4618      	mov	r0, r3
 800c740:	f000 f8c0 	bl	800c8c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c744:	69fb      	ldr	r3, [r7, #28]
 800c746:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c748:	e09d      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c74a:	2300      	movs	r3, #0
 800c74c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c74e:	e09a      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c750:	4b20      	ldr	r3, [pc, #128]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c758:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c75c:	d107      	bne.n	800c76e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c75e:	f107 030c 	add.w	r3, r7, #12
 800c762:	4618      	mov	r0, r3
 800c764:	f000 fa02 	bl	800cb6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c768:	693b      	ldr	r3, [r7, #16]
 800c76a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c76c:	e08b      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c76e:	2300      	movs	r3, #0
 800c770:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c772:	e088      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c774:	4b17      	ldr	r3, [pc, #92]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	f003 0304 	and.w	r3, r3, #4
 800c77c:	2b04      	cmp	r3, #4
 800c77e:	d109      	bne.n	800c794 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c780:	4b14      	ldr	r3, [pc, #80]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	08db      	lsrs	r3, r3, #3
 800c786:	f003 0303 	and.w	r3, r3, #3
 800c78a:	4a13      	ldr	r2, [pc, #76]	; (800c7d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800c78c:	fa22 f303 	lsr.w	r3, r2, r3
 800c790:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c792:	e078      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c794:	2300      	movs	r3, #0
 800c796:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c798:	e075      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c79a:	4b0e      	ldr	r3, [pc, #56]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c7a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c7a6:	d102      	bne.n	800c7ae <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800c7a8:	4b0c      	ldr	r3, [pc, #48]	; (800c7dc <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800c7aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c7ac:	e06b      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c7b2:	e068      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c7b4:	4b07      	ldr	r3, [pc, #28]	; (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c7bc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c7c0:	d102      	bne.n	800c7c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800c7c2:	4b07      	ldr	r3, [pc, #28]	; (800c7e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800c7c4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c7c6:	e05e      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c7c8:	2300      	movs	r3, #0
 800c7ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c7cc:	e05b      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800c7ce:	2300      	movs	r3, #0
 800c7d0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c7d2:	e058      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c7d4:	58024400 	.word	0x58024400
 800c7d8:	03d09000 	.word	0x03d09000
 800c7dc:	003d0900 	.word	0x003d0900
 800c7e0:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800c7e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c7e8:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800c7ec:	430b      	orrs	r3, r1
 800c7ee:	d148      	bne.n	800c882 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800c7f0:	4b27      	ldr	r3, [pc, #156]	; (800c890 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800c7f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c7f4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c7f8:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c7fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c800:	d02a      	beq.n	800c858 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800c802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c804:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c808:	d838      	bhi.n	800c87c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800c80a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d004      	beq.n	800c81a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800c810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c812:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c816:	d00d      	beq.n	800c834 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800c818:	e030      	b.n	800c87c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c81a:	4b1d      	ldr	r3, [pc, #116]	; (800c890 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c822:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c826:	d102      	bne.n	800c82e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800c828:	4b1a      	ldr	r3, [pc, #104]	; (800c894 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800c82a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c82c:	e02b      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c82e:	2300      	movs	r3, #0
 800c830:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c832:	e028      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c834:	4b16      	ldr	r3, [pc, #88]	; (800c890 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c83c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c840:	d107      	bne.n	800c852 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c842:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c846:	4618      	mov	r0, r3
 800c848:	f000 fae4 	bl	800ce14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c84c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c84e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c850:	e019      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c852:	2300      	movs	r3, #0
 800c854:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c856:	e016      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c858:	4b0d      	ldr	r3, [pc, #52]	; (800c890 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c860:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c864:	d107      	bne.n	800c876 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c866:	f107 0318 	add.w	r3, r7, #24
 800c86a:	4618      	mov	r0, r3
 800c86c:	f000 f82a 	bl	800c8c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c870:	69fb      	ldr	r3, [r7, #28]
 800c872:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c874:	e007      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c876:	2300      	movs	r3, #0
 800c878:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c87a:	e004      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c87c:	2300      	movs	r3, #0
 800c87e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c880:	e001      	b.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800c882:	2300      	movs	r3, #0
 800c884:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 800c886:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800c888:	4618      	mov	r0, r3
 800c88a:	3740      	adds	r7, #64	; 0x40
 800c88c:	46bd      	mov	sp, r7
 800c88e:	bd80      	pop	{r7, pc}
 800c890:	58024400 	.word	0x58024400
 800c894:	017d7840 	.word	0x017d7840

0800c898 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800c898:	b580      	push	{r7, lr}
 800c89a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800c89c:	f7fd ffd4 	bl	800a848 <HAL_RCC_GetHCLKFreq>
 800c8a0:	4602      	mov	r2, r0
 800c8a2:	4b06      	ldr	r3, [pc, #24]	; (800c8bc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800c8a4:	6a1b      	ldr	r3, [r3, #32]
 800c8a6:	091b      	lsrs	r3, r3, #4
 800c8a8:	f003 0307 	and.w	r3, r3, #7
 800c8ac:	4904      	ldr	r1, [pc, #16]	; (800c8c0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800c8ae:	5ccb      	ldrb	r3, [r1, r3]
 800c8b0:	f003 031f 	and.w	r3, r3, #31
 800c8b4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	bd80      	pop	{r7, pc}
 800c8bc:	58024400 	.word	0x58024400
 800c8c0:	08016fd0 	.word	0x08016fd0

0800c8c4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800c8c4:	b480      	push	{r7}
 800c8c6:	b089      	sub	sp, #36	; 0x24
 800c8c8:	af00      	add	r7, sp, #0
 800c8ca:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c8cc:	4ba1      	ldr	r3, [pc, #644]	; (800cb54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c8ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c8d0:	f003 0303 	and.w	r3, r3, #3
 800c8d4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800c8d6:	4b9f      	ldr	r3, [pc, #636]	; (800cb54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c8d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c8da:	0b1b      	lsrs	r3, r3, #12
 800c8dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c8e0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800c8e2:	4b9c      	ldr	r3, [pc, #624]	; (800cb54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c8e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8e6:	091b      	lsrs	r3, r3, #4
 800c8e8:	f003 0301 	and.w	r3, r3, #1
 800c8ec:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800c8ee:	4b99      	ldr	r3, [pc, #612]	; (800cb54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c8f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c8f2:	08db      	lsrs	r3, r3, #3
 800c8f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c8f8:	693a      	ldr	r2, [r7, #16]
 800c8fa:	fb02 f303 	mul.w	r3, r2, r3
 800c8fe:	ee07 3a90 	vmov	s15, r3
 800c902:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c906:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800c90a:	697b      	ldr	r3, [r7, #20]
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	f000 8111 	beq.w	800cb34 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800c912:	69bb      	ldr	r3, [r7, #24]
 800c914:	2b02      	cmp	r3, #2
 800c916:	f000 8083 	beq.w	800ca20 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800c91a:	69bb      	ldr	r3, [r7, #24]
 800c91c:	2b02      	cmp	r3, #2
 800c91e:	f200 80a1 	bhi.w	800ca64 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800c922:	69bb      	ldr	r3, [r7, #24]
 800c924:	2b00      	cmp	r3, #0
 800c926:	d003      	beq.n	800c930 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800c928:	69bb      	ldr	r3, [r7, #24]
 800c92a:	2b01      	cmp	r3, #1
 800c92c:	d056      	beq.n	800c9dc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800c92e:	e099      	b.n	800ca64 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c930:	4b88      	ldr	r3, [pc, #544]	; (800cb54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	f003 0320 	and.w	r3, r3, #32
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d02d      	beq.n	800c998 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c93c:	4b85      	ldr	r3, [pc, #532]	; (800cb54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	08db      	lsrs	r3, r3, #3
 800c942:	f003 0303 	and.w	r3, r3, #3
 800c946:	4a84      	ldr	r2, [pc, #528]	; (800cb58 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800c948:	fa22 f303 	lsr.w	r3, r2, r3
 800c94c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c94e:	68bb      	ldr	r3, [r7, #8]
 800c950:	ee07 3a90 	vmov	s15, r3
 800c954:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c958:	697b      	ldr	r3, [r7, #20]
 800c95a:	ee07 3a90 	vmov	s15, r3
 800c95e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c962:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c966:	4b7b      	ldr	r3, [pc, #492]	; (800cb54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c968:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c96a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c96e:	ee07 3a90 	vmov	s15, r3
 800c972:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c976:	ed97 6a03 	vldr	s12, [r7, #12]
 800c97a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800cb5c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c97e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c982:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c986:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c98a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c98e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c992:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c996:	e087      	b.n	800caa8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c998:	697b      	ldr	r3, [r7, #20]
 800c99a:	ee07 3a90 	vmov	s15, r3
 800c99e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9a2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800cb60 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800c9a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c9aa:	4b6a      	ldr	r3, [pc, #424]	; (800cb54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c9ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c9b2:	ee07 3a90 	vmov	s15, r3
 800c9b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c9ba:	ed97 6a03 	vldr	s12, [r7, #12]
 800c9be:	eddf 5a67 	vldr	s11, [pc, #412]	; 800cb5c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c9c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c9c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c9ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c9ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c9d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c9d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c9da:	e065      	b.n	800caa8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c9dc:	697b      	ldr	r3, [r7, #20]
 800c9de:	ee07 3a90 	vmov	s15, r3
 800c9e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9e6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800cb64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c9ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c9ee:	4b59      	ldr	r3, [pc, #356]	; (800cb54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c9f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c9f6:	ee07 3a90 	vmov	s15, r3
 800c9fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c9fe:	ed97 6a03 	vldr	s12, [r7, #12]
 800ca02:	eddf 5a56 	vldr	s11, [pc, #344]	; 800cb5c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ca06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ca0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ca0e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ca12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca16:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ca1e:	e043      	b.n	800caa8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ca20:	697b      	ldr	r3, [r7, #20]
 800ca22:	ee07 3a90 	vmov	s15, r3
 800ca26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca2a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800cb68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800ca2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca32:	4b48      	ldr	r3, [pc, #288]	; (800cb54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ca34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca3a:	ee07 3a90 	vmov	s15, r3
 800ca3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca42:	ed97 6a03 	vldr	s12, [r7, #12]
 800ca46:	eddf 5a45 	vldr	s11, [pc, #276]	; 800cb5c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ca4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ca4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ca52:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ca56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca5e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ca62:	e021      	b.n	800caa8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ca64:	697b      	ldr	r3, [r7, #20]
 800ca66:	ee07 3a90 	vmov	s15, r3
 800ca6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca6e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800cb64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ca72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca76:	4b37      	ldr	r3, [pc, #220]	; (800cb54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ca78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca7e:	ee07 3a90 	vmov	s15, r3
 800ca82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca86:	ed97 6a03 	vldr	s12, [r7, #12]
 800ca8a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800cb5c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ca8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ca92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ca96:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ca9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800caa2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800caa6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800caa8:	4b2a      	ldr	r3, [pc, #168]	; (800cb54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800caaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800caac:	0a5b      	lsrs	r3, r3, #9
 800caae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cab2:	ee07 3a90 	vmov	s15, r3
 800cab6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800caba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cabe:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cac2:	edd7 6a07 	vldr	s13, [r7, #28]
 800cac6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800caca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cace:	ee17 2a90 	vmov	r2, s15
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800cad6:	4b1f      	ldr	r3, [pc, #124]	; (800cb54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cada:	0c1b      	lsrs	r3, r3, #16
 800cadc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cae0:	ee07 3a90 	vmov	s15, r3
 800cae4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cae8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800caec:	ee37 7a87 	vadd.f32	s14, s15, s14
 800caf0:	edd7 6a07 	vldr	s13, [r7, #28]
 800caf4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800caf8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cafc:	ee17 2a90 	vmov	r2, s15
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800cb04:	4b13      	ldr	r3, [pc, #76]	; (800cb54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cb06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb08:	0e1b      	lsrs	r3, r3, #24
 800cb0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cb0e:	ee07 3a90 	vmov	s15, r3
 800cb12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb16:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cb1a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cb1e:	edd7 6a07 	vldr	s13, [r7, #28]
 800cb22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cb26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cb2a:	ee17 2a90 	vmov	r2, s15
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800cb32:	e008      	b.n	800cb46 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	2200      	movs	r2, #0
 800cb38:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	2200      	movs	r2, #0
 800cb3e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	2200      	movs	r2, #0
 800cb44:	609a      	str	r2, [r3, #8]
}
 800cb46:	bf00      	nop
 800cb48:	3724      	adds	r7, #36	; 0x24
 800cb4a:	46bd      	mov	sp, r7
 800cb4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb50:	4770      	bx	lr
 800cb52:	bf00      	nop
 800cb54:	58024400 	.word	0x58024400
 800cb58:	03d09000 	.word	0x03d09000
 800cb5c:	46000000 	.word	0x46000000
 800cb60:	4c742400 	.word	0x4c742400
 800cb64:	4a742400 	.word	0x4a742400
 800cb68:	4bbebc20 	.word	0x4bbebc20

0800cb6c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800cb6c:	b480      	push	{r7}
 800cb6e:	b089      	sub	sp, #36	; 0x24
 800cb70:	af00      	add	r7, sp, #0
 800cb72:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800cb74:	4ba1      	ldr	r3, [pc, #644]	; (800cdfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cb76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb78:	f003 0303 	and.w	r3, r3, #3
 800cb7c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800cb7e:	4b9f      	ldr	r3, [pc, #636]	; (800cdfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cb80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb82:	0d1b      	lsrs	r3, r3, #20
 800cb84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cb88:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800cb8a:	4b9c      	ldr	r3, [pc, #624]	; (800cdfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cb8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb8e:	0a1b      	lsrs	r3, r3, #8
 800cb90:	f003 0301 	and.w	r3, r3, #1
 800cb94:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800cb96:	4b99      	ldr	r3, [pc, #612]	; (800cdfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cb98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cb9a:	08db      	lsrs	r3, r3, #3
 800cb9c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800cba0:	693a      	ldr	r2, [r7, #16]
 800cba2:	fb02 f303 	mul.w	r3, r2, r3
 800cba6:	ee07 3a90 	vmov	s15, r3
 800cbaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cbae:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800cbb2:	697b      	ldr	r3, [r7, #20]
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	f000 8111 	beq.w	800cddc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800cbba:	69bb      	ldr	r3, [r7, #24]
 800cbbc:	2b02      	cmp	r3, #2
 800cbbe:	f000 8083 	beq.w	800ccc8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800cbc2:	69bb      	ldr	r3, [r7, #24]
 800cbc4:	2b02      	cmp	r3, #2
 800cbc6:	f200 80a1 	bhi.w	800cd0c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800cbca:	69bb      	ldr	r3, [r7, #24]
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d003      	beq.n	800cbd8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800cbd0:	69bb      	ldr	r3, [r7, #24]
 800cbd2:	2b01      	cmp	r3, #1
 800cbd4:	d056      	beq.n	800cc84 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800cbd6:	e099      	b.n	800cd0c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cbd8:	4b88      	ldr	r3, [pc, #544]	; (800cdfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	f003 0320 	and.w	r3, r3, #32
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d02d      	beq.n	800cc40 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cbe4:	4b85      	ldr	r3, [pc, #532]	; (800cdfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	08db      	lsrs	r3, r3, #3
 800cbea:	f003 0303 	and.w	r3, r3, #3
 800cbee:	4a84      	ldr	r2, [pc, #528]	; (800ce00 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800cbf0:	fa22 f303 	lsr.w	r3, r2, r3
 800cbf4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cbf6:	68bb      	ldr	r3, [r7, #8]
 800cbf8:	ee07 3a90 	vmov	s15, r3
 800cbfc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cc00:	697b      	ldr	r3, [r7, #20]
 800cc02:	ee07 3a90 	vmov	s15, r3
 800cc06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cc0e:	4b7b      	ldr	r3, [pc, #492]	; (800cdfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cc10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc16:	ee07 3a90 	vmov	s15, r3
 800cc1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cc1e:	ed97 6a03 	vldr	s12, [r7, #12]
 800cc22:	eddf 5a78 	vldr	s11, [pc, #480]	; 800ce04 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cc26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cc2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cc2e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cc32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cc36:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cc3a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800cc3e:	e087      	b.n	800cd50 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cc40:	697b      	ldr	r3, [r7, #20]
 800cc42:	ee07 3a90 	vmov	s15, r3
 800cc46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc4a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800ce08 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800cc4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cc52:	4b6a      	ldr	r3, [pc, #424]	; (800cdfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cc54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc5a:	ee07 3a90 	vmov	s15, r3
 800cc5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cc62:	ed97 6a03 	vldr	s12, [r7, #12]
 800cc66:	eddf 5a67 	vldr	s11, [pc, #412]	; 800ce04 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cc6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cc6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cc72:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cc76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cc7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cc7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cc82:	e065      	b.n	800cd50 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cc84:	697b      	ldr	r3, [r7, #20]
 800cc86:	ee07 3a90 	vmov	s15, r3
 800cc8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc8e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800ce0c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800cc92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cc96:	4b59      	ldr	r3, [pc, #356]	; (800cdfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cc98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc9e:	ee07 3a90 	vmov	s15, r3
 800cca2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cca6:	ed97 6a03 	vldr	s12, [r7, #12]
 800ccaa:	eddf 5a56 	vldr	s11, [pc, #344]	; 800ce04 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ccae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ccb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ccb6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ccba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ccbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ccc2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ccc6:	e043      	b.n	800cd50 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ccc8:	697b      	ldr	r3, [r7, #20]
 800ccca:	ee07 3a90 	vmov	s15, r3
 800ccce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ccd2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800ce10 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800ccd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ccda:	4b48      	ldr	r3, [pc, #288]	; (800cdfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ccdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ccde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cce2:	ee07 3a90 	vmov	s15, r3
 800cce6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ccea:	ed97 6a03 	vldr	s12, [r7, #12]
 800ccee:	eddf 5a45 	vldr	s11, [pc, #276]	; 800ce04 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ccf2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ccf6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ccfa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ccfe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cd02:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cd06:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cd0a:	e021      	b.n	800cd50 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cd0c:	697b      	ldr	r3, [r7, #20]
 800cd0e:	ee07 3a90 	vmov	s15, r3
 800cd12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd16:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800ce0c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800cd1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cd1e:	4b37      	ldr	r3, [pc, #220]	; (800cdfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cd20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd26:	ee07 3a90 	vmov	s15, r3
 800cd2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cd2e:	ed97 6a03 	vldr	s12, [r7, #12]
 800cd32:	eddf 5a34 	vldr	s11, [pc, #208]	; 800ce04 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cd36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cd3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cd3e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cd42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cd46:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cd4a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cd4e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800cd50:	4b2a      	ldr	r3, [pc, #168]	; (800cdfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cd52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd54:	0a5b      	lsrs	r3, r3, #9
 800cd56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cd5a:	ee07 3a90 	vmov	s15, r3
 800cd5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd62:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cd66:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cd6a:	edd7 6a07 	vldr	s13, [r7, #28]
 800cd6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cd72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cd76:	ee17 2a90 	vmov	r2, s15
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800cd7e:	4b1f      	ldr	r3, [pc, #124]	; (800cdfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cd80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd82:	0c1b      	lsrs	r3, r3, #16
 800cd84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cd88:	ee07 3a90 	vmov	s15, r3
 800cd8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd90:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cd94:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cd98:	edd7 6a07 	vldr	s13, [r7, #28]
 800cd9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cda0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cda4:	ee17 2a90 	vmov	r2, s15
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800cdac:	4b13      	ldr	r3, [pc, #76]	; (800cdfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cdae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cdb0:	0e1b      	lsrs	r3, r3, #24
 800cdb2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cdb6:	ee07 3a90 	vmov	s15, r3
 800cdba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cdbe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cdc2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cdc6:	edd7 6a07 	vldr	s13, [r7, #28]
 800cdca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cdce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cdd2:	ee17 2a90 	vmov	r2, s15
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800cdda:	e008      	b.n	800cdee <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	2200      	movs	r2, #0
 800cde0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	2200      	movs	r2, #0
 800cde6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	2200      	movs	r2, #0
 800cdec:	609a      	str	r2, [r3, #8]
}
 800cdee:	bf00      	nop
 800cdf0:	3724      	adds	r7, #36	; 0x24
 800cdf2:	46bd      	mov	sp, r7
 800cdf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf8:	4770      	bx	lr
 800cdfa:	bf00      	nop
 800cdfc:	58024400 	.word	0x58024400
 800ce00:	03d09000 	.word	0x03d09000
 800ce04:	46000000 	.word	0x46000000
 800ce08:	4c742400 	.word	0x4c742400
 800ce0c:	4a742400 	.word	0x4a742400
 800ce10:	4bbebc20 	.word	0x4bbebc20

0800ce14 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800ce14:	b480      	push	{r7}
 800ce16:	b089      	sub	sp, #36	; 0x24
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ce1c:	4ba0      	ldr	r3, [pc, #640]	; (800d0a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ce1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce20:	f003 0303 	and.w	r3, r3, #3
 800ce24:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800ce26:	4b9e      	ldr	r3, [pc, #632]	; (800d0a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ce28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce2a:	091b      	lsrs	r3, r3, #4
 800ce2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ce30:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800ce32:	4b9b      	ldr	r3, [pc, #620]	; (800d0a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ce34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce36:	f003 0301 	and.w	r3, r3, #1
 800ce3a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800ce3c:	4b98      	ldr	r3, [pc, #608]	; (800d0a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ce3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ce40:	08db      	lsrs	r3, r3, #3
 800ce42:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ce46:	693a      	ldr	r2, [r7, #16]
 800ce48:	fb02 f303 	mul.w	r3, r2, r3
 800ce4c:	ee07 3a90 	vmov	s15, r3
 800ce50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce54:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800ce58:	697b      	ldr	r3, [r7, #20]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	f000 8111 	beq.w	800d082 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800ce60:	69bb      	ldr	r3, [r7, #24]
 800ce62:	2b02      	cmp	r3, #2
 800ce64:	f000 8083 	beq.w	800cf6e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800ce68:	69bb      	ldr	r3, [r7, #24]
 800ce6a:	2b02      	cmp	r3, #2
 800ce6c:	f200 80a1 	bhi.w	800cfb2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800ce70:	69bb      	ldr	r3, [r7, #24]
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d003      	beq.n	800ce7e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800ce76:	69bb      	ldr	r3, [r7, #24]
 800ce78:	2b01      	cmp	r3, #1
 800ce7a:	d056      	beq.n	800cf2a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800ce7c:	e099      	b.n	800cfb2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ce7e:	4b88      	ldr	r3, [pc, #544]	; (800d0a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	f003 0320 	and.w	r3, r3, #32
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d02d      	beq.n	800cee6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ce8a:	4b85      	ldr	r3, [pc, #532]	; (800d0a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	08db      	lsrs	r3, r3, #3
 800ce90:	f003 0303 	and.w	r3, r3, #3
 800ce94:	4a83      	ldr	r2, [pc, #524]	; (800d0a4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800ce96:	fa22 f303 	lsr.w	r3, r2, r3
 800ce9a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ce9c:	68bb      	ldr	r3, [r7, #8]
 800ce9e:	ee07 3a90 	vmov	s15, r3
 800cea2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cea6:	697b      	ldr	r3, [r7, #20]
 800cea8:	ee07 3a90 	vmov	s15, r3
 800ceac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ceb0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ceb4:	4b7a      	ldr	r3, [pc, #488]	; (800d0a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ceb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ceb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cebc:	ee07 3a90 	vmov	s15, r3
 800cec0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cec4:	ed97 6a03 	vldr	s12, [r7, #12]
 800cec8:	eddf 5a77 	vldr	s11, [pc, #476]	; 800d0a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cecc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ced0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ced4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ced8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cedc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cee0:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800cee4:	e087      	b.n	800cff6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cee6:	697b      	ldr	r3, [r7, #20]
 800cee8:	ee07 3a90 	vmov	s15, r3
 800ceec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cef0:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800d0ac <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800cef4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cef8:	4b69      	ldr	r3, [pc, #420]	; (800d0a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cefa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cefc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf00:	ee07 3a90 	vmov	s15, r3
 800cf04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cf08:	ed97 6a03 	vldr	s12, [r7, #12]
 800cf0c:	eddf 5a66 	vldr	s11, [pc, #408]	; 800d0a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cf10:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cf14:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cf18:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cf1c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cf20:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf24:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cf28:	e065      	b.n	800cff6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cf2a:	697b      	ldr	r3, [r7, #20]
 800cf2c:	ee07 3a90 	vmov	s15, r3
 800cf30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf34:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800d0b0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800cf38:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cf3c:	4b58      	ldr	r3, [pc, #352]	; (800d0a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cf3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf44:	ee07 3a90 	vmov	s15, r3
 800cf48:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cf4c:	ed97 6a03 	vldr	s12, [r7, #12]
 800cf50:	eddf 5a55 	vldr	s11, [pc, #340]	; 800d0a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cf54:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cf58:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cf5c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cf60:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cf64:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf68:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cf6c:	e043      	b.n	800cff6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cf6e:	697b      	ldr	r3, [r7, #20]
 800cf70:	ee07 3a90 	vmov	s15, r3
 800cf74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf78:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800d0b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800cf7c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cf80:	4b47      	ldr	r3, [pc, #284]	; (800d0a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cf82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf88:	ee07 3a90 	vmov	s15, r3
 800cf8c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cf90:	ed97 6a03 	vldr	s12, [r7, #12]
 800cf94:	eddf 5a44 	vldr	s11, [pc, #272]	; 800d0a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cf98:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cf9c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cfa0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cfa4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cfa8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cfac:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cfb0:	e021      	b.n	800cff6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cfb2:	697b      	ldr	r3, [r7, #20]
 800cfb4:	ee07 3a90 	vmov	s15, r3
 800cfb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cfbc:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800d0ac <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800cfc0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cfc4:	4b36      	ldr	r3, [pc, #216]	; (800d0a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cfc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cfcc:	ee07 3a90 	vmov	s15, r3
 800cfd0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cfd4:	ed97 6a03 	vldr	s12, [r7, #12]
 800cfd8:	eddf 5a33 	vldr	s11, [pc, #204]	; 800d0a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cfdc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cfe0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cfe4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cfe8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cfec:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cff0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cff4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800cff6:	4b2a      	ldr	r3, [pc, #168]	; (800d0a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cffa:	0a5b      	lsrs	r3, r3, #9
 800cffc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d000:	ee07 3a90 	vmov	s15, r3
 800d004:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d008:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d00c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d010:	edd7 6a07 	vldr	s13, [r7, #28]
 800d014:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d018:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d01c:	ee17 2a90 	vmov	r2, s15
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800d024:	4b1e      	ldr	r3, [pc, #120]	; (800d0a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d028:	0c1b      	lsrs	r3, r3, #16
 800d02a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d02e:	ee07 3a90 	vmov	s15, r3
 800d032:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d036:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d03a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d03e:	edd7 6a07 	vldr	s13, [r7, #28]
 800d042:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d046:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d04a:	ee17 2a90 	vmov	r2, s15
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800d052:	4b13      	ldr	r3, [pc, #76]	; (800d0a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d056:	0e1b      	lsrs	r3, r3, #24
 800d058:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d05c:	ee07 3a90 	vmov	s15, r3
 800d060:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d064:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d068:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d06c:	edd7 6a07 	vldr	s13, [r7, #28]
 800d070:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d074:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d078:	ee17 2a90 	vmov	r2, s15
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800d080:	e008      	b.n	800d094 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	2200      	movs	r2, #0
 800d086:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	2200      	movs	r2, #0
 800d08c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	2200      	movs	r2, #0
 800d092:	609a      	str	r2, [r3, #8]
}
 800d094:	bf00      	nop
 800d096:	3724      	adds	r7, #36	; 0x24
 800d098:	46bd      	mov	sp, r7
 800d09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d09e:	4770      	bx	lr
 800d0a0:	58024400 	.word	0x58024400
 800d0a4:	03d09000 	.word	0x03d09000
 800d0a8:	46000000 	.word	0x46000000
 800d0ac:	4c742400 	.word	0x4c742400
 800d0b0:	4a742400 	.word	0x4a742400
 800d0b4:	4bbebc20 	.word	0x4bbebc20

0800d0b8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800d0b8:	b580      	push	{r7, lr}
 800d0ba:	b084      	sub	sp, #16
 800d0bc:	af00      	add	r7, sp, #0
 800d0be:	6078      	str	r0, [r7, #4]
 800d0c0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d0c2:	2300      	movs	r3, #0
 800d0c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d0c6:	4b53      	ldr	r3, [pc, #332]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d0c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0ca:	f003 0303 	and.w	r3, r3, #3
 800d0ce:	2b03      	cmp	r3, #3
 800d0d0:	d101      	bne.n	800d0d6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800d0d2:	2301      	movs	r3, #1
 800d0d4:	e099      	b.n	800d20a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800d0d6:	4b4f      	ldr	r3, [pc, #316]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	4a4e      	ldr	r2, [pc, #312]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d0dc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800d0e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d0e2:	f7f6 fc8b 	bl	80039fc <HAL_GetTick>
 800d0e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d0e8:	e008      	b.n	800d0fc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d0ea:	f7f6 fc87 	bl	80039fc <HAL_GetTick>
 800d0ee:	4602      	mov	r2, r0
 800d0f0:	68bb      	ldr	r3, [r7, #8]
 800d0f2:	1ad3      	subs	r3, r2, r3
 800d0f4:	2b02      	cmp	r3, #2
 800d0f6:	d901      	bls.n	800d0fc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d0f8:	2303      	movs	r3, #3
 800d0fa:	e086      	b.n	800d20a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d0fc:	4b45      	ldr	r3, [pc, #276]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d104:	2b00      	cmp	r3, #0
 800d106:	d1f0      	bne.n	800d0ea <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800d108:	4b42      	ldr	r3, [pc, #264]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d10a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d10c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	031b      	lsls	r3, r3, #12
 800d116:	493f      	ldr	r1, [pc, #252]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d118:	4313      	orrs	r3, r2
 800d11a:	628b      	str	r3, [r1, #40]	; 0x28
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	685b      	ldr	r3, [r3, #4]
 800d120:	3b01      	subs	r3, #1
 800d122:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	689b      	ldr	r3, [r3, #8]
 800d12a:	3b01      	subs	r3, #1
 800d12c:	025b      	lsls	r3, r3, #9
 800d12e:	b29b      	uxth	r3, r3
 800d130:	431a      	orrs	r2, r3
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	68db      	ldr	r3, [r3, #12]
 800d136:	3b01      	subs	r3, #1
 800d138:	041b      	lsls	r3, r3, #16
 800d13a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800d13e:	431a      	orrs	r2, r3
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	691b      	ldr	r3, [r3, #16]
 800d144:	3b01      	subs	r3, #1
 800d146:	061b      	lsls	r3, r3, #24
 800d148:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800d14c:	4931      	ldr	r1, [pc, #196]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d14e:	4313      	orrs	r3, r2
 800d150:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800d152:	4b30      	ldr	r3, [pc, #192]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d156:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	695b      	ldr	r3, [r3, #20]
 800d15e:	492d      	ldr	r1, [pc, #180]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d160:	4313      	orrs	r3, r2
 800d162:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800d164:	4b2b      	ldr	r3, [pc, #172]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d168:	f023 0220 	bic.w	r2, r3, #32
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	699b      	ldr	r3, [r3, #24]
 800d170:	4928      	ldr	r1, [pc, #160]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d172:	4313      	orrs	r3, r2
 800d174:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800d176:	4b27      	ldr	r3, [pc, #156]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d17a:	4a26      	ldr	r2, [pc, #152]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d17c:	f023 0310 	bic.w	r3, r3, #16
 800d180:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800d182:	4b24      	ldr	r3, [pc, #144]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d184:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d186:	4b24      	ldr	r3, [pc, #144]	; (800d218 <RCCEx_PLL2_Config+0x160>)
 800d188:	4013      	ands	r3, r2
 800d18a:	687a      	ldr	r2, [r7, #4]
 800d18c:	69d2      	ldr	r2, [r2, #28]
 800d18e:	00d2      	lsls	r2, r2, #3
 800d190:	4920      	ldr	r1, [pc, #128]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d192:	4313      	orrs	r3, r2
 800d194:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800d196:	4b1f      	ldr	r3, [pc, #124]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d19a:	4a1e      	ldr	r2, [pc, #120]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d19c:	f043 0310 	orr.w	r3, r3, #16
 800d1a0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800d1a2:	683b      	ldr	r3, [r7, #0]
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d106      	bne.n	800d1b6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800d1a8:	4b1a      	ldr	r3, [pc, #104]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d1aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1ac:	4a19      	ldr	r2, [pc, #100]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d1ae:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d1b2:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d1b4:	e00f      	b.n	800d1d6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800d1b6:	683b      	ldr	r3, [r7, #0]
 800d1b8:	2b01      	cmp	r3, #1
 800d1ba:	d106      	bne.n	800d1ca <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800d1bc:	4b15      	ldr	r3, [pc, #84]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d1be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1c0:	4a14      	ldr	r2, [pc, #80]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d1c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d1c6:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d1c8:	e005      	b.n	800d1d6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800d1ca:	4b12      	ldr	r3, [pc, #72]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d1cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1ce:	4a11      	ldr	r2, [pc, #68]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d1d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d1d4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800d1d6:	4b0f      	ldr	r3, [pc, #60]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	4a0e      	ldr	r2, [pc, #56]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d1dc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d1e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d1e2:	f7f6 fc0b 	bl	80039fc <HAL_GetTick>
 800d1e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d1e8:	e008      	b.n	800d1fc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d1ea:	f7f6 fc07 	bl	80039fc <HAL_GetTick>
 800d1ee:	4602      	mov	r2, r0
 800d1f0:	68bb      	ldr	r3, [r7, #8]
 800d1f2:	1ad3      	subs	r3, r2, r3
 800d1f4:	2b02      	cmp	r3, #2
 800d1f6:	d901      	bls.n	800d1fc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d1f8:	2303      	movs	r3, #3
 800d1fa:	e006      	b.n	800d20a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d1fc:	4b05      	ldr	r3, [pc, #20]	; (800d214 <RCCEx_PLL2_Config+0x15c>)
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d204:	2b00      	cmp	r3, #0
 800d206:	d0f0      	beq.n	800d1ea <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800d208:	7bfb      	ldrb	r3, [r7, #15]
}
 800d20a:	4618      	mov	r0, r3
 800d20c:	3710      	adds	r7, #16
 800d20e:	46bd      	mov	sp, r7
 800d210:	bd80      	pop	{r7, pc}
 800d212:	bf00      	nop
 800d214:	58024400 	.word	0x58024400
 800d218:	ffff0007 	.word	0xffff0007

0800d21c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800d21c:	b580      	push	{r7, lr}
 800d21e:	b084      	sub	sp, #16
 800d220:	af00      	add	r7, sp, #0
 800d222:	6078      	str	r0, [r7, #4]
 800d224:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d226:	2300      	movs	r3, #0
 800d228:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d22a:	4b53      	ldr	r3, [pc, #332]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d22c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d22e:	f003 0303 	and.w	r3, r3, #3
 800d232:	2b03      	cmp	r3, #3
 800d234:	d101      	bne.n	800d23a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800d236:	2301      	movs	r3, #1
 800d238:	e099      	b.n	800d36e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800d23a:	4b4f      	ldr	r3, [pc, #316]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	4a4e      	ldr	r2, [pc, #312]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d240:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d244:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d246:	f7f6 fbd9 	bl	80039fc <HAL_GetTick>
 800d24a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d24c:	e008      	b.n	800d260 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d24e:	f7f6 fbd5 	bl	80039fc <HAL_GetTick>
 800d252:	4602      	mov	r2, r0
 800d254:	68bb      	ldr	r3, [r7, #8]
 800d256:	1ad3      	subs	r3, r2, r3
 800d258:	2b02      	cmp	r3, #2
 800d25a:	d901      	bls.n	800d260 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d25c:	2303      	movs	r3, #3
 800d25e:	e086      	b.n	800d36e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d260:	4b45      	ldr	r3, [pc, #276]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d1f0      	bne.n	800d24e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800d26c:	4b42      	ldr	r3, [pc, #264]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d26e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d270:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	051b      	lsls	r3, r3, #20
 800d27a:	493f      	ldr	r1, [pc, #252]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d27c:	4313      	orrs	r3, r2
 800d27e:	628b      	str	r3, [r1, #40]	; 0x28
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	685b      	ldr	r3, [r3, #4]
 800d284:	3b01      	subs	r3, #1
 800d286:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	689b      	ldr	r3, [r3, #8]
 800d28e:	3b01      	subs	r3, #1
 800d290:	025b      	lsls	r3, r3, #9
 800d292:	b29b      	uxth	r3, r3
 800d294:	431a      	orrs	r2, r3
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	68db      	ldr	r3, [r3, #12]
 800d29a:	3b01      	subs	r3, #1
 800d29c:	041b      	lsls	r3, r3, #16
 800d29e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800d2a2:	431a      	orrs	r2, r3
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	691b      	ldr	r3, [r3, #16]
 800d2a8:	3b01      	subs	r3, #1
 800d2aa:	061b      	lsls	r3, r3, #24
 800d2ac:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800d2b0:	4931      	ldr	r1, [pc, #196]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d2b2:	4313      	orrs	r3, r2
 800d2b4:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800d2b6:	4b30      	ldr	r3, [pc, #192]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d2b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2ba:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	695b      	ldr	r3, [r3, #20]
 800d2c2:	492d      	ldr	r1, [pc, #180]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d2c4:	4313      	orrs	r3, r2
 800d2c6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800d2c8:	4b2b      	ldr	r3, [pc, #172]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d2ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2cc:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	699b      	ldr	r3, [r3, #24]
 800d2d4:	4928      	ldr	r1, [pc, #160]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d2d6:	4313      	orrs	r3, r2
 800d2d8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800d2da:	4b27      	ldr	r3, [pc, #156]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d2dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2de:	4a26      	ldr	r2, [pc, #152]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d2e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d2e4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800d2e6:	4b24      	ldr	r3, [pc, #144]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d2e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d2ea:	4b24      	ldr	r3, [pc, #144]	; (800d37c <RCCEx_PLL3_Config+0x160>)
 800d2ec:	4013      	ands	r3, r2
 800d2ee:	687a      	ldr	r2, [r7, #4]
 800d2f0:	69d2      	ldr	r2, [r2, #28]
 800d2f2:	00d2      	lsls	r2, r2, #3
 800d2f4:	4920      	ldr	r1, [pc, #128]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d2f6:	4313      	orrs	r3, r2
 800d2f8:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800d2fa:	4b1f      	ldr	r3, [pc, #124]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d2fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2fe:	4a1e      	ldr	r2, [pc, #120]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d300:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d304:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800d306:	683b      	ldr	r3, [r7, #0]
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d106      	bne.n	800d31a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800d30c:	4b1a      	ldr	r3, [pc, #104]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d30e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d310:	4a19      	ldr	r2, [pc, #100]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d312:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800d316:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d318:	e00f      	b.n	800d33a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800d31a:	683b      	ldr	r3, [r7, #0]
 800d31c:	2b01      	cmp	r3, #1
 800d31e:	d106      	bne.n	800d32e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800d320:	4b15      	ldr	r3, [pc, #84]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d324:	4a14      	ldr	r2, [pc, #80]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d326:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800d32a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d32c:	e005      	b.n	800d33a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800d32e:	4b12      	ldr	r3, [pc, #72]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d332:	4a11      	ldr	r2, [pc, #68]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d334:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d338:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800d33a:	4b0f      	ldr	r3, [pc, #60]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	4a0e      	ldr	r2, [pc, #56]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d340:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d344:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d346:	f7f6 fb59 	bl	80039fc <HAL_GetTick>
 800d34a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d34c:	e008      	b.n	800d360 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d34e:	f7f6 fb55 	bl	80039fc <HAL_GetTick>
 800d352:	4602      	mov	r2, r0
 800d354:	68bb      	ldr	r3, [r7, #8]
 800d356:	1ad3      	subs	r3, r2, r3
 800d358:	2b02      	cmp	r3, #2
 800d35a:	d901      	bls.n	800d360 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d35c:	2303      	movs	r3, #3
 800d35e:	e006      	b.n	800d36e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d360:	4b05      	ldr	r3, [pc, #20]	; (800d378 <RCCEx_PLL3_Config+0x15c>)
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d368:	2b00      	cmp	r3, #0
 800d36a:	d0f0      	beq.n	800d34e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800d36c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d36e:	4618      	mov	r0, r3
 800d370:	3710      	adds	r7, #16
 800d372:	46bd      	mov	sp, r7
 800d374:	bd80      	pop	{r7, pc}
 800d376:	bf00      	nop
 800d378:	58024400 	.word	0x58024400
 800d37c:	ffff0007 	.word	0xffff0007

0800d380 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800d380:	b580      	push	{r7, lr}
 800d382:	b084      	sub	sp, #16
 800d384:	af00      	add	r7, sp, #0
 800d386:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800d388:	2301      	movs	r3, #1
 800d38a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d071      	beq.n	800d476 <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800d398:	b2db      	uxtb	r3, r3
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d106      	bne.n	800d3ac <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	2200      	movs	r2, #0
 800d3a2:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800d3a6:	6878      	ldr	r0, [r7, #4]
 800d3a8:	f7f5 fdec 	bl	8002f84 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	2202      	movs	r2, #2
 800d3b0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	68db      	ldr	r3, [r3, #12]
 800d3ba:	f003 0310 	and.w	r3, r3, #16
 800d3be:	2b10      	cmp	r3, #16
 800d3c0:	d050      	beq.n	800d464 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	681b      	ldr	r3, [r3, #0]
 800d3c6:	22ca      	movs	r2, #202	; 0xca
 800d3c8:	625a      	str	r2, [r3, #36]	; 0x24
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	2253      	movs	r2, #83	; 0x53
 800d3d0:	625a      	str	r2, [r3, #36]	; 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800d3d2:	6878      	ldr	r0, [r7, #4]
 800d3d4:	f000 fa4a 	bl	800d86c <RTC_EnterInitMode>
 800d3d8:	4603      	mov	r3, r0
 800d3da:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800d3dc:	7bfb      	ldrb	r3, [r7, #15]
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d124      	bne.n	800d42c <HAL_RTC_Init+0xac>
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	6899      	ldr	r1, [r3, #8]
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	681a      	ldr	r2, [r3, #0]
 800d3ec:	4b24      	ldr	r3, [pc, #144]	; (800d480 <HAL_RTC_Init+0x100>)
 800d3ee:	400b      	ands	r3, r1
 800d3f0:	6093      	str	r3, [r2, #8]
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	681b      	ldr	r3, [r3, #0]
 800d3f6:	6899      	ldr	r1, [r3, #8]
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	685a      	ldr	r2, [r3, #4]
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	691b      	ldr	r3, [r3, #16]
 800d400:	431a      	orrs	r2, r3
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	699b      	ldr	r3, [r3, #24]
 800d406:	431a      	orrs	r2, r3
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	430a      	orrs	r2, r1
 800d40e:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	689b      	ldr	r3, [r3, #8]
 800d414:	0419      	lsls	r1, r3, #16
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	68da      	ldr	r2, [r3, #12]
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	430a      	orrs	r2, r1
 800d420:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800d422:	6878      	ldr	r0, [r7, #4]
 800d424:	f000 fa56 	bl	800d8d4 <RTC_ExitInitMode>
 800d428:	4603      	mov	r3, r0
 800d42a:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 800d42c:	7bfb      	ldrb	r3, [r7, #15]
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d113      	bne.n	800d45a <HAL_RTC_Init+0xda>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	f022 0203 	bic.w	r2, r2, #3
 800d440:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	69da      	ldr	r2, [r3, #28]
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	695b      	ldr	r3, [r3, #20]
 800d450:	431a      	orrs	r2, r3
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	430a      	orrs	r2, r1
 800d458:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	22ff      	movs	r2, #255	; 0xff
 800d460:	625a      	str	r2, [r3, #36]	; 0x24
 800d462:	e001      	b.n	800d468 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800d464:	2300      	movs	r3, #0
 800d466:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800d468:	7bfb      	ldrb	r3, [r7, #15]
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d103      	bne.n	800d476 <HAL_RTC_Init+0xf6>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	2201      	movs	r2, #1
 800d472:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  /* return status */
  return status;
 800d476:	7bfb      	ldrb	r3, [r7, #15]
}
 800d478:	4618      	mov	r0, r3
 800d47a:	3710      	adds	r7, #16
 800d47c:	46bd      	mov	sp, r7
 800d47e:	bd80      	pop	{r7, pc}
 800d480:	ff8fffbf 	.word	0xff8fffbf

0800d484 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800d484:	b590      	push	{r4, r7, lr}
 800d486:	b087      	sub	sp, #28
 800d488:	af00      	add	r7, sp, #0
 800d48a:	60f8      	str	r0, [r7, #12]
 800d48c:	60b9      	str	r1, [r7, #8]
 800d48e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d496:	2b01      	cmp	r3, #1
 800d498:	d101      	bne.n	800d49e <HAL_RTC_SetTime+0x1a>
 800d49a:	2302      	movs	r3, #2
 800d49c:	e089      	b.n	800d5b2 <HAL_RTC_SetTime+0x12e>
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	2201      	movs	r2, #1
 800d4a2:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	2202      	movs	r2, #2
 800d4aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	22ca      	movs	r2, #202	; 0xca
 800d4b4:	625a      	str	r2, [r3, #36]	; 0x24
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	2253      	movs	r2, #83	; 0x53
 800d4bc:	625a      	str	r2, [r3, #36]	; 0x24
 /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800d4be:	68f8      	ldr	r0, [r7, #12]
 800d4c0:	f000 f9d4 	bl	800d86c <RTC_EnterInitMode>
 800d4c4:	4603      	mov	r3, r0
 800d4c6:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800d4c8:	7cfb      	ldrb	r3, [r7, #19]
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d161      	bne.n	800d592 <HAL_RTC_SetTime+0x10e>
  {
    if(Format == RTC_FORMAT_BIN)
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d126      	bne.n	800d522 <HAL_RTC_SetTime+0x9e>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	689b      	ldr	r3, [r3, #8]
 800d4da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d102      	bne.n	800d4e8 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800d4e2:	68bb      	ldr	r3, [r7, #8]
 800d4e4:	2200      	movs	r2, #0
 800d4e6:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800d4e8:	68bb      	ldr	r3, [r7, #8]
 800d4ea:	781b      	ldrb	r3, [r3, #0]
 800d4ec:	4618      	mov	r0, r3
 800d4ee:	f000 fa2f 	bl	800d950 <RTC_ByteToBcd2>
 800d4f2:	4603      	mov	r3, r0
 800d4f4:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800d4f6:	68bb      	ldr	r3, [r7, #8]
 800d4f8:	785b      	ldrb	r3, [r3, #1]
 800d4fa:	4618      	mov	r0, r3
 800d4fc:	f000 fa28 	bl	800d950 <RTC_ByteToBcd2>
 800d500:	4603      	mov	r3, r0
 800d502:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800d504:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 800d506:	68bb      	ldr	r3, [r7, #8]
 800d508:	789b      	ldrb	r3, [r3, #2]
 800d50a:	4618      	mov	r0, r3
 800d50c:	f000 fa20 	bl	800d950 <RTC_ByteToBcd2>
 800d510:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800d512:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800d516:	68bb      	ldr	r3, [r7, #8]
 800d518:	78db      	ldrb	r3, [r3, #3]
 800d51a:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800d51c:	4313      	orrs	r3, r2
 800d51e:	617b      	str	r3, [r7, #20]
 800d520:	e018      	b.n	800d554 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	689b      	ldr	r3, [r3, #8]
 800d528:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d102      	bne.n	800d536 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800d530:	68bb      	ldr	r3, [r7, #8]
 800d532:	2200      	movs	r2, #0
 800d534:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800d536:	68bb      	ldr	r3, [r7, #8]
 800d538:	781b      	ldrb	r3, [r3, #0]
 800d53a:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800d53c:	68bb      	ldr	r3, [r7, #8]
 800d53e:	785b      	ldrb	r3, [r3, #1]
 800d540:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800d542:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 800d544:	68ba      	ldr	r2, [r7, #8]
 800d546:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800d548:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800d54a:	68bb      	ldr	r3, [r7, #8]
 800d54c:	78db      	ldrb	r3, [r3, #3]
 800d54e:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800d550:	4313      	orrs	r3, r2
 800d552:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	681a      	ldr	r2, [r3, #0]
 800d558:	6979      	ldr	r1, [r7, #20]
 800d55a:	4b18      	ldr	r3, [pc, #96]	; (800d5bc <HAL_RTC_SetTime+0x138>)
 800d55c:	400b      	ands	r3, r1
 800d55e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	689a      	ldr	r2, [r3, #8]
 800d566:	68fb      	ldr	r3, [r7, #12]
 800d568:	681b      	ldr	r3, [r3, #0]
 800d56a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800d56e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	6899      	ldr	r1, [r3, #8]
 800d576:	68bb      	ldr	r3, [r7, #8]
 800d578:	68da      	ldr	r2, [r3, #12]
 800d57a:	68bb      	ldr	r3, [r7, #8]
 800d57c:	691b      	ldr	r3, [r3, #16]
 800d57e:	431a      	orrs	r2, r3
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	430a      	orrs	r2, r1
 800d586:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800d588:	68f8      	ldr	r0, [r7, #12]
 800d58a:	f000 f9a3 	bl	800d8d4 <RTC_ExitInitMode>
 800d58e:	4603      	mov	r3, r0
 800d590:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	22ff      	movs	r2, #255	; 0xff
 800d598:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800d59a:	7cfb      	ldrb	r3, [r7, #19]
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d103      	bne.n	800d5a8 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	2201      	movs	r2, #1
 800d5a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	2200      	movs	r2, #0
 800d5ac:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800d5b0:	7cfb      	ldrb	r3, [r7, #19]
}
 800d5b2:	4618      	mov	r0, r3
 800d5b4:	371c      	adds	r7, #28
 800d5b6:	46bd      	mov	sp, r7
 800d5b8:	bd90      	pop	{r4, r7, pc}
 800d5ba:	bf00      	nop
 800d5bc:	007f7f7f 	.word	0x007f7f7f

0800d5c0 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800d5c0:	b580      	push	{r7, lr}
 800d5c2:	b086      	sub	sp, #24
 800d5c4:	af00      	add	r7, sp, #0
 800d5c6:	60f8      	str	r0, [r7, #12]
 800d5c8:	60b9      	str	r1, [r7, #8]
 800d5ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800d5cc:	68fb      	ldr	r3, [r7, #12]
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d5d2:	68bb      	ldr	r3, [r7, #8]
 800d5d4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	691b      	ldr	r3, [r3, #16]
 800d5dc:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800d5e0:	68bb      	ldr	r3, [r7, #8]
 800d5e2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	681a      	ldr	r2, [r3, #0]
 800d5ea:	4b22      	ldr	r3, [pc, #136]	; (800d674 <HAL_RTC_GetTime+0xb4>)
 800d5ec:	4013      	ands	r3, r2
 800d5ee:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800d5f0:	697b      	ldr	r3, [r7, #20]
 800d5f2:	0c1b      	lsrs	r3, r3, #16
 800d5f4:	b2db      	uxtb	r3, r3
 800d5f6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d5fa:	b2da      	uxtb	r2, r3
 800d5fc:	68bb      	ldr	r3, [r7, #8]
 800d5fe:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800d600:	697b      	ldr	r3, [r7, #20]
 800d602:	0a1b      	lsrs	r3, r3, #8
 800d604:	b2db      	uxtb	r3, r3
 800d606:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d60a:	b2da      	uxtb	r2, r3
 800d60c:	68bb      	ldr	r3, [r7, #8]
 800d60e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)((tmpreg & (RTC_TR_ST  | RTC_TR_SU))  >> RTC_TR_SU_Pos);
 800d610:	697b      	ldr	r3, [r7, #20]
 800d612:	b2db      	uxtb	r3, r3
 800d614:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d618:	b2da      	uxtb	r2, r3
 800d61a:	68bb      	ldr	r3, [r7, #8]
 800d61c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800d61e:	697b      	ldr	r3, [r7, #20]
 800d620:	0d9b      	lsrs	r3, r3, #22
 800d622:	b2db      	uxtb	r3, r3
 800d624:	f003 0301 	and.w	r3, r3, #1
 800d628:	b2da      	uxtb	r2, r3
 800d62a:	68bb      	ldr	r3, [r7, #8]
 800d62c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	2b00      	cmp	r3, #0
 800d632:	d11a      	bne.n	800d66a <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours   = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800d634:	68bb      	ldr	r3, [r7, #8]
 800d636:	781b      	ldrb	r3, [r3, #0]
 800d638:	4618      	mov	r0, r3
 800d63a:	f000 f9a9 	bl	800d990 <RTC_Bcd2ToByte>
 800d63e:	4603      	mov	r3, r0
 800d640:	461a      	mov	r2, r3
 800d642:	68bb      	ldr	r3, [r7, #8]
 800d644:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800d646:	68bb      	ldr	r3, [r7, #8]
 800d648:	785b      	ldrb	r3, [r3, #1]
 800d64a:	4618      	mov	r0, r3
 800d64c:	f000 f9a0 	bl	800d990 <RTC_Bcd2ToByte>
 800d650:	4603      	mov	r3, r0
 800d652:	461a      	mov	r2, r3
 800d654:	68bb      	ldr	r3, [r7, #8]
 800d656:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800d658:	68bb      	ldr	r3, [r7, #8]
 800d65a:	789b      	ldrb	r3, [r3, #2]
 800d65c:	4618      	mov	r0, r3
 800d65e:	f000 f997 	bl	800d990 <RTC_Bcd2ToByte>
 800d662:	4603      	mov	r3, r0
 800d664:	461a      	mov	r2, r3
 800d666:	68bb      	ldr	r3, [r7, #8]
 800d668:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800d66a:	2300      	movs	r3, #0
}
 800d66c:	4618      	mov	r0, r3
 800d66e:	3718      	adds	r7, #24
 800d670:	46bd      	mov	sp, r7
 800d672:	bd80      	pop	{r7, pc}
 800d674:	007f7f7f 	.word	0x007f7f7f

0800d678 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800d678:	b590      	push	{r4, r7, lr}
 800d67a:	b087      	sub	sp, #28
 800d67c:	af00      	add	r7, sp, #0
 800d67e:	60f8      	str	r0, [r7, #12]
 800d680:	60b9      	str	r1, [r7, #8]
 800d682:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d68a:	2b01      	cmp	r3, #1
 800d68c:	d101      	bne.n	800d692 <HAL_RTC_SetDate+0x1a>
 800d68e:	2302      	movs	r3, #2
 800d690:	e073      	b.n	800d77a <HAL_RTC_SetDate+0x102>
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	2201      	movs	r2, #1
 800d696:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	2202      	movs	r2, #2
 800d69e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d10e      	bne.n	800d6c6 <HAL_RTC_SetDate+0x4e>
 800d6a8:	68bb      	ldr	r3, [r7, #8]
 800d6aa:	785b      	ldrb	r3, [r3, #1]
 800d6ac:	f003 0310 	and.w	r3, r3, #16
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	d008      	beq.n	800d6c6 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800d6b4:	68bb      	ldr	r3, [r7, #8]
 800d6b6:	785b      	ldrb	r3, [r3, #1]
 800d6b8:	f023 0310 	bic.w	r3, r3, #16
 800d6bc:	b2db      	uxtb	r3, r3
 800d6be:	330a      	adds	r3, #10
 800d6c0:	b2da      	uxtb	r2, r3
 800d6c2:	68bb      	ldr	r3, [r7, #8]
 800d6c4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d11c      	bne.n	800d706 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800d6cc:	68bb      	ldr	r3, [r7, #8]
 800d6ce:	78db      	ldrb	r3, [r3, #3]
 800d6d0:	4618      	mov	r0, r3
 800d6d2:	f000 f93d 	bl	800d950 <RTC_ByteToBcd2>
 800d6d6:	4603      	mov	r3, r0
 800d6d8:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800d6da:	68bb      	ldr	r3, [r7, #8]
 800d6dc:	785b      	ldrb	r3, [r3, #1]
 800d6de:	4618      	mov	r0, r3
 800d6e0:	f000 f936 	bl	800d950 <RTC_ByteToBcd2>
 800d6e4:	4603      	mov	r3, r0
 800d6e6:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800d6e8:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800d6ea:	68bb      	ldr	r3, [r7, #8]
 800d6ec:	789b      	ldrb	r3, [r3, #2]
 800d6ee:	4618      	mov	r0, r3
 800d6f0:	f000 f92e 	bl	800d950 <RTC_ByteToBcd2>
 800d6f4:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800d6f6:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800d6fa:	68bb      	ldr	r3, [r7, #8]
 800d6fc:	781b      	ldrb	r3, [r3, #0]
 800d6fe:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800d700:	4313      	orrs	r3, r2
 800d702:	617b      	str	r3, [r7, #20]
 800d704:	e00e      	b.n	800d724 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800d706:	68bb      	ldr	r3, [r7, #8]
 800d708:	78db      	ldrb	r3, [r3, #3]
 800d70a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800d70c:	68bb      	ldr	r3, [r7, #8]
 800d70e:	785b      	ldrb	r3, [r3, #1]
 800d710:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800d712:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 800d714:	68ba      	ldr	r2, [r7, #8]
 800d716:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800d718:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800d71a:	68bb      	ldr	r3, [r7, #8]
 800d71c:	781b      	ldrb	r3, [r3, #0]
 800d71e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800d720:	4313      	orrs	r3, r2
 800d722:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d724:	68fb      	ldr	r3, [r7, #12]
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	22ca      	movs	r2, #202	; 0xca
 800d72a:	625a      	str	r2, [r3, #36]	; 0x24
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	2253      	movs	r2, #83	; 0x53
 800d732:	625a      	str	r2, [r3, #36]	; 0x24


  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800d734:	68f8      	ldr	r0, [r7, #12]
 800d736:	f000 f899 	bl	800d86c <RTC_EnterInitMode>
 800d73a:	4603      	mov	r3, r0
 800d73c:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800d73e:	7cfb      	ldrb	r3, [r7, #19]
 800d740:	2b00      	cmp	r3, #0
 800d742:	d10a      	bne.n	800d75a <HAL_RTC_SetDate+0xe2>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	681a      	ldr	r2, [r3, #0]
 800d748:	6979      	ldr	r1, [r7, #20]
 800d74a:	4b0e      	ldr	r3, [pc, #56]	; (800d784 <HAL_RTC_SetDate+0x10c>)
 800d74c:	400b      	ands	r3, r1
 800d74e:	6053      	str	r3, [r2, #4]


    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800d750:	68f8      	ldr	r0, [r7, #12]
 800d752:	f000 f8bf 	bl	800d8d4 <RTC_ExitInitMode>
 800d756:	4603      	mov	r3, r0
 800d758:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	22ff      	movs	r2, #255	; 0xff
 800d760:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800d762:	7cfb      	ldrb	r3, [r7, #19]
 800d764:	2b00      	cmp	r3, #0
 800d766:	d103      	bne.n	800d770 <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	2201      	movs	r2, #1
 800d76c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	2200      	movs	r2, #0
 800d774:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800d778:	7cfb      	ldrb	r3, [r7, #19]


}
 800d77a:	4618      	mov	r0, r3
 800d77c:	371c      	adds	r7, #28
 800d77e:	46bd      	mov	sp, r7
 800d780:	bd90      	pop	{r4, r7, pc}
 800d782:	bf00      	nop
 800d784:	00ffff3f 	.word	0x00ffff3f

0800d788 <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800d788:	b580      	push	{r7, lr}
 800d78a:	b086      	sub	sp, #24
 800d78c:	af00      	add	r7, sp, #0
 800d78e:	60f8      	str	r0, [r7, #12]
 800d790:	60b9      	str	r1, [r7, #8]
 800d792:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	685a      	ldr	r2, [r3, #4]
 800d79a:	4b21      	ldr	r3, [pc, #132]	; (800d820 <HAL_RTC_GetDate+0x98>)
 800d79c:	4013      	ands	r3, r2
 800d79e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800d7a0:	697b      	ldr	r3, [r7, #20]
 800d7a2:	0c1b      	lsrs	r3, r3, #16
 800d7a4:	b2da      	uxtb	r2, r3
 800d7a6:	68bb      	ldr	r3, [r7, #8]
 800d7a8:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800d7aa:	697b      	ldr	r3, [r7, #20]
 800d7ac:	0a1b      	lsrs	r3, r3, #8
 800d7ae:	b2db      	uxtb	r3, r3
 800d7b0:	f003 031f 	and.w	r3, r3, #31
 800d7b4:	b2da      	uxtb	r2, r3
 800d7b6:	68bb      	ldr	r3, [r7, #8]
 800d7b8:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800d7ba:	697b      	ldr	r3, [r7, #20]
 800d7bc:	b2db      	uxtb	r3, r3
 800d7be:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d7c2:	b2da      	uxtb	r2, r3
 800d7c4:	68bb      	ldr	r3, [r7, #8]
 800d7c6:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800d7c8:	697b      	ldr	r3, [r7, #20]
 800d7ca:	0b5b      	lsrs	r3, r3, #13
 800d7cc:	b2db      	uxtb	r3, r3
 800d7ce:	f003 0307 	and.w	r3, r3, #7
 800d7d2:	b2da      	uxtb	r2, r3
 800d7d4:	68bb      	ldr	r3, [r7, #8]
 800d7d6:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d11a      	bne.n	800d814 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800d7de:	68bb      	ldr	r3, [r7, #8]
 800d7e0:	78db      	ldrb	r3, [r3, #3]
 800d7e2:	4618      	mov	r0, r3
 800d7e4:	f000 f8d4 	bl	800d990 <RTC_Bcd2ToByte>
 800d7e8:	4603      	mov	r3, r0
 800d7ea:	461a      	mov	r2, r3
 800d7ec:	68bb      	ldr	r3, [r7, #8]
 800d7ee:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800d7f0:	68bb      	ldr	r3, [r7, #8]
 800d7f2:	785b      	ldrb	r3, [r3, #1]
 800d7f4:	4618      	mov	r0, r3
 800d7f6:	f000 f8cb 	bl	800d990 <RTC_Bcd2ToByte>
 800d7fa:	4603      	mov	r3, r0
 800d7fc:	461a      	mov	r2, r3
 800d7fe:	68bb      	ldr	r3, [r7, #8]
 800d800:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800d802:	68bb      	ldr	r3, [r7, #8]
 800d804:	789b      	ldrb	r3, [r3, #2]
 800d806:	4618      	mov	r0, r3
 800d808:	f000 f8c2 	bl	800d990 <RTC_Bcd2ToByte>
 800d80c:	4603      	mov	r3, r0
 800d80e:	461a      	mov	r2, r3
 800d810:	68bb      	ldr	r3, [r7, #8]
 800d812:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800d814:	2300      	movs	r3, #0
}
 800d816:	4618      	mov	r0, r3
 800d818:	3718      	adds	r7, #24
 800d81a:	46bd      	mov	sp, r7
 800d81c:	bd80      	pop	{r7, pc}
 800d81e:	bf00      	nop
 800d820:	00ffff3f 	.word	0x00ffff3f

0800d824 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800d824:	b580      	push	{r7, lr}
 800d826:	b084      	sub	sp, #16
 800d828:	af00      	add	r7, sp, #0
 800d82a:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	4a0d      	ldr	r2, [pc, #52]	; (800d868 <HAL_RTC_WaitForSynchro+0x44>)
 800d832:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 800d834:	f7f6 f8e2 	bl	80039fc <HAL_GetTick>
 800d838:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800d83a:	e009      	b.n	800d850 <HAL_RTC_WaitForSynchro+0x2c>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800d83c:	f7f6 f8de 	bl	80039fc <HAL_GetTick>
 800d840:	4602      	mov	r2, r0
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	1ad3      	subs	r3, r2, r3
 800d846:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d84a:	d901      	bls.n	800d850 <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 800d84c:	2303      	movs	r3, #3
 800d84e:	e007      	b.n	800d860 <HAL_RTC_WaitForSynchro+0x3c>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	68db      	ldr	r3, [r3, #12]
 800d856:	f003 0320 	and.w	r3, r3, #32
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d0ee      	beq.n	800d83c <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 800d85e:	2300      	movs	r3, #0
}
 800d860:	4618      	mov	r0, r3
 800d862:	3710      	adds	r7, #16
 800d864:	46bd      	mov	sp, r7
 800d866:	bd80      	pop	{r7, pc}
 800d868:	0003ff5f 	.word	0x0003ff5f

0800d86c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800d86c:	b580      	push	{r7, lr}
 800d86e:	b084      	sub	sp, #16
 800d870:	af00      	add	r7, sp, #0
 800d872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d874:	2300      	movs	r3, #0
 800d876:	73fb      	strb	r3, [r7, #15]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	68db      	ldr	r3, [r3, #12]
 800d87e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d882:	2b00      	cmp	r3, #0
 800d884:	d120      	bne.n	800d8c8 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d88e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800d890:	f7f6 f8b4 	bl	80039fc <HAL_GetTick>
 800d894:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800d896:	e00d      	b.n	800d8b4 <RTC_EnterInitMode+0x48>
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800d898:	f7f6 f8b0 	bl	80039fc <HAL_GetTick>
 800d89c:	4602      	mov	r2, r0
 800d89e:	68bb      	ldr	r3, [r7, #8]
 800d8a0:	1ad3      	subs	r3, r2, r3
 800d8a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d8a6:	d905      	bls.n	800d8b4 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800d8a8:	2303      	movs	r3, #3
 800d8aa:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	2203      	movs	r2, #3
 800d8b0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	68db      	ldr	r3, [r3, #12]
 800d8ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d102      	bne.n	800d8c8 <RTC_EnterInitMode+0x5c>
 800d8c2:	7bfb      	ldrb	r3, [r7, #15]
 800d8c4:	2b03      	cmp	r3, #3
 800d8c6:	d1e7      	bne.n	800d898 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800d8c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8ca:	4618      	mov	r0, r3
 800d8cc:	3710      	adds	r7, #16
 800d8ce:	46bd      	mov	sp, r7
 800d8d0:	bd80      	pop	{r7, pc}
	...

0800d8d4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800d8d4:	b580      	push	{r7, lr}
 800d8d6:	b084      	sub	sp, #16
 800d8d8:	af00      	add	r7, sp, #0
 800d8da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d8dc:	2300      	movs	r3, #0
 800d8de:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800d8e0:	4b1a      	ldr	r3, [pc, #104]	; (800d94c <RTC_ExitInitMode+0x78>)
 800d8e2:	68db      	ldr	r3, [r3, #12]
 800d8e4:	4a19      	ldr	r2, [pc, #100]	; (800d94c <RTC_ExitInitMode+0x78>)
 800d8e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d8ea:	60d3      	str	r3, [r2, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800d8ec:	4b17      	ldr	r3, [pc, #92]	; (800d94c <RTC_ExitInitMode+0x78>)
 800d8ee:	689b      	ldr	r3, [r3, #8]
 800d8f0:	f003 0320 	and.w	r3, r3, #32
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d10c      	bne.n	800d912 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800d8f8:	6878      	ldr	r0, [r7, #4]
 800d8fa:	f7ff ff93 	bl	800d824 <HAL_RTC_WaitForSynchro>
 800d8fe:	4603      	mov	r3, r0
 800d900:	2b00      	cmp	r3, #0
 800d902:	d01e      	beq.n	800d942 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	2203      	movs	r2, #3
 800d908:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800d90c:	2303      	movs	r3, #3
 800d90e:	73fb      	strb	r3, [r7, #15]
 800d910:	e017      	b.n	800d942 <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800d912:	4b0e      	ldr	r3, [pc, #56]	; (800d94c <RTC_ExitInitMode+0x78>)
 800d914:	689b      	ldr	r3, [r3, #8]
 800d916:	4a0d      	ldr	r2, [pc, #52]	; (800d94c <RTC_ExitInitMode+0x78>)
 800d918:	f023 0320 	bic.w	r3, r3, #32
 800d91c:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800d91e:	6878      	ldr	r0, [r7, #4]
 800d920:	f7ff ff80 	bl	800d824 <HAL_RTC_WaitForSynchro>
 800d924:	4603      	mov	r3, r0
 800d926:	2b00      	cmp	r3, #0
 800d928:	d005      	beq.n	800d936 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	2203      	movs	r2, #3
 800d92e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800d932:	2303      	movs	r3, #3
 800d934:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800d936:	4b05      	ldr	r3, [pc, #20]	; (800d94c <RTC_ExitInitMode+0x78>)
 800d938:	689b      	ldr	r3, [r3, #8]
 800d93a:	4a04      	ldr	r2, [pc, #16]	; (800d94c <RTC_ExitInitMode+0x78>)
 800d93c:	f043 0320 	orr.w	r3, r3, #32
 800d940:	6093      	str	r3, [r2, #8]
  }

  return status;
 800d942:	7bfb      	ldrb	r3, [r7, #15]
}
 800d944:	4618      	mov	r0, r3
 800d946:	3710      	adds	r7, #16
 800d948:	46bd      	mov	sp, r7
 800d94a:	bd80      	pop	{r7, pc}
 800d94c:	58004000 	.word	0x58004000

0800d950 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800d950:	b480      	push	{r7}
 800d952:	b085      	sub	sp, #20
 800d954:	af00      	add	r7, sp, #0
 800d956:	4603      	mov	r3, r0
 800d958:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800d95a:	2300      	movs	r3, #0
 800d95c:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = Value;
 800d95e:	79fb      	ldrb	r3, [r7, #7]
 800d960:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 800d962:	e005      	b.n	800d970 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	3301      	adds	r3, #1
 800d968:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 800d96a:	7afb      	ldrb	r3, [r7, #11]
 800d96c:	3b0a      	subs	r3, #10
 800d96e:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 800d970:	7afb      	ldrb	r3, [r7, #11]
 800d972:	2b09      	cmp	r3, #9
 800d974:	d8f6      	bhi.n	800d964 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 800d976:	68fb      	ldr	r3, [r7, #12]
 800d978:	b2db      	uxtb	r3, r3
 800d97a:	011b      	lsls	r3, r3, #4
 800d97c:	b2da      	uxtb	r2, r3
 800d97e:	7afb      	ldrb	r3, [r7, #11]
 800d980:	4313      	orrs	r3, r2
 800d982:	b2db      	uxtb	r3, r3
}
 800d984:	4618      	mov	r0, r3
 800d986:	3714      	adds	r7, #20
 800d988:	46bd      	mov	sp, r7
 800d98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d98e:	4770      	bx	lr

0800d990 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800d990:	b480      	push	{r7}
 800d992:	b085      	sub	sp, #20
 800d994:	af00      	add	r7, sp, #0
 800d996:	4603      	mov	r3, r0
 800d998:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800d99a:	79fb      	ldrb	r3, [r7, #7]
 800d99c:	091b      	lsrs	r3, r3, #4
 800d99e:	b2db      	uxtb	r3, r3
 800d9a0:	461a      	mov	r2, r3
 800d9a2:	0092      	lsls	r2, r2, #2
 800d9a4:	4413      	add	r3, r2
 800d9a6:	005b      	lsls	r3, r3, #1
 800d9a8:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800d9aa:	79fb      	ldrb	r3, [r7, #7]
 800d9ac:	f003 030f 	and.w	r3, r3, #15
 800d9b0:	b2da      	uxtb	r2, r3
 800d9b2:	7bfb      	ldrb	r3, [r7, #15]
 800d9b4:	4413      	add	r3, r2
 800d9b6:	b2db      	uxtb	r3, r3
}
 800d9b8:	4618      	mov	r0, r3
 800d9ba:	3714      	adds	r7, #20
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c2:	4770      	bx	lr

0800d9c4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d9c4:	b580      	push	{r7, lr}
 800d9c6:	b084      	sub	sp, #16
 800d9c8:	af00      	add	r7, sp, #0
 800d9ca:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d101      	bne.n	800d9d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d9d2:	2301      	movs	r3, #1
 800d9d4:	e10f      	b.n	800dbf6 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	2200      	movs	r2, #0
 800d9da:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	4a87      	ldr	r2, [pc, #540]	; (800dc00 <HAL_SPI_Init+0x23c>)
 800d9e2:	4293      	cmp	r3, r2
 800d9e4:	d00f      	beq.n	800da06 <HAL_SPI_Init+0x42>
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	681b      	ldr	r3, [r3, #0]
 800d9ea:	4a86      	ldr	r2, [pc, #536]	; (800dc04 <HAL_SPI_Init+0x240>)
 800d9ec:	4293      	cmp	r3, r2
 800d9ee:	d00a      	beq.n	800da06 <HAL_SPI_Init+0x42>
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	4a84      	ldr	r2, [pc, #528]	; (800dc08 <HAL_SPI_Init+0x244>)
 800d9f6:	4293      	cmp	r3, r2
 800d9f8:	d005      	beq.n	800da06 <HAL_SPI_Init+0x42>
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	68db      	ldr	r3, [r3, #12]
 800d9fe:	2b0f      	cmp	r3, #15
 800da00:	d901      	bls.n	800da06 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800da02:	2301      	movs	r3, #1
 800da04:	e0f7      	b.n	800dbf6 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800da06:	6878      	ldr	r0, [r7, #4]
 800da08:	f000 fc12 	bl	800e230 <SPI_GetPacketSize>
 800da0c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	681b      	ldr	r3, [r3, #0]
 800da12:	4a7b      	ldr	r2, [pc, #492]	; (800dc00 <HAL_SPI_Init+0x23c>)
 800da14:	4293      	cmp	r3, r2
 800da16:	d00c      	beq.n	800da32 <HAL_SPI_Init+0x6e>
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	4a79      	ldr	r2, [pc, #484]	; (800dc04 <HAL_SPI_Init+0x240>)
 800da1e:	4293      	cmp	r3, r2
 800da20:	d007      	beq.n	800da32 <HAL_SPI_Init+0x6e>
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	681b      	ldr	r3, [r3, #0]
 800da26:	4a78      	ldr	r2, [pc, #480]	; (800dc08 <HAL_SPI_Init+0x244>)
 800da28:	4293      	cmp	r3, r2
 800da2a:	d002      	beq.n	800da32 <HAL_SPI_Init+0x6e>
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	2b08      	cmp	r3, #8
 800da30:	d811      	bhi.n	800da56 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800da36:	4a72      	ldr	r2, [pc, #456]	; (800dc00 <HAL_SPI_Init+0x23c>)
 800da38:	4293      	cmp	r3, r2
 800da3a:	d009      	beq.n	800da50 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	4a70      	ldr	r2, [pc, #448]	; (800dc04 <HAL_SPI_Init+0x240>)
 800da42:	4293      	cmp	r3, r2
 800da44:	d004      	beq.n	800da50 <HAL_SPI_Init+0x8c>
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	4a6f      	ldr	r2, [pc, #444]	; (800dc08 <HAL_SPI_Init+0x244>)
 800da4c:	4293      	cmp	r3, r2
 800da4e:	d104      	bne.n	800da5a <HAL_SPI_Init+0x96>
 800da50:	68fb      	ldr	r3, [r7, #12]
 800da52:	2b10      	cmp	r3, #16
 800da54:	d901      	bls.n	800da5a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800da56:	2301      	movs	r3, #1
 800da58:	e0cd      	b.n	800dbf6 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800da60:	b2db      	uxtb	r3, r3
 800da62:	2b00      	cmp	r3, #0
 800da64:	d106      	bne.n	800da74 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	2200      	movs	r2, #0
 800da6a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800da6e:	6878      	ldr	r0, [r7, #4]
 800da70:	f7f5 faba 	bl	8002fe8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	2202      	movs	r2, #2
 800da78:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	681a      	ldr	r2, [r3, #0]
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	f022 0201 	bic.w	r2, r2, #1
 800da8a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	689b      	ldr	r3, [r3, #8]
 800da92:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800da96:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	699b      	ldr	r3, [r3, #24]
 800da9c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800daa0:	d119      	bne.n	800dad6 <HAL_SPI_Init+0x112>
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	685b      	ldr	r3, [r3, #4]
 800daa6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800daaa:	d103      	bne.n	800dab4 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d008      	beq.n	800dac6 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d10c      	bne.n	800dad6 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800dac0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800dac4:	d107      	bne.n	800dad6 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	681a      	ldr	r2, [r3, #0]
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800dad4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	685b      	ldr	r3, [r3, #4]
 800dada:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d00f      	beq.n	800db02 <HAL_SPI_Init+0x13e>
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	68db      	ldr	r3, [r3, #12]
 800dae6:	2b06      	cmp	r3, #6
 800dae8:	d90b      	bls.n	800db02 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	430a      	orrs	r2, r1
 800dafe:	601a      	str	r2, [r3, #0]
 800db00:	e007      	b.n	800db12 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	681a      	ldr	r2, [r3, #0]
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	681b      	ldr	r3, [r3, #0]
 800db0c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800db10:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	69da      	ldr	r2, [r3, #28]
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db1a:	431a      	orrs	r2, r3
 800db1c:	68bb      	ldr	r3, [r7, #8]
 800db1e:	431a      	orrs	r2, r3
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800db24:	ea42 0103 	orr.w	r1, r2, r3
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	68da      	ldr	r2, [r3, #12]
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	430a      	orrs	r2, r1
 800db32:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db3c:	431a      	orrs	r2, r3
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db42:	431a      	orrs	r2, r3
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	699b      	ldr	r3, [r3, #24]
 800db48:	431a      	orrs	r2, r3
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	691b      	ldr	r3, [r3, #16]
 800db4e:	431a      	orrs	r2, r3
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	695b      	ldr	r3, [r3, #20]
 800db54:	431a      	orrs	r2, r3
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	6a1b      	ldr	r3, [r3, #32]
 800db5a:	431a      	orrs	r2, r3
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	685b      	ldr	r3, [r3, #4]
 800db60:	431a      	orrs	r2, r3
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800db66:	431a      	orrs	r2, r3
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	689b      	ldr	r3, [r3, #8]
 800db6c:	431a      	orrs	r2, r3
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800db72:	ea42 0103 	orr.w	r1, r2, r3
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	430a      	orrs	r2, r1
 800db80:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	685b      	ldr	r3, [r3, #4]
 800db86:	2b00      	cmp	r3, #0
 800db88:	d113      	bne.n	800dbb2 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	689b      	ldr	r3, [r3, #8]
 800db90:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800db9c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	689b      	ldr	r3, [r3, #8]
 800dba4:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800dbb0:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	681b      	ldr	r3, [r3, #0]
 800dbb6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	681b      	ldr	r3, [r3, #0]
 800dbbc:	f022 0201 	bic.w	r2, r2, #1
 800dbc0:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	685b      	ldr	r3, [r3, #4]
 800dbc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	d00a      	beq.n	800dbe4 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	681b      	ldr	r3, [r3, #0]
 800dbd2:	68db      	ldr	r3, [r3, #12]
 800dbd4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	430a      	orrs	r2, r1
 800dbe2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	2200      	movs	r2, #0
 800dbe8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	2201      	movs	r2, #1
 800dbf0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800dbf4:	2300      	movs	r3, #0
}
 800dbf6:	4618      	mov	r0, r3
 800dbf8:	3710      	adds	r7, #16
 800dbfa:	46bd      	mov	sp, r7
 800dbfc:	bd80      	pop	{r7, pc}
 800dbfe:	bf00      	nop
 800dc00:	40013000 	.word	0x40013000
 800dc04:	40003800 	.word	0x40003800
 800dc08:	40003c00 	.word	0x40003c00

0800dc0c <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800dc0c:	b580      	push	{r7, lr}
 800dc0e:	b088      	sub	sp, #32
 800dc10:	af00      	add	r7, sp, #0
 800dc12:	60f8      	str	r0, [r7, #12]
 800dc14:	60b9      	str	r1, [r7, #8]
 800dc16:	603b      	str	r3, [r7, #0]
 800dc18:	4613      	mov	r3, r2
 800dc1a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dc20:	095b      	lsrs	r3, r3, #5
 800dc22:	b29b      	uxth	r3, r3
 800dc24:	3301      	adds	r3, #1
 800dc26:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	3330      	adds	r3, #48	; 0x30
 800dc2e:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800dc30:	f7f5 fee4 	bl	80039fc <HAL_GetTick>
 800dc34:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800dc36:	68fb      	ldr	r3, [r7, #12]
 800dc38:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800dc3c:	b2db      	uxtb	r3, r3
 800dc3e:	2b01      	cmp	r3, #1
 800dc40:	d001      	beq.n	800dc46 <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 800dc42:	2302      	movs	r3, #2
 800dc44:	e250      	b.n	800e0e8 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800dc46:	68bb      	ldr	r3, [r7, #8]
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d002      	beq.n	800dc52 <HAL_SPI_Receive+0x46>
 800dc4c:	88fb      	ldrh	r3, [r7, #6]
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d101      	bne.n	800dc56 <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 800dc52:	2301      	movs	r3, #1
 800dc54:	e248      	b.n	800e0e8 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800dc5c:	2b01      	cmp	r3, #1
 800dc5e:	d101      	bne.n	800dc64 <HAL_SPI_Receive+0x58>
 800dc60:	2302      	movs	r3, #2
 800dc62:	e241      	b.n	800e0e8 <HAL_SPI_Receive+0x4dc>
 800dc64:	68fb      	ldr	r3, [r7, #12]
 800dc66:	2201      	movs	r2, #1
 800dc68:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800dc6c:	68fb      	ldr	r3, [r7, #12]
 800dc6e:	2204      	movs	r2, #4
 800dc70:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	2200      	movs	r2, #0
 800dc78:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	68ba      	ldr	r2, [r7, #8]
 800dc80:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	88fa      	ldrh	r2, [r7, #6]
 800dc86:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	88fa      	ldrh	r2, [r7, #6]
 800dc8e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	2200      	movs	r2, #0
 800dc96:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800dc98:	68fb      	ldr	r3, [r7, #12]
 800dc9a:	2200      	movs	r2, #0
 800dc9c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	2200      	movs	r2, #0
 800dca4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 800dca8:	68fb      	ldr	r3, [r7, #12]
 800dcaa:	2200      	movs	r2, #0
 800dcac:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800dcae:	68fb      	ldr	r3, [r7, #12]
 800dcb0:	2200      	movs	r2, #0
 800dcb2:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	689b      	ldr	r3, [r3, #8]
 800dcb8:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800dcbc:	d108      	bne.n	800dcd0 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	681a      	ldr	r2, [r3, #0]
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800dccc:	601a      	str	r2, [r3, #0]
 800dcce:	e009      	b.n	800dce4 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	68db      	ldr	r3, [r3, #12]
 800dcd6:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800dce2:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	681b      	ldr	r3, [r3, #0]
 800dce8:	685a      	ldr	r2, [r3, #4]
 800dcea:	4b95      	ldr	r3, [pc, #596]	; (800df40 <HAL_SPI_Receive+0x334>)
 800dcec:	4013      	ands	r3, r2
 800dcee:	88f9      	ldrh	r1, [r7, #6]
 800dcf0:	68fa      	ldr	r2, [r7, #12]
 800dcf2:	6812      	ldr	r2, [r2, #0]
 800dcf4:	430b      	orrs	r3, r1
 800dcf6:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800dcf8:	68fb      	ldr	r3, [r7, #12]
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	681a      	ldr	r2, [r3, #0]
 800dcfe:	68fb      	ldr	r3, [r7, #12]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	f042 0201 	orr.w	r2, r2, #1
 800dd06:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	685b      	ldr	r3, [r3, #4]
 800dd0c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800dd10:	d107      	bne.n	800dd22 <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	681a      	ldr	r2, [r3, #0]
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800dd20:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	68db      	ldr	r3, [r3, #12]
 800dd26:	2b0f      	cmp	r3, #15
 800dd28:	d96c      	bls.n	800de04 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800dd2a:	e064      	b.n	800ddf6 <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	695b      	ldr	r3, [r3, #20]
 800dd32:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800dd34:	68fb      	ldr	r3, [r7, #12]
 800dd36:	681b      	ldr	r3, [r3, #0]
 800dd38:	695b      	ldr	r3, [r3, #20]
 800dd3a:	f003 0301 	and.w	r3, r3, #1
 800dd3e:	2b01      	cmp	r3, #1
 800dd40:	d114      	bne.n	800dd6c <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	681a      	ldr	r2, [r3, #0]
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dd4a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800dd4c:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dd52:	1d1a      	adds	r2, r3, #4
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800dd58:	68fb      	ldr	r3, [r7, #12]
 800dd5a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800dd5e:	b29b      	uxth	r3, r3
 800dd60:	3b01      	subs	r3, #1
 800dd62:	b29a      	uxth	r2, r3
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800dd6a:	e044      	b.n	800ddf6 <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800dd72:	b29b      	uxth	r3, r3
 800dd74:	8bfa      	ldrh	r2, [r7, #30]
 800dd76:	429a      	cmp	r2, r3
 800dd78:	d919      	bls.n	800ddae <HAL_SPI_Receive+0x1a2>
 800dd7a:	693b      	ldr	r3, [r7, #16]
 800dd7c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d014      	beq.n	800ddae <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	681a      	ldr	r2, [r3, #0]
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dd8c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800dd8e:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dd94:	1d1a      	adds	r2, r3, #4
 800dd96:	68fb      	ldr	r3, [r7, #12]
 800dd98:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800dd9a:	68fb      	ldr	r3, [r7, #12]
 800dd9c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800dda0:	b29b      	uxth	r3, r3
 800dda2:	3b01      	subs	r3, #1
 800dda4:	b29a      	uxth	r2, r3
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800ddac:	e023      	b.n	800ddf6 <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ddae:	f7f5 fe25 	bl	80039fc <HAL_GetTick>
 800ddb2:	4602      	mov	r2, r0
 800ddb4:	697b      	ldr	r3, [r7, #20]
 800ddb6:	1ad3      	subs	r3, r2, r3
 800ddb8:	683a      	ldr	r2, [r7, #0]
 800ddba:	429a      	cmp	r2, r3
 800ddbc:	d803      	bhi.n	800ddc6 <HAL_SPI_Receive+0x1ba>
 800ddbe:	683b      	ldr	r3, [r7, #0]
 800ddc0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ddc4:	d102      	bne.n	800ddcc <HAL_SPI_Receive+0x1c0>
 800ddc6:	683b      	ldr	r3, [r7, #0]
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d114      	bne.n	800ddf6 <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800ddcc:	68f8      	ldr	r0, [r7, #12]
 800ddce:	f000 f98f 	bl	800e0f0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ddd2:	68fb      	ldr	r3, [r7, #12]
 800ddd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ddd8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	2201      	movs	r2, #1
 800dde6:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	2200      	movs	r2, #0
 800ddee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800ddf2:	2303      	movs	r3, #3
 800ddf4:	e178      	b.n	800e0e8 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800ddf6:	68fb      	ldr	r3, [r7, #12]
 800ddf8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ddfc:	b29b      	uxth	r3, r3
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d194      	bne.n	800dd2c <HAL_SPI_Receive+0x120>
 800de02:	e15e      	b.n	800e0c2 <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800de04:	68fb      	ldr	r3, [r7, #12]
 800de06:	68db      	ldr	r3, [r3, #12]
 800de08:	2b07      	cmp	r3, #7
 800de0a:	f240 8153 	bls.w	800e0b4 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800de0e:	e08f      	b.n	800df30 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	695b      	ldr	r3, [r3, #20]
 800de16:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	681b      	ldr	r3, [r3, #0]
 800de1c:	695b      	ldr	r3, [r3, #20]
 800de1e:	f003 0301 	and.w	r3, r3, #1
 800de22:	2b01      	cmp	r3, #1
 800de24:	d114      	bne.n	800de50 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800de26:	68fb      	ldr	r3, [r7, #12]
 800de28:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800de2a:	69ba      	ldr	r2, [r7, #24]
 800de2c:	8812      	ldrh	r2, [r2, #0]
 800de2e:	b292      	uxth	r2, r2
 800de30:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800de32:	68fb      	ldr	r3, [r7, #12]
 800de34:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800de36:	1c9a      	adds	r2, r3, #2
 800de38:	68fb      	ldr	r3, [r7, #12]
 800de3a:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800de42:	b29b      	uxth	r3, r3
 800de44:	3b01      	subs	r3, #1
 800de46:	b29a      	uxth	r2, r3
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800de4e:	e06f      	b.n	800df30 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800de56:	b29b      	uxth	r3, r3
 800de58:	8bfa      	ldrh	r2, [r7, #30]
 800de5a:	429a      	cmp	r2, r3
 800de5c:	d924      	bls.n	800dea8 <HAL_SPI_Receive+0x29c>
 800de5e:	693b      	ldr	r3, [r7, #16]
 800de60:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800de64:	2b00      	cmp	r3, #0
 800de66:	d01f      	beq.n	800dea8 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800de68:	68fb      	ldr	r3, [r7, #12]
 800de6a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800de6c:	69ba      	ldr	r2, [r7, #24]
 800de6e:	8812      	ldrh	r2, [r2, #0]
 800de70:	b292      	uxth	r2, r2
 800de72:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800de74:	68fb      	ldr	r3, [r7, #12]
 800de76:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800de78:	1c9a      	adds	r2, r3, #2
 800de7a:	68fb      	ldr	r3, [r7, #12]
 800de7c:	665a      	str	r2, [r3, #100]	; 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800de7e:	68fb      	ldr	r3, [r7, #12]
 800de80:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800de82:	69ba      	ldr	r2, [r7, #24]
 800de84:	8812      	ldrh	r2, [r2, #0]
 800de86:	b292      	uxth	r2, r2
 800de88:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800de8e:	1c9a      	adds	r2, r3, #2
 800de90:	68fb      	ldr	r3, [r7, #12]
 800de92:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 800de94:	68fb      	ldr	r3, [r7, #12]
 800de96:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800de9a:	b29b      	uxth	r3, r3
 800de9c:	3b02      	subs	r3, #2
 800de9e:	b29a      	uxth	r2, r3
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800dea6:	e043      	b.n	800df30 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800deae:	b29b      	uxth	r3, r3
 800deb0:	2b01      	cmp	r3, #1
 800deb2:	d119      	bne.n	800dee8 <HAL_SPI_Receive+0x2dc>
 800deb4:	693b      	ldr	r3, [r7, #16]
 800deb6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800deba:	2b00      	cmp	r3, #0
 800debc:	d014      	beq.n	800dee8 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dec2:	69ba      	ldr	r2, [r7, #24]
 800dec4:	8812      	ldrh	r2, [r2, #0]
 800dec6:	b292      	uxth	r2, r2
 800dec8:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800deca:	68fb      	ldr	r3, [r7, #12]
 800decc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dece:	1c9a      	adds	r2, r3, #2
 800ded0:	68fb      	ldr	r3, [r7, #12]
 800ded2:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800deda:	b29b      	uxth	r3, r3
 800dedc:	3b01      	subs	r3, #1
 800dede:	b29a      	uxth	r2, r3
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800dee6:	e023      	b.n	800df30 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800dee8:	f7f5 fd88 	bl	80039fc <HAL_GetTick>
 800deec:	4602      	mov	r2, r0
 800deee:	697b      	ldr	r3, [r7, #20]
 800def0:	1ad3      	subs	r3, r2, r3
 800def2:	683a      	ldr	r2, [r7, #0]
 800def4:	429a      	cmp	r2, r3
 800def6:	d803      	bhi.n	800df00 <HAL_SPI_Receive+0x2f4>
 800def8:	683b      	ldr	r3, [r7, #0]
 800defa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800defe:	d102      	bne.n	800df06 <HAL_SPI_Receive+0x2fa>
 800df00:	683b      	ldr	r3, [r7, #0]
 800df02:	2b00      	cmp	r3, #0
 800df04:	d114      	bne.n	800df30 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800df06:	68f8      	ldr	r0, [r7, #12]
 800df08:	f000 f8f2 	bl	800e0f0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800df12:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800df16:	68fb      	ldr	r3, [r7, #12]
 800df18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	2201      	movs	r2, #1
 800df20:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800df24:	68fb      	ldr	r3, [r7, #12]
 800df26:	2200      	movs	r2, #0
 800df28:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800df2c:	2303      	movs	r3, #3
 800df2e:	e0db      	b.n	800e0e8 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800df30:	68fb      	ldr	r3, [r7, #12]
 800df32:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800df36:	b29b      	uxth	r3, r3
 800df38:	2b00      	cmp	r3, #0
 800df3a:	f47f af69 	bne.w	800de10 <HAL_SPI_Receive+0x204>
 800df3e:	e0c0      	b.n	800e0c2 <HAL_SPI_Receive+0x4b6>
 800df40:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	681b      	ldr	r3, [r3, #0]
 800df48:	695b      	ldr	r3, [r3, #20]
 800df4a:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800df4c:	68fb      	ldr	r3, [r7, #12]
 800df4e:	681b      	ldr	r3, [r3, #0]
 800df50:	695b      	ldr	r3, [r3, #20]
 800df52:	f003 0301 	and.w	r3, r3, #1
 800df56:	2b01      	cmp	r3, #1
 800df58:	d117      	bne.n	800df8a <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800df5a:	68fb      	ldr	r3, [r7, #12]
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800df62:	68fb      	ldr	r3, [r7, #12]
 800df64:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800df66:	7812      	ldrb	r2, [r2, #0]
 800df68:	b2d2      	uxtb	r2, r2
 800df6a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800df6c:	68fb      	ldr	r3, [r7, #12]
 800df6e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800df70:	1c5a      	adds	r2, r3, #1
 800df72:	68fb      	ldr	r3, [r7, #12]
 800df74:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800df7c:	b29b      	uxth	r3, r3
 800df7e:	3b01      	subs	r3, #1
 800df80:	b29a      	uxth	r2, r3
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800df88:	e094      	b.n	800e0b4 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800df8a:	68fb      	ldr	r3, [r7, #12]
 800df8c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800df90:	b29b      	uxth	r3, r3
 800df92:	8bfa      	ldrh	r2, [r7, #30]
 800df94:	429a      	cmp	r2, r3
 800df96:	d946      	bls.n	800e026 <HAL_SPI_Receive+0x41a>
 800df98:	693b      	ldr	r3, [r7, #16]
 800df9a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d041      	beq.n	800e026 <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dfae:	7812      	ldrb	r2, [r2, #0]
 800dfb0:	b2d2      	uxtb	r2, r2
 800dfb2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dfb8:	1c5a      	adds	r2, r3, #1
 800dfba:	68fb      	ldr	r3, [r7, #12]
 800dfbc:	665a      	str	r2, [r3, #100]	; 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800dfbe:	68fb      	ldr	r3, [r7, #12]
 800dfc0:	681b      	ldr	r3, [r3, #0]
 800dfc2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dfca:	7812      	ldrb	r2, [r2, #0]
 800dfcc:	b2d2      	uxtb	r2, r2
 800dfce:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800dfd0:	68fb      	ldr	r3, [r7, #12]
 800dfd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dfd4:	1c5a      	adds	r2, r3, #1
 800dfd6:	68fb      	ldr	r3, [r7, #12]
 800dfd8:	665a      	str	r2, [r3, #100]	; 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dfe6:	7812      	ldrb	r2, [r2, #0]
 800dfe8:	b2d2      	uxtb	r2, r2
 800dfea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800dfec:	68fb      	ldr	r3, [r7, #12]
 800dfee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dff0:	1c5a      	adds	r2, r3, #1
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	665a      	str	r2, [r3, #100]	; 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800dff6:	68fb      	ldr	r3, [r7, #12]
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800dffe:	68fb      	ldr	r3, [r7, #12]
 800e000:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e002:	7812      	ldrb	r2, [r2, #0]
 800e004:	b2d2      	uxtb	r2, r2
 800e006:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e008:	68fb      	ldr	r3, [r7, #12]
 800e00a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e00c:	1c5a      	adds	r2, r3, #1
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 800e012:	68fb      	ldr	r3, [r7, #12]
 800e014:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e018:	b29b      	uxth	r3, r3
 800e01a:	3b04      	subs	r3, #4
 800e01c:	b29a      	uxth	r2, r3
 800e01e:	68fb      	ldr	r3, [r7, #12]
 800e020:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e024:	e046      	b.n	800e0b4 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800e026:	68fb      	ldr	r3, [r7, #12]
 800e028:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e02c:	b29b      	uxth	r3, r3
 800e02e:	2b03      	cmp	r3, #3
 800e030:	d81c      	bhi.n	800e06c <HAL_SPI_Receive+0x460>
 800e032:	693b      	ldr	r3, [r7, #16]
 800e034:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 800e038:	2b00      	cmp	r3, #0
 800e03a:	d017      	beq.n	800e06c <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	681b      	ldr	r3, [r3, #0]
 800e040:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e048:	7812      	ldrb	r2, [r2, #0]
 800e04a:	b2d2      	uxtb	r2, r2
 800e04c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e04e:	68fb      	ldr	r3, [r7, #12]
 800e050:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e052:	1c5a      	adds	r2, r3, #1
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e05e:	b29b      	uxth	r3, r3
 800e060:	3b01      	subs	r3, #1
 800e062:	b29a      	uxth	r2, r3
 800e064:	68fb      	ldr	r3, [r7, #12]
 800e066:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e06a:	e023      	b.n	800e0b4 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e06c:	f7f5 fcc6 	bl	80039fc <HAL_GetTick>
 800e070:	4602      	mov	r2, r0
 800e072:	697b      	ldr	r3, [r7, #20]
 800e074:	1ad3      	subs	r3, r2, r3
 800e076:	683a      	ldr	r2, [r7, #0]
 800e078:	429a      	cmp	r2, r3
 800e07a:	d803      	bhi.n	800e084 <HAL_SPI_Receive+0x478>
 800e07c:	683b      	ldr	r3, [r7, #0]
 800e07e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e082:	d102      	bne.n	800e08a <HAL_SPI_Receive+0x47e>
 800e084:	683b      	ldr	r3, [r7, #0]
 800e086:	2b00      	cmp	r3, #0
 800e088:	d114      	bne.n	800e0b4 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e08a:	68f8      	ldr	r0, [r7, #12]
 800e08c:	f000 f830 	bl	800e0f0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e096:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	2201      	movs	r2, #1
 800e0a4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	2200      	movs	r2, #0
 800e0ac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800e0b0:	2303      	movs	r3, #3
 800e0b2:	e019      	b.n	800e0e8 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e0ba:	b29b      	uxth	r3, r3
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	f47f af41 	bne.w	800df44 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800e0c2:	68f8      	ldr	r0, [r7, #12]
 800e0c4:	f000 f814 	bl	800e0f0 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	2201      	movs	r2, #1
 800e0cc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	2200      	movs	r2, #0
 800e0d4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d001      	beq.n	800e0e6 <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 800e0e2:	2301      	movs	r3, #1
 800e0e4:	e000      	b.n	800e0e8 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 800e0e6:	2300      	movs	r3, #0
  }
}
 800e0e8:	4618      	mov	r0, r3
 800e0ea:	3720      	adds	r7, #32
 800e0ec:	46bd      	mov	sp, r7
 800e0ee:	bd80      	pop	{r7, pc}

0800e0f0 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800e0f0:	b480      	push	{r7}
 800e0f2:	b085      	sub	sp, #20
 800e0f4:	af00      	add	r7, sp, #0
 800e0f6:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	695b      	ldr	r3, [r3, #20]
 800e0fe:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	699a      	ldr	r2, [r3, #24]
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	f042 0208 	orr.w	r2, r2, #8
 800e10e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	699a      	ldr	r2, [r3, #24]
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	f042 0210 	orr.w	r2, r2, #16
 800e11e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	681a      	ldr	r2, [r3, #0]
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	f022 0201 	bic.w	r2, r2, #1
 800e12e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	681b      	ldr	r3, [r3, #0]
 800e134:	6919      	ldr	r1, [r3, #16]
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	681a      	ldr	r2, [r3, #0]
 800e13a:	4b3c      	ldr	r3, [pc, #240]	; (800e22c <SPI_CloseTransfer+0x13c>)
 800e13c:	400b      	ands	r3, r1
 800e13e:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	689a      	ldr	r2, [r3, #8]
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800e14e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e156:	b2db      	uxtb	r3, r3
 800e158:	2b04      	cmp	r3, #4
 800e15a:	d014      	beq.n	800e186 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800e15c:	68fb      	ldr	r3, [r7, #12]
 800e15e:	f003 0320 	and.w	r3, r3, #32
 800e162:	2b00      	cmp	r3, #0
 800e164:	d00f      	beq.n	800e186 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e16c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	699a      	ldr	r2, [r3, #24]
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	f042 0220 	orr.w	r2, r2, #32
 800e184:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e18c:	b2db      	uxtb	r3, r3
 800e18e:	2b03      	cmp	r3, #3
 800e190:	d014      	beq.n	800e1bc <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d00f      	beq.n	800e1bc <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e1a2:	f043 0204 	orr.w	r2, r3, #4
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	699a      	ldr	r2, [r3, #24]
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	681b      	ldr	r3, [r3, #0]
 800e1b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e1ba:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	d00f      	beq.n	800e1e6 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e1cc:	f043 0201 	orr.w	r2, r3, #1
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	699a      	ldr	r2, [r3, #24]
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	681b      	ldr	r3, [r3, #0]
 800e1e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e1e4:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800e1e6:	68fb      	ldr	r3, [r7, #12]
 800e1e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d00f      	beq.n	800e210 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e1f6:	f043 0208 	orr.w	r2, r3, #8
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	681b      	ldr	r3, [r3, #0]
 800e204:	699a      	ldr	r2, [r3, #24]
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	681b      	ldr	r3, [r3, #0]
 800e20a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e20e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	2200      	movs	r2, #0
 800e214:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	2200      	movs	r2, #0
 800e21c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 800e220:	bf00      	nop
 800e222:	3714      	adds	r7, #20
 800e224:	46bd      	mov	sp, r7
 800e226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e22a:	4770      	bx	lr
 800e22c:	fffffc90 	.word	0xfffffc90

0800e230 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800e230:	b480      	push	{r7}
 800e232:	b085      	sub	sp, #20
 800e234:	af00      	add	r7, sp, #0
 800e236:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e23c:	095b      	lsrs	r3, r3, #5
 800e23e:	3301      	adds	r3, #1
 800e240:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	68db      	ldr	r3, [r3, #12]
 800e246:	3301      	adds	r3, #1
 800e248:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800e24a:	68bb      	ldr	r3, [r7, #8]
 800e24c:	3307      	adds	r3, #7
 800e24e:	08db      	lsrs	r3, r3, #3
 800e250:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800e252:	68bb      	ldr	r3, [r7, #8]
 800e254:	68fa      	ldr	r2, [r7, #12]
 800e256:	fb02 f303 	mul.w	r3, r2, r3
}
 800e25a:	4618      	mov	r0, r3
 800e25c:	3714      	adds	r7, #20
 800e25e:	46bd      	mov	sp, r7
 800e260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e264:	4770      	bx	lr

0800e266 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e266:	b580      	push	{r7, lr}
 800e268:	b082      	sub	sp, #8
 800e26a:	af00      	add	r7, sp, #0
 800e26c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	2b00      	cmp	r3, #0
 800e272:	d101      	bne.n	800e278 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e274:	2301      	movs	r3, #1
 800e276:	e049      	b.n	800e30c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e27e:	b2db      	uxtb	r3, r3
 800e280:	2b00      	cmp	r3, #0
 800e282:	d106      	bne.n	800e292 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	2200      	movs	r2, #0
 800e288:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e28c:	6878      	ldr	r0, [r7, #4]
 800e28e:	f7f4 ff61 	bl	8003154 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	2202      	movs	r2, #2
 800e296:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	681a      	ldr	r2, [r3, #0]
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	3304      	adds	r3, #4
 800e2a2:	4619      	mov	r1, r3
 800e2a4:	4610      	mov	r0, r2
 800e2a6:	f000 ff41 	bl	800f12c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	2201      	movs	r2, #1
 800e2ae:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	2201      	movs	r2, #1
 800e2b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	2201      	movs	r2, #1
 800e2be:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	2201      	movs	r2, #1
 800e2c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	2201      	movs	r2, #1
 800e2ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	2201      	movs	r2, #1
 800e2d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	2201      	movs	r2, #1
 800e2de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	2201      	movs	r2, #1
 800e2e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	2201      	movs	r2, #1
 800e2ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	2201      	movs	r2, #1
 800e2f6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	2201      	movs	r2, #1
 800e2fe:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	2201      	movs	r2, #1
 800e306:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e30a:	2300      	movs	r3, #0
}
 800e30c:	4618      	mov	r0, r3
 800e30e:	3708      	adds	r7, #8
 800e310:	46bd      	mov	sp, r7
 800e312:	bd80      	pop	{r7, pc}

0800e314 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800e314:	b480      	push	{r7}
 800e316:	b085      	sub	sp, #20
 800e318:	af00      	add	r7, sp, #0
 800e31a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e322:	b2db      	uxtb	r3, r3
 800e324:	2b01      	cmp	r3, #1
 800e326:	d001      	beq.n	800e32c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800e328:	2301      	movs	r3, #1
 800e32a:	e04c      	b.n	800e3c6 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	2202      	movs	r2, #2
 800e330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	681b      	ldr	r3, [r3, #0]
 800e338:	4a26      	ldr	r2, [pc, #152]	; (800e3d4 <HAL_TIM_Base_Start+0xc0>)
 800e33a:	4293      	cmp	r3, r2
 800e33c:	d022      	beq.n	800e384 <HAL_TIM_Base_Start+0x70>
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e346:	d01d      	beq.n	800e384 <HAL_TIM_Base_Start+0x70>
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	681b      	ldr	r3, [r3, #0]
 800e34c:	4a22      	ldr	r2, [pc, #136]	; (800e3d8 <HAL_TIM_Base_Start+0xc4>)
 800e34e:	4293      	cmp	r3, r2
 800e350:	d018      	beq.n	800e384 <HAL_TIM_Base_Start+0x70>
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	4a21      	ldr	r2, [pc, #132]	; (800e3dc <HAL_TIM_Base_Start+0xc8>)
 800e358:	4293      	cmp	r3, r2
 800e35a:	d013      	beq.n	800e384 <HAL_TIM_Base_Start+0x70>
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	4a1f      	ldr	r2, [pc, #124]	; (800e3e0 <HAL_TIM_Base_Start+0xcc>)
 800e362:	4293      	cmp	r3, r2
 800e364:	d00e      	beq.n	800e384 <HAL_TIM_Base_Start+0x70>
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	4a1e      	ldr	r2, [pc, #120]	; (800e3e4 <HAL_TIM_Base_Start+0xd0>)
 800e36c:	4293      	cmp	r3, r2
 800e36e:	d009      	beq.n	800e384 <HAL_TIM_Base_Start+0x70>
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	681b      	ldr	r3, [r3, #0]
 800e374:	4a1c      	ldr	r2, [pc, #112]	; (800e3e8 <HAL_TIM_Base_Start+0xd4>)
 800e376:	4293      	cmp	r3, r2
 800e378:	d004      	beq.n	800e384 <HAL_TIM_Base_Start+0x70>
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	4a1b      	ldr	r2, [pc, #108]	; (800e3ec <HAL_TIM_Base_Start+0xd8>)
 800e380:	4293      	cmp	r3, r2
 800e382:	d115      	bne.n	800e3b0 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	681b      	ldr	r3, [r3, #0]
 800e388:	689a      	ldr	r2, [r3, #8]
 800e38a:	4b19      	ldr	r3, [pc, #100]	; (800e3f0 <HAL_TIM_Base_Start+0xdc>)
 800e38c:	4013      	ands	r3, r2
 800e38e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	2b06      	cmp	r3, #6
 800e394:	d015      	beq.n	800e3c2 <HAL_TIM_Base_Start+0xae>
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e39c:	d011      	beq.n	800e3c2 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	681a      	ldr	r2, [r3, #0]
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	f042 0201 	orr.w	r2, r2, #1
 800e3ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e3ae:	e008      	b.n	800e3c2 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	681a      	ldr	r2, [r3, #0]
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	681b      	ldr	r3, [r3, #0]
 800e3ba:	f042 0201 	orr.w	r2, r2, #1
 800e3be:	601a      	str	r2, [r3, #0]
 800e3c0:	e000      	b.n	800e3c4 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e3c2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e3c4:	2300      	movs	r3, #0
}
 800e3c6:	4618      	mov	r0, r3
 800e3c8:	3714      	adds	r7, #20
 800e3ca:	46bd      	mov	sp, r7
 800e3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3d0:	4770      	bx	lr
 800e3d2:	bf00      	nop
 800e3d4:	40010000 	.word	0x40010000
 800e3d8:	40000400 	.word	0x40000400
 800e3dc:	40000800 	.word	0x40000800
 800e3e0:	40000c00 	.word	0x40000c00
 800e3e4:	40010400 	.word	0x40010400
 800e3e8:	40001800 	.word	0x40001800
 800e3ec:	40014000 	.word	0x40014000
 800e3f0:	00010007 	.word	0x00010007

0800e3f4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800e3f4:	b480      	push	{r7}
 800e3f6:	b083      	sub	sp, #12
 800e3f8:	af00      	add	r7, sp, #0
 800e3fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	6a1a      	ldr	r2, [r3, #32]
 800e402:	f241 1311 	movw	r3, #4369	; 0x1111
 800e406:	4013      	ands	r3, r2
 800e408:	2b00      	cmp	r3, #0
 800e40a:	d10f      	bne.n	800e42c <HAL_TIM_Base_Stop+0x38>
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	6a1a      	ldr	r2, [r3, #32]
 800e412:	f240 4344 	movw	r3, #1092	; 0x444
 800e416:	4013      	ands	r3, r2
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d107      	bne.n	800e42c <HAL_TIM_Base_Stop+0x38>
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	681a      	ldr	r2, [r3, #0]
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	f022 0201 	bic.w	r2, r2, #1
 800e42a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	2201      	movs	r2, #1
 800e430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800e434:	2300      	movs	r3, #0
}
 800e436:	4618      	mov	r0, r3
 800e438:	370c      	adds	r7, #12
 800e43a:	46bd      	mov	sp, r7
 800e43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e440:	4770      	bx	lr
	...

0800e444 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e444:	b480      	push	{r7}
 800e446:	b085      	sub	sp, #20
 800e448:	af00      	add	r7, sp, #0
 800e44a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e452:	b2db      	uxtb	r3, r3
 800e454:	2b01      	cmp	r3, #1
 800e456:	d001      	beq.n	800e45c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e458:	2301      	movs	r3, #1
 800e45a:	e054      	b.n	800e506 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	2202      	movs	r2, #2
 800e460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	681b      	ldr	r3, [r3, #0]
 800e468:	68da      	ldr	r2, [r3, #12]
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	681b      	ldr	r3, [r3, #0]
 800e46e:	f042 0201 	orr.w	r2, r2, #1
 800e472:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	681b      	ldr	r3, [r3, #0]
 800e478:	4a26      	ldr	r2, [pc, #152]	; (800e514 <HAL_TIM_Base_Start_IT+0xd0>)
 800e47a:	4293      	cmp	r3, r2
 800e47c:	d022      	beq.n	800e4c4 <HAL_TIM_Base_Start_IT+0x80>
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e486:	d01d      	beq.n	800e4c4 <HAL_TIM_Base_Start_IT+0x80>
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	681b      	ldr	r3, [r3, #0]
 800e48c:	4a22      	ldr	r2, [pc, #136]	; (800e518 <HAL_TIM_Base_Start_IT+0xd4>)
 800e48e:	4293      	cmp	r3, r2
 800e490:	d018      	beq.n	800e4c4 <HAL_TIM_Base_Start_IT+0x80>
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	4a21      	ldr	r2, [pc, #132]	; (800e51c <HAL_TIM_Base_Start_IT+0xd8>)
 800e498:	4293      	cmp	r3, r2
 800e49a:	d013      	beq.n	800e4c4 <HAL_TIM_Base_Start_IT+0x80>
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	4a1f      	ldr	r2, [pc, #124]	; (800e520 <HAL_TIM_Base_Start_IT+0xdc>)
 800e4a2:	4293      	cmp	r3, r2
 800e4a4:	d00e      	beq.n	800e4c4 <HAL_TIM_Base_Start_IT+0x80>
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	4a1e      	ldr	r2, [pc, #120]	; (800e524 <HAL_TIM_Base_Start_IT+0xe0>)
 800e4ac:	4293      	cmp	r3, r2
 800e4ae:	d009      	beq.n	800e4c4 <HAL_TIM_Base_Start_IT+0x80>
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	681b      	ldr	r3, [r3, #0]
 800e4b4:	4a1c      	ldr	r2, [pc, #112]	; (800e528 <HAL_TIM_Base_Start_IT+0xe4>)
 800e4b6:	4293      	cmp	r3, r2
 800e4b8:	d004      	beq.n	800e4c4 <HAL_TIM_Base_Start_IT+0x80>
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	4a1b      	ldr	r2, [pc, #108]	; (800e52c <HAL_TIM_Base_Start_IT+0xe8>)
 800e4c0:	4293      	cmp	r3, r2
 800e4c2:	d115      	bne.n	800e4f0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	681b      	ldr	r3, [r3, #0]
 800e4c8:	689a      	ldr	r2, [r3, #8]
 800e4ca:	4b19      	ldr	r3, [pc, #100]	; (800e530 <HAL_TIM_Base_Start_IT+0xec>)
 800e4cc:	4013      	ands	r3, r2
 800e4ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	2b06      	cmp	r3, #6
 800e4d4:	d015      	beq.n	800e502 <HAL_TIM_Base_Start_IT+0xbe>
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e4dc:	d011      	beq.n	800e502 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	681a      	ldr	r2, [r3, #0]
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	f042 0201 	orr.w	r2, r2, #1
 800e4ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e4ee:	e008      	b.n	800e502 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	681a      	ldr	r2, [r3, #0]
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	f042 0201 	orr.w	r2, r2, #1
 800e4fe:	601a      	str	r2, [r3, #0]
 800e500:	e000      	b.n	800e504 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e502:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e504:	2300      	movs	r3, #0
}
 800e506:	4618      	mov	r0, r3
 800e508:	3714      	adds	r7, #20
 800e50a:	46bd      	mov	sp, r7
 800e50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e510:	4770      	bx	lr
 800e512:	bf00      	nop
 800e514:	40010000 	.word	0x40010000
 800e518:	40000400 	.word	0x40000400
 800e51c:	40000800 	.word	0x40000800
 800e520:	40000c00 	.word	0x40000c00
 800e524:	40010400 	.word	0x40010400
 800e528:	40001800 	.word	0x40001800
 800e52c:	40014000 	.word	0x40014000
 800e530:	00010007 	.word	0x00010007

0800e534 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e534:	b580      	push	{r7, lr}
 800e536:	b084      	sub	sp, #16
 800e538:	af00      	add	r7, sp, #0
 800e53a:	6078      	str	r0, [r7, #4]
 800e53c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e53e:	2300      	movs	r3, #0
 800e540:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800e542:	683b      	ldr	r3, [r7, #0]
 800e544:	2b00      	cmp	r3, #0
 800e546:	d109      	bne.n	800e55c <HAL_TIM_OC_Start_IT+0x28>
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800e54e:	b2db      	uxtb	r3, r3
 800e550:	2b01      	cmp	r3, #1
 800e552:	bf14      	ite	ne
 800e554:	2301      	movne	r3, #1
 800e556:	2300      	moveq	r3, #0
 800e558:	b2db      	uxtb	r3, r3
 800e55a:	e03c      	b.n	800e5d6 <HAL_TIM_OC_Start_IT+0xa2>
 800e55c:	683b      	ldr	r3, [r7, #0]
 800e55e:	2b04      	cmp	r3, #4
 800e560:	d109      	bne.n	800e576 <HAL_TIM_OC_Start_IT+0x42>
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800e568:	b2db      	uxtb	r3, r3
 800e56a:	2b01      	cmp	r3, #1
 800e56c:	bf14      	ite	ne
 800e56e:	2301      	movne	r3, #1
 800e570:	2300      	moveq	r3, #0
 800e572:	b2db      	uxtb	r3, r3
 800e574:	e02f      	b.n	800e5d6 <HAL_TIM_OC_Start_IT+0xa2>
 800e576:	683b      	ldr	r3, [r7, #0]
 800e578:	2b08      	cmp	r3, #8
 800e57a:	d109      	bne.n	800e590 <HAL_TIM_OC_Start_IT+0x5c>
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800e582:	b2db      	uxtb	r3, r3
 800e584:	2b01      	cmp	r3, #1
 800e586:	bf14      	ite	ne
 800e588:	2301      	movne	r3, #1
 800e58a:	2300      	moveq	r3, #0
 800e58c:	b2db      	uxtb	r3, r3
 800e58e:	e022      	b.n	800e5d6 <HAL_TIM_OC_Start_IT+0xa2>
 800e590:	683b      	ldr	r3, [r7, #0]
 800e592:	2b0c      	cmp	r3, #12
 800e594:	d109      	bne.n	800e5aa <HAL_TIM_OC_Start_IT+0x76>
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800e59c:	b2db      	uxtb	r3, r3
 800e59e:	2b01      	cmp	r3, #1
 800e5a0:	bf14      	ite	ne
 800e5a2:	2301      	movne	r3, #1
 800e5a4:	2300      	moveq	r3, #0
 800e5a6:	b2db      	uxtb	r3, r3
 800e5a8:	e015      	b.n	800e5d6 <HAL_TIM_OC_Start_IT+0xa2>
 800e5aa:	683b      	ldr	r3, [r7, #0]
 800e5ac:	2b10      	cmp	r3, #16
 800e5ae:	d109      	bne.n	800e5c4 <HAL_TIM_OC_Start_IT+0x90>
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800e5b6:	b2db      	uxtb	r3, r3
 800e5b8:	2b01      	cmp	r3, #1
 800e5ba:	bf14      	ite	ne
 800e5bc:	2301      	movne	r3, #1
 800e5be:	2300      	moveq	r3, #0
 800e5c0:	b2db      	uxtb	r3, r3
 800e5c2:	e008      	b.n	800e5d6 <HAL_TIM_OC_Start_IT+0xa2>
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800e5ca:	b2db      	uxtb	r3, r3
 800e5cc:	2b01      	cmp	r3, #1
 800e5ce:	bf14      	ite	ne
 800e5d0:	2301      	movne	r3, #1
 800e5d2:	2300      	moveq	r3, #0
 800e5d4:	b2db      	uxtb	r3, r3
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d001      	beq.n	800e5de <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 800e5da:	2301      	movs	r3, #1
 800e5dc:	e0ec      	b.n	800e7b8 <HAL_TIM_OC_Start_IT+0x284>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e5de:	683b      	ldr	r3, [r7, #0]
 800e5e0:	2b00      	cmp	r3, #0
 800e5e2:	d104      	bne.n	800e5ee <HAL_TIM_OC_Start_IT+0xba>
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	2202      	movs	r2, #2
 800e5e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e5ec:	e023      	b.n	800e636 <HAL_TIM_OC_Start_IT+0x102>
 800e5ee:	683b      	ldr	r3, [r7, #0]
 800e5f0:	2b04      	cmp	r3, #4
 800e5f2:	d104      	bne.n	800e5fe <HAL_TIM_OC_Start_IT+0xca>
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	2202      	movs	r2, #2
 800e5f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e5fc:	e01b      	b.n	800e636 <HAL_TIM_OC_Start_IT+0x102>
 800e5fe:	683b      	ldr	r3, [r7, #0]
 800e600:	2b08      	cmp	r3, #8
 800e602:	d104      	bne.n	800e60e <HAL_TIM_OC_Start_IT+0xda>
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	2202      	movs	r2, #2
 800e608:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e60c:	e013      	b.n	800e636 <HAL_TIM_OC_Start_IT+0x102>
 800e60e:	683b      	ldr	r3, [r7, #0]
 800e610:	2b0c      	cmp	r3, #12
 800e612:	d104      	bne.n	800e61e <HAL_TIM_OC_Start_IT+0xea>
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	2202      	movs	r2, #2
 800e618:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800e61c:	e00b      	b.n	800e636 <HAL_TIM_OC_Start_IT+0x102>
 800e61e:	683b      	ldr	r3, [r7, #0]
 800e620:	2b10      	cmp	r3, #16
 800e622:	d104      	bne.n	800e62e <HAL_TIM_OC_Start_IT+0xfa>
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	2202      	movs	r2, #2
 800e628:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e62c:	e003      	b.n	800e636 <HAL_TIM_OC_Start_IT+0x102>
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	2202      	movs	r2, #2
 800e632:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 800e636:	683b      	ldr	r3, [r7, #0]
 800e638:	2b0c      	cmp	r3, #12
 800e63a:	d841      	bhi.n	800e6c0 <HAL_TIM_OC_Start_IT+0x18c>
 800e63c:	a201      	add	r2, pc, #4	; (adr r2, 800e644 <HAL_TIM_OC_Start_IT+0x110>)
 800e63e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e642:	bf00      	nop
 800e644:	0800e679 	.word	0x0800e679
 800e648:	0800e6c1 	.word	0x0800e6c1
 800e64c:	0800e6c1 	.word	0x0800e6c1
 800e650:	0800e6c1 	.word	0x0800e6c1
 800e654:	0800e68b 	.word	0x0800e68b
 800e658:	0800e6c1 	.word	0x0800e6c1
 800e65c:	0800e6c1 	.word	0x0800e6c1
 800e660:	0800e6c1 	.word	0x0800e6c1
 800e664:	0800e69d 	.word	0x0800e69d
 800e668:	0800e6c1 	.word	0x0800e6c1
 800e66c:	0800e6c1 	.word	0x0800e6c1
 800e670:	0800e6c1 	.word	0x0800e6c1
 800e674:	0800e6af 	.word	0x0800e6af
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	681b      	ldr	r3, [r3, #0]
 800e67c:	68da      	ldr	r2, [r3, #12]
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	681b      	ldr	r3, [r3, #0]
 800e682:	f042 0202 	orr.w	r2, r2, #2
 800e686:	60da      	str	r2, [r3, #12]
      break;
 800e688:	e01d      	b.n	800e6c6 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	68da      	ldr	r2, [r3, #12]
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	681b      	ldr	r3, [r3, #0]
 800e694:	f042 0204 	orr.w	r2, r2, #4
 800e698:	60da      	str	r2, [r3, #12]
      break;
 800e69a:	e014      	b.n	800e6c6 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	681b      	ldr	r3, [r3, #0]
 800e6a0:	68da      	ldr	r2, [r3, #12]
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	f042 0208 	orr.w	r2, r2, #8
 800e6aa:	60da      	str	r2, [r3, #12]
      break;
 800e6ac:	e00b      	b.n	800e6c6 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	681b      	ldr	r3, [r3, #0]
 800e6b2:	68da      	ldr	r2, [r3, #12]
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	681b      	ldr	r3, [r3, #0]
 800e6b8:	f042 0210 	orr.w	r2, r2, #16
 800e6bc:	60da      	str	r2, [r3, #12]
      break;
 800e6be:	e002      	b.n	800e6c6 <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800e6c0:	2301      	movs	r3, #1
 800e6c2:	73fb      	strb	r3, [r7, #15]
      break;
 800e6c4:	bf00      	nop
  }

  if (status == HAL_OK)
 800e6c6:	7bfb      	ldrb	r3, [r7, #15]
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d174      	bne.n	800e7b6 <HAL_TIM_OC_Start_IT+0x282>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	681b      	ldr	r3, [r3, #0]
 800e6d0:	2201      	movs	r2, #1
 800e6d2:	6839      	ldr	r1, [r7, #0]
 800e6d4:	4618      	mov	r0, r3
 800e6d6:	f001 f943 	bl	800f960 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	4a38      	ldr	r2, [pc, #224]	; (800e7c0 <HAL_TIM_OC_Start_IT+0x28c>)
 800e6e0:	4293      	cmp	r3, r2
 800e6e2:	d013      	beq.n	800e70c <HAL_TIM_OC_Start_IT+0x1d8>
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	4a36      	ldr	r2, [pc, #216]	; (800e7c4 <HAL_TIM_OC_Start_IT+0x290>)
 800e6ea:	4293      	cmp	r3, r2
 800e6ec:	d00e      	beq.n	800e70c <HAL_TIM_OC_Start_IT+0x1d8>
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	681b      	ldr	r3, [r3, #0]
 800e6f2:	4a35      	ldr	r2, [pc, #212]	; (800e7c8 <HAL_TIM_OC_Start_IT+0x294>)
 800e6f4:	4293      	cmp	r3, r2
 800e6f6:	d009      	beq.n	800e70c <HAL_TIM_OC_Start_IT+0x1d8>
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	4a33      	ldr	r2, [pc, #204]	; (800e7cc <HAL_TIM_OC_Start_IT+0x298>)
 800e6fe:	4293      	cmp	r3, r2
 800e700:	d004      	beq.n	800e70c <HAL_TIM_OC_Start_IT+0x1d8>
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	4a32      	ldr	r2, [pc, #200]	; (800e7d0 <HAL_TIM_OC_Start_IT+0x29c>)
 800e708:	4293      	cmp	r3, r2
 800e70a:	d101      	bne.n	800e710 <HAL_TIM_OC_Start_IT+0x1dc>
 800e70c:	2301      	movs	r3, #1
 800e70e:	e000      	b.n	800e712 <HAL_TIM_OC_Start_IT+0x1de>
 800e710:	2300      	movs	r3, #0
 800e712:	2b00      	cmp	r3, #0
 800e714:	d007      	beq.n	800e726 <HAL_TIM_OC_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800e724:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	681b      	ldr	r3, [r3, #0]
 800e72a:	4a25      	ldr	r2, [pc, #148]	; (800e7c0 <HAL_TIM_OC_Start_IT+0x28c>)
 800e72c:	4293      	cmp	r3, r2
 800e72e:	d022      	beq.n	800e776 <HAL_TIM_OC_Start_IT+0x242>
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	681b      	ldr	r3, [r3, #0]
 800e734:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e738:	d01d      	beq.n	800e776 <HAL_TIM_OC_Start_IT+0x242>
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	681b      	ldr	r3, [r3, #0]
 800e73e:	4a25      	ldr	r2, [pc, #148]	; (800e7d4 <HAL_TIM_OC_Start_IT+0x2a0>)
 800e740:	4293      	cmp	r3, r2
 800e742:	d018      	beq.n	800e776 <HAL_TIM_OC_Start_IT+0x242>
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	4a23      	ldr	r2, [pc, #140]	; (800e7d8 <HAL_TIM_OC_Start_IT+0x2a4>)
 800e74a:	4293      	cmp	r3, r2
 800e74c:	d013      	beq.n	800e776 <HAL_TIM_OC_Start_IT+0x242>
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	681b      	ldr	r3, [r3, #0]
 800e752:	4a22      	ldr	r2, [pc, #136]	; (800e7dc <HAL_TIM_OC_Start_IT+0x2a8>)
 800e754:	4293      	cmp	r3, r2
 800e756:	d00e      	beq.n	800e776 <HAL_TIM_OC_Start_IT+0x242>
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	681b      	ldr	r3, [r3, #0]
 800e75c:	4a19      	ldr	r2, [pc, #100]	; (800e7c4 <HAL_TIM_OC_Start_IT+0x290>)
 800e75e:	4293      	cmp	r3, r2
 800e760:	d009      	beq.n	800e776 <HAL_TIM_OC_Start_IT+0x242>
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	681b      	ldr	r3, [r3, #0]
 800e766:	4a1e      	ldr	r2, [pc, #120]	; (800e7e0 <HAL_TIM_OC_Start_IT+0x2ac>)
 800e768:	4293      	cmp	r3, r2
 800e76a:	d004      	beq.n	800e776 <HAL_TIM_OC_Start_IT+0x242>
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	681b      	ldr	r3, [r3, #0]
 800e770:	4a15      	ldr	r2, [pc, #84]	; (800e7c8 <HAL_TIM_OC_Start_IT+0x294>)
 800e772:	4293      	cmp	r3, r2
 800e774:	d115      	bne.n	800e7a2 <HAL_TIM_OC_Start_IT+0x26e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	689a      	ldr	r2, [r3, #8]
 800e77c:	4b19      	ldr	r3, [pc, #100]	; (800e7e4 <HAL_TIM_OC_Start_IT+0x2b0>)
 800e77e:	4013      	ands	r3, r2
 800e780:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e782:	68bb      	ldr	r3, [r7, #8]
 800e784:	2b06      	cmp	r3, #6
 800e786:	d015      	beq.n	800e7b4 <HAL_TIM_OC_Start_IT+0x280>
 800e788:	68bb      	ldr	r3, [r7, #8]
 800e78a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e78e:	d011      	beq.n	800e7b4 <HAL_TIM_OC_Start_IT+0x280>
      {
        __HAL_TIM_ENABLE(htim);
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	681b      	ldr	r3, [r3, #0]
 800e794:	681a      	ldr	r2, [r3, #0]
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	f042 0201 	orr.w	r2, r2, #1
 800e79e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e7a0:	e008      	b.n	800e7b4 <HAL_TIM_OC_Start_IT+0x280>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	681b      	ldr	r3, [r3, #0]
 800e7a6:	681a      	ldr	r2, [r3, #0]
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	681b      	ldr	r3, [r3, #0]
 800e7ac:	f042 0201 	orr.w	r2, r2, #1
 800e7b0:	601a      	str	r2, [r3, #0]
 800e7b2:	e000      	b.n	800e7b6 <HAL_TIM_OC_Start_IT+0x282>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e7b4:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800e7b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7b8:	4618      	mov	r0, r3
 800e7ba:	3710      	adds	r7, #16
 800e7bc:	46bd      	mov	sp, r7
 800e7be:	bd80      	pop	{r7, pc}
 800e7c0:	40010000 	.word	0x40010000
 800e7c4:	40010400 	.word	0x40010400
 800e7c8:	40014000 	.word	0x40014000
 800e7cc:	40014400 	.word	0x40014400
 800e7d0:	40014800 	.word	0x40014800
 800e7d4:	40000400 	.word	0x40000400
 800e7d8:	40000800 	.word	0x40000800
 800e7dc:	40000c00 	.word	0x40000c00
 800e7e0:	40001800 	.word	0x40001800
 800e7e4:	00010007 	.word	0x00010007

0800e7e8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800e7e8:	b580      	push	{r7, lr}
 800e7ea:	b082      	sub	sp, #8
 800e7ec:	af00      	add	r7, sp, #0
 800e7ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	d101      	bne.n	800e7fa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800e7f6:	2301      	movs	r3, #1
 800e7f8:	e049      	b.n	800e88e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e800:	b2db      	uxtb	r3, r3
 800e802:	2b00      	cmp	r3, #0
 800e804:	d106      	bne.n	800e814 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	2200      	movs	r2, #0
 800e80a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800e80e:	6878      	ldr	r0, [r7, #4]
 800e810:	f000 f841 	bl	800e896 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	2202      	movs	r2, #2
 800e818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	681a      	ldr	r2, [r3, #0]
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	3304      	adds	r3, #4
 800e824:	4619      	mov	r1, r3
 800e826:	4610      	mov	r0, r2
 800e828:	f000 fc80 	bl	800f12c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	2201      	movs	r2, #1
 800e830:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	2201      	movs	r2, #1
 800e838:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	2201      	movs	r2, #1
 800e840:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	2201      	movs	r2, #1
 800e848:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	2201      	movs	r2, #1
 800e850:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	2201      	movs	r2, #1
 800e858:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	2201      	movs	r2, #1
 800e860:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	2201      	movs	r2, #1
 800e868:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	2201      	movs	r2, #1
 800e870:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	2201      	movs	r2, #1
 800e878:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	2201      	movs	r2, #1
 800e880:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	2201      	movs	r2, #1
 800e888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e88c:	2300      	movs	r3, #0
}
 800e88e:	4618      	mov	r0, r3
 800e890:	3708      	adds	r7, #8
 800e892:	46bd      	mov	sp, r7
 800e894:	bd80      	pop	{r7, pc}

0800e896 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800e896:	b480      	push	{r7}
 800e898:	b083      	sub	sp, #12
 800e89a:	af00      	add	r7, sp, #0
 800e89c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800e89e:	bf00      	nop
 800e8a0:	370c      	adds	r7, #12
 800e8a2:	46bd      	mov	sp, r7
 800e8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8a8:	4770      	bx	lr
	...

0800e8ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e8ac:	b580      	push	{r7, lr}
 800e8ae:	b084      	sub	sp, #16
 800e8b0:	af00      	add	r7, sp, #0
 800e8b2:	6078      	str	r0, [r7, #4]
 800e8b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800e8b6:	683b      	ldr	r3, [r7, #0]
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	d109      	bne.n	800e8d0 <HAL_TIM_PWM_Start+0x24>
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800e8c2:	b2db      	uxtb	r3, r3
 800e8c4:	2b01      	cmp	r3, #1
 800e8c6:	bf14      	ite	ne
 800e8c8:	2301      	movne	r3, #1
 800e8ca:	2300      	moveq	r3, #0
 800e8cc:	b2db      	uxtb	r3, r3
 800e8ce:	e03c      	b.n	800e94a <HAL_TIM_PWM_Start+0x9e>
 800e8d0:	683b      	ldr	r3, [r7, #0]
 800e8d2:	2b04      	cmp	r3, #4
 800e8d4:	d109      	bne.n	800e8ea <HAL_TIM_PWM_Start+0x3e>
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800e8dc:	b2db      	uxtb	r3, r3
 800e8de:	2b01      	cmp	r3, #1
 800e8e0:	bf14      	ite	ne
 800e8e2:	2301      	movne	r3, #1
 800e8e4:	2300      	moveq	r3, #0
 800e8e6:	b2db      	uxtb	r3, r3
 800e8e8:	e02f      	b.n	800e94a <HAL_TIM_PWM_Start+0x9e>
 800e8ea:	683b      	ldr	r3, [r7, #0]
 800e8ec:	2b08      	cmp	r3, #8
 800e8ee:	d109      	bne.n	800e904 <HAL_TIM_PWM_Start+0x58>
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800e8f6:	b2db      	uxtb	r3, r3
 800e8f8:	2b01      	cmp	r3, #1
 800e8fa:	bf14      	ite	ne
 800e8fc:	2301      	movne	r3, #1
 800e8fe:	2300      	moveq	r3, #0
 800e900:	b2db      	uxtb	r3, r3
 800e902:	e022      	b.n	800e94a <HAL_TIM_PWM_Start+0x9e>
 800e904:	683b      	ldr	r3, [r7, #0]
 800e906:	2b0c      	cmp	r3, #12
 800e908:	d109      	bne.n	800e91e <HAL_TIM_PWM_Start+0x72>
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800e910:	b2db      	uxtb	r3, r3
 800e912:	2b01      	cmp	r3, #1
 800e914:	bf14      	ite	ne
 800e916:	2301      	movne	r3, #1
 800e918:	2300      	moveq	r3, #0
 800e91a:	b2db      	uxtb	r3, r3
 800e91c:	e015      	b.n	800e94a <HAL_TIM_PWM_Start+0x9e>
 800e91e:	683b      	ldr	r3, [r7, #0]
 800e920:	2b10      	cmp	r3, #16
 800e922:	d109      	bne.n	800e938 <HAL_TIM_PWM_Start+0x8c>
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800e92a:	b2db      	uxtb	r3, r3
 800e92c:	2b01      	cmp	r3, #1
 800e92e:	bf14      	ite	ne
 800e930:	2301      	movne	r3, #1
 800e932:	2300      	moveq	r3, #0
 800e934:	b2db      	uxtb	r3, r3
 800e936:	e008      	b.n	800e94a <HAL_TIM_PWM_Start+0x9e>
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800e93e:	b2db      	uxtb	r3, r3
 800e940:	2b01      	cmp	r3, #1
 800e942:	bf14      	ite	ne
 800e944:	2301      	movne	r3, #1
 800e946:	2300      	moveq	r3, #0
 800e948:	b2db      	uxtb	r3, r3
 800e94a:	2b00      	cmp	r3, #0
 800e94c:	d001      	beq.n	800e952 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800e94e:	2301      	movs	r3, #1
 800e950:	e0a1      	b.n	800ea96 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e952:	683b      	ldr	r3, [r7, #0]
 800e954:	2b00      	cmp	r3, #0
 800e956:	d104      	bne.n	800e962 <HAL_TIM_PWM_Start+0xb6>
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	2202      	movs	r2, #2
 800e95c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e960:	e023      	b.n	800e9aa <HAL_TIM_PWM_Start+0xfe>
 800e962:	683b      	ldr	r3, [r7, #0]
 800e964:	2b04      	cmp	r3, #4
 800e966:	d104      	bne.n	800e972 <HAL_TIM_PWM_Start+0xc6>
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	2202      	movs	r2, #2
 800e96c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e970:	e01b      	b.n	800e9aa <HAL_TIM_PWM_Start+0xfe>
 800e972:	683b      	ldr	r3, [r7, #0]
 800e974:	2b08      	cmp	r3, #8
 800e976:	d104      	bne.n	800e982 <HAL_TIM_PWM_Start+0xd6>
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	2202      	movs	r2, #2
 800e97c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e980:	e013      	b.n	800e9aa <HAL_TIM_PWM_Start+0xfe>
 800e982:	683b      	ldr	r3, [r7, #0]
 800e984:	2b0c      	cmp	r3, #12
 800e986:	d104      	bne.n	800e992 <HAL_TIM_PWM_Start+0xe6>
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	2202      	movs	r2, #2
 800e98c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800e990:	e00b      	b.n	800e9aa <HAL_TIM_PWM_Start+0xfe>
 800e992:	683b      	ldr	r3, [r7, #0]
 800e994:	2b10      	cmp	r3, #16
 800e996:	d104      	bne.n	800e9a2 <HAL_TIM_PWM_Start+0xf6>
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	2202      	movs	r2, #2
 800e99c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e9a0:	e003      	b.n	800e9aa <HAL_TIM_PWM_Start+0xfe>
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	2202      	movs	r2, #2
 800e9a6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	681b      	ldr	r3, [r3, #0]
 800e9ae:	2201      	movs	r2, #1
 800e9b0:	6839      	ldr	r1, [r7, #0]
 800e9b2:	4618      	mov	r0, r3
 800e9b4:	f000 ffd4 	bl	800f960 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	681b      	ldr	r3, [r3, #0]
 800e9bc:	4a38      	ldr	r2, [pc, #224]	; (800eaa0 <HAL_TIM_PWM_Start+0x1f4>)
 800e9be:	4293      	cmp	r3, r2
 800e9c0:	d013      	beq.n	800e9ea <HAL_TIM_PWM_Start+0x13e>
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	4a37      	ldr	r2, [pc, #220]	; (800eaa4 <HAL_TIM_PWM_Start+0x1f8>)
 800e9c8:	4293      	cmp	r3, r2
 800e9ca:	d00e      	beq.n	800e9ea <HAL_TIM_PWM_Start+0x13e>
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	681b      	ldr	r3, [r3, #0]
 800e9d0:	4a35      	ldr	r2, [pc, #212]	; (800eaa8 <HAL_TIM_PWM_Start+0x1fc>)
 800e9d2:	4293      	cmp	r3, r2
 800e9d4:	d009      	beq.n	800e9ea <HAL_TIM_PWM_Start+0x13e>
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	4a34      	ldr	r2, [pc, #208]	; (800eaac <HAL_TIM_PWM_Start+0x200>)
 800e9dc:	4293      	cmp	r3, r2
 800e9de:	d004      	beq.n	800e9ea <HAL_TIM_PWM_Start+0x13e>
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	681b      	ldr	r3, [r3, #0]
 800e9e4:	4a32      	ldr	r2, [pc, #200]	; (800eab0 <HAL_TIM_PWM_Start+0x204>)
 800e9e6:	4293      	cmp	r3, r2
 800e9e8:	d101      	bne.n	800e9ee <HAL_TIM_PWM_Start+0x142>
 800e9ea:	2301      	movs	r3, #1
 800e9ec:	e000      	b.n	800e9f0 <HAL_TIM_PWM_Start+0x144>
 800e9ee:	2300      	movs	r3, #0
 800e9f0:	2b00      	cmp	r3, #0
 800e9f2:	d007      	beq.n	800ea04 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	681b      	ldr	r3, [r3, #0]
 800e9f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ea02:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	4a25      	ldr	r2, [pc, #148]	; (800eaa0 <HAL_TIM_PWM_Start+0x1f4>)
 800ea0a:	4293      	cmp	r3, r2
 800ea0c:	d022      	beq.n	800ea54 <HAL_TIM_PWM_Start+0x1a8>
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	681b      	ldr	r3, [r3, #0]
 800ea12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ea16:	d01d      	beq.n	800ea54 <HAL_TIM_PWM_Start+0x1a8>
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	681b      	ldr	r3, [r3, #0]
 800ea1c:	4a25      	ldr	r2, [pc, #148]	; (800eab4 <HAL_TIM_PWM_Start+0x208>)
 800ea1e:	4293      	cmp	r3, r2
 800ea20:	d018      	beq.n	800ea54 <HAL_TIM_PWM_Start+0x1a8>
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	4a24      	ldr	r2, [pc, #144]	; (800eab8 <HAL_TIM_PWM_Start+0x20c>)
 800ea28:	4293      	cmp	r3, r2
 800ea2a:	d013      	beq.n	800ea54 <HAL_TIM_PWM_Start+0x1a8>
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	681b      	ldr	r3, [r3, #0]
 800ea30:	4a22      	ldr	r2, [pc, #136]	; (800eabc <HAL_TIM_PWM_Start+0x210>)
 800ea32:	4293      	cmp	r3, r2
 800ea34:	d00e      	beq.n	800ea54 <HAL_TIM_PWM_Start+0x1a8>
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	4a1a      	ldr	r2, [pc, #104]	; (800eaa4 <HAL_TIM_PWM_Start+0x1f8>)
 800ea3c:	4293      	cmp	r3, r2
 800ea3e:	d009      	beq.n	800ea54 <HAL_TIM_PWM_Start+0x1a8>
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	681b      	ldr	r3, [r3, #0]
 800ea44:	4a1e      	ldr	r2, [pc, #120]	; (800eac0 <HAL_TIM_PWM_Start+0x214>)
 800ea46:	4293      	cmp	r3, r2
 800ea48:	d004      	beq.n	800ea54 <HAL_TIM_PWM_Start+0x1a8>
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	681b      	ldr	r3, [r3, #0]
 800ea4e:	4a16      	ldr	r2, [pc, #88]	; (800eaa8 <HAL_TIM_PWM_Start+0x1fc>)
 800ea50:	4293      	cmp	r3, r2
 800ea52:	d115      	bne.n	800ea80 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	689a      	ldr	r2, [r3, #8]
 800ea5a:	4b1a      	ldr	r3, [pc, #104]	; (800eac4 <HAL_TIM_PWM_Start+0x218>)
 800ea5c:	4013      	ands	r3, r2
 800ea5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	2b06      	cmp	r3, #6
 800ea64:	d015      	beq.n	800ea92 <HAL_TIM_PWM_Start+0x1e6>
 800ea66:	68fb      	ldr	r3, [r7, #12]
 800ea68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ea6c:	d011      	beq.n	800ea92 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	681b      	ldr	r3, [r3, #0]
 800ea72:	681a      	ldr	r2, [r3, #0]
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	681b      	ldr	r3, [r3, #0]
 800ea78:	f042 0201 	orr.w	r2, r2, #1
 800ea7c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ea7e:	e008      	b.n	800ea92 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	681a      	ldr	r2, [r3, #0]
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	681b      	ldr	r3, [r3, #0]
 800ea8a:	f042 0201 	orr.w	r2, r2, #1
 800ea8e:	601a      	str	r2, [r3, #0]
 800ea90:	e000      	b.n	800ea94 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ea92:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ea94:	2300      	movs	r3, #0
}
 800ea96:	4618      	mov	r0, r3
 800ea98:	3710      	adds	r7, #16
 800ea9a:	46bd      	mov	sp, r7
 800ea9c:	bd80      	pop	{r7, pc}
 800ea9e:	bf00      	nop
 800eaa0:	40010000 	.word	0x40010000
 800eaa4:	40010400 	.word	0x40010400
 800eaa8:	40014000 	.word	0x40014000
 800eaac:	40014400 	.word	0x40014400
 800eab0:	40014800 	.word	0x40014800
 800eab4:	40000400 	.word	0x40000400
 800eab8:	40000800 	.word	0x40000800
 800eabc:	40000c00 	.word	0x40000c00
 800eac0:	40001800 	.word	0x40001800
 800eac4:	00010007 	.word	0x00010007

0800eac8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800eac8:	b580      	push	{r7, lr}
 800eaca:	b084      	sub	sp, #16
 800eacc:	af00      	add	r7, sp, #0
 800eace:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	681b      	ldr	r3, [r3, #0]
 800ead4:	68db      	ldr	r3, [r3, #12]
 800ead6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	691b      	ldr	r3, [r3, #16]
 800eade:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800eae0:	68bb      	ldr	r3, [r7, #8]
 800eae2:	f003 0302 	and.w	r3, r3, #2
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	d020      	beq.n	800eb2c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800eaea:	68fb      	ldr	r3, [r7, #12]
 800eaec:	f003 0302 	and.w	r3, r3, #2
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d01b      	beq.n	800eb2c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	681b      	ldr	r3, [r3, #0]
 800eaf8:	f06f 0202 	mvn.w	r2, #2
 800eafc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	2201      	movs	r2, #1
 800eb02:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	699b      	ldr	r3, [r3, #24]
 800eb0a:	f003 0303 	and.w	r3, r3, #3
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d003      	beq.n	800eb1a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800eb12:	6878      	ldr	r0, [r7, #4]
 800eb14:	f000 faec 	bl	800f0f0 <HAL_TIM_IC_CaptureCallback>
 800eb18:	e005      	b.n	800eb26 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800eb1a:	6878      	ldr	r0, [r7, #4]
 800eb1c:	f7f1 fd62 	bl	80005e4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800eb20:	6878      	ldr	r0, [r7, #4]
 800eb22:	f000 faef 	bl	800f104 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800eb26:	687b      	ldr	r3, [r7, #4]
 800eb28:	2200      	movs	r2, #0
 800eb2a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800eb2c:	68bb      	ldr	r3, [r7, #8]
 800eb2e:	f003 0304 	and.w	r3, r3, #4
 800eb32:	2b00      	cmp	r3, #0
 800eb34:	d020      	beq.n	800eb78 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	f003 0304 	and.w	r3, r3, #4
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d01b      	beq.n	800eb78 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	681b      	ldr	r3, [r3, #0]
 800eb44:	f06f 0204 	mvn.w	r2, #4
 800eb48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	2202      	movs	r2, #2
 800eb4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	699b      	ldr	r3, [r3, #24]
 800eb56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800eb5a:	2b00      	cmp	r3, #0
 800eb5c:	d003      	beq.n	800eb66 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800eb5e:	6878      	ldr	r0, [r7, #4]
 800eb60:	f000 fac6 	bl	800f0f0 <HAL_TIM_IC_CaptureCallback>
 800eb64:	e005      	b.n	800eb72 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800eb66:	6878      	ldr	r0, [r7, #4]
 800eb68:	f7f1 fd3c 	bl	80005e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800eb6c:	6878      	ldr	r0, [r7, #4]
 800eb6e:	f000 fac9 	bl	800f104 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	2200      	movs	r2, #0
 800eb76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800eb78:	68bb      	ldr	r3, [r7, #8]
 800eb7a:	f003 0308 	and.w	r3, r3, #8
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d020      	beq.n	800ebc4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800eb82:	68fb      	ldr	r3, [r7, #12]
 800eb84:	f003 0308 	and.w	r3, r3, #8
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d01b      	beq.n	800ebc4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	681b      	ldr	r3, [r3, #0]
 800eb90:	f06f 0208 	mvn.w	r2, #8
 800eb94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	2204      	movs	r2, #4
 800eb9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	681b      	ldr	r3, [r3, #0]
 800eba0:	69db      	ldr	r3, [r3, #28]
 800eba2:	f003 0303 	and.w	r3, r3, #3
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d003      	beq.n	800ebb2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ebaa:	6878      	ldr	r0, [r7, #4]
 800ebac:	f000 faa0 	bl	800f0f0 <HAL_TIM_IC_CaptureCallback>
 800ebb0:	e005      	b.n	800ebbe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ebb2:	6878      	ldr	r0, [r7, #4]
 800ebb4:	f7f1 fd16 	bl	80005e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ebb8:	6878      	ldr	r0, [r7, #4]
 800ebba:	f000 faa3 	bl	800f104 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	2200      	movs	r2, #0
 800ebc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ebc4:	68bb      	ldr	r3, [r7, #8]
 800ebc6:	f003 0310 	and.w	r3, r3, #16
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d020      	beq.n	800ec10 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ebce:	68fb      	ldr	r3, [r7, #12]
 800ebd0:	f003 0310 	and.w	r3, r3, #16
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d01b      	beq.n	800ec10 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	681b      	ldr	r3, [r3, #0]
 800ebdc:	f06f 0210 	mvn.w	r2, #16
 800ebe0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	2208      	movs	r2, #8
 800ebe6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	681b      	ldr	r3, [r3, #0]
 800ebec:	69db      	ldr	r3, [r3, #28]
 800ebee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d003      	beq.n	800ebfe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ebf6:	6878      	ldr	r0, [r7, #4]
 800ebf8:	f000 fa7a 	bl	800f0f0 <HAL_TIM_IC_CaptureCallback>
 800ebfc:	e005      	b.n	800ec0a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ebfe:	6878      	ldr	r0, [r7, #4]
 800ec00:	f7f1 fcf0 	bl	80005e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ec04:	6878      	ldr	r0, [r7, #4]
 800ec06:	f000 fa7d 	bl	800f104 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	2200      	movs	r2, #0
 800ec0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ec10:	68bb      	ldr	r3, [r7, #8]
 800ec12:	f003 0301 	and.w	r3, r3, #1
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d00c      	beq.n	800ec34 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ec1a:	68fb      	ldr	r3, [r7, #12]
 800ec1c:	f003 0301 	and.w	r3, r3, #1
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	d007      	beq.n	800ec34 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	681b      	ldr	r3, [r3, #0]
 800ec28:	f06f 0201 	mvn.w	r2, #1
 800ec2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ec2e:	6878      	ldr	r0, [r7, #4]
 800ec30:	f7f3 ff6c 	bl	8002b0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ec34:	68bb      	ldr	r3, [r7, #8]
 800ec36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d104      	bne.n	800ec48 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800ec3e:	68bb      	ldr	r3, [r7, #8]
 800ec40:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d00c      	beq.n	800ec62 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d007      	beq.n	800ec62 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	681b      	ldr	r3, [r3, #0]
 800ec56:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 800ec5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ec5c:	6878      	ldr	r0, [r7, #4]
 800ec5e:	f000 ffbb 	bl	800fbd8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ec62:	68bb      	ldr	r3, [r7, #8]
 800ec64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ec68:	2b00      	cmp	r3, #0
 800ec6a:	d00c      	beq.n	800ec86 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d007      	beq.n	800ec86 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	681b      	ldr	r3, [r3, #0]
 800ec7a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800ec7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ec80:	6878      	ldr	r0, [r7, #4]
 800ec82:	f000 ffb3 	bl	800fbec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ec86:	68bb      	ldr	r3, [r7, #8]
 800ec88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d00c      	beq.n	800ecaa <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ec90:	68fb      	ldr	r3, [r7, #12]
 800ec92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d007      	beq.n	800ecaa <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	681b      	ldr	r3, [r3, #0]
 800ec9e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800eca2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800eca4:	6878      	ldr	r0, [r7, #4]
 800eca6:	f000 fa37 	bl	800f118 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ecaa:	68bb      	ldr	r3, [r7, #8]
 800ecac:	f003 0320 	and.w	r3, r3, #32
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d00c      	beq.n	800ecce <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	f003 0320 	and.w	r3, r3, #32
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	d007      	beq.n	800ecce <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	681b      	ldr	r3, [r3, #0]
 800ecc2:	f06f 0220 	mvn.w	r2, #32
 800ecc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ecc8:	6878      	ldr	r0, [r7, #4]
 800ecca:	f000 ff7b 	bl	800fbc4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ecce:	bf00      	nop
 800ecd0:	3710      	adds	r7, #16
 800ecd2:	46bd      	mov	sp, r7
 800ecd4:	bd80      	pop	{r7, pc}
	...

0800ecd8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ecd8:	b580      	push	{r7, lr}
 800ecda:	b086      	sub	sp, #24
 800ecdc:	af00      	add	r7, sp, #0
 800ecde:	60f8      	str	r0, [r7, #12]
 800ece0:	60b9      	str	r1, [r7, #8]
 800ece2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ece4:	2300      	movs	r3, #0
 800ece6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ece8:	68fb      	ldr	r3, [r7, #12]
 800ecea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ecee:	2b01      	cmp	r3, #1
 800ecf0:	d101      	bne.n	800ecf6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800ecf2:	2302      	movs	r3, #2
 800ecf4:	e0ff      	b.n	800eef6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800ecf6:	68fb      	ldr	r3, [r7, #12]
 800ecf8:	2201      	movs	r2, #1
 800ecfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	2b14      	cmp	r3, #20
 800ed02:	f200 80f0 	bhi.w	800eee6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800ed06:	a201      	add	r2, pc, #4	; (adr r2, 800ed0c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ed08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed0c:	0800ed61 	.word	0x0800ed61
 800ed10:	0800eee7 	.word	0x0800eee7
 800ed14:	0800eee7 	.word	0x0800eee7
 800ed18:	0800eee7 	.word	0x0800eee7
 800ed1c:	0800eda1 	.word	0x0800eda1
 800ed20:	0800eee7 	.word	0x0800eee7
 800ed24:	0800eee7 	.word	0x0800eee7
 800ed28:	0800eee7 	.word	0x0800eee7
 800ed2c:	0800ede3 	.word	0x0800ede3
 800ed30:	0800eee7 	.word	0x0800eee7
 800ed34:	0800eee7 	.word	0x0800eee7
 800ed38:	0800eee7 	.word	0x0800eee7
 800ed3c:	0800ee23 	.word	0x0800ee23
 800ed40:	0800eee7 	.word	0x0800eee7
 800ed44:	0800eee7 	.word	0x0800eee7
 800ed48:	0800eee7 	.word	0x0800eee7
 800ed4c:	0800ee65 	.word	0x0800ee65
 800ed50:	0800eee7 	.word	0x0800eee7
 800ed54:	0800eee7 	.word	0x0800eee7
 800ed58:	0800eee7 	.word	0x0800eee7
 800ed5c:	0800eea5 	.word	0x0800eea5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ed60:	68fb      	ldr	r3, [r7, #12]
 800ed62:	681b      	ldr	r3, [r3, #0]
 800ed64:	68b9      	ldr	r1, [r7, #8]
 800ed66:	4618      	mov	r0, r3
 800ed68:	f000 fa86 	bl	800f278 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ed6c:	68fb      	ldr	r3, [r7, #12]
 800ed6e:	681b      	ldr	r3, [r3, #0]
 800ed70:	699a      	ldr	r2, [r3, #24]
 800ed72:	68fb      	ldr	r3, [r7, #12]
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	f042 0208 	orr.w	r2, r2, #8
 800ed7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ed7c:	68fb      	ldr	r3, [r7, #12]
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	699a      	ldr	r2, [r3, #24]
 800ed82:	68fb      	ldr	r3, [r7, #12]
 800ed84:	681b      	ldr	r3, [r3, #0]
 800ed86:	f022 0204 	bic.w	r2, r2, #4
 800ed8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ed8c:	68fb      	ldr	r3, [r7, #12]
 800ed8e:	681b      	ldr	r3, [r3, #0]
 800ed90:	6999      	ldr	r1, [r3, #24]
 800ed92:	68bb      	ldr	r3, [r7, #8]
 800ed94:	691a      	ldr	r2, [r3, #16]
 800ed96:	68fb      	ldr	r3, [r7, #12]
 800ed98:	681b      	ldr	r3, [r3, #0]
 800ed9a:	430a      	orrs	r2, r1
 800ed9c:	619a      	str	r2, [r3, #24]
      break;
 800ed9e:	e0a5      	b.n	800eeec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	68b9      	ldr	r1, [r7, #8]
 800eda6:	4618      	mov	r0, r3
 800eda8:	f000 faf6 	bl	800f398 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800edac:	68fb      	ldr	r3, [r7, #12]
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	699a      	ldr	r2, [r3, #24]
 800edb2:	68fb      	ldr	r3, [r7, #12]
 800edb4:	681b      	ldr	r3, [r3, #0]
 800edb6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800edba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800edbc:	68fb      	ldr	r3, [r7, #12]
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	699a      	ldr	r2, [r3, #24]
 800edc2:	68fb      	ldr	r3, [r7, #12]
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800edca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800edcc:	68fb      	ldr	r3, [r7, #12]
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	6999      	ldr	r1, [r3, #24]
 800edd2:	68bb      	ldr	r3, [r7, #8]
 800edd4:	691b      	ldr	r3, [r3, #16]
 800edd6:	021a      	lsls	r2, r3, #8
 800edd8:	68fb      	ldr	r3, [r7, #12]
 800edda:	681b      	ldr	r3, [r3, #0]
 800eddc:	430a      	orrs	r2, r1
 800edde:	619a      	str	r2, [r3, #24]
      break;
 800ede0:	e084      	b.n	800eeec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ede2:	68fb      	ldr	r3, [r7, #12]
 800ede4:	681b      	ldr	r3, [r3, #0]
 800ede6:	68b9      	ldr	r1, [r7, #8]
 800ede8:	4618      	mov	r0, r3
 800edea:	f000 fb5f 	bl	800f4ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800edee:	68fb      	ldr	r3, [r7, #12]
 800edf0:	681b      	ldr	r3, [r3, #0]
 800edf2:	69da      	ldr	r2, [r3, #28]
 800edf4:	68fb      	ldr	r3, [r7, #12]
 800edf6:	681b      	ldr	r3, [r3, #0]
 800edf8:	f042 0208 	orr.w	r2, r2, #8
 800edfc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	681b      	ldr	r3, [r3, #0]
 800ee02:	69da      	ldr	r2, [r3, #28]
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	681b      	ldr	r3, [r3, #0]
 800ee08:	f022 0204 	bic.w	r2, r2, #4
 800ee0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ee0e:	68fb      	ldr	r3, [r7, #12]
 800ee10:	681b      	ldr	r3, [r3, #0]
 800ee12:	69d9      	ldr	r1, [r3, #28]
 800ee14:	68bb      	ldr	r3, [r7, #8]
 800ee16:	691a      	ldr	r2, [r3, #16]
 800ee18:	68fb      	ldr	r3, [r7, #12]
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	430a      	orrs	r2, r1
 800ee1e:	61da      	str	r2, [r3, #28]
      break;
 800ee20:	e064      	b.n	800eeec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ee22:	68fb      	ldr	r3, [r7, #12]
 800ee24:	681b      	ldr	r3, [r3, #0]
 800ee26:	68b9      	ldr	r1, [r7, #8]
 800ee28:	4618      	mov	r0, r3
 800ee2a:	f000 fbc7 	bl	800f5bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ee2e:	68fb      	ldr	r3, [r7, #12]
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	69da      	ldr	r2, [r3, #28]
 800ee34:	68fb      	ldr	r3, [r7, #12]
 800ee36:	681b      	ldr	r3, [r3, #0]
 800ee38:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ee3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ee3e:	68fb      	ldr	r3, [r7, #12]
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	69da      	ldr	r2, [r3, #28]
 800ee44:	68fb      	ldr	r3, [r7, #12]
 800ee46:	681b      	ldr	r3, [r3, #0]
 800ee48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ee4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ee4e:	68fb      	ldr	r3, [r7, #12]
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	69d9      	ldr	r1, [r3, #28]
 800ee54:	68bb      	ldr	r3, [r7, #8]
 800ee56:	691b      	ldr	r3, [r3, #16]
 800ee58:	021a      	lsls	r2, r3, #8
 800ee5a:	68fb      	ldr	r3, [r7, #12]
 800ee5c:	681b      	ldr	r3, [r3, #0]
 800ee5e:	430a      	orrs	r2, r1
 800ee60:	61da      	str	r2, [r3, #28]
      break;
 800ee62:	e043      	b.n	800eeec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ee64:	68fb      	ldr	r3, [r7, #12]
 800ee66:	681b      	ldr	r3, [r3, #0]
 800ee68:	68b9      	ldr	r1, [r7, #8]
 800ee6a:	4618      	mov	r0, r3
 800ee6c:	f000 fc10 	bl	800f690 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ee70:	68fb      	ldr	r3, [r7, #12]
 800ee72:	681b      	ldr	r3, [r3, #0]
 800ee74:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ee76:	68fb      	ldr	r3, [r7, #12]
 800ee78:	681b      	ldr	r3, [r3, #0]
 800ee7a:	f042 0208 	orr.w	r2, r2, #8
 800ee7e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ee80:	68fb      	ldr	r3, [r7, #12]
 800ee82:	681b      	ldr	r3, [r3, #0]
 800ee84:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ee86:	68fb      	ldr	r3, [r7, #12]
 800ee88:	681b      	ldr	r3, [r3, #0]
 800ee8a:	f022 0204 	bic.w	r2, r2, #4
 800ee8e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ee90:	68fb      	ldr	r3, [r7, #12]
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800ee96:	68bb      	ldr	r3, [r7, #8]
 800ee98:	691a      	ldr	r2, [r3, #16]
 800ee9a:	68fb      	ldr	r3, [r7, #12]
 800ee9c:	681b      	ldr	r3, [r3, #0]
 800ee9e:	430a      	orrs	r2, r1
 800eea0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800eea2:	e023      	b.n	800eeec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800eea4:	68fb      	ldr	r3, [r7, #12]
 800eea6:	681b      	ldr	r3, [r3, #0]
 800eea8:	68b9      	ldr	r1, [r7, #8]
 800eeaa:	4618      	mov	r0, r3
 800eeac:	f000 fc54 	bl	800f758 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	681b      	ldr	r3, [r3, #0]
 800eeb4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800eeb6:	68fb      	ldr	r3, [r7, #12]
 800eeb8:	681b      	ldr	r3, [r3, #0]
 800eeba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800eebe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800eec0:	68fb      	ldr	r3, [r7, #12]
 800eec2:	681b      	ldr	r3, [r3, #0]
 800eec4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800eec6:	68fb      	ldr	r3, [r7, #12]
 800eec8:	681b      	ldr	r3, [r3, #0]
 800eeca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800eece:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	681b      	ldr	r3, [r3, #0]
 800eed4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800eed6:	68bb      	ldr	r3, [r7, #8]
 800eed8:	691b      	ldr	r3, [r3, #16]
 800eeda:	021a      	lsls	r2, r3, #8
 800eedc:	68fb      	ldr	r3, [r7, #12]
 800eede:	681b      	ldr	r3, [r3, #0]
 800eee0:	430a      	orrs	r2, r1
 800eee2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800eee4:	e002      	b.n	800eeec <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800eee6:	2301      	movs	r3, #1
 800eee8:	75fb      	strb	r3, [r7, #23]
      break;
 800eeea:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800eeec:	68fb      	ldr	r3, [r7, #12]
 800eeee:	2200      	movs	r2, #0
 800eef0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800eef4:	7dfb      	ldrb	r3, [r7, #23]
}
 800eef6:	4618      	mov	r0, r3
 800eef8:	3718      	adds	r7, #24
 800eefa:	46bd      	mov	sp, r7
 800eefc:	bd80      	pop	{r7, pc}
 800eefe:	bf00      	nop

0800ef00 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ef00:	b580      	push	{r7, lr}
 800ef02:	b084      	sub	sp, #16
 800ef04:	af00      	add	r7, sp, #0
 800ef06:	6078      	str	r0, [r7, #4]
 800ef08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ef0a:	2300      	movs	r3, #0
 800ef0c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ef14:	2b01      	cmp	r3, #1
 800ef16:	d101      	bne.n	800ef1c <HAL_TIM_ConfigClockSource+0x1c>
 800ef18:	2302      	movs	r3, #2
 800ef1a:	e0dc      	b.n	800f0d6 <HAL_TIM_ConfigClockSource+0x1d6>
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	2201      	movs	r2, #1
 800ef20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	2202      	movs	r2, #2
 800ef28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	681b      	ldr	r3, [r3, #0]
 800ef30:	689b      	ldr	r3, [r3, #8]
 800ef32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ef34:	68ba      	ldr	r2, [r7, #8]
 800ef36:	4b6a      	ldr	r3, [pc, #424]	; (800f0e0 <HAL_TIM_ConfigClockSource+0x1e0>)
 800ef38:	4013      	ands	r3, r2
 800ef3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ef3c:	68bb      	ldr	r3, [r7, #8]
 800ef3e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ef42:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	681b      	ldr	r3, [r3, #0]
 800ef48:	68ba      	ldr	r2, [r7, #8]
 800ef4a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ef4c:	683b      	ldr	r3, [r7, #0]
 800ef4e:	681b      	ldr	r3, [r3, #0]
 800ef50:	4a64      	ldr	r2, [pc, #400]	; (800f0e4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800ef52:	4293      	cmp	r3, r2
 800ef54:	f000 80a9 	beq.w	800f0aa <HAL_TIM_ConfigClockSource+0x1aa>
 800ef58:	4a62      	ldr	r2, [pc, #392]	; (800f0e4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800ef5a:	4293      	cmp	r3, r2
 800ef5c:	f200 80ae 	bhi.w	800f0bc <HAL_TIM_ConfigClockSource+0x1bc>
 800ef60:	4a61      	ldr	r2, [pc, #388]	; (800f0e8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800ef62:	4293      	cmp	r3, r2
 800ef64:	f000 80a1 	beq.w	800f0aa <HAL_TIM_ConfigClockSource+0x1aa>
 800ef68:	4a5f      	ldr	r2, [pc, #380]	; (800f0e8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800ef6a:	4293      	cmp	r3, r2
 800ef6c:	f200 80a6 	bhi.w	800f0bc <HAL_TIM_ConfigClockSource+0x1bc>
 800ef70:	4a5e      	ldr	r2, [pc, #376]	; (800f0ec <HAL_TIM_ConfigClockSource+0x1ec>)
 800ef72:	4293      	cmp	r3, r2
 800ef74:	f000 8099 	beq.w	800f0aa <HAL_TIM_ConfigClockSource+0x1aa>
 800ef78:	4a5c      	ldr	r2, [pc, #368]	; (800f0ec <HAL_TIM_ConfigClockSource+0x1ec>)
 800ef7a:	4293      	cmp	r3, r2
 800ef7c:	f200 809e 	bhi.w	800f0bc <HAL_TIM_ConfigClockSource+0x1bc>
 800ef80:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800ef84:	f000 8091 	beq.w	800f0aa <HAL_TIM_ConfigClockSource+0x1aa>
 800ef88:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800ef8c:	f200 8096 	bhi.w	800f0bc <HAL_TIM_ConfigClockSource+0x1bc>
 800ef90:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ef94:	f000 8089 	beq.w	800f0aa <HAL_TIM_ConfigClockSource+0x1aa>
 800ef98:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ef9c:	f200 808e 	bhi.w	800f0bc <HAL_TIM_ConfigClockSource+0x1bc>
 800efa0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800efa4:	d03e      	beq.n	800f024 <HAL_TIM_ConfigClockSource+0x124>
 800efa6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800efaa:	f200 8087 	bhi.w	800f0bc <HAL_TIM_ConfigClockSource+0x1bc>
 800efae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800efb2:	f000 8086 	beq.w	800f0c2 <HAL_TIM_ConfigClockSource+0x1c2>
 800efb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800efba:	d87f      	bhi.n	800f0bc <HAL_TIM_ConfigClockSource+0x1bc>
 800efbc:	2b70      	cmp	r3, #112	; 0x70
 800efbe:	d01a      	beq.n	800eff6 <HAL_TIM_ConfigClockSource+0xf6>
 800efc0:	2b70      	cmp	r3, #112	; 0x70
 800efc2:	d87b      	bhi.n	800f0bc <HAL_TIM_ConfigClockSource+0x1bc>
 800efc4:	2b60      	cmp	r3, #96	; 0x60
 800efc6:	d050      	beq.n	800f06a <HAL_TIM_ConfigClockSource+0x16a>
 800efc8:	2b60      	cmp	r3, #96	; 0x60
 800efca:	d877      	bhi.n	800f0bc <HAL_TIM_ConfigClockSource+0x1bc>
 800efcc:	2b50      	cmp	r3, #80	; 0x50
 800efce:	d03c      	beq.n	800f04a <HAL_TIM_ConfigClockSource+0x14a>
 800efd0:	2b50      	cmp	r3, #80	; 0x50
 800efd2:	d873      	bhi.n	800f0bc <HAL_TIM_ConfigClockSource+0x1bc>
 800efd4:	2b40      	cmp	r3, #64	; 0x40
 800efd6:	d058      	beq.n	800f08a <HAL_TIM_ConfigClockSource+0x18a>
 800efd8:	2b40      	cmp	r3, #64	; 0x40
 800efda:	d86f      	bhi.n	800f0bc <HAL_TIM_ConfigClockSource+0x1bc>
 800efdc:	2b30      	cmp	r3, #48	; 0x30
 800efde:	d064      	beq.n	800f0aa <HAL_TIM_ConfigClockSource+0x1aa>
 800efe0:	2b30      	cmp	r3, #48	; 0x30
 800efe2:	d86b      	bhi.n	800f0bc <HAL_TIM_ConfigClockSource+0x1bc>
 800efe4:	2b20      	cmp	r3, #32
 800efe6:	d060      	beq.n	800f0aa <HAL_TIM_ConfigClockSource+0x1aa>
 800efe8:	2b20      	cmp	r3, #32
 800efea:	d867      	bhi.n	800f0bc <HAL_TIM_ConfigClockSource+0x1bc>
 800efec:	2b00      	cmp	r3, #0
 800efee:	d05c      	beq.n	800f0aa <HAL_TIM_ConfigClockSource+0x1aa>
 800eff0:	2b10      	cmp	r3, #16
 800eff2:	d05a      	beq.n	800f0aa <HAL_TIM_ConfigClockSource+0x1aa>
 800eff4:	e062      	b.n	800f0bc <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	6818      	ldr	r0, [r3, #0]
 800effa:	683b      	ldr	r3, [r7, #0]
 800effc:	6899      	ldr	r1, [r3, #8]
 800effe:	683b      	ldr	r3, [r7, #0]
 800f000:	685a      	ldr	r2, [r3, #4]
 800f002:	683b      	ldr	r3, [r7, #0]
 800f004:	68db      	ldr	r3, [r3, #12]
 800f006:	f000 fc8b 	bl	800f920 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	689b      	ldr	r3, [r3, #8]
 800f010:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f012:	68bb      	ldr	r3, [r7, #8]
 800f014:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800f018:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	681b      	ldr	r3, [r3, #0]
 800f01e:	68ba      	ldr	r2, [r7, #8]
 800f020:	609a      	str	r2, [r3, #8]
      break;
 800f022:	e04f      	b.n	800f0c4 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	6818      	ldr	r0, [r3, #0]
 800f028:	683b      	ldr	r3, [r7, #0]
 800f02a:	6899      	ldr	r1, [r3, #8]
 800f02c:	683b      	ldr	r3, [r7, #0]
 800f02e:	685a      	ldr	r2, [r3, #4]
 800f030:	683b      	ldr	r3, [r7, #0]
 800f032:	68db      	ldr	r3, [r3, #12]
 800f034:	f000 fc74 	bl	800f920 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	689a      	ldr	r2, [r3, #8]
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	681b      	ldr	r3, [r3, #0]
 800f042:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800f046:	609a      	str	r2, [r3, #8]
      break;
 800f048:	e03c      	b.n	800f0c4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	6818      	ldr	r0, [r3, #0]
 800f04e:	683b      	ldr	r3, [r7, #0]
 800f050:	6859      	ldr	r1, [r3, #4]
 800f052:	683b      	ldr	r3, [r7, #0]
 800f054:	68db      	ldr	r3, [r3, #12]
 800f056:	461a      	mov	r2, r3
 800f058:	f000 fbe4 	bl	800f824 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	681b      	ldr	r3, [r3, #0]
 800f060:	2150      	movs	r1, #80	; 0x50
 800f062:	4618      	mov	r0, r3
 800f064:	f000 fc3e 	bl	800f8e4 <TIM_ITRx_SetConfig>
      break;
 800f068:	e02c      	b.n	800f0c4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	6818      	ldr	r0, [r3, #0]
 800f06e:	683b      	ldr	r3, [r7, #0]
 800f070:	6859      	ldr	r1, [r3, #4]
 800f072:	683b      	ldr	r3, [r7, #0]
 800f074:	68db      	ldr	r3, [r3, #12]
 800f076:	461a      	mov	r2, r3
 800f078:	f000 fc03 	bl	800f882 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	681b      	ldr	r3, [r3, #0]
 800f080:	2160      	movs	r1, #96	; 0x60
 800f082:	4618      	mov	r0, r3
 800f084:	f000 fc2e 	bl	800f8e4 <TIM_ITRx_SetConfig>
      break;
 800f088:	e01c      	b.n	800f0c4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	6818      	ldr	r0, [r3, #0]
 800f08e:	683b      	ldr	r3, [r7, #0]
 800f090:	6859      	ldr	r1, [r3, #4]
 800f092:	683b      	ldr	r3, [r7, #0]
 800f094:	68db      	ldr	r3, [r3, #12]
 800f096:	461a      	mov	r2, r3
 800f098:	f000 fbc4 	bl	800f824 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	681b      	ldr	r3, [r3, #0]
 800f0a0:	2140      	movs	r1, #64	; 0x40
 800f0a2:	4618      	mov	r0, r3
 800f0a4:	f000 fc1e 	bl	800f8e4 <TIM_ITRx_SetConfig>
      break;
 800f0a8:	e00c      	b.n	800f0c4 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	681a      	ldr	r2, [r3, #0]
 800f0ae:	683b      	ldr	r3, [r7, #0]
 800f0b0:	681b      	ldr	r3, [r3, #0]
 800f0b2:	4619      	mov	r1, r3
 800f0b4:	4610      	mov	r0, r2
 800f0b6:	f000 fc15 	bl	800f8e4 <TIM_ITRx_SetConfig>
      break;
 800f0ba:	e003      	b.n	800f0c4 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800f0bc:	2301      	movs	r3, #1
 800f0be:	73fb      	strb	r3, [r7, #15]
      break;
 800f0c0:	e000      	b.n	800f0c4 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800f0c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	2201      	movs	r2, #1
 800f0c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	2200      	movs	r2, #0
 800f0d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800f0d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0d6:	4618      	mov	r0, r3
 800f0d8:	3710      	adds	r7, #16
 800f0da:	46bd      	mov	sp, r7
 800f0dc:	bd80      	pop	{r7, pc}
 800f0de:	bf00      	nop
 800f0e0:	ffceff88 	.word	0xffceff88
 800f0e4:	00100040 	.word	0x00100040
 800f0e8:	00100030 	.word	0x00100030
 800f0ec:	00100020 	.word	0x00100020

0800f0f0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f0f0:	b480      	push	{r7}
 800f0f2:	b083      	sub	sp, #12
 800f0f4:	af00      	add	r7, sp, #0
 800f0f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f0f8:	bf00      	nop
 800f0fa:	370c      	adds	r7, #12
 800f0fc:	46bd      	mov	sp, r7
 800f0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f102:	4770      	bx	lr

0800f104 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f104:	b480      	push	{r7}
 800f106:	b083      	sub	sp, #12
 800f108:	af00      	add	r7, sp, #0
 800f10a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f10c:	bf00      	nop
 800f10e:	370c      	adds	r7, #12
 800f110:	46bd      	mov	sp, r7
 800f112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f116:	4770      	bx	lr

0800f118 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f118:	b480      	push	{r7}
 800f11a:	b083      	sub	sp, #12
 800f11c:	af00      	add	r7, sp, #0
 800f11e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f120:	bf00      	nop
 800f122:	370c      	adds	r7, #12
 800f124:	46bd      	mov	sp, r7
 800f126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f12a:	4770      	bx	lr

0800f12c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f12c:	b480      	push	{r7}
 800f12e:	b085      	sub	sp, #20
 800f130:	af00      	add	r7, sp, #0
 800f132:	6078      	str	r0, [r7, #4]
 800f134:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	4a46      	ldr	r2, [pc, #280]	; (800f258 <TIM_Base_SetConfig+0x12c>)
 800f140:	4293      	cmp	r3, r2
 800f142:	d013      	beq.n	800f16c <TIM_Base_SetConfig+0x40>
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f14a:	d00f      	beq.n	800f16c <TIM_Base_SetConfig+0x40>
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	4a43      	ldr	r2, [pc, #268]	; (800f25c <TIM_Base_SetConfig+0x130>)
 800f150:	4293      	cmp	r3, r2
 800f152:	d00b      	beq.n	800f16c <TIM_Base_SetConfig+0x40>
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	4a42      	ldr	r2, [pc, #264]	; (800f260 <TIM_Base_SetConfig+0x134>)
 800f158:	4293      	cmp	r3, r2
 800f15a:	d007      	beq.n	800f16c <TIM_Base_SetConfig+0x40>
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	4a41      	ldr	r2, [pc, #260]	; (800f264 <TIM_Base_SetConfig+0x138>)
 800f160:	4293      	cmp	r3, r2
 800f162:	d003      	beq.n	800f16c <TIM_Base_SetConfig+0x40>
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	4a40      	ldr	r2, [pc, #256]	; (800f268 <TIM_Base_SetConfig+0x13c>)
 800f168:	4293      	cmp	r3, r2
 800f16a:	d108      	bne.n	800f17e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f16c:	68fb      	ldr	r3, [r7, #12]
 800f16e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f172:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f174:	683b      	ldr	r3, [r7, #0]
 800f176:	685b      	ldr	r3, [r3, #4]
 800f178:	68fa      	ldr	r2, [r7, #12]
 800f17a:	4313      	orrs	r3, r2
 800f17c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	4a35      	ldr	r2, [pc, #212]	; (800f258 <TIM_Base_SetConfig+0x12c>)
 800f182:	4293      	cmp	r3, r2
 800f184:	d01f      	beq.n	800f1c6 <TIM_Base_SetConfig+0x9a>
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f18c:	d01b      	beq.n	800f1c6 <TIM_Base_SetConfig+0x9a>
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	4a32      	ldr	r2, [pc, #200]	; (800f25c <TIM_Base_SetConfig+0x130>)
 800f192:	4293      	cmp	r3, r2
 800f194:	d017      	beq.n	800f1c6 <TIM_Base_SetConfig+0x9a>
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	4a31      	ldr	r2, [pc, #196]	; (800f260 <TIM_Base_SetConfig+0x134>)
 800f19a:	4293      	cmp	r3, r2
 800f19c:	d013      	beq.n	800f1c6 <TIM_Base_SetConfig+0x9a>
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	4a30      	ldr	r2, [pc, #192]	; (800f264 <TIM_Base_SetConfig+0x138>)
 800f1a2:	4293      	cmp	r3, r2
 800f1a4:	d00f      	beq.n	800f1c6 <TIM_Base_SetConfig+0x9a>
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	4a2f      	ldr	r2, [pc, #188]	; (800f268 <TIM_Base_SetConfig+0x13c>)
 800f1aa:	4293      	cmp	r3, r2
 800f1ac:	d00b      	beq.n	800f1c6 <TIM_Base_SetConfig+0x9a>
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	4a2e      	ldr	r2, [pc, #184]	; (800f26c <TIM_Base_SetConfig+0x140>)
 800f1b2:	4293      	cmp	r3, r2
 800f1b4:	d007      	beq.n	800f1c6 <TIM_Base_SetConfig+0x9a>
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	4a2d      	ldr	r2, [pc, #180]	; (800f270 <TIM_Base_SetConfig+0x144>)
 800f1ba:	4293      	cmp	r3, r2
 800f1bc:	d003      	beq.n	800f1c6 <TIM_Base_SetConfig+0x9a>
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	4a2c      	ldr	r2, [pc, #176]	; (800f274 <TIM_Base_SetConfig+0x148>)
 800f1c2:	4293      	cmp	r3, r2
 800f1c4:	d108      	bne.n	800f1d8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f1c6:	68fb      	ldr	r3, [r7, #12]
 800f1c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f1cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f1ce:	683b      	ldr	r3, [r7, #0]
 800f1d0:	68db      	ldr	r3, [r3, #12]
 800f1d2:	68fa      	ldr	r2, [r7, #12]
 800f1d4:	4313      	orrs	r3, r2
 800f1d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800f1de:	683b      	ldr	r3, [r7, #0]
 800f1e0:	695b      	ldr	r3, [r3, #20]
 800f1e2:	4313      	orrs	r3, r2
 800f1e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	68fa      	ldr	r2, [r7, #12]
 800f1ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f1ec:	683b      	ldr	r3, [r7, #0]
 800f1ee:	689a      	ldr	r2, [r3, #8]
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f1f4:	683b      	ldr	r3, [r7, #0]
 800f1f6:	681a      	ldr	r2, [r3, #0]
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	4a16      	ldr	r2, [pc, #88]	; (800f258 <TIM_Base_SetConfig+0x12c>)
 800f200:	4293      	cmp	r3, r2
 800f202:	d00f      	beq.n	800f224 <TIM_Base_SetConfig+0xf8>
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	4a18      	ldr	r2, [pc, #96]	; (800f268 <TIM_Base_SetConfig+0x13c>)
 800f208:	4293      	cmp	r3, r2
 800f20a:	d00b      	beq.n	800f224 <TIM_Base_SetConfig+0xf8>
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	4a17      	ldr	r2, [pc, #92]	; (800f26c <TIM_Base_SetConfig+0x140>)
 800f210:	4293      	cmp	r3, r2
 800f212:	d007      	beq.n	800f224 <TIM_Base_SetConfig+0xf8>
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	4a16      	ldr	r2, [pc, #88]	; (800f270 <TIM_Base_SetConfig+0x144>)
 800f218:	4293      	cmp	r3, r2
 800f21a:	d003      	beq.n	800f224 <TIM_Base_SetConfig+0xf8>
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	4a15      	ldr	r2, [pc, #84]	; (800f274 <TIM_Base_SetConfig+0x148>)
 800f220:	4293      	cmp	r3, r2
 800f222:	d103      	bne.n	800f22c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f224:	683b      	ldr	r3, [r7, #0]
 800f226:	691a      	ldr	r2, [r3, #16]
 800f228:	687b      	ldr	r3, [r7, #4]
 800f22a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	2201      	movs	r2, #1
 800f230:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	691b      	ldr	r3, [r3, #16]
 800f236:	f003 0301 	and.w	r3, r3, #1
 800f23a:	2b01      	cmp	r3, #1
 800f23c:	d105      	bne.n	800f24a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	691b      	ldr	r3, [r3, #16]
 800f242:	f023 0201 	bic.w	r2, r3, #1
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	611a      	str	r2, [r3, #16]
  }
}
 800f24a:	bf00      	nop
 800f24c:	3714      	adds	r7, #20
 800f24e:	46bd      	mov	sp, r7
 800f250:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f254:	4770      	bx	lr
 800f256:	bf00      	nop
 800f258:	40010000 	.word	0x40010000
 800f25c:	40000400 	.word	0x40000400
 800f260:	40000800 	.word	0x40000800
 800f264:	40000c00 	.word	0x40000c00
 800f268:	40010400 	.word	0x40010400
 800f26c:	40014000 	.word	0x40014000
 800f270:	40014400 	.word	0x40014400
 800f274:	40014800 	.word	0x40014800

0800f278 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f278:	b480      	push	{r7}
 800f27a:	b087      	sub	sp, #28
 800f27c:	af00      	add	r7, sp, #0
 800f27e:	6078      	str	r0, [r7, #4]
 800f280:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	6a1b      	ldr	r3, [r3, #32]
 800f286:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	6a1b      	ldr	r3, [r3, #32]
 800f28c:	f023 0201 	bic.w	r2, r3, #1
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	685b      	ldr	r3, [r3, #4]
 800f298:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	699b      	ldr	r3, [r3, #24]
 800f29e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f2a0:	68fa      	ldr	r2, [r7, #12]
 800f2a2:	4b37      	ldr	r3, [pc, #220]	; (800f380 <TIM_OC1_SetConfig+0x108>)
 800f2a4:	4013      	ands	r3, r2
 800f2a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f2a8:	68fb      	ldr	r3, [r7, #12]
 800f2aa:	f023 0303 	bic.w	r3, r3, #3
 800f2ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f2b0:	683b      	ldr	r3, [r7, #0]
 800f2b2:	681b      	ldr	r3, [r3, #0]
 800f2b4:	68fa      	ldr	r2, [r7, #12]
 800f2b6:	4313      	orrs	r3, r2
 800f2b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f2ba:	697b      	ldr	r3, [r7, #20]
 800f2bc:	f023 0302 	bic.w	r3, r3, #2
 800f2c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f2c2:	683b      	ldr	r3, [r7, #0]
 800f2c4:	689b      	ldr	r3, [r3, #8]
 800f2c6:	697a      	ldr	r2, [r7, #20]
 800f2c8:	4313      	orrs	r3, r2
 800f2ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	4a2d      	ldr	r2, [pc, #180]	; (800f384 <TIM_OC1_SetConfig+0x10c>)
 800f2d0:	4293      	cmp	r3, r2
 800f2d2:	d00f      	beq.n	800f2f4 <TIM_OC1_SetConfig+0x7c>
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	4a2c      	ldr	r2, [pc, #176]	; (800f388 <TIM_OC1_SetConfig+0x110>)
 800f2d8:	4293      	cmp	r3, r2
 800f2da:	d00b      	beq.n	800f2f4 <TIM_OC1_SetConfig+0x7c>
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	4a2b      	ldr	r2, [pc, #172]	; (800f38c <TIM_OC1_SetConfig+0x114>)
 800f2e0:	4293      	cmp	r3, r2
 800f2e2:	d007      	beq.n	800f2f4 <TIM_OC1_SetConfig+0x7c>
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	4a2a      	ldr	r2, [pc, #168]	; (800f390 <TIM_OC1_SetConfig+0x118>)
 800f2e8:	4293      	cmp	r3, r2
 800f2ea:	d003      	beq.n	800f2f4 <TIM_OC1_SetConfig+0x7c>
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	4a29      	ldr	r2, [pc, #164]	; (800f394 <TIM_OC1_SetConfig+0x11c>)
 800f2f0:	4293      	cmp	r3, r2
 800f2f2:	d10c      	bne.n	800f30e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f2f4:	697b      	ldr	r3, [r7, #20]
 800f2f6:	f023 0308 	bic.w	r3, r3, #8
 800f2fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f2fc:	683b      	ldr	r3, [r7, #0]
 800f2fe:	68db      	ldr	r3, [r3, #12]
 800f300:	697a      	ldr	r2, [r7, #20]
 800f302:	4313      	orrs	r3, r2
 800f304:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f306:	697b      	ldr	r3, [r7, #20]
 800f308:	f023 0304 	bic.w	r3, r3, #4
 800f30c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	4a1c      	ldr	r2, [pc, #112]	; (800f384 <TIM_OC1_SetConfig+0x10c>)
 800f312:	4293      	cmp	r3, r2
 800f314:	d00f      	beq.n	800f336 <TIM_OC1_SetConfig+0xbe>
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	4a1b      	ldr	r2, [pc, #108]	; (800f388 <TIM_OC1_SetConfig+0x110>)
 800f31a:	4293      	cmp	r3, r2
 800f31c:	d00b      	beq.n	800f336 <TIM_OC1_SetConfig+0xbe>
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	4a1a      	ldr	r2, [pc, #104]	; (800f38c <TIM_OC1_SetConfig+0x114>)
 800f322:	4293      	cmp	r3, r2
 800f324:	d007      	beq.n	800f336 <TIM_OC1_SetConfig+0xbe>
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	4a19      	ldr	r2, [pc, #100]	; (800f390 <TIM_OC1_SetConfig+0x118>)
 800f32a:	4293      	cmp	r3, r2
 800f32c:	d003      	beq.n	800f336 <TIM_OC1_SetConfig+0xbe>
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	4a18      	ldr	r2, [pc, #96]	; (800f394 <TIM_OC1_SetConfig+0x11c>)
 800f332:	4293      	cmp	r3, r2
 800f334:	d111      	bne.n	800f35a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f336:	693b      	ldr	r3, [r7, #16]
 800f338:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f33c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f33e:	693b      	ldr	r3, [r7, #16]
 800f340:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f344:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f346:	683b      	ldr	r3, [r7, #0]
 800f348:	695b      	ldr	r3, [r3, #20]
 800f34a:	693a      	ldr	r2, [r7, #16]
 800f34c:	4313      	orrs	r3, r2
 800f34e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f350:	683b      	ldr	r3, [r7, #0]
 800f352:	699b      	ldr	r3, [r3, #24]
 800f354:	693a      	ldr	r2, [r7, #16]
 800f356:	4313      	orrs	r3, r2
 800f358:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	693a      	ldr	r2, [r7, #16]
 800f35e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	68fa      	ldr	r2, [r7, #12]
 800f364:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f366:	683b      	ldr	r3, [r7, #0]
 800f368:	685a      	ldr	r2, [r3, #4]
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	697a      	ldr	r2, [r7, #20]
 800f372:	621a      	str	r2, [r3, #32]
}
 800f374:	bf00      	nop
 800f376:	371c      	adds	r7, #28
 800f378:	46bd      	mov	sp, r7
 800f37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f37e:	4770      	bx	lr
 800f380:	fffeff8f 	.word	0xfffeff8f
 800f384:	40010000 	.word	0x40010000
 800f388:	40010400 	.word	0x40010400
 800f38c:	40014000 	.word	0x40014000
 800f390:	40014400 	.word	0x40014400
 800f394:	40014800 	.word	0x40014800

0800f398 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f398:	b480      	push	{r7}
 800f39a:	b087      	sub	sp, #28
 800f39c:	af00      	add	r7, sp, #0
 800f39e:	6078      	str	r0, [r7, #4]
 800f3a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	6a1b      	ldr	r3, [r3, #32]
 800f3a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	6a1b      	ldr	r3, [r3, #32]
 800f3ac:	f023 0210 	bic.w	r2, r3, #16
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	685b      	ldr	r3, [r3, #4]
 800f3b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	699b      	ldr	r3, [r3, #24]
 800f3be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f3c0:	68fa      	ldr	r2, [r7, #12]
 800f3c2:	4b34      	ldr	r3, [pc, #208]	; (800f494 <TIM_OC2_SetConfig+0xfc>)
 800f3c4:	4013      	ands	r3, r2
 800f3c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f3c8:	68fb      	ldr	r3, [r7, #12]
 800f3ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f3ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f3d0:	683b      	ldr	r3, [r7, #0]
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	021b      	lsls	r3, r3, #8
 800f3d6:	68fa      	ldr	r2, [r7, #12]
 800f3d8:	4313      	orrs	r3, r2
 800f3da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f3dc:	697b      	ldr	r3, [r7, #20]
 800f3de:	f023 0320 	bic.w	r3, r3, #32
 800f3e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f3e4:	683b      	ldr	r3, [r7, #0]
 800f3e6:	689b      	ldr	r3, [r3, #8]
 800f3e8:	011b      	lsls	r3, r3, #4
 800f3ea:	697a      	ldr	r2, [r7, #20]
 800f3ec:	4313      	orrs	r3, r2
 800f3ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	4a29      	ldr	r2, [pc, #164]	; (800f498 <TIM_OC2_SetConfig+0x100>)
 800f3f4:	4293      	cmp	r3, r2
 800f3f6:	d003      	beq.n	800f400 <TIM_OC2_SetConfig+0x68>
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	4a28      	ldr	r2, [pc, #160]	; (800f49c <TIM_OC2_SetConfig+0x104>)
 800f3fc:	4293      	cmp	r3, r2
 800f3fe:	d10d      	bne.n	800f41c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f400:	697b      	ldr	r3, [r7, #20]
 800f402:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f406:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f408:	683b      	ldr	r3, [r7, #0]
 800f40a:	68db      	ldr	r3, [r3, #12]
 800f40c:	011b      	lsls	r3, r3, #4
 800f40e:	697a      	ldr	r2, [r7, #20]
 800f410:	4313      	orrs	r3, r2
 800f412:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f414:	697b      	ldr	r3, [r7, #20]
 800f416:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f41a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	4a1e      	ldr	r2, [pc, #120]	; (800f498 <TIM_OC2_SetConfig+0x100>)
 800f420:	4293      	cmp	r3, r2
 800f422:	d00f      	beq.n	800f444 <TIM_OC2_SetConfig+0xac>
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	4a1d      	ldr	r2, [pc, #116]	; (800f49c <TIM_OC2_SetConfig+0x104>)
 800f428:	4293      	cmp	r3, r2
 800f42a:	d00b      	beq.n	800f444 <TIM_OC2_SetConfig+0xac>
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	4a1c      	ldr	r2, [pc, #112]	; (800f4a0 <TIM_OC2_SetConfig+0x108>)
 800f430:	4293      	cmp	r3, r2
 800f432:	d007      	beq.n	800f444 <TIM_OC2_SetConfig+0xac>
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	4a1b      	ldr	r2, [pc, #108]	; (800f4a4 <TIM_OC2_SetConfig+0x10c>)
 800f438:	4293      	cmp	r3, r2
 800f43a:	d003      	beq.n	800f444 <TIM_OC2_SetConfig+0xac>
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	4a1a      	ldr	r2, [pc, #104]	; (800f4a8 <TIM_OC2_SetConfig+0x110>)
 800f440:	4293      	cmp	r3, r2
 800f442:	d113      	bne.n	800f46c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f444:	693b      	ldr	r3, [r7, #16]
 800f446:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f44a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f44c:	693b      	ldr	r3, [r7, #16]
 800f44e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f452:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f454:	683b      	ldr	r3, [r7, #0]
 800f456:	695b      	ldr	r3, [r3, #20]
 800f458:	009b      	lsls	r3, r3, #2
 800f45a:	693a      	ldr	r2, [r7, #16]
 800f45c:	4313      	orrs	r3, r2
 800f45e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f460:	683b      	ldr	r3, [r7, #0]
 800f462:	699b      	ldr	r3, [r3, #24]
 800f464:	009b      	lsls	r3, r3, #2
 800f466:	693a      	ldr	r2, [r7, #16]
 800f468:	4313      	orrs	r3, r2
 800f46a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	693a      	ldr	r2, [r7, #16]
 800f470:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	68fa      	ldr	r2, [r7, #12]
 800f476:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f478:	683b      	ldr	r3, [r7, #0]
 800f47a:	685a      	ldr	r2, [r3, #4]
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	697a      	ldr	r2, [r7, #20]
 800f484:	621a      	str	r2, [r3, #32]
}
 800f486:	bf00      	nop
 800f488:	371c      	adds	r7, #28
 800f48a:	46bd      	mov	sp, r7
 800f48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f490:	4770      	bx	lr
 800f492:	bf00      	nop
 800f494:	feff8fff 	.word	0xfeff8fff
 800f498:	40010000 	.word	0x40010000
 800f49c:	40010400 	.word	0x40010400
 800f4a0:	40014000 	.word	0x40014000
 800f4a4:	40014400 	.word	0x40014400
 800f4a8:	40014800 	.word	0x40014800

0800f4ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f4ac:	b480      	push	{r7}
 800f4ae:	b087      	sub	sp, #28
 800f4b0:	af00      	add	r7, sp, #0
 800f4b2:	6078      	str	r0, [r7, #4]
 800f4b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	6a1b      	ldr	r3, [r3, #32]
 800f4ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	6a1b      	ldr	r3, [r3, #32]
 800f4c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	685b      	ldr	r3, [r3, #4]
 800f4cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	69db      	ldr	r3, [r3, #28]
 800f4d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f4d4:	68fa      	ldr	r2, [r7, #12]
 800f4d6:	4b33      	ldr	r3, [pc, #204]	; (800f5a4 <TIM_OC3_SetConfig+0xf8>)
 800f4d8:	4013      	ands	r3, r2
 800f4da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f4dc:	68fb      	ldr	r3, [r7, #12]
 800f4de:	f023 0303 	bic.w	r3, r3, #3
 800f4e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f4e4:	683b      	ldr	r3, [r7, #0]
 800f4e6:	681b      	ldr	r3, [r3, #0]
 800f4e8:	68fa      	ldr	r2, [r7, #12]
 800f4ea:	4313      	orrs	r3, r2
 800f4ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f4ee:	697b      	ldr	r3, [r7, #20]
 800f4f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f4f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f4f6:	683b      	ldr	r3, [r7, #0]
 800f4f8:	689b      	ldr	r3, [r3, #8]
 800f4fa:	021b      	lsls	r3, r3, #8
 800f4fc:	697a      	ldr	r2, [r7, #20]
 800f4fe:	4313      	orrs	r3, r2
 800f500:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	4a28      	ldr	r2, [pc, #160]	; (800f5a8 <TIM_OC3_SetConfig+0xfc>)
 800f506:	4293      	cmp	r3, r2
 800f508:	d003      	beq.n	800f512 <TIM_OC3_SetConfig+0x66>
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	4a27      	ldr	r2, [pc, #156]	; (800f5ac <TIM_OC3_SetConfig+0x100>)
 800f50e:	4293      	cmp	r3, r2
 800f510:	d10d      	bne.n	800f52e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f512:	697b      	ldr	r3, [r7, #20]
 800f514:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f518:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f51a:	683b      	ldr	r3, [r7, #0]
 800f51c:	68db      	ldr	r3, [r3, #12]
 800f51e:	021b      	lsls	r3, r3, #8
 800f520:	697a      	ldr	r2, [r7, #20]
 800f522:	4313      	orrs	r3, r2
 800f524:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f526:	697b      	ldr	r3, [r7, #20]
 800f528:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f52c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	4a1d      	ldr	r2, [pc, #116]	; (800f5a8 <TIM_OC3_SetConfig+0xfc>)
 800f532:	4293      	cmp	r3, r2
 800f534:	d00f      	beq.n	800f556 <TIM_OC3_SetConfig+0xaa>
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	4a1c      	ldr	r2, [pc, #112]	; (800f5ac <TIM_OC3_SetConfig+0x100>)
 800f53a:	4293      	cmp	r3, r2
 800f53c:	d00b      	beq.n	800f556 <TIM_OC3_SetConfig+0xaa>
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	4a1b      	ldr	r2, [pc, #108]	; (800f5b0 <TIM_OC3_SetConfig+0x104>)
 800f542:	4293      	cmp	r3, r2
 800f544:	d007      	beq.n	800f556 <TIM_OC3_SetConfig+0xaa>
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	4a1a      	ldr	r2, [pc, #104]	; (800f5b4 <TIM_OC3_SetConfig+0x108>)
 800f54a:	4293      	cmp	r3, r2
 800f54c:	d003      	beq.n	800f556 <TIM_OC3_SetConfig+0xaa>
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	4a19      	ldr	r2, [pc, #100]	; (800f5b8 <TIM_OC3_SetConfig+0x10c>)
 800f552:	4293      	cmp	r3, r2
 800f554:	d113      	bne.n	800f57e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f556:	693b      	ldr	r3, [r7, #16]
 800f558:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f55c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f55e:	693b      	ldr	r3, [r7, #16]
 800f560:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f564:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f566:	683b      	ldr	r3, [r7, #0]
 800f568:	695b      	ldr	r3, [r3, #20]
 800f56a:	011b      	lsls	r3, r3, #4
 800f56c:	693a      	ldr	r2, [r7, #16]
 800f56e:	4313      	orrs	r3, r2
 800f570:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f572:	683b      	ldr	r3, [r7, #0]
 800f574:	699b      	ldr	r3, [r3, #24]
 800f576:	011b      	lsls	r3, r3, #4
 800f578:	693a      	ldr	r2, [r7, #16]
 800f57a:	4313      	orrs	r3, r2
 800f57c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	693a      	ldr	r2, [r7, #16]
 800f582:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	68fa      	ldr	r2, [r7, #12]
 800f588:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f58a:	683b      	ldr	r3, [r7, #0]
 800f58c:	685a      	ldr	r2, [r3, #4]
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	697a      	ldr	r2, [r7, #20]
 800f596:	621a      	str	r2, [r3, #32]
}
 800f598:	bf00      	nop
 800f59a:	371c      	adds	r7, #28
 800f59c:	46bd      	mov	sp, r7
 800f59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5a2:	4770      	bx	lr
 800f5a4:	fffeff8f 	.word	0xfffeff8f
 800f5a8:	40010000 	.word	0x40010000
 800f5ac:	40010400 	.word	0x40010400
 800f5b0:	40014000 	.word	0x40014000
 800f5b4:	40014400 	.word	0x40014400
 800f5b8:	40014800 	.word	0x40014800

0800f5bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f5bc:	b480      	push	{r7}
 800f5be:	b087      	sub	sp, #28
 800f5c0:	af00      	add	r7, sp, #0
 800f5c2:	6078      	str	r0, [r7, #4]
 800f5c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	6a1b      	ldr	r3, [r3, #32]
 800f5ca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	6a1b      	ldr	r3, [r3, #32]
 800f5d0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800f5d4:	687b      	ldr	r3, [r7, #4]
 800f5d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	685b      	ldr	r3, [r3, #4]
 800f5dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	69db      	ldr	r3, [r3, #28]
 800f5e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f5e4:	68fa      	ldr	r2, [r7, #12]
 800f5e6:	4b24      	ldr	r3, [pc, #144]	; (800f678 <TIM_OC4_SetConfig+0xbc>)
 800f5e8:	4013      	ands	r3, r2
 800f5ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f5ec:	68fb      	ldr	r3, [r7, #12]
 800f5ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f5f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f5f4:	683b      	ldr	r3, [r7, #0]
 800f5f6:	681b      	ldr	r3, [r3, #0]
 800f5f8:	021b      	lsls	r3, r3, #8
 800f5fa:	68fa      	ldr	r2, [r7, #12]
 800f5fc:	4313      	orrs	r3, r2
 800f5fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f600:	693b      	ldr	r3, [r7, #16]
 800f602:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f606:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f608:	683b      	ldr	r3, [r7, #0]
 800f60a:	689b      	ldr	r3, [r3, #8]
 800f60c:	031b      	lsls	r3, r3, #12
 800f60e:	693a      	ldr	r2, [r7, #16]
 800f610:	4313      	orrs	r3, r2
 800f612:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	4a19      	ldr	r2, [pc, #100]	; (800f67c <TIM_OC4_SetConfig+0xc0>)
 800f618:	4293      	cmp	r3, r2
 800f61a:	d00f      	beq.n	800f63c <TIM_OC4_SetConfig+0x80>
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	4a18      	ldr	r2, [pc, #96]	; (800f680 <TIM_OC4_SetConfig+0xc4>)
 800f620:	4293      	cmp	r3, r2
 800f622:	d00b      	beq.n	800f63c <TIM_OC4_SetConfig+0x80>
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	4a17      	ldr	r2, [pc, #92]	; (800f684 <TIM_OC4_SetConfig+0xc8>)
 800f628:	4293      	cmp	r3, r2
 800f62a:	d007      	beq.n	800f63c <TIM_OC4_SetConfig+0x80>
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	4a16      	ldr	r2, [pc, #88]	; (800f688 <TIM_OC4_SetConfig+0xcc>)
 800f630:	4293      	cmp	r3, r2
 800f632:	d003      	beq.n	800f63c <TIM_OC4_SetConfig+0x80>
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	4a15      	ldr	r2, [pc, #84]	; (800f68c <TIM_OC4_SetConfig+0xd0>)
 800f638:	4293      	cmp	r3, r2
 800f63a:	d109      	bne.n	800f650 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f63c:	697b      	ldr	r3, [r7, #20]
 800f63e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f642:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f644:	683b      	ldr	r3, [r7, #0]
 800f646:	695b      	ldr	r3, [r3, #20]
 800f648:	019b      	lsls	r3, r3, #6
 800f64a:	697a      	ldr	r2, [r7, #20]
 800f64c:	4313      	orrs	r3, r2
 800f64e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	697a      	ldr	r2, [r7, #20]
 800f654:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	68fa      	ldr	r2, [r7, #12]
 800f65a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f65c:	683b      	ldr	r3, [r7, #0]
 800f65e:	685a      	ldr	r2, [r3, #4]
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	693a      	ldr	r2, [r7, #16]
 800f668:	621a      	str	r2, [r3, #32]
}
 800f66a:	bf00      	nop
 800f66c:	371c      	adds	r7, #28
 800f66e:	46bd      	mov	sp, r7
 800f670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f674:	4770      	bx	lr
 800f676:	bf00      	nop
 800f678:	feff8fff 	.word	0xfeff8fff
 800f67c:	40010000 	.word	0x40010000
 800f680:	40010400 	.word	0x40010400
 800f684:	40014000 	.word	0x40014000
 800f688:	40014400 	.word	0x40014400
 800f68c:	40014800 	.word	0x40014800

0800f690 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f690:	b480      	push	{r7}
 800f692:	b087      	sub	sp, #28
 800f694:	af00      	add	r7, sp, #0
 800f696:	6078      	str	r0, [r7, #4]
 800f698:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	6a1b      	ldr	r3, [r3, #32]
 800f69e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	6a1b      	ldr	r3, [r3, #32]
 800f6a4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	685b      	ldr	r3, [r3, #4]
 800f6b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f6b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f6b8:	68fa      	ldr	r2, [r7, #12]
 800f6ba:	4b21      	ldr	r3, [pc, #132]	; (800f740 <TIM_OC5_SetConfig+0xb0>)
 800f6bc:	4013      	ands	r3, r2
 800f6be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f6c0:	683b      	ldr	r3, [r7, #0]
 800f6c2:	681b      	ldr	r3, [r3, #0]
 800f6c4:	68fa      	ldr	r2, [r7, #12]
 800f6c6:	4313      	orrs	r3, r2
 800f6c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f6ca:	693b      	ldr	r3, [r7, #16]
 800f6cc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800f6d0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f6d2:	683b      	ldr	r3, [r7, #0]
 800f6d4:	689b      	ldr	r3, [r3, #8]
 800f6d6:	041b      	lsls	r3, r3, #16
 800f6d8:	693a      	ldr	r2, [r7, #16]
 800f6da:	4313      	orrs	r3, r2
 800f6dc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	4a18      	ldr	r2, [pc, #96]	; (800f744 <TIM_OC5_SetConfig+0xb4>)
 800f6e2:	4293      	cmp	r3, r2
 800f6e4:	d00f      	beq.n	800f706 <TIM_OC5_SetConfig+0x76>
 800f6e6:	687b      	ldr	r3, [r7, #4]
 800f6e8:	4a17      	ldr	r2, [pc, #92]	; (800f748 <TIM_OC5_SetConfig+0xb8>)
 800f6ea:	4293      	cmp	r3, r2
 800f6ec:	d00b      	beq.n	800f706 <TIM_OC5_SetConfig+0x76>
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	4a16      	ldr	r2, [pc, #88]	; (800f74c <TIM_OC5_SetConfig+0xbc>)
 800f6f2:	4293      	cmp	r3, r2
 800f6f4:	d007      	beq.n	800f706 <TIM_OC5_SetConfig+0x76>
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	4a15      	ldr	r2, [pc, #84]	; (800f750 <TIM_OC5_SetConfig+0xc0>)
 800f6fa:	4293      	cmp	r3, r2
 800f6fc:	d003      	beq.n	800f706 <TIM_OC5_SetConfig+0x76>
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	4a14      	ldr	r2, [pc, #80]	; (800f754 <TIM_OC5_SetConfig+0xc4>)
 800f702:	4293      	cmp	r3, r2
 800f704:	d109      	bne.n	800f71a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800f706:	697b      	ldr	r3, [r7, #20]
 800f708:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f70c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800f70e:	683b      	ldr	r3, [r7, #0]
 800f710:	695b      	ldr	r3, [r3, #20]
 800f712:	021b      	lsls	r3, r3, #8
 800f714:	697a      	ldr	r2, [r7, #20]
 800f716:	4313      	orrs	r3, r2
 800f718:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	697a      	ldr	r2, [r7, #20]
 800f71e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	68fa      	ldr	r2, [r7, #12]
 800f724:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800f726:	683b      	ldr	r3, [r7, #0]
 800f728:	685a      	ldr	r2, [r3, #4]
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	693a      	ldr	r2, [r7, #16]
 800f732:	621a      	str	r2, [r3, #32]
}
 800f734:	bf00      	nop
 800f736:	371c      	adds	r7, #28
 800f738:	46bd      	mov	sp, r7
 800f73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f73e:	4770      	bx	lr
 800f740:	fffeff8f 	.word	0xfffeff8f
 800f744:	40010000 	.word	0x40010000
 800f748:	40010400 	.word	0x40010400
 800f74c:	40014000 	.word	0x40014000
 800f750:	40014400 	.word	0x40014400
 800f754:	40014800 	.word	0x40014800

0800f758 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f758:	b480      	push	{r7}
 800f75a:	b087      	sub	sp, #28
 800f75c:	af00      	add	r7, sp, #0
 800f75e:	6078      	str	r0, [r7, #4]
 800f760:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	6a1b      	ldr	r3, [r3, #32]
 800f766:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	6a1b      	ldr	r3, [r3, #32]
 800f76c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	685b      	ldr	r3, [r3, #4]
 800f778:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f77a:	687b      	ldr	r3, [r7, #4]
 800f77c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f77e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800f780:	68fa      	ldr	r2, [r7, #12]
 800f782:	4b22      	ldr	r3, [pc, #136]	; (800f80c <TIM_OC6_SetConfig+0xb4>)
 800f784:	4013      	ands	r3, r2
 800f786:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f788:	683b      	ldr	r3, [r7, #0]
 800f78a:	681b      	ldr	r3, [r3, #0]
 800f78c:	021b      	lsls	r3, r3, #8
 800f78e:	68fa      	ldr	r2, [r7, #12]
 800f790:	4313      	orrs	r3, r2
 800f792:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800f794:	693b      	ldr	r3, [r7, #16]
 800f796:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f79a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800f79c:	683b      	ldr	r3, [r7, #0]
 800f79e:	689b      	ldr	r3, [r3, #8]
 800f7a0:	051b      	lsls	r3, r3, #20
 800f7a2:	693a      	ldr	r2, [r7, #16]
 800f7a4:	4313      	orrs	r3, r2
 800f7a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	4a19      	ldr	r2, [pc, #100]	; (800f810 <TIM_OC6_SetConfig+0xb8>)
 800f7ac:	4293      	cmp	r3, r2
 800f7ae:	d00f      	beq.n	800f7d0 <TIM_OC6_SetConfig+0x78>
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	4a18      	ldr	r2, [pc, #96]	; (800f814 <TIM_OC6_SetConfig+0xbc>)
 800f7b4:	4293      	cmp	r3, r2
 800f7b6:	d00b      	beq.n	800f7d0 <TIM_OC6_SetConfig+0x78>
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	4a17      	ldr	r2, [pc, #92]	; (800f818 <TIM_OC6_SetConfig+0xc0>)
 800f7bc:	4293      	cmp	r3, r2
 800f7be:	d007      	beq.n	800f7d0 <TIM_OC6_SetConfig+0x78>
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	4a16      	ldr	r2, [pc, #88]	; (800f81c <TIM_OC6_SetConfig+0xc4>)
 800f7c4:	4293      	cmp	r3, r2
 800f7c6:	d003      	beq.n	800f7d0 <TIM_OC6_SetConfig+0x78>
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	4a15      	ldr	r2, [pc, #84]	; (800f820 <TIM_OC6_SetConfig+0xc8>)
 800f7cc:	4293      	cmp	r3, r2
 800f7ce:	d109      	bne.n	800f7e4 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800f7d0:	697b      	ldr	r3, [r7, #20]
 800f7d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800f7d6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800f7d8:	683b      	ldr	r3, [r7, #0]
 800f7da:	695b      	ldr	r3, [r3, #20]
 800f7dc:	029b      	lsls	r3, r3, #10
 800f7de:	697a      	ldr	r2, [r7, #20]
 800f7e0:	4313      	orrs	r3, r2
 800f7e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	697a      	ldr	r2, [r7, #20]
 800f7e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	68fa      	ldr	r2, [r7, #12]
 800f7ee:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800f7f0:	683b      	ldr	r3, [r7, #0]
 800f7f2:	685a      	ldr	r2, [r3, #4]
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	693a      	ldr	r2, [r7, #16]
 800f7fc:	621a      	str	r2, [r3, #32]
}
 800f7fe:	bf00      	nop
 800f800:	371c      	adds	r7, #28
 800f802:	46bd      	mov	sp, r7
 800f804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f808:	4770      	bx	lr
 800f80a:	bf00      	nop
 800f80c:	feff8fff 	.word	0xfeff8fff
 800f810:	40010000 	.word	0x40010000
 800f814:	40010400 	.word	0x40010400
 800f818:	40014000 	.word	0x40014000
 800f81c:	40014400 	.word	0x40014400
 800f820:	40014800 	.word	0x40014800

0800f824 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f824:	b480      	push	{r7}
 800f826:	b087      	sub	sp, #28
 800f828:	af00      	add	r7, sp, #0
 800f82a:	60f8      	str	r0, [r7, #12]
 800f82c:	60b9      	str	r1, [r7, #8]
 800f82e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	6a1b      	ldr	r3, [r3, #32]
 800f834:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f836:	68fb      	ldr	r3, [r7, #12]
 800f838:	6a1b      	ldr	r3, [r3, #32]
 800f83a:	f023 0201 	bic.w	r2, r3, #1
 800f83e:	68fb      	ldr	r3, [r7, #12]
 800f840:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f842:	68fb      	ldr	r3, [r7, #12]
 800f844:	699b      	ldr	r3, [r3, #24]
 800f846:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f848:	693b      	ldr	r3, [r7, #16]
 800f84a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800f84e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	011b      	lsls	r3, r3, #4
 800f854:	693a      	ldr	r2, [r7, #16]
 800f856:	4313      	orrs	r3, r2
 800f858:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f85a:	697b      	ldr	r3, [r7, #20]
 800f85c:	f023 030a 	bic.w	r3, r3, #10
 800f860:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f862:	697a      	ldr	r2, [r7, #20]
 800f864:	68bb      	ldr	r3, [r7, #8]
 800f866:	4313      	orrs	r3, r2
 800f868:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f86a:	68fb      	ldr	r3, [r7, #12]
 800f86c:	693a      	ldr	r2, [r7, #16]
 800f86e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f870:	68fb      	ldr	r3, [r7, #12]
 800f872:	697a      	ldr	r2, [r7, #20]
 800f874:	621a      	str	r2, [r3, #32]
}
 800f876:	bf00      	nop
 800f878:	371c      	adds	r7, #28
 800f87a:	46bd      	mov	sp, r7
 800f87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f880:	4770      	bx	lr

0800f882 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f882:	b480      	push	{r7}
 800f884:	b087      	sub	sp, #28
 800f886:	af00      	add	r7, sp, #0
 800f888:	60f8      	str	r0, [r7, #12]
 800f88a:	60b9      	str	r1, [r7, #8]
 800f88c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800f88e:	68fb      	ldr	r3, [r7, #12]
 800f890:	6a1b      	ldr	r3, [r3, #32]
 800f892:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f894:	68fb      	ldr	r3, [r7, #12]
 800f896:	6a1b      	ldr	r3, [r3, #32]
 800f898:	f023 0210 	bic.w	r2, r3, #16
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f8a0:	68fb      	ldr	r3, [r7, #12]
 800f8a2:	699b      	ldr	r3, [r3, #24]
 800f8a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f8a6:	693b      	ldr	r3, [r7, #16]
 800f8a8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800f8ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	031b      	lsls	r3, r3, #12
 800f8b2:	693a      	ldr	r2, [r7, #16]
 800f8b4:	4313      	orrs	r3, r2
 800f8b6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f8b8:	697b      	ldr	r3, [r7, #20]
 800f8ba:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800f8be:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f8c0:	68bb      	ldr	r3, [r7, #8]
 800f8c2:	011b      	lsls	r3, r3, #4
 800f8c4:	697a      	ldr	r2, [r7, #20]
 800f8c6:	4313      	orrs	r3, r2
 800f8c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f8ca:	68fb      	ldr	r3, [r7, #12]
 800f8cc:	693a      	ldr	r2, [r7, #16]
 800f8ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f8d0:	68fb      	ldr	r3, [r7, #12]
 800f8d2:	697a      	ldr	r2, [r7, #20]
 800f8d4:	621a      	str	r2, [r3, #32]
}
 800f8d6:	bf00      	nop
 800f8d8:	371c      	adds	r7, #28
 800f8da:	46bd      	mov	sp, r7
 800f8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8e0:	4770      	bx	lr
	...

0800f8e4 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f8e4:	b480      	push	{r7}
 800f8e6:	b085      	sub	sp, #20
 800f8e8:	af00      	add	r7, sp, #0
 800f8ea:	6078      	str	r0, [r7, #4]
 800f8ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	689b      	ldr	r3, [r3, #8]
 800f8f2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f8f4:	68fa      	ldr	r2, [r7, #12]
 800f8f6:	4b09      	ldr	r3, [pc, #36]	; (800f91c <TIM_ITRx_SetConfig+0x38>)
 800f8f8:	4013      	ands	r3, r2
 800f8fa:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f8fc:	683a      	ldr	r2, [r7, #0]
 800f8fe:	68fb      	ldr	r3, [r7, #12]
 800f900:	4313      	orrs	r3, r2
 800f902:	f043 0307 	orr.w	r3, r3, #7
 800f906:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	68fa      	ldr	r2, [r7, #12]
 800f90c:	609a      	str	r2, [r3, #8]
}
 800f90e:	bf00      	nop
 800f910:	3714      	adds	r7, #20
 800f912:	46bd      	mov	sp, r7
 800f914:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f918:	4770      	bx	lr
 800f91a:	bf00      	nop
 800f91c:	ffcfff8f 	.word	0xffcfff8f

0800f920 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f920:	b480      	push	{r7}
 800f922:	b087      	sub	sp, #28
 800f924:	af00      	add	r7, sp, #0
 800f926:	60f8      	str	r0, [r7, #12]
 800f928:	60b9      	str	r1, [r7, #8]
 800f92a:	607a      	str	r2, [r7, #4]
 800f92c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f92e:	68fb      	ldr	r3, [r7, #12]
 800f930:	689b      	ldr	r3, [r3, #8]
 800f932:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f934:	697b      	ldr	r3, [r7, #20]
 800f936:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800f93a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f93c:	683b      	ldr	r3, [r7, #0]
 800f93e:	021a      	lsls	r2, r3, #8
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	431a      	orrs	r2, r3
 800f944:	68bb      	ldr	r3, [r7, #8]
 800f946:	4313      	orrs	r3, r2
 800f948:	697a      	ldr	r2, [r7, #20]
 800f94a:	4313      	orrs	r3, r2
 800f94c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f94e:	68fb      	ldr	r3, [r7, #12]
 800f950:	697a      	ldr	r2, [r7, #20]
 800f952:	609a      	str	r2, [r3, #8]
}
 800f954:	bf00      	nop
 800f956:	371c      	adds	r7, #28
 800f958:	46bd      	mov	sp, r7
 800f95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f95e:	4770      	bx	lr

0800f960 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800f960:	b480      	push	{r7}
 800f962:	b087      	sub	sp, #28
 800f964:	af00      	add	r7, sp, #0
 800f966:	60f8      	str	r0, [r7, #12]
 800f968:	60b9      	str	r1, [r7, #8]
 800f96a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800f96c:	68bb      	ldr	r3, [r7, #8]
 800f96e:	f003 031f 	and.w	r3, r3, #31
 800f972:	2201      	movs	r2, #1
 800f974:	fa02 f303 	lsl.w	r3, r2, r3
 800f978:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	6a1a      	ldr	r2, [r3, #32]
 800f97e:	697b      	ldr	r3, [r7, #20]
 800f980:	43db      	mvns	r3, r3
 800f982:	401a      	ands	r2, r3
 800f984:	68fb      	ldr	r3, [r7, #12]
 800f986:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800f988:	68fb      	ldr	r3, [r7, #12]
 800f98a:	6a1a      	ldr	r2, [r3, #32]
 800f98c:	68bb      	ldr	r3, [r7, #8]
 800f98e:	f003 031f 	and.w	r3, r3, #31
 800f992:	6879      	ldr	r1, [r7, #4]
 800f994:	fa01 f303 	lsl.w	r3, r1, r3
 800f998:	431a      	orrs	r2, r3
 800f99a:	68fb      	ldr	r3, [r7, #12]
 800f99c:	621a      	str	r2, [r3, #32]
}
 800f99e:	bf00      	nop
 800f9a0:	371c      	adds	r7, #28
 800f9a2:	46bd      	mov	sp, r7
 800f9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9a8:	4770      	bx	lr
	...

0800f9ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f9ac:	b480      	push	{r7}
 800f9ae:	b085      	sub	sp, #20
 800f9b0:	af00      	add	r7, sp, #0
 800f9b2:	6078      	str	r0, [r7, #4]
 800f9b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f9bc:	2b01      	cmp	r3, #1
 800f9be:	d101      	bne.n	800f9c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f9c0:	2302      	movs	r3, #2
 800f9c2:	e06d      	b.n	800faa0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	2201      	movs	r2, #1
 800f9c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	2202      	movs	r2, #2
 800f9d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	681b      	ldr	r3, [r3, #0]
 800f9d8:	685b      	ldr	r3, [r3, #4]
 800f9da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	681b      	ldr	r3, [r3, #0]
 800f9e0:	689b      	ldr	r3, [r3, #8]
 800f9e2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	681b      	ldr	r3, [r3, #0]
 800f9e8:	4a30      	ldr	r2, [pc, #192]	; (800faac <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f9ea:	4293      	cmp	r3, r2
 800f9ec:	d004      	beq.n	800f9f8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	681b      	ldr	r3, [r3, #0]
 800f9f2:	4a2f      	ldr	r2, [pc, #188]	; (800fab0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800f9f4:	4293      	cmp	r3, r2
 800f9f6:	d108      	bne.n	800fa0a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f9f8:	68fb      	ldr	r3, [r7, #12]
 800f9fa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800f9fe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800fa00:	683b      	ldr	r3, [r7, #0]
 800fa02:	685b      	ldr	r3, [r3, #4]
 800fa04:	68fa      	ldr	r2, [r7, #12]
 800fa06:	4313      	orrs	r3, r2
 800fa08:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fa0a:	68fb      	ldr	r3, [r7, #12]
 800fa0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fa10:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fa12:	683b      	ldr	r3, [r7, #0]
 800fa14:	681b      	ldr	r3, [r3, #0]
 800fa16:	68fa      	ldr	r2, [r7, #12]
 800fa18:	4313      	orrs	r3, r2
 800fa1a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	681b      	ldr	r3, [r3, #0]
 800fa20:	68fa      	ldr	r2, [r7, #12]
 800fa22:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	681b      	ldr	r3, [r3, #0]
 800fa28:	4a20      	ldr	r2, [pc, #128]	; (800faac <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fa2a:	4293      	cmp	r3, r2
 800fa2c:	d022      	beq.n	800fa74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	681b      	ldr	r3, [r3, #0]
 800fa32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fa36:	d01d      	beq.n	800fa74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	681b      	ldr	r3, [r3, #0]
 800fa3c:	4a1d      	ldr	r2, [pc, #116]	; (800fab4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800fa3e:	4293      	cmp	r3, r2
 800fa40:	d018      	beq.n	800fa74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	681b      	ldr	r3, [r3, #0]
 800fa46:	4a1c      	ldr	r2, [pc, #112]	; (800fab8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800fa48:	4293      	cmp	r3, r2
 800fa4a:	d013      	beq.n	800fa74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	681b      	ldr	r3, [r3, #0]
 800fa50:	4a1a      	ldr	r2, [pc, #104]	; (800fabc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800fa52:	4293      	cmp	r3, r2
 800fa54:	d00e      	beq.n	800fa74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	681b      	ldr	r3, [r3, #0]
 800fa5a:	4a15      	ldr	r2, [pc, #84]	; (800fab0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800fa5c:	4293      	cmp	r3, r2
 800fa5e:	d009      	beq.n	800fa74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	4a16      	ldr	r2, [pc, #88]	; (800fac0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800fa66:	4293      	cmp	r3, r2
 800fa68:	d004      	beq.n	800fa74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	681b      	ldr	r3, [r3, #0]
 800fa6e:	4a15      	ldr	r2, [pc, #84]	; (800fac4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800fa70:	4293      	cmp	r3, r2
 800fa72:	d10c      	bne.n	800fa8e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fa74:	68bb      	ldr	r3, [r7, #8]
 800fa76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fa7a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fa7c:	683b      	ldr	r3, [r7, #0]
 800fa7e:	689b      	ldr	r3, [r3, #8]
 800fa80:	68ba      	ldr	r2, [r7, #8]
 800fa82:	4313      	orrs	r3, r2
 800fa84:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	681b      	ldr	r3, [r3, #0]
 800fa8a:	68ba      	ldr	r2, [r7, #8]
 800fa8c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	2201      	movs	r2, #1
 800fa92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	2200      	movs	r2, #0
 800fa9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800fa9e:	2300      	movs	r3, #0
}
 800faa0:	4618      	mov	r0, r3
 800faa2:	3714      	adds	r7, #20
 800faa4:	46bd      	mov	sp, r7
 800faa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faaa:	4770      	bx	lr
 800faac:	40010000 	.word	0x40010000
 800fab0:	40010400 	.word	0x40010400
 800fab4:	40000400 	.word	0x40000400
 800fab8:	40000800 	.word	0x40000800
 800fabc:	40000c00 	.word	0x40000c00
 800fac0:	40001800 	.word	0x40001800
 800fac4:	40014000 	.word	0x40014000

0800fac8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800fac8:	b480      	push	{r7}
 800faca:	b085      	sub	sp, #20
 800facc:	af00      	add	r7, sp, #0
 800face:	6078      	str	r0, [r7, #4]
 800fad0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800fad2:	2300      	movs	r3, #0
 800fad4:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fadc:	2b01      	cmp	r3, #1
 800fade:	d101      	bne.n	800fae4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800fae0:	2302      	movs	r3, #2
 800fae2:	e065      	b.n	800fbb0 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	2201      	movs	r2, #1
 800fae8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800faec:	68fb      	ldr	r3, [r7, #12]
 800faee:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800faf2:	683b      	ldr	r3, [r7, #0]
 800faf4:	68db      	ldr	r3, [r3, #12]
 800faf6:	4313      	orrs	r3, r2
 800faf8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800fafa:	68fb      	ldr	r3, [r7, #12]
 800fafc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800fb00:	683b      	ldr	r3, [r7, #0]
 800fb02:	689b      	ldr	r3, [r3, #8]
 800fb04:	4313      	orrs	r3, r2
 800fb06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800fb08:	68fb      	ldr	r3, [r7, #12]
 800fb0a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800fb0e:	683b      	ldr	r3, [r7, #0]
 800fb10:	685b      	ldr	r3, [r3, #4]
 800fb12:	4313      	orrs	r3, r2
 800fb14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800fb16:	68fb      	ldr	r3, [r7, #12]
 800fb18:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800fb1c:	683b      	ldr	r3, [r7, #0]
 800fb1e:	681b      	ldr	r3, [r3, #0]
 800fb20:	4313      	orrs	r3, r2
 800fb22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800fb2a:	683b      	ldr	r3, [r7, #0]
 800fb2c:	691b      	ldr	r3, [r3, #16]
 800fb2e:	4313      	orrs	r3, r2
 800fb30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800fb32:	68fb      	ldr	r3, [r7, #12]
 800fb34:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800fb38:	683b      	ldr	r3, [r7, #0]
 800fb3a:	695b      	ldr	r3, [r3, #20]
 800fb3c:	4313      	orrs	r3, r2
 800fb3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800fb40:	68fb      	ldr	r3, [r7, #12]
 800fb42:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800fb46:	683b      	ldr	r3, [r7, #0]
 800fb48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fb4a:	4313      	orrs	r3, r2
 800fb4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800fb4e:	68fb      	ldr	r3, [r7, #12]
 800fb50:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800fb54:	683b      	ldr	r3, [r7, #0]
 800fb56:	699b      	ldr	r3, [r3, #24]
 800fb58:	041b      	lsls	r3, r3, #16
 800fb5a:	4313      	orrs	r3, r2
 800fb5c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	681b      	ldr	r3, [r3, #0]
 800fb62:	4a16      	ldr	r2, [pc, #88]	; (800fbbc <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800fb64:	4293      	cmp	r3, r2
 800fb66:	d004      	beq.n	800fb72 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	681b      	ldr	r3, [r3, #0]
 800fb6c:	4a14      	ldr	r2, [pc, #80]	; (800fbc0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800fb6e:	4293      	cmp	r3, r2
 800fb70:	d115      	bne.n	800fb9e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800fb72:	68fb      	ldr	r3, [r7, #12]
 800fb74:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800fb78:	683b      	ldr	r3, [r7, #0]
 800fb7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fb7c:	051b      	lsls	r3, r3, #20
 800fb7e:	4313      	orrs	r3, r2
 800fb80:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800fb82:	68fb      	ldr	r3, [r7, #12]
 800fb84:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800fb88:	683b      	ldr	r3, [r7, #0]
 800fb8a:	69db      	ldr	r3, [r3, #28]
 800fb8c:	4313      	orrs	r3, r2
 800fb8e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800fb96:	683b      	ldr	r3, [r7, #0]
 800fb98:	6a1b      	ldr	r3, [r3, #32]
 800fb9a:	4313      	orrs	r3, r2
 800fb9c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	681b      	ldr	r3, [r3, #0]
 800fba2:	68fa      	ldr	r2, [r7, #12]
 800fba4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	2200      	movs	r2, #0
 800fbaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800fbae:	2300      	movs	r3, #0
}
 800fbb0:	4618      	mov	r0, r3
 800fbb2:	3714      	adds	r7, #20
 800fbb4:	46bd      	mov	sp, r7
 800fbb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbba:	4770      	bx	lr
 800fbbc:	40010000 	.word	0x40010000
 800fbc0:	40010400 	.word	0x40010400

0800fbc4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fbc4:	b480      	push	{r7}
 800fbc6:	b083      	sub	sp, #12
 800fbc8:	af00      	add	r7, sp, #0
 800fbca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fbcc:	bf00      	nop
 800fbce:	370c      	adds	r7, #12
 800fbd0:	46bd      	mov	sp, r7
 800fbd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd6:	4770      	bx	lr

0800fbd8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fbd8:	b480      	push	{r7}
 800fbda:	b083      	sub	sp, #12
 800fbdc:	af00      	add	r7, sp, #0
 800fbde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fbe0:	bf00      	nop
 800fbe2:	370c      	adds	r7, #12
 800fbe4:	46bd      	mov	sp, r7
 800fbe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbea:	4770      	bx	lr

0800fbec <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800fbec:	b480      	push	{r7}
 800fbee:	b083      	sub	sp, #12
 800fbf0:	af00      	add	r7, sp, #0
 800fbf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800fbf4:	bf00      	nop
 800fbf6:	370c      	adds	r7, #12
 800fbf8:	46bd      	mov	sp, r7
 800fbfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbfe:	4770      	bx	lr

0800fc00 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fc00:	b580      	push	{r7, lr}
 800fc02:	b082      	sub	sp, #8
 800fc04:	af00      	add	r7, sp, #0
 800fc06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	2b00      	cmp	r3, #0
 800fc0c:	d101      	bne.n	800fc12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fc0e:	2301      	movs	r3, #1
 800fc10:	e042      	b.n	800fc98 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d106      	bne.n	800fc2a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	2200      	movs	r2, #0
 800fc20:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fc24:	6878      	ldr	r0, [r7, #4]
 800fc26:	f7f3 fb75 	bl	8003314 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	2224      	movs	r2, #36	; 0x24
 800fc2e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	681b      	ldr	r3, [r3, #0]
 800fc36:	681a      	ldr	r2, [r3, #0]
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	f022 0201 	bic.w	r2, r2, #1
 800fc40:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fc46:	2b00      	cmp	r3, #0
 800fc48:	d002      	beq.n	800fc50 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800fc4a:	6878      	ldr	r0, [r7, #4]
 800fc4c:	f001 fb8c 	bl	8011368 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fc50:	6878      	ldr	r0, [r7, #4]
 800fc52:	f000 fe21 	bl	8010898 <UART_SetConfig>
 800fc56:	4603      	mov	r3, r0
 800fc58:	2b01      	cmp	r3, #1
 800fc5a:	d101      	bne.n	800fc60 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800fc5c:	2301      	movs	r3, #1
 800fc5e:	e01b      	b.n	800fc98 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	681b      	ldr	r3, [r3, #0]
 800fc64:	685a      	ldr	r2, [r3, #4]
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	681b      	ldr	r3, [r3, #0]
 800fc6a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800fc6e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	681b      	ldr	r3, [r3, #0]
 800fc74:	689a      	ldr	r2, [r3, #8]
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	681b      	ldr	r3, [r3, #0]
 800fc7a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800fc7e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	681b      	ldr	r3, [r3, #0]
 800fc84:	681a      	ldr	r2, [r3, #0]
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	681b      	ldr	r3, [r3, #0]
 800fc8a:	f042 0201 	orr.w	r2, r2, #1
 800fc8e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fc90:	6878      	ldr	r0, [r7, #4]
 800fc92:	f001 fc0b 	bl	80114ac <UART_CheckIdleState>
 800fc96:	4603      	mov	r3, r0
}
 800fc98:	4618      	mov	r0, r3
 800fc9a:	3708      	adds	r7, #8
 800fc9c:	46bd      	mov	sp, r7
 800fc9e:	bd80      	pop	{r7, pc}

0800fca0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fca0:	b580      	push	{r7, lr}
 800fca2:	b08a      	sub	sp, #40	; 0x28
 800fca4:	af02      	add	r7, sp, #8
 800fca6:	60f8      	str	r0, [r7, #12]
 800fca8:	60b9      	str	r1, [r7, #8]
 800fcaa:	603b      	str	r3, [r7, #0]
 800fcac:	4613      	mov	r3, r2
 800fcae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800fcb0:	68fb      	ldr	r3, [r7, #12]
 800fcb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fcb6:	2b20      	cmp	r3, #32
 800fcb8:	d17b      	bne.n	800fdb2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800fcba:	68bb      	ldr	r3, [r7, #8]
 800fcbc:	2b00      	cmp	r3, #0
 800fcbe:	d002      	beq.n	800fcc6 <HAL_UART_Transmit+0x26>
 800fcc0:	88fb      	ldrh	r3, [r7, #6]
 800fcc2:	2b00      	cmp	r3, #0
 800fcc4:	d101      	bne.n	800fcca <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800fcc6:	2301      	movs	r3, #1
 800fcc8:	e074      	b.n	800fdb4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fcca:	68fb      	ldr	r3, [r7, #12]
 800fccc:	2200      	movs	r2, #0
 800fcce:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800fcd2:	68fb      	ldr	r3, [r7, #12]
 800fcd4:	2221      	movs	r2, #33	; 0x21
 800fcd6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800fcda:	f7f3 fe8f 	bl	80039fc <HAL_GetTick>
 800fcde:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800fce0:	68fb      	ldr	r3, [r7, #12]
 800fce2:	88fa      	ldrh	r2, [r7, #6]
 800fce4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800fce8:	68fb      	ldr	r3, [r7, #12]
 800fcea:	88fa      	ldrh	r2, [r7, #6]
 800fcec:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fcf0:	68fb      	ldr	r3, [r7, #12]
 800fcf2:	689b      	ldr	r3, [r3, #8]
 800fcf4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fcf8:	d108      	bne.n	800fd0c <HAL_UART_Transmit+0x6c>
 800fcfa:	68fb      	ldr	r3, [r7, #12]
 800fcfc:	691b      	ldr	r3, [r3, #16]
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d104      	bne.n	800fd0c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800fd02:	2300      	movs	r3, #0
 800fd04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800fd06:	68bb      	ldr	r3, [r7, #8]
 800fd08:	61bb      	str	r3, [r7, #24]
 800fd0a:	e003      	b.n	800fd14 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800fd0c:	68bb      	ldr	r3, [r7, #8]
 800fd0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800fd10:	2300      	movs	r3, #0
 800fd12:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800fd14:	e030      	b.n	800fd78 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800fd16:	683b      	ldr	r3, [r7, #0]
 800fd18:	9300      	str	r3, [sp, #0]
 800fd1a:	697b      	ldr	r3, [r7, #20]
 800fd1c:	2200      	movs	r2, #0
 800fd1e:	2180      	movs	r1, #128	; 0x80
 800fd20:	68f8      	ldr	r0, [r7, #12]
 800fd22:	f001 fc6d 	bl	8011600 <UART_WaitOnFlagUntilTimeout>
 800fd26:	4603      	mov	r3, r0
 800fd28:	2b00      	cmp	r3, #0
 800fd2a:	d005      	beq.n	800fd38 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800fd2c:	68fb      	ldr	r3, [r7, #12]
 800fd2e:	2220      	movs	r2, #32
 800fd30:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 800fd34:	2303      	movs	r3, #3
 800fd36:	e03d      	b.n	800fdb4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800fd38:	69fb      	ldr	r3, [r7, #28]
 800fd3a:	2b00      	cmp	r3, #0
 800fd3c:	d10b      	bne.n	800fd56 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800fd3e:	69bb      	ldr	r3, [r7, #24]
 800fd40:	881b      	ldrh	r3, [r3, #0]
 800fd42:	461a      	mov	r2, r3
 800fd44:	68fb      	ldr	r3, [r7, #12]
 800fd46:	681b      	ldr	r3, [r3, #0]
 800fd48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800fd4c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800fd4e:	69bb      	ldr	r3, [r7, #24]
 800fd50:	3302      	adds	r3, #2
 800fd52:	61bb      	str	r3, [r7, #24]
 800fd54:	e007      	b.n	800fd66 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800fd56:	69fb      	ldr	r3, [r7, #28]
 800fd58:	781a      	ldrb	r2, [r3, #0]
 800fd5a:	68fb      	ldr	r3, [r7, #12]
 800fd5c:	681b      	ldr	r3, [r3, #0]
 800fd5e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800fd60:	69fb      	ldr	r3, [r7, #28]
 800fd62:	3301      	adds	r3, #1
 800fd64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800fd66:	68fb      	ldr	r3, [r7, #12]
 800fd68:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800fd6c:	b29b      	uxth	r3, r3
 800fd6e:	3b01      	subs	r3, #1
 800fd70:	b29a      	uxth	r2, r3
 800fd72:	68fb      	ldr	r3, [r7, #12]
 800fd74:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800fd78:	68fb      	ldr	r3, [r7, #12]
 800fd7a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800fd7e:	b29b      	uxth	r3, r3
 800fd80:	2b00      	cmp	r3, #0
 800fd82:	d1c8      	bne.n	800fd16 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800fd84:	683b      	ldr	r3, [r7, #0]
 800fd86:	9300      	str	r3, [sp, #0]
 800fd88:	697b      	ldr	r3, [r7, #20]
 800fd8a:	2200      	movs	r2, #0
 800fd8c:	2140      	movs	r1, #64	; 0x40
 800fd8e:	68f8      	ldr	r0, [r7, #12]
 800fd90:	f001 fc36 	bl	8011600 <UART_WaitOnFlagUntilTimeout>
 800fd94:	4603      	mov	r3, r0
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	d005      	beq.n	800fda6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800fd9a:	68fb      	ldr	r3, [r7, #12]
 800fd9c:	2220      	movs	r2, #32
 800fd9e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 800fda2:	2303      	movs	r3, #3
 800fda4:	e006      	b.n	800fdb4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800fda6:	68fb      	ldr	r3, [r7, #12]
 800fda8:	2220      	movs	r2, #32
 800fdaa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800fdae:	2300      	movs	r3, #0
 800fdb0:	e000      	b.n	800fdb4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800fdb2:	2302      	movs	r3, #2
  }
}
 800fdb4:	4618      	mov	r0, r3
 800fdb6:	3720      	adds	r7, #32
 800fdb8:	46bd      	mov	sp, r7
 800fdba:	bd80      	pop	{r7, pc}

0800fdbc <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fdbc:	b580      	push	{r7, lr}
 800fdbe:	b08a      	sub	sp, #40	; 0x28
 800fdc0:	af02      	add	r7, sp, #8
 800fdc2:	60f8      	str	r0, [r7, #12]
 800fdc4:	60b9      	str	r1, [r7, #8]
 800fdc6:	603b      	str	r3, [r7, #0]
 800fdc8:	4613      	mov	r3, r2
 800fdca:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800fdcc:	68fb      	ldr	r3, [r7, #12]
 800fdce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fdd2:	2b20      	cmp	r3, #32
 800fdd4:	f040 80b5 	bne.w	800ff42 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800fdd8:	68bb      	ldr	r3, [r7, #8]
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d002      	beq.n	800fde4 <HAL_UART_Receive+0x28>
 800fdde:	88fb      	ldrh	r3, [r7, #6]
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	d101      	bne.n	800fde8 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800fde4:	2301      	movs	r3, #1
 800fde6:	e0ad      	b.n	800ff44 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fde8:	68fb      	ldr	r3, [r7, #12]
 800fdea:	2200      	movs	r2, #0
 800fdec:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800fdf0:	68fb      	ldr	r3, [r7, #12]
 800fdf2:	2222      	movs	r2, #34	; 0x22
 800fdf4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fdf8:	68fb      	ldr	r3, [r7, #12]
 800fdfa:	2200      	movs	r2, #0
 800fdfc:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800fdfe:	f7f3 fdfd 	bl	80039fc <HAL_GetTick>
 800fe02:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800fe04:	68fb      	ldr	r3, [r7, #12]
 800fe06:	88fa      	ldrh	r2, [r7, #6]
 800fe08:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 800fe0c:	68fb      	ldr	r3, [r7, #12]
 800fe0e:	88fa      	ldrh	r2, [r7, #6]
 800fe10:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800fe14:	68fb      	ldr	r3, [r7, #12]
 800fe16:	689b      	ldr	r3, [r3, #8]
 800fe18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fe1c:	d10e      	bne.n	800fe3c <HAL_UART_Receive+0x80>
 800fe1e:	68fb      	ldr	r3, [r7, #12]
 800fe20:	691b      	ldr	r3, [r3, #16]
 800fe22:	2b00      	cmp	r3, #0
 800fe24:	d105      	bne.n	800fe32 <HAL_UART_Receive+0x76>
 800fe26:	68fb      	ldr	r3, [r7, #12]
 800fe28:	f240 12ff 	movw	r2, #511	; 0x1ff
 800fe2c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800fe30:	e02d      	b.n	800fe8e <HAL_UART_Receive+0xd2>
 800fe32:	68fb      	ldr	r3, [r7, #12]
 800fe34:	22ff      	movs	r2, #255	; 0xff
 800fe36:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800fe3a:	e028      	b.n	800fe8e <HAL_UART_Receive+0xd2>
 800fe3c:	68fb      	ldr	r3, [r7, #12]
 800fe3e:	689b      	ldr	r3, [r3, #8]
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	d10d      	bne.n	800fe60 <HAL_UART_Receive+0xa4>
 800fe44:	68fb      	ldr	r3, [r7, #12]
 800fe46:	691b      	ldr	r3, [r3, #16]
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d104      	bne.n	800fe56 <HAL_UART_Receive+0x9a>
 800fe4c:	68fb      	ldr	r3, [r7, #12]
 800fe4e:	22ff      	movs	r2, #255	; 0xff
 800fe50:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800fe54:	e01b      	b.n	800fe8e <HAL_UART_Receive+0xd2>
 800fe56:	68fb      	ldr	r3, [r7, #12]
 800fe58:	227f      	movs	r2, #127	; 0x7f
 800fe5a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800fe5e:	e016      	b.n	800fe8e <HAL_UART_Receive+0xd2>
 800fe60:	68fb      	ldr	r3, [r7, #12]
 800fe62:	689b      	ldr	r3, [r3, #8]
 800fe64:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800fe68:	d10d      	bne.n	800fe86 <HAL_UART_Receive+0xca>
 800fe6a:	68fb      	ldr	r3, [r7, #12]
 800fe6c:	691b      	ldr	r3, [r3, #16]
 800fe6e:	2b00      	cmp	r3, #0
 800fe70:	d104      	bne.n	800fe7c <HAL_UART_Receive+0xc0>
 800fe72:	68fb      	ldr	r3, [r7, #12]
 800fe74:	227f      	movs	r2, #127	; 0x7f
 800fe76:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800fe7a:	e008      	b.n	800fe8e <HAL_UART_Receive+0xd2>
 800fe7c:	68fb      	ldr	r3, [r7, #12]
 800fe7e:	223f      	movs	r2, #63	; 0x3f
 800fe80:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800fe84:	e003      	b.n	800fe8e <HAL_UART_Receive+0xd2>
 800fe86:	68fb      	ldr	r3, [r7, #12]
 800fe88:	2200      	movs	r2, #0
 800fe8a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 800fe8e:	68fb      	ldr	r3, [r7, #12]
 800fe90:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800fe94:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fe96:	68fb      	ldr	r3, [r7, #12]
 800fe98:	689b      	ldr	r3, [r3, #8]
 800fe9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fe9e:	d108      	bne.n	800feb2 <HAL_UART_Receive+0xf6>
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	691b      	ldr	r3, [r3, #16]
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	d104      	bne.n	800feb2 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800fea8:	2300      	movs	r3, #0
 800feaa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800feac:	68bb      	ldr	r3, [r7, #8]
 800feae:	61bb      	str	r3, [r7, #24]
 800feb0:	e003      	b.n	800feba <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800feb2:	68bb      	ldr	r3, [r7, #8]
 800feb4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800feb6:	2300      	movs	r3, #0
 800feb8:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800feba:	e036      	b.n	800ff2a <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800febc:	683b      	ldr	r3, [r7, #0]
 800febe:	9300      	str	r3, [sp, #0]
 800fec0:	697b      	ldr	r3, [r7, #20]
 800fec2:	2200      	movs	r2, #0
 800fec4:	2120      	movs	r1, #32
 800fec6:	68f8      	ldr	r0, [r7, #12]
 800fec8:	f001 fb9a 	bl	8011600 <UART_WaitOnFlagUntilTimeout>
 800fecc:	4603      	mov	r3, r0
 800fece:	2b00      	cmp	r3, #0
 800fed0:	d005      	beq.n	800fede <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800fed2:	68fb      	ldr	r3, [r7, #12]
 800fed4:	2220      	movs	r2, #32
 800fed6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        return HAL_TIMEOUT;
 800feda:	2303      	movs	r3, #3
 800fedc:	e032      	b.n	800ff44 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800fede:	69fb      	ldr	r3, [r7, #28]
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	d10c      	bne.n	800fefe <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800fee4:	68fb      	ldr	r3, [r7, #12]
 800fee6:	681b      	ldr	r3, [r3, #0]
 800fee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800feea:	b29a      	uxth	r2, r3
 800feec:	8a7b      	ldrh	r3, [r7, #18]
 800feee:	4013      	ands	r3, r2
 800fef0:	b29a      	uxth	r2, r3
 800fef2:	69bb      	ldr	r3, [r7, #24]
 800fef4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800fef6:	69bb      	ldr	r3, [r7, #24]
 800fef8:	3302      	adds	r3, #2
 800fefa:	61bb      	str	r3, [r7, #24]
 800fefc:	e00c      	b.n	800ff18 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800fefe:	68fb      	ldr	r3, [r7, #12]
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ff04:	b2da      	uxtb	r2, r3
 800ff06:	8a7b      	ldrh	r3, [r7, #18]
 800ff08:	b2db      	uxtb	r3, r3
 800ff0a:	4013      	ands	r3, r2
 800ff0c:	b2da      	uxtb	r2, r3
 800ff0e:	69fb      	ldr	r3, [r7, #28]
 800ff10:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800ff12:	69fb      	ldr	r3, [r7, #28]
 800ff14:	3301      	adds	r3, #1
 800ff16:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800ff18:	68fb      	ldr	r3, [r7, #12]
 800ff1a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ff1e:	b29b      	uxth	r3, r3
 800ff20:	3b01      	subs	r3, #1
 800ff22:	b29a      	uxth	r2, r3
 800ff24:	68fb      	ldr	r3, [r7, #12]
 800ff26:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 800ff2a:	68fb      	ldr	r3, [r7, #12]
 800ff2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ff30:	b29b      	uxth	r3, r3
 800ff32:	2b00      	cmp	r3, #0
 800ff34:	d1c2      	bne.n	800febc <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800ff36:	68fb      	ldr	r3, [r7, #12]
 800ff38:	2220      	movs	r2, #32
 800ff3a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    return HAL_OK;
 800ff3e:	2300      	movs	r3, #0
 800ff40:	e000      	b.n	800ff44 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800ff42:	2302      	movs	r3, #2
  }
}
 800ff44:	4618      	mov	r0, r3
 800ff46:	3720      	adds	r7, #32
 800ff48:	46bd      	mov	sp, r7
 800ff4a:	bd80      	pop	{r7, pc}

0800ff4c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ff4c:	b580      	push	{r7, lr}
 800ff4e:	b08a      	sub	sp, #40	; 0x28
 800ff50:	af00      	add	r7, sp, #0
 800ff52:	60f8      	str	r0, [r7, #12]
 800ff54:	60b9      	str	r1, [r7, #8]
 800ff56:	4613      	mov	r3, r2
 800ff58:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ff5a:	68fb      	ldr	r3, [r7, #12]
 800ff5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ff60:	2b20      	cmp	r3, #32
 800ff62:	d137      	bne.n	800ffd4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800ff64:	68bb      	ldr	r3, [r7, #8]
 800ff66:	2b00      	cmp	r3, #0
 800ff68:	d002      	beq.n	800ff70 <HAL_UART_Receive_IT+0x24>
 800ff6a:	88fb      	ldrh	r3, [r7, #6]
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	d101      	bne.n	800ff74 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800ff70:	2301      	movs	r3, #1
 800ff72:	e030      	b.n	800ffd6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ff74:	68fb      	ldr	r3, [r7, #12]
 800ff76:	2200      	movs	r2, #0
 800ff78:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ff7a:	68fb      	ldr	r3, [r7, #12]
 800ff7c:	681b      	ldr	r3, [r3, #0]
 800ff7e:	4a18      	ldr	r2, [pc, #96]	; (800ffe0 <HAL_UART_Receive_IT+0x94>)
 800ff80:	4293      	cmp	r3, r2
 800ff82:	d01f      	beq.n	800ffc4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ff84:	68fb      	ldr	r3, [r7, #12]
 800ff86:	681b      	ldr	r3, [r3, #0]
 800ff88:	685b      	ldr	r3, [r3, #4]
 800ff8a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	d018      	beq.n	800ffc4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ff92:	68fb      	ldr	r3, [r7, #12]
 800ff94:	681b      	ldr	r3, [r3, #0]
 800ff96:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff98:	697b      	ldr	r3, [r7, #20]
 800ff9a:	e853 3f00 	ldrex	r3, [r3]
 800ff9e:	613b      	str	r3, [r7, #16]
   return(result);
 800ffa0:	693b      	ldr	r3, [r7, #16]
 800ffa2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800ffa6:	627b      	str	r3, [r7, #36]	; 0x24
 800ffa8:	68fb      	ldr	r3, [r7, #12]
 800ffaa:	681b      	ldr	r3, [r3, #0]
 800ffac:	461a      	mov	r2, r3
 800ffae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffb0:	623b      	str	r3, [r7, #32]
 800ffb2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffb4:	69f9      	ldr	r1, [r7, #28]
 800ffb6:	6a3a      	ldr	r2, [r7, #32]
 800ffb8:	e841 2300 	strex	r3, r2, [r1]
 800ffbc:	61bb      	str	r3, [r7, #24]
   return(result);
 800ffbe:	69bb      	ldr	r3, [r7, #24]
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	d1e6      	bne.n	800ff92 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800ffc4:	88fb      	ldrh	r3, [r7, #6]
 800ffc6:	461a      	mov	r2, r3
 800ffc8:	68b9      	ldr	r1, [r7, #8]
 800ffca:	68f8      	ldr	r0, [r7, #12]
 800ffcc:	f001 fb86 	bl	80116dc <UART_Start_Receive_IT>
 800ffd0:	4603      	mov	r3, r0
 800ffd2:	e000      	b.n	800ffd6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800ffd4:	2302      	movs	r3, #2
  }
}
 800ffd6:	4618      	mov	r0, r3
 800ffd8:	3728      	adds	r7, #40	; 0x28
 800ffda:	46bd      	mov	sp, r7
 800ffdc:	bd80      	pop	{r7, pc}
 800ffde:	bf00      	nop
 800ffe0:	58000c00 	.word	0x58000c00

0800ffe4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800ffe4:	b580      	push	{r7, lr}
 800ffe6:	b08a      	sub	sp, #40	; 0x28
 800ffe8:	af00      	add	r7, sp, #0
 800ffea:	60f8      	str	r0, [r7, #12]
 800ffec:	60b9      	str	r1, [r7, #8]
 800ffee:	4613      	mov	r3, r2
 800fff0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800fff2:	68fb      	ldr	r3, [r7, #12]
 800fff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fff8:	2b20      	cmp	r3, #32
 800fffa:	d167      	bne.n	80100cc <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800fffc:	68bb      	ldr	r3, [r7, #8]
 800fffe:	2b00      	cmp	r3, #0
 8010000:	d002      	beq.n	8010008 <HAL_UART_Transmit_DMA+0x24>
 8010002:	88fb      	ldrh	r3, [r7, #6]
 8010004:	2b00      	cmp	r3, #0
 8010006:	d101      	bne.n	801000c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8010008:	2301      	movs	r3, #1
 801000a:	e060      	b.n	80100ce <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 801000c:	68fb      	ldr	r3, [r7, #12]
 801000e:	68ba      	ldr	r2, [r7, #8]
 8010010:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8010012:	68fb      	ldr	r3, [r7, #12]
 8010014:	88fa      	ldrh	r2, [r7, #6]
 8010016:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 801001a:	68fb      	ldr	r3, [r7, #12]
 801001c:	88fa      	ldrh	r2, [r7, #6]
 801001e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010022:	68fb      	ldr	r3, [r7, #12]
 8010024:	2200      	movs	r2, #0
 8010026:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801002a:	68fb      	ldr	r3, [r7, #12]
 801002c:	2221      	movs	r2, #33	; 0x21
 801002e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    if (huart->hdmatx != NULL)
 8010032:	68fb      	ldr	r3, [r7, #12]
 8010034:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010036:	2b00      	cmp	r3, #0
 8010038:	d028      	beq.n	801008c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 801003a:	68fb      	ldr	r3, [r7, #12]
 801003c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801003e:	4a26      	ldr	r2, [pc, #152]	; (80100d8 <HAL_UART_Transmit_DMA+0xf4>)
 8010040:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8010042:	68fb      	ldr	r3, [r7, #12]
 8010044:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010046:	4a25      	ldr	r2, [pc, #148]	; (80100dc <HAL_UART_Transmit_DMA+0xf8>)
 8010048:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 801004a:	68fb      	ldr	r3, [r7, #12]
 801004c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801004e:	4a24      	ldr	r2, [pc, #144]	; (80100e0 <HAL_UART_Transmit_DMA+0xfc>)
 8010050:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8010052:	68fb      	ldr	r3, [r7, #12]
 8010054:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010056:	2200      	movs	r2, #0
 8010058:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 801005a:	68fb      	ldr	r3, [r7, #12]
 801005c:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 801005e:	68fb      	ldr	r3, [r7, #12]
 8010060:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010062:	4619      	mov	r1, r3
 8010064:	68fb      	ldr	r3, [r7, #12]
 8010066:	681b      	ldr	r3, [r3, #0]
 8010068:	3328      	adds	r3, #40	; 0x28
 801006a:	461a      	mov	r2, r3
 801006c:	88fb      	ldrh	r3, [r7, #6]
 801006e:	f7f6 f949 	bl	8006304 <HAL_DMA_Start_IT>
 8010072:	4603      	mov	r3, r0
 8010074:	2b00      	cmp	r3, #0
 8010076:	d009      	beq.n	801008c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010078:	68fb      	ldr	r3, [r7, #12]
 801007a:	2210      	movs	r2, #16
 801007c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8010080:	68fb      	ldr	r3, [r7, #12]
 8010082:	2220      	movs	r2, #32
 8010084:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_ERROR;
 8010088:	2301      	movs	r3, #1
 801008a:	e020      	b.n	80100ce <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 801008c:	68fb      	ldr	r3, [r7, #12]
 801008e:	681b      	ldr	r3, [r3, #0]
 8010090:	2240      	movs	r2, #64	; 0x40
 8010092:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8010094:	68fb      	ldr	r3, [r7, #12]
 8010096:	681b      	ldr	r3, [r3, #0]
 8010098:	3308      	adds	r3, #8
 801009a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801009c:	697b      	ldr	r3, [r7, #20]
 801009e:	e853 3f00 	ldrex	r3, [r3]
 80100a2:	613b      	str	r3, [r7, #16]
   return(result);
 80100a4:	693b      	ldr	r3, [r7, #16]
 80100a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80100aa:	627b      	str	r3, [r7, #36]	; 0x24
 80100ac:	68fb      	ldr	r3, [r7, #12]
 80100ae:	681b      	ldr	r3, [r3, #0]
 80100b0:	3308      	adds	r3, #8
 80100b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80100b4:	623a      	str	r2, [r7, #32]
 80100b6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100b8:	69f9      	ldr	r1, [r7, #28]
 80100ba:	6a3a      	ldr	r2, [r7, #32]
 80100bc:	e841 2300 	strex	r3, r2, [r1]
 80100c0:	61bb      	str	r3, [r7, #24]
   return(result);
 80100c2:	69bb      	ldr	r3, [r7, #24]
 80100c4:	2b00      	cmp	r3, #0
 80100c6:	d1e5      	bne.n	8010094 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 80100c8:	2300      	movs	r3, #0
 80100ca:	e000      	b.n	80100ce <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80100cc:	2302      	movs	r3, #2
  }
}
 80100ce:	4618      	mov	r0, r3
 80100d0:	3728      	adds	r7, #40	; 0x28
 80100d2:	46bd      	mov	sp, r7
 80100d4:	bd80      	pop	{r7, pc}
 80100d6:	bf00      	nop
 80100d8:	08011a71 	.word	0x08011a71
 80100dc:	08011b07 	.word	0x08011b07
 80100e0:	08011b23 	.word	0x08011b23

080100e4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80100e4:	b580      	push	{r7, lr}
 80100e6:	b0ba      	sub	sp, #232	; 0xe8
 80100e8:	af00      	add	r7, sp, #0
 80100ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	681b      	ldr	r3, [r3, #0]
 80100f0:	69db      	ldr	r3, [r3, #28]
 80100f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	681b      	ldr	r3, [r3, #0]
 80100fa:	681b      	ldr	r3, [r3, #0]
 80100fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	681b      	ldr	r3, [r3, #0]
 8010104:	689b      	ldr	r3, [r3, #8]
 8010106:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 801010a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 801010e:	f640 030f 	movw	r3, #2063	; 0x80f
 8010112:	4013      	ands	r3, r2
 8010114:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8010118:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 801011c:	2b00      	cmp	r3, #0
 801011e:	d11b      	bne.n	8010158 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8010120:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010124:	f003 0320 	and.w	r3, r3, #32
 8010128:	2b00      	cmp	r3, #0
 801012a:	d015      	beq.n	8010158 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 801012c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010130:	f003 0320 	and.w	r3, r3, #32
 8010134:	2b00      	cmp	r3, #0
 8010136:	d105      	bne.n	8010144 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010138:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801013c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010140:	2b00      	cmp	r3, #0
 8010142:	d009      	beq.n	8010158 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010148:	2b00      	cmp	r3, #0
 801014a:	f000 8377 	beq.w	801083c <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010152:	6878      	ldr	r0, [r7, #4]
 8010154:	4798      	blx	r3
      }
      return;
 8010156:	e371      	b.n	801083c <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8010158:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 801015c:	2b00      	cmp	r3, #0
 801015e:	f000 8123 	beq.w	80103a8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8010162:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8010166:	4b8d      	ldr	r3, [pc, #564]	; (801039c <HAL_UART_IRQHandler+0x2b8>)
 8010168:	4013      	ands	r3, r2
 801016a:	2b00      	cmp	r3, #0
 801016c:	d106      	bne.n	801017c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 801016e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8010172:	4b8b      	ldr	r3, [pc, #556]	; (80103a0 <HAL_UART_IRQHandler+0x2bc>)
 8010174:	4013      	ands	r3, r2
 8010176:	2b00      	cmp	r3, #0
 8010178:	f000 8116 	beq.w	80103a8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801017c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010180:	f003 0301 	and.w	r3, r3, #1
 8010184:	2b00      	cmp	r3, #0
 8010186:	d011      	beq.n	80101ac <HAL_UART_IRQHandler+0xc8>
 8010188:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801018c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010190:	2b00      	cmp	r3, #0
 8010192:	d00b      	beq.n	80101ac <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	681b      	ldr	r3, [r3, #0]
 8010198:	2201      	movs	r2, #1
 801019a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80101a2:	f043 0201 	orr.w	r2, r3, #1
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80101ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80101b0:	f003 0302 	and.w	r3, r3, #2
 80101b4:	2b00      	cmp	r3, #0
 80101b6:	d011      	beq.n	80101dc <HAL_UART_IRQHandler+0xf8>
 80101b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80101bc:	f003 0301 	and.w	r3, r3, #1
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	d00b      	beq.n	80101dc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	681b      	ldr	r3, [r3, #0]
 80101c8:	2202      	movs	r2, #2
 80101ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80101d2:	f043 0204 	orr.w	r2, r3, #4
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80101dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80101e0:	f003 0304 	and.w	r3, r3, #4
 80101e4:	2b00      	cmp	r3, #0
 80101e6:	d011      	beq.n	801020c <HAL_UART_IRQHandler+0x128>
 80101e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80101ec:	f003 0301 	and.w	r3, r3, #1
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d00b      	beq.n	801020c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	681b      	ldr	r3, [r3, #0]
 80101f8:	2204      	movs	r2, #4
 80101fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010202:	f043 0202 	orr.w	r2, r3, #2
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 801020c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010210:	f003 0308 	and.w	r3, r3, #8
 8010214:	2b00      	cmp	r3, #0
 8010216:	d017      	beq.n	8010248 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8010218:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801021c:	f003 0320 	and.w	r3, r3, #32
 8010220:	2b00      	cmp	r3, #0
 8010222:	d105      	bne.n	8010230 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8010224:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8010228:	4b5c      	ldr	r3, [pc, #368]	; (801039c <HAL_UART_IRQHandler+0x2b8>)
 801022a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 801022c:	2b00      	cmp	r3, #0
 801022e:	d00b      	beq.n	8010248 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	681b      	ldr	r3, [r3, #0]
 8010234:	2208      	movs	r2, #8
 8010236:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8010238:	687b      	ldr	r3, [r7, #4]
 801023a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801023e:	f043 0208 	orr.w	r2, r3, #8
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8010248:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801024c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8010250:	2b00      	cmp	r3, #0
 8010252:	d012      	beq.n	801027a <HAL_UART_IRQHandler+0x196>
 8010254:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010258:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 801025c:	2b00      	cmp	r3, #0
 801025e:	d00c      	beq.n	801027a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	681b      	ldr	r3, [r3, #0]
 8010264:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8010268:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010270:	f043 0220 	orr.w	r2, r3, #32
 8010274:	687b      	ldr	r3, [r7, #4]
 8010276:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801027a:	687b      	ldr	r3, [r7, #4]
 801027c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010280:	2b00      	cmp	r3, #0
 8010282:	f000 82dd 	beq.w	8010840 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8010286:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801028a:	f003 0320 	and.w	r3, r3, #32
 801028e:	2b00      	cmp	r3, #0
 8010290:	d013      	beq.n	80102ba <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8010292:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010296:	f003 0320 	and.w	r3, r3, #32
 801029a:	2b00      	cmp	r3, #0
 801029c:	d105      	bne.n	80102aa <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 801029e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80102a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80102a6:	2b00      	cmp	r3, #0
 80102a8:	d007      	beq.n	80102ba <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d003      	beq.n	80102ba <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80102b6:	6878      	ldr	r0, [r7, #4]
 80102b8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80102c0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	681b      	ldr	r3, [r3, #0]
 80102c8:	689b      	ldr	r3, [r3, #8]
 80102ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80102ce:	2b40      	cmp	r3, #64	; 0x40
 80102d0:	d005      	beq.n	80102de <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80102d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80102d6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d054      	beq.n	8010388 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80102de:	6878      	ldr	r0, [r7, #4]
 80102e0:	f001 fb60 	bl	80119a4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	689b      	ldr	r3, [r3, #8]
 80102ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80102ee:	2b40      	cmp	r3, #64	; 0x40
 80102f0:	d146      	bne.n	8010380 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	681b      	ldr	r3, [r3, #0]
 80102f6:	3308      	adds	r3, #8
 80102f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010300:	e853 3f00 	ldrex	r3, [r3]
 8010304:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8010308:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 801030c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010310:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	681b      	ldr	r3, [r3, #0]
 8010318:	3308      	adds	r3, #8
 801031a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 801031e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8010322:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010326:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 801032a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 801032e:	e841 2300 	strex	r3, r2, [r1]
 8010332:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8010336:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801033a:	2b00      	cmp	r3, #0
 801033c:	d1d9      	bne.n	80102f2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010344:	2b00      	cmp	r3, #0
 8010346:	d017      	beq.n	8010378 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8010348:	687b      	ldr	r3, [r7, #4]
 801034a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801034e:	4a15      	ldr	r2, [pc, #84]	; (80103a4 <HAL_UART_IRQHandler+0x2c0>)
 8010350:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010358:	4618      	mov	r0, r3
 801035a:	f7f6 fd5b 	bl	8006e14 <HAL_DMA_Abort_IT>
 801035e:	4603      	mov	r3, r0
 8010360:	2b00      	cmp	r3, #0
 8010362:	d019      	beq.n	8010398 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801036a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801036c:	687a      	ldr	r2, [r7, #4]
 801036e:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8010372:	4610      	mov	r0, r2
 8010374:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010376:	e00f      	b.n	8010398 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8010378:	6878      	ldr	r0, [r7, #4]
 801037a:	f000 fa77 	bl	801086c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801037e:	e00b      	b.n	8010398 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010380:	6878      	ldr	r0, [r7, #4]
 8010382:	f000 fa73 	bl	801086c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010386:	e007      	b.n	8010398 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8010388:	6878      	ldr	r0, [r7, #4]
 801038a:	f000 fa6f 	bl	801086c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	2200      	movs	r2, #0
 8010392:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 8010396:	e253      	b.n	8010840 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010398:	bf00      	nop
    return;
 801039a:	e251      	b.n	8010840 <HAL_UART_IRQHandler+0x75c>
 801039c:	10000001 	.word	0x10000001
 80103a0:	04000120 	.word	0x04000120
 80103a4:	08011ba3 	.word	0x08011ba3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80103ac:	2b01      	cmp	r3, #1
 80103ae:	f040 81e7 	bne.w	8010780 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80103b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80103b6:	f003 0310 	and.w	r3, r3, #16
 80103ba:	2b00      	cmp	r3, #0
 80103bc:	f000 81e0 	beq.w	8010780 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80103c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80103c4:	f003 0310 	and.w	r3, r3, #16
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	f000 81d9 	beq.w	8010780 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	681b      	ldr	r3, [r3, #0]
 80103d2:	2210      	movs	r2, #16
 80103d4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	681b      	ldr	r3, [r3, #0]
 80103da:	689b      	ldr	r3, [r3, #8]
 80103dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80103e0:	2b40      	cmp	r3, #64	; 0x40
 80103e2:	f040 8151 	bne.w	8010688 <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80103e6:	687b      	ldr	r3, [r7, #4]
 80103e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80103ec:	681b      	ldr	r3, [r3, #0]
 80103ee:	4a96      	ldr	r2, [pc, #600]	; (8010648 <HAL_UART_IRQHandler+0x564>)
 80103f0:	4293      	cmp	r3, r2
 80103f2:	d068      	beq.n	80104c6 <HAL_UART_IRQHandler+0x3e2>
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80103fa:	681b      	ldr	r3, [r3, #0]
 80103fc:	4a93      	ldr	r2, [pc, #588]	; (801064c <HAL_UART_IRQHandler+0x568>)
 80103fe:	4293      	cmp	r3, r2
 8010400:	d061      	beq.n	80104c6 <HAL_UART_IRQHandler+0x3e2>
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010408:	681b      	ldr	r3, [r3, #0]
 801040a:	4a91      	ldr	r2, [pc, #580]	; (8010650 <HAL_UART_IRQHandler+0x56c>)
 801040c:	4293      	cmp	r3, r2
 801040e:	d05a      	beq.n	80104c6 <HAL_UART_IRQHandler+0x3e2>
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010416:	681b      	ldr	r3, [r3, #0]
 8010418:	4a8e      	ldr	r2, [pc, #568]	; (8010654 <HAL_UART_IRQHandler+0x570>)
 801041a:	4293      	cmp	r3, r2
 801041c:	d053      	beq.n	80104c6 <HAL_UART_IRQHandler+0x3e2>
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010424:	681b      	ldr	r3, [r3, #0]
 8010426:	4a8c      	ldr	r2, [pc, #560]	; (8010658 <HAL_UART_IRQHandler+0x574>)
 8010428:	4293      	cmp	r3, r2
 801042a:	d04c      	beq.n	80104c6 <HAL_UART_IRQHandler+0x3e2>
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010432:	681b      	ldr	r3, [r3, #0]
 8010434:	4a89      	ldr	r2, [pc, #548]	; (801065c <HAL_UART_IRQHandler+0x578>)
 8010436:	4293      	cmp	r3, r2
 8010438:	d045      	beq.n	80104c6 <HAL_UART_IRQHandler+0x3e2>
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010440:	681b      	ldr	r3, [r3, #0]
 8010442:	4a87      	ldr	r2, [pc, #540]	; (8010660 <HAL_UART_IRQHandler+0x57c>)
 8010444:	4293      	cmp	r3, r2
 8010446:	d03e      	beq.n	80104c6 <HAL_UART_IRQHandler+0x3e2>
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801044e:	681b      	ldr	r3, [r3, #0]
 8010450:	4a84      	ldr	r2, [pc, #528]	; (8010664 <HAL_UART_IRQHandler+0x580>)
 8010452:	4293      	cmp	r3, r2
 8010454:	d037      	beq.n	80104c6 <HAL_UART_IRQHandler+0x3e2>
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801045c:	681b      	ldr	r3, [r3, #0]
 801045e:	4a82      	ldr	r2, [pc, #520]	; (8010668 <HAL_UART_IRQHandler+0x584>)
 8010460:	4293      	cmp	r3, r2
 8010462:	d030      	beq.n	80104c6 <HAL_UART_IRQHandler+0x3e2>
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801046a:	681b      	ldr	r3, [r3, #0]
 801046c:	4a7f      	ldr	r2, [pc, #508]	; (801066c <HAL_UART_IRQHandler+0x588>)
 801046e:	4293      	cmp	r3, r2
 8010470:	d029      	beq.n	80104c6 <HAL_UART_IRQHandler+0x3e2>
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010478:	681b      	ldr	r3, [r3, #0]
 801047a:	4a7d      	ldr	r2, [pc, #500]	; (8010670 <HAL_UART_IRQHandler+0x58c>)
 801047c:	4293      	cmp	r3, r2
 801047e:	d022      	beq.n	80104c6 <HAL_UART_IRQHandler+0x3e2>
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010486:	681b      	ldr	r3, [r3, #0]
 8010488:	4a7a      	ldr	r2, [pc, #488]	; (8010674 <HAL_UART_IRQHandler+0x590>)
 801048a:	4293      	cmp	r3, r2
 801048c:	d01b      	beq.n	80104c6 <HAL_UART_IRQHandler+0x3e2>
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010494:	681b      	ldr	r3, [r3, #0]
 8010496:	4a78      	ldr	r2, [pc, #480]	; (8010678 <HAL_UART_IRQHandler+0x594>)
 8010498:	4293      	cmp	r3, r2
 801049a:	d014      	beq.n	80104c6 <HAL_UART_IRQHandler+0x3e2>
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80104a2:	681b      	ldr	r3, [r3, #0]
 80104a4:	4a75      	ldr	r2, [pc, #468]	; (801067c <HAL_UART_IRQHandler+0x598>)
 80104a6:	4293      	cmp	r3, r2
 80104a8:	d00d      	beq.n	80104c6 <HAL_UART_IRQHandler+0x3e2>
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80104b0:	681b      	ldr	r3, [r3, #0]
 80104b2:	4a73      	ldr	r2, [pc, #460]	; (8010680 <HAL_UART_IRQHandler+0x59c>)
 80104b4:	4293      	cmp	r3, r2
 80104b6:	d006      	beq.n	80104c6 <HAL_UART_IRQHandler+0x3e2>
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80104be:	681b      	ldr	r3, [r3, #0]
 80104c0:	4a70      	ldr	r2, [pc, #448]	; (8010684 <HAL_UART_IRQHandler+0x5a0>)
 80104c2:	4293      	cmp	r3, r2
 80104c4:	d106      	bne.n	80104d4 <HAL_UART_IRQHandler+0x3f0>
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80104cc:	681b      	ldr	r3, [r3, #0]
 80104ce:	685b      	ldr	r3, [r3, #4]
 80104d0:	b29b      	uxth	r3, r3
 80104d2:	e005      	b.n	80104e0 <HAL_UART_IRQHandler+0x3fc>
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80104da:	681b      	ldr	r3, [r3, #0]
 80104dc:	685b      	ldr	r3, [r3, #4]
 80104de:	b29b      	uxth	r3, r3
 80104e0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80104e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	f000 81ab 	beq.w	8010844 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80104f4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80104f8:	429a      	cmp	r2, r3
 80104fa:	f080 81a3 	bcs.w	8010844 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8010504:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801050e:	69db      	ldr	r3, [r3, #28]
 8010510:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010514:	f000 8087 	beq.w	8010626 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	681b      	ldr	r3, [r3, #0]
 801051c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010520:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8010524:	e853 3f00 	ldrex	r3, [r3]
 8010528:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 801052c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8010530:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8010534:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	681b      	ldr	r3, [r3, #0]
 801053c:	461a      	mov	r2, r3
 801053e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8010542:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8010546:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801054a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 801054e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8010552:	e841 2300 	strex	r3, r2, [r1]
 8010556:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 801055a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801055e:	2b00      	cmp	r3, #0
 8010560:	d1da      	bne.n	8010518 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	681b      	ldr	r3, [r3, #0]
 8010566:	3308      	adds	r3, #8
 8010568:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801056a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801056c:	e853 3f00 	ldrex	r3, [r3]
 8010570:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8010572:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8010574:	f023 0301 	bic.w	r3, r3, #1
 8010578:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	681b      	ldr	r3, [r3, #0]
 8010580:	3308      	adds	r3, #8
 8010582:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8010586:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 801058a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801058c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 801058e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8010592:	e841 2300 	strex	r3, r2, [r1]
 8010596:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8010598:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801059a:	2b00      	cmp	r3, #0
 801059c:	d1e1      	bne.n	8010562 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	681b      	ldr	r3, [r3, #0]
 80105a2:	3308      	adds	r3, #8
 80105a4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80105a8:	e853 3f00 	ldrex	r3, [r3]
 80105ac:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80105ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80105b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80105b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	681b      	ldr	r3, [r3, #0]
 80105bc:	3308      	adds	r3, #8
 80105be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80105c2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80105c4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105c6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80105c8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80105ca:	e841 2300 	strex	r3, r2, [r1]
 80105ce:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80105d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80105d2:	2b00      	cmp	r3, #0
 80105d4:	d1e3      	bne.n	801059e <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	2220      	movs	r2, #32
 80105da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	2200      	movs	r2, #0
 80105e2:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	681b      	ldr	r3, [r3, #0]
 80105e8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80105ec:	e853 3f00 	ldrex	r3, [r3]
 80105f0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80105f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80105f4:	f023 0310 	bic.w	r3, r3, #16
 80105f8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	681b      	ldr	r3, [r3, #0]
 8010600:	461a      	mov	r2, r3
 8010602:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8010606:	65bb      	str	r3, [r7, #88]	; 0x58
 8010608:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801060a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801060c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801060e:	e841 2300 	strex	r3, r2, [r1]
 8010612:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8010614:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010616:	2b00      	cmp	r3, #0
 8010618:	d1e4      	bne.n	80105e4 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010620:	4618      	mov	r0, r3
 8010622:	f7f6 f8d9 	bl	80067d8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010626:	687b      	ldr	r3, [r7, #4]
 8010628:	2202      	movs	r2, #2
 801062a:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010638:	b29b      	uxth	r3, r3
 801063a:	1ad3      	subs	r3, r2, r3
 801063c:	b29b      	uxth	r3, r3
 801063e:	4619      	mov	r1, r3
 8010640:	6878      	ldr	r0, [r7, #4]
 8010642:	f000 f91d 	bl	8010880 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8010646:	e0fd      	b.n	8010844 <HAL_UART_IRQHandler+0x760>
 8010648:	40020010 	.word	0x40020010
 801064c:	40020028 	.word	0x40020028
 8010650:	40020040 	.word	0x40020040
 8010654:	40020058 	.word	0x40020058
 8010658:	40020070 	.word	0x40020070
 801065c:	40020088 	.word	0x40020088
 8010660:	400200a0 	.word	0x400200a0
 8010664:	400200b8 	.word	0x400200b8
 8010668:	40020410 	.word	0x40020410
 801066c:	40020428 	.word	0x40020428
 8010670:	40020440 	.word	0x40020440
 8010674:	40020458 	.word	0x40020458
 8010678:	40020470 	.word	0x40020470
 801067c:	40020488 	.word	0x40020488
 8010680:	400204a0 	.word	0x400204a0
 8010684:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010694:	b29b      	uxth	r3, r3
 8010696:	1ad3      	subs	r3, r2, r3
 8010698:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80106a2:	b29b      	uxth	r3, r3
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	f000 80cf 	beq.w	8010848 <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 80106aa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	f000 80ca 	beq.w	8010848 <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80106bc:	e853 3f00 	ldrex	r3, [r3]
 80106c0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80106c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80106c4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80106c8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	681b      	ldr	r3, [r3, #0]
 80106d0:	461a      	mov	r2, r3
 80106d2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80106d6:	647b      	str	r3, [r7, #68]	; 0x44
 80106d8:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106da:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80106dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80106de:	e841 2300 	strex	r3, r2, [r1]
 80106e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80106e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	d1e4      	bne.n	80106b4 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	681b      	ldr	r3, [r3, #0]
 80106ee:	3308      	adds	r3, #8
 80106f0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106f4:	e853 3f00 	ldrex	r3, [r3]
 80106f8:	623b      	str	r3, [r7, #32]
   return(result);
 80106fa:	6a3a      	ldr	r2, [r7, #32]
 80106fc:	4b55      	ldr	r3, [pc, #340]	; (8010854 <HAL_UART_IRQHandler+0x770>)
 80106fe:	4013      	ands	r3, r2
 8010700:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	681b      	ldr	r3, [r3, #0]
 8010708:	3308      	adds	r3, #8
 801070a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 801070e:	633a      	str	r2, [r7, #48]	; 0x30
 8010710:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010712:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010714:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010716:	e841 2300 	strex	r3, r2, [r1]
 801071a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 801071c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801071e:	2b00      	cmp	r3, #0
 8010720:	d1e3      	bne.n	80106ea <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	2220      	movs	r2, #32
 8010726:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	2200      	movs	r2, #0
 801072e:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	2200      	movs	r2, #0
 8010734:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	681b      	ldr	r3, [r3, #0]
 801073a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801073c:	693b      	ldr	r3, [r7, #16]
 801073e:	e853 3f00 	ldrex	r3, [r3]
 8010742:	60fb      	str	r3, [r7, #12]
   return(result);
 8010744:	68fb      	ldr	r3, [r7, #12]
 8010746:	f023 0310 	bic.w	r3, r3, #16
 801074a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	681b      	ldr	r3, [r3, #0]
 8010752:	461a      	mov	r2, r3
 8010754:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8010758:	61fb      	str	r3, [r7, #28]
 801075a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801075c:	69b9      	ldr	r1, [r7, #24]
 801075e:	69fa      	ldr	r2, [r7, #28]
 8010760:	e841 2300 	strex	r3, r2, [r1]
 8010764:	617b      	str	r3, [r7, #20]
   return(result);
 8010766:	697b      	ldr	r3, [r7, #20]
 8010768:	2b00      	cmp	r3, #0
 801076a:	d1e4      	bne.n	8010736 <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	2202      	movs	r2, #2
 8010770:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8010772:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8010776:	4619      	mov	r1, r3
 8010778:	6878      	ldr	r0, [r7, #4]
 801077a:	f000 f881 	bl	8010880 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 801077e:	e063      	b.n	8010848 <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8010780:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010784:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8010788:	2b00      	cmp	r3, #0
 801078a:	d00e      	beq.n	80107aa <HAL_UART_IRQHandler+0x6c6>
 801078c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010790:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010794:	2b00      	cmp	r3, #0
 8010796:	d008      	beq.n	80107aa <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	681b      	ldr	r3, [r3, #0]
 801079c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80107a0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80107a2:	6878      	ldr	r0, [r7, #4]
 80107a4:	f001 ff5a 	bl	801265c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80107a8:	e051      	b.n	801084e <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80107aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80107ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80107b2:	2b00      	cmp	r3, #0
 80107b4:	d014      	beq.n	80107e0 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80107b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80107ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80107be:	2b00      	cmp	r3, #0
 80107c0:	d105      	bne.n	80107ce <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80107c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80107c6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80107ca:	2b00      	cmp	r3, #0
 80107cc:	d008      	beq.n	80107e0 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80107d2:	2b00      	cmp	r3, #0
 80107d4:	d03a      	beq.n	801084c <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80107da:	6878      	ldr	r0, [r7, #4]
 80107dc:	4798      	blx	r3
    }
    return;
 80107de:	e035      	b.n	801084c <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80107e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80107e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d009      	beq.n	8010800 <HAL_UART_IRQHandler+0x71c>
 80107ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80107f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d003      	beq.n	8010800 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 80107f8:	6878      	ldr	r0, [r7, #4]
 80107fa:	f001 f9e8 	bl	8011bce <UART_EndTransmit_IT>
    return;
 80107fe:	e026      	b.n	801084e <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8010800:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010804:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010808:	2b00      	cmp	r3, #0
 801080a:	d009      	beq.n	8010820 <HAL_UART_IRQHandler+0x73c>
 801080c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010810:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8010814:	2b00      	cmp	r3, #0
 8010816:	d003      	beq.n	8010820 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8010818:	6878      	ldr	r0, [r7, #4]
 801081a:	f001 ff33 	bl	8012684 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801081e:	e016      	b.n	801084e <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8010820:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010824:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8010828:	2b00      	cmp	r3, #0
 801082a:	d010      	beq.n	801084e <HAL_UART_IRQHandler+0x76a>
 801082c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010830:	2b00      	cmp	r3, #0
 8010832:	da0c      	bge.n	801084e <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8010834:	6878      	ldr	r0, [r7, #4]
 8010836:	f001 ff1b 	bl	8012670 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801083a:	e008      	b.n	801084e <HAL_UART_IRQHandler+0x76a>
      return;
 801083c:	bf00      	nop
 801083e:	e006      	b.n	801084e <HAL_UART_IRQHandler+0x76a>
    return;
 8010840:	bf00      	nop
 8010842:	e004      	b.n	801084e <HAL_UART_IRQHandler+0x76a>
      return;
 8010844:	bf00      	nop
 8010846:	e002      	b.n	801084e <HAL_UART_IRQHandler+0x76a>
      return;
 8010848:	bf00      	nop
 801084a:	e000      	b.n	801084e <HAL_UART_IRQHandler+0x76a>
    return;
 801084c:	bf00      	nop
  }
}
 801084e:	37e8      	adds	r7, #232	; 0xe8
 8010850:	46bd      	mov	sp, r7
 8010852:	bd80      	pop	{r7, pc}
 8010854:	effffffe 	.word	0xeffffffe

08010858 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8010858:	b480      	push	{r7}
 801085a:	b083      	sub	sp, #12
 801085c:	af00      	add	r7, sp, #0
 801085e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8010860:	bf00      	nop
 8010862:	370c      	adds	r7, #12
 8010864:	46bd      	mov	sp, r7
 8010866:	f85d 7b04 	ldr.w	r7, [sp], #4
 801086a:	4770      	bx	lr

0801086c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 801086c:	b480      	push	{r7}
 801086e:	b083      	sub	sp, #12
 8010870:	af00      	add	r7, sp, #0
 8010872:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8010874:	bf00      	nop
 8010876:	370c      	adds	r7, #12
 8010878:	46bd      	mov	sp, r7
 801087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801087e:	4770      	bx	lr

08010880 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8010880:	b480      	push	{r7}
 8010882:	b083      	sub	sp, #12
 8010884:	af00      	add	r7, sp, #0
 8010886:	6078      	str	r0, [r7, #4]
 8010888:	460b      	mov	r3, r1
 801088a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 801088c:	bf00      	nop
 801088e:	370c      	adds	r7, #12
 8010890:	46bd      	mov	sp, r7
 8010892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010896:	4770      	bx	lr

08010898 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010898:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801089c:	b092      	sub	sp, #72	; 0x48
 801089e:	af00      	add	r7, sp, #0
 80108a0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80108a2:	2300      	movs	r3, #0
 80108a4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80108a8:	697b      	ldr	r3, [r7, #20]
 80108aa:	689a      	ldr	r2, [r3, #8]
 80108ac:	697b      	ldr	r3, [r7, #20]
 80108ae:	691b      	ldr	r3, [r3, #16]
 80108b0:	431a      	orrs	r2, r3
 80108b2:	697b      	ldr	r3, [r7, #20]
 80108b4:	695b      	ldr	r3, [r3, #20]
 80108b6:	431a      	orrs	r2, r3
 80108b8:	697b      	ldr	r3, [r7, #20]
 80108ba:	69db      	ldr	r3, [r3, #28]
 80108bc:	4313      	orrs	r3, r2
 80108be:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80108c0:	697b      	ldr	r3, [r7, #20]
 80108c2:	681b      	ldr	r3, [r3, #0]
 80108c4:	681a      	ldr	r2, [r3, #0]
 80108c6:	4bbe      	ldr	r3, [pc, #760]	; (8010bc0 <UART_SetConfig+0x328>)
 80108c8:	4013      	ands	r3, r2
 80108ca:	697a      	ldr	r2, [r7, #20]
 80108cc:	6812      	ldr	r2, [r2, #0]
 80108ce:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80108d0:	430b      	orrs	r3, r1
 80108d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80108d4:	697b      	ldr	r3, [r7, #20]
 80108d6:	681b      	ldr	r3, [r3, #0]
 80108d8:	685b      	ldr	r3, [r3, #4]
 80108da:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80108de:	697b      	ldr	r3, [r7, #20]
 80108e0:	68da      	ldr	r2, [r3, #12]
 80108e2:	697b      	ldr	r3, [r7, #20]
 80108e4:	681b      	ldr	r3, [r3, #0]
 80108e6:	430a      	orrs	r2, r1
 80108e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80108ea:	697b      	ldr	r3, [r7, #20]
 80108ec:	699b      	ldr	r3, [r3, #24]
 80108ee:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80108f0:	697b      	ldr	r3, [r7, #20]
 80108f2:	681b      	ldr	r3, [r3, #0]
 80108f4:	4ab3      	ldr	r2, [pc, #716]	; (8010bc4 <UART_SetConfig+0x32c>)
 80108f6:	4293      	cmp	r3, r2
 80108f8:	d004      	beq.n	8010904 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80108fa:	697b      	ldr	r3, [r7, #20]
 80108fc:	6a1b      	ldr	r3, [r3, #32]
 80108fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010900:	4313      	orrs	r3, r2
 8010902:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010904:	697b      	ldr	r3, [r7, #20]
 8010906:	681b      	ldr	r3, [r3, #0]
 8010908:	689a      	ldr	r2, [r3, #8]
 801090a:	4baf      	ldr	r3, [pc, #700]	; (8010bc8 <UART_SetConfig+0x330>)
 801090c:	4013      	ands	r3, r2
 801090e:	697a      	ldr	r2, [r7, #20]
 8010910:	6812      	ldr	r2, [r2, #0]
 8010912:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010914:	430b      	orrs	r3, r1
 8010916:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8010918:	697b      	ldr	r3, [r7, #20]
 801091a:	681b      	ldr	r3, [r3, #0]
 801091c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801091e:	f023 010f 	bic.w	r1, r3, #15
 8010922:	697b      	ldr	r3, [r7, #20]
 8010924:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010926:	697b      	ldr	r3, [r7, #20]
 8010928:	681b      	ldr	r3, [r3, #0]
 801092a:	430a      	orrs	r2, r1
 801092c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801092e:	697b      	ldr	r3, [r7, #20]
 8010930:	681b      	ldr	r3, [r3, #0]
 8010932:	4aa6      	ldr	r2, [pc, #664]	; (8010bcc <UART_SetConfig+0x334>)
 8010934:	4293      	cmp	r3, r2
 8010936:	d177      	bne.n	8010a28 <UART_SetConfig+0x190>
 8010938:	4ba5      	ldr	r3, [pc, #660]	; (8010bd0 <UART_SetConfig+0x338>)
 801093a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801093c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010940:	2b28      	cmp	r3, #40	; 0x28
 8010942:	d86d      	bhi.n	8010a20 <UART_SetConfig+0x188>
 8010944:	a201      	add	r2, pc, #4	; (adr r2, 801094c <UART_SetConfig+0xb4>)
 8010946:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801094a:	bf00      	nop
 801094c:	080109f1 	.word	0x080109f1
 8010950:	08010a21 	.word	0x08010a21
 8010954:	08010a21 	.word	0x08010a21
 8010958:	08010a21 	.word	0x08010a21
 801095c:	08010a21 	.word	0x08010a21
 8010960:	08010a21 	.word	0x08010a21
 8010964:	08010a21 	.word	0x08010a21
 8010968:	08010a21 	.word	0x08010a21
 801096c:	080109f9 	.word	0x080109f9
 8010970:	08010a21 	.word	0x08010a21
 8010974:	08010a21 	.word	0x08010a21
 8010978:	08010a21 	.word	0x08010a21
 801097c:	08010a21 	.word	0x08010a21
 8010980:	08010a21 	.word	0x08010a21
 8010984:	08010a21 	.word	0x08010a21
 8010988:	08010a21 	.word	0x08010a21
 801098c:	08010a01 	.word	0x08010a01
 8010990:	08010a21 	.word	0x08010a21
 8010994:	08010a21 	.word	0x08010a21
 8010998:	08010a21 	.word	0x08010a21
 801099c:	08010a21 	.word	0x08010a21
 80109a0:	08010a21 	.word	0x08010a21
 80109a4:	08010a21 	.word	0x08010a21
 80109a8:	08010a21 	.word	0x08010a21
 80109ac:	08010a09 	.word	0x08010a09
 80109b0:	08010a21 	.word	0x08010a21
 80109b4:	08010a21 	.word	0x08010a21
 80109b8:	08010a21 	.word	0x08010a21
 80109bc:	08010a21 	.word	0x08010a21
 80109c0:	08010a21 	.word	0x08010a21
 80109c4:	08010a21 	.word	0x08010a21
 80109c8:	08010a21 	.word	0x08010a21
 80109cc:	08010a11 	.word	0x08010a11
 80109d0:	08010a21 	.word	0x08010a21
 80109d4:	08010a21 	.word	0x08010a21
 80109d8:	08010a21 	.word	0x08010a21
 80109dc:	08010a21 	.word	0x08010a21
 80109e0:	08010a21 	.word	0x08010a21
 80109e4:	08010a21 	.word	0x08010a21
 80109e8:	08010a21 	.word	0x08010a21
 80109ec:	08010a19 	.word	0x08010a19
 80109f0:	2301      	movs	r3, #1
 80109f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80109f6:	e222      	b.n	8010e3e <UART_SetConfig+0x5a6>
 80109f8:	2304      	movs	r3, #4
 80109fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80109fe:	e21e      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010a00:	2308      	movs	r3, #8
 8010a02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a06:	e21a      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010a08:	2310      	movs	r3, #16
 8010a0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a0e:	e216      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010a10:	2320      	movs	r3, #32
 8010a12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a16:	e212      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010a18:	2340      	movs	r3, #64	; 0x40
 8010a1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a1e:	e20e      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010a20:	2380      	movs	r3, #128	; 0x80
 8010a22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a26:	e20a      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010a28:	697b      	ldr	r3, [r7, #20]
 8010a2a:	681b      	ldr	r3, [r3, #0]
 8010a2c:	4a69      	ldr	r2, [pc, #420]	; (8010bd4 <UART_SetConfig+0x33c>)
 8010a2e:	4293      	cmp	r3, r2
 8010a30:	d130      	bne.n	8010a94 <UART_SetConfig+0x1fc>
 8010a32:	4b67      	ldr	r3, [pc, #412]	; (8010bd0 <UART_SetConfig+0x338>)
 8010a34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010a36:	f003 0307 	and.w	r3, r3, #7
 8010a3a:	2b05      	cmp	r3, #5
 8010a3c:	d826      	bhi.n	8010a8c <UART_SetConfig+0x1f4>
 8010a3e:	a201      	add	r2, pc, #4	; (adr r2, 8010a44 <UART_SetConfig+0x1ac>)
 8010a40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a44:	08010a5d 	.word	0x08010a5d
 8010a48:	08010a65 	.word	0x08010a65
 8010a4c:	08010a6d 	.word	0x08010a6d
 8010a50:	08010a75 	.word	0x08010a75
 8010a54:	08010a7d 	.word	0x08010a7d
 8010a58:	08010a85 	.word	0x08010a85
 8010a5c:	2300      	movs	r3, #0
 8010a5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a62:	e1ec      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010a64:	2304      	movs	r3, #4
 8010a66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a6a:	e1e8      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010a6c:	2308      	movs	r3, #8
 8010a6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a72:	e1e4      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010a74:	2310      	movs	r3, #16
 8010a76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a7a:	e1e0      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010a7c:	2320      	movs	r3, #32
 8010a7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a82:	e1dc      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010a84:	2340      	movs	r3, #64	; 0x40
 8010a86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a8a:	e1d8      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010a8c:	2380      	movs	r3, #128	; 0x80
 8010a8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a92:	e1d4      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010a94:	697b      	ldr	r3, [r7, #20]
 8010a96:	681b      	ldr	r3, [r3, #0]
 8010a98:	4a4f      	ldr	r2, [pc, #316]	; (8010bd8 <UART_SetConfig+0x340>)
 8010a9a:	4293      	cmp	r3, r2
 8010a9c:	d130      	bne.n	8010b00 <UART_SetConfig+0x268>
 8010a9e:	4b4c      	ldr	r3, [pc, #304]	; (8010bd0 <UART_SetConfig+0x338>)
 8010aa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010aa2:	f003 0307 	and.w	r3, r3, #7
 8010aa6:	2b05      	cmp	r3, #5
 8010aa8:	d826      	bhi.n	8010af8 <UART_SetConfig+0x260>
 8010aaa:	a201      	add	r2, pc, #4	; (adr r2, 8010ab0 <UART_SetConfig+0x218>)
 8010aac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ab0:	08010ac9 	.word	0x08010ac9
 8010ab4:	08010ad1 	.word	0x08010ad1
 8010ab8:	08010ad9 	.word	0x08010ad9
 8010abc:	08010ae1 	.word	0x08010ae1
 8010ac0:	08010ae9 	.word	0x08010ae9
 8010ac4:	08010af1 	.word	0x08010af1
 8010ac8:	2300      	movs	r3, #0
 8010aca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ace:	e1b6      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010ad0:	2304      	movs	r3, #4
 8010ad2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ad6:	e1b2      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010ad8:	2308      	movs	r3, #8
 8010ada:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ade:	e1ae      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010ae0:	2310      	movs	r3, #16
 8010ae2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ae6:	e1aa      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010ae8:	2320      	movs	r3, #32
 8010aea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010aee:	e1a6      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010af0:	2340      	movs	r3, #64	; 0x40
 8010af2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010af6:	e1a2      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010af8:	2380      	movs	r3, #128	; 0x80
 8010afa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010afe:	e19e      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010b00:	697b      	ldr	r3, [r7, #20]
 8010b02:	681b      	ldr	r3, [r3, #0]
 8010b04:	4a35      	ldr	r2, [pc, #212]	; (8010bdc <UART_SetConfig+0x344>)
 8010b06:	4293      	cmp	r3, r2
 8010b08:	d130      	bne.n	8010b6c <UART_SetConfig+0x2d4>
 8010b0a:	4b31      	ldr	r3, [pc, #196]	; (8010bd0 <UART_SetConfig+0x338>)
 8010b0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010b0e:	f003 0307 	and.w	r3, r3, #7
 8010b12:	2b05      	cmp	r3, #5
 8010b14:	d826      	bhi.n	8010b64 <UART_SetConfig+0x2cc>
 8010b16:	a201      	add	r2, pc, #4	; (adr r2, 8010b1c <UART_SetConfig+0x284>)
 8010b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b1c:	08010b35 	.word	0x08010b35
 8010b20:	08010b3d 	.word	0x08010b3d
 8010b24:	08010b45 	.word	0x08010b45
 8010b28:	08010b4d 	.word	0x08010b4d
 8010b2c:	08010b55 	.word	0x08010b55
 8010b30:	08010b5d 	.word	0x08010b5d
 8010b34:	2300      	movs	r3, #0
 8010b36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b3a:	e180      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010b3c:	2304      	movs	r3, #4
 8010b3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b42:	e17c      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010b44:	2308      	movs	r3, #8
 8010b46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b4a:	e178      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010b4c:	2310      	movs	r3, #16
 8010b4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b52:	e174      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010b54:	2320      	movs	r3, #32
 8010b56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b5a:	e170      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010b5c:	2340      	movs	r3, #64	; 0x40
 8010b5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b62:	e16c      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010b64:	2380      	movs	r3, #128	; 0x80
 8010b66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b6a:	e168      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010b6c:	697b      	ldr	r3, [r7, #20]
 8010b6e:	681b      	ldr	r3, [r3, #0]
 8010b70:	4a1b      	ldr	r2, [pc, #108]	; (8010be0 <UART_SetConfig+0x348>)
 8010b72:	4293      	cmp	r3, r2
 8010b74:	d142      	bne.n	8010bfc <UART_SetConfig+0x364>
 8010b76:	4b16      	ldr	r3, [pc, #88]	; (8010bd0 <UART_SetConfig+0x338>)
 8010b78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010b7a:	f003 0307 	and.w	r3, r3, #7
 8010b7e:	2b05      	cmp	r3, #5
 8010b80:	d838      	bhi.n	8010bf4 <UART_SetConfig+0x35c>
 8010b82:	a201      	add	r2, pc, #4	; (adr r2, 8010b88 <UART_SetConfig+0x2f0>)
 8010b84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b88:	08010ba1 	.word	0x08010ba1
 8010b8c:	08010ba9 	.word	0x08010ba9
 8010b90:	08010bb1 	.word	0x08010bb1
 8010b94:	08010bb9 	.word	0x08010bb9
 8010b98:	08010be5 	.word	0x08010be5
 8010b9c:	08010bed 	.word	0x08010bed
 8010ba0:	2300      	movs	r3, #0
 8010ba2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ba6:	e14a      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010ba8:	2304      	movs	r3, #4
 8010baa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010bae:	e146      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010bb0:	2308      	movs	r3, #8
 8010bb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010bb6:	e142      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010bb8:	2310      	movs	r3, #16
 8010bba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010bbe:	e13e      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010bc0:	cfff69f3 	.word	0xcfff69f3
 8010bc4:	58000c00 	.word	0x58000c00
 8010bc8:	11fff4ff 	.word	0x11fff4ff
 8010bcc:	40011000 	.word	0x40011000
 8010bd0:	58024400 	.word	0x58024400
 8010bd4:	40004400 	.word	0x40004400
 8010bd8:	40004800 	.word	0x40004800
 8010bdc:	40004c00 	.word	0x40004c00
 8010be0:	40005000 	.word	0x40005000
 8010be4:	2320      	movs	r3, #32
 8010be6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010bea:	e128      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010bec:	2340      	movs	r3, #64	; 0x40
 8010bee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010bf2:	e124      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010bf4:	2380      	movs	r3, #128	; 0x80
 8010bf6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010bfa:	e120      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010bfc:	697b      	ldr	r3, [r7, #20]
 8010bfe:	681b      	ldr	r3, [r3, #0]
 8010c00:	4acb      	ldr	r2, [pc, #812]	; (8010f30 <UART_SetConfig+0x698>)
 8010c02:	4293      	cmp	r3, r2
 8010c04:	d176      	bne.n	8010cf4 <UART_SetConfig+0x45c>
 8010c06:	4bcb      	ldr	r3, [pc, #812]	; (8010f34 <UART_SetConfig+0x69c>)
 8010c08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010c0a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010c0e:	2b28      	cmp	r3, #40	; 0x28
 8010c10:	d86c      	bhi.n	8010cec <UART_SetConfig+0x454>
 8010c12:	a201      	add	r2, pc, #4	; (adr r2, 8010c18 <UART_SetConfig+0x380>)
 8010c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c18:	08010cbd 	.word	0x08010cbd
 8010c1c:	08010ced 	.word	0x08010ced
 8010c20:	08010ced 	.word	0x08010ced
 8010c24:	08010ced 	.word	0x08010ced
 8010c28:	08010ced 	.word	0x08010ced
 8010c2c:	08010ced 	.word	0x08010ced
 8010c30:	08010ced 	.word	0x08010ced
 8010c34:	08010ced 	.word	0x08010ced
 8010c38:	08010cc5 	.word	0x08010cc5
 8010c3c:	08010ced 	.word	0x08010ced
 8010c40:	08010ced 	.word	0x08010ced
 8010c44:	08010ced 	.word	0x08010ced
 8010c48:	08010ced 	.word	0x08010ced
 8010c4c:	08010ced 	.word	0x08010ced
 8010c50:	08010ced 	.word	0x08010ced
 8010c54:	08010ced 	.word	0x08010ced
 8010c58:	08010ccd 	.word	0x08010ccd
 8010c5c:	08010ced 	.word	0x08010ced
 8010c60:	08010ced 	.word	0x08010ced
 8010c64:	08010ced 	.word	0x08010ced
 8010c68:	08010ced 	.word	0x08010ced
 8010c6c:	08010ced 	.word	0x08010ced
 8010c70:	08010ced 	.word	0x08010ced
 8010c74:	08010ced 	.word	0x08010ced
 8010c78:	08010cd5 	.word	0x08010cd5
 8010c7c:	08010ced 	.word	0x08010ced
 8010c80:	08010ced 	.word	0x08010ced
 8010c84:	08010ced 	.word	0x08010ced
 8010c88:	08010ced 	.word	0x08010ced
 8010c8c:	08010ced 	.word	0x08010ced
 8010c90:	08010ced 	.word	0x08010ced
 8010c94:	08010ced 	.word	0x08010ced
 8010c98:	08010cdd 	.word	0x08010cdd
 8010c9c:	08010ced 	.word	0x08010ced
 8010ca0:	08010ced 	.word	0x08010ced
 8010ca4:	08010ced 	.word	0x08010ced
 8010ca8:	08010ced 	.word	0x08010ced
 8010cac:	08010ced 	.word	0x08010ced
 8010cb0:	08010ced 	.word	0x08010ced
 8010cb4:	08010ced 	.word	0x08010ced
 8010cb8:	08010ce5 	.word	0x08010ce5
 8010cbc:	2301      	movs	r3, #1
 8010cbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010cc2:	e0bc      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010cc4:	2304      	movs	r3, #4
 8010cc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010cca:	e0b8      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010ccc:	2308      	movs	r3, #8
 8010cce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010cd2:	e0b4      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010cd4:	2310      	movs	r3, #16
 8010cd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010cda:	e0b0      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010cdc:	2320      	movs	r3, #32
 8010cde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ce2:	e0ac      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010ce4:	2340      	movs	r3, #64	; 0x40
 8010ce6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010cea:	e0a8      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010cec:	2380      	movs	r3, #128	; 0x80
 8010cee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010cf2:	e0a4      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010cf4:	697b      	ldr	r3, [r7, #20]
 8010cf6:	681b      	ldr	r3, [r3, #0]
 8010cf8:	4a8f      	ldr	r2, [pc, #572]	; (8010f38 <UART_SetConfig+0x6a0>)
 8010cfa:	4293      	cmp	r3, r2
 8010cfc:	d130      	bne.n	8010d60 <UART_SetConfig+0x4c8>
 8010cfe:	4b8d      	ldr	r3, [pc, #564]	; (8010f34 <UART_SetConfig+0x69c>)
 8010d00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010d02:	f003 0307 	and.w	r3, r3, #7
 8010d06:	2b05      	cmp	r3, #5
 8010d08:	d826      	bhi.n	8010d58 <UART_SetConfig+0x4c0>
 8010d0a:	a201      	add	r2, pc, #4	; (adr r2, 8010d10 <UART_SetConfig+0x478>)
 8010d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d10:	08010d29 	.word	0x08010d29
 8010d14:	08010d31 	.word	0x08010d31
 8010d18:	08010d39 	.word	0x08010d39
 8010d1c:	08010d41 	.word	0x08010d41
 8010d20:	08010d49 	.word	0x08010d49
 8010d24:	08010d51 	.word	0x08010d51
 8010d28:	2300      	movs	r3, #0
 8010d2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d2e:	e086      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010d30:	2304      	movs	r3, #4
 8010d32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d36:	e082      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010d38:	2308      	movs	r3, #8
 8010d3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d3e:	e07e      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010d40:	2310      	movs	r3, #16
 8010d42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d46:	e07a      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010d48:	2320      	movs	r3, #32
 8010d4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d4e:	e076      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010d50:	2340      	movs	r3, #64	; 0x40
 8010d52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d56:	e072      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010d58:	2380      	movs	r3, #128	; 0x80
 8010d5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d5e:	e06e      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010d60:	697b      	ldr	r3, [r7, #20]
 8010d62:	681b      	ldr	r3, [r3, #0]
 8010d64:	4a75      	ldr	r2, [pc, #468]	; (8010f3c <UART_SetConfig+0x6a4>)
 8010d66:	4293      	cmp	r3, r2
 8010d68:	d130      	bne.n	8010dcc <UART_SetConfig+0x534>
 8010d6a:	4b72      	ldr	r3, [pc, #456]	; (8010f34 <UART_SetConfig+0x69c>)
 8010d6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010d6e:	f003 0307 	and.w	r3, r3, #7
 8010d72:	2b05      	cmp	r3, #5
 8010d74:	d826      	bhi.n	8010dc4 <UART_SetConfig+0x52c>
 8010d76:	a201      	add	r2, pc, #4	; (adr r2, 8010d7c <UART_SetConfig+0x4e4>)
 8010d78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d7c:	08010d95 	.word	0x08010d95
 8010d80:	08010d9d 	.word	0x08010d9d
 8010d84:	08010da5 	.word	0x08010da5
 8010d88:	08010dad 	.word	0x08010dad
 8010d8c:	08010db5 	.word	0x08010db5
 8010d90:	08010dbd 	.word	0x08010dbd
 8010d94:	2300      	movs	r3, #0
 8010d96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d9a:	e050      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010d9c:	2304      	movs	r3, #4
 8010d9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010da2:	e04c      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010da4:	2308      	movs	r3, #8
 8010da6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010daa:	e048      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010dac:	2310      	movs	r3, #16
 8010dae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010db2:	e044      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010db4:	2320      	movs	r3, #32
 8010db6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dba:	e040      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010dbc:	2340      	movs	r3, #64	; 0x40
 8010dbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dc2:	e03c      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010dc4:	2380      	movs	r3, #128	; 0x80
 8010dc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dca:	e038      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010dcc:	697b      	ldr	r3, [r7, #20]
 8010dce:	681b      	ldr	r3, [r3, #0]
 8010dd0:	4a5b      	ldr	r2, [pc, #364]	; (8010f40 <UART_SetConfig+0x6a8>)
 8010dd2:	4293      	cmp	r3, r2
 8010dd4:	d130      	bne.n	8010e38 <UART_SetConfig+0x5a0>
 8010dd6:	4b57      	ldr	r3, [pc, #348]	; (8010f34 <UART_SetConfig+0x69c>)
 8010dd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010dda:	f003 0307 	and.w	r3, r3, #7
 8010dde:	2b05      	cmp	r3, #5
 8010de0:	d826      	bhi.n	8010e30 <UART_SetConfig+0x598>
 8010de2:	a201      	add	r2, pc, #4	; (adr r2, 8010de8 <UART_SetConfig+0x550>)
 8010de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010de8:	08010e01 	.word	0x08010e01
 8010dec:	08010e09 	.word	0x08010e09
 8010df0:	08010e11 	.word	0x08010e11
 8010df4:	08010e19 	.word	0x08010e19
 8010df8:	08010e21 	.word	0x08010e21
 8010dfc:	08010e29 	.word	0x08010e29
 8010e00:	2302      	movs	r3, #2
 8010e02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e06:	e01a      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010e08:	2304      	movs	r3, #4
 8010e0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e0e:	e016      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010e10:	2308      	movs	r3, #8
 8010e12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e16:	e012      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010e18:	2310      	movs	r3, #16
 8010e1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e1e:	e00e      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010e20:	2320      	movs	r3, #32
 8010e22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e26:	e00a      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010e28:	2340      	movs	r3, #64	; 0x40
 8010e2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e2e:	e006      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010e30:	2380      	movs	r3, #128	; 0x80
 8010e32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e36:	e002      	b.n	8010e3e <UART_SetConfig+0x5a6>
 8010e38:	2380      	movs	r3, #128	; 0x80
 8010e3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010e3e:	697b      	ldr	r3, [r7, #20]
 8010e40:	681b      	ldr	r3, [r3, #0]
 8010e42:	4a3f      	ldr	r2, [pc, #252]	; (8010f40 <UART_SetConfig+0x6a8>)
 8010e44:	4293      	cmp	r3, r2
 8010e46:	f040 80f8 	bne.w	801103a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8010e4a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8010e4e:	2b20      	cmp	r3, #32
 8010e50:	dc46      	bgt.n	8010ee0 <UART_SetConfig+0x648>
 8010e52:	2b02      	cmp	r3, #2
 8010e54:	f2c0 8082 	blt.w	8010f5c <UART_SetConfig+0x6c4>
 8010e58:	3b02      	subs	r3, #2
 8010e5a:	2b1e      	cmp	r3, #30
 8010e5c:	d87e      	bhi.n	8010f5c <UART_SetConfig+0x6c4>
 8010e5e:	a201      	add	r2, pc, #4	; (adr r2, 8010e64 <UART_SetConfig+0x5cc>)
 8010e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e64:	08010ee7 	.word	0x08010ee7
 8010e68:	08010f5d 	.word	0x08010f5d
 8010e6c:	08010eef 	.word	0x08010eef
 8010e70:	08010f5d 	.word	0x08010f5d
 8010e74:	08010f5d 	.word	0x08010f5d
 8010e78:	08010f5d 	.word	0x08010f5d
 8010e7c:	08010eff 	.word	0x08010eff
 8010e80:	08010f5d 	.word	0x08010f5d
 8010e84:	08010f5d 	.word	0x08010f5d
 8010e88:	08010f5d 	.word	0x08010f5d
 8010e8c:	08010f5d 	.word	0x08010f5d
 8010e90:	08010f5d 	.word	0x08010f5d
 8010e94:	08010f5d 	.word	0x08010f5d
 8010e98:	08010f5d 	.word	0x08010f5d
 8010e9c:	08010f0f 	.word	0x08010f0f
 8010ea0:	08010f5d 	.word	0x08010f5d
 8010ea4:	08010f5d 	.word	0x08010f5d
 8010ea8:	08010f5d 	.word	0x08010f5d
 8010eac:	08010f5d 	.word	0x08010f5d
 8010eb0:	08010f5d 	.word	0x08010f5d
 8010eb4:	08010f5d 	.word	0x08010f5d
 8010eb8:	08010f5d 	.word	0x08010f5d
 8010ebc:	08010f5d 	.word	0x08010f5d
 8010ec0:	08010f5d 	.word	0x08010f5d
 8010ec4:	08010f5d 	.word	0x08010f5d
 8010ec8:	08010f5d 	.word	0x08010f5d
 8010ecc:	08010f5d 	.word	0x08010f5d
 8010ed0:	08010f5d 	.word	0x08010f5d
 8010ed4:	08010f5d 	.word	0x08010f5d
 8010ed8:	08010f5d 	.word	0x08010f5d
 8010edc:	08010f4f 	.word	0x08010f4f
 8010ee0:	2b40      	cmp	r3, #64	; 0x40
 8010ee2:	d037      	beq.n	8010f54 <UART_SetConfig+0x6bc>
 8010ee4:	e03a      	b.n	8010f5c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8010ee6:	f7fb fcd7 	bl	800c898 <HAL_RCCEx_GetD3PCLK1Freq>
 8010eea:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8010eec:	e03c      	b.n	8010f68 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010eee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010ef2:	4618      	mov	r0, r3
 8010ef4:	f7fb fce6 	bl	800c8c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010ef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010efa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010efc:	e034      	b.n	8010f68 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010efe:	f107 0318 	add.w	r3, r7, #24
 8010f02:	4618      	mov	r0, r3
 8010f04:	f7fb fe32 	bl	800cb6c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010f08:	69fb      	ldr	r3, [r7, #28]
 8010f0a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010f0c:	e02c      	b.n	8010f68 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010f0e:	4b09      	ldr	r3, [pc, #36]	; (8010f34 <UART_SetConfig+0x69c>)
 8010f10:	681b      	ldr	r3, [r3, #0]
 8010f12:	f003 0320 	and.w	r3, r3, #32
 8010f16:	2b00      	cmp	r3, #0
 8010f18:	d016      	beq.n	8010f48 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010f1a:	4b06      	ldr	r3, [pc, #24]	; (8010f34 <UART_SetConfig+0x69c>)
 8010f1c:	681b      	ldr	r3, [r3, #0]
 8010f1e:	08db      	lsrs	r3, r3, #3
 8010f20:	f003 0303 	and.w	r3, r3, #3
 8010f24:	4a07      	ldr	r2, [pc, #28]	; (8010f44 <UART_SetConfig+0x6ac>)
 8010f26:	fa22 f303 	lsr.w	r3, r2, r3
 8010f2a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010f2c:	e01c      	b.n	8010f68 <UART_SetConfig+0x6d0>
 8010f2e:	bf00      	nop
 8010f30:	40011400 	.word	0x40011400
 8010f34:	58024400 	.word	0x58024400
 8010f38:	40007800 	.word	0x40007800
 8010f3c:	40007c00 	.word	0x40007c00
 8010f40:	58000c00 	.word	0x58000c00
 8010f44:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8010f48:	4b9d      	ldr	r3, [pc, #628]	; (80111c0 <UART_SetConfig+0x928>)
 8010f4a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010f4c:	e00c      	b.n	8010f68 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010f4e:	4b9d      	ldr	r3, [pc, #628]	; (80111c4 <UART_SetConfig+0x92c>)
 8010f50:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010f52:	e009      	b.n	8010f68 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010f54:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010f58:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010f5a:	e005      	b.n	8010f68 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8010f5c:	2300      	movs	r3, #0
 8010f5e:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8010f60:	2301      	movs	r3, #1
 8010f62:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8010f66:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010f68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	f000 81de 	beq.w	801132c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010f70:	697b      	ldr	r3, [r7, #20]
 8010f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010f74:	4a94      	ldr	r2, [pc, #592]	; (80111c8 <UART_SetConfig+0x930>)
 8010f76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010f7a:	461a      	mov	r2, r3
 8010f7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010f7e:	fbb3 f3f2 	udiv	r3, r3, r2
 8010f82:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010f84:	697b      	ldr	r3, [r7, #20]
 8010f86:	685a      	ldr	r2, [r3, #4]
 8010f88:	4613      	mov	r3, r2
 8010f8a:	005b      	lsls	r3, r3, #1
 8010f8c:	4413      	add	r3, r2
 8010f8e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010f90:	429a      	cmp	r2, r3
 8010f92:	d305      	bcc.n	8010fa0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010f94:	697b      	ldr	r3, [r7, #20]
 8010f96:	685b      	ldr	r3, [r3, #4]
 8010f98:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010f9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010f9c:	429a      	cmp	r2, r3
 8010f9e:	d903      	bls.n	8010fa8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8010fa0:	2301      	movs	r3, #1
 8010fa2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8010fa6:	e1c1      	b.n	801132c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010fa8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010faa:	2200      	movs	r2, #0
 8010fac:	60bb      	str	r3, [r7, #8]
 8010fae:	60fa      	str	r2, [r7, #12]
 8010fb0:	697b      	ldr	r3, [r7, #20]
 8010fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010fb4:	4a84      	ldr	r2, [pc, #528]	; (80111c8 <UART_SetConfig+0x930>)
 8010fb6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010fba:	b29b      	uxth	r3, r3
 8010fbc:	2200      	movs	r2, #0
 8010fbe:	603b      	str	r3, [r7, #0]
 8010fc0:	607a      	str	r2, [r7, #4]
 8010fc2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010fc6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010fca:	f7ef f989 	bl	80002e0 <__aeabi_uldivmod>
 8010fce:	4602      	mov	r2, r0
 8010fd0:	460b      	mov	r3, r1
 8010fd2:	4610      	mov	r0, r2
 8010fd4:	4619      	mov	r1, r3
 8010fd6:	f04f 0200 	mov.w	r2, #0
 8010fda:	f04f 0300 	mov.w	r3, #0
 8010fde:	020b      	lsls	r3, r1, #8
 8010fe0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010fe4:	0202      	lsls	r2, r0, #8
 8010fe6:	6979      	ldr	r1, [r7, #20]
 8010fe8:	6849      	ldr	r1, [r1, #4]
 8010fea:	0849      	lsrs	r1, r1, #1
 8010fec:	2000      	movs	r0, #0
 8010fee:	460c      	mov	r4, r1
 8010ff0:	4605      	mov	r5, r0
 8010ff2:	eb12 0804 	adds.w	r8, r2, r4
 8010ff6:	eb43 0905 	adc.w	r9, r3, r5
 8010ffa:	697b      	ldr	r3, [r7, #20]
 8010ffc:	685b      	ldr	r3, [r3, #4]
 8010ffe:	2200      	movs	r2, #0
 8011000:	469a      	mov	sl, r3
 8011002:	4693      	mov	fp, r2
 8011004:	4652      	mov	r2, sl
 8011006:	465b      	mov	r3, fp
 8011008:	4640      	mov	r0, r8
 801100a:	4649      	mov	r1, r9
 801100c:	f7ef f968 	bl	80002e0 <__aeabi_uldivmod>
 8011010:	4602      	mov	r2, r0
 8011012:	460b      	mov	r3, r1
 8011014:	4613      	mov	r3, r2
 8011016:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8011018:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801101a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 801101e:	d308      	bcc.n	8011032 <UART_SetConfig+0x79a>
 8011020:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011022:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8011026:	d204      	bcs.n	8011032 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8011028:	697b      	ldr	r3, [r7, #20]
 801102a:	681b      	ldr	r3, [r3, #0]
 801102c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801102e:	60da      	str	r2, [r3, #12]
 8011030:	e17c      	b.n	801132c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8011032:	2301      	movs	r3, #1
 8011034:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8011038:	e178      	b.n	801132c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801103a:	697b      	ldr	r3, [r7, #20]
 801103c:	69db      	ldr	r3, [r3, #28]
 801103e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8011042:	f040 80c5 	bne.w	80111d0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8011046:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 801104a:	2b20      	cmp	r3, #32
 801104c:	dc48      	bgt.n	80110e0 <UART_SetConfig+0x848>
 801104e:	2b00      	cmp	r3, #0
 8011050:	db7b      	blt.n	801114a <UART_SetConfig+0x8b2>
 8011052:	2b20      	cmp	r3, #32
 8011054:	d879      	bhi.n	801114a <UART_SetConfig+0x8b2>
 8011056:	a201      	add	r2, pc, #4	; (adr r2, 801105c <UART_SetConfig+0x7c4>)
 8011058:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801105c:	080110e7 	.word	0x080110e7
 8011060:	080110ef 	.word	0x080110ef
 8011064:	0801114b 	.word	0x0801114b
 8011068:	0801114b 	.word	0x0801114b
 801106c:	080110f7 	.word	0x080110f7
 8011070:	0801114b 	.word	0x0801114b
 8011074:	0801114b 	.word	0x0801114b
 8011078:	0801114b 	.word	0x0801114b
 801107c:	08011107 	.word	0x08011107
 8011080:	0801114b 	.word	0x0801114b
 8011084:	0801114b 	.word	0x0801114b
 8011088:	0801114b 	.word	0x0801114b
 801108c:	0801114b 	.word	0x0801114b
 8011090:	0801114b 	.word	0x0801114b
 8011094:	0801114b 	.word	0x0801114b
 8011098:	0801114b 	.word	0x0801114b
 801109c:	08011117 	.word	0x08011117
 80110a0:	0801114b 	.word	0x0801114b
 80110a4:	0801114b 	.word	0x0801114b
 80110a8:	0801114b 	.word	0x0801114b
 80110ac:	0801114b 	.word	0x0801114b
 80110b0:	0801114b 	.word	0x0801114b
 80110b4:	0801114b 	.word	0x0801114b
 80110b8:	0801114b 	.word	0x0801114b
 80110bc:	0801114b 	.word	0x0801114b
 80110c0:	0801114b 	.word	0x0801114b
 80110c4:	0801114b 	.word	0x0801114b
 80110c8:	0801114b 	.word	0x0801114b
 80110cc:	0801114b 	.word	0x0801114b
 80110d0:	0801114b 	.word	0x0801114b
 80110d4:	0801114b 	.word	0x0801114b
 80110d8:	0801114b 	.word	0x0801114b
 80110dc:	0801113d 	.word	0x0801113d
 80110e0:	2b40      	cmp	r3, #64	; 0x40
 80110e2:	d02e      	beq.n	8011142 <UART_SetConfig+0x8aa>
 80110e4:	e031      	b.n	801114a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80110e6:	f7f9 fbdf 	bl	800a8a8 <HAL_RCC_GetPCLK1Freq>
 80110ea:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80110ec:	e033      	b.n	8011156 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80110ee:	f7f9 fbf1 	bl	800a8d4 <HAL_RCC_GetPCLK2Freq>
 80110f2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80110f4:	e02f      	b.n	8011156 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80110f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80110fa:	4618      	mov	r0, r3
 80110fc:	f7fb fbe2 	bl	800c8c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8011100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011102:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011104:	e027      	b.n	8011156 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8011106:	f107 0318 	add.w	r3, r7, #24
 801110a:	4618      	mov	r0, r3
 801110c:	f7fb fd2e 	bl	800cb6c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8011110:	69fb      	ldr	r3, [r7, #28]
 8011112:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011114:	e01f      	b.n	8011156 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011116:	4b2d      	ldr	r3, [pc, #180]	; (80111cc <UART_SetConfig+0x934>)
 8011118:	681b      	ldr	r3, [r3, #0]
 801111a:	f003 0320 	and.w	r3, r3, #32
 801111e:	2b00      	cmp	r3, #0
 8011120:	d009      	beq.n	8011136 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8011122:	4b2a      	ldr	r3, [pc, #168]	; (80111cc <UART_SetConfig+0x934>)
 8011124:	681b      	ldr	r3, [r3, #0]
 8011126:	08db      	lsrs	r3, r3, #3
 8011128:	f003 0303 	and.w	r3, r3, #3
 801112c:	4a24      	ldr	r2, [pc, #144]	; (80111c0 <UART_SetConfig+0x928>)
 801112e:	fa22 f303 	lsr.w	r3, r2, r3
 8011132:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8011134:	e00f      	b.n	8011156 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8011136:	4b22      	ldr	r3, [pc, #136]	; (80111c0 <UART_SetConfig+0x928>)
 8011138:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801113a:	e00c      	b.n	8011156 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801113c:	4b21      	ldr	r3, [pc, #132]	; (80111c4 <UART_SetConfig+0x92c>)
 801113e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011140:	e009      	b.n	8011156 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011142:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8011146:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011148:	e005      	b.n	8011156 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 801114a:	2300      	movs	r3, #0
 801114c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 801114e:	2301      	movs	r3, #1
 8011150:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8011154:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8011156:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011158:	2b00      	cmp	r3, #0
 801115a:	f000 80e7 	beq.w	801132c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801115e:	697b      	ldr	r3, [r7, #20]
 8011160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011162:	4a19      	ldr	r2, [pc, #100]	; (80111c8 <UART_SetConfig+0x930>)
 8011164:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011168:	461a      	mov	r2, r3
 801116a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801116c:	fbb3 f3f2 	udiv	r3, r3, r2
 8011170:	005a      	lsls	r2, r3, #1
 8011172:	697b      	ldr	r3, [r7, #20]
 8011174:	685b      	ldr	r3, [r3, #4]
 8011176:	085b      	lsrs	r3, r3, #1
 8011178:	441a      	add	r2, r3
 801117a:	697b      	ldr	r3, [r7, #20]
 801117c:	685b      	ldr	r3, [r3, #4]
 801117e:	fbb2 f3f3 	udiv	r3, r2, r3
 8011182:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011186:	2b0f      	cmp	r3, #15
 8011188:	d916      	bls.n	80111b8 <UART_SetConfig+0x920>
 801118a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801118c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011190:	d212      	bcs.n	80111b8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8011192:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011194:	b29b      	uxth	r3, r3
 8011196:	f023 030f 	bic.w	r3, r3, #15
 801119a:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801119c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801119e:	085b      	lsrs	r3, r3, #1
 80111a0:	b29b      	uxth	r3, r3
 80111a2:	f003 0307 	and.w	r3, r3, #7
 80111a6:	b29a      	uxth	r2, r3
 80111a8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80111aa:	4313      	orrs	r3, r2
 80111ac:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 80111ae:	697b      	ldr	r3, [r7, #20]
 80111b0:	681b      	ldr	r3, [r3, #0]
 80111b2:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80111b4:	60da      	str	r2, [r3, #12]
 80111b6:	e0b9      	b.n	801132c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80111b8:	2301      	movs	r3, #1
 80111ba:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80111be:	e0b5      	b.n	801132c <UART_SetConfig+0xa94>
 80111c0:	03d09000 	.word	0x03d09000
 80111c4:	003d0900 	.word	0x003d0900
 80111c8:	08016fe8 	.word	0x08016fe8
 80111cc:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80111d0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80111d4:	2b20      	cmp	r3, #32
 80111d6:	dc49      	bgt.n	801126c <UART_SetConfig+0x9d4>
 80111d8:	2b00      	cmp	r3, #0
 80111da:	db7c      	blt.n	80112d6 <UART_SetConfig+0xa3e>
 80111dc:	2b20      	cmp	r3, #32
 80111de:	d87a      	bhi.n	80112d6 <UART_SetConfig+0xa3e>
 80111e0:	a201      	add	r2, pc, #4	; (adr r2, 80111e8 <UART_SetConfig+0x950>)
 80111e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80111e6:	bf00      	nop
 80111e8:	08011273 	.word	0x08011273
 80111ec:	0801127b 	.word	0x0801127b
 80111f0:	080112d7 	.word	0x080112d7
 80111f4:	080112d7 	.word	0x080112d7
 80111f8:	08011283 	.word	0x08011283
 80111fc:	080112d7 	.word	0x080112d7
 8011200:	080112d7 	.word	0x080112d7
 8011204:	080112d7 	.word	0x080112d7
 8011208:	08011293 	.word	0x08011293
 801120c:	080112d7 	.word	0x080112d7
 8011210:	080112d7 	.word	0x080112d7
 8011214:	080112d7 	.word	0x080112d7
 8011218:	080112d7 	.word	0x080112d7
 801121c:	080112d7 	.word	0x080112d7
 8011220:	080112d7 	.word	0x080112d7
 8011224:	080112d7 	.word	0x080112d7
 8011228:	080112a3 	.word	0x080112a3
 801122c:	080112d7 	.word	0x080112d7
 8011230:	080112d7 	.word	0x080112d7
 8011234:	080112d7 	.word	0x080112d7
 8011238:	080112d7 	.word	0x080112d7
 801123c:	080112d7 	.word	0x080112d7
 8011240:	080112d7 	.word	0x080112d7
 8011244:	080112d7 	.word	0x080112d7
 8011248:	080112d7 	.word	0x080112d7
 801124c:	080112d7 	.word	0x080112d7
 8011250:	080112d7 	.word	0x080112d7
 8011254:	080112d7 	.word	0x080112d7
 8011258:	080112d7 	.word	0x080112d7
 801125c:	080112d7 	.word	0x080112d7
 8011260:	080112d7 	.word	0x080112d7
 8011264:	080112d7 	.word	0x080112d7
 8011268:	080112c9 	.word	0x080112c9
 801126c:	2b40      	cmp	r3, #64	; 0x40
 801126e:	d02e      	beq.n	80112ce <UART_SetConfig+0xa36>
 8011270:	e031      	b.n	80112d6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011272:	f7f9 fb19 	bl	800a8a8 <HAL_RCC_GetPCLK1Freq>
 8011276:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8011278:	e033      	b.n	80112e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801127a:	f7f9 fb2b 	bl	800a8d4 <HAL_RCC_GetPCLK2Freq>
 801127e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8011280:	e02f      	b.n	80112e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011282:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011286:	4618      	mov	r0, r3
 8011288:	f7fb fb1c 	bl	800c8c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801128c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801128e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011290:	e027      	b.n	80112e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8011292:	f107 0318 	add.w	r3, r7, #24
 8011296:	4618      	mov	r0, r3
 8011298:	f7fb fc68 	bl	800cb6c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801129c:	69fb      	ldr	r3, [r7, #28]
 801129e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80112a0:	e01f      	b.n	80112e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80112a2:	4b2d      	ldr	r3, [pc, #180]	; (8011358 <UART_SetConfig+0xac0>)
 80112a4:	681b      	ldr	r3, [r3, #0]
 80112a6:	f003 0320 	and.w	r3, r3, #32
 80112aa:	2b00      	cmp	r3, #0
 80112ac:	d009      	beq.n	80112c2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80112ae:	4b2a      	ldr	r3, [pc, #168]	; (8011358 <UART_SetConfig+0xac0>)
 80112b0:	681b      	ldr	r3, [r3, #0]
 80112b2:	08db      	lsrs	r3, r3, #3
 80112b4:	f003 0303 	and.w	r3, r3, #3
 80112b8:	4a28      	ldr	r2, [pc, #160]	; (801135c <UART_SetConfig+0xac4>)
 80112ba:	fa22 f303 	lsr.w	r3, r2, r3
 80112be:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80112c0:	e00f      	b.n	80112e2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80112c2:	4b26      	ldr	r3, [pc, #152]	; (801135c <UART_SetConfig+0xac4>)
 80112c4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80112c6:	e00c      	b.n	80112e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80112c8:	4b25      	ldr	r3, [pc, #148]	; (8011360 <UART_SetConfig+0xac8>)
 80112ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80112cc:	e009      	b.n	80112e2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80112ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80112d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80112d4:	e005      	b.n	80112e2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80112d6:	2300      	movs	r3, #0
 80112d8:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80112da:	2301      	movs	r3, #1
 80112dc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80112e0:	bf00      	nop
    }

    if (pclk != 0U)
 80112e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80112e4:	2b00      	cmp	r3, #0
 80112e6:	d021      	beq.n	801132c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80112e8:	697b      	ldr	r3, [r7, #20]
 80112ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80112ec:	4a1d      	ldr	r2, [pc, #116]	; (8011364 <UART_SetConfig+0xacc>)
 80112ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80112f2:	461a      	mov	r2, r3
 80112f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80112f6:	fbb3 f2f2 	udiv	r2, r3, r2
 80112fa:	697b      	ldr	r3, [r7, #20]
 80112fc:	685b      	ldr	r3, [r3, #4]
 80112fe:	085b      	lsrs	r3, r3, #1
 8011300:	441a      	add	r2, r3
 8011302:	697b      	ldr	r3, [r7, #20]
 8011304:	685b      	ldr	r3, [r3, #4]
 8011306:	fbb2 f3f3 	udiv	r3, r2, r3
 801130a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801130c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801130e:	2b0f      	cmp	r3, #15
 8011310:	d909      	bls.n	8011326 <UART_SetConfig+0xa8e>
 8011312:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011314:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011318:	d205      	bcs.n	8011326 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801131a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801131c:	b29a      	uxth	r2, r3
 801131e:	697b      	ldr	r3, [r7, #20]
 8011320:	681b      	ldr	r3, [r3, #0]
 8011322:	60da      	str	r2, [r3, #12]
 8011324:	e002      	b.n	801132c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8011326:	2301      	movs	r3, #1
 8011328:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 801132c:	697b      	ldr	r3, [r7, #20]
 801132e:	2201      	movs	r2, #1
 8011330:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8011334:	697b      	ldr	r3, [r7, #20]
 8011336:	2201      	movs	r2, #1
 8011338:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801133c:	697b      	ldr	r3, [r7, #20]
 801133e:	2200      	movs	r2, #0
 8011340:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8011342:	697b      	ldr	r3, [r7, #20]
 8011344:	2200      	movs	r2, #0
 8011346:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8011348:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 801134c:	4618      	mov	r0, r3
 801134e:	3748      	adds	r7, #72	; 0x48
 8011350:	46bd      	mov	sp, r7
 8011352:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8011356:	bf00      	nop
 8011358:	58024400 	.word	0x58024400
 801135c:	03d09000 	.word	0x03d09000
 8011360:	003d0900 	.word	0x003d0900
 8011364:	08016fe8 	.word	0x08016fe8

08011368 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8011368:	b480      	push	{r7}
 801136a:	b083      	sub	sp, #12
 801136c:	af00      	add	r7, sp, #0
 801136e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8011370:	687b      	ldr	r3, [r7, #4]
 8011372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011374:	f003 0308 	and.w	r3, r3, #8
 8011378:	2b00      	cmp	r3, #0
 801137a:	d00a      	beq.n	8011392 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801137c:	687b      	ldr	r3, [r7, #4]
 801137e:	681b      	ldr	r3, [r3, #0]
 8011380:	685b      	ldr	r3, [r3, #4]
 8011382:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8011386:	687b      	ldr	r3, [r7, #4]
 8011388:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801138a:	687b      	ldr	r3, [r7, #4]
 801138c:	681b      	ldr	r3, [r3, #0]
 801138e:	430a      	orrs	r2, r1
 8011390:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8011392:	687b      	ldr	r3, [r7, #4]
 8011394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011396:	f003 0301 	and.w	r3, r3, #1
 801139a:	2b00      	cmp	r3, #0
 801139c:	d00a      	beq.n	80113b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	681b      	ldr	r3, [r3, #0]
 80113a2:	685b      	ldr	r3, [r3, #4]
 80113a4:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80113a8:	687b      	ldr	r3, [r7, #4]
 80113aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80113ac:	687b      	ldr	r3, [r7, #4]
 80113ae:	681b      	ldr	r3, [r3, #0]
 80113b0:	430a      	orrs	r2, r1
 80113b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80113b8:	f003 0302 	and.w	r3, r3, #2
 80113bc:	2b00      	cmp	r3, #0
 80113be:	d00a      	beq.n	80113d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	681b      	ldr	r3, [r3, #0]
 80113c4:	685b      	ldr	r3, [r3, #4]
 80113c6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80113ca:	687b      	ldr	r3, [r7, #4]
 80113cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80113ce:	687b      	ldr	r3, [r7, #4]
 80113d0:	681b      	ldr	r3, [r3, #0]
 80113d2:	430a      	orrs	r2, r1
 80113d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80113da:	f003 0304 	and.w	r3, r3, #4
 80113de:	2b00      	cmp	r3, #0
 80113e0:	d00a      	beq.n	80113f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80113e2:	687b      	ldr	r3, [r7, #4]
 80113e4:	681b      	ldr	r3, [r3, #0]
 80113e6:	685b      	ldr	r3, [r3, #4]
 80113e8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80113ec:	687b      	ldr	r3, [r7, #4]
 80113ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80113f0:	687b      	ldr	r3, [r7, #4]
 80113f2:	681b      	ldr	r3, [r3, #0]
 80113f4:	430a      	orrs	r2, r1
 80113f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80113fc:	f003 0310 	and.w	r3, r3, #16
 8011400:	2b00      	cmp	r3, #0
 8011402:	d00a      	beq.n	801141a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	681b      	ldr	r3, [r3, #0]
 8011408:	689b      	ldr	r3, [r3, #8]
 801140a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 801140e:	687b      	ldr	r3, [r7, #4]
 8011410:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	681b      	ldr	r3, [r3, #0]
 8011416:	430a      	orrs	r2, r1
 8011418:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801141e:	f003 0320 	and.w	r3, r3, #32
 8011422:	2b00      	cmp	r3, #0
 8011424:	d00a      	beq.n	801143c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8011426:	687b      	ldr	r3, [r7, #4]
 8011428:	681b      	ldr	r3, [r3, #0]
 801142a:	689b      	ldr	r3, [r3, #8]
 801142c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	681b      	ldr	r3, [r3, #0]
 8011438:	430a      	orrs	r2, r1
 801143a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801143c:	687b      	ldr	r3, [r7, #4]
 801143e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011440:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011444:	2b00      	cmp	r3, #0
 8011446:	d01a      	beq.n	801147e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	681b      	ldr	r3, [r3, #0]
 801144c:	685b      	ldr	r3, [r3, #4]
 801144e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8011452:	687b      	ldr	r3, [r7, #4]
 8011454:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011456:	687b      	ldr	r3, [r7, #4]
 8011458:	681b      	ldr	r3, [r3, #0]
 801145a:	430a      	orrs	r2, r1
 801145c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011462:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8011466:	d10a      	bne.n	801147e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8011468:	687b      	ldr	r3, [r7, #4]
 801146a:	681b      	ldr	r3, [r3, #0]
 801146c:	685b      	ldr	r3, [r3, #4]
 801146e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8011472:	687b      	ldr	r3, [r7, #4]
 8011474:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	681b      	ldr	r3, [r3, #0]
 801147a:	430a      	orrs	r2, r1
 801147c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801147e:	687b      	ldr	r3, [r7, #4]
 8011480:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011482:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011486:	2b00      	cmp	r3, #0
 8011488:	d00a      	beq.n	80114a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801148a:	687b      	ldr	r3, [r7, #4]
 801148c:	681b      	ldr	r3, [r3, #0]
 801148e:	685b      	ldr	r3, [r3, #4]
 8011490:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8011494:	687b      	ldr	r3, [r7, #4]
 8011496:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011498:	687b      	ldr	r3, [r7, #4]
 801149a:	681b      	ldr	r3, [r3, #0]
 801149c:	430a      	orrs	r2, r1
 801149e:	605a      	str	r2, [r3, #4]
  }
}
 80114a0:	bf00      	nop
 80114a2:	370c      	adds	r7, #12
 80114a4:	46bd      	mov	sp, r7
 80114a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114aa:	4770      	bx	lr

080114ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80114ac:	b580      	push	{r7, lr}
 80114ae:	b098      	sub	sp, #96	; 0x60
 80114b0:	af02      	add	r7, sp, #8
 80114b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	2200      	movs	r2, #0
 80114b8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80114bc:	f7f2 fa9e 	bl	80039fc <HAL_GetTick>
 80114c0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80114c2:	687b      	ldr	r3, [r7, #4]
 80114c4:	681b      	ldr	r3, [r3, #0]
 80114c6:	681b      	ldr	r3, [r3, #0]
 80114c8:	f003 0308 	and.w	r3, r3, #8
 80114cc:	2b08      	cmp	r3, #8
 80114ce:	d12f      	bne.n	8011530 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80114d0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80114d4:	9300      	str	r3, [sp, #0]
 80114d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80114d8:	2200      	movs	r2, #0
 80114da:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80114de:	6878      	ldr	r0, [r7, #4]
 80114e0:	f000 f88e 	bl	8011600 <UART_WaitOnFlagUntilTimeout>
 80114e4:	4603      	mov	r3, r0
 80114e6:	2b00      	cmp	r3, #0
 80114e8:	d022      	beq.n	8011530 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80114ea:	687b      	ldr	r3, [r7, #4]
 80114ec:	681b      	ldr	r3, [r3, #0]
 80114ee:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80114f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114f2:	e853 3f00 	ldrex	r3, [r3]
 80114f6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80114f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80114fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80114fe:	653b      	str	r3, [r7, #80]	; 0x50
 8011500:	687b      	ldr	r3, [r7, #4]
 8011502:	681b      	ldr	r3, [r3, #0]
 8011504:	461a      	mov	r2, r3
 8011506:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011508:	647b      	str	r3, [r7, #68]	; 0x44
 801150a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801150c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 801150e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011510:	e841 2300 	strex	r3, r2, [r1]
 8011514:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8011516:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011518:	2b00      	cmp	r3, #0
 801151a:	d1e6      	bne.n	80114ea <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 801151c:	687b      	ldr	r3, [r7, #4]
 801151e:	2220      	movs	r2, #32
 8011520:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8011524:	687b      	ldr	r3, [r7, #4]
 8011526:	2200      	movs	r2, #0
 8011528:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801152c:	2303      	movs	r3, #3
 801152e:	e063      	b.n	80115f8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8011530:	687b      	ldr	r3, [r7, #4]
 8011532:	681b      	ldr	r3, [r3, #0]
 8011534:	681b      	ldr	r3, [r3, #0]
 8011536:	f003 0304 	and.w	r3, r3, #4
 801153a:	2b04      	cmp	r3, #4
 801153c:	d149      	bne.n	80115d2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801153e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8011542:	9300      	str	r3, [sp, #0]
 8011544:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011546:	2200      	movs	r2, #0
 8011548:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 801154c:	6878      	ldr	r0, [r7, #4]
 801154e:	f000 f857 	bl	8011600 <UART_WaitOnFlagUntilTimeout>
 8011552:	4603      	mov	r3, r0
 8011554:	2b00      	cmp	r3, #0
 8011556:	d03c      	beq.n	80115d2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011558:	687b      	ldr	r3, [r7, #4]
 801155a:	681b      	ldr	r3, [r3, #0]
 801155c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801155e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011560:	e853 3f00 	ldrex	r3, [r3]
 8011564:	623b      	str	r3, [r7, #32]
   return(result);
 8011566:	6a3b      	ldr	r3, [r7, #32]
 8011568:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 801156c:	64fb      	str	r3, [r7, #76]	; 0x4c
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	681b      	ldr	r3, [r3, #0]
 8011572:	461a      	mov	r2, r3
 8011574:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011576:	633b      	str	r3, [r7, #48]	; 0x30
 8011578:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801157a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801157c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801157e:	e841 2300 	strex	r3, r2, [r1]
 8011582:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8011584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011586:	2b00      	cmp	r3, #0
 8011588:	d1e6      	bne.n	8011558 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	681b      	ldr	r3, [r3, #0]
 801158e:	3308      	adds	r3, #8
 8011590:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011592:	693b      	ldr	r3, [r7, #16]
 8011594:	e853 3f00 	ldrex	r3, [r3]
 8011598:	60fb      	str	r3, [r7, #12]
   return(result);
 801159a:	68fb      	ldr	r3, [r7, #12]
 801159c:	f023 0301 	bic.w	r3, r3, #1
 80115a0:	64bb      	str	r3, [r7, #72]	; 0x48
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	681b      	ldr	r3, [r3, #0]
 80115a6:	3308      	adds	r3, #8
 80115a8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80115aa:	61fa      	str	r2, [r7, #28]
 80115ac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80115ae:	69b9      	ldr	r1, [r7, #24]
 80115b0:	69fa      	ldr	r2, [r7, #28]
 80115b2:	e841 2300 	strex	r3, r2, [r1]
 80115b6:	617b      	str	r3, [r7, #20]
   return(result);
 80115b8:	697b      	ldr	r3, [r7, #20]
 80115ba:	2b00      	cmp	r3, #0
 80115bc:	d1e5      	bne.n	801158a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80115be:	687b      	ldr	r3, [r7, #4]
 80115c0:	2220      	movs	r2, #32
 80115c2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 80115c6:	687b      	ldr	r3, [r7, #4]
 80115c8:	2200      	movs	r2, #0
 80115ca:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80115ce:	2303      	movs	r3, #3
 80115d0:	e012      	b.n	80115f8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80115d2:	687b      	ldr	r3, [r7, #4]
 80115d4:	2220      	movs	r2, #32
 80115d6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80115da:	687b      	ldr	r3, [r7, #4]
 80115dc:	2220      	movs	r2, #32
 80115de:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	2200      	movs	r2, #0
 80115e6:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80115e8:	687b      	ldr	r3, [r7, #4]
 80115ea:	2200      	movs	r2, #0
 80115ec:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	2200      	movs	r2, #0
 80115f2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80115f6:	2300      	movs	r3, #0
}
 80115f8:	4618      	mov	r0, r3
 80115fa:	3758      	adds	r7, #88	; 0x58
 80115fc:	46bd      	mov	sp, r7
 80115fe:	bd80      	pop	{r7, pc}

08011600 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8011600:	b580      	push	{r7, lr}
 8011602:	b084      	sub	sp, #16
 8011604:	af00      	add	r7, sp, #0
 8011606:	60f8      	str	r0, [r7, #12]
 8011608:	60b9      	str	r1, [r7, #8]
 801160a:	603b      	str	r3, [r7, #0]
 801160c:	4613      	mov	r3, r2
 801160e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011610:	e04f      	b.n	80116b2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011612:	69bb      	ldr	r3, [r7, #24]
 8011614:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011618:	d04b      	beq.n	80116b2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801161a:	f7f2 f9ef 	bl	80039fc <HAL_GetTick>
 801161e:	4602      	mov	r2, r0
 8011620:	683b      	ldr	r3, [r7, #0]
 8011622:	1ad3      	subs	r3, r2, r3
 8011624:	69ba      	ldr	r2, [r7, #24]
 8011626:	429a      	cmp	r2, r3
 8011628:	d302      	bcc.n	8011630 <UART_WaitOnFlagUntilTimeout+0x30>
 801162a:	69bb      	ldr	r3, [r7, #24]
 801162c:	2b00      	cmp	r3, #0
 801162e:	d101      	bne.n	8011634 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8011630:	2303      	movs	r3, #3
 8011632:	e04e      	b.n	80116d2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8011634:	68fb      	ldr	r3, [r7, #12]
 8011636:	681b      	ldr	r3, [r3, #0]
 8011638:	681b      	ldr	r3, [r3, #0]
 801163a:	f003 0304 	and.w	r3, r3, #4
 801163e:	2b00      	cmp	r3, #0
 8011640:	d037      	beq.n	80116b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8011642:	68bb      	ldr	r3, [r7, #8]
 8011644:	2b80      	cmp	r3, #128	; 0x80
 8011646:	d034      	beq.n	80116b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8011648:	68bb      	ldr	r3, [r7, #8]
 801164a:	2b40      	cmp	r3, #64	; 0x40
 801164c:	d031      	beq.n	80116b2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801164e:	68fb      	ldr	r3, [r7, #12]
 8011650:	681b      	ldr	r3, [r3, #0]
 8011652:	69db      	ldr	r3, [r3, #28]
 8011654:	f003 0308 	and.w	r3, r3, #8
 8011658:	2b08      	cmp	r3, #8
 801165a:	d110      	bne.n	801167e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801165c:	68fb      	ldr	r3, [r7, #12]
 801165e:	681b      	ldr	r3, [r3, #0]
 8011660:	2208      	movs	r2, #8
 8011662:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011664:	68f8      	ldr	r0, [r7, #12]
 8011666:	f000 f99d 	bl	80119a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801166a:	68fb      	ldr	r3, [r7, #12]
 801166c:	2208      	movs	r2, #8
 801166e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011672:	68fb      	ldr	r3, [r7, #12]
 8011674:	2200      	movs	r2, #0
 8011676:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 801167a:	2301      	movs	r3, #1
 801167c:	e029      	b.n	80116d2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801167e:	68fb      	ldr	r3, [r7, #12]
 8011680:	681b      	ldr	r3, [r3, #0]
 8011682:	69db      	ldr	r3, [r3, #28]
 8011684:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8011688:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 801168c:	d111      	bne.n	80116b2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801168e:	68fb      	ldr	r3, [r7, #12]
 8011690:	681b      	ldr	r3, [r3, #0]
 8011692:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8011696:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011698:	68f8      	ldr	r0, [r7, #12]
 801169a:	f000 f983 	bl	80119a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801169e:	68fb      	ldr	r3, [r7, #12]
 80116a0:	2220      	movs	r2, #32
 80116a2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80116a6:	68fb      	ldr	r3, [r7, #12]
 80116a8:	2200      	movs	r2, #0
 80116aa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 80116ae:	2303      	movs	r3, #3
 80116b0:	e00f      	b.n	80116d2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80116b2:	68fb      	ldr	r3, [r7, #12]
 80116b4:	681b      	ldr	r3, [r3, #0]
 80116b6:	69da      	ldr	r2, [r3, #28]
 80116b8:	68bb      	ldr	r3, [r7, #8]
 80116ba:	4013      	ands	r3, r2
 80116bc:	68ba      	ldr	r2, [r7, #8]
 80116be:	429a      	cmp	r2, r3
 80116c0:	bf0c      	ite	eq
 80116c2:	2301      	moveq	r3, #1
 80116c4:	2300      	movne	r3, #0
 80116c6:	b2db      	uxtb	r3, r3
 80116c8:	461a      	mov	r2, r3
 80116ca:	79fb      	ldrb	r3, [r7, #7]
 80116cc:	429a      	cmp	r2, r3
 80116ce:	d0a0      	beq.n	8011612 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80116d0:	2300      	movs	r3, #0
}
 80116d2:	4618      	mov	r0, r3
 80116d4:	3710      	adds	r7, #16
 80116d6:	46bd      	mov	sp, r7
 80116d8:	bd80      	pop	{r7, pc}
	...

080116dc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80116dc:	b480      	push	{r7}
 80116de:	b0a3      	sub	sp, #140	; 0x8c
 80116e0:	af00      	add	r7, sp, #0
 80116e2:	60f8      	str	r0, [r7, #12]
 80116e4:	60b9      	str	r1, [r7, #8]
 80116e6:	4613      	mov	r3, r2
 80116e8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80116ea:	68fb      	ldr	r3, [r7, #12]
 80116ec:	68ba      	ldr	r2, [r7, #8]
 80116ee:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 80116f0:	68fb      	ldr	r3, [r7, #12]
 80116f2:	88fa      	ldrh	r2, [r7, #6]
 80116f4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 80116f8:	68fb      	ldr	r3, [r7, #12]
 80116fa:	88fa      	ldrh	r2, [r7, #6]
 80116fc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8011700:	68fb      	ldr	r3, [r7, #12]
 8011702:	2200      	movs	r2, #0
 8011704:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8011706:	68fb      	ldr	r3, [r7, #12]
 8011708:	689b      	ldr	r3, [r3, #8]
 801170a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801170e:	d10e      	bne.n	801172e <UART_Start_Receive_IT+0x52>
 8011710:	68fb      	ldr	r3, [r7, #12]
 8011712:	691b      	ldr	r3, [r3, #16]
 8011714:	2b00      	cmp	r3, #0
 8011716:	d105      	bne.n	8011724 <UART_Start_Receive_IT+0x48>
 8011718:	68fb      	ldr	r3, [r7, #12]
 801171a:	f240 12ff 	movw	r2, #511	; 0x1ff
 801171e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8011722:	e02d      	b.n	8011780 <UART_Start_Receive_IT+0xa4>
 8011724:	68fb      	ldr	r3, [r7, #12]
 8011726:	22ff      	movs	r2, #255	; 0xff
 8011728:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 801172c:	e028      	b.n	8011780 <UART_Start_Receive_IT+0xa4>
 801172e:	68fb      	ldr	r3, [r7, #12]
 8011730:	689b      	ldr	r3, [r3, #8]
 8011732:	2b00      	cmp	r3, #0
 8011734:	d10d      	bne.n	8011752 <UART_Start_Receive_IT+0x76>
 8011736:	68fb      	ldr	r3, [r7, #12]
 8011738:	691b      	ldr	r3, [r3, #16]
 801173a:	2b00      	cmp	r3, #0
 801173c:	d104      	bne.n	8011748 <UART_Start_Receive_IT+0x6c>
 801173e:	68fb      	ldr	r3, [r7, #12]
 8011740:	22ff      	movs	r2, #255	; 0xff
 8011742:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8011746:	e01b      	b.n	8011780 <UART_Start_Receive_IT+0xa4>
 8011748:	68fb      	ldr	r3, [r7, #12]
 801174a:	227f      	movs	r2, #127	; 0x7f
 801174c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8011750:	e016      	b.n	8011780 <UART_Start_Receive_IT+0xa4>
 8011752:	68fb      	ldr	r3, [r7, #12]
 8011754:	689b      	ldr	r3, [r3, #8]
 8011756:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 801175a:	d10d      	bne.n	8011778 <UART_Start_Receive_IT+0x9c>
 801175c:	68fb      	ldr	r3, [r7, #12]
 801175e:	691b      	ldr	r3, [r3, #16]
 8011760:	2b00      	cmp	r3, #0
 8011762:	d104      	bne.n	801176e <UART_Start_Receive_IT+0x92>
 8011764:	68fb      	ldr	r3, [r7, #12]
 8011766:	227f      	movs	r2, #127	; 0x7f
 8011768:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 801176c:	e008      	b.n	8011780 <UART_Start_Receive_IT+0xa4>
 801176e:	68fb      	ldr	r3, [r7, #12]
 8011770:	223f      	movs	r2, #63	; 0x3f
 8011772:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8011776:	e003      	b.n	8011780 <UART_Start_Receive_IT+0xa4>
 8011778:	68fb      	ldr	r3, [r7, #12]
 801177a:	2200      	movs	r2, #0
 801177c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011780:	68fb      	ldr	r3, [r7, #12]
 8011782:	2200      	movs	r2, #0
 8011784:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8011788:	68fb      	ldr	r3, [r7, #12]
 801178a:	2222      	movs	r2, #34	; 0x22
 801178c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011790:	68fb      	ldr	r3, [r7, #12]
 8011792:	681b      	ldr	r3, [r3, #0]
 8011794:	3308      	adds	r3, #8
 8011796:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011798:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801179a:	e853 3f00 	ldrex	r3, [r3]
 801179e:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 80117a0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80117a2:	f043 0301 	orr.w	r3, r3, #1
 80117a6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80117aa:	68fb      	ldr	r3, [r7, #12]
 80117ac:	681b      	ldr	r3, [r3, #0]
 80117ae:	3308      	adds	r3, #8
 80117b0:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80117b4:	673a      	str	r2, [r7, #112]	; 0x70
 80117b6:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80117b8:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80117ba:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80117bc:	e841 2300 	strex	r3, r2, [r1]
 80117c0:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 80117c2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80117c4:	2b00      	cmp	r3, #0
 80117c6:	d1e3      	bne.n	8011790 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80117c8:	68fb      	ldr	r3, [r7, #12]
 80117ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80117cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80117d0:	d14f      	bne.n	8011872 <UART_Start_Receive_IT+0x196>
 80117d2:	68fb      	ldr	r3, [r7, #12]
 80117d4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80117d8:	88fa      	ldrh	r2, [r7, #6]
 80117da:	429a      	cmp	r2, r3
 80117dc:	d349      	bcc.n	8011872 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80117de:	68fb      	ldr	r3, [r7, #12]
 80117e0:	689b      	ldr	r3, [r3, #8]
 80117e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80117e6:	d107      	bne.n	80117f8 <UART_Start_Receive_IT+0x11c>
 80117e8:	68fb      	ldr	r3, [r7, #12]
 80117ea:	691b      	ldr	r3, [r3, #16]
 80117ec:	2b00      	cmp	r3, #0
 80117ee:	d103      	bne.n	80117f8 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80117f0:	68fb      	ldr	r3, [r7, #12]
 80117f2:	4a47      	ldr	r2, [pc, #284]	; (8011910 <UART_Start_Receive_IT+0x234>)
 80117f4:	675a      	str	r2, [r3, #116]	; 0x74
 80117f6:	e002      	b.n	80117fe <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80117f8:	68fb      	ldr	r3, [r7, #12]
 80117fa:	4a46      	ldr	r2, [pc, #280]	; (8011914 <UART_Start_Receive_IT+0x238>)
 80117fc:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80117fe:	68fb      	ldr	r3, [r7, #12]
 8011800:	691b      	ldr	r3, [r3, #16]
 8011802:	2b00      	cmp	r3, #0
 8011804:	d01a      	beq.n	801183c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011806:	68fb      	ldr	r3, [r7, #12]
 8011808:	681b      	ldr	r3, [r3, #0]
 801180a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801180c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801180e:	e853 3f00 	ldrex	r3, [r3]
 8011812:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8011814:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011816:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801181a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 801181e:	68fb      	ldr	r3, [r7, #12]
 8011820:	681b      	ldr	r3, [r3, #0]
 8011822:	461a      	mov	r2, r3
 8011824:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011828:	65fb      	str	r3, [r7, #92]	; 0x5c
 801182a:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801182c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801182e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8011830:	e841 2300 	strex	r3, r2, [r1]
 8011834:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8011836:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011838:	2b00      	cmp	r3, #0
 801183a:	d1e4      	bne.n	8011806 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801183c:	68fb      	ldr	r3, [r7, #12]
 801183e:	681b      	ldr	r3, [r3, #0]
 8011840:	3308      	adds	r3, #8
 8011842:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011844:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011846:	e853 3f00 	ldrex	r3, [r3]
 801184a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 801184c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801184e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011852:	67fb      	str	r3, [r7, #124]	; 0x7c
 8011854:	68fb      	ldr	r3, [r7, #12]
 8011856:	681b      	ldr	r3, [r3, #0]
 8011858:	3308      	adds	r3, #8
 801185a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 801185c:	64ba      	str	r2, [r7, #72]	; 0x48
 801185e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011860:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011862:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011864:	e841 2300 	strex	r3, r2, [r1]
 8011868:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 801186a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801186c:	2b00      	cmp	r3, #0
 801186e:	d1e5      	bne.n	801183c <UART_Start_Receive_IT+0x160>
 8011870:	e046      	b.n	8011900 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8011872:	68fb      	ldr	r3, [r7, #12]
 8011874:	689b      	ldr	r3, [r3, #8]
 8011876:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801187a:	d107      	bne.n	801188c <UART_Start_Receive_IT+0x1b0>
 801187c:	68fb      	ldr	r3, [r7, #12]
 801187e:	691b      	ldr	r3, [r3, #16]
 8011880:	2b00      	cmp	r3, #0
 8011882:	d103      	bne.n	801188c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8011884:	68fb      	ldr	r3, [r7, #12]
 8011886:	4a24      	ldr	r2, [pc, #144]	; (8011918 <UART_Start_Receive_IT+0x23c>)
 8011888:	675a      	str	r2, [r3, #116]	; 0x74
 801188a:	e002      	b.n	8011892 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 801188c:	68fb      	ldr	r3, [r7, #12]
 801188e:	4a23      	ldr	r2, [pc, #140]	; (801191c <UART_Start_Receive_IT+0x240>)
 8011890:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8011892:	68fb      	ldr	r3, [r7, #12]
 8011894:	691b      	ldr	r3, [r3, #16]
 8011896:	2b00      	cmp	r3, #0
 8011898:	d019      	beq.n	80118ce <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 801189a:	68fb      	ldr	r3, [r7, #12]
 801189c:	681b      	ldr	r3, [r3, #0]
 801189e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80118a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80118a2:	e853 3f00 	ldrex	r3, [r3]
 80118a6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80118a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118aa:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80118ae:	677b      	str	r3, [r7, #116]	; 0x74
 80118b0:	68fb      	ldr	r3, [r7, #12]
 80118b2:	681b      	ldr	r3, [r3, #0]
 80118b4:	461a      	mov	r2, r3
 80118b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80118b8:	637b      	str	r3, [r7, #52]	; 0x34
 80118ba:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118bc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80118be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80118c0:	e841 2300 	strex	r3, r2, [r1]
 80118c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80118c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118c8:	2b00      	cmp	r3, #0
 80118ca:	d1e6      	bne.n	801189a <UART_Start_Receive_IT+0x1be>
 80118cc:	e018      	b.n	8011900 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80118ce:	68fb      	ldr	r3, [r7, #12]
 80118d0:	681b      	ldr	r3, [r3, #0]
 80118d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80118d4:	697b      	ldr	r3, [r7, #20]
 80118d6:	e853 3f00 	ldrex	r3, [r3]
 80118da:	613b      	str	r3, [r7, #16]
   return(result);
 80118dc:	693b      	ldr	r3, [r7, #16]
 80118de:	f043 0320 	orr.w	r3, r3, #32
 80118e2:	67bb      	str	r3, [r7, #120]	; 0x78
 80118e4:	68fb      	ldr	r3, [r7, #12]
 80118e6:	681b      	ldr	r3, [r3, #0]
 80118e8:	461a      	mov	r2, r3
 80118ea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80118ec:	623b      	str	r3, [r7, #32]
 80118ee:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118f0:	69f9      	ldr	r1, [r7, #28]
 80118f2:	6a3a      	ldr	r2, [r7, #32]
 80118f4:	e841 2300 	strex	r3, r2, [r1]
 80118f8:	61bb      	str	r3, [r7, #24]
   return(result);
 80118fa:	69bb      	ldr	r3, [r7, #24]
 80118fc:	2b00      	cmp	r3, #0
 80118fe:	d1e6      	bne.n	80118ce <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8011900:	2300      	movs	r3, #0
}
 8011902:	4618      	mov	r0, r3
 8011904:	378c      	adds	r7, #140	; 0x8c
 8011906:	46bd      	mov	sp, r7
 8011908:	f85d 7b04 	ldr.w	r7, [sp], #4
 801190c:	4770      	bx	lr
 801190e:	bf00      	nop
 8011910:	080122f5 	.word	0x080122f5
 8011914:	08011f95 	.word	0x08011f95
 8011918:	08011ddd 	.word	0x08011ddd
 801191c:	08011c25 	.word	0x08011c25

08011920 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8011920:	b480      	push	{r7}
 8011922:	b08f      	sub	sp, #60	; 0x3c
 8011924:	af00      	add	r7, sp, #0
 8011926:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	681b      	ldr	r3, [r3, #0]
 801192c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801192e:	6a3b      	ldr	r3, [r7, #32]
 8011930:	e853 3f00 	ldrex	r3, [r3]
 8011934:	61fb      	str	r3, [r7, #28]
   return(result);
 8011936:	69fb      	ldr	r3, [r7, #28]
 8011938:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 801193c:	637b      	str	r3, [r7, #52]	; 0x34
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	681b      	ldr	r3, [r3, #0]
 8011942:	461a      	mov	r2, r3
 8011944:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011946:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011948:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801194a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801194c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801194e:	e841 2300 	strex	r3, r2, [r1]
 8011952:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8011954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011956:	2b00      	cmp	r3, #0
 8011958:	d1e6      	bne.n	8011928 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 801195a:	687b      	ldr	r3, [r7, #4]
 801195c:	681b      	ldr	r3, [r3, #0]
 801195e:	3308      	adds	r3, #8
 8011960:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011962:	68fb      	ldr	r3, [r7, #12]
 8011964:	e853 3f00 	ldrex	r3, [r3]
 8011968:	60bb      	str	r3, [r7, #8]
   return(result);
 801196a:	68bb      	ldr	r3, [r7, #8]
 801196c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8011970:	633b      	str	r3, [r7, #48]	; 0x30
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	681b      	ldr	r3, [r3, #0]
 8011976:	3308      	adds	r3, #8
 8011978:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801197a:	61ba      	str	r2, [r7, #24]
 801197c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801197e:	6979      	ldr	r1, [r7, #20]
 8011980:	69ba      	ldr	r2, [r7, #24]
 8011982:	e841 2300 	strex	r3, r2, [r1]
 8011986:	613b      	str	r3, [r7, #16]
   return(result);
 8011988:	693b      	ldr	r3, [r7, #16]
 801198a:	2b00      	cmp	r3, #0
 801198c:	d1e5      	bne.n	801195a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	2220      	movs	r2, #32
 8011992:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 8011996:	bf00      	nop
 8011998:	373c      	adds	r7, #60	; 0x3c
 801199a:	46bd      	mov	sp, r7
 801199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119a0:	4770      	bx	lr
	...

080119a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80119a4:	b480      	push	{r7}
 80119a6:	b095      	sub	sp, #84	; 0x54
 80119a8:	af00      	add	r7, sp, #0
 80119aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80119ac:	687b      	ldr	r3, [r7, #4]
 80119ae:	681b      	ldr	r3, [r3, #0]
 80119b0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80119b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80119b4:	e853 3f00 	ldrex	r3, [r3]
 80119b8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80119ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80119bc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80119c0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	681b      	ldr	r3, [r3, #0]
 80119c6:	461a      	mov	r2, r3
 80119c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80119ca:	643b      	str	r3, [r7, #64]	; 0x40
 80119cc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80119ce:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80119d0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80119d2:	e841 2300 	strex	r3, r2, [r1]
 80119d6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80119d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80119da:	2b00      	cmp	r3, #0
 80119dc:	d1e6      	bne.n	80119ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80119de:	687b      	ldr	r3, [r7, #4]
 80119e0:	681b      	ldr	r3, [r3, #0]
 80119e2:	3308      	adds	r3, #8
 80119e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80119e6:	6a3b      	ldr	r3, [r7, #32]
 80119e8:	e853 3f00 	ldrex	r3, [r3]
 80119ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80119ee:	69fa      	ldr	r2, [r7, #28]
 80119f0:	4b1e      	ldr	r3, [pc, #120]	; (8011a6c <UART_EndRxTransfer+0xc8>)
 80119f2:	4013      	ands	r3, r2
 80119f4:	64bb      	str	r3, [r7, #72]	; 0x48
 80119f6:	687b      	ldr	r3, [r7, #4]
 80119f8:	681b      	ldr	r3, [r3, #0]
 80119fa:	3308      	adds	r3, #8
 80119fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80119fe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8011a00:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011a02:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011a04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011a06:	e841 2300 	strex	r3, r2, [r1]
 8011a0a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8011a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a0e:	2b00      	cmp	r3, #0
 8011a10:	d1e5      	bne.n	80119de <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011a16:	2b01      	cmp	r3, #1
 8011a18:	d118      	bne.n	8011a4c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011a1a:	687b      	ldr	r3, [r7, #4]
 8011a1c:	681b      	ldr	r3, [r3, #0]
 8011a1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a20:	68fb      	ldr	r3, [r7, #12]
 8011a22:	e853 3f00 	ldrex	r3, [r3]
 8011a26:	60bb      	str	r3, [r7, #8]
   return(result);
 8011a28:	68bb      	ldr	r3, [r7, #8]
 8011a2a:	f023 0310 	bic.w	r3, r3, #16
 8011a2e:	647b      	str	r3, [r7, #68]	; 0x44
 8011a30:	687b      	ldr	r3, [r7, #4]
 8011a32:	681b      	ldr	r3, [r3, #0]
 8011a34:	461a      	mov	r2, r3
 8011a36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011a38:	61bb      	str	r3, [r7, #24]
 8011a3a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011a3c:	6979      	ldr	r1, [r7, #20]
 8011a3e:	69ba      	ldr	r2, [r7, #24]
 8011a40:	e841 2300 	strex	r3, r2, [r1]
 8011a44:	613b      	str	r3, [r7, #16]
   return(result);
 8011a46:	693b      	ldr	r3, [r7, #16]
 8011a48:	2b00      	cmp	r3, #0
 8011a4a:	d1e6      	bne.n	8011a1a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011a4c:	687b      	ldr	r3, [r7, #4]
 8011a4e:	2220      	movs	r2, #32
 8011a50:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011a54:	687b      	ldr	r3, [r7, #4]
 8011a56:	2200      	movs	r2, #0
 8011a58:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	2200      	movs	r2, #0
 8011a5e:	675a      	str	r2, [r3, #116]	; 0x74
}
 8011a60:	bf00      	nop
 8011a62:	3754      	adds	r7, #84	; 0x54
 8011a64:	46bd      	mov	sp, r7
 8011a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a6a:	4770      	bx	lr
 8011a6c:	effffffe 	.word	0xeffffffe

08011a70 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8011a70:	b580      	push	{r7, lr}
 8011a72:	b090      	sub	sp, #64	; 0x40
 8011a74:	af00      	add	r7, sp, #0
 8011a76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011a78:	687b      	ldr	r3, [r7, #4]
 8011a7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011a7c:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8011a7e:	687b      	ldr	r3, [r7, #4]
 8011a80:	69db      	ldr	r3, [r3, #28]
 8011a82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011a86:	d037      	beq.n	8011af8 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 8011a88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011a8a:	2200      	movs	r2, #0
 8011a8c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8011a90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011a92:	681b      	ldr	r3, [r3, #0]
 8011a94:	3308      	adds	r3, #8
 8011a96:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a9a:	e853 3f00 	ldrex	r3, [r3]
 8011a9e:	623b      	str	r3, [r7, #32]
   return(result);
 8011aa0:	6a3b      	ldr	r3, [r7, #32]
 8011aa2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011aa6:	63bb      	str	r3, [r7, #56]	; 0x38
 8011aa8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011aaa:	681b      	ldr	r3, [r3, #0]
 8011aac:	3308      	adds	r3, #8
 8011aae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011ab0:	633a      	str	r2, [r7, #48]	; 0x30
 8011ab2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ab4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011ab6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011ab8:	e841 2300 	strex	r3, r2, [r1]
 8011abc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8011abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ac0:	2b00      	cmp	r3, #0
 8011ac2:	d1e5      	bne.n	8011a90 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011ac4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011ac6:	681b      	ldr	r3, [r3, #0]
 8011ac8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011aca:	693b      	ldr	r3, [r7, #16]
 8011acc:	e853 3f00 	ldrex	r3, [r3]
 8011ad0:	60fb      	str	r3, [r7, #12]
   return(result);
 8011ad2:	68fb      	ldr	r3, [r7, #12]
 8011ad4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011ad8:	637b      	str	r3, [r7, #52]	; 0x34
 8011ada:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011adc:	681b      	ldr	r3, [r3, #0]
 8011ade:	461a      	mov	r2, r3
 8011ae0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011ae2:	61fb      	str	r3, [r7, #28]
 8011ae4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ae6:	69b9      	ldr	r1, [r7, #24]
 8011ae8:	69fa      	ldr	r2, [r7, #28]
 8011aea:	e841 2300 	strex	r3, r2, [r1]
 8011aee:	617b      	str	r3, [r7, #20]
   return(result);
 8011af0:	697b      	ldr	r3, [r7, #20]
 8011af2:	2b00      	cmp	r3, #0
 8011af4:	d1e6      	bne.n	8011ac4 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8011af6:	e002      	b.n	8011afe <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 8011af8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8011afa:	f7f0 fa15 	bl	8001f28 <HAL_UART_TxCpltCallback>
}
 8011afe:	bf00      	nop
 8011b00:	3740      	adds	r7, #64	; 0x40
 8011b02:	46bd      	mov	sp, r7
 8011b04:	bd80      	pop	{r7, pc}

08011b06 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8011b06:	b580      	push	{r7, lr}
 8011b08:	b084      	sub	sp, #16
 8011b0a:	af00      	add	r7, sp, #0
 8011b0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011b0e:	687b      	ldr	r3, [r7, #4]
 8011b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011b12:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8011b14:	68f8      	ldr	r0, [r7, #12]
 8011b16:	f7fe fe9f 	bl	8010858 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011b1a:	bf00      	nop
 8011b1c:	3710      	adds	r7, #16
 8011b1e:	46bd      	mov	sp, r7
 8011b20:	bd80      	pop	{r7, pc}

08011b22 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8011b22:	b580      	push	{r7, lr}
 8011b24:	b086      	sub	sp, #24
 8011b26:	af00      	add	r7, sp, #0
 8011b28:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011b2a:	687b      	ldr	r3, [r7, #4]
 8011b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011b2e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8011b30:	697b      	ldr	r3, [r7, #20]
 8011b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011b36:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8011b38:	697b      	ldr	r3, [r7, #20]
 8011b3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011b3e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8011b40:	697b      	ldr	r3, [r7, #20]
 8011b42:	681b      	ldr	r3, [r3, #0]
 8011b44:	689b      	ldr	r3, [r3, #8]
 8011b46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011b4a:	2b80      	cmp	r3, #128	; 0x80
 8011b4c:	d109      	bne.n	8011b62 <UART_DMAError+0x40>
 8011b4e:	693b      	ldr	r3, [r7, #16]
 8011b50:	2b21      	cmp	r3, #33	; 0x21
 8011b52:	d106      	bne.n	8011b62 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8011b54:	697b      	ldr	r3, [r7, #20]
 8011b56:	2200      	movs	r2, #0
 8011b58:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8011b5c:	6978      	ldr	r0, [r7, #20]
 8011b5e:	f7ff fedf 	bl	8011920 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8011b62:	697b      	ldr	r3, [r7, #20]
 8011b64:	681b      	ldr	r3, [r3, #0]
 8011b66:	689b      	ldr	r3, [r3, #8]
 8011b68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011b6c:	2b40      	cmp	r3, #64	; 0x40
 8011b6e:	d109      	bne.n	8011b84 <UART_DMAError+0x62>
 8011b70:	68fb      	ldr	r3, [r7, #12]
 8011b72:	2b22      	cmp	r3, #34	; 0x22
 8011b74:	d106      	bne.n	8011b84 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8011b76:	697b      	ldr	r3, [r7, #20]
 8011b78:	2200      	movs	r2, #0
 8011b7a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8011b7e:	6978      	ldr	r0, [r7, #20]
 8011b80:	f7ff ff10 	bl	80119a4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8011b84:	697b      	ldr	r3, [r7, #20]
 8011b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011b8a:	f043 0210 	orr.w	r2, r3, #16
 8011b8e:	697b      	ldr	r3, [r7, #20]
 8011b90:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011b94:	6978      	ldr	r0, [r7, #20]
 8011b96:	f7fe fe69 	bl	801086c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011b9a:	bf00      	nop
 8011b9c:	3718      	adds	r7, #24
 8011b9e:	46bd      	mov	sp, r7
 8011ba0:	bd80      	pop	{r7, pc}

08011ba2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011ba2:	b580      	push	{r7, lr}
 8011ba4:	b084      	sub	sp, #16
 8011ba6:	af00      	add	r7, sp, #0
 8011ba8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011baa:	687b      	ldr	r3, [r7, #4]
 8011bac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011bae:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8011bb0:	68fb      	ldr	r3, [r7, #12]
 8011bb2:	2200      	movs	r2, #0
 8011bb4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8011bb8:	68fb      	ldr	r3, [r7, #12]
 8011bba:	2200      	movs	r2, #0
 8011bbc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011bc0:	68f8      	ldr	r0, [r7, #12]
 8011bc2:	f7fe fe53 	bl	801086c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011bc6:	bf00      	nop
 8011bc8:	3710      	adds	r7, #16
 8011bca:	46bd      	mov	sp, r7
 8011bcc:	bd80      	pop	{r7, pc}

08011bce <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8011bce:	b580      	push	{r7, lr}
 8011bd0:	b088      	sub	sp, #32
 8011bd2:	af00      	add	r7, sp, #0
 8011bd4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011bd6:	687b      	ldr	r3, [r7, #4]
 8011bd8:	681b      	ldr	r3, [r3, #0]
 8011bda:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011bdc:	68fb      	ldr	r3, [r7, #12]
 8011bde:	e853 3f00 	ldrex	r3, [r3]
 8011be2:	60bb      	str	r3, [r7, #8]
   return(result);
 8011be4:	68bb      	ldr	r3, [r7, #8]
 8011be6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011bea:	61fb      	str	r3, [r7, #28]
 8011bec:	687b      	ldr	r3, [r7, #4]
 8011bee:	681b      	ldr	r3, [r3, #0]
 8011bf0:	461a      	mov	r2, r3
 8011bf2:	69fb      	ldr	r3, [r7, #28]
 8011bf4:	61bb      	str	r3, [r7, #24]
 8011bf6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011bf8:	6979      	ldr	r1, [r7, #20]
 8011bfa:	69ba      	ldr	r2, [r7, #24]
 8011bfc:	e841 2300 	strex	r3, r2, [r1]
 8011c00:	613b      	str	r3, [r7, #16]
   return(result);
 8011c02:	693b      	ldr	r3, [r7, #16]
 8011c04:	2b00      	cmp	r3, #0
 8011c06:	d1e6      	bne.n	8011bd6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	2220      	movs	r2, #32
 8011c0c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8011c10:	687b      	ldr	r3, [r7, #4]
 8011c12:	2200      	movs	r2, #0
 8011c14:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8011c16:	6878      	ldr	r0, [r7, #4]
 8011c18:	f7f0 f986 	bl	8001f28 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011c1c:	bf00      	nop
 8011c1e:	3720      	adds	r7, #32
 8011c20:	46bd      	mov	sp, r7
 8011c22:	bd80      	pop	{r7, pc}

08011c24 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8011c24:	b580      	push	{r7, lr}
 8011c26:	b09c      	sub	sp, #112	; 0x70
 8011c28:	af00      	add	r7, sp, #0
 8011c2a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8011c2c:	687b      	ldr	r3, [r7, #4]
 8011c2e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011c32:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011c36:	687b      	ldr	r3, [r7, #4]
 8011c38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011c3c:	2b22      	cmp	r3, #34	; 0x22
 8011c3e:	f040 80be 	bne.w	8011dbe <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011c42:	687b      	ldr	r3, [r7, #4]
 8011c44:	681b      	ldr	r3, [r3, #0]
 8011c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011c48:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8011c4c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8011c50:	b2d9      	uxtb	r1, r3
 8011c52:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8011c56:	b2da      	uxtb	r2, r3
 8011c58:	687b      	ldr	r3, [r7, #4]
 8011c5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011c5c:	400a      	ands	r2, r1
 8011c5e:	b2d2      	uxtb	r2, r2
 8011c60:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8011c62:	687b      	ldr	r3, [r7, #4]
 8011c64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011c66:	1c5a      	adds	r2, r3, #1
 8011c68:	687b      	ldr	r3, [r7, #4]
 8011c6a:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8011c72:	b29b      	uxth	r3, r3
 8011c74:	3b01      	subs	r3, #1
 8011c76:	b29a      	uxth	r2, r3
 8011c78:	687b      	ldr	r3, [r7, #4]
 8011c7a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8011c7e:	687b      	ldr	r3, [r7, #4]
 8011c80:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8011c84:	b29b      	uxth	r3, r3
 8011c86:	2b00      	cmp	r3, #0
 8011c88:	f040 80a1 	bne.w	8011dce <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	681b      	ldr	r3, [r3, #0]
 8011c90:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011c94:	e853 3f00 	ldrex	r3, [r3]
 8011c98:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8011c9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011c9c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011ca0:	66bb      	str	r3, [r7, #104]	; 0x68
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	681b      	ldr	r3, [r3, #0]
 8011ca6:	461a      	mov	r2, r3
 8011ca8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8011caa:	65bb      	str	r3, [r7, #88]	; 0x58
 8011cac:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011cae:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8011cb0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8011cb2:	e841 2300 	strex	r3, r2, [r1]
 8011cb6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8011cb8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011cba:	2b00      	cmp	r3, #0
 8011cbc:	d1e6      	bne.n	8011c8c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011cbe:	687b      	ldr	r3, [r7, #4]
 8011cc0:	681b      	ldr	r3, [r3, #0]
 8011cc2:	3308      	adds	r3, #8
 8011cc4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011cc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011cc8:	e853 3f00 	ldrex	r3, [r3]
 8011ccc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8011cce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011cd0:	f023 0301 	bic.w	r3, r3, #1
 8011cd4:	667b      	str	r3, [r7, #100]	; 0x64
 8011cd6:	687b      	ldr	r3, [r7, #4]
 8011cd8:	681b      	ldr	r3, [r3, #0]
 8011cda:	3308      	adds	r3, #8
 8011cdc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8011cde:	647a      	str	r2, [r7, #68]	; 0x44
 8011ce0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ce2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8011ce4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011ce6:	e841 2300 	strex	r3, r2, [r1]
 8011cea:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8011cec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011cee:	2b00      	cmp	r3, #0
 8011cf0:	d1e5      	bne.n	8011cbe <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	2220      	movs	r2, #32
 8011cf6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8011cfa:	687b      	ldr	r3, [r7, #4]
 8011cfc:	2200      	movs	r2, #0
 8011cfe:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011d00:	687b      	ldr	r3, [r7, #4]
 8011d02:	2200      	movs	r2, #0
 8011d04:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011d06:	687b      	ldr	r3, [r7, #4]
 8011d08:	681b      	ldr	r3, [r3, #0]
 8011d0a:	4a33      	ldr	r2, [pc, #204]	; (8011dd8 <UART_RxISR_8BIT+0x1b4>)
 8011d0c:	4293      	cmp	r3, r2
 8011d0e:	d01f      	beq.n	8011d50 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011d10:	687b      	ldr	r3, [r7, #4]
 8011d12:	681b      	ldr	r3, [r3, #0]
 8011d14:	685b      	ldr	r3, [r3, #4]
 8011d16:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8011d1a:	2b00      	cmp	r3, #0
 8011d1c:	d018      	beq.n	8011d50 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011d1e:	687b      	ldr	r3, [r7, #4]
 8011d20:	681b      	ldr	r3, [r3, #0]
 8011d22:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d26:	e853 3f00 	ldrex	r3, [r3]
 8011d2a:	623b      	str	r3, [r7, #32]
   return(result);
 8011d2c:	6a3b      	ldr	r3, [r7, #32]
 8011d2e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8011d32:	663b      	str	r3, [r7, #96]	; 0x60
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	681b      	ldr	r3, [r3, #0]
 8011d38:	461a      	mov	r2, r3
 8011d3a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8011d3c:	633b      	str	r3, [r7, #48]	; 0x30
 8011d3e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d40:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011d42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011d44:	e841 2300 	strex	r3, r2, [r1]
 8011d48:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8011d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	d1e6      	bne.n	8011d1e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011d54:	2b01      	cmp	r3, #1
 8011d56:	d12e      	bne.n	8011db6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	2200      	movs	r2, #0
 8011d5c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	681b      	ldr	r3, [r3, #0]
 8011d62:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d64:	693b      	ldr	r3, [r7, #16]
 8011d66:	e853 3f00 	ldrex	r3, [r3]
 8011d6a:	60fb      	str	r3, [r7, #12]
   return(result);
 8011d6c:	68fb      	ldr	r3, [r7, #12]
 8011d6e:	f023 0310 	bic.w	r3, r3, #16
 8011d72:	65fb      	str	r3, [r7, #92]	; 0x5c
 8011d74:	687b      	ldr	r3, [r7, #4]
 8011d76:	681b      	ldr	r3, [r3, #0]
 8011d78:	461a      	mov	r2, r3
 8011d7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011d7c:	61fb      	str	r3, [r7, #28]
 8011d7e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d80:	69b9      	ldr	r1, [r7, #24]
 8011d82:	69fa      	ldr	r2, [r7, #28]
 8011d84:	e841 2300 	strex	r3, r2, [r1]
 8011d88:	617b      	str	r3, [r7, #20]
   return(result);
 8011d8a:	697b      	ldr	r3, [r7, #20]
 8011d8c:	2b00      	cmp	r3, #0
 8011d8e:	d1e6      	bne.n	8011d5e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011d90:	687b      	ldr	r3, [r7, #4]
 8011d92:	681b      	ldr	r3, [r3, #0]
 8011d94:	69db      	ldr	r3, [r3, #28]
 8011d96:	f003 0310 	and.w	r3, r3, #16
 8011d9a:	2b10      	cmp	r3, #16
 8011d9c:	d103      	bne.n	8011da6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011d9e:	687b      	ldr	r3, [r7, #4]
 8011da0:	681b      	ldr	r3, [r3, #0]
 8011da2:	2210      	movs	r2, #16
 8011da4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8011dac:	4619      	mov	r1, r3
 8011dae:	6878      	ldr	r0, [r7, #4]
 8011db0:	f7fe fd66 	bl	8010880 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011db4:	e00b      	b.n	8011dce <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8011db6:	6878      	ldr	r0, [r7, #4]
 8011db8:	f7ee fc4a 	bl	8000650 <HAL_UART_RxCpltCallback>
}
 8011dbc:	e007      	b.n	8011dce <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011dbe:	687b      	ldr	r3, [r7, #4]
 8011dc0:	681b      	ldr	r3, [r3, #0]
 8011dc2:	699a      	ldr	r2, [r3, #24]
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	681b      	ldr	r3, [r3, #0]
 8011dc8:	f042 0208 	orr.w	r2, r2, #8
 8011dcc:	619a      	str	r2, [r3, #24]
}
 8011dce:	bf00      	nop
 8011dd0:	3770      	adds	r7, #112	; 0x70
 8011dd2:	46bd      	mov	sp, r7
 8011dd4:	bd80      	pop	{r7, pc}
 8011dd6:	bf00      	nop
 8011dd8:	58000c00 	.word	0x58000c00

08011ddc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8011ddc:	b580      	push	{r7, lr}
 8011dde:	b09c      	sub	sp, #112	; 0x70
 8011de0:	af00      	add	r7, sp, #0
 8011de2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8011de4:	687b      	ldr	r3, [r7, #4]
 8011de6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011dea:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011dee:	687b      	ldr	r3, [r7, #4]
 8011df0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011df4:	2b22      	cmp	r3, #34	; 0x22
 8011df6:	f040 80be 	bne.w	8011f76 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011dfa:	687b      	ldr	r3, [r7, #4]
 8011dfc:	681b      	ldr	r3, [r3, #0]
 8011dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011e00:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8011e04:	687b      	ldr	r3, [r7, #4]
 8011e06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011e08:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8011e0a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8011e0e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8011e12:	4013      	ands	r3, r2
 8011e14:	b29a      	uxth	r2, r3
 8011e16:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8011e18:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8011e1a:	687b      	ldr	r3, [r7, #4]
 8011e1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011e1e:	1c9a      	adds	r2, r3, #2
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8011e24:	687b      	ldr	r3, [r7, #4]
 8011e26:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8011e2a:	b29b      	uxth	r3, r3
 8011e2c:	3b01      	subs	r3, #1
 8011e2e:	b29a      	uxth	r2, r3
 8011e30:	687b      	ldr	r3, [r7, #4]
 8011e32:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8011e3c:	b29b      	uxth	r3, r3
 8011e3e:	2b00      	cmp	r3, #0
 8011e40:	f040 80a1 	bne.w	8011f86 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011e44:	687b      	ldr	r3, [r7, #4]
 8011e46:	681b      	ldr	r3, [r3, #0]
 8011e48:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011e4c:	e853 3f00 	ldrex	r3, [r3]
 8011e50:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8011e52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011e54:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011e58:	667b      	str	r3, [r7, #100]	; 0x64
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	681b      	ldr	r3, [r3, #0]
 8011e5e:	461a      	mov	r2, r3
 8011e60:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8011e62:	657b      	str	r3, [r7, #84]	; 0x54
 8011e64:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e66:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8011e68:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011e6a:	e841 2300 	strex	r3, r2, [r1]
 8011e6e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8011e70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	d1e6      	bne.n	8011e44 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	681b      	ldr	r3, [r3, #0]
 8011e7a:	3308      	adds	r3, #8
 8011e7c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011e80:	e853 3f00 	ldrex	r3, [r3]
 8011e84:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8011e86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e88:	f023 0301 	bic.w	r3, r3, #1
 8011e8c:	663b      	str	r3, [r7, #96]	; 0x60
 8011e8e:	687b      	ldr	r3, [r7, #4]
 8011e90:	681b      	ldr	r3, [r3, #0]
 8011e92:	3308      	adds	r3, #8
 8011e94:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8011e96:	643a      	str	r2, [r7, #64]	; 0x40
 8011e98:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e9a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8011e9c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8011e9e:	e841 2300 	strex	r3, r2, [r1]
 8011ea2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8011ea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ea6:	2b00      	cmp	r3, #0
 8011ea8:	d1e5      	bne.n	8011e76 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8011eaa:	687b      	ldr	r3, [r7, #4]
 8011eac:	2220      	movs	r2, #32
 8011eae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8011eb2:	687b      	ldr	r3, [r7, #4]
 8011eb4:	2200      	movs	r2, #0
 8011eb6:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	2200      	movs	r2, #0
 8011ebc:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011ebe:	687b      	ldr	r3, [r7, #4]
 8011ec0:	681b      	ldr	r3, [r3, #0]
 8011ec2:	4a33      	ldr	r2, [pc, #204]	; (8011f90 <UART_RxISR_16BIT+0x1b4>)
 8011ec4:	4293      	cmp	r3, r2
 8011ec6:	d01f      	beq.n	8011f08 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011ec8:	687b      	ldr	r3, [r7, #4]
 8011eca:	681b      	ldr	r3, [r3, #0]
 8011ecc:	685b      	ldr	r3, [r3, #4]
 8011ece:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8011ed2:	2b00      	cmp	r3, #0
 8011ed4:	d018      	beq.n	8011f08 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011ed6:	687b      	ldr	r3, [r7, #4]
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011edc:	6a3b      	ldr	r3, [r7, #32]
 8011ede:	e853 3f00 	ldrex	r3, [r3]
 8011ee2:	61fb      	str	r3, [r7, #28]
   return(result);
 8011ee4:	69fb      	ldr	r3, [r7, #28]
 8011ee6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8011eea:	65fb      	str	r3, [r7, #92]	; 0x5c
 8011eec:	687b      	ldr	r3, [r7, #4]
 8011eee:	681b      	ldr	r3, [r3, #0]
 8011ef0:	461a      	mov	r2, r3
 8011ef2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011ef6:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ef8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011efa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011efc:	e841 2300 	strex	r3, r2, [r1]
 8011f00:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8011f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f04:	2b00      	cmp	r3, #0
 8011f06:	d1e6      	bne.n	8011ed6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011f08:	687b      	ldr	r3, [r7, #4]
 8011f0a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011f0c:	2b01      	cmp	r3, #1
 8011f0e:	d12e      	bne.n	8011f6e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011f10:	687b      	ldr	r3, [r7, #4]
 8011f12:	2200      	movs	r2, #0
 8011f14:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011f16:	687b      	ldr	r3, [r7, #4]
 8011f18:	681b      	ldr	r3, [r3, #0]
 8011f1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011f1c:	68fb      	ldr	r3, [r7, #12]
 8011f1e:	e853 3f00 	ldrex	r3, [r3]
 8011f22:	60bb      	str	r3, [r7, #8]
   return(result);
 8011f24:	68bb      	ldr	r3, [r7, #8]
 8011f26:	f023 0310 	bic.w	r3, r3, #16
 8011f2a:	65bb      	str	r3, [r7, #88]	; 0x58
 8011f2c:	687b      	ldr	r3, [r7, #4]
 8011f2e:	681b      	ldr	r3, [r3, #0]
 8011f30:	461a      	mov	r2, r3
 8011f32:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011f34:	61bb      	str	r3, [r7, #24]
 8011f36:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f38:	6979      	ldr	r1, [r7, #20]
 8011f3a:	69ba      	ldr	r2, [r7, #24]
 8011f3c:	e841 2300 	strex	r3, r2, [r1]
 8011f40:	613b      	str	r3, [r7, #16]
   return(result);
 8011f42:	693b      	ldr	r3, [r7, #16]
 8011f44:	2b00      	cmp	r3, #0
 8011f46:	d1e6      	bne.n	8011f16 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011f48:	687b      	ldr	r3, [r7, #4]
 8011f4a:	681b      	ldr	r3, [r3, #0]
 8011f4c:	69db      	ldr	r3, [r3, #28]
 8011f4e:	f003 0310 	and.w	r3, r3, #16
 8011f52:	2b10      	cmp	r3, #16
 8011f54:	d103      	bne.n	8011f5e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011f56:	687b      	ldr	r3, [r7, #4]
 8011f58:	681b      	ldr	r3, [r3, #0]
 8011f5a:	2210      	movs	r2, #16
 8011f5c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011f5e:	687b      	ldr	r3, [r7, #4]
 8011f60:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8011f64:	4619      	mov	r1, r3
 8011f66:	6878      	ldr	r0, [r7, #4]
 8011f68:	f7fe fc8a 	bl	8010880 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011f6c:	e00b      	b.n	8011f86 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8011f6e:	6878      	ldr	r0, [r7, #4]
 8011f70:	f7ee fb6e 	bl	8000650 <HAL_UART_RxCpltCallback>
}
 8011f74:	e007      	b.n	8011f86 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011f76:	687b      	ldr	r3, [r7, #4]
 8011f78:	681b      	ldr	r3, [r3, #0]
 8011f7a:	699a      	ldr	r2, [r3, #24]
 8011f7c:	687b      	ldr	r3, [r7, #4]
 8011f7e:	681b      	ldr	r3, [r3, #0]
 8011f80:	f042 0208 	orr.w	r2, r2, #8
 8011f84:	619a      	str	r2, [r3, #24]
}
 8011f86:	bf00      	nop
 8011f88:	3770      	adds	r7, #112	; 0x70
 8011f8a:	46bd      	mov	sp, r7
 8011f8c:	bd80      	pop	{r7, pc}
 8011f8e:	bf00      	nop
 8011f90:	58000c00 	.word	0x58000c00

08011f94 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8011f94:	b580      	push	{r7, lr}
 8011f96:	b0ac      	sub	sp, #176	; 0xb0
 8011f98:	af00      	add	r7, sp, #0
 8011f9a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8011f9c:	687b      	ldr	r3, [r7, #4]
 8011f9e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011fa2:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8011fa6:	687b      	ldr	r3, [r7, #4]
 8011fa8:	681b      	ldr	r3, [r3, #0]
 8011faa:	69db      	ldr	r3, [r3, #28]
 8011fac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	681b      	ldr	r3, [r3, #0]
 8011fb4:	681b      	ldr	r3, [r3, #0]
 8011fb6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8011fba:	687b      	ldr	r3, [r7, #4]
 8011fbc:	681b      	ldr	r3, [r3, #0]
 8011fbe:	689b      	ldr	r3, [r3, #8]
 8011fc0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011fc4:	687b      	ldr	r3, [r7, #4]
 8011fc6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011fca:	2b22      	cmp	r3, #34	; 0x22
 8011fcc:	f040 8180 	bne.w	80122d0 <UART_RxISR_8BIT_FIFOEN+0x33c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8011fd0:	687b      	ldr	r3, [r7, #4]
 8011fd2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8011fd6:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011fda:	e123      	b.n	8012224 <UART_RxISR_8BIT_FIFOEN+0x290>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011fdc:	687b      	ldr	r3, [r7, #4]
 8011fde:	681b      	ldr	r3, [r3, #0]
 8011fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011fe2:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8011fe6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8011fea:	b2d9      	uxtb	r1, r3
 8011fec:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8011ff0:	b2da      	uxtb	r2, r3
 8011ff2:	687b      	ldr	r3, [r7, #4]
 8011ff4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011ff6:	400a      	ands	r2, r1
 8011ff8:	b2d2      	uxtb	r2, r2
 8011ffa:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8011ffc:	687b      	ldr	r3, [r7, #4]
 8011ffe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012000:	1c5a      	adds	r2, r3, #1
 8012002:	687b      	ldr	r3, [r7, #4]
 8012004:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8012006:	687b      	ldr	r3, [r7, #4]
 8012008:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801200c:	b29b      	uxth	r3, r3
 801200e:	3b01      	subs	r3, #1
 8012010:	b29a      	uxth	r2, r3
 8012012:	687b      	ldr	r3, [r7, #4]
 8012014:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8012018:	687b      	ldr	r3, [r7, #4]
 801201a:	681b      	ldr	r3, [r3, #0]
 801201c:	69db      	ldr	r3, [r3, #28]
 801201e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8012022:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8012026:	f003 0307 	and.w	r3, r3, #7
 801202a:	2b00      	cmp	r3, #0
 801202c:	d053      	beq.n	80120d6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801202e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8012032:	f003 0301 	and.w	r3, r3, #1
 8012036:	2b00      	cmp	r3, #0
 8012038:	d011      	beq.n	801205e <UART_RxISR_8BIT_FIFOEN+0xca>
 801203a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801203e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012042:	2b00      	cmp	r3, #0
 8012044:	d00b      	beq.n	801205e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	681b      	ldr	r3, [r3, #0]
 801204a:	2201      	movs	r2, #1
 801204c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 801204e:	687b      	ldr	r3, [r7, #4]
 8012050:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012054:	f043 0201 	orr.w	r2, r3, #1
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801205e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8012062:	f003 0302 	and.w	r3, r3, #2
 8012066:	2b00      	cmp	r3, #0
 8012068:	d011      	beq.n	801208e <UART_RxISR_8BIT_FIFOEN+0xfa>
 801206a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801206e:	f003 0301 	and.w	r3, r3, #1
 8012072:	2b00      	cmp	r3, #0
 8012074:	d00b      	beq.n	801208e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8012076:	687b      	ldr	r3, [r7, #4]
 8012078:	681b      	ldr	r3, [r3, #0]
 801207a:	2202      	movs	r2, #2
 801207c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 801207e:	687b      	ldr	r3, [r7, #4]
 8012080:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012084:	f043 0204 	orr.w	r2, r3, #4
 8012088:	687b      	ldr	r3, [r7, #4]
 801208a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801208e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8012092:	f003 0304 	and.w	r3, r3, #4
 8012096:	2b00      	cmp	r3, #0
 8012098:	d011      	beq.n	80120be <UART_RxISR_8BIT_FIFOEN+0x12a>
 801209a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801209e:	f003 0301 	and.w	r3, r3, #1
 80120a2:	2b00      	cmp	r3, #0
 80120a4:	d00b      	beq.n	80120be <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80120a6:	687b      	ldr	r3, [r7, #4]
 80120a8:	681b      	ldr	r3, [r3, #0]
 80120aa:	2204      	movs	r2, #4
 80120ac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80120ae:	687b      	ldr	r3, [r7, #4]
 80120b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80120b4:	f043 0202 	orr.w	r2, r3, #2
 80120b8:	687b      	ldr	r3, [r7, #4]
 80120ba:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80120be:	687b      	ldr	r3, [r7, #4]
 80120c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80120c4:	2b00      	cmp	r3, #0
 80120c6:	d006      	beq.n	80120d6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80120c8:	6878      	ldr	r0, [r7, #4]
 80120ca:	f7fe fbcf 	bl	801086c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80120ce:	687b      	ldr	r3, [r7, #4]
 80120d0:	2200      	movs	r2, #0
 80120d2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80120d6:	687b      	ldr	r3, [r7, #4]
 80120d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80120dc:	b29b      	uxth	r3, r3
 80120de:	2b00      	cmp	r3, #0
 80120e0:	f040 80a0 	bne.w	8012224 <UART_RxISR_8BIT_FIFOEN+0x290>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80120e4:	687b      	ldr	r3, [r7, #4]
 80120e6:	681b      	ldr	r3, [r3, #0]
 80120e8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80120ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80120ec:	e853 3f00 	ldrex	r3, [r3]
 80120f0:	66fb      	str	r3, [r7, #108]	; 0x6c
   return(result);
 80120f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80120f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80120f8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80120fc:	687b      	ldr	r3, [r7, #4]
 80120fe:	681b      	ldr	r3, [r3, #0]
 8012100:	461a      	mov	r2, r3
 8012102:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8012106:	67fb      	str	r3, [r7, #124]	; 0x7c
 8012108:	67ba      	str	r2, [r7, #120]	; 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801210a:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 801210c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 801210e:	e841 2300 	strex	r3, r2, [r1]
 8012112:	677b      	str	r3, [r7, #116]	; 0x74
   return(result);
 8012114:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8012116:	2b00      	cmp	r3, #0
 8012118:	d1e4      	bne.n	80120e4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801211a:	687b      	ldr	r3, [r7, #4]
 801211c:	681b      	ldr	r3, [r3, #0]
 801211e:	3308      	adds	r3, #8
 8012120:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012122:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8012124:	e853 3f00 	ldrex	r3, [r3]
 8012128:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 801212a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801212c:	4b6e      	ldr	r3, [pc, #440]	; (80122e8 <UART_RxISR_8BIT_FIFOEN+0x354>)
 801212e:	4013      	ands	r3, r2
 8012130:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	681b      	ldr	r3, [r3, #0]
 8012138:	3308      	adds	r3, #8
 801213a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 801213e:	66ba      	str	r2, [r7, #104]	; 0x68
 8012140:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012142:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8012144:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8012146:	e841 2300 	strex	r3, r2, [r1]
 801214a:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 801214c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801214e:	2b00      	cmp	r3, #0
 8012150:	d1e3      	bne.n	801211a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8012152:	687b      	ldr	r3, [r7, #4]
 8012154:	2220      	movs	r2, #32
 8012156:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801215a:	687b      	ldr	r3, [r7, #4]
 801215c:	2200      	movs	r2, #0
 801215e:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012160:	687b      	ldr	r3, [r7, #4]
 8012162:	2200      	movs	r2, #0
 8012164:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8012166:	687b      	ldr	r3, [r7, #4]
 8012168:	681b      	ldr	r3, [r3, #0]
 801216a:	4a60      	ldr	r2, [pc, #384]	; (80122ec <UART_RxISR_8BIT_FIFOEN+0x358>)
 801216c:	4293      	cmp	r3, r2
 801216e:	d021      	beq.n	80121b4 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8012170:	687b      	ldr	r3, [r7, #4]
 8012172:	681b      	ldr	r3, [r3, #0]
 8012174:	685b      	ldr	r3, [r3, #4]
 8012176:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801217a:	2b00      	cmp	r3, #0
 801217c:	d01a      	beq.n	80121b4 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801217e:	687b      	ldr	r3, [r7, #4]
 8012180:	681b      	ldr	r3, [r3, #0]
 8012182:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012184:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012186:	e853 3f00 	ldrex	r3, [r3]
 801218a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 801218c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801218e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8012192:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8012196:	687b      	ldr	r3, [r7, #4]
 8012198:	681b      	ldr	r3, [r3, #0]
 801219a:	461a      	mov	r2, r3
 801219c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80121a0:	657b      	str	r3, [r7, #84]	; 0x54
 80121a2:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80121a4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80121a6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80121a8:	e841 2300 	strex	r3, r2, [r1]
 80121ac:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80121ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80121b0:	2b00      	cmp	r3, #0
 80121b2:	d1e4      	bne.n	801217e <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80121b4:	687b      	ldr	r3, [r7, #4]
 80121b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80121b8:	2b01      	cmp	r3, #1
 80121ba:	d130      	bne.n	801221e <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	2200      	movs	r2, #0
 80121c0:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80121c2:	687b      	ldr	r3, [r7, #4]
 80121c4:	681b      	ldr	r3, [r3, #0]
 80121c6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80121c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80121ca:	e853 3f00 	ldrex	r3, [r3]
 80121ce:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80121d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121d2:	f023 0310 	bic.w	r3, r3, #16
 80121d6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	681b      	ldr	r3, [r3, #0]
 80121de:	461a      	mov	r2, r3
 80121e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80121e4:	643b      	str	r3, [r7, #64]	; 0x40
 80121e6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80121e8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80121ea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80121ec:	e841 2300 	strex	r3, r2, [r1]
 80121f0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80121f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80121f4:	2b00      	cmp	r3, #0
 80121f6:	d1e4      	bne.n	80121c2 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80121f8:	687b      	ldr	r3, [r7, #4]
 80121fa:	681b      	ldr	r3, [r3, #0]
 80121fc:	69db      	ldr	r3, [r3, #28]
 80121fe:	f003 0310 	and.w	r3, r3, #16
 8012202:	2b10      	cmp	r3, #16
 8012204:	d103      	bne.n	801220e <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8012206:	687b      	ldr	r3, [r7, #4]
 8012208:	681b      	ldr	r3, [r3, #0]
 801220a:	2210      	movs	r2, #16
 801220c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801220e:	687b      	ldr	r3, [r7, #4]
 8012210:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8012214:	4619      	mov	r1, r3
 8012216:	6878      	ldr	r0, [r7, #4]
 8012218:	f7fe fb32 	bl	8010880 <HAL_UARTEx_RxEventCallback>
 801221c:	e002      	b.n	8012224 <UART_RxISR_8BIT_FIFOEN+0x290>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 801221e:	6878      	ldr	r0, [r7, #4]
 8012220:	f7ee fa16 	bl	8000650 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8012224:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8012228:	2b00      	cmp	r3, #0
 801222a:	d006      	beq.n	801223a <UART_RxISR_8BIT_FIFOEN+0x2a6>
 801222c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8012230:	f003 0320 	and.w	r3, r3, #32
 8012234:	2b00      	cmp	r3, #0
 8012236:	f47f aed1 	bne.w	8011fdc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 801223a:	687b      	ldr	r3, [r7, #4]
 801223c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8012240:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8012244:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8012248:	2b00      	cmp	r3, #0
 801224a:	d049      	beq.n	80122e0 <UART_RxISR_8BIT_FIFOEN+0x34c>
 801224c:	687b      	ldr	r3, [r7, #4]
 801224e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8012252:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 8012256:	429a      	cmp	r2, r3
 8012258:	d242      	bcs.n	80122e0 <UART_RxISR_8BIT_FIFOEN+0x34c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801225a:	687b      	ldr	r3, [r7, #4]
 801225c:	681b      	ldr	r3, [r3, #0]
 801225e:	3308      	adds	r3, #8
 8012260:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012262:	6a3b      	ldr	r3, [r7, #32]
 8012264:	e853 3f00 	ldrex	r3, [r3]
 8012268:	61fb      	str	r3, [r7, #28]
   return(result);
 801226a:	69fb      	ldr	r3, [r7, #28]
 801226c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8012270:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	681b      	ldr	r3, [r3, #0]
 8012278:	3308      	adds	r3, #8
 801227a:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 801227e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8012280:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012282:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8012284:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012286:	e841 2300 	strex	r3, r2, [r1]
 801228a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801228c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801228e:	2b00      	cmp	r3, #0
 8012290:	d1e3      	bne.n	801225a <UART_RxISR_8BIT_FIFOEN+0x2c6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8012292:	687b      	ldr	r3, [r7, #4]
 8012294:	4a16      	ldr	r2, [pc, #88]	; (80122f0 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8012296:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8012298:	687b      	ldr	r3, [r7, #4]
 801229a:	681b      	ldr	r3, [r3, #0]
 801229c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801229e:	68fb      	ldr	r3, [r7, #12]
 80122a0:	e853 3f00 	ldrex	r3, [r3]
 80122a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80122a6:	68bb      	ldr	r3, [r7, #8]
 80122a8:	f043 0320 	orr.w	r3, r3, #32
 80122ac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80122b0:	687b      	ldr	r3, [r7, #4]
 80122b2:	681b      	ldr	r3, [r3, #0]
 80122b4:	461a      	mov	r2, r3
 80122b6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80122ba:	61bb      	str	r3, [r7, #24]
 80122bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80122be:	6979      	ldr	r1, [r7, #20]
 80122c0:	69ba      	ldr	r2, [r7, #24]
 80122c2:	e841 2300 	strex	r3, r2, [r1]
 80122c6:	613b      	str	r3, [r7, #16]
   return(result);
 80122c8:	693b      	ldr	r3, [r7, #16]
 80122ca:	2b00      	cmp	r3, #0
 80122cc:	d1e4      	bne.n	8012298 <UART_RxISR_8BIT_FIFOEN+0x304>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80122ce:	e007      	b.n	80122e0 <UART_RxISR_8BIT_FIFOEN+0x34c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	681b      	ldr	r3, [r3, #0]
 80122d4:	699a      	ldr	r2, [r3, #24]
 80122d6:	687b      	ldr	r3, [r7, #4]
 80122d8:	681b      	ldr	r3, [r3, #0]
 80122da:	f042 0208 	orr.w	r2, r2, #8
 80122de:	619a      	str	r2, [r3, #24]
}
 80122e0:	bf00      	nop
 80122e2:	37b0      	adds	r7, #176	; 0xb0
 80122e4:	46bd      	mov	sp, r7
 80122e6:	bd80      	pop	{r7, pc}
 80122e8:	effffffe 	.word	0xeffffffe
 80122ec:	58000c00 	.word	0x58000c00
 80122f0:	08011c25 	.word	0x08011c25

080122f4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80122f4:	b580      	push	{r7, lr}
 80122f6:	b0ae      	sub	sp, #184	; 0xb8
 80122f8:	af00      	add	r7, sp, #0
 80122fa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80122fc:	687b      	ldr	r3, [r7, #4]
 80122fe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8012302:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	681b      	ldr	r3, [r3, #0]
 801230a:	69db      	ldr	r3, [r3, #28]
 801230c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8012310:	687b      	ldr	r3, [r7, #4]
 8012312:	681b      	ldr	r3, [r3, #0]
 8012314:	681b      	ldr	r3, [r3, #0]
 8012316:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	681b      	ldr	r3, [r3, #0]
 801231e:	689b      	ldr	r3, [r3, #8]
 8012320:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8012324:	687b      	ldr	r3, [r7, #4]
 8012326:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801232a:	2b22      	cmp	r3, #34	; 0x22
 801232c:	f040 8184 	bne.w	8012638 <UART_RxISR_16BIT_FIFOEN+0x344>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8012330:	687b      	ldr	r3, [r7, #4]
 8012332:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8012336:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801233a:	e127      	b.n	801258c <UART_RxISR_16BIT_FIFOEN+0x298>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801233c:	687b      	ldr	r3, [r7, #4]
 801233e:	681b      	ldr	r3, [r3, #0]
 8012340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012342:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8012346:	687b      	ldr	r3, [r7, #4]
 8012348:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801234a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 801234e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 8012352:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8012356:	4013      	ands	r3, r2
 8012358:	b29a      	uxth	r2, r3
 801235a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801235e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8012360:	687b      	ldr	r3, [r7, #4]
 8012362:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012364:	1c9a      	adds	r2, r3, #2
 8012366:	687b      	ldr	r3, [r7, #4]
 8012368:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 801236a:	687b      	ldr	r3, [r7, #4]
 801236c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8012370:	b29b      	uxth	r3, r3
 8012372:	3b01      	subs	r3, #1
 8012374:	b29a      	uxth	r2, r3
 8012376:	687b      	ldr	r3, [r7, #4]
 8012378:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 801237c:	687b      	ldr	r3, [r7, #4]
 801237e:	681b      	ldr	r3, [r3, #0]
 8012380:	69db      	ldr	r3, [r3, #28]
 8012382:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8012386:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 801238a:	f003 0307 	and.w	r3, r3, #7
 801238e:	2b00      	cmp	r3, #0
 8012390:	d053      	beq.n	801243a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8012392:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8012396:	f003 0301 	and.w	r3, r3, #1
 801239a:	2b00      	cmp	r3, #0
 801239c:	d011      	beq.n	80123c2 <UART_RxISR_16BIT_FIFOEN+0xce>
 801239e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80123a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80123a6:	2b00      	cmp	r3, #0
 80123a8:	d00b      	beq.n	80123c2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80123aa:	687b      	ldr	r3, [r7, #4]
 80123ac:	681b      	ldr	r3, [r3, #0]
 80123ae:	2201      	movs	r2, #1
 80123b0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80123b2:	687b      	ldr	r3, [r7, #4]
 80123b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80123b8:	f043 0201 	orr.w	r2, r3, #1
 80123bc:	687b      	ldr	r3, [r7, #4]
 80123be:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80123c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80123c6:	f003 0302 	and.w	r3, r3, #2
 80123ca:	2b00      	cmp	r3, #0
 80123cc:	d011      	beq.n	80123f2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80123ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80123d2:	f003 0301 	and.w	r3, r3, #1
 80123d6:	2b00      	cmp	r3, #0
 80123d8:	d00b      	beq.n	80123f2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80123da:	687b      	ldr	r3, [r7, #4]
 80123dc:	681b      	ldr	r3, [r3, #0]
 80123de:	2202      	movs	r2, #2
 80123e0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80123e2:	687b      	ldr	r3, [r7, #4]
 80123e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80123e8:	f043 0204 	orr.w	r2, r3, #4
 80123ec:	687b      	ldr	r3, [r7, #4]
 80123ee:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80123f2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80123f6:	f003 0304 	and.w	r3, r3, #4
 80123fa:	2b00      	cmp	r3, #0
 80123fc:	d011      	beq.n	8012422 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80123fe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8012402:	f003 0301 	and.w	r3, r3, #1
 8012406:	2b00      	cmp	r3, #0
 8012408:	d00b      	beq.n	8012422 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801240a:	687b      	ldr	r3, [r7, #4]
 801240c:	681b      	ldr	r3, [r3, #0]
 801240e:	2204      	movs	r2, #4
 8012410:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8012412:	687b      	ldr	r3, [r7, #4]
 8012414:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012418:	f043 0202 	orr.w	r2, r3, #2
 801241c:	687b      	ldr	r3, [r7, #4]
 801241e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8012422:	687b      	ldr	r3, [r7, #4]
 8012424:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012428:	2b00      	cmp	r3, #0
 801242a:	d006      	beq.n	801243a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801242c:	6878      	ldr	r0, [r7, #4]
 801242e:	f7fe fa1d 	bl	801086c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012432:	687b      	ldr	r3, [r7, #4]
 8012434:	2200      	movs	r2, #0
 8012436:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 801243a:	687b      	ldr	r3, [r7, #4]
 801243c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8012440:	b29b      	uxth	r3, r3
 8012442:	2b00      	cmp	r3, #0
 8012444:	f040 80a2 	bne.w	801258c <UART_RxISR_16BIT_FIFOEN+0x298>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8012448:	687b      	ldr	r3, [r7, #4]
 801244a:	681b      	ldr	r3, [r3, #0]
 801244c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801244e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8012450:	e853 3f00 	ldrex	r3, [r3]
 8012454:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8012456:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012458:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801245c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8012460:	687b      	ldr	r3, [r7, #4]
 8012462:	681b      	ldr	r3, [r3, #0]
 8012464:	461a      	mov	r2, r3
 8012466:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 801246a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 801246e:	67fa      	str	r2, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012470:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8012472:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8012476:	e841 2300 	strex	r3, r2, [r1]
 801247a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 801247c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801247e:	2b00      	cmp	r3, #0
 8012480:	d1e2      	bne.n	8012448 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8012482:	687b      	ldr	r3, [r7, #4]
 8012484:	681b      	ldr	r3, [r3, #0]
 8012486:	3308      	adds	r3, #8
 8012488:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801248a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801248c:	e853 3f00 	ldrex	r3, [r3]
 8012490:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8012492:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8012494:	4b6e      	ldr	r3, [pc, #440]	; (8012650 <UART_RxISR_16BIT_FIFOEN+0x35c>)
 8012496:	4013      	ands	r3, r2
 8012498:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 801249c:	687b      	ldr	r3, [r7, #4]
 801249e:	681b      	ldr	r3, [r3, #0]
 80124a0:	3308      	adds	r3, #8
 80124a2:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80124a6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80124a8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80124aa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80124ac:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80124ae:	e841 2300 	strex	r3, r2, [r1]
 80124b2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80124b4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80124b6:	2b00      	cmp	r3, #0
 80124b8:	d1e3      	bne.n	8012482 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80124ba:	687b      	ldr	r3, [r7, #4]
 80124bc:	2220      	movs	r2, #32
 80124be:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80124c2:	687b      	ldr	r3, [r7, #4]
 80124c4:	2200      	movs	r2, #0
 80124c6:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80124c8:	687b      	ldr	r3, [r7, #4]
 80124ca:	2200      	movs	r2, #0
 80124cc:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80124ce:	687b      	ldr	r3, [r7, #4]
 80124d0:	681b      	ldr	r3, [r3, #0]
 80124d2:	4a60      	ldr	r2, [pc, #384]	; (8012654 <UART_RxISR_16BIT_FIFOEN+0x360>)
 80124d4:	4293      	cmp	r3, r2
 80124d6:	d021      	beq.n	801251c <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80124d8:	687b      	ldr	r3, [r7, #4]
 80124da:	681b      	ldr	r3, [r3, #0]
 80124dc:	685b      	ldr	r3, [r3, #4]
 80124de:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80124e2:	2b00      	cmp	r3, #0
 80124e4:	d01a      	beq.n	801251c <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80124e6:	687b      	ldr	r3, [r7, #4]
 80124e8:	681b      	ldr	r3, [r3, #0]
 80124ea:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80124ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80124ee:	e853 3f00 	ldrex	r3, [r3]
 80124f2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80124f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80124f6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80124fa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80124fe:	687b      	ldr	r3, [r7, #4]
 8012500:	681b      	ldr	r3, [r3, #0]
 8012502:	461a      	mov	r2, r3
 8012504:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8012508:	65bb      	str	r3, [r7, #88]	; 0x58
 801250a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801250c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801250e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8012510:	e841 2300 	strex	r3, r2, [r1]
 8012514:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8012516:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012518:	2b00      	cmp	r3, #0
 801251a:	d1e4      	bne.n	80124e6 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801251c:	687b      	ldr	r3, [r7, #4]
 801251e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012520:	2b01      	cmp	r3, #1
 8012522:	d130      	bne.n	8012586 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012524:	687b      	ldr	r3, [r7, #4]
 8012526:	2200      	movs	r2, #0
 8012528:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801252a:	687b      	ldr	r3, [r7, #4]
 801252c:	681b      	ldr	r3, [r3, #0]
 801252e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012532:	e853 3f00 	ldrex	r3, [r3]
 8012536:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8012538:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801253a:	f023 0310 	bic.w	r3, r3, #16
 801253e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8012542:	687b      	ldr	r3, [r7, #4]
 8012544:	681b      	ldr	r3, [r3, #0]
 8012546:	461a      	mov	r2, r3
 8012548:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801254c:	647b      	str	r3, [r7, #68]	; 0x44
 801254e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012550:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8012552:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8012554:	e841 2300 	strex	r3, r2, [r1]
 8012558:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 801255a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801255c:	2b00      	cmp	r3, #0
 801255e:	d1e4      	bne.n	801252a <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8012560:	687b      	ldr	r3, [r7, #4]
 8012562:	681b      	ldr	r3, [r3, #0]
 8012564:	69db      	ldr	r3, [r3, #28]
 8012566:	f003 0310 	and.w	r3, r3, #16
 801256a:	2b10      	cmp	r3, #16
 801256c:	d103      	bne.n	8012576 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801256e:	687b      	ldr	r3, [r7, #4]
 8012570:	681b      	ldr	r3, [r3, #0]
 8012572:	2210      	movs	r2, #16
 8012574:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801257c:	4619      	mov	r1, r3
 801257e:	6878      	ldr	r0, [r7, #4]
 8012580:	f7fe f97e 	bl	8010880 <HAL_UARTEx_RxEventCallback>
 8012584:	e002      	b.n	801258c <UART_RxISR_16BIT_FIFOEN+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8012586:	6878      	ldr	r0, [r7, #4]
 8012588:	f7ee f862 	bl	8000650 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801258c:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8012590:	2b00      	cmp	r3, #0
 8012592:	d006      	beq.n	80125a2 <UART_RxISR_16BIT_FIFOEN+0x2ae>
 8012594:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8012598:	f003 0320 	and.w	r3, r3, #32
 801259c:	2b00      	cmp	r3, #0
 801259e:	f47f aecd 	bne.w	801233c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80125a2:	687b      	ldr	r3, [r7, #4]
 80125a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80125a8:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80125ac:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80125b0:	2b00      	cmp	r3, #0
 80125b2:	d049      	beq.n	8012648 <UART_RxISR_16BIT_FIFOEN+0x354>
 80125b4:	687b      	ldr	r3, [r7, #4]
 80125b6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80125ba:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 80125be:	429a      	cmp	r2, r3
 80125c0:	d242      	bcs.n	8012648 <UART_RxISR_16BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80125c2:	687b      	ldr	r3, [r7, #4]
 80125c4:	681b      	ldr	r3, [r3, #0]
 80125c6:	3308      	adds	r3, #8
 80125c8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80125ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125cc:	e853 3f00 	ldrex	r3, [r3]
 80125d0:	623b      	str	r3, [r7, #32]
   return(result);
 80125d2:	6a3b      	ldr	r3, [r7, #32]
 80125d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80125d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80125dc:	687b      	ldr	r3, [r7, #4]
 80125de:	681b      	ldr	r3, [r3, #0]
 80125e0:	3308      	adds	r3, #8
 80125e2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80125e6:	633a      	str	r2, [r7, #48]	; 0x30
 80125e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80125ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80125ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80125ee:	e841 2300 	strex	r3, r2, [r1]
 80125f2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80125f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	d1e3      	bne.n	80125c2 <UART_RxISR_16BIT_FIFOEN+0x2ce>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80125fa:	687b      	ldr	r3, [r7, #4]
 80125fc:	4a16      	ldr	r2, [pc, #88]	; (8012658 <UART_RxISR_16BIT_FIFOEN+0x364>)
 80125fe:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8012600:	687b      	ldr	r3, [r7, #4]
 8012602:	681b      	ldr	r3, [r3, #0]
 8012604:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012606:	693b      	ldr	r3, [r7, #16]
 8012608:	e853 3f00 	ldrex	r3, [r3]
 801260c:	60fb      	str	r3, [r7, #12]
   return(result);
 801260e:	68fb      	ldr	r3, [r7, #12]
 8012610:	f043 0320 	orr.w	r3, r3, #32
 8012614:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8012618:	687b      	ldr	r3, [r7, #4]
 801261a:	681b      	ldr	r3, [r3, #0]
 801261c:	461a      	mov	r2, r3
 801261e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8012622:	61fb      	str	r3, [r7, #28]
 8012624:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012626:	69b9      	ldr	r1, [r7, #24]
 8012628:	69fa      	ldr	r2, [r7, #28]
 801262a:	e841 2300 	strex	r3, r2, [r1]
 801262e:	617b      	str	r3, [r7, #20]
   return(result);
 8012630:	697b      	ldr	r3, [r7, #20]
 8012632:	2b00      	cmp	r3, #0
 8012634:	d1e4      	bne.n	8012600 <UART_RxISR_16BIT_FIFOEN+0x30c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8012636:	e007      	b.n	8012648 <UART_RxISR_16BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8012638:	687b      	ldr	r3, [r7, #4]
 801263a:	681b      	ldr	r3, [r3, #0]
 801263c:	699a      	ldr	r2, [r3, #24]
 801263e:	687b      	ldr	r3, [r7, #4]
 8012640:	681b      	ldr	r3, [r3, #0]
 8012642:	f042 0208 	orr.w	r2, r2, #8
 8012646:	619a      	str	r2, [r3, #24]
}
 8012648:	bf00      	nop
 801264a:	37b8      	adds	r7, #184	; 0xb8
 801264c:	46bd      	mov	sp, r7
 801264e:	bd80      	pop	{r7, pc}
 8012650:	effffffe 	.word	0xeffffffe
 8012654:	58000c00 	.word	0x58000c00
 8012658:	08011ddd 	.word	0x08011ddd

0801265c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 801265c:	b480      	push	{r7}
 801265e:	b083      	sub	sp, #12
 8012660:	af00      	add	r7, sp, #0
 8012662:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8012664:	bf00      	nop
 8012666:	370c      	adds	r7, #12
 8012668:	46bd      	mov	sp, r7
 801266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801266e:	4770      	bx	lr

08012670 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8012670:	b480      	push	{r7}
 8012672:	b083      	sub	sp, #12
 8012674:	af00      	add	r7, sp, #0
 8012676:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8012678:	bf00      	nop
 801267a:	370c      	adds	r7, #12
 801267c:	46bd      	mov	sp, r7
 801267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012682:	4770      	bx	lr

08012684 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8012684:	b480      	push	{r7}
 8012686:	b083      	sub	sp, #12
 8012688:	af00      	add	r7, sp, #0
 801268a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 801268c:	bf00      	nop
 801268e:	370c      	adds	r7, #12
 8012690:	46bd      	mov	sp, r7
 8012692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012696:	4770      	bx	lr

08012698 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8012698:	b480      	push	{r7}
 801269a:	b085      	sub	sp, #20
 801269c:	af00      	add	r7, sp, #0
 801269e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80126a0:	687b      	ldr	r3, [r7, #4]
 80126a2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80126a6:	2b01      	cmp	r3, #1
 80126a8:	d101      	bne.n	80126ae <HAL_UARTEx_DisableFifoMode+0x16>
 80126aa:	2302      	movs	r3, #2
 80126ac:	e027      	b.n	80126fe <HAL_UARTEx_DisableFifoMode+0x66>
 80126ae:	687b      	ldr	r3, [r7, #4]
 80126b0:	2201      	movs	r2, #1
 80126b2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80126b6:	687b      	ldr	r3, [r7, #4]
 80126b8:	2224      	movs	r2, #36	; 0x24
 80126ba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	681b      	ldr	r3, [r3, #0]
 80126c2:	681b      	ldr	r3, [r3, #0]
 80126c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	681b      	ldr	r3, [r3, #0]
 80126ca:	681a      	ldr	r2, [r3, #0]
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	681b      	ldr	r3, [r3, #0]
 80126d0:	f022 0201 	bic.w	r2, r2, #1
 80126d4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80126d6:	68fb      	ldr	r3, [r7, #12]
 80126d8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80126dc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80126de:	687b      	ldr	r3, [r7, #4]
 80126e0:	2200      	movs	r2, #0
 80126e2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80126e4:	687b      	ldr	r3, [r7, #4]
 80126e6:	681b      	ldr	r3, [r3, #0]
 80126e8:	68fa      	ldr	r2, [r7, #12]
 80126ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80126ec:	687b      	ldr	r3, [r7, #4]
 80126ee:	2220      	movs	r2, #32
 80126f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80126f4:	687b      	ldr	r3, [r7, #4]
 80126f6:	2200      	movs	r2, #0
 80126f8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80126fc:	2300      	movs	r3, #0
}
 80126fe:	4618      	mov	r0, r3
 8012700:	3714      	adds	r7, #20
 8012702:	46bd      	mov	sp, r7
 8012704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012708:	4770      	bx	lr

0801270a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801270a:	b580      	push	{r7, lr}
 801270c:	b084      	sub	sp, #16
 801270e:	af00      	add	r7, sp, #0
 8012710:	6078      	str	r0, [r7, #4]
 8012712:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012714:	687b      	ldr	r3, [r7, #4]
 8012716:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 801271a:	2b01      	cmp	r3, #1
 801271c:	d101      	bne.n	8012722 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801271e:	2302      	movs	r3, #2
 8012720:	e02d      	b.n	801277e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8012722:	687b      	ldr	r3, [r7, #4]
 8012724:	2201      	movs	r2, #1
 8012726:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801272a:	687b      	ldr	r3, [r7, #4]
 801272c:	2224      	movs	r2, #36	; 0x24
 801272e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012732:	687b      	ldr	r3, [r7, #4]
 8012734:	681b      	ldr	r3, [r3, #0]
 8012736:	681b      	ldr	r3, [r3, #0]
 8012738:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801273a:	687b      	ldr	r3, [r7, #4]
 801273c:	681b      	ldr	r3, [r3, #0]
 801273e:	681a      	ldr	r2, [r3, #0]
 8012740:	687b      	ldr	r3, [r7, #4]
 8012742:	681b      	ldr	r3, [r3, #0]
 8012744:	f022 0201 	bic.w	r2, r2, #1
 8012748:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801274a:	687b      	ldr	r3, [r7, #4]
 801274c:	681b      	ldr	r3, [r3, #0]
 801274e:	689b      	ldr	r3, [r3, #8]
 8012750:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8012754:	687b      	ldr	r3, [r7, #4]
 8012756:	681b      	ldr	r3, [r3, #0]
 8012758:	683a      	ldr	r2, [r7, #0]
 801275a:	430a      	orrs	r2, r1
 801275c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801275e:	6878      	ldr	r0, [r7, #4]
 8012760:	f000 f850 	bl	8012804 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012764:	687b      	ldr	r3, [r7, #4]
 8012766:	681b      	ldr	r3, [r3, #0]
 8012768:	68fa      	ldr	r2, [r7, #12]
 801276a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801276c:	687b      	ldr	r3, [r7, #4]
 801276e:	2220      	movs	r2, #32
 8012770:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012774:	687b      	ldr	r3, [r7, #4]
 8012776:	2200      	movs	r2, #0
 8012778:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 801277c:	2300      	movs	r3, #0
}
 801277e:	4618      	mov	r0, r3
 8012780:	3710      	adds	r7, #16
 8012782:	46bd      	mov	sp, r7
 8012784:	bd80      	pop	{r7, pc}

08012786 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012786:	b580      	push	{r7, lr}
 8012788:	b084      	sub	sp, #16
 801278a:	af00      	add	r7, sp, #0
 801278c:	6078      	str	r0, [r7, #4]
 801278e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012790:	687b      	ldr	r3, [r7, #4]
 8012792:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8012796:	2b01      	cmp	r3, #1
 8012798:	d101      	bne.n	801279e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801279a:	2302      	movs	r3, #2
 801279c:	e02d      	b.n	80127fa <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801279e:	687b      	ldr	r3, [r7, #4]
 80127a0:	2201      	movs	r2, #1
 80127a2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80127a6:	687b      	ldr	r3, [r7, #4]
 80127a8:	2224      	movs	r2, #36	; 0x24
 80127aa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80127ae:	687b      	ldr	r3, [r7, #4]
 80127b0:	681b      	ldr	r3, [r3, #0]
 80127b2:	681b      	ldr	r3, [r3, #0]
 80127b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80127b6:	687b      	ldr	r3, [r7, #4]
 80127b8:	681b      	ldr	r3, [r3, #0]
 80127ba:	681a      	ldr	r2, [r3, #0]
 80127bc:	687b      	ldr	r3, [r7, #4]
 80127be:	681b      	ldr	r3, [r3, #0]
 80127c0:	f022 0201 	bic.w	r2, r2, #1
 80127c4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80127c6:	687b      	ldr	r3, [r7, #4]
 80127c8:	681b      	ldr	r3, [r3, #0]
 80127ca:	689b      	ldr	r3, [r3, #8]
 80127cc:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80127d0:	687b      	ldr	r3, [r7, #4]
 80127d2:	681b      	ldr	r3, [r3, #0]
 80127d4:	683a      	ldr	r2, [r7, #0]
 80127d6:	430a      	orrs	r2, r1
 80127d8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80127da:	6878      	ldr	r0, [r7, #4]
 80127dc:	f000 f812 	bl	8012804 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80127e0:	687b      	ldr	r3, [r7, #4]
 80127e2:	681b      	ldr	r3, [r3, #0]
 80127e4:	68fa      	ldr	r2, [r7, #12]
 80127e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80127e8:	687b      	ldr	r3, [r7, #4]
 80127ea:	2220      	movs	r2, #32
 80127ec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80127f0:	687b      	ldr	r3, [r7, #4]
 80127f2:	2200      	movs	r2, #0
 80127f4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80127f8:	2300      	movs	r3, #0
}
 80127fa:	4618      	mov	r0, r3
 80127fc:	3710      	adds	r7, #16
 80127fe:	46bd      	mov	sp, r7
 8012800:	bd80      	pop	{r7, pc}
	...

08012804 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8012804:	b480      	push	{r7}
 8012806:	b085      	sub	sp, #20
 8012808:	af00      	add	r7, sp, #0
 801280a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 801280c:	687b      	ldr	r3, [r7, #4]
 801280e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012810:	2b00      	cmp	r3, #0
 8012812:	d108      	bne.n	8012826 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	2201      	movs	r2, #1
 8012818:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 801281c:	687b      	ldr	r3, [r7, #4]
 801281e:	2201      	movs	r2, #1
 8012820:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8012824:	e031      	b.n	801288a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8012826:	2310      	movs	r3, #16
 8012828:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801282a:	2310      	movs	r3, #16
 801282c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801282e:	687b      	ldr	r3, [r7, #4]
 8012830:	681b      	ldr	r3, [r3, #0]
 8012832:	689b      	ldr	r3, [r3, #8]
 8012834:	0e5b      	lsrs	r3, r3, #25
 8012836:	b2db      	uxtb	r3, r3
 8012838:	f003 0307 	and.w	r3, r3, #7
 801283c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801283e:	687b      	ldr	r3, [r7, #4]
 8012840:	681b      	ldr	r3, [r3, #0]
 8012842:	689b      	ldr	r3, [r3, #8]
 8012844:	0f5b      	lsrs	r3, r3, #29
 8012846:	b2db      	uxtb	r3, r3
 8012848:	f003 0307 	and.w	r3, r3, #7
 801284c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801284e:	7bbb      	ldrb	r3, [r7, #14]
 8012850:	7b3a      	ldrb	r2, [r7, #12]
 8012852:	4911      	ldr	r1, [pc, #68]	; (8012898 <UARTEx_SetNbDataToProcess+0x94>)
 8012854:	5c8a      	ldrb	r2, [r1, r2]
 8012856:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801285a:	7b3a      	ldrb	r2, [r7, #12]
 801285c:	490f      	ldr	r1, [pc, #60]	; (801289c <UARTEx_SetNbDataToProcess+0x98>)
 801285e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012860:	fb93 f3f2 	sdiv	r3, r3, r2
 8012864:	b29a      	uxth	r2, r3
 8012866:	687b      	ldr	r3, [r7, #4]
 8012868:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801286c:	7bfb      	ldrb	r3, [r7, #15]
 801286e:	7b7a      	ldrb	r2, [r7, #13]
 8012870:	4909      	ldr	r1, [pc, #36]	; (8012898 <UARTEx_SetNbDataToProcess+0x94>)
 8012872:	5c8a      	ldrb	r2, [r1, r2]
 8012874:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8012878:	7b7a      	ldrb	r2, [r7, #13]
 801287a:	4908      	ldr	r1, [pc, #32]	; (801289c <UARTEx_SetNbDataToProcess+0x98>)
 801287c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801287e:	fb93 f3f2 	sdiv	r3, r3, r2
 8012882:	b29a      	uxth	r2, r3
 8012884:	687b      	ldr	r3, [r7, #4]
 8012886:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 801288a:	bf00      	nop
 801288c:	3714      	adds	r7, #20
 801288e:	46bd      	mov	sp, r7
 8012890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012894:	4770      	bx	lr
 8012896:	bf00      	nop
 8012898:	08017000 	.word	0x08017000
 801289c:	08017008 	.word	0x08017008

080128a0 <__NVIC_SetPriority>:
{
 80128a0:	b480      	push	{r7}
 80128a2:	b083      	sub	sp, #12
 80128a4:	af00      	add	r7, sp, #0
 80128a6:	4603      	mov	r3, r0
 80128a8:	6039      	str	r1, [r7, #0]
 80128aa:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80128ac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80128b0:	2b00      	cmp	r3, #0
 80128b2:	db0a      	blt.n	80128ca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80128b4:	683b      	ldr	r3, [r7, #0]
 80128b6:	b2da      	uxtb	r2, r3
 80128b8:	490c      	ldr	r1, [pc, #48]	; (80128ec <__NVIC_SetPriority+0x4c>)
 80128ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80128be:	0112      	lsls	r2, r2, #4
 80128c0:	b2d2      	uxtb	r2, r2
 80128c2:	440b      	add	r3, r1
 80128c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80128c8:	e00a      	b.n	80128e0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80128ca:	683b      	ldr	r3, [r7, #0]
 80128cc:	b2da      	uxtb	r2, r3
 80128ce:	4908      	ldr	r1, [pc, #32]	; (80128f0 <__NVIC_SetPriority+0x50>)
 80128d0:	88fb      	ldrh	r3, [r7, #6]
 80128d2:	f003 030f 	and.w	r3, r3, #15
 80128d6:	3b04      	subs	r3, #4
 80128d8:	0112      	lsls	r2, r2, #4
 80128da:	b2d2      	uxtb	r2, r2
 80128dc:	440b      	add	r3, r1
 80128de:	761a      	strb	r2, [r3, #24]
}
 80128e0:	bf00      	nop
 80128e2:	370c      	adds	r7, #12
 80128e4:	46bd      	mov	sp, r7
 80128e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128ea:	4770      	bx	lr
 80128ec:	e000e100 	.word	0xe000e100
 80128f0:	e000ed00 	.word	0xe000ed00

080128f4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80128f4:	b580      	push	{r7, lr}
 80128f6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80128f8:	4b05      	ldr	r3, [pc, #20]	; (8012910 <SysTick_Handler+0x1c>)
 80128fa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80128fc:	f002 fbba 	bl	8015074 <xTaskGetSchedulerState>
 8012900:	4603      	mov	r3, r0
 8012902:	2b01      	cmp	r3, #1
 8012904:	d001      	beq.n	801290a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8012906:	f003 f9d7 	bl	8015cb8 <xPortSysTickHandler>
  }
}
 801290a:	bf00      	nop
 801290c:	bd80      	pop	{r7, pc}
 801290e:	bf00      	nop
 8012910:	e000e010 	.word	0xe000e010

08012914 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8012914:	b580      	push	{r7, lr}
 8012916:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8012918:	2100      	movs	r1, #0
 801291a:	f06f 0004 	mvn.w	r0, #4
 801291e:	f7ff ffbf 	bl	80128a0 <__NVIC_SetPriority>
#endif
}
 8012922:	bf00      	nop
 8012924:	bd80      	pop	{r7, pc}
	...

08012928 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8012928:	b480      	push	{r7}
 801292a:	b083      	sub	sp, #12
 801292c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801292e:	f3ef 8305 	mrs	r3, IPSR
 8012932:	603b      	str	r3, [r7, #0]
  return(result);
 8012934:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012936:	2b00      	cmp	r3, #0
 8012938:	d003      	beq.n	8012942 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 801293a:	f06f 0305 	mvn.w	r3, #5
 801293e:	607b      	str	r3, [r7, #4]
 8012940:	e00c      	b.n	801295c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8012942:	4b0a      	ldr	r3, [pc, #40]	; (801296c <osKernelInitialize+0x44>)
 8012944:	681b      	ldr	r3, [r3, #0]
 8012946:	2b00      	cmp	r3, #0
 8012948:	d105      	bne.n	8012956 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 801294a:	4b08      	ldr	r3, [pc, #32]	; (801296c <osKernelInitialize+0x44>)
 801294c:	2201      	movs	r2, #1
 801294e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8012950:	2300      	movs	r3, #0
 8012952:	607b      	str	r3, [r7, #4]
 8012954:	e002      	b.n	801295c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8012956:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801295a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 801295c:	687b      	ldr	r3, [r7, #4]
}
 801295e:	4618      	mov	r0, r3
 8012960:	370c      	adds	r7, #12
 8012962:	46bd      	mov	sp, r7
 8012964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012968:	4770      	bx	lr
 801296a:	bf00      	nop
 801296c:	240010cc 	.word	0x240010cc

08012970 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8012970:	b580      	push	{r7, lr}
 8012972:	b082      	sub	sp, #8
 8012974:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012976:	f3ef 8305 	mrs	r3, IPSR
 801297a:	603b      	str	r3, [r7, #0]
  return(result);
 801297c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 801297e:	2b00      	cmp	r3, #0
 8012980:	d003      	beq.n	801298a <osKernelStart+0x1a>
    stat = osErrorISR;
 8012982:	f06f 0305 	mvn.w	r3, #5
 8012986:	607b      	str	r3, [r7, #4]
 8012988:	e010      	b.n	80129ac <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 801298a:	4b0b      	ldr	r3, [pc, #44]	; (80129b8 <osKernelStart+0x48>)
 801298c:	681b      	ldr	r3, [r3, #0]
 801298e:	2b01      	cmp	r3, #1
 8012990:	d109      	bne.n	80129a6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8012992:	f7ff ffbf 	bl	8012914 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8012996:	4b08      	ldr	r3, [pc, #32]	; (80129b8 <osKernelStart+0x48>)
 8012998:	2202      	movs	r2, #2
 801299a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 801299c:	f001 fe84 	bl	80146a8 <vTaskStartScheduler>
      stat = osOK;
 80129a0:	2300      	movs	r3, #0
 80129a2:	607b      	str	r3, [r7, #4]
 80129a4:	e002      	b.n	80129ac <osKernelStart+0x3c>
    } else {
      stat = osError;
 80129a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80129aa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80129ac:	687b      	ldr	r3, [r7, #4]
}
 80129ae:	4618      	mov	r0, r3
 80129b0:	3708      	adds	r7, #8
 80129b2:	46bd      	mov	sp, r7
 80129b4:	bd80      	pop	{r7, pc}
 80129b6:	bf00      	nop
 80129b8:	240010cc 	.word	0x240010cc

080129bc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80129bc:	b580      	push	{r7, lr}
 80129be:	b08e      	sub	sp, #56	; 0x38
 80129c0:	af04      	add	r7, sp, #16
 80129c2:	60f8      	str	r0, [r7, #12]
 80129c4:	60b9      	str	r1, [r7, #8]
 80129c6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80129c8:	2300      	movs	r3, #0
 80129ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80129cc:	f3ef 8305 	mrs	r3, IPSR
 80129d0:	617b      	str	r3, [r7, #20]
  return(result);
 80129d2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80129d4:	2b00      	cmp	r3, #0
 80129d6:	d17e      	bne.n	8012ad6 <osThreadNew+0x11a>
 80129d8:	68fb      	ldr	r3, [r7, #12]
 80129da:	2b00      	cmp	r3, #0
 80129dc:	d07b      	beq.n	8012ad6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80129de:	2380      	movs	r3, #128	; 0x80
 80129e0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80129e2:	2318      	movs	r3, #24
 80129e4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80129e6:	2300      	movs	r3, #0
 80129e8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80129ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80129ee:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80129f0:	687b      	ldr	r3, [r7, #4]
 80129f2:	2b00      	cmp	r3, #0
 80129f4:	d045      	beq.n	8012a82 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	681b      	ldr	r3, [r3, #0]
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	d002      	beq.n	8012a04 <osThreadNew+0x48>
        name = attr->name;
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	681b      	ldr	r3, [r3, #0]
 8012a02:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8012a04:	687b      	ldr	r3, [r7, #4]
 8012a06:	699b      	ldr	r3, [r3, #24]
 8012a08:	2b00      	cmp	r3, #0
 8012a0a:	d002      	beq.n	8012a12 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8012a0c:	687b      	ldr	r3, [r7, #4]
 8012a0e:	699b      	ldr	r3, [r3, #24]
 8012a10:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8012a12:	69fb      	ldr	r3, [r7, #28]
 8012a14:	2b00      	cmp	r3, #0
 8012a16:	d008      	beq.n	8012a2a <osThreadNew+0x6e>
 8012a18:	69fb      	ldr	r3, [r7, #28]
 8012a1a:	2b38      	cmp	r3, #56	; 0x38
 8012a1c:	d805      	bhi.n	8012a2a <osThreadNew+0x6e>
 8012a1e:	687b      	ldr	r3, [r7, #4]
 8012a20:	685b      	ldr	r3, [r3, #4]
 8012a22:	f003 0301 	and.w	r3, r3, #1
 8012a26:	2b00      	cmp	r3, #0
 8012a28:	d001      	beq.n	8012a2e <osThreadNew+0x72>
        return (NULL);
 8012a2a:	2300      	movs	r3, #0
 8012a2c:	e054      	b.n	8012ad8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8012a2e:	687b      	ldr	r3, [r7, #4]
 8012a30:	695b      	ldr	r3, [r3, #20]
 8012a32:	2b00      	cmp	r3, #0
 8012a34:	d003      	beq.n	8012a3e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8012a36:	687b      	ldr	r3, [r7, #4]
 8012a38:	695b      	ldr	r3, [r3, #20]
 8012a3a:	089b      	lsrs	r3, r3, #2
 8012a3c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8012a3e:	687b      	ldr	r3, [r7, #4]
 8012a40:	689b      	ldr	r3, [r3, #8]
 8012a42:	2b00      	cmp	r3, #0
 8012a44:	d00e      	beq.n	8012a64 <osThreadNew+0xa8>
 8012a46:	687b      	ldr	r3, [r7, #4]
 8012a48:	68db      	ldr	r3, [r3, #12]
 8012a4a:	2b5b      	cmp	r3, #91	; 0x5b
 8012a4c:	d90a      	bls.n	8012a64 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8012a52:	2b00      	cmp	r3, #0
 8012a54:	d006      	beq.n	8012a64 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	695b      	ldr	r3, [r3, #20]
 8012a5a:	2b00      	cmp	r3, #0
 8012a5c:	d002      	beq.n	8012a64 <osThreadNew+0xa8>
        mem = 1;
 8012a5e:	2301      	movs	r3, #1
 8012a60:	61bb      	str	r3, [r7, #24]
 8012a62:	e010      	b.n	8012a86 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	689b      	ldr	r3, [r3, #8]
 8012a68:	2b00      	cmp	r3, #0
 8012a6a:	d10c      	bne.n	8012a86 <osThreadNew+0xca>
 8012a6c:	687b      	ldr	r3, [r7, #4]
 8012a6e:	68db      	ldr	r3, [r3, #12]
 8012a70:	2b00      	cmp	r3, #0
 8012a72:	d108      	bne.n	8012a86 <osThreadNew+0xca>
 8012a74:	687b      	ldr	r3, [r7, #4]
 8012a76:	691b      	ldr	r3, [r3, #16]
 8012a78:	2b00      	cmp	r3, #0
 8012a7a:	d104      	bne.n	8012a86 <osThreadNew+0xca>
          mem = 0;
 8012a7c:	2300      	movs	r3, #0
 8012a7e:	61bb      	str	r3, [r7, #24]
 8012a80:	e001      	b.n	8012a86 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8012a82:	2300      	movs	r3, #0
 8012a84:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8012a86:	69bb      	ldr	r3, [r7, #24]
 8012a88:	2b01      	cmp	r3, #1
 8012a8a:	d110      	bne.n	8012aae <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8012a90:	687a      	ldr	r2, [r7, #4]
 8012a92:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8012a94:	9202      	str	r2, [sp, #8]
 8012a96:	9301      	str	r3, [sp, #4]
 8012a98:	69fb      	ldr	r3, [r7, #28]
 8012a9a:	9300      	str	r3, [sp, #0]
 8012a9c:	68bb      	ldr	r3, [r7, #8]
 8012a9e:	6a3a      	ldr	r2, [r7, #32]
 8012aa0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012aa2:	68f8      	ldr	r0, [r7, #12]
 8012aa4:	f001 fb10 	bl	80140c8 <xTaskCreateStatic>
 8012aa8:	4603      	mov	r3, r0
 8012aaa:	613b      	str	r3, [r7, #16]
 8012aac:	e013      	b.n	8012ad6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8012aae:	69bb      	ldr	r3, [r7, #24]
 8012ab0:	2b00      	cmp	r3, #0
 8012ab2:	d110      	bne.n	8012ad6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8012ab4:	6a3b      	ldr	r3, [r7, #32]
 8012ab6:	b29a      	uxth	r2, r3
 8012ab8:	f107 0310 	add.w	r3, r7, #16
 8012abc:	9301      	str	r3, [sp, #4]
 8012abe:	69fb      	ldr	r3, [r7, #28]
 8012ac0:	9300      	str	r3, [sp, #0]
 8012ac2:	68bb      	ldr	r3, [r7, #8]
 8012ac4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012ac6:	68f8      	ldr	r0, [r7, #12]
 8012ac8:	f001 fb5b 	bl	8014182 <xTaskCreate>
 8012acc:	4603      	mov	r3, r0
 8012ace:	2b01      	cmp	r3, #1
 8012ad0:	d001      	beq.n	8012ad6 <osThreadNew+0x11a>
            hTask = NULL;
 8012ad2:	2300      	movs	r3, #0
 8012ad4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8012ad6:	693b      	ldr	r3, [r7, #16]
}
 8012ad8:	4618      	mov	r0, r3
 8012ada:	3728      	adds	r7, #40	; 0x28
 8012adc:	46bd      	mov	sp, r7
 8012ade:	bd80      	pop	{r7, pc}

08012ae0 <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 8012ae0:	b480      	push	{r7}
 8012ae2:	b083      	sub	sp, #12
 8012ae4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012ae6:	f3ef 8305 	mrs	r3, IPSR
 8012aea:	603b      	str	r3, [r7, #0]
  return(result);
 8012aec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012aee:	2b00      	cmp	r3, #0
 8012af0:	d003      	beq.n	8012afa <osThreadYield+0x1a>
    stat = osErrorISR;
 8012af2:	f06f 0305 	mvn.w	r3, #5
 8012af6:	607b      	str	r3, [r7, #4]
 8012af8:	e009      	b.n	8012b0e <osThreadYield+0x2e>
  } else {
    stat = osOK;
 8012afa:	2300      	movs	r3, #0
 8012afc:	607b      	str	r3, [r7, #4]
    taskYIELD();
 8012afe:	4b07      	ldr	r3, [pc, #28]	; (8012b1c <osThreadYield+0x3c>)
 8012b00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012b04:	601a      	str	r2, [r3, #0]
 8012b06:	f3bf 8f4f 	dsb	sy
 8012b0a:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 8012b0e:	687b      	ldr	r3, [r7, #4]
}
 8012b10:	4618      	mov	r0, r3
 8012b12:	370c      	adds	r7, #12
 8012b14:	46bd      	mov	sp, r7
 8012b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b1a:	4770      	bx	lr
 8012b1c:	e000ed04 	.word	0xe000ed04

08012b20 <osThreadSuspend>:

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 8012b20:	b580      	push	{r7, lr}
 8012b22:	b086      	sub	sp, #24
 8012b24:	af00      	add	r7, sp, #0
 8012b26:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8012b28:	687b      	ldr	r3, [r7, #4]
 8012b2a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012b2c:	f3ef 8305 	mrs	r3, IPSR
 8012b30:	60fb      	str	r3, [r7, #12]
  return(result);
 8012b32:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012b34:	2b00      	cmp	r3, #0
 8012b36:	d003      	beq.n	8012b40 <osThreadSuspend+0x20>
    stat = osErrorISR;
 8012b38:	f06f 0305 	mvn.w	r3, #5
 8012b3c:	617b      	str	r3, [r7, #20]
 8012b3e:	e00b      	b.n	8012b58 <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 8012b40:	693b      	ldr	r3, [r7, #16]
 8012b42:	2b00      	cmp	r3, #0
 8012b44:	d103      	bne.n	8012b4e <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 8012b46:	f06f 0303 	mvn.w	r3, #3
 8012b4a:	617b      	str	r3, [r7, #20]
 8012b4c:	e004      	b.n	8012b58 <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 8012b4e:	2300      	movs	r3, #0
 8012b50:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 8012b52:	6938      	ldr	r0, [r7, #16]
 8012b54:	f001 fc8e 	bl	8014474 <vTaskSuspend>
  }

  return (stat);
 8012b58:	697b      	ldr	r3, [r7, #20]
}
 8012b5a:	4618      	mov	r0, r3
 8012b5c:	3718      	adds	r7, #24
 8012b5e:	46bd      	mov	sp, r7
 8012b60:	bd80      	pop	{r7, pc}

08012b62 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8012b62:	b580      	push	{r7, lr}
 8012b64:	b084      	sub	sp, #16
 8012b66:	af00      	add	r7, sp, #0
 8012b68:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012b6a:	f3ef 8305 	mrs	r3, IPSR
 8012b6e:	60bb      	str	r3, [r7, #8]
  return(result);
 8012b70:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012b72:	2b00      	cmp	r3, #0
 8012b74:	d003      	beq.n	8012b7e <osDelay+0x1c>
    stat = osErrorISR;
 8012b76:	f06f 0305 	mvn.w	r3, #5
 8012b7a:	60fb      	str	r3, [r7, #12]
 8012b7c:	e007      	b.n	8012b8e <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8012b7e:	2300      	movs	r3, #0
 8012b80:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8012b82:	687b      	ldr	r3, [r7, #4]
 8012b84:	2b00      	cmp	r3, #0
 8012b86:	d002      	beq.n	8012b8e <osDelay+0x2c>
      vTaskDelay(ticks);
 8012b88:	6878      	ldr	r0, [r7, #4]
 8012b8a:	f001 fc3f 	bl	801440c <vTaskDelay>
    }
  }

  return (stat);
 8012b8e:	68fb      	ldr	r3, [r7, #12]
}
 8012b90:	4618      	mov	r0, r3
 8012b92:	3710      	adds	r7, #16
 8012b94:	46bd      	mov	sp, r7
 8012b96:	bd80      	pop	{r7, pc}

08012b98 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8012b98:	b580      	push	{r7, lr}
 8012b9a:	b086      	sub	sp, #24
 8012b9c:	af00      	add	r7, sp, #0
 8012b9e:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8012ba0:	2300      	movs	r3, #0
 8012ba2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012ba4:	f3ef 8305 	mrs	r3, IPSR
 8012ba8:	60fb      	str	r3, [r7, #12]
  return(result);
 8012baa:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8012bac:	2b00      	cmp	r3, #0
 8012bae:	d12d      	bne.n	8012c0c <osEventFlagsNew+0x74>
    mem = -1;
 8012bb0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012bb4:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8012bb6:	687b      	ldr	r3, [r7, #4]
 8012bb8:	2b00      	cmp	r3, #0
 8012bba:	d015      	beq.n	8012be8 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8012bbc:	687b      	ldr	r3, [r7, #4]
 8012bbe:	689b      	ldr	r3, [r3, #8]
 8012bc0:	2b00      	cmp	r3, #0
 8012bc2:	d006      	beq.n	8012bd2 <osEventFlagsNew+0x3a>
 8012bc4:	687b      	ldr	r3, [r7, #4]
 8012bc6:	68db      	ldr	r3, [r3, #12]
 8012bc8:	2b1f      	cmp	r3, #31
 8012bca:	d902      	bls.n	8012bd2 <osEventFlagsNew+0x3a>
        mem = 1;
 8012bcc:	2301      	movs	r3, #1
 8012bce:	613b      	str	r3, [r7, #16]
 8012bd0:	e00c      	b.n	8012bec <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8012bd2:	687b      	ldr	r3, [r7, #4]
 8012bd4:	689b      	ldr	r3, [r3, #8]
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	d108      	bne.n	8012bec <osEventFlagsNew+0x54>
 8012bda:	687b      	ldr	r3, [r7, #4]
 8012bdc:	68db      	ldr	r3, [r3, #12]
 8012bde:	2b00      	cmp	r3, #0
 8012be0:	d104      	bne.n	8012bec <osEventFlagsNew+0x54>
          mem = 0;
 8012be2:	2300      	movs	r3, #0
 8012be4:	613b      	str	r3, [r7, #16]
 8012be6:	e001      	b.n	8012bec <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8012be8:	2300      	movs	r3, #0
 8012bea:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8012bec:	693b      	ldr	r3, [r7, #16]
 8012bee:	2b01      	cmp	r3, #1
 8012bf0:	d106      	bne.n	8012c00 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8012bf2:	687b      	ldr	r3, [r7, #4]
 8012bf4:	689b      	ldr	r3, [r3, #8]
 8012bf6:	4618      	mov	r0, r3
 8012bf8:	f000 fa1e 	bl	8013038 <xEventGroupCreateStatic>
 8012bfc:	6178      	str	r0, [r7, #20]
 8012bfe:	e005      	b.n	8012c0c <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8012c00:	693b      	ldr	r3, [r7, #16]
 8012c02:	2b00      	cmp	r3, #0
 8012c04:	d102      	bne.n	8012c0c <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8012c06:	f000 fa4e 	bl	80130a6 <xEventGroupCreate>
 8012c0a:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8012c0c:	697b      	ldr	r3, [r7, #20]
}
 8012c0e:	4618      	mov	r0, r3
 8012c10:	3718      	adds	r7, #24
 8012c12:	46bd      	mov	sp, r7
 8012c14:	bd80      	pop	{r7, pc}
	...

08012c18 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8012c18:	b580      	push	{r7, lr}
 8012c1a:	b086      	sub	sp, #24
 8012c1c:	af00      	add	r7, sp, #0
 8012c1e:	6078      	str	r0, [r7, #4]
 8012c20:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8012c22:	687b      	ldr	r3, [r7, #4]
 8012c24:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8012c26:	693b      	ldr	r3, [r7, #16]
 8012c28:	2b00      	cmp	r3, #0
 8012c2a:	d004      	beq.n	8012c36 <osEventFlagsSet+0x1e>
 8012c2c:	683b      	ldr	r3, [r7, #0]
 8012c2e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8012c32:	2b00      	cmp	r3, #0
 8012c34:	d003      	beq.n	8012c3e <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 8012c36:	f06f 0303 	mvn.w	r3, #3
 8012c3a:	617b      	str	r3, [r7, #20]
 8012c3c:	e028      	b.n	8012c90 <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012c3e:	f3ef 8305 	mrs	r3, IPSR
 8012c42:	60fb      	str	r3, [r7, #12]
  return(result);
 8012c44:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8012c46:	2b00      	cmp	r3, #0
 8012c48:	d01d      	beq.n	8012c86 <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8012c4a:	2300      	movs	r3, #0
 8012c4c:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8012c4e:	f107 0308 	add.w	r3, r7, #8
 8012c52:	461a      	mov	r2, r3
 8012c54:	6839      	ldr	r1, [r7, #0]
 8012c56:	6938      	ldr	r0, [r7, #16]
 8012c58:	f000 fbc8 	bl	80133ec <xEventGroupSetBitsFromISR>
 8012c5c:	4603      	mov	r3, r0
 8012c5e:	2b00      	cmp	r3, #0
 8012c60:	d103      	bne.n	8012c6a <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 8012c62:	f06f 0302 	mvn.w	r3, #2
 8012c66:	617b      	str	r3, [r7, #20]
 8012c68:	e012      	b.n	8012c90 <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 8012c6a:	683b      	ldr	r3, [r7, #0]
 8012c6c:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8012c6e:	68bb      	ldr	r3, [r7, #8]
 8012c70:	2b00      	cmp	r3, #0
 8012c72:	d00d      	beq.n	8012c90 <osEventFlagsSet+0x78>
 8012c74:	4b09      	ldr	r3, [pc, #36]	; (8012c9c <osEventFlagsSet+0x84>)
 8012c76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012c7a:	601a      	str	r2, [r3, #0]
 8012c7c:	f3bf 8f4f 	dsb	sy
 8012c80:	f3bf 8f6f 	isb	sy
 8012c84:	e004      	b.n	8012c90 <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8012c86:	6839      	ldr	r1, [r7, #0]
 8012c88:	6938      	ldr	r0, [r7, #16]
 8012c8a:	f000 faf5 	bl	8013278 <xEventGroupSetBits>
 8012c8e:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8012c90:	697b      	ldr	r3, [r7, #20]
}
 8012c92:	4618      	mov	r0, r3
 8012c94:	3718      	adds	r7, #24
 8012c96:	46bd      	mov	sp, r7
 8012c98:	bd80      	pop	{r7, pc}
 8012c9a:	bf00      	nop
 8012c9c:	e000ed04 	.word	0xe000ed04

08012ca0 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8012ca0:	b580      	push	{r7, lr}
 8012ca2:	b08c      	sub	sp, #48	; 0x30
 8012ca4:	af02      	add	r7, sp, #8
 8012ca6:	60f8      	str	r0, [r7, #12]
 8012ca8:	60b9      	str	r1, [r7, #8]
 8012caa:	607a      	str	r2, [r7, #4]
 8012cac:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8012cae:	68fb      	ldr	r3, [r7, #12]
 8012cb0:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8012cb2:	69bb      	ldr	r3, [r7, #24]
 8012cb4:	2b00      	cmp	r3, #0
 8012cb6:	d004      	beq.n	8012cc2 <osEventFlagsWait+0x22>
 8012cb8:	68bb      	ldr	r3, [r7, #8]
 8012cba:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8012cbe:	2b00      	cmp	r3, #0
 8012cc0:	d003      	beq.n	8012cca <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 8012cc2:	f06f 0303 	mvn.w	r3, #3
 8012cc6:	61fb      	str	r3, [r7, #28]
 8012cc8:	e04b      	b.n	8012d62 <osEventFlagsWait+0xc2>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012cca:	f3ef 8305 	mrs	r3, IPSR
 8012cce:	617b      	str	r3, [r7, #20]
  return(result);
 8012cd0:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8012cd2:	2b00      	cmp	r3, #0
 8012cd4:	d003      	beq.n	8012cde <osEventFlagsWait+0x3e>
    rflags = (uint32_t)osErrorISR;
 8012cd6:	f06f 0305 	mvn.w	r3, #5
 8012cda:	61fb      	str	r3, [r7, #28]
 8012cdc:	e041      	b.n	8012d62 <osEventFlagsWait+0xc2>
  }
  else {
    if (options & osFlagsWaitAll) {
 8012cde:	687b      	ldr	r3, [r7, #4]
 8012ce0:	f003 0301 	and.w	r3, r3, #1
 8012ce4:	2b00      	cmp	r3, #0
 8012ce6:	d002      	beq.n	8012cee <osEventFlagsWait+0x4e>
      wait_all = pdTRUE;
 8012ce8:	2301      	movs	r3, #1
 8012cea:	627b      	str	r3, [r7, #36]	; 0x24
 8012cec:	e001      	b.n	8012cf2 <osEventFlagsWait+0x52>
    } else {
      wait_all = pdFAIL;
 8012cee:	2300      	movs	r3, #0
 8012cf0:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	f003 0302 	and.w	r3, r3, #2
 8012cf8:	2b00      	cmp	r3, #0
 8012cfa:	d002      	beq.n	8012d02 <osEventFlagsWait+0x62>
      exit_clr = pdFAIL;
 8012cfc:	2300      	movs	r3, #0
 8012cfe:	623b      	str	r3, [r7, #32]
 8012d00:	e001      	b.n	8012d06 <osEventFlagsWait+0x66>
    } else {
      exit_clr = pdTRUE;
 8012d02:	2301      	movs	r3, #1
 8012d04:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8012d06:	683b      	ldr	r3, [r7, #0]
 8012d08:	9300      	str	r3, [sp, #0]
 8012d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d0c:	6a3a      	ldr	r2, [r7, #32]
 8012d0e:	68b9      	ldr	r1, [r7, #8]
 8012d10:	69b8      	ldr	r0, [r7, #24]
 8012d12:	f000 f9e3 	bl	80130dc <xEventGroupWaitBits>
 8012d16:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 8012d18:	687b      	ldr	r3, [r7, #4]
 8012d1a:	f003 0301 	and.w	r3, r3, #1
 8012d1e:	2b00      	cmp	r3, #0
 8012d20:	d010      	beq.n	8012d44 <osEventFlagsWait+0xa4>
      if ((flags & rflags) != flags) {
 8012d22:	68ba      	ldr	r2, [r7, #8]
 8012d24:	69fb      	ldr	r3, [r7, #28]
 8012d26:	4013      	ands	r3, r2
 8012d28:	68ba      	ldr	r2, [r7, #8]
 8012d2a:	429a      	cmp	r2, r3
 8012d2c:	d019      	beq.n	8012d62 <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 8012d2e:	683b      	ldr	r3, [r7, #0]
 8012d30:	2b00      	cmp	r3, #0
 8012d32:	d003      	beq.n	8012d3c <osEventFlagsWait+0x9c>
          rflags = (uint32_t)osErrorTimeout;
 8012d34:	f06f 0301 	mvn.w	r3, #1
 8012d38:	61fb      	str	r3, [r7, #28]
 8012d3a:	e012      	b.n	8012d62 <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 8012d3c:	f06f 0302 	mvn.w	r3, #2
 8012d40:	61fb      	str	r3, [r7, #28]
 8012d42:	e00e      	b.n	8012d62 <osEventFlagsWait+0xc2>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8012d44:	68ba      	ldr	r2, [r7, #8]
 8012d46:	69fb      	ldr	r3, [r7, #28]
 8012d48:	4013      	ands	r3, r2
 8012d4a:	2b00      	cmp	r3, #0
 8012d4c:	d109      	bne.n	8012d62 <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 8012d4e:	683b      	ldr	r3, [r7, #0]
 8012d50:	2b00      	cmp	r3, #0
 8012d52:	d003      	beq.n	8012d5c <osEventFlagsWait+0xbc>
          rflags = (uint32_t)osErrorTimeout;
 8012d54:	f06f 0301 	mvn.w	r3, #1
 8012d58:	61fb      	str	r3, [r7, #28]
 8012d5a:	e002      	b.n	8012d62 <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 8012d5c:	f06f 0302 	mvn.w	r3, #2
 8012d60:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8012d62:	69fb      	ldr	r3, [r7, #28]
}
 8012d64:	4618      	mov	r0, r3
 8012d66:	3728      	adds	r7, #40	; 0x28
 8012d68:	46bd      	mov	sp, r7
 8012d6a:	bd80      	pop	{r7, pc}

08012d6c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8012d6c:	b580      	push	{r7, lr}
 8012d6e:	b08a      	sub	sp, #40	; 0x28
 8012d70:	af02      	add	r7, sp, #8
 8012d72:	60f8      	str	r0, [r7, #12]
 8012d74:	60b9      	str	r1, [r7, #8]
 8012d76:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8012d78:	2300      	movs	r3, #0
 8012d7a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012d7c:	f3ef 8305 	mrs	r3, IPSR
 8012d80:	613b      	str	r3, [r7, #16]
  return(result);
 8012d82:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8012d84:	2b00      	cmp	r3, #0
 8012d86:	d15f      	bne.n	8012e48 <osMessageQueueNew+0xdc>
 8012d88:	68fb      	ldr	r3, [r7, #12]
 8012d8a:	2b00      	cmp	r3, #0
 8012d8c:	d05c      	beq.n	8012e48 <osMessageQueueNew+0xdc>
 8012d8e:	68bb      	ldr	r3, [r7, #8]
 8012d90:	2b00      	cmp	r3, #0
 8012d92:	d059      	beq.n	8012e48 <osMessageQueueNew+0xdc>
    mem = -1;
 8012d94:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012d98:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8012d9a:	687b      	ldr	r3, [r7, #4]
 8012d9c:	2b00      	cmp	r3, #0
 8012d9e:	d029      	beq.n	8012df4 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8012da0:	687b      	ldr	r3, [r7, #4]
 8012da2:	689b      	ldr	r3, [r3, #8]
 8012da4:	2b00      	cmp	r3, #0
 8012da6:	d012      	beq.n	8012dce <osMessageQueueNew+0x62>
 8012da8:	687b      	ldr	r3, [r7, #4]
 8012daa:	68db      	ldr	r3, [r3, #12]
 8012dac:	2b4f      	cmp	r3, #79	; 0x4f
 8012dae:	d90e      	bls.n	8012dce <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8012db0:	687b      	ldr	r3, [r7, #4]
 8012db2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8012db4:	2b00      	cmp	r3, #0
 8012db6:	d00a      	beq.n	8012dce <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8012db8:	687b      	ldr	r3, [r7, #4]
 8012dba:	695a      	ldr	r2, [r3, #20]
 8012dbc:	68fb      	ldr	r3, [r7, #12]
 8012dbe:	68b9      	ldr	r1, [r7, #8]
 8012dc0:	fb01 f303 	mul.w	r3, r1, r3
 8012dc4:	429a      	cmp	r2, r3
 8012dc6:	d302      	bcc.n	8012dce <osMessageQueueNew+0x62>
        mem = 1;
 8012dc8:	2301      	movs	r3, #1
 8012dca:	61bb      	str	r3, [r7, #24]
 8012dcc:	e014      	b.n	8012df8 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8012dce:	687b      	ldr	r3, [r7, #4]
 8012dd0:	689b      	ldr	r3, [r3, #8]
 8012dd2:	2b00      	cmp	r3, #0
 8012dd4:	d110      	bne.n	8012df8 <osMessageQueueNew+0x8c>
 8012dd6:	687b      	ldr	r3, [r7, #4]
 8012dd8:	68db      	ldr	r3, [r3, #12]
 8012dda:	2b00      	cmp	r3, #0
 8012ddc:	d10c      	bne.n	8012df8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8012de2:	2b00      	cmp	r3, #0
 8012de4:	d108      	bne.n	8012df8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8012de6:	687b      	ldr	r3, [r7, #4]
 8012de8:	695b      	ldr	r3, [r3, #20]
 8012dea:	2b00      	cmp	r3, #0
 8012dec:	d104      	bne.n	8012df8 <osMessageQueueNew+0x8c>
          mem = 0;
 8012dee:	2300      	movs	r3, #0
 8012df0:	61bb      	str	r3, [r7, #24]
 8012df2:	e001      	b.n	8012df8 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8012df4:	2300      	movs	r3, #0
 8012df6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8012df8:	69bb      	ldr	r3, [r7, #24]
 8012dfa:	2b01      	cmp	r3, #1
 8012dfc:	d10b      	bne.n	8012e16 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8012dfe:	687b      	ldr	r3, [r7, #4]
 8012e00:	691a      	ldr	r2, [r3, #16]
 8012e02:	687b      	ldr	r3, [r7, #4]
 8012e04:	689b      	ldr	r3, [r3, #8]
 8012e06:	2100      	movs	r1, #0
 8012e08:	9100      	str	r1, [sp, #0]
 8012e0a:	68b9      	ldr	r1, [r7, #8]
 8012e0c:	68f8      	ldr	r0, [r7, #12]
 8012e0e:	f000 fc1d 	bl	801364c <xQueueGenericCreateStatic>
 8012e12:	61f8      	str	r0, [r7, #28]
 8012e14:	e008      	b.n	8012e28 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8012e16:	69bb      	ldr	r3, [r7, #24]
 8012e18:	2b00      	cmp	r3, #0
 8012e1a:	d105      	bne.n	8012e28 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8012e1c:	2200      	movs	r2, #0
 8012e1e:	68b9      	ldr	r1, [r7, #8]
 8012e20:	68f8      	ldr	r0, [r7, #12]
 8012e22:	f000 fc8b 	bl	801373c <xQueueGenericCreate>
 8012e26:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8012e28:	69fb      	ldr	r3, [r7, #28]
 8012e2a:	2b00      	cmp	r3, #0
 8012e2c:	d00c      	beq.n	8012e48 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8012e2e:	687b      	ldr	r3, [r7, #4]
 8012e30:	2b00      	cmp	r3, #0
 8012e32:	d003      	beq.n	8012e3c <osMessageQueueNew+0xd0>
        name = attr->name;
 8012e34:	687b      	ldr	r3, [r7, #4]
 8012e36:	681b      	ldr	r3, [r3, #0]
 8012e38:	617b      	str	r3, [r7, #20]
 8012e3a:	e001      	b.n	8012e40 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8012e3c:	2300      	movs	r3, #0
 8012e3e:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8012e40:	6979      	ldr	r1, [r7, #20]
 8012e42:	69f8      	ldr	r0, [r7, #28]
 8012e44:	f001 f8e2 	bl	801400c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8012e48:	69fb      	ldr	r3, [r7, #28]
}
 8012e4a:	4618      	mov	r0, r3
 8012e4c:	3720      	adds	r7, #32
 8012e4e:	46bd      	mov	sp, r7
 8012e50:	bd80      	pop	{r7, pc}
	...

08012e54 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8012e54:	b580      	push	{r7, lr}
 8012e56:	b088      	sub	sp, #32
 8012e58:	af00      	add	r7, sp, #0
 8012e5a:	60f8      	str	r0, [r7, #12]
 8012e5c:	60b9      	str	r1, [r7, #8]
 8012e5e:	603b      	str	r3, [r7, #0]
 8012e60:	4613      	mov	r3, r2
 8012e62:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8012e64:	68fb      	ldr	r3, [r7, #12]
 8012e66:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8012e68:	2300      	movs	r3, #0
 8012e6a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012e6c:	f3ef 8305 	mrs	r3, IPSR
 8012e70:	617b      	str	r3, [r7, #20]
  return(result);
 8012e72:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8012e74:	2b00      	cmp	r3, #0
 8012e76:	d028      	beq.n	8012eca <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8012e78:	69bb      	ldr	r3, [r7, #24]
 8012e7a:	2b00      	cmp	r3, #0
 8012e7c:	d005      	beq.n	8012e8a <osMessageQueuePut+0x36>
 8012e7e:	68bb      	ldr	r3, [r7, #8]
 8012e80:	2b00      	cmp	r3, #0
 8012e82:	d002      	beq.n	8012e8a <osMessageQueuePut+0x36>
 8012e84:	683b      	ldr	r3, [r7, #0]
 8012e86:	2b00      	cmp	r3, #0
 8012e88:	d003      	beq.n	8012e92 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8012e8a:	f06f 0303 	mvn.w	r3, #3
 8012e8e:	61fb      	str	r3, [r7, #28]
 8012e90:	e038      	b.n	8012f04 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8012e92:	2300      	movs	r3, #0
 8012e94:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8012e96:	f107 0210 	add.w	r2, r7, #16
 8012e9a:	2300      	movs	r3, #0
 8012e9c:	68b9      	ldr	r1, [r7, #8]
 8012e9e:	69b8      	ldr	r0, [r7, #24]
 8012ea0:	f000 fda8 	bl	80139f4 <xQueueGenericSendFromISR>
 8012ea4:	4603      	mov	r3, r0
 8012ea6:	2b01      	cmp	r3, #1
 8012ea8:	d003      	beq.n	8012eb2 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8012eaa:	f06f 0302 	mvn.w	r3, #2
 8012eae:	61fb      	str	r3, [r7, #28]
 8012eb0:	e028      	b.n	8012f04 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8012eb2:	693b      	ldr	r3, [r7, #16]
 8012eb4:	2b00      	cmp	r3, #0
 8012eb6:	d025      	beq.n	8012f04 <osMessageQueuePut+0xb0>
 8012eb8:	4b15      	ldr	r3, [pc, #84]	; (8012f10 <osMessageQueuePut+0xbc>)
 8012eba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012ebe:	601a      	str	r2, [r3, #0]
 8012ec0:	f3bf 8f4f 	dsb	sy
 8012ec4:	f3bf 8f6f 	isb	sy
 8012ec8:	e01c      	b.n	8012f04 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8012eca:	69bb      	ldr	r3, [r7, #24]
 8012ecc:	2b00      	cmp	r3, #0
 8012ece:	d002      	beq.n	8012ed6 <osMessageQueuePut+0x82>
 8012ed0:	68bb      	ldr	r3, [r7, #8]
 8012ed2:	2b00      	cmp	r3, #0
 8012ed4:	d103      	bne.n	8012ede <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8012ed6:	f06f 0303 	mvn.w	r3, #3
 8012eda:	61fb      	str	r3, [r7, #28]
 8012edc:	e012      	b.n	8012f04 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8012ede:	2300      	movs	r3, #0
 8012ee0:	683a      	ldr	r2, [r7, #0]
 8012ee2:	68b9      	ldr	r1, [r7, #8]
 8012ee4:	69b8      	ldr	r0, [r7, #24]
 8012ee6:	f000 fc87 	bl	80137f8 <xQueueGenericSend>
 8012eea:	4603      	mov	r3, r0
 8012eec:	2b01      	cmp	r3, #1
 8012eee:	d009      	beq.n	8012f04 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8012ef0:	683b      	ldr	r3, [r7, #0]
 8012ef2:	2b00      	cmp	r3, #0
 8012ef4:	d003      	beq.n	8012efe <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8012ef6:	f06f 0301 	mvn.w	r3, #1
 8012efa:	61fb      	str	r3, [r7, #28]
 8012efc:	e002      	b.n	8012f04 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8012efe:	f06f 0302 	mvn.w	r3, #2
 8012f02:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8012f04:	69fb      	ldr	r3, [r7, #28]
}
 8012f06:	4618      	mov	r0, r3
 8012f08:	3720      	adds	r7, #32
 8012f0a:	46bd      	mov	sp, r7
 8012f0c:	bd80      	pop	{r7, pc}
 8012f0e:	bf00      	nop
 8012f10:	e000ed04 	.word	0xe000ed04

08012f14 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8012f14:	b580      	push	{r7, lr}
 8012f16:	b088      	sub	sp, #32
 8012f18:	af00      	add	r7, sp, #0
 8012f1a:	60f8      	str	r0, [r7, #12]
 8012f1c:	60b9      	str	r1, [r7, #8]
 8012f1e:	607a      	str	r2, [r7, #4]
 8012f20:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8012f22:	68fb      	ldr	r3, [r7, #12]
 8012f24:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8012f26:	2300      	movs	r3, #0
 8012f28:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012f2a:	f3ef 8305 	mrs	r3, IPSR
 8012f2e:	617b      	str	r3, [r7, #20]
  return(result);
 8012f30:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8012f32:	2b00      	cmp	r3, #0
 8012f34:	d028      	beq.n	8012f88 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8012f36:	69bb      	ldr	r3, [r7, #24]
 8012f38:	2b00      	cmp	r3, #0
 8012f3a:	d005      	beq.n	8012f48 <osMessageQueueGet+0x34>
 8012f3c:	68bb      	ldr	r3, [r7, #8]
 8012f3e:	2b00      	cmp	r3, #0
 8012f40:	d002      	beq.n	8012f48 <osMessageQueueGet+0x34>
 8012f42:	683b      	ldr	r3, [r7, #0]
 8012f44:	2b00      	cmp	r3, #0
 8012f46:	d003      	beq.n	8012f50 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8012f48:	f06f 0303 	mvn.w	r3, #3
 8012f4c:	61fb      	str	r3, [r7, #28]
 8012f4e:	e037      	b.n	8012fc0 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8012f50:	2300      	movs	r3, #0
 8012f52:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8012f54:	f107 0310 	add.w	r3, r7, #16
 8012f58:	461a      	mov	r2, r3
 8012f5a:	68b9      	ldr	r1, [r7, #8]
 8012f5c:	69b8      	ldr	r0, [r7, #24]
 8012f5e:	f000 fec5 	bl	8013cec <xQueueReceiveFromISR>
 8012f62:	4603      	mov	r3, r0
 8012f64:	2b01      	cmp	r3, #1
 8012f66:	d003      	beq.n	8012f70 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8012f68:	f06f 0302 	mvn.w	r3, #2
 8012f6c:	61fb      	str	r3, [r7, #28]
 8012f6e:	e027      	b.n	8012fc0 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8012f70:	693b      	ldr	r3, [r7, #16]
 8012f72:	2b00      	cmp	r3, #0
 8012f74:	d024      	beq.n	8012fc0 <osMessageQueueGet+0xac>
 8012f76:	4b15      	ldr	r3, [pc, #84]	; (8012fcc <osMessageQueueGet+0xb8>)
 8012f78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012f7c:	601a      	str	r2, [r3, #0]
 8012f7e:	f3bf 8f4f 	dsb	sy
 8012f82:	f3bf 8f6f 	isb	sy
 8012f86:	e01b      	b.n	8012fc0 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8012f88:	69bb      	ldr	r3, [r7, #24]
 8012f8a:	2b00      	cmp	r3, #0
 8012f8c:	d002      	beq.n	8012f94 <osMessageQueueGet+0x80>
 8012f8e:	68bb      	ldr	r3, [r7, #8]
 8012f90:	2b00      	cmp	r3, #0
 8012f92:	d103      	bne.n	8012f9c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8012f94:	f06f 0303 	mvn.w	r3, #3
 8012f98:	61fb      	str	r3, [r7, #28]
 8012f9a:	e011      	b.n	8012fc0 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8012f9c:	683a      	ldr	r2, [r7, #0]
 8012f9e:	68b9      	ldr	r1, [r7, #8]
 8012fa0:	69b8      	ldr	r0, [r7, #24]
 8012fa2:	f000 fdc3 	bl	8013b2c <xQueueReceive>
 8012fa6:	4603      	mov	r3, r0
 8012fa8:	2b01      	cmp	r3, #1
 8012faa:	d009      	beq.n	8012fc0 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8012fac:	683b      	ldr	r3, [r7, #0]
 8012fae:	2b00      	cmp	r3, #0
 8012fb0:	d003      	beq.n	8012fba <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8012fb2:	f06f 0301 	mvn.w	r3, #1
 8012fb6:	61fb      	str	r3, [r7, #28]
 8012fb8:	e002      	b.n	8012fc0 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8012fba:	f06f 0302 	mvn.w	r3, #2
 8012fbe:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8012fc0:	69fb      	ldr	r3, [r7, #28]
}
 8012fc2:	4618      	mov	r0, r3
 8012fc4:	3720      	adds	r7, #32
 8012fc6:	46bd      	mov	sp, r7
 8012fc8:	bd80      	pop	{r7, pc}
 8012fca:	bf00      	nop
 8012fcc:	e000ed04 	.word	0xe000ed04

08012fd0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8012fd0:	b480      	push	{r7}
 8012fd2:	b085      	sub	sp, #20
 8012fd4:	af00      	add	r7, sp, #0
 8012fd6:	60f8      	str	r0, [r7, #12]
 8012fd8:	60b9      	str	r1, [r7, #8]
 8012fda:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8012fdc:	68fb      	ldr	r3, [r7, #12]
 8012fde:	4a07      	ldr	r2, [pc, #28]	; (8012ffc <vApplicationGetIdleTaskMemory+0x2c>)
 8012fe0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8012fe2:	68bb      	ldr	r3, [r7, #8]
 8012fe4:	4a06      	ldr	r2, [pc, #24]	; (8013000 <vApplicationGetIdleTaskMemory+0x30>)
 8012fe6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8012fe8:	687b      	ldr	r3, [r7, #4]
 8012fea:	2280      	movs	r2, #128	; 0x80
 8012fec:	601a      	str	r2, [r3, #0]
}
 8012fee:	bf00      	nop
 8012ff0:	3714      	adds	r7, #20
 8012ff2:	46bd      	mov	sp, r7
 8012ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ff8:	4770      	bx	lr
 8012ffa:	bf00      	nop
 8012ffc:	240010d0 	.word	0x240010d0
 8013000:	2400112c 	.word	0x2400112c

08013004 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8013004:	b480      	push	{r7}
 8013006:	b085      	sub	sp, #20
 8013008:	af00      	add	r7, sp, #0
 801300a:	60f8      	str	r0, [r7, #12]
 801300c:	60b9      	str	r1, [r7, #8]
 801300e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8013010:	68fb      	ldr	r3, [r7, #12]
 8013012:	4a07      	ldr	r2, [pc, #28]	; (8013030 <vApplicationGetTimerTaskMemory+0x2c>)
 8013014:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8013016:	68bb      	ldr	r3, [r7, #8]
 8013018:	4a06      	ldr	r2, [pc, #24]	; (8013034 <vApplicationGetTimerTaskMemory+0x30>)
 801301a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 801301c:	687b      	ldr	r3, [r7, #4]
 801301e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8013022:	601a      	str	r2, [r3, #0]
}
 8013024:	bf00      	nop
 8013026:	3714      	adds	r7, #20
 8013028:	46bd      	mov	sp, r7
 801302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801302e:	4770      	bx	lr
 8013030:	2400132c 	.word	0x2400132c
 8013034:	24001388 	.word	0x24001388

08013038 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8013038:	b580      	push	{r7, lr}
 801303a:	b086      	sub	sp, #24
 801303c:	af00      	add	r7, sp, #0
 801303e:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8013040:	687b      	ldr	r3, [r7, #4]
 8013042:	2b00      	cmp	r3, #0
 8013044:	d10a      	bne.n	801305c <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8013046:	f04f 0350 	mov.w	r3, #80	; 0x50
 801304a:	f383 8811 	msr	BASEPRI, r3
 801304e:	f3bf 8f6f 	isb	sy
 8013052:	f3bf 8f4f 	dsb	sy
 8013056:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8013058:	bf00      	nop
 801305a:	e7fe      	b.n	801305a <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 801305c:	2320      	movs	r3, #32
 801305e:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8013060:	68bb      	ldr	r3, [r7, #8]
 8013062:	2b20      	cmp	r3, #32
 8013064:	d00a      	beq.n	801307c <xEventGroupCreateStatic+0x44>
	__asm volatile
 8013066:	f04f 0350 	mov.w	r3, #80	; 0x50
 801306a:	f383 8811 	msr	BASEPRI, r3
 801306e:	f3bf 8f6f 	isb	sy
 8013072:	f3bf 8f4f 	dsb	sy
 8013076:	60fb      	str	r3, [r7, #12]
}
 8013078:	bf00      	nop
 801307a:	e7fe      	b.n	801307a <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8013080:	697b      	ldr	r3, [r7, #20]
 8013082:	2b00      	cmp	r3, #0
 8013084:	d00a      	beq.n	801309c <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 8013086:	697b      	ldr	r3, [r7, #20]
 8013088:	2200      	movs	r2, #0
 801308a:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 801308c:	697b      	ldr	r3, [r7, #20]
 801308e:	3304      	adds	r3, #4
 8013090:	4618      	mov	r0, r3
 8013092:	f000 f9bf 	bl	8013414 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 8013096:	697b      	ldr	r3, [r7, #20]
 8013098:	2201      	movs	r2, #1
 801309a:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 801309c:	697b      	ldr	r3, [r7, #20]
	}
 801309e:	4618      	mov	r0, r3
 80130a0:	3718      	adds	r7, #24
 80130a2:	46bd      	mov	sp, r7
 80130a4:	bd80      	pop	{r7, pc}

080130a6 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80130a6:	b580      	push	{r7, lr}
 80130a8:	b082      	sub	sp, #8
 80130aa:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 80130ac:	2020      	movs	r0, #32
 80130ae:	f002 fe93 	bl	8015dd8 <pvPortMalloc>
 80130b2:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	2b00      	cmp	r3, #0
 80130b8:	d00a      	beq.n	80130d0 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80130ba:	687b      	ldr	r3, [r7, #4]
 80130bc:	2200      	movs	r2, #0
 80130be:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80130c0:	687b      	ldr	r3, [r7, #4]
 80130c2:	3304      	adds	r3, #4
 80130c4:	4618      	mov	r0, r3
 80130c6:	f000 f9a5 	bl	8013414 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80130ca:	687b      	ldr	r3, [r7, #4]
 80130cc:	2200      	movs	r2, #0
 80130ce:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80130d0:	687b      	ldr	r3, [r7, #4]
	}
 80130d2:	4618      	mov	r0, r3
 80130d4:	3708      	adds	r7, #8
 80130d6:	46bd      	mov	sp, r7
 80130d8:	bd80      	pop	{r7, pc}
	...

080130dc <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80130dc:	b580      	push	{r7, lr}
 80130de:	b090      	sub	sp, #64	; 0x40
 80130e0:	af00      	add	r7, sp, #0
 80130e2:	60f8      	str	r0, [r7, #12]
 80130e4:	60b9      	str	r1, [r7, #8]
 80130e6:	607a      	str	r2, [r7, #4]
 80130e8:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80130ea:	68fb      	ldr	r3, [r7, #12]
 80130ec:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80130ee:	2300      	movs	r3, #0
 80130f0:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80130f2:	2300      	movs	r3, #0
 80130f4:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80130f6:	68fb      	ldr	r3, [r7, #12]
 80130f8:	2b00      	cmp	r3, #0
 80130fa:	d10a      	bne.n	8013112 <xEventGroupWaitBits+0x36>
	__asm volatile
 80130fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013100:	f383 8811 	msr	BASEPRI, r3
 8013104:	f3bf 8f6f 	isb	sy
 8013108:	f3bf 8f4f 	dsb	sy
 801310c:	623b      	str	r3, [r7, #32]
}
 801310e:	bf00      	nop
 8013110:	e7fe      	b.n	8013110 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8013112:	68bb      	ldr	r3, [r7, #8]
 8013114:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8013118:	2b00      	cmp	r3, #0
 801311a:	d00a      	beq.n	8013132 <xEventGroupWaitBits+0x56>
	__asm volatile
 801311c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013120:	f383 8811 	msr	BASEPRI, r3
 8013124:	f3bf 8f6f 	isb	sy
 8013128:	f3bf 8f4f 	dsb	sy
 801312c:	61fb      	str	r3, [r7, #28]
}
 801312e:	bf00      	nop
 8013130:	e7fe      	b.n	8013130 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8013132:	68bb      	ldr	r3, [r7, #8]
 8013134:	2b00      	cmp	r3, #0
 8013136:	d10a      	bne.n	801314e <xEventGroupWaitBits+0x72>
	__asm volatile
 8013138:	f04f 0350 	mov.w	r3, #80	; 0x50
 801313c:	f383 8811 	msr	BASEPRI, r3
 8013140:	f3bf 8f6f 	isb	sy
 8013144:	f3bf 8f4f 	dsb	sy
 8013148:	61bb      	str	r3, [r7, #24]
}
 801314a:	bf00      	nop
 801314c:	e7fe      	b.n	801314c <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801314e:	f001 ff91 	bl	8015074 <xTaskGetSchedulerState>
 8013152:	4603      	mov	r3, r0
 8013154:	2b00      	cmp	r3, #0
 8013156:	d102      	bne.n	801315e <xEventGroupWaitBits+0x82>
 8013158:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801315a:	2b00      	cmp	r3, #0
 801315c:	d101      	bne.n	8013162 <xEventGroupWaitBits+0x86>
 801315e:	2301      	movs	r3, #1
 8013160:	e000      	b.n	8013164 <xEventGroupWaitBits+0x88>
 8013162:	2300      	movs	r3, #0
 8013164:	2b00      	cmp	r3, #0
 8013166:	d10a      	bne.n	801317e <xEventGroupWaitBits+0xa2>
	__asm volatile
 8013168:	f04f 0350 	mov.w	r3, #80	; 0x50
 801316c:	f383 8811 	msr	BASEPRI, r3
 8013170:	f3bf 8f6f 	isb	sy
 8013174:	f3bf 8f4f 	dsb	sy
 8013178:	617b      	str	r3, [r7, #20]
}
 801317a:	bf00      	nop
 801317c:	e7fe      	b.n	801317c <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 801317e:	f001 faf9 	bl	8014774 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8013182:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013184:	681b      	ldr	r3, [r3, #0]
 8013186:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8013188:	683a      	ldr	r2, [r7, #0]
 801318a:	68b9      	ldr	r1, [r7, #8]
 801318c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801318e:	f000 f90b 	bl	80133a8 <prvTestWaitCondition>
 8013192:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 8013194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013196:	2b00      	cmp	r3, #0
 8013198:	d00e      	beq.n	80131b8 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 801319a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801319c:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 801319e:	2300      	movs	r3, #0
 80131a0:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 80131a2:	687b      	ldr	r3, [r7, #4]
 80131a4:	2b00      	cmp	r3, #0
 80131a6:	d028      	beq.n	80131fa <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80131a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80131aa:	681a      	ldr	r2, [r3, #0]
 80131ac:	68bb      	ldr	r3, [r7, #8]
 80131ae:	43db      	mvns	r3, r3
 80131b0:	401a      	ands	r2, r3
 80131b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80131b4:	601a      	str	r2, [r3, #0]
 80131b6:	e020      	b.n	80131fa <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 80131b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80131ba:	2b00      	cmp	r3, #0
 80131bc:	d104      	bne.n	80131c8 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 80131be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80131c0:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 80131c2:	2301      	movs	r3, #1
 80131c4:	633b      	str	r3, [r7, #48]	; 0x30
 80131c6:	e018      	b.n	80131fa <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 80131c8:	687b      	ldr	r3, [r7, #4]
 80131ca:	2b00      	cmp	r3, #0
 80131cc:	d003      	beq.n	80131d6 <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 80131ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80131d0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80131d4:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 80131d6:	683b      	ldr	r3, [r7, #0]
 80131d8:	2b00      	cmp	r3, #0
 80131da:	d003      	beq.n	80131e4 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 80131dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80131de:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80131e2:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80131e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80131e6:	1d18      	adds	r0, r3, #4
 80131e8:	68ba      	ldr	r2, [r7, #8]
 80131ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80131ec:	4313      	orrs	r3, r2
 80131ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80131f0:	4619      	mov	r1, r3
 80131f2:	f001 fcb7 	bl	8014b64 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 80131f6:	2300      	movs	r3, #0
 80131f8:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 80131fa:	f001 fac9 	bl	8014790 <xTaskResumeAll>
 80131fe:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8013200:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013202:	2b00      	cmp	r3, #0
 8013204:	d031      	beq.n	801326a <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 8013206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013208:	2b00      	cmp	r3, #0
 801320a:	d107      	bne.n	801321c <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 801320c:	4b19      	ldr	r3, [pc, #100]	; (8013274 <xEventGroupWaitBits+0x198>)
 801320e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013212:	601a      	str	r2, [r3, #0]
 8013214:	f3bf 8f4f 	dsb	sy
 8013218:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 801321c:	f001 ffb6 	bl	801518c <uxTaskResetEventItemValue>
 8013220:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8013222:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013224:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8013228:	2b00      	cmp	r3, #0
 801322a:	d11a      	bne.n	8013262 <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 801322c:	f002 fcb2 	bl	8015b94 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8013230:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013232:	681b      	ldr	r3, [r3, #0]
 8013234:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8013236:	683a      	ldr	r2, [r7, #0]
 8013238:	68b9      	ldr	r1, [r7, #8]
 801323a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 801323c:	f000 f8b4 	bl	80133a8 <prvTestWaitCondition>
 8013240:	4603      	mov	r3, r0
 8013242:	2b00      	cmp	r3, #0
 8013244:	d009      	beq.n	801325a <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 8013246:	687b      	ldr	r3, [r7, #4]
 8013248:	2b00      	cmp	r3, #0
 801324a:	d006      	beq.n	801325a <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 801324c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801324e:	681a      	ldr	r2, [r3, #0]
 8013250:	68bb      	ldr	r3, [r7, #8]
 8013252:	43db      	mvns	r3, r3
 8013254:	401a      	ands	r2, r3
 8013256:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013258:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 801325a:	2301      	movs	r3, #1
 801325c:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 801325e:	f002 fcc9 	bl	8015bf4 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8013262:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013264:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8013268:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 801326a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 801326c:	4618      	mov	r0, r3
 801326e:	3740      	adds	r7, #64	; 0x40
 8013270:	46bd      	mov	sp, r7
 8013272:	bd80      	pop	{r7, pc}
 8013274:	e000ed04 	.word	0xe000ed04

08013278 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8013278:	b580      	push	{r7, lr}
 801327a:	b08e      	sub	sp, #56	; 0x38
 801327c:	af00      	add	r7, sp, #0
 801327e:	6078      	str	r0, [r7, #4]
 8013280:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8013282:	2300      	movs	r3, #0
 8013284:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8013286:	687b      	ldr	r3, [r7, #4]
 8013288:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 801328a:	2300      	movs	r3, #0
 801328c:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 801328e:	687b      	ldr	r3, [r7, #4]
 8013290:	2b00      	cmp	r3, #0
 8013292:	d10a      	bne.n	80132aa <xEventGroupSetBits+0x32>
	__asm volatile
 8013294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013298:	f383 8811 	msr	BASEPRI, r3
 801329c:	f3bf 8f6f 	isb	sy
 80132a0:	f3bf 8f4f 	dsb	sy
 80132a4:	613b      	str	r3, [r7, #16]
}
 80132a6:	bf00      	nop
 80132a8:	e7fe      	b.n	80132a8 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80132aa:	683b      	ldr	r3, [r7, #0]
 80132ac:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80132b0:	2b00      	cmp	r3, #0
 80132b2:	d00a      	beq.n	80132ca <xEventGroupSetBits+0x52>
	__asm volatile
 80132b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80132b8:	f383 8811 	msr	BASEPRI, r3
 80132bc:	f3bf 8f6f 	isb	sy
 80132c0:	f3bf 8f4f 	dsb	sy
 80132c4:	60fb      	str	r3, [r7, #12]
}
 80132c6:	bf00      	nop
 80132c8:	e7fe      	b.n	80132c8 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 80132ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80132cc:	3304      	adds	r3, #4
 80132ce:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80132d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80132d2:	3308      	adds	r3, #8
 80132d4:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 80132d6:	f001 fa4d 	bl	8014774 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80132da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80132dc:	68db      	ldr	r3, [r3, #12]
 80132de:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80132e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80132e2:	681a      	ldr	r2, [r3, #0]
 80132e4:	683b      	ldr	r3, [r7, #0]
 80132e6:	431a      	orrs	r2, r3
 80132e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80132ea:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80132ec:	e03c      	b.n	8013368 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 80132ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80132f0:	685b      	ldr	r3, [r3, #4]
 80132f2:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80132f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80132f6:	681b      	ldr	r3, [r3, #0]
 80132f8:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80132fa:	2300      	movs	r3, #0
 80132fc:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80132fe:	69bb      	ldr	r3, [r7, #24]
 8013300:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8013304:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8013306:	69bb      	ldr	r3, [r7, #24]
 8013308:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 801330c:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 801330e:	697b      	ldr	r3, [r7, #20]
 8013310:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8013314:	2b00      	cmp	r3, #0
 8013316:	d108      	bne.n	801332a <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8013318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801331a:	681a      	ldr	r2, [r3, #0]
 801331c:	69bb      	ldr	r3, [r7, #24]
 801331e:	4013      	ands	r3, r2
 8013320:	2b00      	cmp	r3, #0
 8013322:	d00b      	beq.n	801333c <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 8013324:	2301      	movs	r3, #1
 8013326:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013328:	e008      	b.n	801333c <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 801332a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801332c:	681a      	ldr	r2, [r3, #0]
 801332e:	69bb      	ldr	r3, [r7, #24]
 8013330:	4013      	ands	r3, r2
 8013332:	69ba      	ldr	r2, [r7, #24]
 8013334:	429a      	cmp	r2, r3
 8013336:	d101      	bne.n	801333c <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8013338:	2301      	movs	r3, #1
 801333a:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 801333c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801333e:	2b00      	cmp	r3, #0
 8013340:	d010      	beq.n	8013364 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8013342:	697b      	ldr	r3, [r7, #20]
 8013344:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8013348:	2b00      	cmp	r3, #0
 801334a:	d003      	beq.n	8013354 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 801334c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801334e:	69bb      	ldr	r3, [r7, #24]
 8013350:	4313      	orrs	r3, r2
 8013352:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8013354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013356:	681b      	ldr	r3, [r3, #0]
 8013358:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 801335c:	4619      	mov	r1, r3
 801335e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8013360:	f001 fccc 	bl	8014cfc <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8013364:	69fb      	ldr	r3, [r7, #28]
 8013366:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 8013368:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801336a:	6a3b      	ldr	r3, [r7, #32]
 801336c:	429a      	cmp	r2, r3
 801336e:	d1be      	bne.n	80132ee <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8013370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013372:	681a      	ldr	r2, [r3, #0]
 8013374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013376:	43db      	mvns	r3, r3
 8013378:	401a      	ands	r2, r3
 801337a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801337c:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 801337e:	f001 fa07 	bl	8014790 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8013382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013384:	681b      	ldr	r3, [r3, #0]
}
 8013386:	4618      	mov	r0, r3
 8013388:	3738      	adds	r7, #56	; 0x38
 801338a:	46bd      	mov	sp, r7
 801338c:	bd80      	pop	{r7, pc}

0801338e <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 801338e:	b580      	push	{r7, lr}
 8013390:	b082      	sub	sp, #8
 8013392:	af00      	add	r7, sp, #0
 8013394:	6078      	str	r0, [r7, #4]
 8013396:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8013398:	6839      	ldr	r1, [r7, #0]
 801339a:	6878      	ldr	r0, [r7, #4]
 801339c:	f7ff ff6c 	bl	8013278 <xEventGroupSetBits>
}
 80133a0:	bf00      	nop
 80133a2:	3708      	adds	r7, #8
 80133a4:	46bd      	mov	sp, r7
 80133a6:	bd80      	pop	{r7, pc}

080133a8 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 80133a8:	b480      	push	{r7}
 80133aa:	b087      	sub	sp, #28
 80133ac:	af00      	add	r7, sp, #0
 80133ae:	60f8      	str	r0, [r7, #12]
 80133b0:	60b9      	str	r1, [r7, #8]
 80133b2:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 80133b4:	2300      	movs	r3, #0
 80133b6:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 80133b8:	687b      	ldr	r3, [r7, #4]
 80133ba:	2b00      	cmp	r3, #0
 80133bc:	d107      	bne.n	80133ce <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 80133be:	68fa      	ldr	r2, [r7, #12]
 80133c0:	68bb      	ldr	r3, [r7, #8]
 80133c2:	4013      	ands	r3, r2
 80133c4:	2b00      	cmp	r3, #0
 80133c6:	d00a      	beq.n	80133de <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80133c8:	2301      	movs	r3, #1
 80133ca:	617b      	str	r3, [r7, #20]
 80133cc:	e007      	b.n	80133de <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80133ce:	68fa      	ldr	r2, [r7, #12]
 80133d0:	68bb      	ldr	r3, [r7, #8]
 80133d2:	4013      	ands	r3, r2
 80133d4:	68ba      	ldr	r2, [r7, #8]
 80133d6:	429a      	cmp	r2, r3
 80133d8:	d101      	bne.n	80133de <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80133da:	2301      	movs	r3, #1
 80133dc:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80133de:	697b      	ldr	r3, [r7, #20]
}
 80133e0:	4618      	mov	r0, r3
 80133e2:	371c      	adds	r7, #28
 80133e4:	46bd      	mov	sp, r7
 80133e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133ea:	4770      	bx	lr

080133ec <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80133ec:	b580      	push	{r7, lr}
 80133ee:	b086      	sub	sp, #24
 80133f0:	af00      	add	r7, sp, #0
 80133f2:	60f8      	str	r0, [r7, #12]
 80133f4:	60b9      	str	r1, [r7, #8]
 80133f6:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80133f8:	687b      	ldr	r3, [r7, #4]
 80133fa:	68ba      	ldr	r2, [r7, #8]
 80133fc:	68f9      	ldr	r1, [r7, #12]
 80133fe:	4804      	ldr	r0, [pc, #16]	; (8013410 <xEventGroupSetBitsFromISR+0x24>)
 8013400:	f002 fa7e 	bl	8015900 <xTimerPendFunctionCallFromISR>
 8013404:	6178      	str	r0, [r7, #20]

		return xReturn;
 8013406:	697b      	ldr	r3, [r7, #20]
	}
 8013408:	4618      	mov	r0, r3
 801340a:	3718      	adds	r7, #24
 801340c:	46bd      	mov	sp, r7
 801340e:	bd80      	pop	{r7, pc}
 8013410:	0801338f 	.word	0x0801338f

08013414 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8013414:	b480      	push	{r7}
 8013416:	b083      	sub	sp, #12
 8013418:	af00      	add	r7, sp, #0
 801341a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801341c:	687b      	ldr	r3, [r7, #4]
 801341e:	f103 0208 	add.w	r2, r3, #8
 8013422:	687b      	ldr	r3, [r7, #4]
 8013424:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8013426:	687b      	ldr	r3, [r7, #4]
 8013428:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801342c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801342e:	687b      	ldr	r3, [r7, #4]
 8013430:	f103 0208 	add.w	r2, r3, #8
 8013434:	687b      	ldr	r3, [r7, #4]
 8013436:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013438:	687b      	ldr	r3, [r7, #4]
 801343a:	f103 0208 	add.w	r2, r3, #8
 801343e:	687b      	ldr	r3, [r7, #4]
 8013440:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8013442:	687b      	ldr	r3, [r7, #4]
 8013444:	2200      	movs	r2, #0
 8013446:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8013448:	bf00      	nop
 801344a:	370c      	adds	r7, #12
 801344c:	46bd      	mov	sp, r7
 801344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013452:	4770      	bx	lr

08013454 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8013454:	b480      	push	{r7}
 8013456:	b083      	sub	sp, #12
 8013458:	af00      	add	r7, sp, #0
 801345a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 801345c:	687b      	ldr	r3, [r7, #4]
 801345e:	2200      	movs	r2, #0
 8013460:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8013462:	bf00      	nop
 8013464:	370c      	adds	r7, #12
 8013466:	46bd      	mov	sp, r7
 8013468:	f85d 7b04 	ldr.w	r7, [sp], #4
 801346c:	4770      	bx	lr

0801346e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801346e:	b480      	push	{r7}
 8013470:	b085      	sub	sp, #20
 8013472:	af00      	add	r7, sp, #0
 8013474:	6078      	str	r0, [r7, #4]
 8013476:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8013478:	687b      	ldr	r3, [r7, #4]
 801347a:	685b      	ldr	r3, [r3, #4]
 801347c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801347e:	683b      	ldr	r3, [r7, #0]
 8013480:	68fa      	ldr	r2, [r7, #12]
 8013482:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8013484:	68fb      	ldr	r3, [r7, #12]
 8013486:	689a      	ldr	r2, [r3, #8]
 8013488:	683b      	ldr	r3, [r7, #0]
 801348a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 801348c:	68fb      	ldr	r3, [r7, #12]
 801348e:	689b      	ldr	r3, [r3, #8]
 8013490:	683a      	ldr	r2, [r7, #0]
 8013492:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8013494:	68fb      	ldr	r3, [r7, #12]
 8013496:	683a      	ldr	r2, [r7, #0]
 8013498:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801349a:	683b      	ldr	r3, [r7, #0]
 801349c:	687a      	ldr	r2, [r7, #4]
 801349e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80134a0:	687b      	ldr	r3, [r7, #4]
 80134a2:	681b      	ldr	r3, [r3, #0]
 80134a4:	1c5a      	adds	r2, r3, #1
 80134a6:	687b      	ldr	r3, [r7, #4]
 80134a8:	601a      	str	r2, [r3, #0]
}
 80134aa:	bf00      	nop
 80134ac:	3714      	adds	r7, #20
 80134ae:	46bd      	mov	sp, r7
 80134b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134b4:	4770      	bx	lr

080134b6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80134b6:	b480      	push	{r7}
 80134b8:	b085      	sub	sp, #20
 80134ba:	af00      	add	r7, sp, #0
 80134bc:	6078      	str	r0, [r7, #4]
 80134be:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80134c0:	683b      	ldr	r3, [r7, #0]
 80134c2:	681b      	ldr	r3, [r3, #0]
 80134c4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80134c6:	68bb      	ldr	r3, [r7, #8]
 80134c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80134cc:	d103      	bne.n	80134d6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80134ce:	687b      	ldr	r3, [r7, #4]
 80134d0:	691b      	ldr	r3, [r3, #16]
 80134d2:	60fb      	str	r3, [r7, #12]
 80134d4:	e00c      	b.n	80134f0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80134d6:	687b      	ldr	r3, [r7, #4]
 80134d8:	3308      	adds	r3, #8
 80134da:	60fb      	str	r3, [r7, #12]
 80134dc:	e002      	b.n	80134e4 <vListInsert+0x2e>
 80134de:	68fb      	ldr	r3, [r7, #12]
 80134e0:	685b      	ldr	r3, [r3, #4]
 80134e2:	60fb      	str	r3, [r7, #12]
 80134e4:	68fb      	ldr	r3, [r7, #12]
 80134e6:	685b      	ldr	r3, [r3, #4]
 80134e8:	681b      	ldr	r3, [r3, #0]
 80134ea:	68ba      	ldr	r2, [r7, #8]
 80134ec:	429a      	cmp	r2, r3
 80134ee:	d2f6      	bcs.n	80134de <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80134f0:	68fb      	ldr	r3, [r7, #12]
 80134f2:	685a      	ldr	r2, [r3, #4]
 80134f4:	683b      	ldr	r3, [r7, #0]
 80134f6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80134f8:	683b      	ldr	r3, [r7, #0]
 80134fa:	685b      	ldr	r3, [r3, #4]
 80134fc:	683a      	ldr	r2, [r7, #0]
 80134fe:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8013500:	683b      	ldr	r3, [r7, #0]
 8013502:	68fa      	ldr	r2, [r7, #12]
 8013504:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8013506:	68fb      	ldr	r3, [r7, #12]
 8013508:	683a      	ldr	r2, [r7, #0]
 801350a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 801350c:	683b      	ldr	r3, [r7, #0]
 801350e:	687a      	ldr	r2, [r7, #4]
 8013510:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8013512:	687b      	ldr	r3, [r7, #4]
 8013514:	681b      	ldr	r3, [r3, #0]
 8013516:	1c5a      	adds	r2, r3, #1
 8013518:	687b      	ldr	r3, [r7, #4]
 801351a:	601a      	str	r2, [r3, #0]
}
 801351c:	bf00      	nop
 801351e:	3714      	adds	r7, #20
 8013520:	46bd      	mov	sp, r7
 8013522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013526:	4770      	bx	lr

08013528 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8013528:	b480      	push	{r7}
 801352a:	b085      	sub	sp, #20
 801352c:	af00      	add	r7, sp, #0
 801352e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	691b      	ldr	r3, [r3, #16]
 8013534:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8013536:	687b      	ldr	r3, [r7, #4]
 8013538:	685b      	ldr	r3, [r3, #4]
 801353a:	687a      	ldr	r2, [r7, #4]
 801353c:	6892      	ldr	r2, [r2, #8]
 801353e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8013540:	687b      	ldr	r3, [r7, #4]
 8013542:	689b      	ldr	r3, [r3, #8]
 8013544:	687a      	ldr	r2, [r7, #4]
 8013546:	6852      	ldr	r2, [r2, #4]
 8013548:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801354a:	68fb      	ldr	r3, [r7, #12]
 801354c:	685b      	ldr	r3, [r3, #4]
 801354e:	687a      	ldr	r2, [r7, #4]
 8013550:	429a      	cmp	r2, r3
 8013552:	d103      	bne.n	801355c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8013554:	687b      	ldr	r3, [r7, #4]
 8013556:	689a      	ldr	r2, [r3, #8]
 8013558:	68fb      	ldr	r3, [r7, #12]
 801355a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 801355c:	687b      	ldr	r3, [r7, #4]
 801355e:	2200      	movs	r2, #0
 8013560:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8013562:	68fb      	ldr	r3, [r7, #12]
 8013564:	681b      	ldr	r3, [r3, #0]
 8013566:	1e5a      	subs	r2, r3, #1
 8013568:	68fb      	ldr	r3, [r7, #12]
 801356a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 801356c:	68fb      	ldr	r3, [r7, #12]
 801356e:	681b      	ldr	r3, [r3, #0]
}
 8013570:	4618      	mov	r0, r3
 8013572:	3714      	adds	r7, #20
 8013574:	46bd      	mov	sp, r7
 8013576:	f85d 7b04 	ldr.w	r7, [sp], #4
 801357a:	4770      	bx	lr

0801357c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 801357c:	b580      	push	{r7, lr}
 801357e:	b084      	sub	sp, #16
 8013580:	af00      	add	r7, sp, #0
 8013582:	6078      	str	r0, [r7, #4]
 8013584:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8013586:	687b      	ldr	r3, [r7, #4]
 8013588:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801358a:	68fb      	ldr	r3, [r7, #12]
 801358c:	2b00      	cmp	r3, #0
 801358e:	d10a      	bne.n	80135a6 <xQueueGenericReset+0x2a>
	__asm volatile
 8013590:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013594:	f383 8811 	msr	BASEPRI, r3
 8013598:	f3bf 8f6f 	isb	sy
 801359c:	f3bf 8f4f 	dsb	sy
 80135a0:	60bb      	str	r3, [r7, #8]
}
 80135a2:	bf00      	nop
 80135a4:	e7fe      	b.n	80135a4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80135a6:	f002 faf5 	bl	8015b94 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80135aa:	68fb      	ldr	r3, [r7, #12]
 80135ac:	681a      	ldr	r2, [r3, #0]
 80135ae:	68fb      	ldr	r3, [r7, #12]
 80135b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80135b2:	68f9      	ldr	r1, [r7, #12]
 80135b4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80135b6:	fb01 f303 	mul.w	r3, r1, r3
 80135ba:	441a      	add	r2, r3
 80135bc:	68fb      	ldr	r3, [r7, #12]
 80135be:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80135c0:	68fb      	ldr	r3, [r7, #12]
 80135c2:	2200      	movs	r2, #0
 80135c4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80135c6:	68fb      	ldr	r3, [r7, #12]
 80135c8:	681a      	ldr	r2, [r3, #0]
 80135ca:	68fb      	ldr	r3, [r7, #12]
 80135cc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80135ce:	68fb      	ldr	r3, [r7, #12]
 80135d0:	681a      	ldr	r2, [r3, #0]
 80135d2:	68fb      	ldr	r3, [r7, #12]
 80135d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80135d6:	3b01      	subs	r3, #1
 80135d8:	68f9      	ldr	r1, [r7, #12]
 80135da:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80135dc:	fb01 f303 	mul.w	r3, r1, r3
 80135e0:	441a      	add	r2, r3
 80135e2:	68fb      	ldr	r3, [r7, #12]
 80135e4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80135e6:	68fb      	ldr	r3, [r7, #12]
 80135e8:	22ff      	movs	r2, #255	; 0xff
 80135ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80135ee:	68fb      	ldr	r3, [r7, #12]
 80135f0:	22ff      	movs	r2, #255	; 0xff
 80135f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80135f6:	683b      	ldr	r3, [r7, #0]
 80135f8:	2b00      	cmp	r3, #0
 80135fa:	d114      	bne.n	8013626 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80135fc:	68fb      	ldr	r3, [r7, #12]
 80135fe:	691b      	ldr	r3, [r3, #16]
 8013600:	2b00      	cmp	r3, #0
 8013602:	d01a      	beq.n	801363a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013604:	68fb      	ldr	r3, [r7, #12]
 8013606:	3310      	adds	r3, #16
 8013608:	4618      	mov	r0, r3
 801360a:	f001 fb13 	bl	8014c34 <xTaskRemoveFromEventList>
 801360e:	4603      	mov	r3, r0
 8013610:	2b00      	cmp	r3, #0
 8013612:	d012      	beq.n	801363a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8013614:	4b0c      	ldr	r3, [pc, #48]	; (8013648 <xQueueGenericReset+0xcc>)
 8013616:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801361a:	601a      	str	r2, [r3, #0]
 801361c:	f3bf 8f4f 	dsb	sy
 8013620:	f3bf 8f6f 	isb	sy
 8013624:	e009      	b.n	801363a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8013626:	68fb      	ldr	r3, [r7, #12]
 8013628:	3310      	adds	r3, #16
 801362a:	4618      	mov	r0, r3
 801362c:	f7ff fef2 	bl	8013414 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8013630:	68fb      	ldr	r3, [r7, #12]
 8013632:	3324      	adds	r3, #36	; 0x24
 8013634:	4618      	mov	r0, r3
 8013636:	f7ff feed 	bl	8013414 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 801363a:	f002 fadb 	bl	8015bf4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 801363e:	2301      	movs	r3, #1
}
 8013640:	4618      	mov	r0, r3
 8013642:	3710      	adds	r7, #16
 8013644:	46bd      	mov	sp, r7
 8013646:	bd80      	pop	{r7, pc}
 8013648:	e000ed04 	.word	0xe000ed04

0801364c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 801364c:	b580      	push	{r7, lr}
 801364e:	b08e      	sub	sp, #56	; 0x38
 8013650:	af02      	add	r7, sp, #8
 8013652:	60f8      	str	r0, [r7, #12]
 8013654:	60b9      	str	r1, [r7, #8]
 8013656:	607a      	str	r2, [r7, #4]
 8013658:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801365a:	68fb      	ldr	r3, [r7, #12]
 801365c:	2b00      	cmp	r3, #0
 801365e:	d10a      	bne.n	8013676 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8013660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013664:	f383 8811 	msr	BASEPRI, r3
 8013668:	f3bf 8f6f 	isb	sy
 801366c:	f3bf 8f4f 	dsb	sy
 8013670:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8013672:	bf00      	nop
 8013674:	e7fe      	b.n	8013674 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8013676:	683b      	ldr	r3, [r7, #0]
 8013678:	2b00      	cmp	r3, #0
 801367a:	d10a      	bne.n	8013692 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 801367c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013680:	f383 8811 	msr	BASEPRI, r3
 8013684:	f3bf 8f6f 	isb	sy
 8013688:	f3bf 8f4f 	dsb	sy
 801368c:	627b      	str	r3, [r7, #36]	; 0x24
}
 801368e:	bf00      	nop
 8013690:	e7fe      	b.n	8013690 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8013692:	687b      	ldr	r3, [r7, #4]
 8013694:	2b00      	cmp	r3, #0
 8013696:	d002      	beq.n	801369e <xQueueGenericCreateStatic+0x52>
 8013698:	68bb      	ldr	r3, [r7, #8]
 801369a:	2b00      	cmp	r3, #0
 801369c:	d001      	beq.n	80136a2 <xQueueGenericCreateStatic+0x56>
 801369e:	2301      	movs	r3, #1
 80136a0:	e000      	b.n	80136a4 <xQueueGenericCreateStatic+0x58>
 80136a2:	2300      	movs	r3, #0
 80136a4:	2b00      	cmp	r3, #0
 80136a6:	d10a      	bne.n	80136be <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80136a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80136ac:	f383 8811 	msr	BASEPRI, r3
 80136b0:	f3bf 8f6f 	isb	sy
 80136b4:	f3bf 8f4f 	dsb	sy
 80136b8:	623b      	str	r3, [r7, #32]
}
 80136ba:	bf00      	nop
 80136bc:	e7fe      	b.n	80136bc <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80136be:	687b      	ldr	r3, [r7, #4]
 80136c0:	2b00      	cmp	r3, #0
 80136c2:	d102      	bne.n	80136ca <xQueueGenericCreateStatic+0x7e>
 80136c4:	68bb      	ldr	r3, [r7, #8]
 80136c6:	2b00      	cmp	r3, #0
 80136c8:	d101      	bne.n	80136ce <xQueueGenericCreateStatic+0x82>
 80136ca:	2301      	movs	r3, #1
 80136cc:	e000      	b.n	80136d0 <xQueueGenericCreateStatic+0x84>
 80136ce:	2300      	movs	r3, #0
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	d10a      	bne.n	80136ea <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80136d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80136d8:	f383 8811 	msr	BASEPRI, r3
 80136dc:	f3bf 8f6f 	isb	sy
 80136e0:	f3bf 8f4f 	dsb	sy
 80136e4:	61fb      	str	r3, [r7, #28]
}
 80136e6:	bf00      	nop
 80136e8:	e7fe      	b.n	80136e8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80136ea:	2350      	movs	r3, #80	; 0x50
 80136ec:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80136ee:	697b      	ldr	r3, [r7, #20]
 80136f0:	2b50      	cmp	r3, #80	; 0x50
 80136f2:	d00a      	beq.n	801370a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80136f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80136f8:	f383 8811 	msr	BASEPRI, r3
 80136fc:	f3bf 8f6f 	isb	sy
 8013700:	f3bf 8f4f 	dsb	sy
 8013704:	61bb      	str	r3, [r7, #24]
}
 8013706:	bf00      	nop
 8013708:	e7fe      	b.n	8013708 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 801370a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801370c:	683b      	ldr	r3, [r7, #0]
 801370e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8013710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013712:	2b00      	cmp	r3, #0
 8013714:	d00d      	beq.n	8013732 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8013716:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013718:	2201      	movs	r2, #1
 801371a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801371e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8013722:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013724:	9300      	str	r3, [sp, #0]
 8013726:	4613      	mov	r3, r2
 8013728:	687a      	ldr	r2, [r7, #4]
 801372a:	68b9      	ldr	r1, [r7, #8]
 801372c:	68f8      	ldr	r0, [r7, #12]
 801372e:	f000 f83f 	bl	80137b0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8013732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8013734:	4618      	mov	r0, r3
 8013736:	3730      	adds	r7, #48	; 0x30
 8013738:	46bd      	mov	sp, r7
 801373a:	bd80      	pop	{r7, pc}

0801373c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 801373c:	b580      	push	{r7, lr}
 801373e:	b08a      	sub	sp, #40	; 0x28
 8013740:	af02      	add	r7, sp, #8
 8013742:	60f8      	str	r0, [r7, #12]
 8013744:	60b9      	str	r1, [r7, #8]
 8013746:	4613      	mov	r3, r2
 8013748:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801374a:	68fb      	ldr	r3, [r7, #12]
 801374c:	2b00      	cmp	r3, #0
 801374e:	d10a      	bne.n	8013766 <xQueueGenericCreate+0x2a>
	__asm volatile
 8013750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013754:	f383 8811 	msr	BASEPRI, r3
 8013758:	f3bf 8f6f 	isb	sy
 801375c:	f3bf 8f4f 	dsb	sy
 8013760:	613b      	str	r3, [r7, #16]
}
 8013762:	bf00      	nop
 8013764:	e7fe      	b.n	8013764 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013766:	68fb      	ldr	r3, [r7, #12]
 8013768:	68ba      	ldr	r2, [r7, #8]
 801376a:	fb02 f303 	mul.w	r3, r2, r3
 801376e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8013770:	69fb      	ldr	r3, [r7, #28]
 8013772:	3350      	adds	r3, #80	; 0x50
 8013774:	4618      	mov	r0, r3
 8013776:	f002 fb2f 	bl	8015dd8 <pvPortMalloc>
 801377a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 801377c:	69bb      	ldr	r3, [r7, #24]
 801377e:	2b00      	cmp	r3, #0
 8013780:	d011      	beq.n	80137a6 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8013782:	69bb      	ldr	r3, [r7, #24]
 8013784:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013786:	697b      	ldr	r3, [r7, #20]
 8013788:	3350      	adds	r3, #80	; 0x50
 801378a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 801378c:	69bb      	ldr	r3, [r7, #24]
 801378e:	2200      	movs	r2, #0
 8013790:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8013794:	79fa      	ldrb	r2, [r7, #7]
 8013796:	69bb      	ldr	r3, [r7, #24]
 8013798:	9300      	str	r3, [sp, #0]
 801379a:	4613      	mov	r3, r2
 801379c:	697a      	ldr	r2, [r7, #20]
 801379e:	68b9      	ldr	r1, [r7, #8]
 80137a0:	68f8      	ldr	r0, [r7, #12]
 80137a2:	f000 f805 	bl	80137b0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80137a6:	69bb      	ldr	r3, [r7, #24]
	}
 80137a8:	4618      	mov	r0, r3
 80137aa:	3720      	adds	r7, #32
 80137ac:	46bd      	mov	sp, r7
 80137ae:	bd80      	pop	{r7, pc}

080137b0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80137b0:	b580      	push	{r7, lr}
 80137b2:	b084      	sub	sp, #16
 80137b4:	af00      	add	r7, sp, #0
 80137b6:	60f8      	str	r0, [r7, #12]
 80137b8:	60b9      	str	r1, [r7, #8]
 80137ba:	607a      	str	r2, [r7, #4]
 80137bc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80137be:	68bb      	ldr	r3, [r7, #8]
 80137c0:	2b00      	cmp	r3, #0
 80137c2:	d103      	bne.n	80137cc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80137c4:	69bb      	ldr	r3, [r7, #24]
 80137c6:	69ba      	ldr	r2, [r7, #24]
 80137c8:	601a      	str	r2, [r3, #0]
 80137ca:	e002      	b.n	80137d2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80137cc:	69bb      	ldr	r3, [r7, #24]
 80137ce:	687a      	ldr	r2, [r7, #4]
 80137d0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80137d2:	69bb      	ldr	r3, [r7, #24]
 80137d4:	68fa      	ldr	r2, [r7, #12]
 80137d6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80137d8:	69bb      	ldr	r3, [r7, #24]
 80137da:	68ba      	ldr	r2, [r7, #8]
 80137dc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80137de:	2101      	movs	r1, #1
 80137e0:	69b8      	ldr	r0, [r7, #24]
 80137e2:	f7ff fecb 	bl	801357c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80137e6:	69bb      	ldr	r3, [r7, #24]
 80137e8:	78fa      	ldrb	r2, [r7, #3]
 80137ea:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80137ee:	bf00      	nop
 80137f0:	3710      	adds	r7, #16
 80137f2:	46bd      	mov	sp, r7
 80137f4:	bd80      	pop	{r7, pc}
	...

080137f8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80137f8:	b580      	push	{r7, lr}
 80137fa:	b08e      	sub	sp, #56	; 0x38
 80137fc:	af00      	add	r7, sp, #0
 80137fe:	60f8      	str	r0, [r7, #12]
 8013800:	60b9      	str	r1, [r7, #8]
 8013802:	607a      	str	r2, [r7, #4]
 8013804:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8013806:	2300      	movs	r3, #0
 8013808:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801380a:	68fb      	ldr	r3, [r7, #12]
 801380c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801380e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013810:	2b00      	cmp	r3, #0
 8013812:	d10a      	bne.n	801382a <xQueueGenericSend+0x32>
	__asm volatile
 8013814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013818:	f383 8811 	msr	BASEPRI, r3
 801381c:	f3bf 8f6f 	isb	sy
 8013820:	f3bf 8f4f 	dsb	sy
 8013824:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8013826:	bf00      	nop
 8013828:	e7fe      	b.n	8013828 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801382a:	68bb      	ldr	r3, [r7, #8]
 801382c:	2b00      	cmp	r3, #0
 801382e:	d103      	bne.n	8013838 <xQueueGenericSend+0x40>
 8013830:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013834:	2b00      	cmp	r3, #0
 8013836:	d101      	bne.n	801383c <xQueueGenericSend+0x44>
 8013838:	2301      	movs	r3, #1
 801383a:	e000      	b.n	801383e <xQueueGenericSend+0x46>
 801383c:	2300      	movs	r3, #0
 801383e:	2b00      	cmp	r3, #0
 8013840:	d10a      	bne.n	8013858 <xQueueGenericSend+0x60>
	__asm volatile
 8013842:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013846:	f383 8811 	msr	BASEPRI, r3
 801384a:	f3bf 8f6f 	isb	sy
 801384e:	f3bf 8f4f 	dsb	sy
 8013852:	627b      	str	r3, [r7, #36]	; 0x24
}
 8013854:	bf00      	nop
 8013856:	e7fe      	b.n	8013856 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013858:	683b      	ldr	r3, [r7, #0]
 801385a:	2b02      	cmp	r3, #2
 801385c:	d103      	bne.n	8013866 <xQueueGenericSend+0x6e>
 801385e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013860:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013862:	2b01      	cmp	r3, #1
 8013864:	d101      	bne.n	801386a <xQueueGenericSend+0x72>
 8013866:	2301      	movs	r3, #1
 8013868:	e000      	b.n	801386c <xQueueGenericSend+0x74>
 801386a:	2300      	movs	r3, #0
 801386c:	2b00      	cmp	r3, #0
 801386e:	d10a      	bne.n	8013886 <xQueueGenericSend+0x8e>
	__asm volatile
 8013870:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013874:	f383 8811 	msr	BASEPRI, r3
 8013878:	f3bf 8f6f 	isb	sy
 801387c:	f3bf 8f4f 	dsb	sy
 8013880:	623b      	str	r3, [r7, #32]
}
 8013882:	bf00      	nop
 8013884:	e7fe      	b.n	8013884 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013886:	f001 fbf5 	bl	8015074 <xTaskGetSchedulerState>
 801388a:	4603      	mov	r3, r0
 801388c:	2b00      	cmp	r3, #0
 801388e:	d102      	bne.n	8013896 <xQueueGenericSend+0x9e>
 8013890:	687b      	ldr	r3, [r7, #4]
 8013892:	2b00      	cmp	r3, #0
 8013894:	d101      	bne.n	801389a <xQueueGenericSend+0xa2>
 8013896:	2301      	movs	r3, #1
 8013898:	e000      	b.n	801389c <xQueueGenericSend+0xa4>
 801389a:	2300      	movs	r3, #0
 801389c:	2b00      	cmp	r3, #0
 801389e:	d10a      	bne.n	80138b6 <xQueueGenericSend+0xbe>
	__asm volatile
 80138a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80138a4:	f383 8811 	msr	BASEPRI, r3
 80138a8:	f3bf 8f6f 	isb	sy
 80138ac:	f3bf 8f4f 	dsb	sy
 80138b0:	61fb      	str	r3, [r7, #28]
}
 80138b2:	bf00      	nop
 80138b4:	e7fe      	b.n	80138b4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80138b6:	f002 f96d 	bl	8015b94 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80138ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80138be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80138c2:	429a      	cmp	r2, r3
 80138c4:	d302      	bcc.n	80138cc <xQueueGenericSend+0xd4>
 80138c6:	683b      	ldr	r3, [r7, #0]
 80138c8:	2b02      	cmp	r3, #2
 80138ca:	d129      	bne.n	8013920 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80138cc:	683a      	ldr	r2, [r7, #0]
 80138ce:	68b9      	ldr	r1, [r7, #8]
 80138d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80138d2:	f000 fa8b 	bl	8013dec <prvCopyDataToQueue>
 80138d6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80138d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80138dc:	2b00      	cmp	r3, #0
 80138de:	d010      	beq.n	8013902 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80138e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138e2:	3324      	adds	r3, #36	; 0x24
 80138e4:	4618      	mov	r0, r3
 80138e6:	f001 f9a5 	bl	8014c34 <xTaskRemoveFromEventList>
 80138ea:	4603      	mov	r3, r0
 80138ec:	2b00      	cmp	r3, #0
 80138ee:	d013      	beq.n	8013918 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80138f0:	4b3f      	ldr	r3, [pc, #252]	; (80139f0 <xQueueGenericSend+0x1f8>)
 80138f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80138f6:	601a      	str	r2, [r3, #0]
 80138f8:	f3bf 8f4f 	dsb	sy
 80138fc:	f3bf 8f6f 	isb	sy
 8013900:	e00a      	b.n	8013918 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8013902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013904:	2b00      	cmp	r3, #0
 8013906:	d007      	beq.n	8013918 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8013908:	4b39      	ldr	r3, [pc, #228]	; (80139f0 <xQueueGenericSend+0x1f8>)
 801390a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801390e:	601a      	str	r2, [r3, #0]
 8013910:	f3bf 8f4f 	dsb	sy
 8013914:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8013918:	f002 f96c 	bl	8015bf4 <vPortExitCritical>
				return pdPASS;
 801391c:	2301      	movs	r3, #1
 801391e:	e063      	b.n	80139e8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013920:	687b      	ldr	r3, [r7, #4]
 8013922:	2b00      	cmp	r3, #0
 8013924:	d103      	bne.n	801392e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8013926:	f002 f965 	bl	8015bf4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801392a:	2300      	movs	r3, #0
 801392c:	e05c      	b.n	80139e8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 801392e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013930:	2b00      	cmp	r3, #0
 8013932:	d106      	bne.n	8013942 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013934:	f107 0314 	add.w	r3, r7, #20
 8013938:	4618      	mov	r0, r3
 801393a:	f001 fa41 	bl	8014dc0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801393e:	2301      	movs	r3, #1
 8013940:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013942:	f002 f957 	bl	8015bf4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013946:	f000 ff15 	bl	8014774 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801394a:	f002 f923 	bl	8015b94 <vPortEnterCritical>
 801394e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013950:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013954:	b25b      	sxtb	r3, r3
 8013956:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801395a:	d103      	bne.n	8013964 <xQueueGenericSend+0x16c>
 801395c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801395e:	2200      	movs	r2, #0
 8013960:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8013964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013966:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801396a:	b25b      	sxtb	r3, r3
 801396c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013970:	d103      	bne.n	801397a <xQueueGenericSend+0x182>
 8013972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013974:	2200      	movs	r2, #0
 8013976:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801397a:	f002 f93b 	bl	8015bf4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801397e:	1d3a      	adds	r2, r7, #4
 8013980:	f107 0314 	add.w	r3, r7, #20
 8013984:	4611      	mov	r1, r2
 8013986:	4618      	mov	r0, r3
 8013988:	f001 fa30 	bl	8014dec <xTaskCheckForTimeOut>
 801398c:	4603      	mov	r3, r0
 801398e:	2b00      	cmp	r3, #0
 8013990:	d124      	bne.n	80139dc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8013992:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013994:	f000 fb22 	bl	8013fdc <prvIsQueueFull>
 8013998:	4603      	mov	r3, r0
 801399a:	2b00      	cmp	r3, #0
 801399c:	d018      	beq.n	80139d0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801399e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80139a0:	3310      	adds	r3, #16
 80139a2:	687a      	ldr	r2, [r7, #4]
 80139a4:	4611      	mov	r1, r2
 80139a6:	4618      	mov	r0, r3
 80139a8:	f001 f8b8 	bl	8014b1c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80139ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80139ae:	f000 faad 	bl	8013f0c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80139b2:	f000 feed 	bl	8014790 <xTaskResumeAll>
 80139b6:	4603      	mov	r3, r0
 80139b8:	2b00      	cmp	r3, #0
 80139ba:	f47f af7c 	bne.w	80138b6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80139be:	4b0c      	ldr	r3, [pc, #48]	; (80139f0 <xQueueGenericSend+0x1f8>)
 80139c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80139c4:	601a      	str	r2, [r3, #0]
 80139c6:	f3bf 8f4f 	dsb	sy
 80139ca:	f3bf 8f6f 	isb	sy
 80139ce:	e772      	b.n	80138b6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80139d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80139d2:	f000 fa9b 	bl	8013f0c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80139d6:	f000 fedb 	bl	8014790 <xTaskResumeAll>
 80139da:	e76c      	b.n	80138b6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80139dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80139de:	f000 fa95 	bl	8013f0c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80139e2:	f000 fed5 	bl	8014790 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80139e6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80139e8:	4618      	mov	r0, r3
 80139ea:	3738      	adds	r7, #56	; 0x38
 80139ec:	46bd      	mov	sp, r7
 80139ee:	bd80      	pop	{r7, pc}
 80139f0:	e000ed04 	.word	0xe000ed04

080139f4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80139f4:	b580      	push	{r7, lr}
 80139f6:	b090      	sub	sp, #64	; 0x40
 80139f8:	af00      	add	r7, sp, #0
 80139fa:	60f8      	str	r0, [r7, #12]
 80139fc:	60b9      	str	r1, [r7, #8]
 80139fe:	607a      	str	r2, [r7, #4]
 8013a00:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8013a02:	68fb      	ldr	r3, [r7, #12]
 8013a04:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8013a06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a08:	2b00      	cmp	r3, #0
 8013a0a:	d10a      	bne.n	8013a22 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8013a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a10:	f383 8811 	msr	BASEPRI, r3
 8013a14:	f3bf 8f6f 	isb	sy
 8013a18:	f3bf 8f4f 	dsb	sy
 8013a1c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8013a1e:	bf00      	nop
 8013a20:	e7fe      	b.n	8013a20 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013a22:	68bb      	ldr	r3, [r7, #8]
 8013a24:	2b00      	cmp	r3, #0
 8013a26:	d103      	bne.n	8013a30 <xQueueGenericSendFromISR+0x3c>
 8013a28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013a2c:	2b00      	cmp	r3, #0
 8013a2e:	d101      	bne.n	8013a34 <xQueueGenericSendFromISR+0x40>
 8013a30:	2301      	movs	r3, #1
 8013a32:	e000      	b.n	8013a36 <xQueueGenericSendFromISR+0x42>
 8013a34:	2300      	movs	r3, #0
 8013a36:	2b00      	cmp	r3, #0
 8013a38:	d10a      	bne.n	8013a50 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8013a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a3e:	f383 8811 	msr	BASEPRI, r3
 8013a42:	f3bf 8f6f 	isb	sy
 8013a46:	f3bf 8f4f 	dsb	sy
 8013a4a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8013a4c:	bf00      	nop
 8013a4e:	e7fe      	b.n	8013a4e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013a50:	683b      	ldr	r3, [r7, #0]
 8013a52:	2b02      	cmp	r3, #2
 8013a54:	d103      	bne.n	8013a5e <xQueueGenericSendFromISR+0x6a>
 8013a56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013a58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013a5a:	2b01      	cmp	r3, #1
 8013a5c:	d101      	bne.n	8013a62 <xQueueGenericSendFromISR+0x6e>
 8013a5e:	2301      	movs	r3, #1
 8013a60:	e000      	b.n	8013a64 <xQueueGenericSendFromISR+0x70>
 8013a62:	2300      	movs	r3, #0
 8013a64:	2b00      	cmp	r3, #0
 8013a66:	d10a      	bne.n	8013a7e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8013a68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a6c:	f383 8811 	msr	BASEPRI, r3
 8013a70:	f3bf 8f6f 	isb	sy
 8013a74:	f3bf 8f4f 	dsb	sy
 8013a78:	623b      	str	r3, [r7, #32]
}
 8013a7a:	bf00      	nop
 8013a7c:	e7fe      	b.n	8013a7c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013a7e:	f002 f96b 	bl	8015d58 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8013a82:	f3ef 8211 	mrs	r2, BASEPRI
 8013a86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a8a:	f383 8811 	msr	BASEPRI, r3
 8013a8e:	f3bf 8f6f 	isb	sy
 8013a92:	f3bf 8f4f 	dsb	sy
 8013a96:	61fa      	str	r2, [r7, #28]
 8013a98:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8013a9a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013a9c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8013a9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013aa0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013aa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013aa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013aa6:	429a      	cmp	r2, r3
 8013aa8:	d302      	bcc.n	8013ab0 <xQueueGenericSendFromISR+0xbc>
 8013aaa:	683b      	ldr	r3, [r7, #0]
 8013aac:	2b02      	cmp	r3, #2
 8013aae:	d12f      	bne.n	8013b10 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8013ab0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013ab2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013ab6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013abe:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8013ac0:	683a      	ldr	r2, [r7, #0]
 8013ac2:	68b9      	ldr	r1, [r7, #8]
 8013ac4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8013ac6:	f000 f991 	bl	8013dec <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8013aca:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8013ace:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013ad2:	d112      	bne.n	8013afa <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013ad4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013ad8:	2b00      	cmp	r3, #0
 8013ada:	d016      	beq.n	8013b0a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013adc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013ade:	3324      	adds	r3, #36	; 0x24
 8013ae0:	4618      	mov	r0, r3
 8013ae2:	f001 f8a7 	bl	8014c34 <xTaskRemoveFromEventList>
 8013ae6:	4603      	mov	r3, r0
 8013ae8:	2b00      	cmp	r3, #0
 8013aea:	d00e      	beq.n	8013b0a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8013aec:	687b      	ldr	r3, [r7, #4]
 8013aee:	2b00      	cmp	r3, #0
 8013af0:	d00b      	beq.n	8013b0a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8013af2:	687b      	ldr	r3, [r7, #4]
 8013af4:	2201      	movs	r2, #1
 8013af6:	601a      	str	r2, [r3, #0]
 8013af8:	e007      	b.n	8013b0a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8013afa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8013afe:	3301      	adds	r3, #1
 8013b00:	b2db      	uxtb	r3, r3
 8013b02:	b25a      	sxtb	r2, r3
 8013b04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013b06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8013b0a:	2301      	movs	r3, #1
 8013b0c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8013b0e:	e001      	b.n	8013b14 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8013b10:	2300      	movs	r3, #0
 8013b12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8013b14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013b16:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8013b18:	697b      	ldr	r3, [r7, #20]
 8013b1a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8013b1e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013b20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8013b22:	4618      	mov	r0, r3
 8013b24:	3740      	adds	r7, #64	; 0x40
 8013b26:	46bd      	mov	sp, r7
 8013b28:	bd80      	pop	{r7, pc}
	...

08013b2c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8013b2c:	b580      	push	{r7, lr}
 8013b2e:	b08c      	sub	sp, #48	; 0x30
 8013b30:	af00      	add	r7, sp, #0
 8013b32:	60f8      	str	r0, [r7, #12]
 8013b34:	60b9      	str	r1, [r7, #8]
 8013b36:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8013b38:	2300      	movs	r3, #0
 8013b3a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8013b3c:	68fb      	ldr	r3, [r7, #12]
 8013b3e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8013b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013b42:	2b00      	cmp	r3, #0
 8013b44:	d10a      	bne.n	8013b5c <xQueueReceive+0x30>
	__asm volatile
 8013b46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b4a:	f383 8811 	msr	BASEPRI, r3
 8013b4e:	f3bf 8f6f 	isb	sy
 8013b52:	f3bf 8f4f 	dsb	sy
 8013b56:	623b      	str	r3, [r7, #32]
}
 8013b58:	bf00      	nop
 8013b5a:	e7fe      	b.n	8013b5a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013b5c:	68bb      	ldr	r3, [r7, #8]
 8013b5e:	2b00      	cmp	r3, #0
 8013b60:	d103      	bne.n	8013b6a <xQueueReceive+0x3e>
 8013b62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013b66:	2b00      	cmp	r3, #0
 8013b68:	d101      	bne.n	8013b6e <xQueueReceive+0x42>
 8013b6a:	2301      	movs	r3, #1
 8013b6c:	e000      	b.n	8013b70 <xQueueReceive+0x44>
 8013b6e:	2300      	movs	r3, #0
 8013b70:	2b00      	cmp	r3, #0
 8013b72:	d10a      	bne.n	8013b8a <xQueueReceive+0x5e>
	__asm volatile
 8013b74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b78:	f383 8811 	msr	BASEPRI, r3
 8013b7c:	f3bf 8f6f 	isb	sy
 8013b80:	f3bf 8f4f 	dsb	sy
 8013b84:	61fb      	str	r3, [r7, #28]
}
 8013b86:	bf00      	nop
 8013b88:	e7fe      	b.n	8013b88 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013b8a:	f001 fa73 	bl	8015074 <xTaskGetSchedulerState>
 8013b8e:	4603      	mov	r3, r0
 8013b90:	2b00      	cmp	r3, #0
 8013b92:	d102      	bne.n	8013b9a <xQueueReceive+0x6e>
 8013b94:	687b      	ldr	r3, [r7, #4]
 8013b96:	2b00      	cmp	r3, #0
 8013b98:	d101      	bne.n	8013b9e <xQueueReceive+0x72>
 8013b9a:	2301      	movs	r3, #1
 8013b9c:	e000      	b.n	8013ba0 <xQueueReceive+0x74>
 8013b9e:	2300      	movs	r3, #0
 8013ba0:	2b00      	cmp	r3, #0
 8013ba2:	d10a      	bne.n	8013bba <xQueueReceive+0x8e>
	__asm volatile
 8013ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013ba8:	f383 8811 	msr	BASEPRI, r3
 8013bac:	f3bf 8f6f 	isb	sy
 8013bb0:	f3bf 8f4f 	dsb	sy
 8013bb4:	61bb      	str	r3, [r7, #24]
}
 8013bb6:	bf00      	nop
 8013bb8:	e7fe      	b.n	8013bb8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8013bba:	f001 ffeb 	bl	8015b94 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013bc2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bc6:	2b00      	cmp	r3, #0
 8013bc8:	d01f      	beq.n	8013c0a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8013bca:	68b9      	ldr	r1, [r7, #8]
 8013bcc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013bce:	f000 f977 	bl	8013ec0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8013bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bd4:	1e5a      	subs	r2, r3, #1
 8013bd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013bd8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013bda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013bdc:	691b      	ldr	r3, [r3, #16]
 8013bde:	2b00      	cmp	r3, #0
 8013be0:	d00f      	beq.n	8013c02 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013be2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013be4:	3310      	adds	r3, #16
 8013be6:	4618      	mov	r0, r3
 8013be8:	f001 f824 	bl	8014c34 <xTaskRemoveFromEventList>
 8013bec:	4603      	mov	r3, r0
 8013bee:	2b00      	cmp	r3, #0
 8013bf0:	d007      	beq.n	8013c02 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8013bf2:	4b3d      	ldr	r3, [pc, #244]	; (8013ce8 <xQueueReceive+0x1bc>)
 8013bf4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013bf8:	601a      	str	r2, [r3, #0]
 8013bfa:	f3bf 8f4f 	dsb	sy
 8013bfe:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8013c02:	f001 fff7 	bl	8015bf4 <vPortExitCritical>
				return pdPASS;
 8013c06:	2301      	movs	r3, #1
 8013c08:	e069      	b.n	8013cde <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013c0a:	687b      	ldr	r3, [r7, #4]
 8013c0c:	2b00      	cmp	r3, #0
 8013c0e:	d103      	bne.n	8013c18 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8013c10:	f001 fff0 	bl	8015bf4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8013c14:	2300      	movs	r3, #0
 8013c16:	e062      	b.n	8013cde <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013c18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013c1a:	2b00      	cmp	r3, #0
 8013c1c:	d106      	bne.n	8013c2c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013c1e:	f107 0310 	add.w	r3, r7, #16
 8013c22:	4618      	mov	r0, r3
 8013c24:	f001 f8cc 	bl	8014dc0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013c28:	2301      	movs	r3, #1
 8013c2a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013c2c:	f001 ffe2 	bl	8015bf4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013c30:	f000 fda0 	bl	8014774 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013c34:	f001 ffae 	bl	8015b94 <vPortEnterCritical>
 8013c38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c3a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013c3e:	b25b      	sxtb	r3, r3
 8013c40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013c44:	d103      	bne.n	8013c4e <xQueueReceive+0x122>
 8013c46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c48:	2200      	movs	r2, #0
 8013c4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8013c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c50:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013c54:	b25b      	sxtb	r3, r3
 8013c56:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013c5a:	d103      	bne.n	8013c64 <xQueueReceive+0x138>
 8013c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c5e:	2200      	movs	r2, #0
 8013c60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8013c64:	f001 ffc6 	bl	8015bf4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013c68:	1d3a      	adds	r2, r7, #4
 8013c6a:	f107 0310 	add.w	r3, r7, #16
 8013c6e:	4611      	mov	r1, r2
 8013c70:	4618      	mov	r0, r3
 8013c72:	f001 f8bb 	bl	8014dec <xTaskCheckForTimeOut>
 8013c76:	4603      	mov	r3, r0
 8013c78:	2b00      	cmp	r3, #0
 8013c7a:	d123      	bne.n	8013cc4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013c7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013c7e:	f000 f997 	bl	8013fb0 <prvIsQueueEmpty>
 8013c82:	4603      	mov	r3, r0
 8013c84:	2b00      	cmp	r3, #0
 8013c86:	d017      	beq.n	8013cb8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8013c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c8a:	3324      	adds	r3, #36	; 0x24
 8013c8c:	687a      	ldr	r2, [r7, #4]
 8013c8e:	4611      	mov	r1, r2
 8013c90:	4618      	mov	r0, r3
 8013c92:	f000 ff43 	bl	8014b1c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8013c96:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013c98:	f000 f938 	bl	8013f0c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8013c9c:	f000 fd78 	bl	8014790 <xTaskResumeAll>
 8013ca0:	4603      	mov	r3, r0
 8013ca2:	2b00      	cmp	r3, #0
 8013ca4:	d189      	bne.n	8013bba <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8013ca6:	4b10      	ldr	r3, [pc, #64]	; (8013ce8 <xQueueReceive+0x1bc>)
 8013ca8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013cac:	601a      	str	r2, [r3, #0]
 8013cae:	f3bf 8f4f 	dsb	sy
 8013cb2:	f3bf 8f6f 	isb	sy
 8013cb6:	e780      	b.n	8013bba <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8013cb8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013cba:	f000 f927 	bl	8013f0c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013cbe:	f000 fd67 	bl	8014790 <xTaskResumeAll>
 8013cc2:	e77a      	b.n	8013bba <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8013cc4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013cc6:	f000 f921 	bl	8013f0c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013cca:	f000 fd61 	bl	8014790 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013cce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013cd0:	f000 f96e 	bl	8013fb0 <prvIsQueueEmpty>
 8013cd4:	4603      	mov	r3, r0
 8013cd6:	2b00      	cmp	r3, #0
 8013cd8:	f43f af6f 	beq.w	8013bba <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8013cdc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8013cde:	4618      	mov	r0, r3
 8013ce0:	3730      	adds	r7, #48	; 0x30
 8013ce2:	46bd      	mov	sp, r7
 8013ce4:	bd80      	pop	{r7, pc}
 8013ce6:	bf00      	nop
 8013ce8:	e000ed04 	.word	0xe000ed04

08013cec <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8013cec:	b580      	push	{r7, lr}
 8013cee:	b08e      	sub	sp, #56	; 0x38
 8013cf0:	af00      	add	r7, sp, #0
 8013cf2:	60f8      	str	r0, [r7, #12]
 8013cf4:	60b9      	str	r1, [r7, #8]
 8013cf6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8013cf8:	68fb      	ldr	r3, [r7, #12]
 8013cfa:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8013cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013cfe:	2b00      	cmp	r3, #0
 8013d00:	d10a      	bne.n	8013d18 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8013d02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d06:	f383 8811 	msr	BASEPRI, r3
 8013d0a:	f3bf 8f6f 	isb	sy
 8013d0e:	f3bf 8f4f 	dsb	sy
 8013d12:	623b      	str	r3, [r7, #32]
}
 8013d14:	bf00      	nop
 8013d16:	e7fe      	b.n	8013d16 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013d18:	68bb      	ldr	r3, [r7, #8]
 8013d1a:	2b00      	cmp	r3, #0
 8013d1c:	d103      	bne.n	8013d26 <xQueueReceiveFromISR+0x3a>
 8013d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013d22:	2b00      	cmp	r3, #0
 8013d24:	d101      	bne.n	8013d2a <xQueueReceiveFromISR+0x3e>
 8013d26:	2301      	movs	r3, #1
 8013d28:	e000      	b.n	8013d2c <xQueueReceiveFromISR+0x40>
 8013d2a:	2300      	movs	r3, #0
 8013d2c:	2b00      	cmp	r3, #0
 8013d2e:	d10a      	bne.n	8013d46 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8013d30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d34:	f383 8811 	msr	BASEPRI, r3
 8013d38:	f3bf 8f6f 	isb	sy
 8013d3c:	f3bf 8f4f 	dsb	sy
 8013d40:	61fb      	str	r3, [r7, #28]
}
 8013d42:	bf00      	nop
 8013d44:	e7fe      	b.n	8013d44 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013d46:	f002 f807 	bl	8015d58 <vPortValidateInterruptPriority>
	__asm volatile
 8013d4a:	f3ef 8211 	mrs	r2, BASEPRI
 8013d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d52:	f383 8811 	msr	BASEPRI, r3
 8013d56:	f3bf 8f6f 	isb	sy
 8013d5a:	f3bf 8f4f 	dsb	sy
 8013d5e:	61ba      	str	r2, [r7, #24]
 8013d60:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8013d62:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013d64:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013d6a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d6e:	2b00      	cmp	r3, #0
 8013d70:	d02f      	beq.n	8013dd2 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8013d72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d74:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013d78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8013d7c:	68b9      	ldr	r1, [r7, #8]
 8013d7e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013d80:	f000 f89e 	bl	8013ec0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8013d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d86:	1e5a      	subs	r2, r3, #1
 8013d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d8a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8013d8c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8013d90:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013d94:	d112      	bne.n	8013dbc <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013d96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d98:	691b      	ldr	r3, [r3, #16]
 8013d9a:	2b00      	cmp	r3, #0
 8013d9c:	d016      	beq.n	8013dcc <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013da0:	3310      	adds	r3, #16
 8013da2:	4618      	mov	r0, r3
 8013da4:	f000 ff46 	bl	8014c34 <xTaskRemoveFromEventList>
 8013da8:	4603      	mov	r3, r0
 8013daa:	2b00      	cmp	r3, #0
 8013dac:	d00e      	beq.n	8013dcc <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8013dae:	687b      	ldr	r3, [r7, #4]
 8013db0:	2b00      	cmp	r3, #0
 8013db2:	d00b      	beq.n	8013dcc <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8013db4:	687b      	ldr	r3, [r7, #4]
 8013db6:	2201      	movs	r2, #1
 8013db8:	601a      	str	r2, [r3, #0]
 8013dba:	e007      	b.n	8013dcc <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8013dbc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013dc0:	3301      	adds	r3, #1
 8013dc2:	b2db      	uxtb	r3, r3
 8013dc4:	b25a      	sxtb	r2, r3
 8013dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013dc8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8013dcc:	2301      	movs	r3, #1
 8013dce:	637b      	str	r3, [r7, #52]	; 0x34
 8013dd0:	e001      	b.n	8013dd6 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8013dd2:	2300      	movs	r3, #0
 8013dd4:	637b      	str	r3, [r7, #52]	; 0x34
 8013dd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013dd8:	613b      	str	r3, [r7, #16]
	__asm volatile
 8013dda:	693b      	ldr	r3, [r7, #16]
 8013ddc:	f383 8811 	msr	BASEPRI, r3
}
 8013de0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013de2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8013de4:	4618      	mov	r0, r3
 8013de6:	3738      	adds	r7, #56	; 0x38
 8013de8:	46bd      	mov	sp, r7
 8013dea:	bd80      	pop	{r7, pc}

08013dec <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8013dec:	b580      	push	{r7, lr}
 8013dee:	b086      	sub	sp, #24
 8013df0:	af00      	add	r7, sp, #0
 8013df2:	60f8      	str	r0, [r7, #12]
 8013df4:	60b9      	str	r1, [r7, #8]
 8013df6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8013df8:	2300      	movs	r3, #0
 8013dfa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013dfc:	68fb      	ldr	r3, [r7, #12]
 8013dfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013e00:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8013e02:	68fb      	ldr	r3, [r7, #12]
 8013e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013e06:	2b00      	cmp	r3, #0
 8013e08:	d10d      	bne.n	8013e26 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013e0a:	68fb      	ldr	r3, [r7, #12]
 8013e0c:	681b      	ldr	r3, [r3, #0]
 8013e0e:	2b00      	cmp	r3, #0
 8013e10:	d14d      	bne.n	8013eae <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8013e12:	68fb      	ldr	r3, [r7, #12]
 8013e14:	689b      	ldr	r3, [r3, #8]
 8013e16:	4618      	mov	r0, r3
 8013e18:	f001 f94a 	bl	80150b0 <xTaskPriorityDisinherit>
 8013e1c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8013e1e:	68fb      	ldr	r3, [r7, #12]
 8013e20:	2200      	movs	r2, #0
 8013e22:	609a      	str	r2, [r3, #8]
 8013e24:	e043      	b.n	8013eae <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8013e26:	687b      	ldr	r3, [r7, #4]
 8013e28:	2b00      	cmp	r3, #0
 8013e2a:	d119      	bne.n	8013e60 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013e2c:	68fb      	ldr	r3, [r7, #12]
 8013e2e:	6858      	ldr	r0, [r3, #4]
 8013e30:	68fb      	ldr	r3, [r7, #12]
 8013e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013e34:	461a      	mov	r2, r3
 8013e36:	68b9      	ldr	r1, [r7, #8]
 8013e38:	f002 f9f2 	bl	8016220 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013e3c:	68fb      	ldr	r3, [r7, #12]
 8013e3e:	685a      	ldr	r2, [r3, #4]
 8013e40:	68fb      	ldr	r3, [r7, #12]
 8013e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013e44:	441a      	add	r2, r3
 8013e46:	68fb      	ldr	r3, [r7, #12]
 8013e48:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013e4a:	68fb      	ldr	r3, [r7, #12]
 8013e4c:	685a      	ldr	r2, [r3, #4]
 8013e4e:	68fb      	ldr	r3, [r7, #12]
 8013e50:	689b      	ldr	r3, [r3, #8]
 8013e52:	429a      	cmp	r2, r3
 8013e54:	d32b      	bcc.n	8013eae <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8013e56:	68fb      	ldr	r3, [r7, #12]
 8013e58:	681a      	ldr	r2, [r3, #0]
 8013e5a:	68fb      	ldr	r3, [r7, #12]
 8013e5c:	605a      	str	r2, [r3, #4]
 8013e5e:	e026      	b.n	8013eae <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8013e60:	68fb      	ldr	r3, [r7, #12]
 8013e62:	68d8      	ldr	r0, [r3, #12]
 8013e64:	68fb      	ldr	r3, [r7, #12]
 8013e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013e68:	461a      	mov	r2, r3
 8013e6a:	68b9      	ldr	r1, [r7, #8]
 8013e6c:	f002 f9d8 	bl	8016220 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8013e70:	68fb      	ldr	r3, [r7, #12]
 8013e72:	68da      	ldr	r2, [r3, #12]
 8013e74:	68fb      	ldr	r3, [r7, #12]
 8013e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013e78:	425b      	negs	r3, r3
 8013e7a:	441a      	add	r2, r3
 8013e7c:	68fb      	ldr	r3, [r7, #12]
 8013e7e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013e80:	68fb      	ldr	r3, [r7, #12]
 8013e82:	68da      	ldr	r2, [r3, #12]
 8013e84:	68fb      	ldr	r3, [r7, #12]
 8013e86:	681b      	ldr	r3, [r3, #0]
 8013e88:	429a      	cmp	r2, r3
 8013e8a:	d207      	bcs.n	8013e9c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8013e8c:	68fb      	ldr	r3, [r7, #12]
 8013e8e:	689a      	ldr	r2, [r3, #8]
 8013e90:	68fb      	ldr	r3, [r7, #12]
 8013e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013e94:	425b      	negs	r3, r3
 8013e96:	441a      	add	r2, r3
 8013e98:	68fb      	ldr	r3, [r7, #12]
 8013e9a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8013e9c:	687b      	ldr	r3, [r7, #4]
 8013e9e:	2b02      	cmp	r3, #2
 8013ea0:	d105      	bne.n	8013eae <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013ea2:	693b      	ldr	r3, [r7, #16]
 8013ea4:	2b00      	cmp	r3, #0
 8013ea6:	d002      	beq.n	8013eae <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8013ea8:	693b      	ldr	r3, [r7, #16]
 8013eaa:	3b01      	subs	r3, #1
 8013eac:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8013eae:	693b      	ldr	r3, [r7, #16]
 8013eb0:	1c5a      	adds	r2, r3, #1
 8013eb2:	68fb      	ldr	r3, [r7, #12]
 8013eb4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8013eb6:	697b      	ldr	r3, [r7, #20]
}
 8013eb8:	4618      	mov	r0, r3
 8013eba:	3718      	adds	r7, #24
 8013ebc:	46bd      	mov	sp, r7
 8013ebe:	bd80      	pop	{r7, pc}

08013ec0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8013ec0:	b580      	push	{r7, lr}
 8013ec2:	b082      	sub	sp, #8
 8013ec4:	af00      	add	r7, sp, #0
 8013ec6:	6078      	str	r0, [r7, #4]
 8013ec8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8013eca:	687b      	ldr	r3, [r7, #4]
 8013ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013ece:	2b00      	cmp	r3, #0
 8013ed0:	d018      	beq.n	8013f04 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013ed2:	687b      	ldr	r3, [r7, #4]
 8013ed4:	68da      	ldr	r2, [r3, #12]
 8013ed6:	687b      	ldr	r3, [r7, #4]
 8013ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013eda:	441a      	add	r2, r3
 8013edc:	687b      	ldr	r3, [r7, #4]
 8013ede:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8013ee0:	687b      	ldr	r3, [r7, #4]
 8013ee2:	68da      	ldr	r2, [r3, #12]
 8013ee4:	687b      	ldr	r3, [r7, #4]
 8013ee6:	689b      	ldr	r3, [r3, #8]
 8013ee8:	429a      	cmp	r2, r3
 8013eea:	d303      	bcc.n	8013ef4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8013eec:	687b      	ldr	r3, [r7, #4]
 8013eee:	681a      	ldr	r2, [r3, #0]
 8013ef0:	687b      	ldr	r3, [r7, #4]
 8013ef2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013ef4:	687b      	ldr	r3, [r7, #4]
 8013ef6:	68d9      	ldr	r1, [r3, #12]
 8013ef8:	687b      	ldr	r3, [r7, #4]
 8013efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013efc:	461a      	mov	r2, r3
 8013efe:	6838      	ldr	r0, [r7, #0]
 8013f00:	f002 f98e 	bl	8016220 <memcpy>
	}
}
 8013f04:	bf00      	nop
 8013f06:	3708      	adds	r7, #8
 8013f08:	46bd      	mov	sp, r7
 8013f0a:	bd80      	pop	{r7, pc}

08013f0c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8013f0c:	b580      	push	{r7, lr}
 8013f0e:	b084      	sub	sp, #16
 8013f10:	af00      	add	r7, sp, #0
 8013f12:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8013f14:	f001 fe3e 	bl	8015b94 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8013f18:	687b      	ldr	r3, [r7, #4]
 8013f1a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013f1e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013f20:	e011      	b.n	8013f46 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013f22:	687b      	ldr	r3, [r7, #4]
 8013f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013f26:	2b00      	cmp	r3, #0
 8013f28:	d012      	beq.n	8013f50 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013f2a:	687b      	ldr	r3, [r7, #4]
 8013f2c:	3324      	adds	r3, #36	; 0x24
 8013f2e:	4618      	mov	r0, r3
 8013f30:	f000 fe80 	bl	8014c34 <xTaskRemoveFromEventList>
 8013f34:	4603      	mov	r3, r0
 8013f36:	2b00      	cmp	r3, #0
 8013f38:	d001      	beq.n	8013f3e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8013f3a:	f000 ffb9 	bl	8014eb0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8013f3e:	7bfb      	ldrb	r3, [r7, #15]
 8013f40:	3b01      	subs	r3, #1
 8013f42:	b2db      	uxtb	r3, r3
 8013f44:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013f46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013f4a:	2b00      	cmp	r3, #0
 8013f4c:	dce9      	bgt.n	8013f22 <prvUnlockQueue+0x16>
 8013f4e:	e000      	b.n	8013f52 <prvUnlockQueue+0x46>
					break;
 8013f50:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8013f52:	687b      	ldr	r3, [r7, #4]
 8013f54:	22ff      	movs	r2, #255	; 0xff
 8013f56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8013f5a:	f001 fe4b 	bl	8015bf4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8013f5e:	f001 fe19 	bl	8015b94 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8013f62:	687b      	ldr	r3, [r7, #4]
 8013f64:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013f68:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013f6a:	e011      	b.n	8013f90 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013f6c:	687b      	ldr	r3, [r7, #4]
 8013f6e:	691b      	ldr	r3, [r3, #16]
 8013f70:	2b00      	cmp	r3, #0
 8013f72:	d012      	beq.n	8013f9a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013f74:	687b      	ldr	r3, [r7, #4]
 8013f76:	3310      	adds	r3, #16
 8013f78:	4618      	mov	r0, r3
 8013f7a:	f000 fe5b 	bl	8014c34 <xTaskRemoveFromEventList>
 8013f7e:	4603      	mov	r3, r0
 8013f80:	2b00      	cmp	r3, #0
 8013f82:	d001      	beq.n	8013f88 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8013f84:	f000 ff94 	bl	8014eb0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8013f88:	7bbb      	ldrb	r3, [r7, #14]
 8013f8a:	3b01      	subs	r3, #1
 8013f8c:	b2db      	uxtb	r3, r3
 8013f8e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013f90:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013f94:	2b00      	cmp	r3, #0
 8013f96:	dce9      	bgt.n	8013f6c <prvUnlockQueue+0x60>
 8013f98:	e000      	b.n	8013f9c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8013f9a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8013f9c:	687b      	ldr	r3, [r7, #4]
 8013f9e:	22ff      	movs	r2, #255	; 0xff
 8013fa0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8013fa4:	f001 fe26 	bl	8015bf4 <vPortExitCritical>
}
 8013fa8:	bf00      	nop
 8013faa:	3710      	adds	r7, #16
 8013fac:	46bd      	mov	sp, r7
 8013fae:	bd80      	pop	{r7, pc}

08013fb0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8013fb0:	b580      	push	{r7, lr}
 8013fb2:	b084      	sub	sp, #16
 8013fb4:	af00      	add	r7, sp, #0
 8013fb6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8013fb8:	f001 fdec 	bl	8015b94 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8013fbc:	687b      	ldr	r3, [r7, #4]
 8013fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013fc0:	2b00      	cmp	r3, #0
 8013fc2:	d102      	bne.n	8013fca <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8013fc4:	2301      	movs	r3, #1
 8013fc6:	60fb      	str	r3, [r7, #12]
 8013fc8:	e001      	b.n	8013fce <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8013fca:	2300      	movs	r3, #0
 8013fcc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013fce:	f001 fe11 	bl	8015bf4 <vPortExitCritical>

	return xReturn;
 8013fd2:	68fb      	ldr	r3, [r7, #12]
}
 8013fd4:	4618      	mov	r0, r3
 8013fd6:	3710      	adds	r7, #16
 8013fd8:	46bd      	mov	sp, r7
 8013fda:	bd80      	pop	{r7, pc}

08013fdc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8013fdc:	b580      	push	{r7, lr}
 8013fde:	b084      	sub	sp, #16
 8013fe0:	af00      	add	r7, sp, #0
 8013fe2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8013fe4:	f001 fdd6 	bl	8015b94 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8013fe8:	687b      	ldr	r3, [r7, #4]
 8013fea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013fec:	687b      	ldr	r3, [r7, #4]
 8013fee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013ff0:	429a      	cmp	r2, r3
 8013ff2:	d102      	bne.n	8013ffa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8013ff4:	2301      	movs	r3, #1
 8013ff6:	60fb      	str	r3, [r7, #12]
 8013ff8:	e001      	b.n	8013ffe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8013ffa:	2300      	movs	r3, #0
 8013ffc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013ffe:	f001 fdf9 	bl	8015bf4 <vPortExitCritical>

	return xReturn;
 8014002:	68fb      	ldr	r3, [r7, #12]
}
 8014004:	4618      	mov	r0, r3
 8014006:	3710      	adds	r7, #16
 8014008:	46bd      	mov	sp, r7
 801400a:	bd80      	pop	{r7, pc}

0801400c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 801400c:	b480      	push	{r7}
 801400e:	b085      	sub	sp, #20
 8014010:	af00      	add	r7, sp, #0
 8014012:	6078      	str	r0, [r7, #4]
 8014014:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8014016:	2300      	movs	r3, #0
 8014018:	60fb      	str	r3, [r7, #12]
 801401a:	e014      	b.n	8014046 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 801401c:	4a0f      	ldr	r2, [pc, #60]	; (801405c <vQueueAddToRegistry+0x50>)
 801401e:	68fb      	ldr	r3, [r7, #12]
 8014020:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8014024:	2b00      	cmp	r3, #0
 8014026:	d10b      	bne.n	8014040 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8014028:	490c      	ldr	r1, [pc, #48]	; (801405c <vQueueAddToRegistry+0x50>)
 801402a:	68fb      	ldr	r3, [r7, #12]
 801402c:	683a      	ldr	r2, [r7, #0]
 801402e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8014032:	4a0a      	ldr	r2, [pc, #40]	; (801405c <vQueueAddToRegistry+0x50>)
 8014034:	68fb      	ldr	r3, [r7, #12]
 8014036:	00db      	lsls	r3, r3, #3
 8014038:	4413      	add	r3, r2
 801403a:	687a      	ldr	r2, [r7, #4]
 801403c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 801403e:	e006      	b.n	801404e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8014040:	68fb      	ldr	r3, [r7, #12]
 8014042:	3301      	adds	r3, #1
 8014044:	60fb      	str	r3, [r7, #12]
 8014046:	68fb      	ldr	r3, [r7, #12]
 8014048:	2b07      	cmp	r3, #7
 801404a:	d9e7      	bls.n	801401c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 801404c:	bf00      	nop
 801404e:	bf00      	nop
 8014050:	3714      	adds	r7, #20
 8014052:	46bd      	mov	sp, r7
 8014054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014058:	4770      	bx	lr
 801405a:	bf00      	nop
 801405c:	24001788 	.word	0x24001788

08014060 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8014060:	b580      	push	{r7, lr}
 8014062:	b086      	sub	sp, #24
 8014064:	af00      	add	r7, sp, #0
 8014066:	60f8      	str	r0, [r7, #12]
 8014068:	60b9      	str	r1, [r7, #8]
 801406a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 801406c:	68fb      	ldr	r3, [r7, #12]
 801406e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8014070:	f001 fd90 	bl	8015b94 <vPortEnterCritical>
 8014074:	697b      	ldr	r3, [r7, #20]
 8014076:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801407a:	b25b      	sxtb	r3, r3
 801407c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8014080:	d103      	bne.n	801408a <vQueueWaitForMessageRestricted+0x2a>
 8014082:	697b      	ldr	r3, [r7, #20]
 8014084:	2200      	movs	r2, #0
 8014086:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801408a:	697b      	ldr	r3, [r7, #20]
 801408c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8014090:	b25b      	sxtb	r3, r3
 8014092:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8014096:	d103      	bne.n	80140a0 <vQueueWaitForMessageRestricted+0x40>
 8014098:	697b      	ldr	r3, [r7, #20]
 801409a:	2200      	movs	r2, #0
 801409c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80140a0:	f001 fda8 	bl	8015bf4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80140a4:	697b      	ldr	r3, [r7, #20]
 80140a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80140a8:	2b00      	cmp	r3, #0
 80140aa:	d106      	bne.n	80140ba <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80140ac:	697b      	ldr	r3, [r7, #20]
 80140ae:	3324      	adds	r3, #36	; 0x24
 80140b0:	687a      	ldr	r2, [r7, #4]
 80140b2:	68b9      	ldr	r1, [r7, #8]
 80140b4:	4618      	mov	r0, r3
 80140b6:	f000 fd91 	bl	8014bdc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80140ba:	6978      	ldr	r0, [r7, #20]
 80140bc:	f7ff ff26 	bl	8013f0c <prvUnlockQueue>
	}
 80140c0:	bf00      	nop
 80140c2:	3718      	adds	r7, #24
 80140c4:	46bd      	mov	sp, r7
 80140c6:	bd80      	pop	{r7, pc}

080140c8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80140c8:	b580      	push	{r7, lr}
 80140ca:	b08e      	sub	sp, #56	; 0x38
 80140cc:	af04      	add	r7, sp, #16
 80140ce:	60f8      	str	r0, [r7, #12]
 80140d0:	60b9      	str	r1, [r7, #8]
 80140d2:	607a      	str	r2, [r7, #4]
 80140d4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80140d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80140d8:	2b00      	cmp	r3, #0
 80140da:	d10a      	bne.n	80140f2 <xTaskCreateStatic+0x2a>
	__asm volatile
 80140dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80140e0:	f383 8811 	msr	BASEPRI, r3
 80140e4:	f3bf 8f6f 	isb	sy
 80140e8:	f3bf 8f4f 	dsb	sy
 80140ec:	623b      	str	r3, [r7, #32]
}
 80140ee:	bf00      	nop
 80140f0:	e7fe      	b.n	80140f0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80140f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80140f4:	2b00      	cmp	r3, #0
 80140f6:	d10a      	bne.n	801410e <xTaskCreateStatic+0x46>
	__asm volatile
 80140f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80140fc:	f383 8811 	msr	BASEPRI, r3
 8014100:	f3bf 8f6f 	isb	sy
 8014104:	f3bf 8f4f 	dsb	sy
 8014108:	61fb      	str	r3, [r7, #28]
}
 801410a:	bf00      	nop
 801410c:	e7fe      	b.n	801410c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801410e:	235c      	movs	r3, #92	; 0x5c
 8014110:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8014112:	693b      	ldr	r3, [r7, #16]
 8014114:	2b5c      	cmp	r3, #92	; 0x5c
 8014116:	d00a      	beq.n	801412e <xTaskCreateStatic+0x66>
	__asm volatile
 8014118:	f04f 0350 	mov.w	r3, #80	; 0x50
 801411c:	f383 8811 	msr	BASEPRI, r3
 8014120:	f3bf 8f6f 	isb	sy
 8014124:	f3bf 8f4f 	dsb	sy
 8014128:	61bb      	str	r3, [r7, #24]
}
 801412a:	bf00      	nop
 801412c:	e7fe      	b.n	801412c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801412e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8014130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014132:	2b00      	cmp	r3, #0
 8014134:	d01e      	beq.n	8014174 <xTaskCreateStatic+0xac>
 8014136:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014138:	2b00      	cmp	r3, #0
 801413a:	d01b      	beq.n	8014174 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801413c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801413e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8014140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014142:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014144:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8014146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014148:	2202      	movs	r2, #2
 801414a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801414e:	2300      	movs	r3, #0
 8014150:	9303      	str	r3, [sp, #12]
 8014152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014154:	9302      	str	r3, [sp, #8]
 8014156:	f107 0314 	add.w	r3, r7, #20
 801415a:	9301      	str	r3, [sp, #4]
 801415c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801415e:	9300      	str	r3, [sp, #0]
 8014160:	683b      	ldr	r3, [r7, #0]
 8014162:	687a      	ldr	r2, [r7, #4]
 8014164:	68b9      	ldr	r1, [r7, #8]
 8014166:	68f8      	ldr	r0, [r7, #12]
 8014168:	f000 f850 	bl	801420c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801416c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801416e:	f000 f8dd 	bl	801432c <prvAddNewTaskToReadyList>
 8014172:	e001      	b.n	8014178 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8014174:	2300      	movs	r3, #0
 8014176:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8014178:	697b      	ldr	r3, [r7, #20]
	}
 801417a:	4618      	mov	r0, r3
 801417c:	3728      	adds	r7, #40	; 0x28
 801417e:	46bd      	mov	sp, r7
 8014180:	bd80      	pop	{r7, pc}

08014182 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8014182:	b580      	push	{r7, lr}
 8014184:	b08c      	sub	sp, #48	; 0x30
 8014186:	af04      	add	r7, sp, #16
 8014188:	60f8      	str	r0, [r7, #12]
 801418a:	60b9      	str	r1, [r7, #8]
 801418c:	603b      	str	r3, [r7, #0]
 801418e:	4613      	mov	r3, r2
 8014190:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8014192:	88fb      	ldrh	r3, [r7, #6]
 8014194:	009b      	lsls	r3, r3, #2
 8014196:	4618      	mov	r0, r3
 8014198:	f001 fe1e 	bl	8015dd8 <pvPortMalloc>
 801419c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801419e:	697b      	ldr	r3, [r7, #20]
 80141a0:	2b00      	cmp	r3, #0
 80141a2:	d00e      	beq.n	80141c2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80141a4:	205c      	movs	r0, #92	; 0x5c
 80141a6:	f001 fe17 	bl	8015dd8 <pvPortMalloc>
 80141aa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80141ac:	69fb      	ldr	r3, [r7, #28]
 80141ae:	2b00      	cmp	r3, #0
 80141b0:	d003      	beq.n	80141ba <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80141b2:	69fb      	ldr	r3, [r7, #28]
 80141b4:	697a      	ldr	r2, [r7, #20]
 80141b6:	631a      	str	r2, [r3, #48]	; 0x30
 80141b8:	e005      	b.n	80141c6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80141ba:	6978      	ldr	r0, [r7, #20]
 80141bc:	f001 fed8 	bl	8015f70 <vPortFree>
 80141c0:	e001      	b.n	80141c6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80141c2:	2300      	movs	r3, #0
 80141c4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80141c6:	69fb      	ldr	r3, [r7, #28]
 80141c8:	2b00      	cmp	r3, #0
 80141ca:	d017      	beq.n	80141fc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80141cc:	69fb      	ldr	r3, [r7, #28]
 80141ce:	2200      	movs	r2, #0
 80141d0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80141d4:	88fa      	ldrh	r2, [r7, #6]
 80141d6:	2300      	movs	r3, #0
 80141d8:	9303      	str	r3, [sp, #12]
 80141da:	69fb      	ldr	r3, [r7, #28]
 80141dc:	9302      	str	r3, [sp, #8]
 80141de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80141e0:	9301      	str	r3, [sp, #4]
 80141e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80141e4:	9300      	str	r3, [sp, #0]
 80141e6:	683b      	ldr	r3, [r7, #0]
 80141e8:	68b9      	ldr	r1, [r7, #8]
 80141ea:	68f8      	ldr	r0, [r7, #12]
 80141ec:	f000 f80e 	bl	801420c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80141f0:	69f8      	ldr	r0, [r7, #28]
 80141f2:	f000 f89b 	bl	801432c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80141f6:	2301      	movs	r3, #1
 80141f8:	61bb      	str	r3, [r7, #24]
 80141fa:	e002      	b.n	8014202 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80141fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8014200:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8014202:	69bb      	ldr	r3, [r7, #24]
	}
 8014204:	4618      	mov	r0, r3
 8014206:	3720      	adds	r7, #32
 8014208:	46bd      	mov	sp, r7
 801420a:	bd80      	pop	{r7, pc}

0801420c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801420c:	b580      	push	{r7, lr}
 801420e:	b088      	sub	sp, #32
 8014210:	af00      	add	r7, sp, #0
 8014212:	60f8      	str	r0, [r7, #12]
 8014214:	60b9      	str	r1, [r7, #8]
 8014216:	607a      	str	r2, [r7, #4]
 8014218:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801421a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801421c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 801421e:	687b      	ldr	r3, [r7, #4]
 8014220:	009b      	lsls	r3, r3, #2
 8014222:	461a      	mov	r2, r3
 8014224:	21a5      	movs	r1, #165	; 0xa5
 8014226:	f002 f809 	bl	801623c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801422a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801422c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801422e:	6879      	ldr	r1, [r7, #4]
 8014230:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8014234:	440b      	add	r3, r1
 8014236:	009b      	lsls	r3, r3, #2
 8014238:	4413      	add	r3, r2
 801423a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801423c:	69bb      	ldr	r3, [r7, #24]
 801423e:	f023 0307 	bic.w	r3, r3, #7
 8014242:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8014244:	69bb      	ldr	r3, [r7, #24]
 8014246:	f003 0307 	and.w	r3, r3, #7
 801424a:	2b00      	cmp	r3, #0
 801424c:	d00a      	beq.n	8014264 <prvInitialiseNewTask+0x58>
	__asm volatile
 801424e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014252:	f383 8811 	msr	BASEPRI, r3
 8014256:	f3bf 8f6f 	isb	sy
 801425a:	f3bf 8f4f 	dsb	sy
 801425e:	617b      	str	r3, [r7, #20]
}
 8014260:	bf00      	nop
 8014262:	e7fe      	b.n	8014262 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8014264:	68bb      	ldr	r3, [r7, #8]
 8014266:	2b00      	cmp	r3, #0
 8014268:	d01f      	beq.n	80142aa <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801426a:	2300      	movs	r3, #0
 801426c:	61fb      	str	r3, [r7, #28]
 801426e:	e012      	b.n	8014296 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8014270:	68ba      	ldr	r2, [r7, #8]
 8014272:	69fb      	ldr	r3, [r7, #28]
 8014274:	4413      	add	r3, r2
 8014276:	7819      	ldrb	r1, [r3, #0]
 8014278:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801427a:	69fb      	ldr	r3, [r7, #28]
 801427c:	4413      	add	r3, r2
 801427e:	3334      	adds	r3, #52	; 0x34
 8014280:	460a      	mov	r2, r1
 8014282:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8014284:	68ba      	ldr	r2, [r7, #8]
 8014286:	69fb      	ldr	r3, [r7, #28]
 8014288:	4413      	add	r3, r2
 801428a:	781b      	ldrb	r3, [r3, #0]
 801428c:	2b00      	cmp	r3, #0
 801428e:	d006      	beq.n	801429e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8014290:	69fb      	ldr	r3, [r7, #28]
 8014292:	3301      	adds	r3, #1
 8014294:	61fb      	str	r3, [r7, #28]
 8014296:	69fb      	ldr	r3, [r7, #28]
 8014298:	2b0f      	cmp	r3, #15
 801429a:	d9e9      	bls.n	8014270 <prvInitialiseNewTask+0x64>
 801429c:	e000      	b.n	80142a0 <prvInitialiseNewTask+0x94>
			{
				break;
 801429e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80142a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142a2:	2200      	movs	r2, #0
 80142a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80142a8:	e003      	b.n	80142b2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80142aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142ac:	2200      	movs	r2, #0
 80142ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80142b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80142b4:	2b37      	cmp	r3, #55	; 0x37
 80142b6:	d901      	bls.n	80142bc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80142b8:	2337      	movs	r3, #55	; 0x37
 80142ba:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80142bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80142c0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80142c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80142c6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80142c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142ca:	2200      	movs	r2, #0
 80142cc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80142ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142d0:	3304      	adds	r3, #4
 80142d2:	4618      	mov	r0, r3
 80142d4:	f7ff f8be 	bl	8013454 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80142d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142da:	3318      	adds	r3, #24
 80142dc:	4618      	mov	r0, r3
 80142de:	f7ff f8b9 	bl	8013454 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80142e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80142e6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80142e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80142ea:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80142ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142f0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80142f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80142f6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80142f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142fa:	2200      	movs	r2, #0
 80142fc:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80142fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014300:	2200      	movs	r2, #0
 8014302:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8014306:	683a      	ldr	r2, [r7, #0]
 8014308:	68f9      	ldr	r1, [r7, #12]
 801430a:	69b8      	ldr	r0, [r7, #24]
 801430c:	f001 fb18 	bl	8015940 <pxPortInitialiseStack>
 8014310:	4602      	mov	r2, r0
 8014312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014314:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8014316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014318:	2b00      	cmp	r3, #0
 801431a:	d002      	beq.n	8014322 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801431c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801431e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014320:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014322:	bf00      	nop
 8014324:	3720      	adds	r7, #32
 8014326:	46bd      	mov	sp, r7
 8014328:	bd80      	pop	{r7, pc}
	...

0801432c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801432c:	b580      	push	{r7, lr}
 801432e:	b082      	sub	sp, #8
 8014330:	af00      	add	r7, sp, #0
 8014332:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8014334:	f001 fc2e 	bl	8015b94 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8014338:	4b2d      	ldr	r3, [pc, #180]	; (80143f0 <prvAddNewTaskToReadyList+0xc4>)
 801433a:	681b      	ldr	r3, [r3, #0]
 801433c:	3301      	adds	r3, #1
 801433e:	4a2c      	ldr	r2, [pc, #176]	; (80143f0 <prvAddNewTaskToReadyList+0xc4>)
 8014340:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8014342:	4b2c      	ldr	r3, [pc, #176]	; (80143f4 <prvAddNewTaskToReadyList+0xc8>)
 8014344:	681b      	ldr	r3, [r3, #0]
 8014346:	2b00      	cmp	r3, #0
 8014348:	d109      	bne.n	801435e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801434a:	4a2a      	ldr	r2, [pc, #168]	; (80143f4 <prvAddNewTaskToReadyList+0xc8>)
 801434c:	687b      	ldr	r3, [r7, #4]
 801434e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8014350:	4b27      	ldr	r3, [pc, #156]	; (80143f0 <prvAddNewTaskToReadyList+0xc4>)
 8014352:	681b      	ldr	r3, [r3, #0]
 8014354:	2b01      	cmp	r3, #1
 8014356:	d110      	bne.n	801437a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8014358:	f000 fdce 	bl	8014ef8 <prvInitialiseTaskLists>
 801435c:	e00d      	b.n	801437a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801435e:	4b26      	ldr	r3, [pc, #152]	; (80143f8 <prvAddNewTaskToReadyList+0xcc>)
 8014360:	681b      	ldr	r3, [r3, #0]
 8014362:	2b00      	cmp	r3, #0
 8014364:	d109      	bne.n	801437a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8014366:	4b23      	ldr	r3, [pc, #140]	; (80143f4 <prvAddNewTaskToReadyList+0xc8>)
 8014368:	681b      	ldr	r3, [r3, #0]
 801436a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801436c:	687b      	ldr	r3, [r7, #4]
 801436e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014370:	429a      	cmp	r2, r3
 8014372:	d802      	bhi.n	801437a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8014374:	4a1f      	ldr	r2, [pc, #124]	; (80143f4 <prvAddNewTaskToReadyList+0xc8>)
 8014376:	687b      	ldr	r3, [r7, #4]
 8014378:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801437a:	4b20      	ldr	r3, [pc, #128]	; (80143fc <prvAddNewTaskToReadyList+0xd0>)
 801437c:	681b      	ldr	r3, [r3, #0]
 801437e:	3301      	adds	r3, #1
 8014380:	4a1e      	ldr	r2, [pc, #120]	; (80143fc <prvAddNewTaskToReadyList+0xd0>)
 8014382:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8014384:	4b1d      	ldr	r3, [pc, #116]	; (80143fc <prvAddNewTaskToReadyList+0xd0>)
 8014386:	681a      	ldr	r2, [r3, #0]
 8014388:	687b      	ldr	r3, [r7, #4]
 801438a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 801438c:	687b      	ldr	r3, [r7, #4]
 801438e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014390:	4b1b      	ldr	r3, [pc, #108]	; (8014400 <prvAddNewTaskToReadyList+0xd4>)
 8014392:	681b      	ldr	r3, [r3, #0]
 8014394:	429a      	cmp	r2, r3
 8014396:	d903      	bls.n	80143a0 <prvAddNewTaskToReadyList+0x74>
 8014398:	687b      	ldr	r3, [r7, #4]
 801439a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801439c:	4a18      	ldr	r2, [pc, #96]	; (8014400 <prvAddNewTaskToReadyList+0xd4>)
 801439e:	6013      	str	r3, [r2, #0]
 80143a0:	687b      	ldr	r3, [r7, #4]
 80143a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80143a4:	4613      	mov	r3, r2
 80143a6:	009b      	lsls	r3, r3, #2
 80143a8:	4413      	add	r3, r2
 80143aa:	009b      	lsls	r3, r3, #2
 80143ac:	4a15      	ldr	r2, [pc, #84]	; (8014404 <prvAddNewTaskToReadyList+0xd8>)
 80143ae:	441a      	add	r2, r3
 80143b0:	687b      	ldr	r3, [r7, #4]
 80143b2:	3304      	adds	r3, #4
 80143b4:	4619      	mov	r1, r3
 80143b6:	4610      	mov	r0, r2
 80143b8:	f7ff f859 	bl	801346e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80143bc:	f001 fc1a 	bl	8015bf4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80143c0:	4b0d      	ldr	r3, [pc, #52]	; (80143f8 <prvAddNewTaskToReadyList+0xcc>)
 80143c2:	681b      	ldr	r3, [r3, #0]
 80143c4:	2b00      	cmp	r3, #0
 80143c6:	d00e      	beq.n	80143e6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80143c8:	4b0a      	ldr	r3, [pc, #40]	; (80143f4 <prvAddNewTaskToReadyList+0xc8>)
 80143ca:	681b      	ldr	r3, [r3, #0]
 80143cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80143ce:	687b      	ldr	r3, [r7, #4]
 80143d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80143d2:	429a      	cmp	r2, r3
 80143d4:	d207      	bcs.n	80143e6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80143d6:	4b0c      	ldr	r3, [pc, #48]	; (8014408 <prvAddNewTaskToReadyList+0xdc>)
 80143d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80143dc:	601a      	str	r2, [r3, #0]
 80143de:	f3bf 8f4f 	dsb	sy
 80143e2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80143e6:	bf00      	nop
 80143e8:	3708      	adds	r7, #8
 80143ea:	46bd      	mov	sp, r7
 80143ec:	bd80      	pop	{r7, pc}
 80143ee:	bf00      	nop
 80143f0:	24001c9c 	.word	0x24001c9c
 80143f4:	240017c8 	.word	0x240017c8
 80143f8:	24001ca8 	.word	0x24001ca8
 80143fc:	24001cb8 	.word	0x24001cb8
 8014400:	24001ca4 	.word	0x24001ca4
 8014404:	240017cc 	.word	0x240017cc
 8014408:	e000ed04 	.word	0xe000ed04

0801440c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 801440c:	b580      	push	{r7, lr}
 801440e:	b084      	sub	sp, #16
 8014410:	af00      	add	r7, sp, #0
 8014412:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8014414:	2300      	movs	r3, #0
 8014416:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8014418:	687b      	ldr	r3, [r7, #4]
 801441a:	2b00      	cmp	r3, #0
 801441c:	d017      	beq.n	801444e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801441e:	4b13      	ldr	r3, [pc, #76]	; (801446c <vTaskDelay+0x60>)
 8014420:	681b      	ldr	r3, [r3, #0]
 8014422:	2b00      	cmp	r3, #0
 8014424:	d00a      	beq.n	801443c <vTaskDelay+0x30>
	__asm volatile
 8014426:	f04f 0350 	mov.w	r3, #80	; 0x50
 801442a:	f383 8811 	msr	BASEPRI, r3
 801442e:	f3bf 8f6f 	isb	sy
 8014432:	f3bf 8f4f 	dsb	sy
 8014436:	60bb      	str	r3, [r7, #8]
}
 8014438:	bf00      	nop
 801443a:	e7fe      	b.n	801443a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 801443c:	f000 f99a 	bl	8014774 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8014440:	2100      	movs	r1, #0
 8014442:	6878      	ldr	r0, [r7, #4]
 8014444:	f000 feba 	bl	80151bc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8014448:	f000 f9a2 	bl	8014790 <xTaskResumeAll>
 801444c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 801444e:	68fb      	ldr	r3, [r7, #12]
 8014450:	2b00      	cmp	r3, #0
 8014452:	d107      	bne.n	8014464 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8014454:	4b06      	ldr	r3, [pc, #24]	; (8014470 <vTaskDelay+0x64>)
 8014456:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801445a:	601a      	str	r2, [r3, #0]
 801445c:	f3bf 8f4f 	dsb	sy
 8014460:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014464:	bf00      	nop
 8014466:	3710      	adds	r7, #16
 8014468:	46bd      	mov	sp, r7
 801446a:	bd80      	pop	{r7, pc}
 801446c:	24001cc4 	.word	0x24001cc4
 8014470:	e000ed04 	.word	0xe000ed04

08014474 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8014474:	b580      	push	{r7, lr}
 8014476:	b084      	sub	sp, #16
 8014478:	af00      	add	r7, sp, #0
 801447a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 801447c:	f001 fb8a 	bl	8015b94 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8014480:	687b      	ldr	r3, [r7, #4]
 8014482:	2b00      	cmp	r3, #0
 8014484:	d102      	bne.n	801448c <vTaskSuspend+0x18>
 8014486:	4b30      	ldr	r3, [pc, #192]	; (8014548 <vTaskSuspend+0xd4>)
 8014488:	681b      	ldr	r3, [r3, #0]
 801448a:	e000      	b.n	801448e <vTaskSuspend+0x1a>
 801448c:	687b      	ldr	r3, [r7, #4]
 801448e:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014490:	68fb      	ldr	r3, [r7, #12]
 8014492:	3304      	adds	r3, #4
 8014494:	4618      	mov	r0, r3
 8014496:	f7ff f847 	bl	8013528 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801449a:	68fb      	ldr	r3, [r7, #12]
 801449c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801449e:	2b00      	cmp	r3, #0
 80144a0:	d004      	beq.n	80144ac <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80144a2:	68fb      	ldr	r3, [r7, #12]
 80144a4:	3318      	adds	r3, #24
 80144a6:	4618      	mov	r0, r3
 80144a8:	f7ff f83e 	bl	8013528 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80144ac:	68fb      	ldr	r3, [r7, #12]
 80144ae:	3304      	adds	r3, #4
 80144b0:	4619      	mov	r1, r3
 80144b2:	4826      	ldr	r0, [pc, #152]	; (801454c <vTaskSuspend+0xd8>)
 80144b4:	f7fe ffdb 	bl	801346e <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80144b8:	68fb      	ldr	r3, [r7, #12]
 80144ba:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80144be:	b2db      	uxtb	r3, r3
 80144c0:	2b01      	cmp	r3, #1
 80144c2:	d103      	bne.n	80144cc <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80144c4:	68fb      	ldr	r3, [r7, #12]
 80144c6:	2200      	movs	r2, #0
 80144c8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 80144cc:	f001 fb92 	bl	8015bf4 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 80144d0:	4b1f      	ldr	r3, [pc, #124]	; (8014550 <vTaskSuspend+0xdc>)
 80144d2:	681b      	ldr	r3, [r3, #0]
 80144d4:	2b00      	cmp	r3, #0
 80144d6:	d005      	beq.n	80144e4 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 80144d8:	f001 fb5c 	bl	8015b94 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 80144dc:	f000 fdaa 	bl	8015034 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 80144e0:	f001 fb88 	bl	8015bf4 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 80144e4:	4b18      	ldr	r3, [pc, #96]	; (8014548 <vTaskSuspend+0xd4>)
 80144e6:	681b      	ldr	r3, [r3, #0]
 80144e8:	68fa      	ldr	r2, [r7, #12]
 80144ea:	429a      	cmp	r2, r3
 80144ec:	d127      	bne.n	801453e <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 80144ee:	4b18      	ldr	r3, [pc, #96]	; (8014550 <vTaskSuspend+0xdc>)
 80144f0:	681b      	ldr	r3, [r3, #0]
 80144f2:	2b00      	cmp	r3, #0
 80144f4:	d017      	beq.n	8014526 <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 80144f6:	4b17      	ldr	r3, [pc, #92]	; (8014554 <vTaskSuspend+0xe0>)
 80144f8:	681b      	ldr	r3, [r3, #0]
 80144fa:	2b00      	cmp	r3, #0
 80144fc:	d00a      	beq.n	8014514 <vTaskSuspend+0xa0>
	__asm volatile
 80144fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014502:	f383 8811 	msr	BASEPRI, r3
 8014506:	f3bf 8f6f 	isb	sy
 801450a:	f3bf 8f4f 	dsb	sy
 801450e:	60bb      	str	r3, [r7, #8]
}
 8014510:	bf00      	nop
 8014512:	e7fe      	b.n	8014512 <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 8014514:	4b10      	ldr	r3, [pc, #64]	; (8014558 <vTaskSuspend+0xe4>)
 8014516:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801451a:	601a      	str	r2, [r3, #0]
 801451c:	f3bf 8f4f 	dsb	sy
 8014520:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014524:	e00b      	b.n	801453e <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8014526:	4b09      	ldr	r3, [pc, #36]	; (801454c <vTaskSuspend+0xd8>)
 8014528:	681a      	ldr	r2, [r3, #0]
 801452a:	4b0c      	ldr	r3, [pc, #48]	; (801455c <vTaskSuspend+0xe8>)
 801452c:	681b      	ldr	r3, [r3, #0]
 801452e:	429a      	cmp	r2, r3
 8014530:	d103      	bne.n	801453a <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 8014532:	4b05      	ldr	r3, [pc, #20]	; (8014548 <vTaskSuspend+0xd4>)
 8014534:	2200      	movs	r2, #0
 8014536:	601a      	str	r2, [r3, #0]
	}
 8014538:	e001      	b.n	801453e <vTaskSuspend+0xca>
					vTaskSwitchContext();
 801453a:	f000 fa91 	bl	8014a60 <vTaskSwitchContext>
	}
 801453e:	bf00      	nop
 8014540:	3710      	adds	r7, #16
 8014542:	46bd      	mov	sp, r7
 8014544:	bd80      	pop	{r7, pc}
 8014546:	bf00      	nop
 8014548:	240017c8 	.word	0x240017c8
 801454c:	24001c88 	.word	0x24001c88
 8014550:	24001ca8 	.word	0x24001ca8
 8014554:	24001cc4 	.word	0x24001cc4
 8014558:	e000ed04 	.word	0xe000ed04
 801455c:	24001c9c 	.word	0x24001c9c

08014560 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8014560:	b480      	push	{r7}
 8014562:	b087      	sub	sp, #28
 8014564:	af00      	add	r7, sp, #0
 8014566:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8014568:	2300      	movs	r3, #0
 801456a:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 801456c:	687b      	ldr	r3, [r7, #4]
 801456e:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8014570:	687b      	ldr	r3, [r7, #4]
 8014572:	2b00      	cmp	r3, #0
 8014574:	d10a      	bne.n	801458c <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 8014576:	f04f 0350 	mov.w	r3, #80	; 0x50
 801457a:	f383 8811 	msr	BASEPRI, r3
 801457e:	f3bf 8f6f 	isb	sy
 8014582:	f3bf 8f4f 	dsb	sy
 8014586:	60fb      	str	r3, [r7, #12]
}
 8014588:	bf00      	nop
 801458a:	e7fe      	b.n	801458a <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 801458c:	693b      	ldr	r3, [r7, #16]
 801458e:	695b      	ldr	r3, [r3, #20]
 8014590:	4a0a      	ldr	r2, [pc, #40]	; (80145bc <prvTaskIsTaskSuspended+0x5c>)
 8014592:	4293      	cmp	r3, r2
 8014594:	d10a      	bne.n	80145ac <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8014596:	693b      	ldr	r3, [r7, #16]
 8014598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801459a:	4a09      	ldr	r2, [pc, #36]	; (80145c0 <prvTaskIsTaskSuspended+0x60>)
 801459c:	4293      	cmp	r3, r2
 801459e:	d005      	beq.n	80145ac <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 80145a0:	693b      	ldr	r3, [r7, #16]
 80145a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80145a4:	2b00      	cmp	r3, #0
 80145a6:	d101      	bne.n	80145ac <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 80145a8:	2301      	movs	r3, #1
 80145aa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80145ac:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80145ae:	4618      	mov	r0, r3
 80145b0:	371c      	adds	r7, #28
 80145b2:	46bd      	mov	sp, r7
 80145b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145b8:	4770      	bx	lr
 80145ba:	bf00      	nop
 80145bc:	24001c88 	.word	0x24001c88
 80145c0:	24001c5c 	.word	0x24001c5c

080145c4 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 80145c4:	b580      	push	{r7, lr}
 80145c6:	b08a      	sub	sp, #40	; 0x28
 80145c8:	af00      	add	r7, sp, #0
 80145ca:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 80145cc:	2300      	movs	r3, #0
 80145ce:	627b      	str	r3, [r7, #36]	; 0x24
	TCB_t * const pxTCB = xTaskToResume;
 80145d0:	687b      	ldr	r3, [r7, #4]
 80145d2:	623b      	str	r3, [r7, #32]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
 80145d4:	687b      	ldr	r3, [r7, #4]
 80145d6:	2b00      	cmp	r3, #0
 80145d8:	d10a      	bne.n	80145f0 <xTaskResumeFromISR+0x2c>
	__asm volatile
 80145da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80145de:	f383 8811 	msr	BASEPRI, r3
 80145e2:	f3bf 8f6f 	isb	sy
 80145e6:	f3bf 8f4f 	dsb	sy
 80145ea:	61bb      	str	r3, [r7, #24]
}
 80145ec:	bf00      	nop
 80145ee:	e7fe      	b.n	80145ee <xTaskResumeFromISR+0x2a>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80145f0:	f001 fbb2 	bl	8015d58 <vPortValidateInterruptPriority>
	__asm volatile
 80145f4:	f3ef 8211 	mrs	r2, BASEPRI
 80145f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80145fc:	f383 8811 	msr	BASEPRI, r3
 8014600:	f3bf 8f6f 	isb	sy
 8014604:	f3bf 8f4f 	dsb	sy
 8014608:	617a      	str	r2, [r7, #20]
 801460a:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 801460c:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801460e:	61fb      	str	r3, [r7, #28]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8014610:	6a38      	ldr	r0, [r7, #32]
 8014612:	f7ff ffa5 	bl	8014560 <prvTaskIsTaskSuspended>
 8014616:	4603      	mov	r3, r0
 8014618:	2b00      	cmp	r3, #0
 801461a:	d030      	beq.n	801467e <xTaskResumeFromISR+0xba>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801461c:	4b1d      	ldr	r3, [pc, #116]	; (8014694 <xTaskResumeFromISR+0xd0>)
 801461e:	681b      	ldr	r3, [r3, #0]
 8014620:	2b00      	cmp	r3, #0
 8014622:	d126      	bne.n	8014672 <xTaskResumeFromISR+0xae>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8014624:	6a3b      	ldr	r3, [r7, #32]
 8014626:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014628:	4b1b      	ldr	r3, [pc, #108]	; (8014698 <xTaskResumeFromISR+0xd4>)
 801462a:	681b      	ldr	r3, [r3, #0]
 801462c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801462e:	429a      	cmp	r2, r3
 8014630:	d301      	bcc.n	8014636 <xTaskResumeFromISR+0x72>
					{
						xYieldRequired = pdTRUE;
 8014632:	2301      	movs	r3, #1
 8014634:	627b      	str	r3, [r7, #36]	; 0x24
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014636:	6a3b      	ldr	r3, [r7, #32]
 8014638:	3304      	adds	r3, #4
 801463a:	4618      	mov	r0, r3
 801463c:	f7fe ff74 	bl	8013528 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8014640:	6a3b      	ldr	r3, [r7, #32]
 8014642:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014644:	4b15      	ldr	r3, [pc, #84]	; (801469c <xTaskResumeFromISR+0xd8>)
 8014646:	681b      	ldr	r3, [r3, #0]
 8014648:	429a      	cmp	r2, r3
 801464a:	d903      	bls.n	8014654 <xTaskResumeFromISR+0x90>
 801464c:	6a3b      	ldr	r3, [r7, #32]
 801464e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014650:	4a12      	ldr	r2, [pc, #72]	; (801469c <xTaskResumeFromISR+0xd8>)
 8014652:	6013      	str	r3, [r2, #0]
 8014654:	6a3b      	ldr	r3, [r7, #32]
 8014656:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014658:	4613      	mov	r3, r2
 801465a:	009b      	lsls	r3, r3, #2
 801465c:	4413      	add	r3, r2
 801465e:	009b      	lsls	r3, r3, #2
 8014660:	4a0f      	ldr	r2, [pc, #60]	; (80146a0 <xTaskResumeFromISR+0xdc>)
 8014662:	441a      	add	r2, r3
 8014664:	6a3b      	ldr	r3, [r7, #32]
 8014666:	3304      	adds	r3, #4
 8014668:	4619      	mov	r1, r3
 801466a:	4610      	mov	r0, r2
 801466c:	f7fe feff 	bl	801346e <vListInsertEnd>
 8014670:	e005      	b.n	801467e <xTaskResumeFromISR+0xba>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8014672:	6a3b      	ldr	r3, [r7, #32]
 8014674:	3318      	adds	r3, #24
 8014676:	4619      	mov	r1, r3
 8014678:	480a      	ldr	r0, [pc, #40]	; (80146a4 <xTaskResumeFromISR+0xe0>)
 801467a:	f7fe fef8 	bl	801346e <vListInsertEnd>
 801467e:	69fb      	ldr	r3, [r7, #28]
 8014680:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8014682:	68fb      	ldr	r3, [r7, #12]
 8014684:	f383 8811 	msr	BASEPRI, r3
}
 8014688:	bf00      	nop
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 801468a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 801468c:	4618      	mov	r0, r3
 801468e:	3728      	adds	r7, #40	; 0x28
 8014690:	46bd      	mov	sp, r7
 8014692:	bd80      	pop	{r7, pc}
 8014694:	24001cc4 	.word	0x24001cc4
 8014698:	240017c8 	.word	0x240017c8
 801469c:	24001ca4 	.word	0x24001ca4
 80146a0:	240017cc 	.word	0x240017cc
 80146a4:	24001c5c 	.word	0x24001c5c

080146a8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80146a8:	b580      	push	{r7, lr}
 80146aa:	b08a      	sub	sp, #40	; 0x28
 80146ac:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80146ae:	2300      	movs	r3, #0
 80146b0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80146b2:	2300      	movs	r3, #0
 80146b4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80146b6:	463a      	mov	r2, r7
 80146b8:	1d39      	adds	r1, r7, #4
 80146ba:	f107 0308 	add.w	r3, r7, #8
 80146be:	4618      	mov	r0, r3
 80146c0:	f7fe fc86 	bl	8012fd0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80146c4:	6839      	ldr	r1, [r7, #0]
 80146c6:	687b      	ldr	r3, [r7, #4]
 80146c8:	68ba      	ldr	r2, [r7, #8]
 80146ca:	9202      	str	r2, [sp, #8]
 80146cc:	9301      	str	r3, [sp, #4]
 80146ce:	2300      	movs	r3, #0
 80146d0:	9300      	str	r3, [sp, #0]
 80146d2:	2300      	movs	r3, #0
 80146d4:	460a      	mov	r2, r1
 80146d6:	4921      	ldr	r1, [pc, #132]	; (801475c <vTaskStartScheduler+0xb4>)
 80146d8:	4821      	ldr	r0, [pc, #132]	; (8014760 <vTaskStartScheduler+0xb8>)
 80146da:	f7ff fcf5 	bl	80140c8 <xTaskCreateStatic>
 80146de:	4603      	mov	r3, r0
 80146e0:	4a20      	ldr	r2, [pc, #128]	; (8014764 <vTaskStartScheduler+0xbc>)
 80146e2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80146e4:	4b1f      	ldr	r3, [pc, #124]	; (8014764 <vTaskStartScheduler+0xbc>)
 80146e6:	681b      	ldr	r3, [r3, #0]
 80146e8:	2b00      	cmp	r3, #0
 80146ea:	d002      	beq.n	80146f2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80146ec:	2301      	movs	r3, #1
 80146ee:	617b      	str	r3, [r7, #20]
 80146f0:	e001      	b.n	80146f6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80146f2:	2300      	movs	r3, #0
 80146f4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80146f6:	697b      	ldr	r3, [r7, #20]
 80146f8:	2b01      	cmp	r3, #1
 80146fa:	d102      	bne.n	8014702 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80146fc:	f000 fdb2 	bl	8015264 <xTimerCreateTimerTask>
 8014700:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8014702:	697b      	ldr	r3, [r7, #20]
 8014704:	2b01      	cmp	r3, #1
 8014706:	d116      	bne.n	8014736 <vTaskStartScheduler+0x8e>
	__asm volatile
 8014708:	f04f 0350 	mov.w	r3, #80	; 0x50
 801470c:	f383 8811 	msr	BASEPRI, r3
 8014710:	f3bf 8f6f 	isb	sy
 8014714:	f3bf 8f4f 	dsb	sy
 8014718:	613b      	str	r3, [r7, #16]
}
 801471a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801471c:	4b12      	ldr	r3, [pc, #72]	; (8014768 <vTaskStartScheduler+0xc0>)
 801471e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014722:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8014724:	4b11      	ldr	r3, [pc, #68]	; (801476c <vTaskStartScheduler+0xc4>)
 8014726:	2201      	movs	r2, #1
 8014728:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801472a:	4b11      	ldr	r3, [pc, #68]	; (8014770 <vTaskStartScheduler+0xc8>)
 801472c:	2200      	movs	r2, #0
 801472e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8014730:	f001 f98e 	bl	8015a50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8014734:	e00e      	b.n	8014754 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8014736:	697b      	ldr	r3, [r7, #20]
 8014738:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801473c:	d10a      	bne.n	8014754 <vTaskStartScheduler+0xac>
	__asm volatile
 801473e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014742:	f383 8811 	msr	BASEPRI, r3
 8014746:	f3bf 8f6f 	isb	sy
 801474a:	f3bf 8f4f 	dsb	sy
 801474e:	60fb      	str	r3, [r7, #12]
}
 8014750:	bf00      	nop
 8014752:	e7fe      	b.n	8014752 <vTaskStartScheduler+0xaa>
}
 8014754:	bf00      	nop
 8014756:	3718      	adds	r7, #24
 8014758:	46bd      	mov	sp, r7
 801475a:	bd80      	pop	{r7, pc}
 801475c:	08016ebc 	.word	0x08016ebc
 8014760:	08014ec9 	.word	0x08014ec9
 8014764:	24001cc0 	.word	0x24001cc0
 8014768:	24001cbc 	.word	0x24001cbc
 801476c:	24001ca8 	.word	0x24001ca8
 8014770:	24001ca0 	.word	0x24001ca0

08014774 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8014774:	b480      	push	{r7}
 8014776:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8014778:	4b04      	ldr	r3, [pc, #16]	; (801478c <vTaskSuspendAll+0x18>)
 801477a:	681b      	ldr	r3, [r3, #0]
 801477c:	3301      	adds	r3, #1
 801477e:	4a03      	ldr	r2, [pc, #12]	; (801478c <vTaskSuspendAll+0x18>)
 8014780:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8014782:	bf00      	nop
 8014784:	46bd      	mov	sp, r7
 8014786:	f85d 7b04 	ldr.w	r7, [sp], #4
 801478a:	4770      	bx	lr
 801478c:	24001cc4 	.word	0x24001cc4

08014790 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8014790:	b580      	push	{r7, lr}
 8014792:	b084      	sub	sp, #16
 8014794:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8014796:	2300      	movs	r3, #0
 8014798:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801479a:	2300      	movs	r3, #0
 801479c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801479e:	4b42      	ldr	r3, [pc, #264]	; (80148a8 <xTaskResumeAll+0x118>)
 80147a0:	681b      	ldr	r3, [r3, #0]
 80147a2:	2b00      	cmp	r3, #0
 80147a4:	d10a      	bne.n	80147bc <xTaskResumeAll+0x2c>
	__asm volatile
 80147a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80147aa:	f383 8811 	msr	BASEPRI, r3
 80147ae:	f3bf 8f6f 	isb	sy
 80147b2:	f3bf 8f4f 	dsb	sy
 80147b6:	603b      	str	r3, [r7, #0]
}
 80147b8:	bf00      	nop
 80147ba:	e7fe      	b.n	80147ba <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80147bc:	f001 f9ea 	bl	8015b94 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80147c0:	4b39      	ldr	r3, [pc, #228]	; (80148a8 <xTaskResumeAll+0x118>)
 80147c2:	681b      	ldr	r3, [r3, #0]
 80147c4:	3b01      	subs	r3, #1
 80147c6:	4a38      	ldr	r2, [pc, #224]	; (80148a8 <xTaskResumeAll+0x118>)
 80147c8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80147ca:	4b37      	ldr	r3, [pc, #220]	; (80148a8 <xTaskResumeAll+0x118>)
 80147cc:	681b      	ldr	r3, [r3, #0]
 80147ce:	2b00      	cmp	r3, #0
 80147d0:	d162      	bne.n	8014898 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80147d2:	4b36      	ldr	r3, [pc, #216]	; (80148ac <xTaskResumeAll+0x11c>)
 80147d4:	681b      	ldr	r3, [r3, #0]
 80147d6:	2b00      	cmp	r3, #0
 80147d8:	d05e      	beq.n	8014898 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80147da:	e02f      	b.n	801483c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80147dc:	4b34      	ldr	r3, [pc, #208]	; (80148b0 <xTaskResumeAll+0x120>)
 80147de:	68db      	ldr	r3, [r3, #12]
 80147e0:	68db      	ldr	r3, [r3, #12]
 80147e2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80147e4:	68fb      	ldr	r3, [r7, #12]
 80147e6:	3318      	adds	r3, #24
 80147e8:	4618      	mov	r0, r3
 80147ea:	f7fe fe9d 	bl	8013528 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80147ee:	68fb      	ldr	r3, [r7, #12]
 80147f0:	3304      	adds	r3, #4
 80147f2:	4618      	mov	r0, r3
 80147f4:	f7fe fe98 	bl	8013528 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80147f8:	68fb      	ldr	r3, [r7, #12]
 80147fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80147fc:	4b2d      	ldr	r3, [pc, #180]	; (80148b4 <xTaskResumeAll+0x124>)
 80147fe:	681b      	ldr	r3, [r3, #0]
 8014800:	429a      	cmp	r2, r3
 8014802:	d903      	bls.n	801480c <xTaskResumeAll+0x7c>
 8014804:	68fb      	ldr	r3, [r7, #12]
 8014806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014808:	4a2a      	ldr	r2, [pc, #168]	; (80148b4 <xTaskResumeAll+0x124>)
 801480a:	6013      	str	r3, [r2, #0]
 801480c:	68fb      	ldr	r3, [r7, #12]
 801480e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014810:	4613      	mov	r3, r2
 8014812:	009b      	lsls	r3, r3, #2
 8014814:	4413      	add	r3, r2
 8014816:	009b      	lsls	r3, r3, #2
 8014818:	4a27      	ldr	r2, [pc, #156]	; (80148b8 <xTaskResumeAll+0x128>)
 801481a:	441a      	add	r2, r3
 801481c:	68fb      	ldr	r3, [r7, #12]
 801481e:	3304      	adds	r3, #4
 8014820:	4619      	mov	r1, r3
 8014822:	4610      	mov	r0, r2
 8014824:	f7fe fe23 	bl	801346e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8014828:	68fb      	ldr	r3, [r7, #12]
 801482a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801482c:	4b23      	ldr	r3, [pc, #140]	; (80148bc <xTaskResumeAll+0x12c>)
 801482e:	681b      	ldr	r3, [r3, #0]
 8014830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014832:	429a      	cmp	r2, r3
 8014834:	d302      	bcc.n	801483c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8014836:	4b22      	ldr	r3, [pc, #136]	; (80148c0 <xTaskResumeAll+0x130>)
 8014838:	2201      	movs	r2, #1
 801483a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801483c:	4b1c      	ldr	r3, [pc, #112]	; (80148b0 <xTaskResumeAll+0x120>)
 801483e:	681b      	ldr	r3, [r3, #0]
 8014840:	2b00      	cmp	r3, #0
 8014842:	d1cb      	bne.n	80147dc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8014844:	68fb      	ldr	r3, [r7, #12]
 8014846:	2b00      	cmp	r3, #0
 8014848:	d001      	beq.n	801484e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801484a:	f000 fbf3 	bl	8015034 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801484e:	4b1d      	ldr	r3, [pc, #116]	; (80148c4 <xTaskResumeAll+0x134>)
 8014850:	681b      	ldr	r3, [r3, #0]
 8014852:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8014854:	687b      	ldr	r3, [r7, #4]
 8014856:	2b00      	cmp	r3, #0
 8014858:	d010      	beq.n	801487c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801485a:	f000 f847 	bl	80148ec <xTaskIncrementTick>
 801485e:	4603      	mov	r3, r0
 8014860:	2b00      	cmp	r3, #0
 8014862:	d002      	beq.n	801486a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8014864:	4b16      	ldr	r3, [pc, #88]	; (80148c0 <xTaskResumeAll+0x130>)
 8014866:	2201      	movs	r2, #1
 8014868:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 801486a:	687b      	ldr	r3, [r7, #4]
 801486c:	3b01      	subs	r3, #1
 801486e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8014870:	687b      	ldr	r3, [r7, #4]
 8014872:	2b00      	cmp	r3, #0
 8014874:	d1f1      	bne.n	801485a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8014876:	4b13      	ldr	r3, [pc, #76]	; (80148c4 <xTaskResumeAll+0x134>)
 8014878:	2200      	movs	r2, #0
 801487a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801487c:	4b10      	ldr	r3, [pc, #64]	; (80148c0 <xTaskResumeAll+0x130>)
 801487e:	681b      	ldr	r3, [r3, #0]
 8014880:	2b00      	cmp	r3, #0
 8014882:	d009      	beq.n	8014898 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8014884:	2301      	movs	r3, #1
 8014886:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8014888:	4b0f      	ldr	r3, [pc, #60]	; (80148c8 <xTaskResumeAll+0x138>)
 801488a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801488e:	601a      	str	r2, [r3, #0]
 8014890:	f3bf 8f4f 	dsb	sy
 8014894:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8014898:	f001 f9ac 	bl	8015bf4 <vPortExitCritical>

	return xAlreadyYielded;
 801489c:	68bb      	ldr	r3, [r7, #8]
}
 801489e:	4618      	mov	r0, r3
 80148a0:	3710      	adds	r7, #16
 80148a2:	46bd      	mov	sp, r7
 80148a4:	bd80      	pop	{r7, pc}
 80148a6:	bf00      	nop
 80148a8:	24001cc4 	.word	0x24001cc4
 80148ac:	24001c9c 	.word	0x24001c9c
 80148b0:	24001c5c 	.word	0x24001c5c
 80148b4:	24001ca4 	.word	0x24001ca4
 80148b8:	240017cc 	.word	0x240017cc
 80148bc:	240017c8 	.word	0x240017c8
 80148c0:	24001cb0 	.word	0x24001cb0
 80148c4:	24001cac 	.word	0x24001cac
 80148c8:	e000ed04 	.word	0xe000ed04

080148cc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80148cc:	b480      	push	{r7}
 80148ce:	b083      	sub	sp, #12
 80148d0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80148d2:	4b05      	ldr	r3, [pc, #20]	; (80148e8 <xTaskGetTickCount+0x1c>)
 80148d4:	681b      	ldr	r3, [r3, #0]
 80148d6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80148d8:	687b      	ldr	r3, [r7, #4]
}
 80148da:	4618      	mov	r0, r3
 80148dc:	370c      	adds	r7, #12
 80148de:	46bd      	mov	sp, r7
 80148e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148e4:	4770      	bx	lr
 80148e6:	bf00      	nop
 80148e8:	24001ca0 	.word	0x24001ca0

080148ec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80148ec:	b580      	push	{r7, lr}
 80148ee:	b086      	sub	sp, #24
 80148f0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80148f2:	2300      	movs	r3, #0
 80148f4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80148f6:	4b4f      	ldr	r3, [pc, #316]	; (8014a34 <xTaskIncrementTick+0x148>)
 80148f8:	681b      	ldr	r3, [r3, #0]
 80148fa:	2b00      	cmp	r3, #0
 80148fc:	f040 808f 	bne.w	8014a1e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8014900:	4b4d      	ldr	r3, [pc, #308]	; (8014a38 <xTaskIncrementTick+0x14c>)
 8014902:	681b      	ldr	r3, [r3, #0]
 8014904:	3301      	adds	r3, #1
 8014906:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8014908:	4a4b      	ldr	r2, [pc, #300]	; (8014a38 <xTaskIncrementTick+0x14c>)
 801490a:	693b      	ldr	r3, [r7, #16]
 801490c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801490e:	693b      	ldr	r3, [r7, #16]
 8014910:	2b00      	cmp	r3, #0
 8014912:	d120      	bne.n	8014956 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8014914:	4b49      	ldr	r3, [pc, #292]	; (8014a3c <xTaskIncrementTick+0x150>)
 8014916:	681b      	ldr	r3, [r3, #0]
 8014918:	681b      	ldr	r3, [r3, #0]
 801491a:	2b00      	cmp	r3, #0
 801491c:	d00a      	beq.n	8014934 <xTaskIncrementTick+0x48>
	__asm volatile
 801491e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014922:	f383 8811 	msr	BASEPRI, r3
 8014926:	f3bf 8f6f 	isb	sy
 801492a:	f3bf 8f4f 	dsb	sy
 801492e:	603b      	str	r3, [r7, #0]
}
 8014930:	bf00      	nop
 8014932:	e7fe      	b.n	8014932 <xTaskIncrementTick+0x46>
 8014934:	4b41      	ldr	r3, [pc, #260]	; (8014a3c <xTaskIncrementTick+0x150>)
 8014936:	681b      	ldr	r3, [r3, #0]
 8014938:	60fb      	str	r3, [r7, #12]
 801493a:	4b41      	ldr	r3, [pc, #260]	; (8014a40 <xTaskIncrementTick+0x154>)
 801493c:	681b      	ldr	r3, [r3, #0]
 801493e:	4a3f      	ldr	r2, [pc, #252]	; (8014a3c <xTaskIncrementTick+0x150>)
 8014940:	6013      	str	r3, [r2, #0]
 8014942:	4a3f      	ldr	r2, [pc, #252]	; (8014a40 <xTaskIncrementTick+0x154>)
 8014944:	68fb      	ldr	r3, [r7, #12]
 8014946:	6013      	str	r3, [r2, #0]
 8014948:	4b3e      	ldr	r3, [pc, #248]	; (8014a44 <xTaskIncrementTick+0x158>)
 801494a:	681b      	ldr	r3, [r3, #0]
 801494c:	3301      	adds	r3, #1
 801494e:	4a3d      	ldr	r2, [pc, #244]	; (8014a44 <xTaskIncrementTick+0x158>)
 8014950:	6013      	str	r3, [r2, #0]
 8014952:	f000 fb6f 	bl	8015034 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8014956:	4b3c      	ldr	r3, [pc, #240]	; (8014a48 <xTaskIncrementTick+0x15c>)
 8014958:	681b      	ldr	r3, [r3, #0]
 801495a:	693a      	ldr	r2, [r7, #16]
 801495c:	429a      	cmp	r2, r3
 801495e:	d349      	bcc.n	80149f4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014960:	4b36      	ldr	r3, [pc, #216]	; (8014a3c <xTaskIncrementTick+0x150>)
 8014962:	681b      	ldr	r3, [r3, #0]
 8014964:	681b      	ldr	r3, [r3, #0]
 8014966:	2b00      	cmp	r3, #0
 8014968:	d104      	bne.n	8014974 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801496a:	4b37      	ldr	r3, [pc, #220]	; (8014a48 <xTaskIncrementTick+0x15c>)
 801496c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014970:	601a      	str	r2, [r3, #0]
					break;
 8014972:	e03f      	b.n	80149f4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014974:	4b31      	ldr	r3, [pc, #196]	; (8014a3c <xTaskIncrementTick+0x150>)
 8014976:	681b      	ldr	r3, [r3, #0]
 8014978:	68db      	ldr	r3, [r3, #12]
 801497a:	68db      	ldr	r3, [r3, #12]
 801497c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801497e:	68bb      	ldr	r3, [r7, #8]
 8014980:	685b      	ldr	r3, [r3, #4]
 8014982:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8014984:	693a      	ldr	r2, [r7, #16]
 8014986:	687b      	ldr	r3, [r7, #4]
 8014988:	429a      	cmp	r2, r3
 801498a:	d203      	bcs.n	8014994 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801498c:	4a2e      	ldr	r2, [pc, #184]	; (8014a48 <xTaskIncrementTick+0x15c>)
 801498e:	687b      	ldr	r3, [r7, #4]
 8014990:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8014992:	e02f      	b.n	80149f4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014994:	68bb      	ldr	r3, [r7, #8]
 8014996:	3304      	adds	r3, #4
 8014998:	4618      	mov	r0, r3
 801499a:	f7fe fdc5 	bl	8013528 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801499e:	68bb      	ldr	r3, [r7, #8]
 80149a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80149a2:	2b00      	cmp	r3, #0
 80149a4:	d004      	beq.n	80149b0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80149a6:	68bb      	ldr	r3, [r7, #8]
 80149a8:	3318      	adds	r3, #24
 80149aa:	4618      	mov	r0, r3
 80149ac:	f7fe fdbc 	bl	8013528 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80149b0:	68bb      	ldr	r3, [r7, #8]
 80149b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80149b4:	4b25      	ldr	r3, [pc, #148]	; (8014a4c <xTaskIncrementTick+0x160>)
 80149b6:	681b      	ldr	r3, [r3, #0]
 80149b8:	429a      	cmp	r2, r3
 80149ba:	d903      	bls.n	80149c4 <xTaskIncrementTick+0xd8>
 80149bc:	68bb      	ldr	r3, [r7, #8]
 80149be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80149c0:	4a22      	ldr	r2, [pc, #136]	; (8014a4c <xTaskIncrementTick+0x160>)
 80149c2:	6013      	str	r3, [r2, #0]
 80149c4:	68bb      	ldr	r3, [r7, #8]
 80149c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80149c8:	4613      	mov	r3, r2
 80149ca:	009b      	lsls	r3, r3, #2
 80149cc:	4413      	add	r3, r2
 80149ce:	009b      	lsls	r3, r3, #2
 80149d0:	4a1f      	ldr	r2, [pc, #124]	; (8014a50 <xTaskIncrementTick+0x164>)
 80149d2:	441a      	add	r2, r3
 80149d4:	68bb      	ldr	r3, [r7, #8]
 80149d6:	3304      	adds	r3, #4
 80149d8:	4619      	mov	r1, r3
 80149da:	4610      	mov	r0, r2
 80149dc:	f7fe fd47 	bl	801346e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80149e0:	68bb      	ldr	r3, [r7, #8]
 80149e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80149e4:	4b1b      	ldr	r3, [pc, #108]	; (8014a54 <xTaskIncrementTick+0x168>)
 80149e6:	681b      	ldr	r3, [r3, #0]
 80149e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80149ea:	429a      	cmp	r2, r3
 80149ec:	d3b8      	bcc.n	8014960 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80149ee:	2301      	movs	r3, #1
 80149f0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80149f2:	e7b5      	b.n	8014960 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80149f4:	4b17      	ldr	r3, [pc, #92]	; (8014a54 <xTaskIncrementTick+0x168>)
 80149f6:	681b      	ldr	r3, [r3, #0]
 80149f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80149fa:	4915      	ldr	r1, [pc, #84]	; (8014a50 <xTaskIncrementTick+0x164>)
 80149fc:	4613      	mov	r3, r2
 80149fe:	009b      	lsls	r3, r3, #2
 8014a00:	4413      	add	r3, r2
 8014a02:	009b      	lsls	r3, r3, #2
 8014a04:	440b      	add	r3, r1
 8014a06:	681b      	ldr	r3, [r3, #0]
 8014a08:	2b01      	cmp	r3, #1
 8014a0a:	d901      	bls.n	8014a10 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8014a0c:	2301      	movs	r3, #1
 8014a0e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8014a10:	4b11      	ldr	r3, [pc, #68]	; (8014a58 <xTaskIncrementTick+0x16c>)
 8014a12:	681b      	ldr	r3, [r3, #0]
 8014a14:	2b00      	cmp	r3, #0
 8014a16:	d007      	beq.n	8014a28 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8014a18:	2301      	movs	r3, #1
 8014a1a:	617b      	str	r3, [r7, #20]
 8014a1c:	e004      	b.n	8014a28 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8014a1e:	4b0f      	ldr	r3, [pc, #60]	; (8014a5c <xTaskIncrementTick+0x170>)
 8014a20:	681b      	ldr	r3, [r3, #0]
 8014a22:	3301      	adds	r3, #1
 8014a24:	4a0d      	ldr	r2, [pc, #52]	; (8014a5c <xTaskIncrementTick+0x170>)
 8014a26:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8014a28:	697b      	ldr	r3, [r7, #20]
}
 8014a2a:	4618      	mov	r0, r3
 8014a2c:	3718      	adds	r7, #24
 8014a2e:	46bd      	mov	sp, r7
 8014a30:	bd80      	pop	{r7, pc}
 8014a32:	bf00      	nop
 8014a34:	24001cc4 	.word	0x24001cc4
 8014a38:	24001ca0 	.word	0x24001ca0
 8014a3c:	24001c54 	.word	0x24001c54
 8014a40:	24001c58 	.word	0x24001c58
 8014a44:	24001cb4 	.word	0x24001cb4
 8014a48:	24001cbc 	.word	0x24001cbc
 8014a4c:	24001ca4 	.word	0x24001ca4
 8014a50:	240017cc 	.word	0x240017cc
 8014a54:	240017c8 	.word	0x240017c8
 8014a58:	24001cb0 	.word	0x24001cb0
 8014a5c:	24001cac 	.word	0x24001cac

08014a60 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8014a60:	b480      	push	{r7}
 8014a62:	b085      	sub	sp, #20
 8014a64:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8014a66:	4b28      	ldr	r3, [pc, #160]	; (8014b08 <vTaskSwitchContext+0xa8>)
 8014a68:	681b      	ldr	r3, [r3, #0]
 8014a6a:	2b00      	cmp	r3, #0
 8014a6c:	d003      	beq.n	8014a76 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8014a6e:	4b27      	ldr	r3, [pc, #156]	; (8014b0c <vTaskSwitchContext+0xac>)
 8014a70:	2201      	movs	r2, #1
 8014a72:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8014a74:	e041      	b.n	8014afa <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8014a76:	4b25      	ldr	r3, [pc, #148]	; (8014b0c <vTaskSwitchContext+0xac>)
 8014a78:	2200      	movs	r2, #0
 8014a7a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014a7c:	4b24      	ldr	r3, [pc, #144]	; (8014b10 <vTaskSwitchContext+0xb0>)
 8014a7e:	681b      	ldr	r3, [r3, #0]
 8014a80:	60fb      	str	r3, [r7, #12]
 8014a82:	e010      	b.n	8014aa6 <vTaskSwitchContext+0x46>
 8014a84:	68fb      	ldr	r3, [r7, #12]
 8014a86:	2b00      	cmp	r3, #0
 8014a88:	d10a      	bne.n	8014aa0 <vTaskSwitchContext+0x40>
	__asm volatile
 8014a8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a8e:	f383 8811 	msr	BASEPRI, r3
 8014a92:	f3bf 8f6f 	isb	sy
 8014a96:	f3bf 8f4f 	dsb	sy
 8014a9a:	607b      	str	r3, [r7, #4]
}
 8014a9c:	bf00      	nop
 8014a9e:	e7fe      	b.n	8014a9e <vTaskSwitchContext+0x3e>
 8014aa0:	68fb      	ldr	r3, [r7, #12]
 8014aa2:	3b01      	subs	r3, #1
 8014aa4:	60fb      	str	r3, [r7, #12]
 8014aa6:	491b      	ldr	r1, [pc, #108]	; (8014b14 <vTaskSwitchContext+0xb4>)
 8014aa8:	68fa      	ldr	r2, [r7, #12]
 8014aaa:	4613      	mov	r3, r2
 8014aac:	009b      	lsls	r3, r3, #2
 8014aae:	4413      	add	r3, r2
 8014ab0:	009b      	lsls	r3, r3, #2
 8014ab2:	440b      	add	r3, r1
 8014ab4:	681b      	ldr	r3, [r3, #0]
 8014ab6:	2b00      	cmp	r3, #0
 8014ab8:	d0e4      	beq.n	8014a84 <vTaskSwitchContext+0x24>
 8014aba:	68fa      	ldr	r2, [r7, #12]
 8014abc:	4613      	mov	r3, r2
 8014abe:	009b      	lsls	r3, r3, #2
 8014ac0:	4413      	add	r3, r2
 8014ac2:	009b      	lsls	r3, r3, #2
 8014ac4:	4a13      	ldr	r2, [pc, #76]	; (8014b14 <vTaskSwitchContext+0xb4>)
 8014ac6:	4413      	add	r3, r2
 8014ac8:	60bb      	str	r3, [r7, #8]
 8014aca:	68bb      	ldr	r3, [r7, #8]
 8014acc:	685b      	ldr	r3, [r3, #4]
 8014ace:	685a      	ldr	r2, [r3, #4]
 8014ad0:	68bb      	ldr	r3, [r7, #8]
 8014ad2:	605a      	str	r2, [r3, #4]
 8014ad4:	68bb      	ldr	r3, [r7, #8]
 8014ad6:	685a      	ldr	r2, [r3, #4]
 8014ad8:	68bb      	ldr	r3, [r7, #8]
 8014ada:	3308      	adds	r3, #8
 8014adc:	429a      	cmp	r2, r3
 8014ade:	d104      	bne.n	8014aea <vTaskSwitchContext+0x8a>
 8014ae0:	68bb      	ldr	r3, [r7, #8]
 8014ae2:	685b      	ldr	r3, [r3, #4]
 8014ae4:	685a      	ldr	r2, [r3, #4]
 8014ae6:	68bb      	ldr	r3, [r7, #8]
 8014ae8:	605a      	str	r2, [r3, #4]
 8014aea:	68bb      	ldr	r3, [r7, #8]
 8014aec:	685b      	ldr	r3, [r3, #4]
 8014aee:	68db      	ldr	r3, [r3, #12]
 8014af0:	4a09      	ldr	r2, [pc, #36]	; (8014b18 <vTaskSwitchContext+0xb8>)
 8014af2:	6013      	str	r3, [r2, #0]
 8014af4:	4a06      	ldr	r2, [pc, #24]	; (8014b10 <vTaskSwitchContext+0xb0>)
 8014af6:	68fb      	ldr	r3, [r7, #12]
 8014af8:	6013      	str	r3, [r2, #0]
}
 8014afa:	bf00      	nop
 8014afc:	3714      	adds	r7, #20
 8014afe:	46bd      	mov	sp, r7
 8014b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b04:	4770      	bx	lr
 8014b06:	bf00      	nop
 8014b08:	24001cc4 	.word	0x24001cc4
 8014b0c:	24001cb0 	.word	0x24001cb0
 8014b10:	24001ca4 	.word	0x24001ca4
 8014b14:	240017cc 	.word	0x240017cc
 8014b18:	240017c8 	.word	0x240017c8

08014b1c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8014b1c:	b580      	push	{r7, lr}
 8014b1e:	b084      	sub	sp, #16
 8014b20:	af00      	add	r7, sp, #0
 8014b22:	6078      	str	r0, [r7, #4]
 8014b24:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8014b26:	687b      	ldr	r3, [r7, #4]
 8014b28:	2b00      	cmp	r3, #0
 8014b2a:	d10a      	bne.n	8014b42 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8014b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014b30:	f383 8811 	msr	BASEPRI, r3
 8014b34:	f3bf 8f6f 	isb	sy
 8014b38:	f3bf 8f4f 	dsb	sy
 8014b3c:	60fb      	str	r3, [r7, #12]
}
 8014b3e:	bf00      	nop
 8014b40:	e7fe      	b.n	8014b40 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8014b42:	4b07      	ldr	r3, [pc, #28]	; (8014b60 <vTaskPlaceOnEventList+0x44>)
 8014b44:	681b      	ldr	r3, [r3, #0]
 8014b46:	3318      	adds	r3, #24
 8014b48:	4619      	mov	r1, r3
 8014b4a:	6878      	ldr	r0, [r7, #4]
 8014b4c:	f7fe fcb3 	bl	80134b6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8014b50:	2101      	movs	r1, #1
 8014b52:	6838      	ldr	r0, [r7, #0]
 8014b54:	f000 fb32 	bl	80151bc <prvAddCurrentTaskToDelayedList>
}
 8014b58:	bf00      	nop
 8014b5a:	3710      	adds	r7, #16
 8014b5c:	46bd      	mov	sp, r7
 8014b5e:	bd80      	pop	{r7, pc}
 8014b60:	240017c8 	.word	0x240017c8

08014b64 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8014b64:	b580      	push	{r7, lr}
 8014b66:	b086      	sub	sp, #24
 8014b68:	af00      	add	r7, sp, #0
 8014b6a:	60f8      	str	r0, [r7, #12]
 8014b6c:	60b9      	str	r1, [r7, #8]
 8014b6e:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8014b70:	68fb      	ldr	r3, [r7, #12]
 8014b72:	2b00      	cmp	r3, #0
 8014b74:	d10a      	bne.n	8014b8c <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 8014b76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014b7a:	f383 8811 	msr	BASEPRI, r3
 8014b7e:	f3bf 8f6f 	isb	sy
 8014b82:	f3bf 8f4f 	dsb	sy
 8014b86:	617b      	str	r3, [r7, #20]
}
 8014b88:	bf00      	nop
 8014b8a:	e7fe      	b.n	8014b8a <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8014b8c:	4b11      	ldr	r3, [pc, #68]	; (8014bd4 <vTaskPlaceOnUnorderedEventList+0x70>)
 8014b8e:	681b      	ldr	r3, [r3, #0]
 8014b90:	2b00      	cmp	r3, #0
 8014b92:	d10a      	bne.n	8014baa <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 8014b94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014b98:	f383 8811 	msr	BASEPRI, r3
 8014b9c:	f3bf 8f6f 	isb	sy
 8014ba0:	f3bf 8f4f 	dsb	sy
 8014ba4:	613b      	str	r3, [r7, #16]
}
 8014ba6:	bf00      	nop
 8014ba8:	e7fe      	b.n	8014ba8 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8014baa:	4b0b      	ldr	r3, [pc, #44]	; (8014bd8 <vTaskPlaceOnUnorderedEventList+0x74>)
 8014bac:	681b      	ldr	r3, [r3, #0]
 8014bae:	68ba      	ldr	r2, [r7, #8]
 8014bb0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8014bb4:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8014bb6:	4b08      	ldr	r3, [pc, #32]	; (8014bd8 <vTaskPlaceOnUnorderedEventList+0x74>)
 8014bb8:	681b      	ldr	r3, [r3, #0]
 8014bba:	3318      	adds	r3, #24
 8014bbc:	4619      	mov	r1, r3
 8014bbe:	68f8      	ldr	r0, [r7, #12]
 8014bc0:	f7fe fc55 	bl	801346e <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8014bc4:	2101      	movs	r1, #1
 8014bc6:	6878      	ldr	r0, [r7, #4]
 8014bc8:	f000 faf8 	bl	80151bc <prvAddCurrentTaskToDelayedList>
}
 8014bcc:	bf00      	nop
 8014bce:	3718      	adds	r7, #24
 8014bd0:	46bd      	mov	sp, r7
 8014bd2:	bd80      	pop	{r7, pc}
 8014bd4:	24001cc4 	.word	0x24001cc4
 8014bd8:	240017c8 	.word	0x240017c8

08014bdc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8014bdc:	b580      	push	{r7, lr}
 8014bde:	b086      	sub	sp, #24
 8014be0:	af00      	add	r7, sp, #0
 8014be2:	60f8      	str	r0, [r7, #12]
 8014be4:	60b9      	str	r1, [r7, #8]
 8014be6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8014be8:	68fb      	ldr	r3, [r7, #12]
 8014bea:	2b00      	cmp	r3, #0
 8014bec:	d10a      	bne.n	8014c04 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8014bee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014bf2:	f383 8811 	msr	BASEPRI, r3
 8014bf6:	f3bf 8f6f 	isb	sy
 8014bfa:	f3bf 8f4f 	dsb	sy
 8014bfe:	617b      	str	r3, [r7, #20]
}
 8014c00:	bf00      	nop
 8014c02:	e7fe      	b.n	8014c02 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8014c04:	4b0a      	ldr	r3, [pc, #40]	; (8014c30 <vTaskPlaceOnEventListRestricted+0x54>)
 8014c06:	681b      	ldr	r3, [r3, #0]
 8014c08:	3318      	adds	r3, #24
 8014c0a:	4619      	mov	r1, r3
 8014c0c:	68f8      	ldr	r0, [r7, #12]
 8014c0e:	f7fe fc2e 	bl	801346e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8014c12:	687b      	ldr	r3, [r7, #4]
 8014c14:	2b00      	cmp	r3, #0
 8014c16:	d002      	beq.n	8014c1e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8014c18:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8014c1c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8014c1e:	6879      	ldr	r1, [r7, #4]
 8014c20:	68b8      	ldr	r0, [r7, #8]
 8014c22:	f000 facb 	bl	80151bc <prvAddCurrentTaskToDelayedList>
	}
 8014c26:	bf00      	nop
 8014c28:	3718      	adds	r7, #24
 8014c2a:	46bd      	mov	sp, r7
 8014c2c:	bd80      	pop	{r7, pc}
 8014c2e:	bf00      	nop
 8014c30:	240017c8 	.word	0x240017c8

08014c34 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8014c34:	b580      	push	{r7, lr}
 8014c36:	b086      	sub	sp, #24
 8014c38:	af00      	add	r7, sp, #0
 8014c3a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014c3c:	687b      	ldr	r3, [r7, #4]
 8014c3e:	68db      	ldr	r3, [r3, #12]
 8014c40:	68db      	ldr	r3, [r3, #12]
 8014c42:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8014c44:	693b      	ldr	r3, [r7, #16]
 8014c46:	2b00      	cmp	r3, #0
 8014c48:	d10a      	bne.n	8014c60 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8014c4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014c4e:	f383 8811 	msr	BASEPRI, r3
 8014c52:	f3bf 8f6f 	isb	sy
 8014c56:	f3bf 8f4f 	dsb	sy
 8014c5a:	60fb      	str	r3, [r7, #12]
}
 8014c5c:	bf00      	nop
 8014c5e:	e7fe      	b.n	8014c5e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8014c60:	693b      	ldr	r3, [r7, #16]
 8014c62:	3318      	adds	r3, #24
 8014c64:	4618      	mov	r0, r3
 8014c66:	f7fe fc5f 	bl	8013528 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014c6a:	4b1e      	ldr	r3, [pc, #120]	; (8014ce4 <xTaskRemoveFromEventList+0xb0>)
 8014c6c:	681b      	ldr	r3, [r3, #0]
 8014c6e:	2b00      	cmp	r3, #0
 8014c70:	d11d      	bne.n	8014cae <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8014c72:	693b      	ldr	r3, [r7, #16]
 8014c74:	3304      	adds	r3, #4
 8014c76:	4618      	mov	r0, r3
 8014c78:	f7fe fc56 	bl	8013528 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8014c7c:	693b      	ldr	r3, [r7, #16]
 8014c7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014c80:	4b19      	ldr	r3, [pc, #100]	; (8014ce8 <xTaskRemoveFromEventList+0xb4>)
 8014c82:	681b      	ldr	r3, [r3, #0]
 8014c84:	429a      	cmp	r2, r3
 8014c86:	d903      	bls.n	8014c90 <xTaskRemoveFromEventList+0x5c>
 8014c88:	693b      	ldr	r3, [r7, #16]
 8014c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014c8c:	4a16      	ldr	r2, [pc, #88]	; (8014ce8 <xTaskRemoveFromEventList+0xb4>)
 8014c8e:	6013      	str	r3, [r2, #0]
 8014c90:	693b      	ldr	r3, [r7, #16]
 8014c92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014c94:	4613      	mov	r3, r2
 8014c96:	009b      	lsls	r3, r3, #2
 8014c98:	4413      	add	r3, r2
 8014c9a:	009b      	lsls	r3, r3, #2
 8014c9c:	4a13      	ldr	r2, [pc, #76]	; (8014cec <xTaskRemoveFromEventList+0xb8>)
 8014c9e:	441a      	add	r2, r3
 8014ca0:	693b      	ldr	r3, [r7, #16]
 8014ca2:	3304      	adds	r3, #4
 8014ca4:	4619      	mov	r1, r3
 8014ca6:	4610      	mov	r0, r2
 8014ca8:	f7fe fbe1 	bl	801346e <vListInsertEnd>
 8014cac:	e005      	b.n	8014cba <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8014cae:	693b      	ldr	r3, [r7, #16]
 8014cb0:	3318      	adds	r3, #24
 8014cb2:	4619      	mov	r1, r3
 8014cb4:	480e      	ldr	r0, [pc, #56]	; (8014cf0 <xTaskRemoveFromEventList+0xbc>)
 8014cb6:	f7fe fbda 	bl	801346e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8014cba:	693b      	ldr	r3, [r7, #16]
 8014cbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014cbe:	4b0d      	ldr	r3, [pc, #52]	; (8014cf4 <xTaskRemoveFromEventList+0xc0>)
 8014cc0:	681b      	ldr	r3, [r3, #0]
 8014cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014cc4:	429a      	cmp	r2, r3
 8014cc6:	d905      	bls.n	8014cd4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8014cc8:	2301      	movs	r3, #1
 8014cca:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8014ccc:	4b0a      	ldr	r3, [pc, #40]	; (8014cf8 <xTaskRemoveFromEventList+0xc4>)
 8014cce:	2201      	movs	r2, #1
 8014cd0:	601a      	str	r2, [r3, #0]
 8014cd2:	e001      	b.n	8014cd8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8014cd4:	2300      	movs	r3, #0
 8014cd6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8014cd8:	697b      	ldr	r3, [r7, #20]
}
 8014cda:	4618      	mov	r0, r3
 8014cdc:	3718      	adds	r7, #24
 8014cde:	46bd      	mov	sp, r7
 8014ce0:	bd80      	pop	{r7, pc}
 8014ce2:	bf00      	nop
 8014ce4:	24001cc4 	.word	0x24001cc4
 8014ce8:	24001ca4 	.word	0x24001ca4
 8014cec:	240017cc 	.word	0x240017cc
 8014cf0:	24001c5c 	.word	0x24001c5c
 8014cf4:	240017c8 	.word	0x240017c8
 8014cf8:	24001cb0 	.word	0x24001cb0

08014cfc <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8014cfc:	b580      	push	{r7, lr}
 8014cfe:	b086      	sub	sp, #24
 8014d00:	af00      	add	r7, sp, #0
 8014d02:	6078      	str	r0, [r7, #4]
 8014d04:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8014d06:	4b29      	ldr	r3, [pc, #164]	; (8014dac <vTaskRemoveFromUnorderedEventList+0xb0>)
 8014d08:	681b      	ldr	r3, [r3, #0]
 8014d0a:	2b00      	cmp	r3, #0
 8014d0c:	d10a      	bne.n	8014d24 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 8014d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014d12:	f383 8811 	msr	BASEPRI, r3
 8014d16:	f3bf 8f6f 	isb	sy
 8014d1a:	f3bf 8f4f 	dsb	sy
 8014d1e:	613b      	str	r3, [r7, #16]
}
 8014d20:	bf00      	nop
 8014d22:	e7fe      	b.n	8014d22 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8014d24:	683b      	ldr	r3, [r7, #0]
 8014d26:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8014d2a:	687b      	ldr	r3, [r7, #4]
 8014d2c:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014d2e:	687b      	ldr	r3, [r7, #4]
 8014d30:	68db      	ldr	r3, [r3, #12]
 8014d32:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8014d34:	697b      	ldr	r3, [r7, #20]
 8014d36:	2b00      	cmp	r3, #0
 8014d38:	d10a      	bne.n	8014d50 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 8014d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014d3e:	f383 8811 	msr	BASEPRI, r3
 8014d42:	f3bf 8f6f 	isb	sy
 8014d46:	f3bf 8f4f 	dsb	sy
 8014d4a:	60fb      	str	r3, [r7, #12]
}
 8014d4c:	bf00      	nop
 8014d4e:	e7fe      	b.n	8014d4e <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 8014d50:	6878      	ldr	r0, [r7, #4]
 8014d52:	f7fe fbe9 	bl	8013528 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8014d56:	697b      	ldr	r3, [r7, #20]
 8014d58:	3304      	adds	r3, #4
 8014d5a:	4618      	mov	r0, r3
 8014d5c:	f7fe fbe4 	bl	8013528 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8014d60:	697b      	ldr	r3, [r7, #20]
 8014d62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014d64:	4b12      	ldr	r3, [pc, #72]	; (8014db0 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8014d66:	681b      	ldr	r3, [r3, #0]
 8014d68:	429a      	cmp	r2, r3
 8014d6a:	d903      	bls.n	8014d74 <vTaskRemoveFromUnorderedEventList+0x78>
 8014d6c:	697b      	ldr	r3, [r7, #20]
 8014d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014d70:	4a0f      	ldr	r2, [pc, #60]	; (8014db0 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8014d72:	6013      	str	r3, [r2, #0]
 8014d74:	697b      	ldr	r3, [r7, #20]
 8014d76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014d78:	4613      	mov	r3, r2
 8014d7a:	009b      	lsls	r3, r3, #2
 8014d7c:	4413      	add	r3, r2
 8014d7e:	009b      	lsls	r3, r3, #2
 8014d80:	4a0c      	ldr	r2, [pc, #48]	; (8014db4 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8014d82:	441a      	add	r2, r3
 8014d84:	697b      	ldr	r3, [r7, #20]
 8014d86:	3304      	adds	r3, #4
 8014d88:	4619      	mov	r1, r3
 8014d8a:	4610      	mov	r0, r2
 8014d8c:	f7fe fb6f 	bl	801346e <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8014d90:	697b      	ldr	r3, [r7, #20]
 8014d92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014d94:	4b08      	ldr	r3, [pc, #32]	; (8014db8 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8014d96:	681b      	ldr	r3, [r3, #0]
 8014d98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014d9a:	429a      	cmp	r2, r3
 8014d9c:	d902      	bls.n	8014da4 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8014d9e:	4b07      	ldr	r3, [pc, #28]	; (8014dbc <vTaskRemoveFromUnorderedEventList+0xc0>)
 8014da0:	2201      	movs	r2, #1
 8014da2:	601a      	str	r2, [r3, #0]
	}
}
 8014da4:	bf00      	nop
 8014da6:	3718      	adds	r7, #24
 8014da8:	46bd      	mov	sp, r7
 8014daa:	bd80      	pop	{r7, pc}
 8014dac:	24001cc4 	.word	0x24001cc4
 8014db0:	24001ca4 	.word	0x24001ca4
 8014db4:	240017cc 	.word	0x240017cc
 8014db8:	240017c8 	.word	0x240017c8
 8014dbc:	24001cb0 	.word	0x24001cb0

08014dc0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8014dc0:	b480      	push	{r7}
 8014dc2:	b083      	sub	sp, #12
 8014dc4:	af00      	add	r7, sp, #0
 8014dc6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8014dc8:	4b06      	ldr	r3, [pc, #24]	; (8014de4 <vTaskInternalSetTimeOutState+0x24>)
 8014dca:	681a      	ldr	r2, [r3, #0]
 8014dcc:	687b      	ldr	r3, [r7, #4]
 8014dce:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8014dd0:	4b05      	ldr	r3, [pc, #20]	; (8014de8 <vTaskInternalSetTimeOutState+0x28>)
 8014dd2:	681a      	ldr	r2, [r3, #0]
 8014dd4:	687b      	ldr	r3, [r7, #4]
 8014dd6:	605a      	str	r2, [r3, #4]
}
 8014dd8:	bf00      	nop
 8014dda:	370c      	adds	r7, #12
 8014ddc:	46bd      	mov	sp, r7
 8014dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014de2:	4770      	bx	lr
 8014de4:	24001cb4 	.word	0x24001cb4
 8014de8:	24001ca0 	.word	0x24001ca0

08014dec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8014dec:	b580      	push	{r7, lr}
 8014dee:	b088      	sub	sp, #32
 8014df0:	af00      	add	r7, sp, #0
 8014df2:	6078      	str	r0, [r7, #4]
 8014df4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8014df6:	687b      	ldr	r3, [r7, #4]
 8014df8:	2b00      	cmp	r3, #0
 8014dfa:	d10a      	bne.n	8014e12 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8014dfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014e00:	f383 8811 	msr	BASEPRI, r3
 8014e04:	f3bf 8f6f 	isb	sy
 8014e08:	f3bf 8f4f 	dsb	sy
 8014e0c:	613b      	str	r3, [r7, #16]
}
 8014e0e:	bf00      	nop
 8014e10:	e7fe      	b.n	8014e10 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8014e12:	683b      	ldr	r3, [r7, #0]
 8014e14:	2b00      	cmp	r3, #0
 8014e16:	d10a      	bne.n	8014e2e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8014e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014e1c:	f383 8811 	msr	BASEPRI, r3
 8014e20:	f3bf 8f6f 	isb	sy
 8014e24:	f3bf 8f4f 	dsb	sy
 8014e28:	60fb      	str	r3, [r7, #12]
}
 8014e2a:	bf00      	nop
 8014e2c:	e7fe      	b.n	8014e2c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8014e2e:	f000 feb1 	bl	8015b94 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8014e32:	4b1d      	ldr	r3, [pc, #116]	; (8014ea8 <xTaskCheckForTimeOut+0xbc>)
 8014e34:	681b      	ldr	r3, [r3, #0]
 8014e36:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8014e38:	687b      	ldr	r3, [r7, #4]
 8014e3a:	685b      	ldr	r3, [r3, #4]
 8014e3c:	69ba      	ldr	r2, [r7, #24]
 8014e3e:	1ad3      	subs	r3, r2, r3
 8014e40:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8014e42:	683b      	ldr	r3, [r7, #0]
 8014e44:	681b      	ldr	r3, [r3, #0]
 8014e46:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8014e4a:	d102      	bne.n	8014e52 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8014e4c:	2300      	movs	r3, #0
 8014e4e:	61fb      	str	r3, [r7, #28]
 8014e50:	e023      	b.n	8014e9a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8014e52:	687b      	ldr	r3, [r7, #4]
 8014e54:	681a      	ldr	r2, [r3, #0]
 8014e56:	4b15      	ldr	r3, [pc, #84]	; (8014eac <xTaskCheckForTimeOut+0xc0>)
 8014e58:	681b      	ldr	r3, [r3, #0]
 8014e5a:	429a      	cmp	r2, r3
 8014e5c:	d007      	beq.n	8014e6e <xTaskCheckForTimeOut+0x82>
 8014e5e:	687b      	ldr	r3, [r7, #4]
 8014e60:	685b      	ldr	r3, [r3, #4]
 8014e62:	69ba      	ldr	r2, [r7, #24]
 8014e64:	429a      	cmp	r2, r3
 8014e66:	d302      	bcc.n	8014e6e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8014e68:	2301      	movs	r3, #1
 8014e6a:	61fb      	str	r3, [r7, #28]
 8014e6c:	e015      	b.n	8014e9a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8014e6e:	683b      	ldr	r3, [r7, #0]
 8014e70:	681b      	ldr	r3, [r3, #0]
 8014e72:	697a      	ldr	r2, [r7, #20]
 8014e74:	429a      	cmp	r2, r3
 8014e76:	d20b      	bcs.n	8014e90 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8014e78:	683b      	ldr	r3, [r7, #0]
 8014e7a:	681a      	ldr	r2, [r3, #0]
 8014e7c:	697b      	ldr	r3, [r7, #20]
 8014e7e:	1ad2      	subs	r2, r2, r3
 8014e80:	683b      	ldr	r3, [r7, #0]
 8014e82:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8014e84:	6878      	ldr	r0, [r7, #4]
 8014e86:	f7ff ff9b 	bl	8014dc0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8014e8a:	2300      	movs	r3, #0
 8014e8c:	61fb      	str	r3, [r7, #28]
 8014e8e:	e004      	b.n	8014e9a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8014e90:	683b      	ldr	r3, [r7, #0]
 8014e92:	2200      	movs	r2, #0
 8014e94:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8014e96:	2301      	movs	r3, #1
 8014e98:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8014e9a:	f000 feab 	bl	8015bf4 <vPortExitCritical>

	return xReturn;
 8014e9e:	69fb      	ldr	r3, [r7, #28]
}
 8014ea0:	4618      	mov	r0, r3
 8014ea2:	3720      	adds	r7, #32
 8014ea4:	46bd      	mov	sp, r7
 8014ea6:	bd80      	pop	{r7, pc}
 8014ea8:	24001ca0 	.word	0x24001ca0
 8014eac:	24001cb4 	.word	0x24001cb4

08014eb0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8014eb0:	b480      	push	{r7}
 8014eb2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8014eb4:	4b03      	ldr	r3, [pc, #12]	; (8014ec4 <vTaskMissedYield+0x14>)
 8014eb6:	2201      	movs	r2, #1
 8014eb8:	601a      	str	r2, [r3, #0]
}
 8014eba:	bf00      	nop
 8014ebc:	46bd      	mov	sp, r7
 8014ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ec2:	4770      	bx	lr
 8014ec4:	24001cb0 	.word	0x24001cb0

08014ec8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8014ec8:	b580      	push	{r7, lr}
 8014eca:	b082      	sub	sp, #8
 8014ecc:	af00      	add	r7, sp, #0
 8014ece:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8014ed0:	f000 f852 	bl	8014f78 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8014ed4:	4b06      	ldr	r3, [pc, #24]	; (8014ef0 <prvIdleTask+0x28>)
 8014ed6:	681b      	ldr	r3, [r3, #0]
 8014ed8:	2b01      	cmp	r3, #1
 8014eda:	d9f9      	bls.n	8014ed0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8014edc:	4b05      	ldr	r3, [pc, #20]	; (8014ef4 <prvIdleTask+0x2c>)
 8014ede:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014ee2:	601a      	str	r2, [r3, #0]
 8014ee4:	f3bf 8f4f 	dsb	sy
 8014ee8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8014eec:	e7f0      	b.n	8014ed0 <prvIdleTask+0x8>
 8014eee:	bf00      	nop
 8014ef0:	240017cc 	.word	0x240017cc
 8014ef4:	e000ed04 	.word	0xe000ed04

08014ef8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8014ef8:	b580      	push	{r7, lr}
 8014efa:	b082      	sub	sp, #8
 8014efc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8014efe:	2300      	movs	r3, #0
 8014f00:	607b      	str	r3, [r7, #4]
 8014f02:	e00c      	b.n	8014f1e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8014f04:	687a      	ldr	r2, [r7, #4]
 8014f06:	4613      	mov	r3, r2
 8014f08:	009b      	lsls	r3, r3, #2
 8014f0a:	4413      	add	r3, r2
 8014f0c:	009b      	lsls	r3, r3, #2
 8014f0e:	4a12      	ldr	r2, [pc, #72]	; (8014f58 <prvInitialiseTaskLists+0x60>)
 8014f10:	4413      	add	r3, r2
 8014f12:	4618      	mov	r0, r3
 8014f14:	f7fe fa7e 	bl	8013414 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8014f18:	687b      	ldr	r3, [r7, #4]
 8014f1a:	3301      	adds	r3, #1
 8014f1c:	607b      	str	r3, [r7, #4]
 8014f1e:	687b      	ldr	r3, [r7, #4]
 8014f20:	2b37      	cmp	r3, #55	; 0x37
 8014f22:	d9ef      	bls.n	8014f04 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8014f24:	480d      	ldr	r0, [pc, #52]	; (8014f5c <prvInitialiseTaskLists+0x64>)
 8014f26:	f7fe fa75 	bl	8013414 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8014f2a:	480d      	ldr	r0, [pc, #52]	; (8014f60 <prvInitialiseTaskLists+0x68>)
 8014f2c:	f7fe fa72 	bl	8013414 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8014f30:	480c      	ldr	r0, [pc, #48]	; (8014f64 <prvInitialiseTaskLists+0x6c>)
 8014f32:	f7fe fa6f 	bl	8013414 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8014f36:	480c      	ldr	r0, [pc, #48]	; (8014f68 <prvInitialiseTaskLists+0x70>)
 8014f38:	f7fe fa6c 	bl	8013414 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8014f3c:	480b      	ldr	r0, [pc, #44]	; (8014f6c <prvInitialiseTaskLists+0x74>)
 8014f3e:	f7fe fa69 	bl	8013414 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8014f42:	4b0b      	ldr	r3, [pc, #44]	; (8014f70 <prvInitialiseTaskLists+0x78>)
 8014f44:	4a05      	ldr	r2, [pc, #20]	; (8014f5c <prvInitialiseTaskLists+0x64>)
 8014f46:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8014f48:	4b0a      	ldr	r3, [pc, #40]	; (8014f74 <prvInitialiseTaskLists+0x7c>)
 8014f4a:	4a05      	ldr	r2, [pc, #20]	; (8014f60 <prvInitialiseTaskLists+0x68>)
 8014f4c:	601a      	str	r2, [r3, #0]
}
 8014f4e:	bf00      	nop
 8014f50:	3708      	adds	r7, #8
 8014f52:	46bd      	mov	sp, r7
 8014f54:	bd80      	pop	{r7, pc}
 8014f56:	bf00      	nop
 8014f58:	240017cc 	.word	0x240017cc
 8014f5c:	24001c2c 	.word	0x24001c2c
 8014f60:	24001c40 	.word	0x24001c40
 8014f64:	24001c5c 	.word	0x24001c5c
 8014f68:	24001c70 	.word	0x24001c70
 8014f6c:	24001c88 	.word	0x24001c88
 8014f70:	24001c54 	.word	0x24001c54
 8014f74:	24001c58 	.word	0x24001c58

08014f78 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8014f78:	b580      	push	{r7, lr}
 8014f7a:	b082      	sub	sp, #8
 8014f7c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014f7e:	e019      	b.n	8014fb4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8014f80:	f000 fe08 	bl	8015b94 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014f84:	4b10      	ldr	r3, [pc, #64]	; (8014fc8 <prvCheckTasksWaitingTermination+0x50>)
 8014f86:	68db      	ldr	r3, [r3, #12]
 8014f88:	68db      	ldr	r3, [r3, #12]
 8014f8a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014f8c:	687b      	ldr	r3, [r7, #4]
 8014f8e:	3304      	adds	r3, #4
 8014f90:	4618      	mov	r0, r3
 8014f92:	f7fe fac9 	bl	8013528 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8014f96:	4b0d      	ldr	r3, [pc, #52]	; (8014fcc <prvCheckTasksWaitingTermination+0x54>)
 8014f98:	681b      	ldr	r3, [r3, #0]
 8014f9a:	3b01      	subs	r3, #1
 8014f9c:	4a0b      	ldr	r2, [pc, #44]	; (8014fcc <prvCheckTasksWaitingTermination+0x54>)
 8014f9e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8014fa0:	4b0b      	ldr	r3, [pc, #44]	; (8014fd0 <prvCheckTasksWaitingTermination+0x58>)
 8014fa2:	681b      	ldr	r3, [r3, #0]
 8014fa4:	3b01      	subs	r3, #1
 8014fa6:	4a0a      	ldr	r2, [pc, #40]	; (8014fd0 <prvCheckTasksWaitingTermination+0x58>)
 8014fa8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8014faa:	f000 fe23 	bl	8015bf4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8014fae:	6878      	ldr	r0, [r7, #4]
 8014fb0:	f000 f810 	bl	8014fd4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014fb4:	4b06      	ldr	r3, [pc, #24]	; (8014fd0 <prvCheckTasksWaitingTermination+0x58>)
 8014fb6:	681b      	ldr	r3, [r3, #0]
 8014fb8:	2b00      	cmp	r3, #0
 8014fba:	d1e1      	bne.n	8014f80 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8014fbc:	bf00      	nop
 8014fbe:	bf00      	nop
 8014fc0:	3708      	adds	r7, #8
 8014fc2:	46bd      	mov	sp, r7
 8014fc4:	bd80      	pop	{r7, pc}
 8014fc6:	bf00      	nop
 8014fc8:	24001c70 	.word	0x24001c70
 8014fcc:	24001c9c 	.word	0x24001c9c
 8014fd0:	24001c84 	.word	0x24001c84

08014fd4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8014fd4:	b580      	push	{r7, lr}
 8014fd6:	b084      	sub	sp, #16
 8014fd8:	af00      	add	r7, sp, #0
 8014fda:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8014fdc:	687b      	ldr	r3, [r7, #4]
 8014fde:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8014fe2:	2b00      	cmp	r3, #0
 8014fe4:	d108      	bne.n	8014ff8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8014fe6:	687b      	ldr	r3, [r7, #4]
 8014fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014fea:	4618      	mov	r0, r3
 8014fec:	f000 ffc0 	bl	8015f70 <vPortFree>
				vPortFree( pxTCB );
 8014ff0:	6878      	ldr	r0, [r7, #4]
 8014ff2:	f000 ffbd 	bl	8015f70 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8014ff6:	e018      	b.n	801502a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8014ff8:	687b      	ldr	r3, [r7, #4]
 8014ffa:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8014ffe:	2b01      	cmp	r3, #1
 8015000:	d103      	bne.n	801500a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8015002:	6878      	ldr	r0, [r7, #4]
 8015004:	f000 ffb4 	bl	8015f70 <vPortFree>
	}
 8015008:	e00f      	b.n	801502a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801500a:	687b      	ldr	r3, [r7, #4]
 801500c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8015010:	2b02      	cmp	r3, #2
 8015012:	d00a      	beq.n	801502a <prvDeleteTCB+0x56>
	__asm volatile
 8015014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015018:	f383 8811 	msr	BASEPRI, r3
 801501c:	f3bf 8f6f 	isb	sy
 8015020:	f3bf 8f4f 	dsb	sy
 8015024:	60fb      	str	r3, [r7, #12]
}
 8015026:	bf00      	nop
 8015028:	e7fe      	b.n	8015028 <prvDeleteTCB+0x54>
	}
 801502a:	bf00      	nop
 801502c:	3710      	adds	r7, #16
 801502e:	46bd      	mov	sp, r7
 8015030:	bd80      	pop	{r7, pc}
	...

08015034 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8015034:	b480      	push	{r7}
 8015036:	b083      	sub	sp, #12
 8015038:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801503a:	4b0c      	ldr	r3, [pc, #48]	; (801506c <prvResetNextTaskUnblockTime+0x38>)
 801503c:	681b      	ldr	r3, [r3, #0]
 801503e:	681b      	ldr	r3, [r3, #0]
 8015040:	2b00      	cmp	r3, #0
 8015042:	d104      	bne.n	801504e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8015044:	4b0a      	ldr	r3, [pc, #40]	; (8015070 <prvResetNextTaskUnblockTime+0x3c>)
 8015046:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801504a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801504c:	e008      	b.n	8015060 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801504e:	4b07      	ldr	r3, [pc, #28]	; (801506c <prvResetNextTaskUnblockTime+0x38>)
 8015050:	681b      	ldr	r3, [r3, #0]
 8015052:	68db      	ldr	r3, [r3, #12]
 8015054:	68db      	ldr	r3, [r3, #12]
 8015056:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8015058:	687b      	ldr	r3, [r7, #4]
 801505a:	685b      	ldr	r3, [r3, #4]
 801505c:	4a04      	ldr	r2, [pc, #16]	; (8015070 <prvResetNextTaskUnblockTime+0x3c>)
 801505e:	6013      	str	r3, [r2, #0]
}
 8015060:	bf00      	nop
 8015062:	370c      	adds	r7, #12
 8015064:	46bd      	mov	sp, r7
 8015066:	f85d 7b04 	ldr.w	r7, [sp], #4
 801506a:	4770      	bx	lr
 801506c:	24001c54 	.word	0x24001c54
 8015070:	24001cbc 	.word	0x24001cbc

08015074 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8015074:	b480      	push	{r7}
 8015076:	b083      	sub	sp, #12
 8015078:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801507a:	4b0b      	ldr	r3, [pc, #44]	; (80150a8 <xTaskGetSchedulerState+0x34>)
 801507c:	681b      	ldr	r3, [r3, #0]
 801507e:	2b00      	cmp	r3, #0
 8015080:	d102      	bne.n	8015088 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8015082:	2301      	movs	r3, #1
 8015084:	607b      	str	r3, [r7, #4]
 8015086:	e008      	b.n	801509a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015088:	4b08      	ldr	r3, [pc, #32]	; (80150ac <xTaskGetSchedulerState+0x38>)
 801508a:	681b      	ldr	r3, [r3, #0]
 801508c:	2b00      	cmp	r3, #0
 801508e:	d102      	bne.n	8015096 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8015090:	2302      	movs	r3, #2
 8015092:	607b      	str	r3, [r7, #4]
 8015094:	e001      	b.n	801509a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8015096:	2300      	movs	r3, #0
 8015098:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801509a:	687b      	ldr	r3, [r7, #4]
	}
 801509c:	4618      	mov	r0, r3
 801509e:	370c      	adds	r7, #12
 80150a0:	46bd      	mov	sp, r7
 80150a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150a6:	4770      	bx	lr
 80150a8:	24001ca8 	.word	0x24001ca8
 80150ac:	24001cc4 	.word	0x24001cc4

080150b0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80150b0:	b580      	push	{r7, lr}
 80150b2:	b086      	sub	sp, #24
 80150b4:	af00      	add	r7, sp, #0
 80150b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80150b8:	687b      	ldr	r3, [r7, #4]
 80150ba:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80150bc:	2300      	movs	r3, #0
 80150be:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80150c0:	687b      	ldr	r3, [r7, #4]
 80150c2:	2b00      	cmp	r3, #0
 80150c4:	d056      	beq.n	8015174 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80150c6:	4b2e      	ldr	r3, [pc, #184]	; (8015180 <xTaskPriorityDisinherit+0xd0>)
 80150c8:	681b      	ldr	r3, [r3, #0]
 80150ca:	693a      	ldr	r2, [r7, #16]
 80150cc:	429a      	cmp	r2, r3
 80150ce:	d00a      	beq.n	80150e6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80150d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80150d4:	f383 8811 	msr	BASEPRI, r3
 80150d8:	f3bf 8f6f 	isb	sy
 80150dc:	f3bf 8f4f 	dsb	sy
 80150e0:	60fb      	str	r3, [r7, #12]
}
 80150e2:	bf00      	nop
 80150e4:	e7fe      	b.n	80150e4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80150e6:	693b      	ldr	r3, [r7, #16]
 80150e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80150ea:	2b00      	cmp	r3, #0
 80150ec:	d10a      	bne.n	8015104 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80150ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80150f2:	f383 8811 	msr	BASEPRI, r3
 80150f6:	f3bf 8f6f 	isb	sy
 80150fa:	f3bf 8f4f 	dsb	sy
 80150fe:	60bb      	str	r3, [r7, #8]
}
 8015100:	bf00      	nop
 8015102:	e7fe      	b.n	8015102 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8015104:	693b      	ldr	r3, [r7, #16]
 8015106:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8015108:	1e5a      	subs	r2, r3, #1
 801510a:	693b      	ldr	r3, [r7, #16]
 801510c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801510e:	693b      	ldr	r3, [r7, #16]
 8015110:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015112:	693b      	ldr	r3, [r7, #16]
 8015114:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8015116:	429a      	cmp	r2, r3
 8015118:	d02c      	beq.n	8015174 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801511a:	693b      	ldr	r3, [r7, #16]
 801511c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801511e:	2b00      	cmp	r3, #0
 8015120:	d128      	bne.n	8015174 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015122:	693b      	ldr	r3, [r7, #16]
 8015124:	3304      	adds	r3, #4
 8015126:	4618      	mov	r0, r3
 8015128:	f7fe f9fe 	bl	8013528 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801512c:	693b      	ldr	r3, [r7, #16]
 801512e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8015130:	693b      	ldr	r3, [r7, #16]
 8015132:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015134:	693b      	ldr	r3, [r7, #16]
 8015136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015138:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801513c:	693b      	ldr	r3, [r7, #16]
 801513e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8015140:	693b      	ldr	r3, [r7, #16]
 8015142:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015144:	4b0f      	ldr	r3, [pc, #60]	; (8015184 <xTaskPriorityDisinherit+0xd4>)
 8015146:	681b      	ldr	r3, [r3, #0]
 8015148:	429a      	cmp	r2, r3
 801514a:	d903      	bls.n	8015154 <xTaskPriorityDisinherit+0xa4>
 801514c:	693b      	ldr	r3, [r7, #16]
 801514e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015150:	4a0c      	ldr	r2, [pc, #48]	; (8015184 <xTaskPriorityDisinherit+0xd4>)
 8015152:	6013      	str	r3, [r2, #0]
 8015154:	693b      	ldr	r3, [r7, #16]
 8015156:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015158:	4613      	mov	r3, r2
 801515a:	009b      	lsls	r3, r3, #2
 801515c:	4413      	add	r3, r2
 801515e:	009b      	lsls	r3, r3, #2
 8015160:	4a09      	ldr	r2, [pc, #36]	; (8015188 <xTaskPriorityDisinherit+0xd8>)
 8015162:	441a      	add	r2, r3
 8015164:	693b      	ldr	r3, [r7, #16]
 8015166:	3304      	adds	r3, #4
 8015168:	4619      	mov	r1, r3
 801516a:	4610      	mov	r0, r2
 801516c:	f7fe f97f 	bl	801346e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8015170:	2301      	movs	r3, #1
 8015172:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8015174:	697b      	ldr	r3, [r7, #20]
	}
 8015176:	4618      	mov	r0, r3
 8015178:	3718      	adds	r7, #24
 801517a:	46bd      	mov	sp, r7
 801517c:	bd80      	pop	{r7, pc}
 801517e:	bf00      	nop
 8015180:	240017c8 	.word	0x240017c8
 8015184:	24001ca4 	.word	0x24001ca4
 8015188:	240017cc 	.word	0x240017cc

0801518c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 801518c:	b480      	push	{r7}
 801518e:	b083      	sub	sp, #12
 8015190:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8015192:	4b09      	ldr	r3, [pc, #36]	; (80151b8 <uxTaskResetEventItemValue+0x2c>)
 8015194:	681b      	ldr	r3, [r3, #0]
 8015196:	699b      	ldr	r3, [r3, #24]
 8015198:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801519a:	4b07      	ldr	r3, [pc, #28]	; (80151b8 <uxTaskResetEventItemValue+0x2c>)
 801519c:	681b      	ldr	r3, [r3, #0]
 801519e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80151a0:	4b05      	ldr	r3, [pc, #20]	; (80151b8 <uxTaskResetEventItemValue+0x2c>)
 80151a2:	681b      	ldr	r3, [r3, #0]
 80151a4:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 80151a8:	619a      	str	r2, [r3, #24]

	return uxReturn;
 80151aa:	687b      	ldr	r3, [r7, #4]
}
 80151ac:	4618      	mov	r0, r3
 80151ae:	370c      	adds	r7, #12
 80151b0:	46bd      	mov	sp, r7
 80151b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151b6:	4770      	bx	lr
 80151b8:	240017c8 	.word	0x240017c8

080151bc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80151bc:	b580      	push	{r7, lr}
 80151be:	b084      	sub	sp, #16
 80151c0:	af00      	add	r7, sp, #0
 80151c2:	6078      	str	r0, [r7, #4]
 80151c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80151c6:	4b21      	ldr	r3, [pc, #132]	; (801524c <prvAddCurrentTaskToDelayedList+0x90>)
 80151c8:	681b      	ldr	r3, [r3, #0]
 80151ca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80151cc:	4b20      	ldr	r3, [pc, #128]	; (8015250 <prvAddCurrentTaskToDelayedList+0x94>)
 80151ce:	681b      	ldr	r3, [r3, #0]
 80151d0:	3304      	adds	r3, #4
 80151d2:	4618      	mov	r0, r3
 80151d4:	f7fe f9a8 	bl	8013528 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80151d8:	687b      	ldr	r3, [r7, #4]
 80151da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80151de:	d10a      	bne.n	80151f6 <prvAddCurrentTaskToDelayedList+0x3a>
 80151e0:	683b      	ldr	r3, [r7, #0]
 80151e2:	2b00      	cmp	r3, #0
 80151e4:	d007      	beq.n	80151f6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80151e6:	4b1a      	ldr	r3, [pc, #104]	; (8015250 <prvAddCurrentTaskToDelayedList+0x94>)
 80151e8:	681b      	ldr	r3, [r3, #0]
 80151ea:	3304      	adds	r3, #4
 80151ec:	4619      	mov	r1, r3
 80151ee:	4819      	ldr	r0, [pc, #100]	; (8015254 <prvAddCurrentTaskToDelayedList+0x98>)
 80151f0:	f7fe f93d 	bl	801346e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80151f4:	e026      	b.n	8015244 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80151f6:	68fa      	ldr	r2, [r7, #12]
 80151f8:	687b      	ldr	r3, [r7, #4]
 80151fa:	4413      	add	r3, r2
 80151fc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80151fe:	4b14      	ldr	r3, [pc, #80]	; (8015250 <prvAddCurrentTaskToDelayedList+0x94>)
 8015200:	681b      	ldr	r3, [r3, #0]
 8015202:	68ba      	ldr	r2, [r7, #8]
 8015204:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8015206:	68ba      	ldr	r2, [r7, #8]
 8015208:	68fb      	ldr	r3, [r7, #12]
 801520a:	429a      	cmp	r2, r3
 801520c:	d209      	bcs.n	8015222 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801520e:	4b12      	ldr	r3, [pc, #72]	; (8015258 <prvAddCurrentTaskToDelayedList+0x9c>)
 8015210:	681a      	ldr	r2, [r3, #0]
 8015212:	4b0f      	ldr	r3, [pc, #60]	; (8015250 <prvAddCurrentTaskToDelayedList+0x94>)
 8015214:	681b      	ldr	r3, [r3, #0]
 8015216:	3304      	adds	r3, #4
 8015218:	4619      	mov	r1, r3
 801521a:	4610      	mov	r0, r2
 801521c:	f7fe f94b 	bl	80134b6 <vListInsert>
}
 8015220:	e010      	b.n	8015244 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015222:	4b0e      	ldr	r3, [pc, #56]	; (801525c <prvAddCurrentTaskToDelayedList+0xa0>)
 8015224:	681a      	ldr	r2, [r3, #0]
 8015226:	4b0a      	ldr	r3, [pc, #40]	; (8015250 <prvAddCurrentTaskToDelayedList+0x94>)
 8015228:	681b      	ldr	r3, [r3, #0]
 801522a:	3304      	adds	r3, #4
 801522c:	4619      	mov	r1, r3
 801522e:	4610      	mov	r0, r2
 8015230:	f7fe f941 	bl	80134b6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8015234:	4b0a      	ldr	r3, [pc, #40]	; (8015260 <prvAddCurrentTaskToDelayedList+0xa4>)
 8015236:	681b      	ldr	r3, [r3, #0]
 8015238:	68ba      	ldr	r2, [r7, #8]
 801523a:	429a      	cmp	r2, r3
 801523c:	d202      	bcs.n	8015244 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801523e:	4a08      	ldr	r2, [pc, #32]	; (8015260 <prvAddCurrentTaskToDelayedList+0xa4>)
 8015240:	68bb      	ldr	r3, [r7, #8]
 8015242:	6013      	str	r3, [r2, #0]
}
 8015244:	bf00      	nop
 8015246:	3710      	adds	r7, #16
 8015248:	46bd      	mov	sp, r7
 801524a:	bd80      	pop	{r7, pc}
 801524c:	24001ca0 	.word	0x24001ca0
 8015250:	240017c8 	.word	0x240017c8
 8015254:	24001c88 	.word	0x24001c88
 8015258:	24001c58 	.word	0x24001c58
 801525c:	24001c54 	.word	0x24001c54
 8015260:	24001cbc 	.word	0x24001cbc

08015264 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8015264:	b580      	push	{r7, lr}
 8015266:	b08a      	sub	sp, #40	; 0x28
 8015268:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801526a:	2300      	movs	r3, #0
 801526c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801526e:	f000 fb07 	bl	8015880 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8015272:	4b1c      	ldr	r3, [pc, #112]	; (80152e4 <xTimerCreateTimerTask+0x80>)
 8015274:	681b      	ldr	r3, [r3, #0]
 8015276:	2b00      	cmp	r3, #0
 8015278:	d021      	beq.n	80152be <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801527a:	2300      	movs	r3, #0
 801527c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801527e:	2300      	movs	r3, #0
 8015280:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8015282:	1d3a      	adds	r2, r7, #4
 8015284:	f107 0108 	add.w	r1, r7, #8
 8015288:	f107 030c 	add.w	r3, r7, #12
 801528c:	4618      	mov	r0, r3
 801528e:	f7fd feb9 	bl	8013004 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8015292:	6879      	ldr	r1, [r7, #4]
 8015294:	68bb      	ldr	r3, [r7, #8]
 8015296:	68fa      	ldr	r2, [r7, #12]
 8015298:	9202      	str	r2, [sp, #8]
 801529a:	9301      	str	r3, [sp, #4]
 801529c:	2302      	movs	r3, #2
 801529e:	9300      	str	r3, [sp, #0]
 80152a0:	2300      	movs	r3, #0
 80152a2:	460a      	mov	r2, r1
 80152a4:	4910      	ldr	r1, [pc, #64]	; (80152e8 <xTimerCreateTimerTask+0x84>)
 80152a6:	4811      	ldr	r0, [pc, #68]	; (80152ec <xTimerCreateTimerTask+0x88>)
 80152a8:	f7fe ff0e 	bl	80140c8 <xTaskCreateStatic>
 80152ac:	4603      	mov	r3, r0
 80152ae:	4a10      	ldr	r2, [pc, #64]	; (80152f0 <xTimerCreateTimerTask+0x8c>)
 80152b0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80152b2:	4b0f      	ldr	r3, [pc, #60]	; (80152f0 <xTimerCreateTimerTask+0x8c>)
 80152b4:	681b      	ldr	r3, [r3, #0]
 80152b6:	2b00      	cmp	r3, #0
 80152b8:	d001      	beq.n	80152be <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80152ba:	2301      	movs	r3, #1
 80152bc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80152be:	697b      	ldr	r3, [r7, #20]
 80152c0:	2b00      	cmp	r3, #0
 80152c2:	d10a      	bne.n	80152da <xTimerCreateTimerTask+0x76>
	__asm volatile
 80152c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80152c8:	f383 8811 	msr	BASEPRI, r3
 80152cc:	f3bf 8f6f 	isb	sy
 80152d0:	f3bf 8f4f 	dsb	sy
 80152d4:	613b      	str	r3, [r7, #16]
}
 80152d6:	bf00      	nop
 80152d8:	e7fe      	b.n	80152d8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80152da:	697b      	ldr	r3, [r7, #20]
}
 80152dc:	4618      	mov	r0, r3
 80152de:	3718      	adds	r7, #24
 80152e0:	46bd      	mov	sp, r7
 80152e2:	bd80      	pop	{r7, pc}
 80152e4:	24001cf8 	.word	0x24001cf8
 80152e8:	08016ec4 	.word	0x08016ec4
 80152ec:	08015429 	.word	0x08015429
 80152f0:	24001cfc 	.word	0x24001cfc

080152f4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80152f4:	b580      	push	{r7, lr}
 80152f6:	b08a      	sub	sp, #40	; 0x28
 80152f8:	af00      	add	r7, sp, #0
 80152fa:	60f8      	str	r0, [r7, #12]
 80152fc:	60b9      	str	r1, [r7, #8]
 80152fe:	607a      	str	r2, [r7, #4]
 8015300:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8015302:	2300      	movs	r3, #0
 8015304:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8015306:	68fb      	ldr	r3, [r7, #12]
 8015308:	2b00      	cmp	r3, #0
 801530a:	d10a      	bne.n	8015322 <xTimerGenericCommand+0x2e>
	__asm volatile
 801530c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015310:	f383 8811 	msr	BASEPRI, r3
 8015314:	f3bf 8f6f 	isb	sy
 8015318:	f3bf 8f4f 	dsb	sy
 801531c:	623b      	str	r3, [r7, #32]
}
 801531e:	bf00      	nop
 8015320:	e7fe      	b.n	8015320 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8015322:	4b1a      	ldr	r3, [pc, #104]	; (801538c <xTimerGenericCommand+0x98>)
 8015324:	681b      	ldr	r3, [r3, #0]
 8015326:	2b00      	cmp	r3, #0
 8015328:	d02a      	beq.n	8015380 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 801532a:	68bb      	ldr	r3, [r7, #8]
 801532c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 801532e:	687b      	ldr	r3, [r7, #4]
 8015330:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8015332:	68fb      	ldr	r3, [r7, #12]
 8015334:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8015336:	68bb      	ldr	r3, [r7, #8]
 8015338:	2b05      	cmp	r3, #5
 801533a:	dc18      	bgt.n	801536e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 801533c:	f7ff fe9a 	bl	8015074 <xTaskGetSchedulerState>
 8015340:	4603      	mov	r3, r0
 8015342:	2b02      	cmp	r3, #2
 8015344:	d109      	bne.n	801535a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8015346:	4b11      	ldr	r3, [pc, #68]	; (801538c <xTimerGenericCommand+0x98>)
 8015348:	6818      	ldr	r0, [r3, #0]
 801534a:	f107 0110 	add.w	r1, r7, #16
 801534e:	2300      	movs	r3, #0
 8015350:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015352:	f7fe fa51 	bl	80137f8 <xQueueGenericSend>
 8015356:	6278      	str	r0, [r7, #36]	; 0x24
 8015358:	e012      	b.n	8015380 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 801535a:	4b0c      	ldr	r3, [pc, #48]	; (801538c <xTimerGenericCommand+0x98>)
 801535c:	6818      	ldr	r0, [r3, #0]
 801535e:	f107 0110 	add.w	r1, r7, #16
 8015362:	2300      	movs	r3, #0
 8015364:	2200      	movs	r2, #0
 8015366:	f7fe fa47 	bl	80137f8 <xQueueGenericSend>
 801536a:	6278      	str	r0, [r7, #36]	; 0x24
 801536c:	e008      	b.n	8015380 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801536e:	4b07      	ldr	r3, [pc, #28]	; (801538c <xTimerGenericCommand+0x98>)
 8015370:	6818      	ldr	r0, [r3, #0]
 8015372:	f107 0110 	add.w	r1, r7, #16
 8015376:	2300      	movs	r3, #0
 8015378:	683a      	ldr	r2, [r7, #0]
 801537a:	f7fe fb3b 	bl	80139f4 <xQueueGenericSendFromISR>
 801537e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8015380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8015382:	4618      	mov	r0, r3
 8015384:	3728      	adds	r7, #40	; 0x28
 8015386:	46bd      	mov	sp, r7
 8015388:	bd80      	pop	{r7, pc}
 801538a:	bf00      	nop
 801538c:	24001cf8 	.word	0x24001cf8

08015390 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8015390:	b580      	push	{r7, lr}
 8015392:	b088      	sub	sp, #32
 8015394:	af02      	add	r7, sp, #8
 8015396:	6078      	str	r0, [r7, #4]
 8015398:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801539a:	4b22      	ldr	r3, [pc, #136]	; (8015424 <prvProcessExpiredTimer+0x94>)
 801539c:	681b      	ldr	r3, [r3, #0]
 801539e:	68db      	ldr	r3, [r3, #12]
 80153a0:	68db      	ldr	r3, [r3, #12]
 80153a2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80153a4:	697b      	ldr	r3, [r7, #20]
 80153a6:	3304      	adds	r3, #4
 80153a8:	4618      	mov	r0, r3
 80153aa:	f7fe f8bd 	bl	8013528 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80153ae:	697b      	ldr	r3, [r7, #20]
 80153b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80153b4:	f003 0304 	and.w	r3, r3, #4
 80153b8:	2b00      	cmp	r3, #0
 80153ba:	d022      	beq.n	8015402 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80153bc:	697b      	ldr	r3, [r7, #20]
 80153be:	699a      	ldr	r2, [r3, #24]
 80153c0:	687b      	ldr	r3, [r7, #4]
 80153c2:	18d1      	adds	r1, r2, r3
 80153c4:	687b      	ldr	r3, [r7, #4]
 80153c6:	683a      	ldr	r2, [r7, #0]
 80153c8:	6978      	ldr	r0, [r7, #20]
 80153ca:	f000 f8d1 	bl	8015570 <prvInsertTimerInActiveList>
 80153ce:	4603      	mov	r3, r0
 80153d0:	2b00      	cmp	r3, #0
 80153d2:	d01f      	beq.n	8015414 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80153d4:	2300      	movs	r3, #0
 80153d6:	9300      	str	r3, [sp, #0]
 80153d8:	2300      	movs	r3, #0
 80153da:	687a      	ldr	r2, [r7, #4]
 80153dc:	2100      	movs	r1, #0
 80153de:	6978      	ldr	r0, [r7, #20]
 80153e0:	f7ff ff88 	bl	80152f4 <xTimerGenericCommand>
 80153e4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80153e6:	693b      	ldr	r3, [r7, #16]
 80153e8:	2b00      	cmp	r3, #0
 80153ea:	d113      	bne.n	8015414 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80153ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80153f0:	f383 8811 	msr	BASEPRI, r3
 80153f4:	f3bf 8f6f 	isb	sy
 80153f8:	f3bf 8f4f 	dsb	sy
 80153fc:	60fb      	str	r3, [r7, #12]
}
 80153fe:	bf00      	nop
 8015400:	e7fe      	b.n	8015400 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8015402:	697b      	ldr	r3, [r7, #20]
 8015404:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015408:	f023 0301 	bic.w	r3, r3, #1
 801540c:	b2da      	uxtb	r2, r3
 801540e:	697b      	ldr	r3, [r7, #20]
 8015410:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8015414:	697b      	ldr	r3, [r7, #20]
 8015416:	6a1b      	ldr	r3, [r3, #32]
 8015418:	6978      	ldr	r0, [r7, #20]
 801541a:	4798      	blx	r3
}
 801541c:	bf00      	nop
 801541e:	3718      	adds	r7, #24
 8015420:	46bd      	mov	sp, r7
 8015422:	bd80      	pop	{r7, pc}
 8015424:	24001cf0 	.word	0x24001cf0

08015428 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8015428:	b580      	push	{r7, lr}
 801542a:	b084      	sub	sp, #16
 801542c:	af00      	add	r7, sp, #0
 801542e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8015430:	f107 0308 	add.w	r3, r7, #8
 8015434:	4618      	mov	r0, r3
 8015436:	f000 f857 	bl	80154e8 <prvGetNextExpireTime>
 801543a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 801543c:	68bb      	ldr	r3, [r7, #8]
 801543e:	4619      	mov	r1, r3
 8015440:	68f8      	ldr	r0, [r7, #12]
 8015442:	f000 f803 	bl	801544c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8015446:	f000 f8d5 	bl	80155f4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801544a:	e7f1      	b.n	8015430 <prvTimerTask+0x8>

0801544c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 801544c:	b580      	push	{r7, lr}
 801544e:	b084      	sub	sp, #16
 8015450:	af00      	add	r7, sp, #0
 8015452:	6078      	str	r0, [r7, #4]
 8015454:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8015456:	f7ff f98d 	bl	8014774 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801545a:	f107 0308 	add.w	r3, r7, #8
 801545e:	4618      	mov	r0, r3
 8015460:	f000 f866 	bl	8015530 <prvSampleTimeNow>
 8015464:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8015466:	68bb      	ldr	r3, [r7, #8]
 8015468:	2b00      	cmp	r3, #0
 801546a:	d130      	bne.n	80154ce <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801546c:	683b      	ldr	r3, [r7, #0]
 801546e:	2b00      	cmp	r3, #0
 8015470:	d10a      	bne.n	8015488 <prvProcessTimerOrBlockTask+0x3c>
 8015472:	687a      	ldr	r2, [r7, #4]
 8015474:	68fb      	ldr	r3, [r7, #12]
 8015476:	429a      	cmp	r2, r3
 8015478:	d806      	bhi.n	8015488 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801547a:	f7ff f989 	bl	8014790 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801547e:	68f9      	ldr	r1, [r7, #12]
 8015480:	6878      	ldr	r0, [r7, #4]
 8015482:	f7ff ff85 	bl	8015390 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8015486:	e024      	b.n	80154d2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8015488:	683b      	ldr	r3, [r7, #0]
 801548a:	2b00      	cmp	r3, #0
 801548c:	d008      	beq.n	80154a0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801548e:	4b13      	ldr	r3, [pc, #76]	; (80154dc <prvProcessTimerOrBlockTask+0x90>)
 8015490:	681b      	ldr	r3, [r3, #0]
 8015492:	681b      	ldr	r3, [r3, #0]
 8015494:	2b00      	cmp	r3, #0
 8015496:	d101      	bne.n	801549c <prvProcessTimerOrBlockTask+0x50>
 8015498:	2301      	movs	r3, #1
 801549a:	e000      	b.n	801549e <prvProcessTimerOrBlockTask+0x52>
 801549c:	2300      	movs	r3, #0
 801549e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80154a0:	4b0f      	ldr	r3, [pc, #60]	; (80154e0 <prvProcessTimerOrBlockTask+0x94>)
 80154a2:	6818      	ldr	r0, [r3, #0]
 80154a4:	687a      	ldr	r2, [r7, #4]
 80154a6:	68fb      	ldr	r3, [r7, #12]
 80154a8:	1ad3      	subs	r3, r2, r3
 80154aa:	683a      	ldr	r2, [r7, #0]
 80154ac:	4619      	mov	r1, r3
 80154ae:	f7fe fdd7 	bl	8014060 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80154b2:	f7ff f96d 	bl	8014790 <xTaskResumeAll>
 80154b6:	4603      	mov	r3, r0
 80154b8:	2b00      	cmp	r3, #0
 80154ba:	d10a      	bne.n	80154d2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80154bc:	4b09      	ldr	r3, [pc, #36]	; (80154e4 <prvProcessTimerOrBlockTask+0x98>)
 80154be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80154c2:	601a      	str	r2, [r3, #0]
 80154c4:	f3bf 8f4f 	dsb	sy
 80154c8:	f3bf 8f6f 	isb	sy
}
 80154cc:	e001      	b.n	80154d2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80154ce:	f7ff f95f 	bl	8014790 <xTaskResumeAll>
}
 80154d2:	bf00      	nop
 80154d4:	3710      	adds	r7, #16
 80154d6:	46bd      	mov	sp, r7
 80154d8:	bd80      	pop	{r7, pc}
 80154da:	bf00      	nop
 80154dc:	24001cf4 	.word	0x24001cf4
 80154e0:	24001cf8 	.word	0x24001cf8
 80154e4:	e000ed04 	.word	0xe000ed04

080154e8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80154e8:	b480      	push	{r7}
 80154ea:	b085      	sub	sp, #20
 80154ec:	af00      	add	r7, sp, #0
 80154ee:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80154f0:	4b0e      	ldr	r3, [pc, #56]	; (801552c <prvGetNextExpireTime+0x44>)
 80154f2:	681b      	ldr	r3, [r3, #0]
 80154f4:	681b      	ldr	r3, [r3, #0]
 80154f6:	2b00      	cmp	r3, #0
 80154f8:	d101      	bne.n	80154fe <prvGetNextExpireTime+0x16>
 80154fa:	2201      	movs	r2, #1
 80154fc:	e000      	b.n	8015500 <prvGetNextExpireTime+0x18>
 80154fe:	2200      	movs	r2, #0
 8015500:	687b      	ldr	r3, [r7, #4]
 8015502:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8015504:	687b      	ldr	r3, [r7, #4]
 8015506:	681b      	ldr	r3, [r3, #0]
 8015508:	2b00      	cmp	r3, #0
 801550a:	d105      	bne.n	8015518 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801550c:	4b07      	ldr	r3, [pc, #28]	; (801552c <prvGetNextExpireTime+0x44>)
 801550e:	681b      	ldr	r3, [r3, #0]
 8015510:	68db      	ldr	r3, [r3, #12]
 8015512:	681b      	ldr	r3, [r3, #0]
 8015514:	60fb      	str	r3, [r7, #12]
 8015516:	e001      	b.n	801551c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8015518:	2300      	movs	r3, #0
 801551a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 801551c:	68fb      	ldr	r3, [r7, #12]
}
 801551e:	4618      	mov	r0, r3
 8015520:	3714      	adds	r7, #20
 8015522:	46bd      	mov	sp, r7
 8015524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015528:	4770      	bx	lr
 801552a:	bf00      	nop
 801552c:	24001cf0 	.word	0x24001cf0

08015530 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8015530:	b580      	push	{r7, lr}
 8015532:	b084      	sub	sp, #16
 8015534:	af00      	add	r7, sp, #0
 8015536:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8015538:	f7ff f9c8 	bl	80148cc <xTaskGetTickCount>
 801553c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801553e:	4b0b      	ldr	r3, [pc, #44]	; (801556c <prvSampleTimeNow+0x3c>)
 8015540:	681b      	ldr	r3, [r3, #0]
 8015542:	68fa      	ldr	r2, [r7, #12]
 8015544:	429a      	cmp	r2, r3
 8015546:	d205      	bcs.n	8015554 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8015548:	f000 f936 	bl	80157b8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 801554c:	687b      	ldr	r3, [r7, #4]
 801554e:	2201      	movs	r2, #1
 8015550:	601a      	str	r2, [r3, #0]
 8015552:	e002      	b.n	801555a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8015554:	687b      	ldr	r3, [r7, #4]
 8015556:	2200      	movs	r2, #0
 8015558:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801555a:	4a04      	ldr	r2, [pc, #16]	; (801556c <prvSampleTimeNow+0x3c>)
 801555c:	68fb      	ldr	r3, [r7, #12]
 801555e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8015560:	68fb      	ldr	r3, [r7, #12]
}
 8015562:	4618      	mov	r0, r3
 8015564:	3710      	adds	r7, #16
 8015566:	46bd      	mov	sp, r7
 8015568:	bd80      	pop	{r7, pc}
 801556a:	bf00      	nop
 801556c:	24001d00 	.word	0x24001d00

08015570 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8015570:	b580      	push	{r7, lr}
 8015572:	b086      	sub	sp, #24
 8015574:	af00      	add	r7, sp, #0
 8015576:	60f8      	str	r0, [r7, #12]
 8015578:	60b9      	str	r1, [r7, #8]
 801557a:	607a      	str	r2, [r7, #4]
 801557c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801557e:	2300      	movs	r3, #0
 8015580:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8015582:	68fb      	ldr	r3, [r7, #12]
 8015584:	68ba      	ldr	r2, [r7, #8]
 8015586:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8015588:	68fb      	ldr	r3, [r7, #12]
 801558a:	68fa      	ldr	r2, [r7, #12]
 801558c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801558e:	68ba      	ldr	r2, [r7, #8]
 8015590:	687b      	ldr	r3, [r7, #4]
 8015592:	429a      	cmp	r2, r3
 8015594:	d812      	bhi.n	80155bc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015596:	687a      	ldr	r2, [r7, #4]
 8015598:	683b      	ldr	r3, [r7, #0]
 801559a:	1ad2      	subs	r2, r2, r3
 801559c:	68fb      	ldr	r3, [r7, #12]
 801559e:	699b      	ldr	r3, [r3, #24]
 80155a0:	429a      	cmp	r2, r3
 80155a2:	d302      	bcc.n	80155aa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80155a4:	2301      	movs	r3, #1
 80155a6:	617b      	str	r3, [r7, #20]
 80155a8:	e01b      	b.n	80155e2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80155aa:	4b10      	ldr	r3, [pc, #64]	; (80155ec <prvInsertTimerInActiveList+0x7c>)
 80155ac:	681a      	ldr	r2, [r3, #0]
 80155ae:	68fb      	ldr	r3, [r7, #12]
 80155b0:	3304      	adds	r3, #4
 80155b2:	4619      	mov	r1, r3
 80155b4:	4610      	mov	r0, r2
 80155b6:	f7fd ff7e 	bl	80134b6 <vListInsert>
 80155ba:	e012      	b.n	80155e2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80155bc:	687a      	ldr	r2, [r7, #4]
 80155be:	683b      	ldr	r3, [r7, #0]
 80155c0:	429a      	cmp	r2, r3
 80155c2:	d206      	bcs.n	80155d2 <prvInsertTimerInActiveList+0x62>
 80155c4:	68ba      	ldr	r2, [r7, #8]
 80155c6:	683b      	ldr	r3, [r7, #0]
 80155c8:	429a      	cmp	r2, r3
 80155ca:	d302      	bcc.n	80155d2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80155cc:	2301      	movs	r3, #1
 80155ce:	617b      	str	r3, [r7, #20]
 80155d0:	e007      	b.n	80155e2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80155d2:	4b07      	ldr	r3, [pc, #28]	; (80155f0 <prvInsertTimerInActiveList+0x80>)
 80155d4:	681a      	ldr	r2, [r3, #0]
 80155d6:	68fb      	ldr	r3, [r7, #12]
 80155d8:	3304      	adds	r3, #4
 80155da:	4619      	mov	r1, r3
 80155dc:	4610      	mov	r0, r2
 80155de:	f7fd ff6a 	bl	80134b6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80155e2:	697b      	ldr	r3, [r7, #20]
}
 80155e4:	4618      	mov	r0, r3
 80155e6:	3718      	adds	r7, #24
 80155e8:	46bd      	mov	sp, r7
 80155ea:	bd80      	pop	{r7, pc}
 80155ec:	24001cf4 	.word	0x24001cf4
 80155f0:	24001cf0 	.word	0x24001cf0

080155f4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80155f4:	b580      	push	{r7, lr}
 80155f6:	b08e      	sub	sp, #56	; 0x38
 80155f8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80155fa:	e0ca      	b.n	8015792 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80155fc:	687b      	ldr	r3, [r7, #4]
 80155fe:	2b00      	cmp	r3, #0
 8015600:	da18      	bge.n	8015634 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8015602:	1d3b      	adds	r3, r7, #4
 8015604:	3304      	adds	r3, #4
 8015606:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8015608:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801560a:	2b00      	cmp	r3, #0
 801560c:	d10a      	bne.n	8015624 <prvProcessReceivedCommands+0x30>
	__asm volatile
 801560e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015612:	f383 8811 	msr	BASEPRI, r3
 8015616:	f3bf 8f6f 	isb	sy
 801561a:	f3bf 8f4f 	dsb	sy
 801561e:	61fb      	str	r3, [r7, #28]
}
 8015620:	bf00      	nop
 8015622:	e7fe      	b.n	8015622 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8015624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015626:	681b      	ldr	r3, [r3, #0]
 8015628:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801562a:	6850      	ldr	r0, [r2, #4]
 801562c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801562e:	6892      	ldr	r2, [r2, #8]
 8015630:	4611      	mov	r1, r2
 8015632:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8015634:	687b      	ldr	r3, [r7, #4]
 8015636:	2b00      	cmp	r3, #0
 8015638:	f2c0 80aa 	blt.w	8015790 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 801563c:	68fb      	ldr	r3, [r7, #12]
 801563e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8015640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015642:	695b      	ldr	r3, [r3, #20]
 8015644:	2b00      	cmp	r3, #0
 8015646:	d004      	beq.n	8015652 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8015648:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801564a:	3304      	adds	r3, #4
 801564c:	4618      	mov	r0, r3
 801564e:	f7fd ff6b 	bl	8013528 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8015652:	463b      	mov	r3, r7
 8015654:	4618      	mov	r0, r3
 8015656:	f7ff ff6b 	bl	8015530 <prvSampleTimeNow>
 801565a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 801565c:	687b      	ldr	r3, [r7, #4]
 801565e:	2b09      	cmp	r3, #9
 8015660:	f200 8097 	bhi.w	8015792 <prvProcessReceivedCommands+0x19e>
 8015664:	a201      	add	r2, pc, #4	; (adr r2, 801566c <prvProcessReceivedCommands+0x78>)
 8015666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801566a:	bf00      	nop
 801566c:	08015695 	.word	0x08015695
 8015670:	08015695 	.word	0x08015695
 8015674:	08015695 	.word	0x08015695
 8015678:	08015709 	.word	0x08015709
 801567c:	0801571d 	.word	0x0801571d
 8015680:	08015767 	.word	0x08015767
 8015684:	08015695 	.word	0x08015695
 8015688:	08015695 	.word	0x08015695
 801568c:	08015709 	.word	0x08015709
 8015690:	0801571d 	.word	0x0801571d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8015694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015696:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801569a:	f043 0301 	orr.w	r3, r3, #1
 801569e:	b2da      	uxtb	r2, r3
 80156a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156a2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80156a6:	68ba      	ldr	r2, [r7, #8]
 80156a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156aa:	699b      	ldr	r3, [r3, #24]
 80156ac:	18d1      	adds	r1, r2, r3
 80156ae:	68bb      	ldr	r3, [r7, #8]
 80156b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80156b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80156b4:	f7ff ff5c 	bl	8015570 <prvInsertTimerInActiveList>
 80156b8:	4603      	mov	r3, r0
 80156ba:	2b00      	cmp	r3, #0
 80156bc:	d069      	beq.n	8015792 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80156be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156c0:	6a1b      	ldr	r3, [r3, #32]
 80156c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80156c4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80156c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156c8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80156cc:	f003 0304 	and.w	r3, r3, #4
 80156d0:	2b00      	cmp	r3, #0
 80156d2:	d05e      	beq.n	8015792 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80156d4:	68ba      	ldr	r2, [r7, #8]
 80156d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156d8:	699b      	ldr	r3, [r3, #24]
 80156da:	441a      	add	r2, r3
 80156dc:	2300      	movs	r3, #0
 80156de:	9300      	str	r3, [sp, #0]
 80156e0:	2300      	movs	r3, #0
 80156e2:	2100      	movs	r1, #0
 80156e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80156e6:	f7ff fe05 	bl	80152f4 <xTimerGenericCommand>
 80156ea:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80156ec:	6a3b      	ldr	r3, [r7, #32]
 80156ee:	2b00      	cmp	r3, #0
 80156f0:	d14f      	bne.n	8015792 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80156f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80156f6:	f383 8811 	msr	BASEPRI, r3
 80156fa:	f3bf 8f6f 	isb	sy
 80156fe:	f3bf 8f4f 	dsb	sy
 8015702:	61bb      	str	r3, [r7, #24]
}
 8015704:	bf00      	nop
 8015706:	e7fe      	b.n	8015706 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8015708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801570a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801570e:	f023 0301 	bic.w	r3, r3, #1
 8015712:	b2da      	uxtb	r2, r3
 8015714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015716:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 801571a:	e03a      	b.n	8015792 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801571c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801571e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015722:	f043 0301 	orr.w	r3, r3, #1
 8015726:	b2da      	uxtb	r2, r3
 8015728:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801572a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801572e:	68ba      	ldr	r2, [r7, #8]
 8015730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015732:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8015734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015736:	699b      	ldr	r3, [r3, #24]
 8015738:	2b00      	cmp	r3, #0
 801573a:	d10a      	bne.n	8015752 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 801573c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015740:	f383 8811 	msr	BASEPRI, r3
 8015744:	f3bf 8f6f 	isb	sy
 8015748:	f3bf 8f4f 	dsb	sy
 801574c:	617b      	str	r3, [r7, #20]
}
 801574e:	bf00      	nop
 8015750:	e7fe      	b.n	8015750 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8015752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015754:	699a      	ldr	r2, [r3, #24]
 8015756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015758:	18d1      	adds	r1, r2, r3
 801575a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801575c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801575e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015760:	f7ff ff06 	bl	8015570 <prvInsertTimerInActiveList>
					break;
 8015764:	e015      	b.n	8015792 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8015766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015768:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801576c:	f003 0302 	and.w	r3, r3, #2
 8015770:	2b00      	cmp	r3, #0
 8015772:	d103      	bne.n	801577c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8015774:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015776:	f000 fbfb 	bl	8015f70 <vPortFree>
 801577a:	e00a      	b.n	8015792 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801577c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801577e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015782:	f023 0301 	bic.w	r3, r3, #1
 8015786:	b2da      	uxtb	r2, r3
 8015788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801578a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801578e:	e000      	b.n	8015792 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8015790:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8015792:	4b08      	ldr	r3, [pc, #32]	; (80157b4 <prvProcessReceivedCommands+0x1c0>)
 8015794:	681b      	ldr	r3, [r3, #0]
 8015796:	1d39      	adds	r1, r7, #4
 8015798:	2200      	movs	r2, #0
 801579a:	4618      	mov	r0, r3
 801579c:	f7fe f9c6 	bl	8013b2c <xQueueReceive>
 80157a0:	4603      	mov	r3, r0
 80157a2:	2b00      	cmp	r3, #0
 80157a4:	f47f af2a 	bne.w	80155fc <prvProcessReceivedCommands+0x8>
	}
}
 80157a8:	bf00      	nop
 80157aa:	bf00      	nop
 80157ac:	3730      	adds	r7, #48	; 0x30
 80157ae:	46bd      	mov	sp, r7
 80157b0:	bd80      	pop	{r7, pc}
 80157b2:	bf00      	nop
 80157b4:	24001cf8 	.word	0x24001cf8

080157b8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80157b8:	b580      	push	{r7, lr}
 80157ba:	b088      	sub	sp, #32
 80157bc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80157be:	e048      	b.n	8015852 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80157c0:	4b2d      	ldr	r3, [pc, #180]	; (8015878 <prvSwitchTimerLists+0xc0>)
 80157c2:	681b      	ldr	r3, [r3, #0]
 80157c4:	68db      	ldr	r3, [r3, #12]
 80157c6:	681b      	ldr	r3, [r3, #0]
 80157c8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80157ca:	4b2b      	ldr	r3, [pc, #172]	; (8015878 <prvSwitchTimerLists+0xc0>)
 80157cc:	681b      	ldr	r3, [r3, #0]
 80157ce:	68db      	ldr	r3, [r3, #12]
 80157d0:	68db      	ldr	r3, [r3, #12]
 80157d2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80157d4:	68fb      	ldr	r3, [r7, #12]
 80157d6:	3304      	adds	r3, #4
 80157d8:	4618      	mov	r0, r3
 80157da:	f7fd fea5 	bl	8013528 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80157de:	68fb      	ldr	r3, [r7, #12]
 80157e0:	6a1b      	ldr	r3, [r3, #32]
 80157e2:	68f8      	ldr	r0, [r7, #12]
 80157e4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80157e6:	68fb      	ldr	r3, [r7, #12]
 80157e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80157ec:	f003 0304 	and.w	r3, r3, #4
 80157f0:	2b00      	cmp	r3, #0
 80157f2:	d02e      	beq.n	8015852 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80157f4:	68fb      	ldr	r3, [r7, #12]
 80157f6:	699b      	ldr	r3, [r3, #24]
 80157f8:	693a      	ldr	r2, [r7, #16]
 80157fa:	4413      	add	r3, r2
 80157fc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80157fe:	68ba      	ldr	r2, [r7, #8]
 8015800:	693b      	ldr	r3, [r7, #16]
 8015802:	429a      	cmp	r2, r3
 8015804:	d90e      	bls.n	8015824 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8015806:	68fb      	ldr	r3, [r7, #12]
 8015808:	68ba      	ldr	r2, [r7, #8]
 801580a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801580c:	68fb      	ldr	r3, [r7, #12]
 801580e:	68fa      	ldr	r2, [r7, #12]
 8015810:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8015812:	4b19      	ldr	r3, [pc, #100]	; (8015878 <prvSwitchTimerLists+0xc0>)
 8015814:	681a      	ldr	r2, [r3, #0]
 8015816:	68fb      	ldr	r3, [r7, #12]
 8015818:	3304      	adds	r3, #4
 801581a:	4619      	mov	r1, r3
 801581c:	4610      	mov	r0, r2
 801581e:	f7fd fe4a 	bl	80134b6 <vListInsert>
 8015822:	e016      	b.n	8015852 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8015824:	2300      	movs	r3, #0
 8015826:	9300      	str	r3, [sp, #0]
 8015828:	2300      	movs	r3, #0
 801582a:	693a      	ldr	r2, [r7, #16]
 801582c:	2100      	movs	r1, #0
 801582e:	68f8      	ldr	r0, [r7, #12]
 8015830:	f7ff fd60 	bl	80152f4 <xTimerGenericCommand>
 8015834:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8015836:	687b      	ldr	r3, [r7, #4]
 8015838:	2b00      	cmp	r3, #0
 801583a:	d10a      	bne.n	8015852 <prvSwitchTimerLists+0x9a>
	__asm volatile
 801583c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015840:	f383 8811 	msr	BASEPRI, r3
 8015844:	f3bf 8f6f 	isb	sy
 8015848:	f3bf 8f4f 	dsb	sy
 801584c:	603b      	str	r3, [r7, #0]
}
 801584e:	bf00      	nop
 8015850:	e7fe      	b.n	8015850 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8015852:	4b09      	ldr	r3, [pc, #36]	; (8015878 <prvSwitchTimerLists+0xc0>)
 8015854:	681b      	ldr	r3, [r3, #0]
 8015856:	681b      	ldr	r3, [r3, #0]
 8015858:	2b00      	cmp	r3, #0
 801585a:	d1b1      	bne.n	80157c0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 801585c:	4b06      	ldr	r3, [pc, #24]	; (8015878 <prvSwitchTimerLists+0xc0>)
 801585e:	681b      	ldr	r3, [r3, #0]
 8015860:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8015862:	4b06      	ldr	r3, [pc, #24]	; (801587c <prvSwitchTimerLists+0xc4>)
 8015864:	681b      	ldr	r3, [r3, #0]
 8015866:	4a04      	ldr	r2, [pc, #16]	; (8015878 <prvSwitchTimerLists+0xc0>)
 8015868:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 801586a:	4a04      	ldr	r2, [pc, #16]	; (801587c <prvSwitchTimerLists+0xc4>)
 801586c:	697b      	ldr	r3, [r7, #20]
 801586e:	6013      	str	r3, [r2, #0]
}
 8015870:	bf00      	nop
 8015872:	3718      	adds	r7, #24
 8015874:	46bd      	mov	sp, r7
 8015876:	bd80      	pop	{r7, pc}
 8015878:	24001cf0 	.word	0x24001cf0
 801587c:	24001cf4 	.word	0x24001cf4

08015880 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8015880:	b580      	push	{r7, lr}
 8015882:	b082      	sub	sp, #8
 8015884:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8015886:	f000 f985 	bl	8015b94 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 801588a:	4b15      	ldr	r3, [pc, #84]	; (80158e0 <prvCheckForValidListAndQueue+0x60>)
 801588c:	681b      	ldr	r3, [r3, #0]
 801588e:	2b00      	cmp	r3, #0
 8015890:	d120      	bne.n	80158d4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8015892:	4814      	ldr	r0, [pc, #80]	; (80158e4 <prvCheckForValidListAndQueue+0x64>)
 8015894:	f7fd fdbe 	bl	8013414 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8015898:	4813      	ldr	r0, [pc, #76]	; (80158e8 <prvCheckForValidListAndQueue+0x68>)
 801589a:	f7fd fdbb 	bl	8013414 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801589e:	4b13      	ldr	r3, [pc, #76]	; (80158ec <prvCheckForValidListAndQueue+0x6c>)
 80158a0:	4a10      	ldr	r2, [pc, #64]	; (80158e4 <prvCheckForValidListAndQueue+0x64>)
 80158a2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80158a4:	4b12      	ldr	r3, [pc, #72]	; (80158f0 <prvCheckForValidListAndQueue+0x70>)
 80158a6:	4a10      	ldr	r2, [pc, #64]	; (80158e8 <prvCheckForValidListAndQueue+0x68>)
 80158a8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80158aa:	2300      	movs	r3, #0
 80158ac:	9300      	str	r3, [sp, #0]
 80158ae:	4b11      	ldr	r3, [pc, #68]	; (80158f4 <prvCheckForValidListAndQueue+0x74>)
 80158b0:	4a11      	ldr	r2, [pc, #68]	; (80158f8 <prvCheckForValidListAndQueue+0x78>)
 80158b2:	2110      	movs	r1, #16
 80158b4:	200a      	movs	r0, #10
 80158b6:	f7fd fec9 	bl	801364c <xQueueGenericCreateStatic>
 80158ba:	4603      	mov	r3, r0
 80158bc:	4a08      	ldr	r2, [pc, #32]	; (80158e0 <prvCheckForValidListAndQueue+0x60>)
 80158be:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80158c0:	4b07      	ldr	r3, [pc, #28]	; (80158e0 <prvCheckForValidListAndQueue+0x60>)
 80158c2:	681b      	ldr	r3, [r3, #0]
 80158c4:	2b00      	cmp	r3, #0
 80158c6:	d005      	beq.n	80158d4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80158c8:	4b05      	ldr	r3, [pc, #20]	; (80158e0 <prvCheckForValidListAndQueue+0x60>)
 80158ca:	681b      	ldr	r3, [r3, #0]
 80158cc:	490b      	ldr	r1, [pc, #44]	; (80158fc <prvCheckForValidListAndQueue+0x7c>)
 80158ce:	4618      	mov	r0, r3
 80158d0:	f7fe fb9c 	bl	801400c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80158d4:	f000 f98e 	bl	8015bf4 <vPortExitCritical>
}
 80158d8:	bf00      	nop
 80158da:	46bd      	mov	sp, r7
 80158dc:	bd80      	pop	{r7, pc}
 80158de:	bf00      	nop
 80158e0:	24001cf8 	.word	0x24001cf8
 80158e4:	24001cc8 	.word	0x24001cc8
 80158e8:	24001cdc 	.word	0x24001cdc
 80158ec:	24001cf0 	.word	0x24001cf0
 80158f0:	24001cf4 	.word	0x24001cf4
 80158f4:	24001da4 	.word	0x24001da4
 80158f8:	24001d04 	.word	0x24001d04
 80158fc:	08016ecc 	.word	0x08016ecc

08015900 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8015900:	b580      	push	{r7, lr}
 8015902:	b08a      	sub	sp, #40	; 0x28
 8015904:	af00      	add	r7, sp, #0
 8015906:	60f8      	str	r0, [r7, #12]
 8015908:	60b9      	str	r1, [r7, #8]
 801590a:	607a      	str	r2, [r7, #4]
 801590c:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 801590e:	f06f 0301 	mvn.w	r3, #1
 8015912:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8015914:	68fb      	ldr	r3, [r7, #12]
 8015916:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8015918:	68bb      	ldr	r3, [r7, #8]
 801591a:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 801591c:	687b      	ldr	r3, [r7, #4]
 801591e:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8015920:	4b06      	ldr	r3, [pc, #24]	; (801593c <xTimerPendFunctionCallFromISR+0x3c>)
 8015922:	6818      	ldr	r0, [r3, #0]
 8015924:	f107 0114 	add.w	r1, r7, #20
 8015928:	2300      	movs	r3, #0
 801592a:	683a      	ldr	r2, [r7, #0]
 801592c:	f7fe f862 	bl	80139f4 <xQueueGenericSendFromISR>
 8015930:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8015932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8015934:	4618      	mov	r0, r3
 8015936:	3728      	adds	r7, #40	; 0x28
 8015938:	46bd      	mov	sp, r7
 801593a:	bd80      	pop	{r7, pc}
 801593c:	24001cf8 	.word	0x24001cf8

08015940 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8015940:	b480      	push	{r7}
 8015942:	b085      	sub	sp, #20
 8015944:	af00      	add	r7, sp, #0
 8015946:	60f8      	str	r0, [r7, #12]
 8015948:	60b9      	str	r1, [r7, #8]
 801594a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 801594c:	68fb      	ldr	r3, [r7, #12]
 801594e:	3b04      	subs	r3, #4
 8015950:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8015952:	68fb      	ldr	r3, [r7, #12]
 8015954:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8015958:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801595a:	68fb      	ldr	r3, [r7, #12]
 801595c:	3b04      	subs	r3, #4
 801595e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8015960:	68bb      	ldr	r3, [r7, #8]
 8015962:	f023 0201 	bic.w	r2, r3, #1
 8015966:	68fb      	ldr	r3, [r7, #12]
 8015968:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801596a:	68fb      	ldr	r3, [r7, #12]
 801596c:	3b04      	subs	r3, #4
 801596e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8015970:	4a0c      	ldr	r2, [pc, #48]	; (80159a4 <pxPortInitialiseStack+0x64>)
 8015972:	68fb      	ldr	r3, [r7, #12]
 8015974:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8015976:	68fb      	ldr	r3, [r7, #12]
 8015978:	3b14      	subs	r3, #20
 801597a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 801597c:	687a      	ldr	r2, [r7, #4]
 801597e:	68fb      	ldr	r3, [r7, #12]
 8015980:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8015982:	68fb      	ldr	r3, [r7, #12]
 8015984:	3b04      	subs	r3, #4
 8015986:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8015988:	68fb      	ldr	r3, [r7, #12]
 801598a:	f06f 0202 	mvn.w	r2, #2
 801598e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8015990:	68fb      	ldr	r3, [r7, #12]
 8015992:	3b20      	subs	r3, #32
 8015994:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8015996:	68fb      	ldr	r3, [r7, #12]
}
 8015998:	4618      	mov	r0, r3
 801599a:	3714      	adds	r7, #20
 801599c:	46bd      	mov	sp, r7
 801599e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159a2:	4770      	bx	lr
 80159a4:	080159a9 	.word	0x080159a9

080159a8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80159a8:	b480      	push	{r7}
 80159aa:	b085      	sub	sp, #20
 80159ac:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80159ae:	2300      	movs	r3, #0
 80159b0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80159b2:	4b12      	ldr	r3, [pc, #72]	; (80159fc <prvTaskExitError+0x54>)
 80159b4:	681b      	ldr	r3, [r3, #0]
 80159b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80159ba:	d00a      	beq.n	80159d2 <prvTaskExitError+0x2a>
	__asm volatile
 80159bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80159c0:	f383 8811 	msr	BASEPRI, r3
 80159c4:	f3bf 8f6f 	isb	sy
 80159c8:	f3bf 8f4f 	dsb	sy
 80159cc:	60fb      	str	r3, [r7, #12]
}
 80159ce:	bf00      	nop
 80159d0:	e7fe      	b.n	80159d0 <prvTaskExitError+0x28>
	__asm volatile
 80159d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80159d6:	f383 8811 	msr	BASEPRI, r3
 80159da:	f3bf 8f6f 	isb	sy
 80159de:	f3bf 8f4f 	dsb	sy
 80159e2:	60bb      	str	r3, [r7, #8]
}
 80159e4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80159e6:	bf00      	nop
 80159e8:	687b      	ldr	r3, [r7, #4]
 80159ea:	2b00      	cmp	r3, #0
 80159ec:	d0fc      	beq.n	80159e8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80159ee:	bf00      	nop
 80159f0:	bf00      	nop
 80159f2:	3714      	adds	r7, #20
 80159f4:	46bd      	mov	sp, r7
 80159f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159fa:	4770      	bx	lr
 80159fc:	240000a0 	.word	0x240000a0

08015a00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8015a00:	4b07      	ldr	r3, [pc, #28]	; (8015a20 <pxCurrentTCBConst2>)
 8015a02:	6819      	ldr	r1, [r3, #0]
 8015a04:	6808      	ldr	r0, [r1, #0]
 8015a06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a0a:	f380 8809 	msr	PSP, r0
 8015a0e:	f3bf 8f6f 	isb	sy
 8015a12:	f04f 0000 	mov.w	r0, #0
 8015a16:	f380 8811 	msr	BASEPRI, r0
 8015a1a:	4770      	bx	lr
 8015a1c:	f3af 8000 	nop.w

08015a20 <pxCurrentTCBConst2>:
 8015a20:	240017c8 	.word	0x240017c8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8015a24:	bf00      	nop
 8015a26:	bf00      	nop

08015a28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8015a28:	4808      	ldr	r0, [pc, #32]	; (8015a4c <prvPortStartFirstTask+0x24>)
 8015a2a:	6800      	ldr	r0, [r0, #0]
 8015a2c:	6800      	ldr	r0, [r0, #0]
 8015a2e:	f380 8808 	msr	MSP, r0
 8015a32:	f04f 0000 	mov.w	r0, #0
 8015a36:	f380 8814 	msr	CONTROL, r0
 8015a3a:	b662      	cpsie	i
 8015a3c:	b661      	cpsie	f
 8015a3e:	f3bf 8f4f 	dsb	sy
 8015a42:	f3bf 8f6f 	isb	sy
 8015a46:	df00      	svc	0
 8015a48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8015a4a:	bf00      	nop
 8015a4c:	e000ed08 	.word	0xe000ed08

08015a50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8015a50:	b580      	push	{r7, lr}
 8015a52:	b086      	sub	sp, #24
 8015a54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8015a56:	4b46      	ldr	r3, [pc, #280]	; (8015b70 <xPortStartScheduler+0x120>)
 8015a58:	681b      	ldr	r3, [r3, #0]
 8015a5a:	4a46      	ldr	r2, [pc, #280]	; (8015b74 <xPortStartScheduler+0x124>)
 8015a5c:	4293      	cmp	r3, r2
 8015a5e:	d10a      	bne.n	8015a76 <xPortStartScheduler+0x26>
	__asm volatile
 8015a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015a64:	f383 8811 	msr	BASEPRI, r3
 8015a68:	f3bf 8f6f 	isb	sy
 8015a6c:	f3bf 8f4f 	dsb	sy
 8015a70:	613b      	str	r3, [r7, #16]
}
 8015a72:	bf00      	nop
 8015a74:	e7fe      	b.n	8015a74 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8015a76:	4b3e      	ldr	r3, [pc, #248]	; (8015b70 <xPortStartScheduler+0x120>)
 8015a78:	681b      	ldr	r3, [r3, #0]
 8015a7a:	4a3f      	ldr	r2, [pc, #252]	; (8015b78 <xPortStartScheduler+0x128>)
 8015a7c:	4293      	cmp	r3, r2
 8015a7e:	d10a      	bne.n	8015a96 <xPortStartScheduler+0x46>
	__asm volatile
 8015a80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015a84:	f383 8811 	msr	BASEPRI, r3
 8015a88:	f3bf 8f6f 	isb	sy
 8015a8c:	f3bf 8f4f 	dsb	sy
 8015a90:	60fb      	str	r3, [r7, #12]
}
 8015a92:	bf00      	nop
 8015a94:	e7fe      	b.n	8015a94 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8015a96:	4b39      	ldr	r3, [pc, #228]	; (8015b7c <xPortStartScheduler+0x12c>)
 8015a98:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8015a9a:	697b      	ldr	r3, [r7, #20]
 8015a9c:	781b      	ldrb	r3, [r3, #0]
 8015a9e:	b2db      	uxtb	r3, r3
 8015aa0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8015aa2:	697b      	ldr	r3, [r7, #20]
 8015aa4:	22ff      	movs	r2, #255	; 0xff
 8015aa6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8015aa8:	697b      	ldr	r3, [r7, #20]
 8015aaa:	781b      	ldrb	r3, [r3, #0]
 8015aac:	b2db      	uxtb	r3, r3
 8015aae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8015ab0:	78fb      	ldrb	r3, [r7, #3]
 8015ab2:	b2db      	uxtb	r3, r3
 8015ab4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8015ab8:	b2da      	uxtb	r2, r3
 8015aba:	4b31      	ldr	r3, [pc, #196]	; (8015b80 <xPortStartScheduler+0x130>)
 8015abc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8015abe:	4b31      	ldr	r3, [pc, #196]	; (8015b84 <xPortStartScheduler+0x134>)
 8015ac0:	2207      	movs	r2, #7
 8015ac2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8015ac4:	e009      	b.n	8015ada <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8015ac6:	4b2f      	ldr	r3, [pc, #188]	; (8015b84 <xPortStartScheduler+0x134>)
 8015ac8:	681b      	ldr	r3, [r3, #0]
 8015aca:	3b01      	subs	r3, #1
 8015acc:	4a2d      	ldr	r2, [pc, #180]	; (8015b84 <xPortStartScheduler+0x134>)
 8015ace:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8015ad0:	78fb      	ldrb	r3, [r7, #3]
 8015ad2:	b2db      	uxtb	r3, r3
 8015ad4:	005b      	lsls	r3, r3, #1
 8015ad6:	b2db      	uxtb	r3, r3
 8015ad8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8015ada:	78fb      	ldrb	r3, [r7, #3]
 8015adc:	b2db      	uxtb	r3, r3
 8015ade:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8015ae2:	2b80      	cmp	r3, #128	; 0x80
 8015ae4:	d0ef      	beq.n	8015ac6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8015ae6:	4b27      	ldr	r3, [pc, #156]	; (8015b84 <xPortStartScheduler+0x134>)
 8015ae8:	681b      	ldr	r3, [r3, #0]
 8015aea:	f1c3 0307 	rsb	r3, r3, #7
 8015aee:	2b04      	cmp	r3, #4
 8015af0:	d00a      	beq.n	8015b08 <xPortStartScheduler+0xb8>
	__asm volatile
 8015af2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015af6:	f383 8811 	msr	BASEPRI, r3
 8015afa:	f3bf 8f6f 	isb	sy
 8015afe:	f3bf 8f4f 	dsb	sy
 8015b02:	60bb      	str	r3, [r7, #8]
}
 8015b04:	bf00      	nop
 8015b06:	e7fe      	b.n	8015b06 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8015b08:	4b1e      	ldr	r3, [pc, #120]	; (8015b84 <xPortStartScheduler+0x134>)
 8015b0a:	681b      	ldr	r3, [r3, #0]
 8015b0c:	021b      	lsls	r3, r3, #8
 8015b0e:	4a1d      	ldr	r2, [pc, #116]	; (8015b84 <xPortStartScheduler+0x134>)
 8015b10:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8015b12:	4b1c      	ldr	r3, [pc, #112]	; (8015b84 <xPortStartScheduler+0x134>)
 8015b14:	681b      	ldr	r3, [r3, #0]
 8015b16:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8015b1a:	4a1a      	ldr	r2, [pc, #104]	; (8015b84 <xPortStartScheduler+0x134>)
 8015b1c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8015b1e:	687b      	ldr	r3, [r7, #4]
 8015b20:	b2da      	uxtb	r2, r3
 8015b22:	697b      	ldr	r3, [r7, #20]
 8015b24:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8015b26:	4b18      	ldr	r3, [pc, #96]	; (8015b88 <xPortStartScheduler+0x138>)
 8015b28:	681b      	ldr	r3, [r3, #0]
 8015b2a:	4a17      	ldr	r2, [pc, #92]	; (8015b88 <xPortStartScheduler+0x138>)
 8015b2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8015b30:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8015b32:	4b15      	ldr	r3, [pc, #84]	; (8015b88 <xPortStartScheduler+0x138>)
 8015b34:	681b      	ldr	r3, [r3, #0]
 8015b36:	4a14      	ldr	r2, [pc, #80]	; (8015b88 <xPortStartScheduler+0x138>)
 8015b38:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8015b3c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8015b3e:	f000 f8dd 	bl	8015cfc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8015b42:	4b12      	ldr	r3, [pc, #72]	; (8015b8c <xPortStartScheduler+0x13c>)
 8015b44:	2200      	movs	r2, #0
 8015b46:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8015b48:	f000 f8fc 	bl	8015d44 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8015b4c:	4b10      	ldr	r3, [pc, #64]	; (8015b90 <xPortStartScheduler+0x140>)
 8015b4e:	681b      	ldr	r3, [r3, #0]
 8015b50:	4a0f      	ldr	r2, [pc, #60]	; (8015b90 <xPortStartScheduler+0x140>)
 8015b52:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8015b56:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8015b58:	f7ff ff66 	bl	8015a28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8015b5c:	f7fe ff80 	bl	8014a60 <vTaskSwitchContext>
	prvTaskExitError();
 8015b60:	f7ff ff22 	bl	80159a8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8015b64:	2300      	movs	r3, #0
}
 8015b66:	4618      	mov	r0, r3
 8015b68:	3718      	adds	r7, #24
 8015b6a:	46bd      	mov	sp, r7
 8015b6c:	bd80      	pop	{r7, pc}
 8015b6e:	bf00      	nop
 8015b70:	e000ed00 	.word	0xe000ed00
 8015b74:	410fc271 	.word	0x410fc271
 8015b78:	410fc270 	.word	0x410fc270
 8015b7c:	e000e400 	.word	0xe000e400
 8015b80:	24001df4 	.word	0x24001df4
 8015b84:	24001df8 	.word	0x24001df8
 8015b88:	e000ed20 	.word	0xe000ed20
 8015b8c:	240000a0 	.word	0x240000a0
 8015b90:	e000ef34 	.word	0xe000ef34

08015b94 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8015b94:	b480      	push	{r7}
 8015b96:	b083      	sub	sp, #12
 8015b98:	af00      	add	r7, sp, #0
	__asm volatile
 8015b9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015b9e:	f383 8811 	msr	BASEPRI, r3
 8015ba2:	f3bf 8f6f 	isb	sy
 8015ba6:	f3bf 8f4f 	dsb	sy
 8015baa:	607b      	str	r3, [r7, #4]
}
 8015bac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8015bae:	4b0f      	ldr	r3, [pc, #60]	; (8015bec <vPortEnterCritical+0x58>)
 8015bb0:	681b      	ldr	r3, [r3, #0]
 8015bb2:	3301      	adds	r3, #1
 8015bb4:	4a0d      	ldr	r2, [pc, #52]	; (8015bec <vPortEnterCritical+0x58>)
 8015bb6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8015bb8:	4b0c      	ldr	r3, [pc, #48]	; (8015bec <vPortEnterCritical+0x58>)
 8015bba:	681b      	ldr	r3, [r3, #0]
 8015bbc:	2b01      	cmp	r3, #1
 8015bbe:	d10f      	bne.n	8015be0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8015bc0:	4b0b      	ldr	r3, [pc, #44]	; (8015bf0 <vPortEnterCritical+0x5c>)
 8015bc2:	681b      	ldr	r3, [r3, #0]
 8015bc4:	b2db      	uxtb	r3, r3
 8015bc6:	2b00      	cmp	r3, #0
 8015bc8:	d00a      	beq.n	8015be0 <vPortEnterCritical+0x4c>
	__asm volatile
 8015bca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015bce:	f383 8811 	msr	BASEPRI, r3
 8015bd2:	f3bf 8f6f 	isb	sy
 8015bd6:	f3bf 8f4f 	dsb	sy
 8015bda:	603b      	str	r3, [r7, #0]
}
 8015bdc:	bf00      	nop
 8015bde:	e7fe      	b.n	8015bde <vPortEnterCritical+0x4a>
	}
}
 8015be0:	bf00      	nop
 8015be2:	370c      	adds	r7, #12
 8015be4:	46bd      	mov	sp, r7
 8015be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bea:	4770      	bx	lr
 8015bec:	240000a0 	.word	0x240000a0
 8015bf0:	e000ed04 	.word	0xe000ed04

08015bf4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8015bf4:	b480      	push	{r7}
 8015bf6:	b083      	sub	sp, #12
 8015bf8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8015bfa:	4b12      	ldr	r3, [pc, #72]	; (8015c44 <vPortExitCritical+0x50>)
 8015bfc:	681b      	ldr	r3, [r3, #0]
 8015bfe:	2b00      	cmp	r3, #0
 8015c00:	d10a      	bne.n	8015c18 <vPortExitCritical+0x24>
	__asm volatile
 8015c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015c06:	f383 8811 	msr	BASEPRI, r3
 8015c0a:	f3bf 8f6f 	isb	sy
 8015c0e:	f3bf 8f4f 	dsb	sy
 8015c12:	607b      	str	r3, [r7, #4]
}
 8015c14:	bf00      	nop
 8015c16:	e7fe      	b.n	8015c16 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8015c18:	4b0a      	ldr	r3, [pc, #40]	; (8015c44 <vPortExitCritical+0x50>)
 8015c1a:	681b      	ldr	r3, [r3, #0]
 8015c1c:	3b01      	subs	r3, #1
 8015c1e:	4a09      	ldr	r2, [pc, #36]	; (8015c44 <vPortExitCritical+0x50>)
 8015c20:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8015c22:	4b08      	ldr	r3, [pc, #32]	; (8015c44 <vPortExitCritical+0x50>)
 8015c24:	681b      	ldr	r3, [r3, #0]
 8015c26:	2b00      	cmp	r3, #0
 8015c28:	d105      	bne.n	8015c36 <vPortExitCritical+0x42>
 8015c2a:	2300      	movs	r3, #0
 8015c2c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8015c2e:	683b      	ldr	r3, [r7, #0]
 8015c30:	f383 8811 	msr	BASEPRI, r3
}
 8015c34:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8015c36:	bf00      	nop
 8015c38:	370c      	adds	r7, #12
 8015c3a:	46bd      	mov	sp, r7
 8015c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c40:	4770      	bx	lr
 8015c42:	bf00      	nop
 8015c44:	240000a0 	.word	0x240000a0
	...

08015c50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8015c50:	f3ef 8009 	mrs	r0, PSP
 8015c54:	f3bf 8f6f 	isb	sy
 8015c58:	4b15      	ldr	r3, [pc, #84]	; (8015cb0 <pxCurrentTCBConst>)
 8015c5a:	681a      	ldr	r2, [r3, #0]
 8015c5c:	f01e 0f10 	tst.w	lr, #16
 8015c60:	bf08      	it	eq
 8015c62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8015c66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c6a:	6010      	str	r0, [r2, #0]
 8015c6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8015c70:	f04f 0050 	mov.w	r0, #80	; 0x50
 8015c74:	f380 8811 	msr	BASEPRI, r0
 8015c78:	f3bf 8f4f 	dsb	sy
 8015c7c:	f3bf 8f6f 	isb	sy
 8015c80:	f7fe feee 	bl	8014a60 <vTaskSwitchContext>
 8015c84:	f04f 0000 	mov.w	r0, #0
 8015c88:	f380 8811 	msr	BASEPRI, r0
 8015c8c:	bc09      	pop	{r0, r3}
 8015c8e:	6819      	ldr	r1, [r3, #0]
 8015c90:	6808      	ldr	r0, [r1, #0]
 8015c92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c96:	f01e 0f10 	tst.w	lr, #16
 8015c9a:	bf08      	it	eq
 8015c9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8015ca0:	f380 8809 	msr	PSP, r0
 8015ca4:	f3bf 8f6f 	isb	sy
 8015ca8:	4770      	bx	lr
 8015caa:	bf00      	nop
 8015cac:	f3af 8000 	nop.w

08015cb0 <pxCurrentTCBConst>:
 8015cb0:	240017c8 	.word	0x240017c8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8015cb4:	bf00      	nop
 8015cb6:	bf00      	nop

08015cb8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8015cb8:	b580      	push	{r7, lr}
 8015cba:	b082      	sub	sp, #8
 8015cbc:	af00      	add	r7, sp, #0
	__asm volatile
 8015cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015cc2:	f383 8811 	msr	BASEPRI, r3
 8015cc6:	f3bf 8f6f 	isb	sy
 8015cca:	f3bf 8f4f 	dsb	sy
 8015cce:	607b      	str	r3, [r7, #4]
}
 8015cd0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8015cd2:	f7fe fe0b 	bl	80148ec <xTaskIncrementTick>
 8015cd6:	4603      	mov	r3, r0
 8015cd8:	2b00      	cmp	r3, #0
 8015cda:	d003      	beq.n	8015ce4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8015cdc:	4b06      	ldr	r3, [pc, #24]	; (8015cf8 <xPortSysTickHandler+0x40>)
 8015cde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015ce2:	601a      	str	r2, [r3, #0]
 8015ce4:	2300      	movs	r3, #0
 8015ce6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8015ce8:	683b      	ldr	r3, [r7, #0]
 8015cea:	f383 8811 	msr	BASEPRI, r3
}
 8015cee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8015cf0:	bf00      	nop
 8015cf2:	3708      	adds	r7, #8
 8015cf4:	46bd      	mov	sp, r7
 8015cf6:	bd80      	pop	{r7, pc}
 8015cf8:	e000ed04 	.word	0xe000ed04

08015cfc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8015cfc:	b480      	push	{r7}
 8015cfe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8015d00:	4b0b      	ldr	r3, [pc, #44]	; (8015d30 <vPortSetupTimerInterrupt+0x34>)
 8015d02:	2200      	movs	r2, #0
 8015d04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8015d06:	4b0b      	ldr	r3, [pc, #44]	; (8015d34 <vPortSetupTimerInterrupt+0x38>)
 8015d08:	2200      	movs	r2, #0
 8015d0a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8015d0c:	4b0a      	ldr	r3, [pc, #40]	; (8015d38 <vPortSetupTimerInterrupt+0x3c>)
 8015d0e:	681b      	ldr	r3, [r3, #0]
 8015d10:	4a0a      	ldr	r2, [pc, #40]	; (8015d3c <vPortSetupTimerInterrupt+0x40>)
 8015d12:	fba2 2303 	umull	r2, r3, r2, r3
 8015d16:	099b      	lsrs	r3, r3, #6
 8015d18:	4a09      	ldr	r2, [pc, #36]	; (8015d40 <vPortSetupTimerInterrupt+0x44>)
 8015d1a:	3b01      	subs	r3, #1
 8015d1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8015d1e:	4b04      	ldr	r3, [pc, #16]	; (8015d30 <vPortSetupTimerInterrupt+0x34>)
 8015d20:	2207      	movs	r2, #7
 8015d22:	601a      	str	r2, [r3, #0]
}
 8015d24:	bf00      	nop
 8015d26:	46bd      	mov	sp, r7
 8015d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d2c:	4770      	bx	lr
 8015d2e:	bf00      	nop
 8015d30:	e000e010 	.word	0xe000e010
 8015d34:	e000e018 	.word	0xe000e018
 8015d38:	24000090 	.word	0x24000090
 8015d3c:	10624dd3 	.word	0x10624dd3
 8015d40:	e000e014 	.word	0xe000e014

08015d44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8015d44:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8015d54 <vPortEnableVFP+0x10>
 8015d48:	6801      	ldr	r1, [r0, #0]
 8015d4a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8015d4e:	6001      	str	r1, [r0, #0]
 8015d50:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8015d52:	bf00      	nop
 8015d54:	e000ed88 	.word	0xe000ed88

08015d58 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8015d58:	b480      	push	{r7}
 8015d5a:	b085      	sub	sp, #20
 8015d5c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8015d5e:	f3ef 8305 	mrs	r3, IPSR
 8015d62:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8015d64:	68fb      	ldr	r3, [r7, #12]
 8015d66:	2b0f      	cmp	r3, #15
 8015d68:	d914      	bls.n	8015d94 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8015d6a:	4a17      	ldr	r2, [pc, #92]	; (8015dc8 <vPortValidateInterruptPriority+0x70>)
 8015d6c:	68fb      	ldr	r3, [r7, #12]
 8015d6e:	4413      	add	r3, r2
 8015d70:	781b      	ldrb	r3, [r3, #0]
 8015d72:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8015d74:	4b15      	ldr	r3, [pc, #84]	; (8015dcc <vPortValidateInterruptPriority+0x74>)
 8015d76:	781b      	ldrb	r3, [r3, #0]
 8015d78:	7afa      	ldrb	r2, [r7, #11]
 8015d7a:	429a      	cmp	r2, r3
 8015d7c:	d20a      	bcs.n	8015d94 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8015d7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015d82:	f383 8811 	msr	BASEPRI, r3
 8015d86:	f3bf 8f6f 	isb	sy
 8015d8a:	f3bf 8f4f 	dsb	sy
 8015d8e:	607b      	str	r3, [r7, #4]
}
 8015d90:	bf00      	nop
 8015d92:	e7fe      	b.n	8015d92 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8015d94:	4b0e      	ldr	r3, [pc, #56]	; (8015dd0 <vPortValidateInterruptPriority+0x78>)
 8015d96:	681b      	ldr	r3, [r3, #0]
 8015d98:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8015d9c:	4b0d      	ldr	r3, [pc, #52]	; (8015dd4 <vPortValidateInterruptPriority+0x7c>)
 8015d9e:	681b      	ldr	r3, [r3, #0]
 8015da0:	429a      	cmp	r2, r3
 8015da2:	d90a      	bls.n	8015dba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8015da4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015da8:	f383 8811 	msr	BASEPRI, r3
 8015dac:	f3bf 8f6f 	isb	sy
 8015db0:	f3bf 8f4f 	dsb	sy
 8015db4:	603b      	str	r3, [r7, #0]
}
 8015db6:	bf00      	nop
 8015db8:	e7fe      	b.n	8015db8 <vPortValidateInterruptPriority+0x60>
	}
 8015dba:	bf00      	nop
 8015dbc:	3714      	adds	r7, #20
 8015dbe:	46bd      	mov	sp, r7
 8015dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dc4:	4770      	bx	lr
 8015dc6:	bf00      	nop
 8015dc8:	e000e3f0 	.word	0xe000e3f0
 8015dcc:	24001df4 	.word	0x24001df4
 8015dd0:	e000ed0c 	.word	0xe000ed0c
 8015dd4:	24001df8 	.word	0x24001df8

08015dd8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8015dd8:	b580      	push	{r7, lr}
 8015dda:	b08a      	sub	sp, #40	; 0x28
 8015ddc:	af00      	add	r7, sp, #0
 8015dde:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8015de0:	2300      	movs	r3, #0
 8015de2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8015de4:	f7fe fcc6 	bl	8014774 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8015de8:	4b5b      	ldr	r3, [pc, #364]	; (8015f58 <pvPortMalloc+0x180>)
 8015dea:	681b      	ldr	r3, [r3, #0]
 8015dec:	2b00      	cmp	r3, #0
 8015dee:	d101      	bne.n	8015df4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8015df0:	f000 f920 	bl	8016034 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8015df4:	4b59      	ldr	r3, [pc, #356]	; (8015f5c <pvPortMalloc+0x184>)
 8015df6:	681a      	ldr	r2, [r3, #0]
 8015df8:	687b      	ldr	r3, [r7, #4]
 8015dfa:	4013      	ands	r3, r2
 8015dfc:	2b00      	cmp	r3, #0
 8015dfe:	f040 8093 	bne.w	8015f28 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8015e02:	687b      	ldr	r3, [r7, #4]
 8015e04:	2b00      	cmp	r3, #0
 8015e06:	d01d      	beq.n	8015e44 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8015e08:	2208      	movs	r2, #8
 8015e0a:	687b      	ldr	r3, [r7, #4]
 8015e0c:	4413      	add	r3, r2
 8015e0e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8015e10:	687b      	ldr	r3, [r7, #4]
 8015e12:	f003 0307 	and.w	r3, r3, #7
 8015e16:	2b00      	cmp	r3, #0
 8015e18:	d014      	beq.n	8015e44 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8015e1a:	687b      	ldr	r3, [r7, #4]
 8015e1c:	f023 0307 	bic.w	r3, r3, #7
 8015e20:	3308      	adds	r3, #8
 8015e22:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8015e24:	687b      	ldr	r3, [r7, #4]
 8015e26:	f003 0307 	and.w	r3, r3, #7
 8015e2a:	2b00      	cmp	r3, #0
 8015e2c:	d00a      	beq.n	8015e44 <pvPortMalloc+0x6c>
	__asm volatile
 8015e2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015e32:	f383 8811 	msr	BASEPRI, r3
 8015e36:	f3bf 8f6f 	isb	sy
 8015e3a:	f3bf 8f4f 	dsb	sy
 8015e3e:	617b      	str	r3, [r7, #20]
}
 8015e40:	bf00      	nop
 8015e42:	e7fe      	b.n	8015e42 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8015e44:	687b      	ldr	r3, [r7, #4]
 8015e46:	2b00      	cmp	r3, #0
 8015e48:	d06e      	beq.n	8015f28 <pvPortMalloc+0x150>
 8015e4a:	4b45      	ldr	r3, [pc, #276]	; (8015f60 <pvPortMalloc+0x188>)
 8015e4c:	681b      	ldr	r3, [r3, #0]
 8015e4e:	687a      	ldr	r2, [r7, #4]
 8015e50:	429a      	cmp	r2, r3
 8015e52:	d869      	bhi.n	8015f28 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8015e54:	4b43      	ldr	r3, [pc, #268]	; (8015f64 <pvPortMalloc+0x18c>)
 8015e56:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8015e58:	4b42      	ldr	r3, [pc, #264]	; (8015f64 <pvPortMalloc+0x18c>)
 8015e5a:	681b      	ldr	r3, [r3, #0]
 8015e5c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015e5e:	e004      	b.n	8015e6a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8015e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e62:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8015e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e66:	681b      	ldr	r3, [r3, #0]
 8015e68:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e6c:	685b      	ldr	r3, [r3, #4]
 8015e6e:	687a      	ldr	r2, [r7, #4]
 8015e70:	429a      	cmp	r2, r3
 8015e72:	d903      	bls.n	8015e7c <pvPortMalloc+0xa4>
 8015e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e76:	681b      	ldr	r3, [r3, #0]
 8015e78:	2b00      	cmp	r3, #0
 8015e7a:	d1f1      	bne.n	8015e60 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8015e7c:	4b36      	ldr	r3, [pc, #216]	; (8015f58 <pvPortMalloc+0x180>)
 8015e7e:	681b      	ldr	r3, [r3, #0]
 8015e80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015e82:	429a      	cmp	r2, r3
 8015e84:	d050      	beq.n	8015f28 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8015e86:	6a3b      	ldr	r3, [r7, #32]
 8015e88:	681b      	ldr	r3, [r3, #0]
 8015e8a:	2208      	movs	r2, #8
 8015e8c:	4413      	add	r3, r2
 8015e8e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8015e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e92:	681a      	ldr	r2, [r3, #0]
 8015e94:	6a3b      	ldr	r3, [r7, #32]
 8015e96:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8015e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e9a:	685a      	ldr	r2, [r3, #4]
 8015e9c:	687b      	ldr	r3, [r7, #4]
 8015e9e:	1ad2      	subs	r2, r2, r3
 8015ea0:	2308      	movs	r3, #8
 8015ea2:	005b      	lsls	r3, r3, #1
 8015ea4:	429a      	cmp	r2, r3
 8015ea6:	d91f      	bls.n	8015ee8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8015ea8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015eaa:	687b      	ldr	r3, [r7, #4]
 8015eac:	4413      	add	r3, r2
 8015eae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8015eb0:	69bb      	ldr	r3, [r7, #24]
 8015eb2:	f003 0307 	and.w	r3, r3, #7
 8015eb6:	2b00      	cmp	r3, #0
 8015eb8:	d00a      	beq.n	8015ed0 <pvPortMalloc+0xf8>
	__asm volatile
 8015eba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015ebe:	f383 8811 	msr	BASEPRI, r3
 8015ec2:	f3bf 8f6f 	isb	sy
 8015ec6:	f3bf 8f4f 	dsb	sy
 8015eca:	613b      	str	r3, [r7, #16]
}
 8015ecc:	bf00      	nop
 8015ece:	e7fe      	b.n	8015ece <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8015ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ed2:	685a      	ldr	r2, [r3, #4]
 8015ed4:	687b      	ldr	r3, [r7, #4]
 8015ed6:	1ad2      	subs	r2, r2, r3
 8015ed8:	69bb      	ldr	r3, [r7, #24]
 8015eda:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8015edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ede:	687a      	ldr	r2, [r7, #4]
 8015ee0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8015ee2:	69b8      	ldr	r0, [r7, #24]
 8015ee4:	f000 f908 	bl	80160f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8015ee8:	4b1d      	ldr	r3, [pc, #116]	; (8015f60 <pvPortMalloc+0x188>)
 8015eea:	681a      	ldr	r2, [r3, #0]
 8015eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015eee:	685b      	ldr	r3, [r3, #4]
 8015ef0:	1ad3      	subs	r3, r2, r3
 8015ef2:	4a1b      	ldr	r2, [pc, #108]	; (8015f60 <pvPortMalloc+0x188>)
 8015ef4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8015ef6:	4b1a      	ldr	r3, [pc, #104]	; (8015f60 <pvPortMalloc+0x188>)
 8015ef8:	681a      	ldr	r2, [r3, #0]
 8015efa:	4b1b      	ldr	r3, [pc, #108]	; (8015f68 <pvPortMalloc+0x190>)
 8015efc:	681b      	ldr	r3, [r3, #0]
 8015efe:	429a      	cmp	r2, r3
 8015f00:	d203      	bcs.n	8015f0a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8015f02:	4b17      	ldr	r3, [pc, #92]	; (8015f60 <pvPortMalloc+0x188>)
 8015f04:	681b      	ldr	r3, [r3, #0]
 8015f06:	4a18      	ldr	r2, [pc, #96]	; (8015f68 <pvPortMalloc+0x190>)
 8015f08:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8015f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f0c:	685a      	ldr	r2, [r3, #4]
 8015f0e:	4b13      	ldr	r3, [pc, #76]	; (8015f5c <pvPortMalloc+0x184>)
 8015f10:	681b      	ldr	r3, [r3, #0]
 8015f12:	431a      	orrs	r2, r3
 8015f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f16:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8015f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f1a:	2200      	movs	r2, #0
 8015f1c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8015f1e:	4b13      	ldr	r3, [pc, #76]	; (8015f6c <pvPortMalloc+0x194>)
 8015f20:	681b      	ldr	r3, [r3, #0]
 8015f22:	3301      	adds	r3, #1
 8015f24:	4a11      	ldr	r2, [pc, #68]	; (8015f6c <pvPortMalloc+0x194>)
 8015f26:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8015f28:	f7fe fc32 	bl	8014790 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8015f2c:	69fb      	ldr	r3, [r7, #28]
 8015f2e:	f003 0307 	and.w	r3, r3, #7
 8015f32:	2b00      	cmp	r3, #0
 8015f34:	d00a      	beq.n	8015f4c <pvPortMalloc+0x174>
	__asm volatile
 8015f36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015f3a:	f383 8811 	msr	BASEPRI, r3
 8015f3e:	f3bf 8f6f 	isb	sy
 8015f42:	f3bf 8f4f 	dsb	sy
 8015f46:	60fb      	str	r3, [r7, #12]
}
 8015f48:	bf00      	nop
 8015f4a:	e7fe      	b.n	8015f4a <pvPortMalloc+0x172>
	return pvReturn;
 8015f4c:	69fb      	ldr	r3, [r7, #28]
}
 8015f4e:	4618      	mov	r0, r3
 8015f50:	3728      	adds	r7, #40	; 0x28
 8015f52:	46bd      	mov	sp, r7
 8015f54:	bd80      	pop	{r7, pc}
 8015f56:	bf00      	nop
 8015f58:	24005a04 	.word	0x24005a04
 8015f5c:	24005a18 	.word	0x24005a18
 8015f60:	24005a08 	.word	0x24005a08
 8015f64:	240059fc 	.word	0x240059fc
 8015f68:	24005a0c 	.word	0x24005a0c
 8015f6c:	24005a10 	.word	0x24005a10

08015f70 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8015f70:	b580      	push	{r7, lr}
 8015f72:	b086      	sub	sp, #24
 8015f74:	af00      	add	r7, sp, #0
 8015f76:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8015f78:	687b      	ldr	r3, [r7, #4]
 8015f7a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8015f7c:	687b      	ldr	r3, [r7, #4]
 8015f7e:	2b00      	cmp	r3, #0
 8015f80:	d04d      	beq.n	801601e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8015f82:	2308      	movs	r3, #8
 8015f84:	425b      	negs	r3, r3
 8015f86:	697a      	ldr	r2, [r7, #20]
 8015f88:	4413      	add	r3, r2
 8015f8a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8015f8c:	697b      	ldr	r3, [r7, #20]
 8015f8e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8015f90:	693b      	ldr	r3, [r7, #16]
 8015f92:	685a      	ldr	r2, [r3, #4]
 8015f94:	4b24      	ldr	r3, [pc, #144]	; (8016028 <vPortFree+0xb8>)
 8015f96:	681b      	ldr	r3, [r3, #0]
 8015f98:	4013      	ands	r3, r2
 8015f9a:	2b00      	cmp	r3, #0
 8015f9c:	d10a      	bne.n	8015fb4 <vPortFree+0x44>
	__asm volatile
 8015f9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015fa2:	f383 8811 	msr	BASEPRI, r3
 8015fa6:	f3bf 8f6f 	isb	sy
 8015faa:	f3bf 8f4f 	dsb	sy
 8015fae:	60fb      	str	r3, [r7, #12]
}
 8015fb0:	bf00      	nop
 8015fb2:	e7fe      	b.n	8015fb2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8015fb4:	693b      	ldr	r3, [r7, #16]
 8015fb6:	681b      	ldr	r3, [r3, #0]
 8015fb8:	2b00      	cmp	r3, #0
 8015fba:	d00a      	beq.n	8015fd2 <vPortFree+0x62>
	__asm volatile
 8015fbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015fc0:	f383 8811 	msr	BASEPRI, r3
 8015fc4:	f3bf 8f6f 	isb	sy
 8015fc8:	f3bf 8f4f 	dsb	sy
 8015fcc:	60bb      	str	r3, [r7, #8]
}
 8015fce:	bf00      	nop
 8015fd0:	e7fe      	b.n	8015fd0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8015fd2:	693b      	ldr	r3, [r7, #16]
 8015fd4:	685a      	ldr	r2, [r3, #4]
 8015fd6:	4b14      	ldr	r3, [pc, #80]	; (8016028 <vPortFree+0xb8>)
 8015fd8:	681b      	ldr	r3, [r3, #0]
 8015fda:	4013      	ands	r3, r2
 8015fdc:	2b00      	cmp	r3, #0
 8015fde:	d01e      	beq.n	801601e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8015fe0:	693b      	ldr	r3, [r7, #16]
 8015fe2:	681b      	ldr	r3, [r3, #0]
 8015fe4:	2b00      	cmp	r3, #0
 8015fe6:	d11a      	bne.n	801601e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8015fe8:	693b      	ldr	r3, [r7, #16]
 8015fea:	685a      	ldr	r2, [r3, #4]
 8015fec:	4b0e      	ldr	r3, [pc, #56]	; (8016028 <vPortFree+0xb8>)
 8015fee:	681b      	ldr	r3, [r3, #0]
 8015ff0:	43db      	mvns	r3, r3
 8015ff2:	401a      	ands	r2, r3
 8015ff4:	693b      	ldr	r3, [r7, #16]
 8015ff6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8015ff8:	f7fe fbbc 	bl	8014774 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8015ffc:	693b      	ldr	r3, [r7, #16]
 8015ffe:	685a      	ldr	r2, [r3, #4]
 8016000:	4b0a      	ldr	r3, [pc, #40]	; (801602c <vPortFree+0xbc>)
 8016002:	681b      	ldr	r3, [r3, #0]
 8016004:	4413      	add	r3, r2
 8016006:	4a09      	ldr	r2, [pc, #36]	; (801602c <vPortFree+0xbc>)
 8016008:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801600a:	6938      	ldr	r0, [r7, #16]
 801600c:	f000 f874 	bl	80160f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8016010:	4b07      	ldr	r3, [pc, #28]	; (8016030 <vPortFree+0xc0>)
 8016012:	681b      	ldr	r3, [r3, #0]
 8016014:	3301      	adds	r3, #1
 8016016:	4a06      	ldr	r2, [pc, #24]	; (8016030 <vPortFree+0xc0>)
 8016018:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 801601a:	f7fe fbb9 	bl	8014790 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801601e:	bf00      	nop
 8016020:	3718      	adds	r7, #24
 8016022:	46bd      	mov	sp, r7
 8016024:	bd80      	pop	{r7, pc}
 8016026:	bf00      	nop
 8016028:	24005a18 	.word	0x24005a18
 801602c:	24005a08 	.word	0x24005a08
 8016030:	24005a14 	.word	0x24005a14

08016034 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8016034:	b480      	push	{r7}
 8016036:	b085      	sub	sp, #20
 8016038:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801603a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 801603e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8016040:	4b27      	ldr	r3, [pc, #156]	; (80160e0 <prvHeapInit+0xac>)
 8016042:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8016044:	68fb      	ldr	r3, [r7, #12]
 8016046:	f003 0307 	and.w	r3, r3, #7
 801604a:	2b00      	cmp	r3, #0
 801604c:	d00c      	beq.n	8016068 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801604e:	68fb      	ldr	r3, [r7, #12]
 8016050:	3307      	adds	r3, #7
 8016052:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016054:	68fb      	ldr	r3, [r7, #12]
 8016056:	f023 0307 	bic.w	r3, r3, #7
 801605a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801605c:	68ba      	ldr	r2, [r7, #8]
 801605e:	68fb      	ldr	r3, [r7, #12]
 8016060:	1ad3      	subs	r3, r2, r3
 8016062:	4a1f      	ldr	r2, [pc, #124]	; (80160e0 <prvHeapInit+0xac>)
 8016064:	4413      	add	r3, r2
 8016066:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8016068:	68fb      	ldr	r3, [r7, #12]
 801606a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801606c:	4a1d      	ldr	r2, [pc, #116]	; (80160e4 <prvHeapInit+0xb0>)
 801606e:	687b      	ldr	r3, [r7, #4]
 8016070:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8016072:	4b1c      	ldr	r3, [pc, #112]	; (80160e4 <prvHeapInit+0xb0>)
 8016074:	2200      	movs	r2, #0
 8016076:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8016078:	687b      	ldr	r3, [r7, #4]
 801607a:	68ba      	ldr	r2, [r7, #8]
 801607c:	4413      	add	r3, r2
 801607e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8016080:	2208      	movs	r2, #8
 8016082:	68fb      	ldr	r3, [r7, #12]
 8016084:	1a9b      	subs	r3, r3, r2
 8016086:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016088:	68fb      	ldr	r3, [r7, #12]
 801608a:	f023 0307 	bic.w	r3, r3, #7
 801608e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8016090:	68fb      	ldr	r3, [r7, #12]
 8016092:	4a15      	ldr	r2, [pc, #84]	; (80160e8 <prvHeapInit+0xb4>)
 8016094:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8016096:	4b14      	ldr	r3, [pc, #80]	; (80160e8 <prvHeapInit+0xb4>)
 8016098:	681b      	ldr	r3, [r3, #0]
 801609a:	2200      	movs	r2, #0
 801609c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801609e:	4b12      	ldr	r3, [pc, #72]	; (80160e8 <prvHeapInit+0xb4>)
 80160a0:	681b      	ldr	r3, [r3, #0]
 80160a2:	2200      	movs	r2, #0
 80160a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80160a6:	687b      	ldr	r3, [r7, #4]
 80160a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80160aa:	683b      	ldr	r3, [r7, #0]
 80160ac:	68fa      	ldr	r2, [r7, #12]
 80160ae:	1ad2      	subs	r2, r2, r3
 80160b0:	683b      	ldr	r3, [r7, #0]
 80160b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80160b4:	4b0c      	ldr	r3, [pc, #48]	; (80160e8 <prvHeapInit+0xb4>)
 80160b6:	681a      	ldr	r2, [r3, #0]
 80160b8:	683b      	ldr	r3, [r7, #0]
 80160ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80160bc:	683b      	ldr	r3, [r7, #0]
 80160be:	685b      	ldr	r3, [r3, #4]
 80160c0:	4a0a      	ldr	r2, [pc, #40]	; (80160ec <prvHeapInit+0xb8>)
 80160c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80160c4:	683b      	ldr	r3, [r7, #0]
 80160c6:	685b      	ldr	r3, [r3, #4]
 80160c8:	4a09      	ldr	r2, [pc, #36]	; (80160f0 <prvHeapInit+0xbc>)
 80160ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80160cc:	4b09      	ldr	r3, [pc, #36]	; (80160f4 <prvHeapInit+0xc0>)
 80160ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80160d2:	601a      	str	r2, [r3, #0]
}
 80160d4:	bf00      	nop
 80160d6:	3714      	adds	r7, #20
 80160d8:	46bd      	mov	sp, r7
 80160da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160de:	4770      	bx	lr
 80160e0:	24001dfc 	.word	0x24001dfc
 80160e4:	240059fc 	.word	0x240059fc
 80160e8:	24005a04 	.word	0x24005a04
 80160ec:	24005a0c 	.word	0x24005a0c
 80160f0:	24005a08 	.word	0x24005a08
 80160f4:	24005a18 	.word	0x24005a18

080160f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80160f8:	b480      	push	{r7}
 80160fa:	b085      	sub	sp, #20
 80160fc:	af00      	add	r7, sp, #0
 80160fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8016100:	4b28      	ldr	r3, [pc, #160]	; (80161a4 <prvInsertBlockIntoFreeList+0xac>)
 8016102:	60fb      	str	r3, [r7, #12]
 8016104:	e002      	b.n	801610c <prvInsertBlockIntoFreeList+0x14>
 8016106:	68fb      	ldr	r3, [r7, #12]
 8016108:	681b      	ldr	r3, [r3, #0]
 801610a:	60fb      	str	r3, [r7, #12]
 801610c:	68fb      	ldr	r3, [r7, #12]
 801610e:	681b      	ldr	r3, [r3, #0]
 8016110:	687a      	ldr	r2, [r7, #4]
 8016112:	429a      	cmp	r2, r3
 8016114:	d8f7      	bhi.n	8016106 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8016116:	68fb      	ldr	r3, [r7, #12]
 8016118:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801611a:	68fb      	ldr	r3, [r7, #12]
 801611c:	685b      	ldr	r3, [r3, #4]
 801611e:	68ba      	ldr	r2, [r7, #8]
 8016120:	4413      	add	r3, r2
 8016122:	687a      	ldr	r2, [r7, #4]
 8016124:	429a      	cmp	r2, r3
 8016126:	d108      	bne.n	801613a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8016128:	68fb      	ldr	r3, [r7, #12]
 801612a:	685a      	ldr	r2, [r3, #4]
 801612c:	687b      	ldr	r3, [r7, #4]
 801612e:	685b      	ldr	r3, [r3, #4]
 8016130:	441a      	add	r2, r3
 8016132:	68fb      	ldr	r3, [r7, #12]
 8016134:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8016136:	68fb      	ldr	r3, [r7, #12]
 8016138:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801613a:	687b      	ldr	r3, [r7, #4]
 801613c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801613e:	687b      	ldr	r3, [r7, #4]
 8016140:	685b      	ldr	r3, [r3, #4]
 8016142:	68ba      	ldr	r2, [r7, #8]
 8016144:	441a      	add	r2, r3
 8016146:	68fb      	ldr	r3, [r7, #12]
 8016148:	681b      	ldr	r3, [r3, #0]
 801614a:	429a      	cmp	r2, r3
 801614c:	d118      	bne.n	8016180 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801614e:	68fb      	ldr	r3, [r7, #12]
 8016150:	681a      	ldr	r2, [r3, #0]
 8016152:	4b15      	ldr	r3, [pc, #84]	; (80161a8 <prvInsertBlockIntoFreeList+0xb0>)
 8016154:	681b      	ldr	r3, [r3, #0]
 8016156:	429a      	cmp	r2, r3
 8016158:	d00d      	beq.n	8016176 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801615a:	687b      	ldr	r3, [r7, #4]
 801615c:	685a      	ldr	r2, [r3, #4]
 801615e:	68fb      	ldr	r3, [r7, #12]
 8016160:	681b      	ldr	r3, [r3, #0]
 8016162:	685b      	ldr	r3, [r3, #4]
 8016164:	441a      	add	r2, r3
 8016166:	687b      	ldr	r3, [r7, #4]
 8016168:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801616a:	68fb      	ldr	r3, [r7, #12]
 801616c:	681b      	ldr	r3, [r3, #0]
 801616e:	681a      	ldr	r2, [r3, #0]
 8016170:	687b      	ldr	r3, [r7, #4]
 8016172:	601a      	str	r2, [r3, #0]
 8016174:	e008      	b.n	8016188 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8016176:	4b0c      	ldr	r3, [pc, #48]	; (80161a8 <prvInsertBlockIntoFreeList+0xb0>)
 8016178:	681a      	ldr	r2, [r3, #0]
 801617a:	687b      	ldr	r3, [r7, #4]
 801617c:	601a      	str	r2, [r3, #0]
 801617e:	e003      	b.n	8016188 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8016180:	68fb      	ldr	r3, [r7, #12]
 8016182:	681a      	ldr	r2, [r3, #0]
 8016184:	687b      	ldr	r3, [r7, #4]
 8016186:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8016188:	68fa      	ldr	r2, [r7, #12]
 801618a:	687b      	ldr	r3, [r7, #4]
 801618c:	429a      	cmp	r2, r3
 801618e:	d002      	beq.n	8016196 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8016190:	68fb      	ldr	r3, [r7, #12]
 8016192:	687a      	ldr	r2, [r7, #4]
 8016194:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016196:	bf00      	nop
 8016198:	3714      	adds	r7, #20
 801619a:	46bd      	mov	sp, r7
 801619c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161a0:	4770      	bx	lr
 80161a2:	bf00      	nop
 80161a4:	240059fc 	.word	0x240059fc
 80161a8:	24005a04 	.word	0x24005a04

080161ac <__errno>:
 80161ac:	4b01      	ldr	r3, [pc, #4]	; (80161b4 <__errno+0x8>)
 80161ae:	6818      	ldr	r0, [r3, #0]
 80161b0:	4770      	bx	lr
 80161b2:	bf00      	nop
 80161b4:	240000a4 	.word	0x240000a4

080161b8 <__libc_init_array>:
 80161b8:	b570      	push	{r4, r5, r6, lr}
 80161ba:	4d0d      	ldr	r5, [pc, #52]	; (80161f0 <__libc_init_array+0x38>)
 80161bc:	4c0d      	ldr	r4, [pc, #52]	; (80161f4 <__libc_init_array+0x3c>)
 80161be:	1b64      	subs	r4, r4, r5
 80161c0:	10a4      	asrs	r4, r4, #2
 80161c2:	2600      	movs	r6, #0
 80161c4:	42a6      	cmp	r6, r4
 80161c6:	d109      	bne.n	80161dc <__libc_init_array+0x24>
 80161c8:	4d0b      	ldr	r5, [pc, #44]	; (80161f8 <__libc_init_array+0x40>)
 80161ca:	4c0c      	ldr	r4, [pc, #48]	; (80161fc <__libc_init_array+0x44>)
 80161cc:	f000 fd3c 	bl	8016c48 <_init>
 80161d0:	1b64      	subs	r4, r4, r5
 80161d2:	10a4      	asrs	r4, r4, #2
 80161d4:	2600      	movs	r6, #0
 80161d6:	42a6      	cmp	r6, r4
 80161d8:	d105      	bne.n	80161e6 <__libc_init_array+0x2e>
 80161da:	bd70      	pop	{r4, r5, r6, pc}
 80161dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80161e0:	4798      	blx	r3
 80161e2:	3601      	adds	r6, #1
 80161e4:	e7ee      	b.n	80161c4 <__libc_init_array+0xc>
 80161e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80161ea:	4798      	blx	r3
 80161ec:	3601      	adds	r6, #1
 80161ee:	e7f2      	b.n	80161d6 <__libc_init_array+0x1e>
 80161f0:	0801707c 	.word	0x0801707c
 80161f4:	0801707c 	.word	0x0801707c
 80161f8:	0801707c 	.word	0x0801707c
 80161fc:	08017080 	.word	0x08017080

08016200 <malloc>:
 8016200:	4b02      	ldr	r3, [pc, #8]	; (801620c <malloc+0xc>)
 8016202:	4601      	mov	r1, r0
 8016204:	6818      	ldr	r0, [r3, #0]
 8016206:	f000 b88d 	b.w	8016324 <_malloc_r>
 801620a:	bf00      	nop
 801620c:	240000a4 	.word	0x240000a4

08016210 <free>:
 8016210:	4b02      	ldr	r3, [pc, #8]	; (801621c <free+0xc>)
 8016212:	4601      	mov	r1, r0
 8016214:	6818      	ldr	r0, [r3, #0]
 8016216:	f000 b819 	b.w	801624c <_free_r>
 801621a:	bf00      	nop
 801621c:	240000a4 	.word	0x240000a4

08016220 <memcpy>:
 8016220:	440a      	add	r2, r1
 8016222:	4291      	cmp	r1, r2
 8016224:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8016228:	d100      	bne.n	801622c <memcpy+0xc>
 801622a:	4770      	bx	lr
 801622c:	b510      	push	{r4, lr}
 801622e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016232:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016236:	4291      	cmp	r1, r2
 8016238:	d1f9      	bne.n	801622e <memcpy+0xe>
 801623a:	bd10      	pop	{r4, pc}

0801623c <memset>:
 801623c:	4402      	add	r2, r0
 801623e:	4603      	mov	r3, r0
 8016240:	4293      	cmp	r3, r2
 8016242:	d100      	bne.n	8016246 <memset+0xa>
 8016244:	4770      	bx	lr
 8016246:	f803 1b01 	strb.w	r1, [r3], #1
 801624a:	e7f9      	b.n	8016240 <memset+0x4>

0801624c <_free_r>:
 801624c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801624e:	2900      	cmp	r1, #0
 8016250:	d044      	beq.n	80162dc <_free_r+0x90>
 8016252:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016256:	9001      	str	r0, [sp, #4]
 8016258:	2b00      	cmp	r3, #0
 801625a:	f1a1 0404 	sub.w	r4, r1, #4
 801625e:	bfb8      	it	lt
 8016260:	18e4      	addlt	r4, r4, r3
 8016262:	f000 fc39 	bl	8016ad8 <__malloc_lock>
 8016266:	4a1e      	ldr	r2, [pc, #120]	; (80162e0 <_free_r+0x94>)
 8016268:	9801      	ldr	r0, [sp, #4]
 801626a:	6813      	ldr	r3, [r2, #0]
 801626c:	b933      	cbnz	r3, 801627c <_free_r+0x30>
 801626e:	6063      	str	r3, [r4, #4]
 8016270:	6014      	str	r4, [r2, #0]
 8016272:	b003      	add	sp, #12
 8016274:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016278:	f000 bc34 	b.w	8016ae4 <__malloc_unlock>
 801627c:	42a3      	cmp	r3, r4
 801627e:	d908      	bls.n	8016292 <_free_r+0x46>
 8016280:	6825      	ldr	r5, [r4, #0]
 8016282:	1961      	adds	r1, r4, r5
 8016284:	428b      	cmp	r3, r1
 8016286:	bf01      	itttt	eq
 8016288:	6819      	ldreq	r1, [r3, #0]
 801628a:	685b      	ldreq	r3, [r3, #4]
 801628c:	1949      	addeq	r1, r1, r5
 801628e:	6021      	streq	r1, [r4, #0]
 8016290:	e7ed      	b.n	801626e <_free_r+0x22>
 8016292:	461a      	mov	r2, r3
 8016294:	685b      	ldr	r3, [r3, #4]
 8016296:	b10b      	cbz	r3, 801629c <_free_r+0x50>
 8016298:	42a3      	cmp	r3, r4
 801629a:	d9fa      	bls.n	8016292 <_free_r+0x46>
 801629c:	6811      	ldr	r1, [r2, #0]
 801629e:	1855      	adds	r5, r2, r1
 80162a0:	42a5      	cmp	r5, r4
 80162a2:	d10b      	bne.n	80162bc <_free_r+0x70>
 80162a4:	6824      	ldr	r4, [r4, #0]
 80162a6:	4421      	add	r1, r4
 80162a8:	1854      	adds	r4, r2, r1
 80162aa:	42a3      	cmp	r3, r4
 80162ac:	6011      	str	r1, [r2, #0]
 80162ae:	d1e0      	bne.n	8016272 <_free_r+0x26>
 80162b0:	681c      	ldr	r4, [r3, #0]
 80162b2:	685b      	ldr	r3, [r3, #4]
 80162b4:	6053      	str	r3, [r2, #4]
 80162b6:	4421      	add	r1, r4
 80162b8:	6011      	str	r1, [r2, #0]
 80162ba:	e7da      	b.n	8016272 <_free_r+0x26>
 80162bc:	d902      	bls.n	80162c4 <_free_r+0x78>
 80162be:	230c      	movs	r3, #12
 80162c0:	6003      	str	r3, [r0, #0]
 80162c2:	e7d6      	b.n	8016272 <_free_r+0x26>
 80162c4:	6825      	ldr	r5, [r4, #0]
 80162c6:	1961      	adds	r1, r4, r5
 80162c8:	428b      	cmp	r3, r1
 80162ca:	bf04      	itt	eq
 80162cc:	6819      	ldreq	r1, [r3, #0]
 80162ce:	685b      	ldreq	r3, [r3, #4]
 80162d0:	6063      	str	r3, [r4, #4]
 80162d2:	bf04      	itt	eq
 80162d4:	1949      	addeq	r1, r1, r5
 80162d6:	6021      	streq	r1, [r4, #0]
 80162d8:	6054      	str	r4, [r2, #4]
 80162da:	e7ca      	b.n	8016272 <_free_r+0x26>
 80162dc:	b003      	add	sp, #12
 80162de:	bd30      	pop	{r4, r5, pc}
 80162e0:	24005a1c 	.word	0x24005a1c

080162e4 <sbrk_aligned>:
 80162e4:	b570      	push	{r4, r5, r6, lr}
 80162e6:	4e0e      	ldr	r6, [pc, #56]	; (8016320 <sbrk_aligned+0x3c>)
 80162e8:	460c      	mov	r4, r1
 80162ea:	6831      	ldr	r1, [r6, #0]
 80162ec:	4605      	mov	r5, r0
 80162ee:	b911      	cbnz	r1, 80162f6 <sbrk_aligned+0x12>
 80162f0:	f000 f902 	bl	80164f8 <_sbrk_r>
 80162f4:	6030      	str	r0, [r6, #0]
 80162f6:	4621      	mov	r1, r4
 80162f8:	4628      	mov	r0, r5
 80162fa:	f000 f8fd 	bl	80164f8 <_sbrk_r>
 80162fe:	1c43      	adds	r3, r0, #1
 8016300:	d00a      	beq.n	8016318 <sbrk_aligned+0x34>
 8016302:	1cc4      	adds	r4, r0, #3
 8016304:	f024 0403 	bic.w	r4, r4, #3
 8016308:	42a0      	cmp	r0, r4
 801630a:	d007      	beq.n	801631c <sbrk_aligned+0x38>
 801630c:	1a21      	subs	r1, r4, r0
 801630e:	4628      	mov	r0, r5
 8016310:	f000 f8f2 	bl	80164f8 <_sbrk_r>
 8016314:	3001      	adds	r0, #1
 8016316:	d101      	bne.n	801631c <sbrk_aligned+0x38>
 8016318:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 801631c:	4620      	mov	r0, r4
 801631e:	bd70      	pop	{r4, r5, r6, pc}
 8016320:	24005a20 	.word	0x24005a20

08016324 <_malloc_r>:
 8016324:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016328:	1ccd      	adds	r5, r1, #3
 801632a:	f025 0503 	bic.w	r5, r5, #3
 801632e:	3508      	adds	r5, #8
 8016330:	2d0c      	cmp	r5, #12
 8016332:	bf38      	it	cc
 8016334:	250c      	movcc	r5, #12
 8016336:	2d00      	cmp	r5, #0
 8016338:	4607      	mov	r7, r0
 801633a:	db01      	blt.n	8016340 <_malloc_r+0x1c>
 801633c:	42a9      	cmp	r1, r5
 801633e:	d905      	bls.n	801634c <_malloc_r+0x28>
 8016340:	230c      	movs	r3, #12
 8016342:	603b      	str	r3, [r7, #0]
 8016344:	2600      	movs	r6, #0
 8016346:	4630      	mov	r0, r6
 8016348:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801634c:	4e2e      	ldr	r6, [pc, #184]	; (8016408 <_malloc_r+0xe4>)
 801634e:	f000 fbc3 	bl	8016ad8 <__malloc_lock>
 8016352:	6833      	ldr	r3, [r6, #0]
 8016354:	461c      	mov	r4, r3
 8016356:	bb34      	cbnz	r4, 80163a6 <_malloc_r+0x82>
 8016358:	4629      	mov	r1, r5
 801635a:	4638      	mov	r0, r7
 801635c:	f7ff ffc2 	bl	80162e4 <sbrk_aligned>
 8016360:	1c43      	adds	r3, r0, #1
 8016362:	4604      	mov	r4, r0
 8016364:	d14d      	bne.n	8016402 <_malloc_r+0xde>
 8016366:	6834      	ldr	r4, [r6, #0]
 8016368:	4626      	mov	r6, r4
 801636a:	2e00      	cmp	r6, #0
 801636c:	d140      	bne.n	80163f0 <_malloc_r+0xcc>
 801636e:	6823      	ldr	r3, [r4, #0]
 8016370:	4631      	mov	r1, r6
 8016372:	4638      	mov	r0, r7
 8016374:	eb04 0803 	add.w	r8, r4, r3
 8016378:	f000 f8be 	bl	80164f8 <_sbrk_r>
 801637c:	4580      	cmp	r8, r0
 801637e:	d13a      	bne.n	80163f6 <_malloc_r+0xd2>
 8016380:	6821      	ldr	r1, [r4, #0]
 8016382:	3503      	adds	r5, #3
 8016384:	1a6d      	subs	r5, r5, r1
 8016386:	f025 0503 	bic.w	r5, r5, #3
 801638a:	3508      	adds	r5, #8
 801638c:	2d0c      	cmp	r5, #12
 801638e:	bf38      	it	cc
 8016390:	250c      	movcc	r5, #12
 8016392:	4629      	mov	r1, r5
 8016394:	4638      	mov	r0, r7
 8016396:	f7ff ffa5 	bl	80162e4 <sbrk_aligned>
 801639a:	3001      	adds	r0, #1
 801639c:	d02b      	beq.n	80163f6 <_malloc_r+0xd2>
 801639e:	6823      	ldr	r3, [r4, #0]
 80163a0:	442b      	add	r3, r5
 80163a2:	6023      	str	r3, [r4, #0]
 80163a4:	e00e      	b.n	80163c4 <_malloc_r+0xa0>
 80163a6:	6822      	ldr	r2, [r4, #0]
 80163a8:	1b52      	subs	r2, r2, r5
 80163aa:	d41e      	bmi.n	80163ea <_malloc_r+0xc6>
 80163ac:	2a0b      	cmp	r2, #11
 80163ae:	d916      	bls.n	80163de <_malloc_r+0xba>
 80163b0:	1961      	adds	r1, r4, r5
 80163b2:	42a3      	cmp	r3, r4
 80163b4:	6025      	str	r5, [r4, #0]
 80163b6:	bf18      	it	ne
 80163b8:	6059      	strne	r1, [r3, #4]
 80163ba:	6863      	ldr	r3, [r4, #4]
 80163bc:	bf08      	it	eq
 80163be:	6031      	streq	r1, [r6, #0]
 80163c0:	5162      	str	r2, [r4, r5]
 80163c2:	604b      	str	r3, [r1, #4]
 80163c4:	4638      	mov	r0, r7
 80163c6:	f104 060b 	add.w	r6, r4, #11
 80163ca:	f000 fb8b 	bl	8016ae4 <__malloc_unlock>
 80163ce:	f026 0607 	bic.w	r6, r6, #7
 80163d2:	1d23      	adds	r3, r4, #4
 80163d4:	1af2      	subs	r2, r6, r3
 80163d6:	d0b6      	beq.n	8016346 <_malloc_r+0x22>
 80163d8:	1b9b      	subs	r3, r3, r6
 80163da:	50a3      	str	r3, [r4, r2]
 80163dc:	e7b3      	b.n	8016346 <_malloc_r+0x22>
 80163de:	6862      	ldr	r2, [r4, #4]
 80163e0:	42a3      	cmp	r3, r4
 80163e2:	bf0c      	ite	eq
 80163e4:	6032      	streq	r2, [r6, #0]
 80163e6:	605a      	strne	r2, [r3, #4]
 80163e8:	e7ec      	b.n	80163c4 <_malloc_r+0xa0>
 80163ea:	4623      	mov	r3, r4
 80163ec:	6864      	ldr	r4, [r4, #4]
 80163ee:	e7b2      	b.n	8016356 <_malloc_r+0x32>
 80163f0:	4634      	mov	r4, r6
 80163f2:	6876      	ldr	r6, [r6, #4]
 80163f4:	e7b9      	b.n	801636a <_malloc_r+0x46>
 80163f6:	230c      	movs	r3, #12
 80163f8:	603b      	str	r3, [r7, #0]
 80163fa:	4638      	mov	r0, r7
 80163fc:	f000 fb72 	bl	8016ae4 <__malloc_unlock>
 8016400:	e7a1      	b.n	8016346 <_malloc_r+0x22>
 8016402:	6025      	str	r5, [r4, #0]
 8016404:	e7de      	b.n	80163c4 <_malloc_r+0xa0>
 8016406:	bf00      	nop
 8016408:	24005a1c 	.word	0x24005a1c

0801640c <_puts_r>:
 801640c:	b570      	push	{r4, r5, r6, lr}
 801640e:	460e      	mov	r6, r1
 8016410:	4605      	mov	r5, r0
 8016412:	b118      	cbz	r0, 801641c <_puts_r+0x10>
 8016414:	6983      	ldr	r3, [r0, #24]
 8016416:	b90b      	cbnz	r3, 801641c <_puts_r+0x10>
 8016418:	f000 fa58 	bl	80168cc <__sinit>
 801641c:	69ab      	ldr	r3, [r5, #24]
 801641e:	68ac      	ldr	r4, [r5, #8]
 8016420:	b913      	cbnz	r3, 8016428 <_puts_r+0x1c>
 8016422:	4628      	mov	r0, r5
 8016424:	f000 fa52 	bl	80168cc <__sinit>
 8016428:	4b2c      	ldr	r3, [pc, #176]	; (80164dc <_puts_r+0xd0>)
 801642a:	429c      	cmp	r4, r3
 801642c:	d120      	bne.n	8016470 <_puts_r+0x64>
 801642e:	686c      	ldr	r4, [r5, #4]
 8016430:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016432:	07db      	lsls	r3, r3, #31
 8016434:	d405      	bmi.n	8016442 <_puts_r+0x36>
 8016436:	89a3      	ldrh	r3, [r4, #12]
 8016438:	0598      	lsls	r0, r3, #22
 801643a:	d402      	bmi.n	8016442 <_puts_r+0x36>
 801643c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801643e:	f000 fae3 	bl	8016a08 <__retarget_lock_acquire_recursive>
 8016442:	89a3      	ldrh	r3, [r4, #12]
 8016444:	0719      	lsls	r1, r3, #28
 8016446:	d51d      	bpl.n	8016484 <_puts_r+0x78>
 8016448:	6923      	ldr	r3, [r4, #16]
 801644a:	b1db      	cbz	r3, 8016484 <_puts_r+0x78>
 801644c:	3e01      	subs	r6, #1
 801644e:	68a3      	ldr	r3, [r4, #8]
 8016450:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8016454:	3b01      	subs	r3, #1
 8016456:	60a3      	str	r3, [r4, #8]
 8016458:	bb39      	cbnz	r1, 80164aa <_puts_r+0x9e>
 801645a:	2b00      	cmp	r3, #0
 801645c:	da38      	bge.n	80164d0 <_puts_r+0xc4>
 801645e:	4622      	mov	r2, r4
 8016460:	210a      	movs	r1, #10
 8016462:	4628      	mov	r0, r5
 8016464:	f000 f858 	bl	8016518 <__swbuf_r>
 8016468:	3001      	adds	r0, #1
 801646a:	d011      	beq.n	8016490 <_puts_r+0x84>
 801646c:	250a      	movs	r5, #10
 801646e:	e011      	b.n	8016494 <_puts_r+0x88>
 8016470:	4b1b      	ldr	r3, [pc, #108]	; (80164e0 <_puts_r+0xd4>)
 8016472:	429c      	cmp	r4, r3
 8016474:	d101      	bne.n	801647a <_puts_r+0x6e>
 8016476:	68ac      	ldr	r4, [r5, #8]
 8016478:	e7da      	b.n	8016430 <_puts_r+0x24>
 801647a:	4b1a      	ldr	r3, [pc, #104]	; (80164e4 <_puts_r+0xd8>)
 801647c:	429c      	cmp	r4, r3
 801647e:	bf08      	it	eq
 8016480:	68ec      	ldreq	r4, [r5, #12]
 8016482:	e7d5      	b.n	8016430 <_puts_r+0x24>
 8016484:	4621      	mov	r1, r4
 8016486:	4628      	mov	r0, r5
 8016488:	f000 f898 	bl	80165bc <__swsetup_r>
 801648c:	2800      	cmp	r0, #0
 801648e:	d0dd      	beq.n	801644c <_puts_r+0x40>
 8016490:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8016494:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016496:	07da      	lsls	r2, r3, #31
 8016498:	d405      	bmi.n	80164a6 <_puts_r+0x9a>
 801649a:	89a3      	ldrh	r3, [r4, #12]
 801649c:	059b      	lsls	r3, r3, #22
 801649e:	d402      	bmi.n	80164a6 <_puts_r+0x9a>
 80164a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80164a2:	f000 fab2 	bl	8016a0a <__retarget_lock_release_recursive>
 80164a6:	4628      	mov	r0, r5
 80164a8:	bd70      	pop	{r4, r5, r6, pc}
 80164aa:	2b00      	cmp	r3, #0
 80164ac:	da04      	bge.n	80164b8 <_puts_r+0xac>
 80164ae:	69a2      	ldr	r2, [r4, #24]
 80164b0:	429a      	cmp	r2, r3
 80164b2:	dc06      	bgt.n	80164c2 <_puts_r+0xb6>
 80164b4:	290a      	cmp	r1, #10
 80164b6:	d004      	beq.n	80164c2 <_puts_r+0xb6>
 80164b8:	6823      	ldr	r3, [r4, #0]
 80164ba:	1c5a      	adds	r2, r3, #1
 80164bc:	6022      	str	r2, [r4, #0]
 80164be:	7019      	strb	r1, [r3, #0]
 80164c0:	e7c5      	b.n	801644e <_puts_r+0x42>
 80164c2:	4622      	mov	r2, r4
 80164c4:	4628      	mov	r0, r5
 80164c6:	f000 f827 	bl	8016518 <__swbuf_r>
 80164ca:	3001      	adds	r0, #1
 80164cc:	d1bf      	bne.n	801644e <_puts_r+0x42>
 80164ce:	e7df      	b.n	8016490 <_puts_r+0x84>
 80164d0:	6823      	ldr	r3, [r4, #0]
 80164d2:	250a      	movs	r5, #10
 80164d4:	1c5a      	adds	r2, r3, #1
 80164d6:	6022      	str	r2, [r4, #0]
 80164d8:	701d      	strb	r5, [r3, #0]
 80164da:	e7db      	b.n	8016494 <_puts_r+0x88>
 80164dc:	08017034 	.word	0x08017034
 80164e0:	08017054 	.word	0x08017054
 80164e4:	08017014 	.word	0x08017014

080164e8 <puts>:
 80164e8:	4b02      	ldr	r3, [pc, #8]	; (80164f4 <puts+0xc>)
 80164ea:	4601      	mov	r1, r0
 80164ec:	6818      	ldr	r0, [r3, #0]
 80164ee:	f7ff bf8d 	b.w	801640c <_puts_r>
 80164f2:	bf00      	nop
 80164f4:	240000a4 	.word	0x240000a4

080164f8 <_sbrk_r>:
 80164f8:	b538      	push	{r3, r4, r5, lr}
 80164fa:	4d06      	ldr	r5, [pc, #24]	; (8016514 <_sbrk_r+0x1c>)
 80164fc:	2300      	movs	r3, #0
 80164fe:	4604      	mov	r4, r0
 8016500:	4608      	mov	r0, r1
 8016502:	602b      	str	r3, [r5, #0]
 8016504:	f7ed f942 	bl	800378c <_sbrk>
 8016508:	1c43      	adds	r3, r0, #1
 801650a:	d102      	bne.n	8016512 <_sbrk_r+0x1a>
 801650c:	682b      	ldr	r3, [r5, #0]
 801650e:	b103      	cbz	r3, 8016512 <_sbrk_r+0x1a>
 8016510:	6023      	str	r3, [r4, #0]
 8016512:	bd38      	pop	{r3, r4, r5, pc}
 8016514:	24005a28 	.word	0x24005a28

08016518 <__swbuf_r>:
 8016518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801651a:	460e      	mov	r6, r1
 801651c:	4614      	mov	r4, r2
 801651e:	4605      	mov	r5, r0
 8016520:	b118      	cbz	r0, 801652a <__swbuf_r+0x12>
 8016522:	6983      	ldr	r3, [r0, #24]
 8016524:	b90b      	cbnz	r3, 801652a <__swbuf_r+0x12>
 8016526:	f000 f9d1 	bl	80168cc <__sinit>
 801652a:	4b21      	ldr	r3, [pc, #132]	; (80165b0 <__swbuf_r+0x98>)
 801652c:	429c      	cmp	r4, r3
 801652e:	d12b      	bne.n	8016588 <__swbuf_r+0x70>
 8016530:	686c      	ldr	r4, [r5, #4]
 8016532:	69a3      	ldr	r3, [r4, #24]
 8016534:	60a3      	str	r3, [r4, #8]
 8016536:	89a3      	ldrh	r3, [r4, #12]
 8016538:	071a      	lsls	r2, r3, #28
 801653a:	d52f      	bpl.n	801659c <__swbuf_r+0x84>
 801653c:	6923      	ldr	r3, [r4, #16]
 801653e:	b36b      	cbz	r3, 801659c <__swbuf_r+0x84>
 8016540:	6923      	ldr	r3, [r4, #16]
 8016542:	6820      	ldr	r0, [r4, #0]
 8016544:	1ac0      	subs	r0, r0, r3
 8016546:	6963      	ldr	r3, [r4, #20]
 8016548:	b2f6      	uxtb	r6, r6
 801654a:	4283      	cmp	r3, r0
 801654c:	4637      	mov	r7, r6
 801654e:	dc04      	bgt.n	801655a <__swbuf_r+0x42>
 8016550:	4621      	mov	r1, r4
 8016552:	4628      	mov	r0, r5
 8016554:	f000 f926 	bl	80167a4 <_fflush_r>
 8016558:	bb30      	cbnz	r0, 80165a8 <__swbuf_r+0x90>
 801655a:	68a3      	ldr	r3, [r4, #8]
 801655c:	3b01      	subs	r3, #1
 801655e:	60a3      	str	r3, [r4, #8]
 8016560:	6823      	ldr	r3, [r4, #0]
 8016562:	1c5a      	adds	r2, r3, #1
 8016564:	6022      	str	r2, [r4, #0]
 8016566:	701e      	strb	r6, [r3, #0]
 8016568:	6963      	ldr	r3, [r4, #20]
 801656a:	3001      	adds	r0, #1
 801656c:	4283      	cmp	r3, r0
 801656e:	d004      	beq.n	801657a <__swbuf_r+0x62>
 8016570:	89a3      	ldrh	r3, [r4, #12]
 8016572:	07db      	lsls	r3, r3, #31
 8016574:	d506      	bpl.n	8016584 <__swbuf_r+0x6c>
 8016576:	2e0a      	cmp	r6, #10
 8016578:	d104      	bne.n	8016584 <__swbuf_r+0x6c>
 801657a:	4621      	mov	r1, r4
 801657c:	4628      	mov	r0, r5
 801657e:	f000 f911 	bl	80167a4 <_fflush_r>
 8016582:	b988      	cbnz	r0, 80165a8 <__swbuf_r+0x90>
 8016584:	4638      	mov	r0, r7
 8016586:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016588:	4b0a      	ldr	r3, [pc, #40]	; (80165b4 <__swbuf_r+0x9c>)
 801658a:	429c      	cmp	r4, r3
 801658c:	d101      	bne.n	8016592 <__swbuf_r+0x7a>
 801658e:	68ac      	ldr	r4, [r5, #8]
 8016590:	e7cf      	b.n	8016532 <__swbuf_r+0x1a>
 8016592:	4b09      	ldr	r3, [pc, #36]	; (80165b8 <__swbuf_r+0xa0>)
 8016594:	429c      	cmp	r4, r3
 8016596:	bf08      	it	eq
 8016598:	68ec      	ldreq	r4, [r5, #12]
 801659a:	e7ca      	b.n	8016532 <__swbuf_r+0x1a>
 801659c:	4621      	mov	r1, r4
 801659e:	4628      	mov	r0, r5
 80165a0:	f000 f80c 	bl	80165bc <__swsetup_r>
 80165a4:	2800      	cmp	r0, #0
 80165a6:	d0cb      	beq.n	8016540 <__swbuf_r+0x28>
 80165a8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80165ac:	e7ea      	b.n	8016584 <__swbuf_r+0x6c>
 80165ae:	bf00      	nop
 80165b0:	08017034 	.word	0x08017034
 80165b4:	08017054 	.word	0x08017054
 80165b8:	08017014 	.word	0x08017014

080165bc <__swsetup_r>:
 80165bc:	4b32      	ldr	r3, [pc, #200]	; (8016688 <__swsetup_r+0xcc>)
 80165be:	b570      	push	{r4, r5, r6, lr}
 80165c0:	681d      	ldr	r5, [r3, #0]
 80165c2:	4606      	mov	r6, r0
 80165c4:	460c      	mov	r4, r1
 80165c6:	b125      	cbz	r5, 80165d2 <__swsetup_r+0x16>
 80165c8:	69ab      	ldr	r3, [r5, #24]
 80165ca:	b913      	cbnz	r3, 80165d2 <__swsetup_r+0x16>
 80165cc:	4628      	mov	r0, r5
 80165ce:	f000 f97d 	bl	80168cc <__sinit>
 80165d2:	4b2e      	ldr	r3, [pc, #184]	; (801668c <__swsetup_r+0xd0>)
 80165d4:	429c      	cmp	r4, r3
 80165d6:	d10f      	bne.n	80165f8 <__swsetup_r+0x3c>
 80165d8:	686c      	ldr	r4, [r5, #4]
 80165da:	89a3      	ldrh	r3, [r4, #12]
 80165dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80165e0:	0719      	lsls	r1, r3, #28
 80165e2:	d42c      	bmi.n	801663e <__swsetup_r+0x82>
 80165e4:	06dd      	lsls	r5, r3, #27
 80165e6:	d411      	bmi.n	801660c <__swsetup_r+0x50>
 80165e8:	2309      	movs	r3, #9
 80165ea:	6033      	str	r3, [r6, #0]
 80165ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80165f0:	81a3      	strh	r3, [r4, #12]
 80165f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80165f6:	e03e      	b.n	8016676 <__swsetup_r+0xba>
 80165f8:	4b25      	ldr	r3, [pc, #148]	; (8016690 <__swsetup_r+0xd4>)
 80165fa:	429c      	cmp	r4, r3
 80165fc:	d101      	bne.n	8016602 <__swsetup_r+0x46>
 80165fe:	68ac      	ldr	r4, [r5, #8]
 8016600:	e7eb      	b.n	80165da <__swsetup_r+0x1e>
 8016602:	4b24      	ldr	r3, [pc, #144]	; (8016694 <__swsetup_r+0xd8>)
 8016604:	429c      	cmp	r4, r3
 8016606:	bf08      	it	eq
 8016608:	68ec      	ldreq	r4, [r5, #12]
 801660a:	e7e6      	b.n	80165da <__swsetup_r+0x1e>
 801660c:	0758      	lsls	r0, r3, #29
 801660e:	d512      	bpl.n	8016636 <__swsetup_r+0x7a>
 8016610:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016612:	b141      	cbz	r1, 8016626 <__swsetup_r+0x6a>
 8016614:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016618:	4299      	cmp	r1, r3
 801661a:	d002      	beq.n	8016622 <__swsetup_r+0x66>
 801661c:	4630      	mov	r0, r6
 801661e:	f7ff fe15 	bl	801624c <_free_r>
 8016622:	2300      	movs	r3, #0
 8016624:	6363      	str	r3, [r4, #52]	; 0x34
 8016626:	89a3      	ldrh	r3, [r4, #12]
 8016628:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801662c:	81a3      	strh	r3, [r4, #12]
 801662e:	2300      	movs	r3, #0
 8016630:	6063      	str	r3, [r4, #4]
 8016632:	6923      	ldr	r3, [r4, #16]
 8016634:	6023      	str	r3, [r4, #0]
 8016636:	89a3      	ldrh	r3, [r4, #12]
 8016638:	f043 0308 	orr.w	r3, r3, #8
 801663c:	81a3      	strh	r3, [r4, #12]
 801663e:	6923      	ldr	r3, [r4, #16]
 8016640:	b94b      	cbnz	r3, 8016656 <__swsetup_r+0x9a>
 8016642:	89a3      	ldrh	r3, [r4, #12]
 8016644:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8016648:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801664c:	d003      	beq.n	8016656 <__swsetup_r+0x9a>
 801664e:	4621      	mov	r1, r4
 8016650:	4630      	mov	r0, r6
 8016652:	f000 fa01 	bl	8016a58 <__smakebuf_r>
 8016656:	89a0      	ldrh	r0, [r4, #12]
 8016658:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801665c:	f010 0301 	ands.w	r3, r0, #1
 8016660:	d00a      	beq.n	8016678 <__swsetup_r+0xbc>
 8016662:	2300      	movs	r3, #0
 8016664:	60a3      	str	r3, [r4, #8]
 8016666:	6963      	ldr	r3, [r4, #20]
 8016668:	425b      	negs	r3, r3
 801666a:	61a3      	str	r3, [r4, #24]
 801666c:	6923      	ldr	r3, [r4, #16]
 801666e:	b943      	cbnz	r3, 8016682 <__swsetup_r+0xc6>
 8016670:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8016674:	d1ba      	bne.n	80165ec <__swsetup_r+0x30>
 8016676:	bd70      	pop	{r4, r5, r6, pc}
 8016678:	0781      	lsls	r1, r0, #30
 801667a:	bf58      	it	pl
 801667c:	6963      	ldrpl	r3, [r4, #20]
 801667e:	60a3      	str	r3, [r4, #8]
 8016680:	e7f4      	b.n	801666c <__swsetup_r+0xb0>
 8016682:	2000      	movs	r0, #0
 8016684:	e7f7      	b.n	8016676 <__swsetup_r+0xba>
 8016686:	bf00      	nop
 8016688:	240000a4 	.word	0x240000a4
 801668c:	08017034 	.word	0x08017034
 8016690:	08017054 	.word	0x08017054
 8016694:	08017014 	.word	0x08017014

08016698 <__sflush_r>:
 8016698:	898a      	ldrh	r2, [r1, #12]
 801669a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801669e:	4605      	mov	r5, r0
 80166a0:	0710      	lsls	r0, r2, #28
 80166a2:	460c      	mov	r4, r1
 80166a4:	d458      	bmi.n	8016758 <__sflush_r+0xc0>
 80166a6:	684b      	ldr	r3, [r1, #4]
 80166a8:	2b00      	cmp	r3, #0
 80166aa:	dc05      	bgt.n	80166b8 <__sflush_r+0x20>
 80166ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80166ae:	2b00      	cmp	r3, #0
 80166b0:	dc02      	bgt.n	80166b8 <__sflush_r+0x20>
 80166b2:	2000      	movs	r0, #0
 80166b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80166b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80166ba:	2e00      	cmp	r6, #0
 80166bc:	d0f9      	beq.n	80166b2 <__sflush_r+0x1a>
 80166be:	2300      	movs	r3, #0
 80166c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80166c4:	682f      	ldr	r7, [r5, #0]
 80166c6:	602b      	str	r3, [r5, #0]
 80166c8:	d032      	beq.n	8016730 <__sflush_r+0x98>
 80166ca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80166cc:	89a3      	ldrh	r3, [r4, #12]
 80166ce:	075a      	lsls	r2, r3, #29
 80166d0:	d505      	bpl.n	80166de <__sflush_r+0x46>
 80166d2:	6863      	ldr	r3, [r4, #4]
 80166d4:	1ac0      	subs	r0, r0, r3
 80166d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80166d8:	b10b      	cbz	r3, 80166de <__sflush_r+0x46>
 80166da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80166dc:	1ac0      	subs	r0, r0, r3
 80166de:	2300      	movs	r3, #0
 80166e0:	4602      	mov	r2, r0
 80166e2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80166e4:	6a21      	ldr	r1, [r4, #32]
 80166e6:	4628      	mov	r0, r5
 80166e8:	47b0      	blx	r6
 80166ea:	1c43      	adds	r3, r0, #1
 80166ec:	89a3      	ldrh	r3, [r4, #12]
 80166ee:	d106      	bne.n	80166fe <__sflush_r+0x66>
 80166f0:	6829      	ldr	r1, [r5, #0]
 80166f2:	291d      	cmp	r1, #29
 80166f4:	d82c      	bhi.n	8016750 <__sflush_r+0xb8>
 80166f6:	4a2a      	ldr	r2, [pc, #168]	; (80167a0 <__sflush_r+0x108>)
 80166f8:	40ca      	lsrs	r2, r1
 80166fa:	07d6      	lsls	r6, r2, #31
 80166fc:	d528      	bpl.n	8016750 <__sflush_r+0xb8>
 80166fe:	2200      	movs	r2, #0
 8016700:	6062      	str	r2, [r4, #4]
 8016702:	04d9      	lsls	r1, r3, #19
 8016704:	6922      	ldr	r2, [r4, #16]
 8016706:	6022      	str	r2, [r4, #0]
 8016708:	d504      	bpl.n	8016714 <__sflush_r+0x7c>
 801670a:	1c42      	adds	r2, r0, #1
 801670c:	d101      	bne.n	8016712 <__sflush_r+0x7a>
 801670e:	682b      	ldr	r3, [r5, #0]
 8016710:	b903      	cbnz	r3, 8016714 <__sflush_r+0x7c>
 8016712:	6560      	str	r0, [r4, #84]	; 0x54
 8016714:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016716:	602f      	str	r7, [r5, #0]
 8016718:	2900      	cmp	r1, #0
 801671a:	d0ca      	beq.n	80166b2 <__sflush_r+0x1a>
 801671c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016720:	4299      	cmp	r1, r3
 8016722:	d002      	beq.n	801672a <__sflush_r+0x92>
 8016724:	4628      	mov	r0, r5
 8016726:	f7ff fd91 	bl	801624c <_free_r>
 801672a:	2000      	movs	r0, #0
 801672c:	6360      	str	r0, [r4, #52]	; 0x34
 801672e:	e7c1      	b.n	80166b4 <__sflush_r+0x1c>
 8016730:	6a21      	ldr	r1, [r4, #32]
 8016732:	2301      	movs	r3, #1
 8016734:	4628      	mov	r0, r5
 8016736:	47b0      	blx	r6
 8016738:	1c41      	adds	r1, r0, #1
 801673a:	d1c7      	bne.n	80166cc <__sflush_r+0x34>
 801673c:	682b      	ldr	r3, [r5, #0]
 801673e:	2b00      	cmp	r3, #0
 8016740:	d0c4      	beq.n	80166cc <__sflush_r+0x34>
 8016742:	2b1d      	cmp	r3, #29
 8016744:	d001      	beq.n	801674a <__sflush_r+0xb2>
 8016746:	2b16      	cmp	r3, #22
 8016748:	d101      	bne.n	801674e <__sflush_r+0xb6>
 801674a:	602f      	str	r7, [r5, #0]
 801674c:	e7b1      	b.n	80166b2 <__sflush_r+0x1a>
 801674e:	89a3      	ldrh	r3, [r4, #12]
 8016750:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016754:	81a3      	strh	r3, [r4, #12]
 8016756:	e7ad      	b.n	80166b4 <__sflush_r+0x1c>
 8016758:	690f      	ldr	r7, [r1, #16]
 801675a:	2f00      	cmp	r7, #0
 801675c:	d0a9      	beq.n	80166b2 <__sflush_r+0x1a>
 801675e:	0793      	lsls	r3, r2, #30
 8016760:	680e      	ldr	r6, [r1, #0]
 8016762:	bf08      	it	eq
 8016764:	694b      	ldreq	r3, [r1, #20]
 8016766:	600f      	str	r7, [r1, #0]
 8016768:	bf18      	it	ne
 801676a:	2300      	movne	r3, #0
 801676c:	eba6 0807 	sub.w	r8, r6, r7
 8016770:	608b      	str	r3, [r1, #8]
 8016772:	f1b8 0f00 	cmp.w	r8, #0
 8016776:	dd9c      	ble.n	80166b2 <__sflush_r+0x1a>
 8016778:	6a21      	ldr	r1, [r4, #32]
 801677a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801677c:	4643      	mov	r3, r8
 801677e:	463a      	mov	r2, r7
 8016780:	4628      	mov	r0, r5
 8016782:	47b0      	blx	r6
 8016784:	2800      	cmp	r0, #0
 8016786:	dc06      	bgt.n	8016796 <__sflush_r+0xfe>
 8016788:	89a3      	ldrh	r3, [r4, #12]
 801678a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801678e:	81a3      	strh	r3, [r4, #12]
 8016790:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016794:	e78e      	b.n	80166b4 <__sflush_r+0x1c>
 8016796:	4407      	add	r7, r0
 8016798:	eba8 0800 	sub.w	r8, r8, r0
 801679c:	e7e9      	b.n	8016772 <__sflush_r+0xda>
 801679e:	bf00      	nop
 80167a0:	20400001 	.word	0x20400001

080167a4 <_fflush_r>:
 80167a4:	b538      	push	{r3, r4, r5, lr}
 80167a6:	690b      	ldr	r3, [r1, #16]
 80167a8:	4605      	mov	r5, r0
 80167aa:	460c      	mov	r4, r1
 80167ac:	b913      	cbnz	r3, 80167b4 <_fflush_r+0x10>
 80167ae:	2500      	movs	r5, #0
 80167b0:	4628      	mov	r0, r5
 80167b2:	bd38      	pop	{r3, r4, r5, pc}
 80167b4:	b118      	cbz	r0, 80167be <_fflush_r+0x1a>
 80167b6:	6983      	ldr	r3, [r0, #24]
 80167b8:	b90b      	cbnz	r3, 80167be <_fflush_r+0x1a>
 80167ba:	f000 f887 	bl	80168cc <__sinit>
 80167be:	4b14      	ldr	r3, [pc, #80]	; (8016810 <_fflush_r+0x6c>)
 80167c0:	429c      	cmp	r4, r3
 80167c2:	d11b      	bne.n	80167fc <_fflush_r+0x58>
 80167c4:	686c      	ldr	r4, [r5, #4]
 80167c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80167ca:	2b00      	cmp	r3, #0
 80167cc:	d0ef      	beq.n	80167ae <_fflush_r+0xa>
 80167ce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80167d0:	07d0      	lsls	r0, r2, #31
 80167d2:	d404      	bmi.n	80167de <_fflush_r+0x3a>
 80167d4:	0599      	lsls	r1, r3, #22
 80167d6:	d402      	bmi.n	80167de <_fflush_r+0x3a>
 80167d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80167da:	f000 f915 	bl	8016a08 <__retarget_lock_acquire_recursive>
 80167de:	4628      	mov	r0, r5
 80167e0:	4621      	mov	r1, r4
 80167e2:	f7ff ff59 	bl	8016698 <__sflush_r>
 80167e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80167e8:	07da      	lsls	r2, r3, #31
 80167ea:	4605      	mov	r5, r0
 80167ec:	d4e0      	bmi.n	80167b0 <_fflush_r+0xc>
 80167ee:	89a3      	ldrh	r3, [r4, #12]
 80167f0:	059b      	lsls	r3, r3, #22
 80167f2:	d4dd      	bmi.n	80167b0 <_fflush_r+0xc>
 80167f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80167f6:	f000 f908 	bl	8016a0a <__retarget_lock_release_recursive>
 80167fa:	e7d9      	b.n	80167b0 <_fflush_r+0xc>
 80167fc:	4b05      	ldr	r3, [pc, #20]	; (8016814 <_fflush_r+0x70>)
 80167fe:	429c      	cmp	r4, r3
 8016800:	d101      	bne.n	8016806 <_fflush_r+0x62>
 8016802:	68ac      	ldr	r4, [r5, #8]
 8016804:	e7df      	b.n	80167c6 <_fflush_r+0x22>
 8016806:	4b04      	ldr	r3, [pc, #16]	; (8016818 <_fflush_r+0x74>)
 8016808:	429c      	cmp	r4, r3
 801680a:	bf08      	it	eq
 801680c:	68ec      	ldreq	r4, [r5, #12]
 801680e:	e7da      	b.n	80167c6 <_fflush_r+0x22>
 8016810:	08017034 	.word	0x08017034
 8016814:	08017054 	.word	0x08017054
 8016818:	08017014 	.word	0x08017014

0801681c <std>:
 801681c:	2300      	movs	r3, #0
 801681e:	b510      	push	{r4, lr}
 8016820:	4604      	mov	r4, r0
 8016822:	e9c0 3300 	strd	r3, r3, [r0]
 8016826:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801682a:	6083      	str	r3, [r0, #8]
 801682c:	8181      	strh	r1, [r0, #12]
 801682e:	6643      	str	r3, [r0, #100]	; 0x64
 8016830:	81c2      	strh	r2, [r0, #14]
 8016832:	6183      	str	r3, [r0, #24]
 8016834:	4619      	mov	r1, r3
 8016836:	2208      	movs	r2, #8
 8016838:	305c      	adds	r0, #92	; 0x5c
 801683a:	f7ff fcff 	bl	801623c <memset>
 801683e:	4b05      	ldr	r3, [pc, #20]	; (8016854 <std+0x38>)
 8016840:	6263      	str	r3, [r4, #36]	; 0x24
 8016842:	4b05      	ldr	r3, [pc, #20]	; (8016858 <std+0x3c>)
 8016844:	62a3      	str	r3, [r4, #40]	; 0x28
 8016846:	4b05      	ldr	r3, [pc, #20]	; (801685c <std+0x40>)
 8016848:	62e3      	str	r3, [r4, #44]	; 0x2c
 801684a:	4b05      	ldr	r3, [pc, #20]	; (8016860 <std+0x44>)
 801684c:	6224      	str	r4, [r4, #32]
 801684e:	6323      	str	r3, [r4, #48]	; 0x30
 8016850:	bd10      	pop	{r4, pc}
 8016852:	bf00      	nop
 8016854:	08016af1 	.word	0x08016af1
 8016858:	08016b13 	.word	0x08016b13
 801685c:	08016b4b 	.word	0x08016b4b
 8016860:	08016b6f 	.word	0x08016b6f

08016864 <_cleanup_r>:
 8016864:	4901      	ldr	r1, [pc, #4]	; (801686c <_cleanup_r+0x8>)
 8016866:	f000 b8af 	b.w	80169c8 <_fwalk_reent>
 801686a:	bf00      	nop
 801686c:	080167a5 	.word	0x080167a5

08016870 <__sfmoreglue>:
 8016870:	b570      	push	{r4, r5, r6, lr}
 8016872:	2268      	movs	r2, #104	; 0x68
 8016874:	1e4d      	subs	r5, r1, #1
 8016876:	4355      	muls	r5, r2
 8016878:	460e      	mov	r6, r1
 801687a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801687e:	f7ff fd51 	bl	8016324 <_malloc_r>
 8016882:	4604      	mov	r4, r0
 8016884:	b140      	cbz	r0, 8016898 <__sfmoreglue+0x28>
 8016886:	2100      	movs	r1, #0
 8016888:	e9c0 1600 	strd	r1, r6, [r0]
 801688c:	300c      	adds	r0, #12
 801688e:	60a0      	str	r0, [r4, #8]
 8016890:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8016894:	f7ff fcd2 	bl	801623c <memset>
 8016898:	4620      	mov	r0, r4
 801689a:	bd70      	pop	{r4, r5, r6, pc}

0801689c <__sfp_lock_acquire>:
 801689c:	4801      	ldr	r0, [pc, #4]	; (80168a4 <__sfp_lock_acquire+0x8>)
 801689e:	f000 b8b3 	b.w	8016a08 <__retarget_lock_acquire_recursive>
 80168a2:	bf00      	nop
 80168a4:	24005a25 	.word	0x24005a25

080168a8 <__sfp_lock_release>:
 80168a8:	4801      	ldr	r0, [pc, #4]	; (80168b0 <__sfp_lock_release+0x8>)
 80168aa:	f000 b8ae 	b.w	8016a0a <__retarget_lock_release_recursive>
 80168ae:	bf00      	nop
 80168b0:	24005a25 	.word	0x24005a25

080168b4 <__sinit_lock_acquire>:
 80168b4:	4801      	ldr	r0, [pc, #4]	; (80168bc <__sinit_lock_acquire+0x8>)
 80168b6:	f000 b8a7 	b.w	8016a08 <__retarget_lock_acquire_recursive>
 80168ba:	bf00      	nop
 80168bc:	24005a26 	.word	0x24005a26

080168c0 <__sinit_lock_release>:
 80168c0:	4801      	ldr	r0, [pc, #4]	; (80168c8 <__sinit_lock_release+0x8>)
 80168c2:	f000 b8a2 	b.w	8016a0a <__retarget_lock_release_recursive>
 80168c6:	bf00      	nop
 80168c8:	24005a26 	.word	0x24005a26

080168cc <__sinit>:
 80168cc:	b510      	push	{r4, lr}
 80168ce:	4604      	mov	r4, r0
 80168d0:	f7ff fff0 	bl	80168b4 <__sinit_lock_acquire>
 80168d4:	69a3      	ldr	r3, [r4, #24]
 80168d6:	b11b      	cbz	r3, 80168e0 <__sinit+0x14>
 80168d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80168dc:	f7ff bff0 	b.w	80168c0 <__sinit_lock_release>
 80168e0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80168e4:	6523      	str	r3, [r4, #80]	; 0x50
 80168e6:	4b13      	ldr	r3, [pc, #76]	; (8016934 <__sinit+0x68>)
 80168e8:	4a13      	ldr	r2, [pc, #76]	; (8016938 <__sinit+0x6c>)
 80168ea:	681b      	ldr	r3, [r3, #0]
 80168ec:	62a2      	str	r2, [r4, #40]	; 0x28
 80168ee:	42a3      	cmp	r3, r4
 80168f0:	bf04      	itt	eq
 80168f2:	2301      	moveq	r3, #1
 80168f4:	61a3      	streq	r3, [r4, #24]
 80168f6:	4620      	mov	r0, r4
 80168f8:	f000 f820 	bl	801693c <__sfp>
 80168fc:	6060      	str	r0, [r4, #4]
 80168fe:	4620      	mov	r0, r4
 8016900:	f000 f81c 	bl	801693c <__sfp>
 8016904:	60a0      	str	r0, [r4, #8]
 8016906:	4620      	mov	r0, r4
 8016908:	f000 f818 	bl	801693c <__sfp>
 801690c:	2200      	movs	r2, #0
 801690e:	60e0      	str	r0, [r4, #12]
 8016910:	2104      	movs	r1, #4
 8016912:	6860      	ldr	r0, [r4, #4]
 8016914:	f7ff ff82 	bl	801681c <std>
 8016918:	68a0      	ldr	r0, [r4, #8]
 801691a:	2201      	movs	r2, #1
 801691c:	2109      	movs	r1, #9
 801691e:	f7ff ff7d 	bl	801681c <std>
 8016922:	68e0      	ldr	r0, [r4, #12]
 8016924:	2202      	movs	r2, #2
 8016926:	2112      	movs	r1, #18
 8016928:	f7ff ff78 	bl	801681c <std>
 801692c:	2301      	movs	r3, #1
 801692e:	61a3      	str	r3, [r4, #24]
 8016930:	e7d2      	b.n	80168d8 <__sinit+0xc>
 8016932:	bf00      	nop
 8016934:	08017010 	.word	0x08017010
 8016938:	08016865 	.word	0x08016865

0801693c <__sfp>:
 801693c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801693e:	4607      	mov	r7, r0
 8016940:	f7ff ffac 	bl	801689c <__sfp_lock_acquire>
 8016944:	4b1e      	ldr	r3, [pc, #120]	; (80169c0 <__sfp+0x84>)
 8016946:	681e      	ldr	r6, [r3, #0]
 8016948:	69b3      	ldr	r3, [r6, #24]
 801694a:	b913      	cbnz	r3, 8016952 <__sfp+0x16>
 801694c:	4630      	mov	r0, r6
 801694e:	f7ff ffbd 	bl	80168cc <__sinit>
 8016952:	3648      	adds	r6, #72	; 0x48
 8016954:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8016958:	3b01      	subs	r3, #1
 801695a:	d503      	bpl.n	8016964 <__sfp+0x28>
 801695c:	6833      	ldr	r3, [r6, #0]
 801695e:	b30b      	cbz	r3, 80169a4 <__sfp+0x68>
 8016960:	6836      	ldr	r6, [r6, #0]
 8016962:	e7f7      	b.n	8016954 <__sfp+0x18>
 8016964:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8016968:	b9d5      	cbnz	r5, 80169a0 <__sfp+0x64>
 801696a:	4b16      	ldr	r3, [pc, #88]	; (80169c4 <__sfp+0x88>)
 801696c:	60e3      	str	r3, [r4, #12]
 801696e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8016972:	6665      	str	r5, [r4, #100]	; 0x64
 8016974:	f000 f847 	bl	8016a06 <__retarget_lock_init_recursive>
 8016978:	f7ff ff96 	bl	80168a8 <__sfp_lock_release>
 801697c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8016980:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8016984:	6025      	str	r5, [r4, #0]
 8016986:	61a5      	str	r5, [r4, #24]
 8016988:	2208      	movs	r2, #8
 801698a:	4629      	mov	r1, r5
 801698c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8016990:	f7ff fc54 	bl	801623c <memset>
 8016994:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8016998:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801699c:	4620      	mov	r0, r4
 801699e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80169a0:	3468      	adds	r4, #104	; 0x68
 80169a2:	e7d9      	b.n	8016958 <__sfp+0x1c>
 80169a4:	2104      	movs	r1, #4
 80169a6:	4638      	mov	r0, r7
 80169a8:	f7ff ff62 	bl	8016870 <__sfmoreglue>
 80169ac:	4604      	mov	r4, r0
 80169ae:	6030      	str	r0, [r6, #0]
 80169b0:	2800      	cmp	r0, #0
 80169b2:	d1d5      	bne.n	8016960 <__sfp+0x24>
 80169b4:	f7ff ff78 	bl	80168a8 <__sfp_lock_release>
 80169b8:	230c      	movs	r3, #12
 80169ba:	603b      	str	r3, [r7, #0]
 80169bc:	e7ee      	b.n	801699c <__sfp+0x60>
 80169be:	bf00      	nop
 80169c0:	08017010 	.word	0x08017010
 80169c4:	ffff0001 	.word	0xffff0001

080169c8 <_fwalk_reent>:
 80169c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80169cc:	4606      	mov	r6, r0
 80169ce:	4688      	mov	r8, r1
 80169d0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80169d4:	2700      	movs	r7, #0
 80169d6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80169da:	f1b9 0901 	subs.w	r9, r9, #1
 80169de:	d505      	bpl.n	80169ec <_fwalk_reent+0x24>
 80169e0:	6824      	ldr	r4, [r4, #0]
 80169e2:	2c00      	cmp	r4, #0
 80169e4:	d1f7      	bne.n	80169d6 <_fwalk_reent+0xe>
 80169e6:	4638      	mov	r0, r7
 80169e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80169ec:	89ab      	ldrh	r3, [r5, #12]
 80169ee:	2b01      	cmp	r3, #1
 80169f0:	d907      	bls.n	8016a02 <_fwalk_reent+0x3a>
 80169f2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80169f6:	3301      	adds	r3, #1
 80169f8:	d003      	beq.n	8016a02 <_fwalk_reent+0x3a>
 80169fa:	4629      	mov	r1, r5
 80169fc:	4630      	mov	r0, r6
 80169fe:	47c0      	blx	r8
 8016a00:	4307      	orrs	r7, r0
 8016a02:	3568      	adds	r5, #104	; 0x68
 8016a04:	e7e9      	b.n	80169da <_fwalk_reent+0x12>

08016a06 <__retarget_lock_init_recursive>:
 8016a06:	4770      	bx	lr

08016a08 <__retarget_lock_acquire_recursive>:
 8016a08:	4770      	bx	lr

08016a0a <__retarget_lock_release_recursive>:
 8016a0a:	4770      	bx	lr

08016a0c <__swhatbuf_r>:
 8016a0c:	b570      	push	{r4, r5, r6, lr}
 8016a0e:	460e      	mov	r6, r1
 8016a10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016a14:	2900      	cmp	r1, #0
 8016a16:	b096      	sub	sp, #88	; 0x58
 8016a18:	4614      	mov	r4, r2
 8016a1a:	461d      	mov	r5, r3
 8016a1c:	da08      	bge.n	8016a30 <__swhatbuf_r+0x24>
 8016a1e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8016a22:	2200      	movs	r2, #0
 8016a24:	602a      	str	r2, [r5, #0]
 8016a26:	061a      	lsls	r2, r3, #24
 8016a28:	d410      	bmi.n	8016a4c <__swhatbuf_r+0x40>
 8016a2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8016a2e:	e00e      	b.n	8016a4e <__swhatbuf_r+0x42>
 8016a30:	466a      	mov	r2, sp
 8016a32:	f000 f8c3 	bl	8016bbc <_fstat_r>
 8016a36:	2800      	cmp	r0, #0
 8016a38:	dbf1      	blt.n	8016a1e <__swhatbuf_r+0x12>
 8016a3a:	9a01      	ldr	r2, [sp, #4]
 8016a3c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8016a40:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8016a44:	425a      	negs	r2, r3
 8016a46:	415a      	adcs	r2, r3
 8016a48:	602a      	str	r2, [r5, #0]
 8016a4a:	e7ee      	b.n	8016a2a <__swhatbuf_r+0x1e>
 8016a4c:	2340      	movs	r3, #64	; 0x40
 8016a4e:	2000      	movs	r0, #0
 8016a50:	6023      	str	r3, [r4, #0]
 8016a52:	b016      	add	sp, #88	; 0x58
 8016a54:	bd70      	pop	{r4, r5, r6, pc}
	...

08016a58 <__smakebuf_r>:
 8016a58:	898b      	ldrh	r3, [r1, #12]
 8016a5a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8016a5c:	079d      	lsls	r5, r3, #30
 8016a5e:	4606      	mov	r6, r0
 8016a60:	460c      	mov	r4, r1
 8016a62:	d507      	bpl.n	8016a74 <__smakebuf_r+0x1c>
 8016a64:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8016a68:	6023      	str	r3, [r4, #0]
 8016a6a:	6123      	str	r3, [r4, #16]
 8016a6c:	2301      	movs	r3, #1
 8016a6e:	6163      	str	r3, [r4, #20]
 8016a70:	b002      	add	sp, #8
 8016a72:	bd70      	pop	{r4, r5, r6, pc}
 8016a74:	ab01      	add	r3, sp, #4
 8016a76:	466a      	mov	r2, sp
 8016a78:	f7ff ffc8 	bl	8016a0c <__swhatbuf_r>
 8016a7c:	9900      	ldr	r1, [sp, #0]
 8016a7e:	4605      	mov	r5, r0
 8016a80:	4630      	mov	r0, r6
 8016a82:	f7ff fc4f 	bl	8016324 <_malloc_r>
 8016a86:	b948      	cbnz	r0, 8016a9c <__smakebuf_r+0x44>
 8016a88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016a8c:	059a      	lsls	r2, r3, #22
 8016a8e:	d4ef      	bmi.n	8016a70 <__smakebuf_r+0x18>
 8016a90:	f023 0303 	bic.w	r3, r3, #3
 8016a94:	f043 0302 	orr.w	r3, r3, #2
 8016a98:	81a3      	strh	r3, [r4, #12]
 8016a9a:	e7e3      	b.n	8016a64 <__smakebuf_r+0xc>
 8016a9c:	4b0d      	ldr	r3, [pc, #52]	; (8016ad4 <__smakebuf_r+0x7c>)
 8016a9e:	62b3      	str	r3, [r6, #40]	; 0x28
 8016aa0:	89a3      	ldrh	r3, [r4, #12]
 8016aa2:	6020      	str	r0, [r4, #0]
 8016aa4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016aa8:	81a3      	strh	r3, [r4, #12]
 8016aaa:	9b00      	ldr	r3, [sp, #0]
 8016aac:	6163      	str	r3, [r4, #20]
 8016aae:	9b01      	ldr	r3, [sp, #4]
 8016ab0:	6120      	str	r0, [r4, #16]
 8016ab2:	b15b      	cbz	r3, 8016acc <__smakebuf_r+0x74>
 8016ab4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016ab8:	4630      	mov	r0, r6
 8016aba:	f000 f891 	bl	8016be0 <_isatty_r>
 8016abe:	b128      	cbz	r0, 8016acc <__smakebuf_r+0x74>
 8016ac0:	89a3      	ldrh	r3, [r4, #12]
 8016ac2:	f023 0303 	bic.w	r3, r3, #3
 8016ac6:	f043 0301 	orr.w	r3, r3, #1
 8016aca:	81a3      	strh	r3, [r4, #12]
 8016acc:	89a0      	ldrh	r0, [r4, #12]
 8016ace:	4305      	orrs	r5, r0
 8016ad0:	81a5      	strh	r5, [r4, #12]
 8016ad2:	e7cd      	b.n	8016a70 <__smakebuf_r+0x18>
 8016ad4:	08016865 	.word	0x08016865

08016ad8 <__malloc_lock>:
 8016ad8:	4801      	ldr	r0, [pc, #4]	; (8016ae0 <__malloc_lock+0x8>)
 8016ada:	f7ff bf95 	b.w	8016a08 <__retarget_lock_acquire_recursive>
 8016ade:	bf00      	nop
 8016ae0:	24005a24 	.word	0x24005a24

08016ae4 <__malloc_unlock>:
 8016ae4:	4801      	ldr	r0, [pc, #4]	; (8016aec <__malloc_unlock+0x8>)
 8016ae6:	f7ff bf90 	b.w	8016a0a <__retarget_lock_release_recursive>
 8016aea:	bf00      	nop
 8016aec:	24005a24 	.word	0x24005a24

08016af0 <__sread>:
 8016af0:	b510      	push	{r4, lr}
 8016af2:	460c      	mov	r4, r1
 8016af4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016af8:	f000 f894 	bl	8016c24 <_read_r>
 8016afc:	2800      	cmp	r0, #0
 8016afe:	bfab      	itete	ge
 8016b00:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8016b02:	89a3      	ldrhlt	r3, [r4, #12]
 8016b04:	181b      	addge	r3, r3, r0
 8016b06:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8016b0a:	bfac      	ite	ge
 8016b0c:	6563      	strge	r3, [r4, #84]	; 0x54
 8016b0e:	81a3      	strhlt	r3, [r4, #12]
 8016b10:	bd10      	pop	{r4, pc}

08016b12 <__swrite>:
 8016b12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016b16:	461f      	mov	r7, r3
 8016b18:	898b      	ldrh	r3, [r1, #12]
 8016b1a:	05db      	lsls	r3, r3, #23
 8016b1c:	4605      	mov	r5, r0
 8016b1e:	460c      	mov	r4, r1
 8016b20:	4616      	mov	r6, r2
 8016b22:	d505      	bpl.n	8016b30 <__swrite+0x1e>
 8016b24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016b28:	2302      	movs	r3, #2
 8016b2a:	2200      	movs	r2, #0
 8016b2c:	f000 f868 	bl	8016c00 <_lseek_r>
 8016b30:	89a3      	ldrh	r3, [r4, #12]
 8016b32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016b36:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8016b3a:	81a3      	strh	r3, [r4, #12]
 8016b3c:	4632      	mov	r2, r6
 8016b3e:	463b      	mov	r3, r7
 8016b40:	4628      	mov	r0, r5
 8016b42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016b46:	f000 b817 	b.w	8016b78 <_write_r>

08016b4a <__sseek>:
 8016b4a:	b510      	push	{r4, lr}
 8016b4c:	460c      	mov	r4, r1
 8016b4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016b52:	f000 f855 	bl	8016c00 <_lseek_r>
 8016b56:	1c43      	adds	r3, r0, #1
 8016b58:	89a3      	ldrh	r3, [r4, #12]
 8016b5a:	bf15      	itete	ne
 8016b5c:	6560      	strne	r0, [r4, #84]	; 0x54
 8016b5e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8016b62:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8016b66:	81a3      	strheq	r3, [r4, #12]
 8016b68:	bf18      	it	ne
 8016b6a:	81a3      	strhne	r3, [r4, #12]
 8016b6c:	bd10      	pop	{r4, pc}

08016b6e <__sclose>:
 8016b6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016b72:	f000 b813 	b.w	8016b9c <_close_r>
	...

08016b78 <_write_r>:
 8016b78:	b538      	push	{r3, r4, r5, lr}
 8016b7a:	4d07      	ldr	r5, [pc, #28]	; (8016b98 <_write_r+0x20>)
 8016b7c:	4604      	mov	r4, r0
 8016b7e:	4608      	mov	r0, r1
 8016b80:	4611      	mov	r1, r2
 8016b82:	2200      	movs	r2, #0
 8016b84:	602a      	str	r2, [r5, #0]
 8016b86:	461a      	mov	r2, r3
 8016b88:	f7ec fdaf 	bl	80036ea <_write>
 8016b8c:	1c43      	adds	r3, r0, #1
 8016b8e:	d102      	bne.n	8016b96 <_write_r+0x1e>
 8016b90:	682b      	ldr	r3, [r5, #0]
 8016b92:	b103      	cbz	r3, 8016b96 <_write_r+0x1e>
 8016b94:	6023      	str	r3, [r4, #0]
 8016b96:	bd38      	pop	{r3, r4, r5, pc}
 8016b98:	24005a28 	.word	0x24005a28

08016b9c <_close_r>:
 8016b9c:	b538      	push	{r3, r4, r5, lr}
 8016b9e:	4d06      	ldr	r5, [pc, #24]	; (8016bb8 <_close_r+0x1c>)
 8016ba0:	2300      	movs	r3, #0
 8016ba2:	4604      	mov	r4, r0
 8016ba4:	4608      	mov	r0, r1
 8016ba6:	602b      	str	r3, [r5, #0]
 8016ba8:	f7ec fdbb 	bl	8003722 <_close>
 8016bac:	1c43      	adds	r3, r0, #1
 8016bae:	d102      	bne.n	8016bb6 <_close_r+0x1a>
 8016bb0:	682b      	ldr	r3, [r5, #0]
 8016bb2:	b103      	cbz	r3, 8016bb6 <_close_r+0x1a>
 8016bb4:	6023      	str	r3, [r4, #0]
 8016bb6:	bd38      	pop	{r3, r4, r5, pc}
 8016bb8:	24005a28 	.word	0x24005a28

08016bbc <_fstat_r>:
 8016bbc:	b538      	push	{r3, r4, r5, lr}
 8016bbe:	4d07      	ldr	r5, [pc, #28]	; (8016bdc <_fstat_r+0x20>)
 8016bc0:	2300      	movs	r3, #0
 8016bc2:	4604      	mov	r4, r0
 8016bc4:	4608      	mov	r0, r1
 8016bc6:	4611      	mov	r1, r2
 8016bc8:	602b      	str	r3, [r5, #0]
 8016bca:	f7ec fdb6 	bl	800373a <_fstat>
 8016bce:	1c43      	adds	r3, r0, #1
 8016bd0:	d102      	bne.n	8016bd8 <_fstat_r+0x1c>
 8016bd2:	682b      	ldr	r3, [r5, #0]
 8016bd4:	b103      	cbz	r3, 8016bd8 <_fstat_r+0x1c>
 8016bd6:	6023      	str	r3, [r4, #0]
 8016bd8:	bd38      	pop	{r3, r4, r5, pc}
 8016bda:	bf00      	nop
 8016bdc:	24005a28 	.word	0x24005a28

08016be0 <_isatty_r>:
 8016be0:	b538      	push	{r3, r4, r5, lr}
 8016be2:	4d06      	ldr	r5, [pc, #24]	; (8016bfc <_isatty_r+0x1c>)
 8016be4:	2300      	movs	r3, #0
 8016be6:	4604      	mov	r4, r0
 8016be8:	4608      	mov	r0, r1
 8016bea:	602b      	str	r3, [r5, #0]
 8016bec:	f7ec fdb5 	bl	800375a <_isatty>
 8016bf0:	1c43      	adds	r3, r0, #1
 8016bf2:	d102      	bne.n	8016bfa <_isatty_r+0x1a>
 8016bf4:	682b      	ldr	r3, [r5, #0]
 8016bf6:	b103      	cbz	r3, 8016bfa <_isatty_r+0x1a>
 8016bf8:	6023      	str	r3, [r4, #0]
 8016bfa:	bd38      	pop	{r3, r4, r5, pc}
 8016bfc:	24005a28 	.word	0x24005a28

08016c00 <_lseek_r>:
 8016c00:	b538      	push	{r3, r4, r5, lr}
 8016c02:	4d07      	ldr	r5, [pc, #28]	; (8016c20 <_lseek_r+0x20>)
 8016c04:	4604      	mov	r4, r0
 8016c06:	4608      	mov	r0, r1
 8016c08:	4611      	mov	r1, r2
 8016c0a:	2200      	movs	r2, #0
 8016c0c:	602a      	str	r2, [r5, #0]
 8016c0e:	461a      	mov	r2, r3
 8016c10:	f7ec fdae 	bl	8003770 <_lseek>
 8016c14:	1c43      	adds	r3, r0, #1
 8016c16:	d102      	bne.n	8016c1e <_lseek_r+0x1e>
 8016c18:	682b      	ldr	r3, [r5, #0]
 8016c1a:	b103      	cbz	r3, 8016c1e <_lseek_r+0x1e>
 8016c1c:	6023      	str	r3, [r4, #0]
 8016c1e:	bd38      	pop	{r3, r4, r5, pc}
 8016c20:	24005a28 	.word	0x24005a28

08016c24 <_read_r>:
 8016c24:	b538      	push	{r3, r4, r5, lr}
 8016c26:	4d07      	ldr	r5, [pc, #28]	; (8016c44 <_read_r+0x20>)
 8016c28:	4604      	mov	r4, r0
 8016c2a:	4608      	mov	r0, r1
 8016c2c:	4611      	mov	r1, r2
 8016c2e:	2200      	movs	r2, #0
 8016c30:	602a      	str	r2, [r5, #0]
 8016c32:	461a      	mov	r2, r3
 8016c34:	f7ec fd3c 	bl	80036b0 <_read>
 8016c38:	1c43      	adds	r3, r0, #1
 8016c3a:	d102      	bne.n	8016c42 <_read_r+0x1e>
 8016c3c:	682b      	ldr	r3, [r5, #0]
 8016c3e:	b103      	cbz	r3, 8016c42 <_read_r+0x1e>
 8016c40:	6023      	str	r3, [r4, #0]
 8016c42:	bd38      	pop	{r3, r4, r5, pc}
 8016c44:	24005a28 	.word	0x24005a28

08016c48 <_init>:
 8016c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016c4a:	bf00      	nop
 8016c4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016c4e:	bc08      	pop	{r3}
 8016c50:	469e      	mov	lr, r3
 8016c52:	4770      	bx	lr

08016c54 <_fini>:
 8016c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016c56:	bf00      	nop
 8016c58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016c5a:	bc08      	pop	{r3}
 8016c5c:	469e      	mov	lr, r3
 8016c5e:	4770      	bx	lr
