--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 652 paths analyzed, 151 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.744ns.
--------------------------------------------------------------------------------
Slack:                  16.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_20 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.692ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.192 - 0.209)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_20 to tester/M_test_modules_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   tester/M_module_change_q[23]
                                                       tester/M_module_change_q_20
    SLICE_X17Y31.A1      net (fanout=2)        0.748   tester/M_module_change_q[20]
    SLICE_X17Y31.A       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>4
    SLICE_X18Y28.C1      net (fanout=1)        1.000   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
    SLICE_X18Y28.C       Tilo                  0.235   M_test_modules_q_FSM_FFd3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>6
    SLICE_X17Y27.A4      net (fanout=4)        0.552   tester/M_module_change_q[27]_GND_3_o_equal_7_o
    SLICE_X17Y27.CLK     Tas                   0.373   tester/M_module_change_q[0]
                                                       tester/M_test_modules_q_FSM_FFd4-In1
                                                       tester/M_test_modules_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.692ns (1.392ns logic, 2.300ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  16.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_18 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.689ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.192 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_18 to tester/M_test_modules_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.CQ      Tcko                  0.525   tester/M_module_change_q[19]
                                                       tester/M_module_change_q_18
    SLICE_X17Y31.A6      net (fanout=2)        0.745   tester/M_module_change_q[18]
    SLICE_X17Y31.A       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>4
    SLICE_X18Y28.C1      net (fanout=1)        1.000   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
    SLICE_X18Y28.C       Tilo                  0.235   M_test_modules_q_FSM_FFd3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>6
    SLICE_X17Y27.A4      net (fanout=4)        0.552   tester/M_module_change_q[27]_GND_3_o_equal_7_o
    SLICE_X17Y27.CLK     Tas                   0.373   tester/M_module_change_q[0]
                                                       tester/M_test_modules_q_FSM_FFd4-In1
                                                       tester/M_test_modules_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.689ns (1.392ns logic, 2.297ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  16.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          tester/M_module_change_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.654ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.603 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to tester/M_module_change_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y27.C4      net (fanout=4)        1.458   M_reset_cond_out
    SLICE_X17Y27.C       Tilo                  0.259   tester/M_module_change_q[0]
                                                       tester/Mcount_M_module_change_q_val11
    SLICE_X16Y31.SR      net (fanout=7)        0.932   tester/Mcount_M_module_change_q_val
    SLICE_X16Y31.CLK     Tsrck                 0.470   tester/M_module_change_q[23]
                                                       tester/M_module_change_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.654ns (1.264ns logic, 2.390ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  16.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          tester/M_module_change_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.645ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.603 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to tester/M_module_change_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y27.C4      net (fanout=4)        1.458   M_reset_cond_out
    SLICE_X17Y27.C       Tilo                  0.259   tester/M_module_change_q[0]
                                                       tester/Mcount_M_module_change_q_val11
    SLICE_X16Y31.SR      net (fanout=7)        0.932   tester/Mcount_M_module_change_q_val
    SLICE_X16Y31.CLK     Tsrck                 0.461   tester/M_module_change_q[23]
                                                       tester/M_module_change_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.645ns (1.255ns logic, 2.390ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  16.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_20 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.669ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.293 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_20 to tester/M_test_modules_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   tester/M_module_change_q[23]
                                                       tester/M_module_change_q_20
    SLICE_X17Y31.A1      net (fanout=2)        0.748   tester/M_module_change_q[20]
    SLICE_X17Y31.A       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>4
    SLICE_X18Y28.C1      net (fanout=1)        1.000   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
    SLICE_X18Y28.C       Tilo                  0.235   M_test_modules_q_FSM_FFd3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>6
    SLICE_X18Y28.A1      net (fanout=4)        0.553   tester/M_module_change_q[27]_GND_3_o_equal_7_o
    SLICE_X18Y28.CLK     Tas                   0.349   M_test_modules_q_FSM_FFd3
                                                       tester/M_test_modules_q_FSM_FFd1-In1
                                                       tester/M_test_modules_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.669ns (1.368ns logic, 2.301ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  16.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_18 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.666ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.293 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_18 to tester/M_test_modules_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.CQ      Tcko                  0.525   tester/M_module_change_q[19]
                                                       tester/M_module_change_q_18
    SLICE_X17Y31.A6      net (fanout=2)        0.745   tester/M_module_change_q[18]
    SLICE_X17Y31.A       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>4
    SLICE_X18Y28.C1      net (fanout=1)        1.000   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
    SLICE_X18Y28.C       Tilo                  0.235   M_test_modules_q_FSM_FFd3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>6
    SLICE_X18Y28.A1      net (fanout=4)        0.553   tester/M_module_change_q[27]_GND_3_o_equal_7_o
    SLICE_X18Y28.CLK     Tas                   0.349   M_test_modules_q_FSM_FFd3
                                                       tester/M_test_modules_q_FSM_FFd1-In1
                                                       tester/M_test_modules_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.666ns (1.368ns logic, 2.298ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  16.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          tester/M_module_change_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.634ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.603 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to tester/M_module_change_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y27.C4      net (fanout=4)        1.458   M_reset_cond_out
    SLICE_X17Y27.C       Tilo                  0.259   tester/M_module_change_q[0]
                                                       tester/Mcount_M_module_change_q_val11
    SLICE_X16Y31.SR      net (fanout=7)        0.932   tester/Mcount_M_module_change_q_val
    SLICE_X16Y31.CLK     Tsrck                 0.450   tester/M_module_change_q[23]
                                                       tester/M_module_change_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.634ns (1.244ns logic, 2.390ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          tester/M_module_change_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.612ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.603 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to tester/M_module_change_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y27.C4      net (fanout=4)        1.458   M_reset_cond_out
    SLICE_X17Y27.C       Tilo                  0.259   tester/M_module_change_q[0]
                                                       tester/Mcount_M_module_change_q_val11
    SLICE_X16Y31.SR      net (fanout=7)        0.932   tester/Mcount_M_module_change_q_val
    SLICE_X16Y31.CLK     Tsrck                 0.428   tester/M_module_change_q[23]
                                                       tester/M_module_change_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.612ns (1.222ns logic, 2.390ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  16.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_24 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.556ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.685 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_24 to tester/M_test_modules_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.AQ      Tcko                  0.525   tester/M_module_change_q[27]
                                                       tester/M_module_change_q_24
    SLICE_X17Y32.A1      net (fanout=2)        0.748   tester/M_module_change_q[24]
    SLICE_X17Y32.A       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>4
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>5
    SLICE_X18Y28.C4      net (fanout=1)        0.864   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>4
    SLICE_X18Y28.C       Tilo                  0.235   M_test_modules_q_FSM_FFd3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>6
    SLICE_X17Y27.A4      net (fanout=4)        0.552   tester/M_module_change_q[27]_GND_3_o_equal_7_o
    SLICE_X17Y27.CLK     Tas                   0.373   tester/M_module_change_q[0]
                                                       tester/M_test_modules_q_FSM_FFd4-In1
                                                       tester/M_test_modules_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.556ns (1.392ns logic, 2.164ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  16.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_24 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.533ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.686 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_24 to tester/M_test_modules_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.AQ      Tcko                  0.525   tester/M_module_change_q[27]
                                                       tester/M_module_change_q_24
    SLICE_X17Y32.A1      net (fanout=2)        0.748   tester/M_module_change_q[24]
    SLICE_X17Y32.A       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>4
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>5
    SLICE_X18Y28.C4      net (fanout=1)        0.864   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>4
    SLICE_X18Y28.C       Tilo                  0.235   M_test_modules_q_FSM_FFd3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>6
    SLICE_X18Y28.A1      net (fanout=4)        0.553   tester/M_module_change_q[27]_GND_3_o_equal_7_o
    SLICE_X18Y28.CLK     Tas                   0.349   M_test_modules_q_FSM_FFd3
                                                       tester/M_test_modules_q_FSM_FFd1-In1
                                                       tester/M_test_modules_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.533ns (1.368ns logic, 2.165ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  16.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          tester/M_module_change_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.466ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.602 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to tester/M_module_change_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y27.C4      net (fanout=4)        1.458   M_reset_cond_out
    SLICE_X17Y27.C       Tilo                  0.259   tester/M_module_change_q[0]
                                                       tester/Mcount_M_module_change_q_val11
    SLICE_X16Y30.SR      net (fanout=7)        0.744   tester/Mcount_M_module_change_q_val
    SLICE_X16Y30.CLK     Tsrck                 0.470   tester/M_module_change_q[19]
                                                       tester/M_module_change_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.466ns (1.264ns logic, 2.202ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  16.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_22 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.497ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.192 - 0.209)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_22 to tester/M_test_modules_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.525   tester/M_module_change_q[23]
                                                       tester/M_module_change_q_22
    SLICE_X17Y31.A2      net (fanout=2)        0.553   tester/M_module_change_q[22]
    SLICE_X17Y31.A       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>4
    SLICE_X18Y28.C1      net (fanout=1)        1.000   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
    SLICE_X18Y28.C       Tilo                  0.235   M_test_modules_q_FSM_FFd3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>6
    SLICE_X17Y27.A4      net (fanout=4)        0.552   tester/M_module_change_q[27]_GND_3_o_equal_7_o
    SLICE_X17Y27.CLK     Tas                   0.373   tester/M_module_change_q[0]
                                                       tester/M_test_modules_q_FSM_FFd4-In1
                                                       tester/M_test_modules_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.497ns (1.392ns logic, 2.105ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  16.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_19 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.497ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.192 - 0.208)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_19 to tester/M_test_modules_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.DQ      Tcko                  0.525   tester/M_module_change_q[19]
                                                       tester/M_module_change_q_19
    SLICE_X17Y31.A3      net (fanout=2)        0.553   tester/M_module_change_q[19]
    SLICE_X17Y31.A       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>4
    SLICE_X18Y28.C1      net (fanout=1)        1.000   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
    SLICE_X18Y28.C       Tilo                  0.235   M_test_modules_q_FSM_FFd3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>6
    SLICE_X17Y27.A4      net (fanout=4)        0.552   tester/M_module_change_q[27]_GND_3_o_equal_7_o
    SLICE_X17Y27.CLK     Tas                   0.373   tester/M_module_change_q[0]
                                                       tester/M_test_modules_q_FSM_FFd4-In1
                                                       tester/M_test_modules_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.497ns (1.392ns logic, 2.105ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  16.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          tester/M_module_change_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.602 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to tester/M_module_change_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y27.C4      net (fanout=4)        1.458   M_reset_cond_out
    SLICE_X17Y27.C       Tilo                  0.259   tester/M_module_change_q[0]
                                                       tester/Mcount_M_module_change_q_val11
    SLICE_X16Y30.SR      net (fanout=7)        0.744   tester/Mcount_M_module_change_q_val
    SLICE_X16Y30.CLK     Tsrck                 0.461   tester/M_module_change_q[19]
                                                       tester/M_module_change_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (1.255ns logic, 2.202ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  16.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_22 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.474ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.293 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_22 to tester/M_test_modules_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.525   tester/M_module_change_q[23]
                                                       tester/M_module_change_q_22
    SLICE_X17Y31.A2      net (fanout=2)        0.553   tester/M_module_change_q[22]
    SLICE_X17Y31.A       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>4
    SLICE_X18Y28.C1      net (fanout=1)        1.000   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
    SLICE_X18Y28.C       Tilo                  0.235   M_test_modules_q_FSM_FFd3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>6
    SLICE_X18Y28.A1      net (fanout=4)        0.553   tester/M_module_change_q[27]_GND_3_o_equal_7_o
    SLICE_X18Y28.CLK     Tas                   0.349   M_test_modules_q_FSM_FFd3
                                                       tester/M_test_modules_q_FSM_FFd1-In1
                                                       tester/M_test_modules_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.474ns (1.368ns logic, 2.106ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  16.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          tester/M_module_change_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.446ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.602 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to tester/M_module_change_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y27.C4      net (fanout=4)        1.458   M_reset_cond_out
    SLICE_X17Y27.C       Tilo                  0.259   tester/M_module_change_q[0]
                                                       tester/Mcount_M_module_change_q_val11
    SLICE_X16Y30.SR      net (fanout=7)        0.744   tester/Mcount_M_module_change_q_val
    SLICE_X16Y30.CLK     Tsrck                 0.450   tester/M_module_change_q[19]
                                                       tester/M_module_change_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.446ns (1.244ns logic, 2.202ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  16.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_19 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.474ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.293 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_19 to tester/M_test_modules_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.DQ      Tcko                  0.525   tester/M_module_change_q[19]
                                                       tester/M_module_change_q_19
    SLICE_X17Y31.A3      net (fanout=2)        0.553   tester/M_module_change_q[19]
    SLICE_X17Y31.A       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>4
    SLICE_X18Y28.C1      net (fanout=1)        1.000   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
    SLICE_X18Y28.C       Tilo                  0.235   M_test_modules_q_FSM_FFd3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>6
    SLICE_X18Y28.A1      net (fanout=4)        0.553   tester/M_module_change_q[27]_GND_3_o_equal_7_o
    SLICE_X18Y28.CLK     Tas                   0.349   M_test_modules_q_FSM_FFd3
                                                       tester/M_test_modules_q_FSM_FFd1-In1
                                                       tester/M_test_modules_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.474ns (1.368ns logic, 2.106ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  16.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          tester/M_module_change_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.424ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.602 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to tester/M_module_change_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y27.C4      net (fanout=4)        1.458   M_reset_cond_out
    SLICE_X17Y27.C       Tilo                  0.259   tester/M_module_change_q[0]
                                                       tester/Mcount_M_module_change_q_val11
    SLICE_X16Y30.SR      net (fanout=7)        0.744   tester/Mcount_M_module_change_q_val
    SLICE_X16Y30.CLK     Tsrck                 0.428   tester/M_module_change_q[19]
                                                       tester/M_module_change_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.424ns (1.222ns logic, 2.202ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  16.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_23 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.451ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.192 - 0.209)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_23 to tester/M_test_modules_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.DQ      Tcko                  0.525   tester/M_module_change_q[23]
                                                       tester/M_module_change_q_23
    SLICE_X17Y31.A4      net (fanout=2)        0.507   tester/M_module_change_q[23]
    SLICE_X17Y31.A       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>4
    SLICE_X18Y28.C1      net (fanout=1)        1.000   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
    SLICE_X18Y28.C       Tilo                  0.235   M_test_modules_q_FSM_FFd3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>6
    SLICE_X17Y27.A4      net (fanout=4)        0.552   tester/M_module_change_q[27]_GND_3_o_equal_7_o
    SLICE_X17Y27.CLK     Tas                   0.373   tester/M_module_change_q[0]
                                                       tester/M_test_modules_q_FSM_FFd4-In1
                                                       tester/M_test_modules_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.451ns (1.392ns logic, 2.059ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  16.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_20 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.440ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.293 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_20 to tester/M_test_modules_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   tester/M_module_change_q[23]
                                                       tester/M_module_change_q_20
    SLICE_X17Y31.A1      net (fanout=2)        0.748   tester/M_module_change_q[20]
    SLICE_X17Y31.A       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>4
    SLICE_X18Y28.C1      net (fanout=1)        1.000   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
    SLICE_X18Y28.C       Tilo                  0.235   M_test_modules_q_FSM_FFd3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>6
    SLICE_X18Y28.B4      net (fanout=4)        0.324   tester/M_module_change_q[27]_GND_3_o_equal_7_o
    SLICE_X18Y28.CLK     Tas                   0.349   M_test_modules_q_FSM_FFd3
                                                       tester/M_test_modules_q_FSM_FFd2-In1
                                                       tester/M_test_modules_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.440ns (1.368ns logic, 2.072ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  16.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_18 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.437ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.293 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_18 to tester/M_test_modules_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.CQ      Tcko                  0.525   tester/M_module_change_q[19]
                                                       tester/M_module_change_q_18
    SLICE_X17Y31.A6      net (fanout=2)        0.745   tester/M_module_change_q[18]
    SLICE_X17Y31.A       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>4
    SLICE_X18Y28.C1      net (fanout=1)        1.000   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
    SLICE_X18Y28.C       Tilo                  0.235   M_test_modules_q_FSM_FFd3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>6
    SLICE_X18Y28.B4      net (fanout=4)        0.324   tester/M_module_change_q[27]_GND_3_o_equal_7_o
    SLICE_X18Y28.CLK     Tas                   0.349   M_test_modules_q_FSM_FFd3
                                                       tester/M_test_modules_q_FSM_FFd2-In1
                                                       tester/M_test_modules_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.437ns (1.368ns logic, 2.069ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  16.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_23 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.428ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.293 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_23 to tester/M_test_modules_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.DQ      Tcko                  0.525   tester/M_module_change_q[23]
                                                       tester/M_module_change_q_23
    SLICE_X17Y31.A4      net (fanout=2)        0.507   tester/M_module_change_q[23]
    SLICE_X17Y31.A       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>4
    SLICE_X18Y28.C1      net (fanout=1)        1.000   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
    SLICE_X18Y28.C       Tilo                  0.235   M_test_modules_q_FSM_FFd3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>6
    SLICE_X18Y28.A1      net (fanout=4)        0.553   tester/M_module_change_q[27]_GND_3_o_equal_7_o
    SLICE_X18Y28.CLK     Tas                   0.349   M_test_modules_q_FSM_FFd3
                                                       tester/M_test_modules_q_FSM_FFd1-In1
                                                       tester/M_test_modules_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (1.368ns logic, 2.060ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  16.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          tester/M_module_change_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.363ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.688 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to tester/M_module_change_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y27.C4      net (fanout=4)        1.458   M_reset_cond_out
    SLICE_X17Y27.C       Tilo                  0.259   tester/M_module_change_q[0]
                                                       tester/Mcount_M_module_change_q_val11
    SLICE_X16Y32.SR      net (fanout=7)        0.641   tester/Mcount_M_module_change_q_val
    SLICE_X16Y32.CLK     Tsrck                 0.470   tester/M_module_change_q[27]
                                                       tester/M_module_change_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (1.264ns logic, 2.099ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  16.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_20 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.388ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.293 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_20 to tester/M_test_modules_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   tester/M_module_change_q[23]
                                                       tester/M_module_change_q_20
    SLICE_X17Y31.A1      net (fanout=2)        0.748   tester/M_module_change_q[20]
    SLICE_X17Y31.A       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>4
    SLICE_X18Y28.C1      net (fanout=1)        1.000   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
    SLICE_X18Y28.C       Tilo                  0.235   M_test_modules_q_FSM_FFd3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>6
    SLICE_X18Y28.D5      net (fanout=4)        0.272   tester/M_module_change_q[27]_GND_3_o_equal_7_o
    SLICE_X18Y28.CLK     Tas                   0.349   M_test_modules_q_FSM_FFd3
                                                       tester/M_test_modules_q_FSM_FFd3-In1
                                                       tester/M_test_modules_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.388ns (1.368ns logic, 2.020ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  16.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          tester/M_module_change_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.354ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.688 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to tester/M_module_change_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y27.C4      net (fanout=4)        1.458   M_reset_cond_out
    SLICE_X17Y27.C       Tilo                  0.259   tester/M_module_change_q[0]
                                                       tester/Mcount_M_module_change_q_val11
    SLICE_X16Y32.SR      net (fanout=7)        0.641   tester/Mcount_M_module_change_q_val
    SLICE_X16Y32.CLK     Tsrck                 0.461   tester/M_module_change_q[27]
                                                       tester/M_module_change_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (1.255ns logic, 2.099ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  16.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_8 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.395ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.192 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_8 to tester/M_test_modules_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.525   tester/M_module_change_q[11]
                                                       tester/M_module_change_q_8
    SLICE_X17Y28.A2      net (fanout=2)        0.751   tester/M_module_change_q[8]
    SLICE_X17Y28.A       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>1
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>2
    SLICE_X18Y28.C2      net (fanout=1)        0.700   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>1
    SLICE_X18Y28.C       Tilo                  0.235   M_test_modules_q_FSM_FFd3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>6
    SLICE_X17Y27.A4      net (fanout=4)        0.552   tester/M_module_change_q[27]_GND_3_o_equal_7_o
    SLICE_X17Y27.CLK     Tas                   0.373   tester/M_module_change_q[0]
                                                       tester/M_test_modules_q_FSM_FFd4-In1
                                                       tester/M_test_modules_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (1.392ns logic, 2.003ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  16.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_18 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.385ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.293 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_18 to tester/M_test_modules_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y30.CQ      Tcko                  0.525   tester/M_module_change_q[19]
                                                       tester/M_module_change_q_18
    SLICE_X17Y31.A6      net (fanout=2)        0.745   tester/M_module_change_q[18]
    SLICE_X17Y31.A       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>4
    SLICE_X18Y28.C1      net (fanout=1)        1.000   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>3
    SLICE_X18Y28.C       Tilo                  0.235   M_test_modules_q_FSM_FFd3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>6
    SLICE_X18Y28.D5      net (fanout=4)        0.272   tester/M_module_change_q[27]_GND_3_o_equal_7_o
    SLICE_X18Y28.CLK     Tas                   0.349   M_test_modules_q_FSM_FFd3
                                                       tester/M_test_modules_q_FSM_FFd3-In1
                                                       tester/M_test_modules_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (1.368ns logic, 2.017ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  16.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          tester/M_module_change_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.343ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.688 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to tester/M_module_change_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y27.C4      net (fanout=4)        1.458   M_reset_cond_out
    SLICE_X17Y27.C       Tilo                  0.259   tester/M_module_change_q[0]
                                                       tester/Mcount_M_module_change_q_val11
    SLICE_X16Y32.SR      net (fanout=7)        0.641   tester/Mcount_M_module_change_q_val
    SLICE_X16Y32.CLK     Tsrck                 0.450   tester/M_module_change_q[27]
                                                       tester/M_module_change_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.343ns (1.244ns logic, 2.099ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  16.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_26 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.361ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.685 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_26 to tester/M_test_modules_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.CQ      Tcko                  0.525   tester/M_module_change_q[27]
                                                       tester/M_module_change_q_26
    SLICE_X17Y32.A2      net (fanout=2)        0.553   tester/M_module_change_q[26]
    SLICE_X17Y32.A       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>4
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>5
    SLICE_X18Y28.C4      net (fanout=1)        0.864   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>4
    SLICE_X18Y28.C       Tilo                  0.235   M_test_modules_q_FSM_FFd3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>6
    SLICE_X17Y27.A4      net (fanout=4)        0.552   tester/M_module_change_q[27]_GND_3_o_equal_7_o
    SLICE_X17Y27.CLK     Tas                   0.373   tester/M_module_change_q[0]
                                                       tester/M_test_modules_q_FSM_FFd4-In1
                                                       tester/M_test_modules_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.361ns (1.392ns logic, 1.969ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  16.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_8 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.372ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.293 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_8 to tester/M_test_modules_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.525   tester/M_module_change_q[11]
                                                       tester/M_module_change_q_8
    SLICE_X17Y28.A2      net (fanout=2)        0.751   tester/M_module_change_q[8]
    SLICE_X17Y28.A       Tilo                  0.259   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>1
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>2
    SLICE_X18Y28.C2      net (fanout=1)        0.700   tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>1
    SLICE_X18Y28.C       Tilo                  0.235   M_test_modules_q_FSM_FFd3
                                                       tester/M_module_change_q[27]_GND_3_o_equal_7_o<27>6
    SLICE_X18Y28.A1      net (fanout=4)        0.553   tester/M_module_change_q[27]_GND_3_o_equal_7_o
    SLICE_X18Y28.CLK     Tas                   0.349   M_test_modules_q_FSM_FFd3
                                                       tester/M_test_modules_q_FSM_FFd1-In1
                                                       tester/M_test_modules_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.372ns (1.368ns logic, 2.004ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[3]/CLK
  Logical resource: tester/M_module_change_q_1/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[3]/CLK
  Logical resource: tester/M_module_change_q_2/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[3]/CLK
  Logical resource: tester/M_module_change_q_3/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[7]/CLK
  Logical resource: tester/M_module_change_q_4/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[7]/CLK
  Logical resource: tester/M_module_change_q_5/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[7]/CLK
  Logical resource: tester/M_module_change_q_6/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[7]/CLK
  Logical resource: tester/M_module_change_q_7/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[11]/CLK
  Logical resource: tester/M_module_change_q_8/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[11]/CLK
  Logical resource: tester/M_module_change_q_9/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[11]/CLK
  Logical resource: tester/M_module_change_q_10/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[11]/CLK
  Logical resource: tester/M_module_change_q_11/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[15]/CLK
  Logical resource: tester/M_module_change_q_12/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[15]/CLK
  Logical resource: tester/M_module_change_q_13/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[15]/CLK
  Logical resource: tester/M_module_change_q_14/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[15]/CLK
  Logical resource: tester/M_module_change_q_15/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[19]/CLK
  Logical resource: tester/M_module_change_q_16/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[19]/CLK
  Logical resource: tester/M_module_change_q_17/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[19]/CLK
  Logical resource: tester/M_module_change_q_18/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[19]/CLK
  Logical resource: tester/M_module_change_q_19/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[23]/CLK
  Logical resource: tester/M_module_change_q_20/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[23]/CLK
  Logical resource: tester/M_module_change_q_21/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[23]/CLK
  Logical resource: tester/M_module_change_q_22/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[23]/CLK
  Logical resource: tester/M_module_change_q_23/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[27]/CLK
  Logical resource: tester/M_module_change_q_24/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[27]/CLK
  Logical resource: tester/M_module_change_q_25/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[27]/CLK
  Logical resource: tester/M_module_change_q_26/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tester/M_module_change_q[27]/CLK
  Logical resource: tester/M_module_change_q_27/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X10Y17.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X10Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.744|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 652 paths, 0 nets, and 117 connections

Design statistics:
   Minimum period:   3.744ns{1}   (Maximum frequency: 267.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 30 03:14:57 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



