vhdl xil_defaultlib  \
"../../../../dice.gen/sources_1/ip/dsp_macro_add_22b/sim/dsp_macro_add_22b.vhd" \

# Do not sort compile order
nosort
