# Working with derive\_constraints Utility

Derive constraints traverse through the design and allocate new constraints for each<br /> instance of component based on previously provided component SDC files. For the CCC<br /> reference clocks, it propagates back through the design to find the source of the<br /> reference clock. If the source is an I/O, the reference clock constraint will be set on<br /> the I/O. If it is a CCC output or another clock source \(for example, Transceiver,<br /> oscillator\), it uses the clock from the other component and reports a warning if the<br /> intervals do not match. Derive constraints will also allocate constraints for some<br /> macros like on-chip oscillators if you have them in your RTL.

To execute the `derive_constraints` utility, you must supply a<br /> `.tcl` file command-line argument with the following information<br /> in the specified order.

1.  Specify device information using the information in section [set\_device](GUID-5B1ABEA9-E925-4CCE-8401-659E7EA52591.md).
2.  Specify path to the RTL files using the information in section [read\_verilog](GUID-2DB1B3E4-A476-4B00-8F78-4DF2C98809E3.md) or [read\_vhdl](GUID-89612E1D-0121-44C9-9725-BEA3DE0AF869.md).
3.  Set top level module using the information in section [set\_top\_level](GUID-2EB41DA5-0E1E-4423-BBF0-0667DF171C10.md).
4.  Specify path to the component SDC files using the information in section [read\_sdc](GUID-91163C92-1BD1-463E-9CBC-5DED6CD6B033.md) or [read\_ndc](GUID-B8679F08-877B-4B04-B62F-4D1801C1B9CD.md).
5.  Execute the files using the information in section [derive\_constraints](GUID-FB49084C-3537-4C6D-8F5C-A637BB0B29EE.md).
6.  Specify path to the SDC derived constraints file using the information in section [write\_sdc](GUID-BD942290-2C06-4E78-9903-3AE8664C5847.md) or [write\_pdc](GUID-1D594F27-1E15-4C8D-967E-E36C70A0209B.md) or [write\_ndc](GUID-FEEB3CD2-E5D9-42A1-A8C6-0583925CB46B.md).

## Execution and Contents of the `derive.tcl` File

The following is an example command-line argument to execute the<br /> `derive_constraints` utility.

``` {#CODEBLOCK_XDL_12X_Z5B}
$ <libero_installation_path>/bin{64}/derive_constraints derive.tcl
```

The contents of the `derive.tcl` file:

``` {#CODEBLOCK_YDL_12X_Z5B .tcl}
# Device information 
set_device -family PolarFire -die MPF100T -speed -1 
# RTL files 
read_verilog -mode system_verilog project/component/work/txpll0/txpll0_txpll0_0_PF_TX_PLL.v 
read_verilog -mode system_verilog {project/component/work/txpll0/txpll0.v} 
read_verilog -mode system_verilog {project/component/work/xcvr0/I_XCVR/xcvr0_I_XCVR_PF_XCVR.v} 
read_verilog -mode system_verilog {project/component/work/xcvr0/xcvr0.v} 
read_vhdl -mode vhdl_2008 {project/hdl/xcvr1.vhd} 
#Component SDC files 
set_top_level {xcvr1} 
read_sdc -component {project/component/work/txpll0/txpll0_0/txpll0_txpll0_0_PF_TX_PLL.sdc} 
read_sdc -component {project/component/work/xcvr0/I_XCVR/xcvr0_I_XCVR_PF_XCVR.sdc} 
#Use derive_constraint command 
derive_constraints 
#SDC/PDC/NDC result files 
write_sdc {project/constraint/xcvr1_derived_constraints.sdc} 
write_pdc {project/constraint/fp/xcvr1_derived_constraints.pdc}
```

**Parent topic:**[Derive Constraints Tcl Commands](GUID-E8E3F99E-67E3-4A1C-A7FF-4408B37FDF2E.md)

