{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557175718756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557175718757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 13:48:38 2019 " "Processing started: Mon May 06 13:48:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557175718757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1557175718757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE176FinalPro -c topmoduleTripleDes --generate_symbol=C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/topmoduleTripleDes.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE176FinalPro -c topmoduleTripleDes --generate_symbol=C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/topmoduleTripleDes.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1557175718757 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting a direction topmoduletripledes.v(1) " "Verilog HDL syntax error at topmoduletripledes.v(1) near text: \"\[\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "/users/v_trien_ngo-pc/documents/github/ece176finalproj/topmoduletripledes.v" "" { Text "/users/v_trien_ngo-pc/documents/github/ece176finalproj/topmoduletripledes.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1557175719134 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "tripledes topmoduletripledes.v(1) " "Ignored design unit \"tripledes\" at topmoduletripledes.v(1) due to previous errors" {  } { { "/users/v_trien_ngo-pc/documents/github/ece176finalproj/topmoduletripledes.v" "" { Text "/users/v_trien_ngo-pc/documents/github/ece176finalproj/topmoduletripledes.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1557175719134 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 2 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557175719136 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 06 13:48:39 2019 " "Processing ended: Mon May 06 13:48:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557175719136 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557175719136 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557175719136 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1557175719136 ""}
