// Seed: 716477397
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    output supply0 id_2
);
endmodule
module module_1 (
    input tri0 id_0
    , id_9,
    output supply1 id_1,
    input tri1 id_2,
    input wand id_3,
    output uwire id_4,
    input wand id_5,
    input uwire id_6,
    output tri id_7
);
  always @(posedge 1) begin : LABEL_0
    $unsigned(18);
    ;
    wait (-1'h0);
  end
  logic [-1 : 1] id_10;
  ;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
