<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::AMDGPUTargetLowering Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html">AMDGPUTargetLowering</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-static-methods">Static Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a>  </div>
  <div class="headertitle">
<div class="title">llvm::AMDGPUTargetLowering Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::AMDGPUTargetLowering" --><!-- doxytag: inherits="llvm::TargetLowering" -->
<p><code>#include &lt;<a class="el" href="AMDGPUISelLowering_8h_source.html">AMDGPUISelLowering.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::AMDGPUTargetLowering:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1AMDGPUTargetLowering__inherit__graph.png" border="0" usemap="#llvm_1_1AMDGPUTargetLowering_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1AMDGPUTargetLowering_inherit__map" id="llvm_1_1AMDGPUTargetLowering_inherit__map">
<area shape="rect" id="node7" href="classllvm_1_1R600TargetLowering.html" title="llvm::R600TargetLowering" alt="" coords="5,237,187,267"/><area shape="rect" id="node9" href="classllvm_1_1SITargetLowering.html" title="llvm::SITargetLowering" alt="" coords="211,237,373,267"/><area shape="rect" id="node2" href="classllvm_1_1TargetLowering.html" title="This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe..." alt="" coords="119,83,268,112"/><area shape="rect" id="node4" href="classllvm_1_1TargetLoweringBase.html" title="This base class for TargetLowering contains the SelectionDAG&#45;independent parts that can be used from ..." alt="" coords="103,5,284,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::AMDGPUTargetLowering:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1AMDGPUTargetLowering__coll__graph.png" border="0" usemap="#llvm_1_1AMDGPUTargetLowering_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1AMDGPUTargetLowering_coll__map" id="llvm_1_1AMDGPUTargetLowering_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1TargetLowering.html" title="This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe..." alt="" coords="77,267,227,296"/><area shape="rect" id="node4" href="classllvm_1_1TargetLoweringBase.html" title="This base class for TargetLowering contains the SelectionDAG&#45;independent parts that can be used from ..." alt="" coords="52,187,233,216"/><area shape="rect" id="node6" href="classbool.html" title="bool" alt="" coords="5,5,53,35"/><area shape="rect" id="node8" href="classunsigned.html" title="unsigned" alt="" coords="217,5,297,35"/><area shape="rect" id="node10" href="classllvm_1_1AMDGPUSubtarget.html" title="llvm::AMDGPUSubtarget" alt="" coords="261,267,440,296"/><area shape="rect" id="node12" href="classAMDGPUGenSubtargetInfo.html" title="AMDGPUGenSubtargetInfo" alt="" coords="257,187,449,216"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1AMDGPUTargetLowering-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a5ac7c29d2a6f4d8de801e233544134f5">AMDGPUTargetLowering</a> (<a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;STI)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a9b9007ba3cc8c225dbb8e89fbfabc1a9">isFAbsFree</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if an fabs operation is free to the point where it is never worthwhile to replace it with a bitwise operation.  <a href="#a9b9007ba3cc8c225dbb8e89fbfabc1a9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a4cb5f3e841a19c00cf078f9b65886e4e">isFNegFree</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if an fneg operation is free to the point where it is never worthwhile to replace it with a bitwise operation.  <a href="#a4cb5f3e841a19c00cf078f9b65886e4e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a2ed8040b1178ab7333dc69161e2b09b6">isTruncateFree</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> Src, <a class="el" href="structllvm_1_1EVT.html">EVT</a> Dest) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a69fb974494d6177f9c3ab043222b7fdf">isTruncateFree</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Src, <a class="el" href="classllvm_1_1Type.html">Type</a> *Dest) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it's free to truncate a value of type Ty1 to type Ty2.  <a href="#a69fb974494d6177f9c3ab043222b7fdf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a84e23075cb31b3959abf7b6022a0884f">isZExtFree</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Src, <a class="el" href="classllvm_1_1Type.html">Type</a> *Dest) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if any actual instruction that defines a value of type Ty1 implicitly zero-extends the value to Ty2 in the result register.  <a href="#a84e23075cb31b3959abf7b6022a0884f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a711e06f460101ee1212da6d0bf212ba2">isZExtFree</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> Src, <a class="el" href="structllvm_1_1EVT.html">EVT</a> Dest) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#af2e0444f17357271db82bdbe8305d38e">isZExtFree</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if zero-extending the specific node Val to type VT2 is free (either because it's implicitly zero-extended such as <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> ldrb / ldrh or because it's folded such as <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching.">X86</a> zero-extending loads).  <a href="#af2e0444f17357271db82bdbe8305d38e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a9e140301be5b3d103f67479fea6723e9">isNarrowingProfitable</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it's profitable to narrow operations of type VT1 to VT2.  <a href="#a9e140301be5b3d103f67479fea6723e9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a12e9aeaeeb64ed642016e48877db95b4">getVectorIdxTy</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the type to be used for the index operand of: <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9" title="INSERT_VECTOR_ELT(VECTOR, VAL, IDX) - Returns VECTOR with the element at IDX replaced with VAL...">ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd" title="EXTRACT_VECTOR_ELT(VECTOR, IDX) - Returns a single element from VECTOR identified by the (potentially...">ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c" title="INSERT_SUBVECTOR(VECTOR1, VECTOR2, IDX) - Returns a vector with VECTOR2 inserted into VECTOR1 at the ...">ISD::INSERT_SUBVECTOR</a>, and <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf" title="EXTRACT_SUBVECTOR(VECTOR, IDX) - Returns a subvector from VECTOR (an vector value) starting with the ...">ISD::EXTRACT_SUBVECTOR</a>.  <a href="#a12e9aeaeeb64ed642016e48877db95b4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a802f2fdd577459fc2fa593e510e2dcc8">isSelectSupported</a> (<a class="el" href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cd">SelectSupportKind</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a7462a3563bde79b465e8e87538826aa7">isFPImmLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Imm, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the target can instruction select the specified FP immediate natively.  <a href="#a7462a3563bde79b465e8e87538826aa7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ad6aad70f3c5691f093fdda1782dcc8d5">ShouldShrinkFPConstant</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">If true, then instruction selection should seek to shrink the FP constant of the specified type to a smaller type in order to save space and / or reduce runtime.  <a href="#ad6aad70f3c5691f093fdda1782dcc8d5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a9131ae18383241b54e466cf623a7312b">shouldReduceLoadWidth</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load, <a class="el" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> ExtType, <a class="el" href="structllvm_1_1EVT.html">EVT</a> ExtVT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a3b4a85d507064a3d38cfdc85c6123779">isLoadBitCastBeneficial</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a3b4a85d507064a3d38cfdc85c6123779" title="isLoadBitCastBeneficial() - Return true if the following transform is beneficial.">isLoadBitCastBeneficial()</a> - Return true if the following transform is beneficial.  <a href="#a3b4a85d507064a3d38cfdc85c6123779"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#aaa8ebc7371a9ca74907158a3530d15b9">storeOfVectorConstantIsCheap</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="el" href="classunsigned.html">unsigned</a> NumElem, <a class="el" href="classunsigned.html">unsigned</a> AS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is expected to be cheaper to do a store of a non-zero vector constant with the given size and type for the address space than to store the individual scalar element constants.  <a href="#aaa8ebc7371a9ca74907158a3530d15b9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#af68fd604afa263da99656c5dc819f644">isCheapToSpeculateCttz</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is cheap to speculate a call to intrinsic cttz.  <a href="#af68fd604afa263da99656c5dc819f644"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a42b8dc1d091020d4e40a4852682d5c07">isCheapToSpeculateCtlz</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if it is cheap to speculate a call to intrinsic ctlz.  <a href="#a42b8dc1d091020d4e40a4852682d5c07"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a406fe507e2aaed823474cea2056f8cf9">LowerReturn</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv, <a class="el" href="classbool.html">bool</a> isVarArg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1OutputArg.html">ISD::OutputArg</a> &gt; &amp;Outs, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;OutVals, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="namespacellvm.html#a488b094cb42981f433eaefd848483445af05187141351f049a0f829e8922de7d8">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This hook must be implemented to lower outgoing return values, described by the Outs array, into the specified DAG.  <a href="#a406fe507e2aaed823474cea2056f8cf9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a87233ac3dee7d1baf830dc37268e179d">LowerCall</a> (<a class="el" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">CallLoweringInfo</a> &amp;CLI, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;InVals) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This hook must be implemented to lower calls into the specified DAG.  <a href="#a87233ac3dee7d1baf830dc37268e179d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a5066c1ab86d5c2470c5fcfa215399b0d">LowerOperation</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This callback is invoked for operations that are unsupported by the target, which are registered to use 'custom' lowering, and whose defined values are all legal.  <a href="#a5066c1ab86d5c2470c5fcfa215399b0d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ae8ade4269715b02714b67bdf1a0b9ba5">PerformDAGCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for.  <a href="#ae8ade4269715b02714b67bdf1a0b9ba5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ad968ecdcaf64b24df6515220e36bdb5d">ReplaceNodeResults</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Results, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This callback is invoked when a node result type is illegal for the target, and the operation was registered to use 'custom' lowering for that result type.  <a href="#ad968ecdcaf64b24df6515220e36bdb5d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a53f56dc8e4fc2b338d5a78e841871505">LowerIntrinsicIABS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IABS(a) = SMAX(sub(0, a), a)  <a href="#a53f56dc8e4fc2b338d5a78e841871505"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a5d4b38d0ea903feb7bddac483cdff9a3">LowerIntrinsicLRP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Interpolation LRP(a, b, c) = muladd(a, b, (1 - a) * c)  <a href="#a5d4b38d0ea903feb7bddac483cdff9a3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a82fed0f789cd6179d31dce4f6aada4ea">CombineFMinMaxLegacy</a> (<a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="namespacellvm.html#a488b094cb42981f433eaefd848483445af05187141351f049a0f829e8922de7d8">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> True, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> False, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> CC, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate Min/Max node.  <a href="#a82fed0f789cd6179d31dce4f6aada4ea"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a3b278160cd1180d0e2340b4badaadf08">CombineIMinMax</a> (<a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="namespacellvm.html#a488b094cb42981f433eaefd848483445af05187141351f049a0f829e8922de7d8">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> True, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> False, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> CC, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ac1f9567380bcff27bac5f4bf4750c47e">getTargetNodeName</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This method returns the name of a target specific DAG node.  <a href="#ac1f9567380bcff27bac5f4bf4750c47e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a01334d18ac6aac84420d76d94af7ea13">getRsqrtEstimate</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classunsigned.html">unsigned</a> &amp;RefinementSteps, <a class="el" href="classbool.html">bool</a> &amp;UseOneConstNR) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hooks for building estimates in place of slower divisions and square roots.  <a href="#a01334d18ac6aac84420d76d94af7ea13"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a2215bde26ec3e41b2d23d37f11c18451">getRecipEstimate</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI, <a class="el" href="classunsigned.html">unsigned</a> &amp;RefinementSteps) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a reciprocal estimate value for the input operand.  <a href="#a2215bde26ec3e41b2d23d37f11c18451"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a94d29a602cd33c9d80a1bc2346859732">PostISelFolding</a> (<a class="el" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#af51ca29c680474b3648fe2db72a4213b">computeKnownBitsForTargetNode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownOne, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Depth=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine which of the bits specified in <code>Mask</code> are known to be either zero or one and return them in the <code>KnownZero</code> and <code>KnownOne</code> bitsets.  <a href="#af51ca29c680474b3648fe2db72a4213b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a790cdb9d03805886506f3d10b57d442d">ComputeNumSignBitsForTargetNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Depth=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This method can be implemented by targets that want to expose additional information about sign bits to the DAG Combiner.  <a href="#a790cdb9d03805886506f3d10b57d442d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a7d60e9566b86ba873f71c59234132fad">CreateLiveInRegister</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function that adds Reg to the LiveIn list of the DAG's <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a>.  <a href="#a7d60e9566b86ba873f71c59234132fad"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a95911eb468bffc193009687b84e2f780">LowerGlobalAddress</a> (<a class="el" href="classllvm_1_1AMDGPUMachineFunction.html">AMDGPUMachineFunction</a> *MFI, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ab795658b96bcf79d91fde7a2c0c0074a">ScalarizeVectorLoad</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Split a vector load into a scalar load of each component.  <a href="#ab795658b96bcf79d91fde7a2c0c0074a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a2af36640057751430644f3fd1fbbcfe3">SplitVectorLoad</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Split a vector load into 2 loads of half the vector.  <a href="#a2af36640057751430644f3fd1fbbcfe3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ac42e6f0f1213a3b8369f420e008a8411">ScalarizeVectorStore</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Split a vector store into a scalar store of each component.  <a href="#ac42e6f0f1213a3b8369f420e008a8411"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a30ce66dc9a4cd141ade29657f87487cb">SplitVectorStore</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Split a vector store into 2 stores of half the vector.  <a href="#a30ce66dc9a4cd141ade29657f87487cb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ae6cba1d4812f2c20393569c758bb8bf2">LowerLOAD</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a45a48d062f837a659d75b42edf44075b">LowerSTORE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ae0f44e618021b1863fdbce65898b6d69">LowerSDIVREM</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a25c625baeec84a9bb1afaf7535ebf1a1">LowerUDIVREM</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a3559a70c35948795c6ba773339ae0716">LowerDIVREM24</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> sign) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#aa3eea1f320b4e587c818cedb6f2b294a">LowerUDIVREM64</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Results) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a2b7956e91ad248ff0610126ac1f01a75">isHWTrueValue</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a008d2b62206e9650a4156cb0366417e3">isHWFalseValue</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#af025350da8a1eb5638b5d8ea21d07a00">getOriginalFunctionArgs</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *<a class="el" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;Ins, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;OrigIns) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="classllvm_1_1SelectionDAGBuilder.html" title="SelectionDAGBuilder - This is the common target-independent lowering implementation that is parameter...">SelectionDAGBuilder</a> will automatically promote function arguments with illegal types.  <a href="#af025350da8a1eb5638b5d8ea21d07a00"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ace4deee2542fe5852608eb4d57d69e14">AnalyzeFormalArguments</a> (<a class="el" href="classllvm_1_1CCState.html">CCState</a> &amp;State, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;Ins) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td colspan="2"><h2><a name="pro-static-methods"></a>
Static Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#aa1cac5332a31f59e2455eaad0fb11278">getEquivalentMemType</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a3fe736d42d7af89c0b47c4c7b4b7f216">getEquivalentLoadRegType</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr><td colspan="2"><h2><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a9bd9a793e17e4c83728ac3f54771f959">Subtarget</a></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="AMDGPUISelLowering_8h_source.html#l00027">27</a> of file <a class="el" href="AMDGPUISelLowering_8h_source.html">AMDGPUISelLowering.h</a>.</p>
</div><hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a5ac7c29d2a6f4d8de801e233544134f5"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::AMDGPUTargetLowering" ref="a5ac7c29d2a6f4d8de801e233544134f5" args="(TargetMachine &amp;TM, const AMDGPUSubtarget &amp;STI)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a5ac7c29d2a6f4d8de801e233544134f5">AMDGPUTargetLowering::AMDGPUTargetLowering</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td>
          <td class="paramname"><em>TM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00105">105</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00207">llvm::ISD::ADDC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00216">llvm::ISD::ADDE</a>, <a class="el" href="TargetLowering_8h_source.html#l01368">llvm::TargetLoweringBase::AddPromotedToType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00551">llvm::ISD::BR_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00539">llvm::ISD::BR_JT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::BRIND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::BSWAP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00276">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00061">llvm::ISD::Constant</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00061">llvm::ISD::ConstantFP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::CTLZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00335">llvm::ISD::CTLZ_ZERO_UNDEF</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::CTPOP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::CTTZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00335">llvm::ISD::CTTZ_ZERO_UNDEF</a>, <a class="el" href="TargetLowering_8h_source.html#l00090">llvm::TargetLoweringBase::Custom</a>, <a class="el" href="TargetLowering_8h_source.html#l00089">llvm::TargetLoweringBase::Expand</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00779">llvm::ISD::EXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00289">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FCEIL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00247">llvm::ISD::FCOPYSIGN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FCOS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::FEXP2</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FFLOOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00504">llvm::ISD::FLOG2</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00237">llvm::ISD::FMA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::FMAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00506">llvm::ISD::FMAXNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00506">llvm::ISD::FMINNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FNEARBYINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FNEG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00497">llvm::ISD::FP16_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00433">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::FP_TO_UINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FPOW</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FRINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FSIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FSQRT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FTRUNC</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00123">llvm::AMDGPUSubtarget::getGeneration()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00163">llvm::AMDGPUSubtarget::hasBCNT()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00155">llvm::AMDGPUSubtarget::hasBFI()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00186">llvm::AMDGPUSubtarget::hasFFBH()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00182">llvm::AMDGPUSubtarget::hasFFBL()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00135">llvm::AMDGPUSubtarget::hasFP32Denormals()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00622">llvm::MVT::integer_valuetypes()</a>, <a class="el" href="MachineValueType_8h_source.html#l00634">llvm::MVT::integer_vector_valuetypes()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00139">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="TargetLowering_8h_source.html#l00087">llvm::TargetLoweringBase::Legal</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::LOAD</a>, <a class="el" href="TargetLowering_8h_source.html#l01948">llvm::TargetLoweringBase::MaxStoresPerMemcpy</a>, <a class="el" href="TargetLowering_8h_source.html#l01964">llvm::TargetLoweringBase::MaxStoresPerMemmove</a>, <a class="el" href="TargetLowering_8h_source.html#l01931">llvm::TargetLoweringBase::MaxStoresPerMemset</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00311">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00311">llvm::ISD::MULHU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="TargetLowering_8h_source.html#l01972">llvm::TargetLoweringBase::PredictableSelectIsExpensive</a>, <a class="el" href="TargetLowering_8h_source.html#l00088">llvm::TargetLoweringBase::Promote</a>, <a class="el" href="TargetLowering_8h_source.html#l00070">llvm::Sched::RegPressure</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::ROTL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::ROTR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00197">llvm::ISD::SDIVREM</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00043">llvm::AMDGPUSubtarget::SEA_ISLANDS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00339">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00354">llvm::ISD::SELECT_CC</a>, <a class="el" href="TargetLowering_8h_source.html#l01156">llvm::TargetLoweringBase::setBooleanContents()</a>, <a class="el" href="TargetLowering_8h_source.html#l01170">llvm::TargetLoweringBase::setBooleanVectorContents()</a>, <a class="el" href="TargetLowering_8h_source.html#l01251">llvm::TargetLoweringBase::setFsqrtIsCheap()</a>, <a class="el" href="TargetLowering_8h_source.html#l01255">llvm::TargetLoweringBase::setHasFloatingPointExceptions()</a>, <a class="el" href="TargetLowering_8h_source.html#l01247">llvm::TargetLoweringBase::setIntDivIsCheap()</a>, <a class="el" href="TargetLowering_8h_source.html#l01240">llvm::TargetLoweringBase::setJumpIsExpensive()</a>, <a class="el" href="TargetLowering_8h_source.html#l01307">llvm::TargetLoweringBase::setLoadExtAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01299">llvm::TargetLoweringBase::setOperationAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01266">llvm::TargetLoweringBase::setPow2SDivIsCheap()</a>, <a class="el" href="TargetLowering_8h_source.html#l01175">llvm::TargetLoweringBase::setSchedulingPreference()</a>, <a class="el" href="TargetLowering_8h_source.html#l01217">llvm::TargetLoweringBase::setSelectIsExpensive()</a>, <a class="el" href="TargetLowering_8h_source.html#l01375">llvm::TargetLoweringBase::setTargetDAGCombine()</a>, <a class="el" href="TargetLowering_8h_source.html#l01316">llvm::TargetLoweringBase::setTruncStoreAction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::SEXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00315">llvm::ISD::SMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00315">llvm::ISD::SMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00193">llvm::ISD::SMUL_LOHI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00207">llvm::ISD::SUBC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00216">llvm::ISD::SUBE</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00029">Subtarget</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::UDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00197">llvm::ISD::UDIVREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00315">llvm::ISD::UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00315">llvm::ISD::UMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00193">llvm::ISD::UMUL_LOHI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::UREM</a>, <a class="el" href="MachineValueType_8h_source.html#l00101">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00094">llvm::MVT::v2f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00059">llvm::MVT::v2i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00074">llvm::MVT::v2i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00080">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00067">llvm::MVT::v2i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00095">llvm::MVT::v4f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00104">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00060">llvm::MVT::v4i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00075">llvm::MVT::v4i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00068">llvm::MVT::v4i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00096">llvm::MVT::v8f16</a>, <a class="el" href="MachineValueType_8h_source.html#l00100">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00105">llvm::MVT::v8f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v8i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00298">llvm::ISD::VECTOR_SHUFFLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00348">llvm::ISD::VSELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::XOR</a>, <a class="el" href="TargetLowering_8h_source.html#l00115">llvm::TargetLoweringBase::ZeroOrNegativeOneBooleanContent</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::ZEXTLOAD</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="ace4deee2542fe5852608eb4d57d69e14"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::AnalyzeFormalArguments" ref="ace4deee2542fe5852608eb4d57d69e14" args="(CCState &amp;State, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ace4deee2542fe5852608eb4d57d69e14">AMDGPUTargetLowering::AnalyzeFormalArguments</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1CCState.html">CCState</a> &amp;&#160;</td>
          <td class="paramname"><em>State</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ins</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00581">581</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="CallingConvLower_8cpp_source.html#l00069">llvm::CCState::AnalyzeFormalArguments()</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l01628">llvm::R600TargetLowering::LowerFormalArguments()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l00466">llvm::SITargetLowering::LowerFormalArguments()</a>.</p>

</div>
</div>
<a class="anchor" id="a82fed0f789cd6179d31dce4f6aada4ea"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::CombineFMinMaxLegacy" ref="a82fed0f789cd6179d31dce4f6aada4ea" args="(SDLoc DL, EVT VT, SDValue LHS, SDValue RHS, SDValue True, SDValue False, SDValue CC, DAGCombinerInfo &amp;DCI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a82fed0f789cd6179d31dce4f6aada4ea">AMDGPUTargetLowering::CombineFMinMaxLegacy</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>True</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>False</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Generate Min/Max node. </p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01091">1091</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="DAGCombine_8h_source.html#l00020">llvm::AfterLegalizeDAG</a>, <a class="el" href="TargetLowering_8h_source.html#l02136">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00230">llvm::AMDGPUISD::FMAX_LEGACY</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00231">llvm::AMDGPUISD::FMIN_LEGACY</a>, <a class="el" href="TargetLowering_8h_source.html#l02146">llvm::TargetLowering::DAGCombinerInfo::getDAGCombineLevel()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00123">llvm::AMDGPUSubtarget::getGeneration()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l02147">llvm::TargetLowering::DAGCombinerInfo::isCalledByLegalizer()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00829">llvm::ISD::SETCC_INVALID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00821">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00803">llvm::ISD::SETFALSE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00820">llvm::ISD::SETFALSE2</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00823">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00822">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00825">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00824">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00826">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00810">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00804">llvm::ISD::SETOEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00806">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00805">llvm::ISD::SETOGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00808">llvm::ISD::SETOLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00807">llvm::ISD::SETOLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00809">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00818">llvm::ISD::SETTRUE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00827">llvm::ISD::SETTRUE2</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00812">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00814">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00813">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00816">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00815">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00817">llvm::ISD::SETUNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00811">llvm::ISD::SETUO</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00029">Subtarget</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l00044">llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02445">PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a3b278160cd1180d0e2340b4badaadf08"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::CombineIMinMax" ref="a3b278160cd1180d0e2340b4badaadf08" args="(SDLoc DL, EVT VT, SDValue LHS, SDValue RHS, SDValue True, SDValue False, SDValue CC, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a3b278160cd1180d0e2340b4badaadf08">AMDGPUTargetLowering::CombineIMinMax</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>True</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>False</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01171">1171</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00823">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00822">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00825">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00824">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00814">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00813">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00816">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00815">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00315">llvm::ISD::SMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00315">llvm::ISD::SMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00315">llvm::ISD::UMAX</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00315">llvm::ISD::UMIN</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02445">PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="af51ca29c680474b3648fe2db72a4213b"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::computeKnownBitsForTargetNode" ref="af51ca29c680474b3648fe2db72a4213b" args="(const SDValue Op, APInt &amp;KnownZero, APInt &amp;KnownOne, const SelectionDAG &amp;DAG, unsigned Depth=0) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#af51ca29c680474b3648fe2db72a4213b">AMDGPUTargetLowering::computeKnownBitsForTargetNode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownOne</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Determine which of the bits specified in <code>Mask</code> are known to be either zero or one and return them in the <code>KnownZero</code> and <code>KnownOne</code> bitsets. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a11c55c99747afca33139f0deec9ad045">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02779">2779</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUISelLowering_8h_source.html#l00256">llvm::AMDGPUISD::BFE_I32</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00255">llvm::AMDGPUISD::BFE_U32</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00254">llvm::AMDGPUISD::BORROW</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00253">llvm::AMDGPUISD::CARRY</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02764">computeKnownBitsForMinMax()</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="APInt_8h_source.html#l01247">llvm::APInt::getBitWidth()</a>, <a class="el" href="APInt_8h_source.html#l00509">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01419">llvm::ConstantSDNode::getZExtValue()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00139">llvm::ISD::INTRINSIC_WO_CHAIN</a>.</p>

</div>
</div>
<a class="anchor" id="a790cdb9d03805886506f3d10b57d442d"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::ComputeNumSignBitsForTargetNode" ref="a790cdb9d03805886506f3d10b57d442d" args="(SDValue Op, const SelectionDAG &amp;DAG, unsigned Depth=0) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a790cdb9d03805886506f3d10b57d442d">AMDGPUTargetLowering::ComputeNumSignBitsForTargetNode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method can be implemented by targets that want to expose additional information about sign bits to the DAG Combiner. </p>
<p>ComputeNumSignBitsForTargetNode - This method can be implemented by targets that want to expose additional information about sign bits to the DAG Combiner. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a43bf3ef6e76fa286a5776cd0da592458">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02834">2834</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUISelLowering_8h_source.html#l00256">llvm::AMDGPUISD::BFE_I32</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00255">llvm::AMDGPUISD::BFE_U32</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00254">llvm::AMDGPUISD::BORROW</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00253">llvm::AMDGPUISD::CARRY</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02487">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01419">llvm::ConstantSDNode::getZExtValue()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l01423">llvm::ConstantSDNode::isNullValue()</a>.</p>

</div>
</div>
<a class="anchor" id="a7d60e9566b86ba873f71c59234132fad"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::CreateLiveInRegister" ref="a7d60e9566b86ba873f71c59234132fad" args="(SelectionDAG &amp;DAG, const TargetRegisterClass *RC, unsigned Reg, EVT VT) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a7d60e9566b86ba873f71c59234132fad">AMDGPUTargetLowering::CreateLiveInRegister</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Helper function that adds Reg to the LiveIn list of the DAG's <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a>. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>a <a class="el" href="classllvm_1_1RegisterSDNode.html">RegisterSDNode</a> representing Reg. </dd></dl>

<p>Reimplemented in <a class="el" href="classllvm_1_1SITargetLowering.html#a66c8129041ad4cddca230a7ff1d9d1ae">llvm::SITargetLowering</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02632">2632</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00766">llvm::MachineRegisterInfo::addLiveIn()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00357">llvm::MachineRegisterInfo::getLiveInVirtReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00283">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01722">llvm::SelectionDAG::getRegister()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00339">llvm::MachineRegisterInfo::isLiveIn()</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00577">llvm::R600TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a3fe736d42d7af89c0b47c4c7b4b7f216"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::getEquivalentLoadRegType" ref="a3fe736d42d7af89c0b47c4c7b4b7f216" args="(LLVMContext &amp;Context, EVT VT)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a3fe736d42d7af89c0b47c4c7b4b7f216">AMDGPUTargetLowering::getEquivalentLoadRegType</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;&#160;</td>
          <td class="paramname"><em>Context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [static, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00097">97</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00061">llvm::EVT::getIntegerVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00251">llvm::EVT::getStoreSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00070">llvm::EVT::getVectorVT()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>.</p>

</div>
</div>
<a class="anchor" id="aa1cac5332a31f59e2455eaad0fb11278"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::getEquivalentMemType" ref="aa1cac5332a31f59e2455eaad0fb11278" args="(LLVMContext &amp;Context, EVT VT)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#aa1cac5332a31f59e2455eaad0fb11278">AMDGPUTargetLowering::getEquivalentMemType</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;&#160;</td>
          <td class="paramname"><em>Context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [static, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00087">87</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00061">llvm::EVT::getIntegerVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00251">llvm::EVT::getStoreSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00070">llvm::EVT::getVectorVT()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>.</p>

</div>
</div>
<a class="anchor" id="af025350da8a1eb5638b5d8ea21d07a00"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::getOriginalFunctionArgs" ref="af025350da8a1eb5638b5d8ea21d07a00" args="(SelectionDAG &amp;DAG, const Function *F, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, SmallVectorImpl&lt; ISD::InputArg &gt; &amp;OrigIns) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#af025350da8a1eb5638b5d8ea21d07a00">AMDGPUTargetLowering::getOriginalFunctionArgs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *&#160;</td>
          <td class="paramname"><em>F</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ins</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>OrigIns</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The <a class="el" href="classllvm_1_1SelectionDAGBuilder.html" title="SelectionDAGBuilder - This is the common target-independent lowering implementation that is parameter...">SelectionDAGBuilder</a> will automatically promote function arguments with illegal types. </p>
<p>However, this does not work for the <a class="el" href="namespacellvm_1_1AMDGPU.html">AMDGPU</a> targets since the function arguments are stored in memory as these illegal types. In order to handle this properly we need to get the origianl types sizes from the LLVM IR <a class="el" href="classllvm_1_1Function.html">Function</a> and fixup the <a class="el" href="namespacellvm_1_1ISD.html" title="ISD namespace - This namespace contains an enum which represents all of the SelectionDAG node types a...">ISD</a>:InputArg values before passing them to <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ace4deee2542fe5852608eb4d57d69e14">AnalyzeFormalArguments()</a> </p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02580">2580</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00115">llvm::EVT::isVector()</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>, and <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::size()</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l01628">llvm::R600TargetLowering::LowerFormalArguments()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l00466">llvm::SITargetLowering::LowerFormalArguments()</a>.</p>

</div>
</div>
<a class="anchor" id="a2215bde26ec3e41b2d23d37f11c18451"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::getRecipEstimate" ref="a2215bde26ec3e41b2d23d37f11c18451" args="(SDValue Operand, DAGCombinerInfo &amp;DCI, unsigned &amp;RefinementSteps) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a2215bde26ec3e41b2d23d37f11c18451">AMDGPUTargetLowering::getRecipEstimate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Operand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>RefinementSteps</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return a reciprocal estimate value for the input operand. </p>
<p>The RefinementSteps output is the number of Newton-Raphson refinement iterations required to generate a sufficient (though not necessarily IEEE-754 compliant) estimate for the value type. A target may choose to implement its own refinement within this function. If that's true, then return '0' as the number of RefinementSteps to avoid any further refinement of the estimate. An empty <a class="el" href="classllvm_1_1SDValue.html" title="Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation...">SDValue</a> return means no estimate sequence can be created. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ab7211277774a8a1332a6433be79a58ec">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02742">2742</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetLowering_8h_source.html#l02136">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, and <a class="el" href="AMDGPUISelLowering_8h_source.html#l00246">llvm::AMDGPUISD::RCP</a>.</p>

</div>
</div>
<a class="anchor" id="a01334d18ac6aac84420d76d94af7ea13"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::getRsqrtEstimate" ref="a01334d18ac6aac84420d76d94af7ea13" args="(SDValue Operand, DAGCombinerInfo &amp;DCI, unsigned &amp;RefinementSteps, bool &amp;UseOneConstNR) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a01334d18ac6aac84420d76d94af7ea13">AMDGPUTargetLowering::getRsqrtEstimate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Operand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>RefinementSteps</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>UseOneConstNR</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Hooks for building estimates in place of slower divisions and square roots. </p>
<p>Return a reciprocal square root estimate value for the input operand. The RefinementSteps output is the number of Newton-Raphson refinement iterations required to generate a sufficient (though not necessarily IEEE-754 compliant) estimate for the value type. The boolean UseOneConstNR output is used to select a Newton-Raphson algorithm implementation that uses one constant or two constants. A target may choose to implement its own refinement within this function. If that's true, then return '0' as the number of RefinementSteps to avoid any further refinement of the estimate. An empty <a class="el" href="classllvm_1_1SDValue.html" title="Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation...">SDValue</a> return means no estimate sequence can be created. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a50a43d3253f5562fd141bddbb9911b1c">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02724">2724</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetLowering_8h_source.html#l02136">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, and <a class="el" href="AMDGPUISelLowering_8h_source.html#l00247">llvm::AMDGPUISD::RSQ</a>.</p>

</div>
</div>
<a class="anchor" id="ac1f9567380bcff27bac5f4bf4750c47e"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::getTargetNodeName" ref="ac1f9567380bcff27bac5f4bf4750c47e" args="(unsigned Opcode) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ac1f9567380bcff27bac5f4bf4750c47e">AMDGPUTargetLowering::getTargetNodeName</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method returns the name of a target specific DAG node. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#afea1753e400871bd4dad3a44d26589e9">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02649">2649</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUISelLowering_8h_source.html#l00256">llvm::AMDGPUISD::BFE_I32</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00255">llvm::AMDGPUISD::BFE_U32</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00257">llvm::AMDGPUISD::BFI</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00258">llvm::AMDGPUISD::BFM</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00254">llvm::AMDGPUISD::BORROW</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00220">llvm::AMDGPUISD::BRANCH_COND</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00259">llvm::AMDGPUISD::BREV</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00288">llvm::AMDGPUISD::BUILD_VERTICAL_VECTOR</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00031">llvm::AArch64ISD::CALL</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00253">llvm::AMDGPUISD::CARRY</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00224">llvm::AMDGPUISD::CLAMP</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00266">llvm::AMDGPUISD::CONST_ADDRESS</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00290">llvm::AMDGPUISD::CONST_DATA_PTR</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00228">llvm::AMDGPUISD::COS_HW</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00276">llvm::AMDGPUISD::CVT_F32_UBYTE0</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00277">llvm::AMDGPUISD::CVT_F32_UBYTE1</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00278">llvm::AMDGPUISD::CVT_F32_UBYTE2</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00279">llvm::AMDGPUISD::CVT_F32_UBYTE3</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00241">llvm::AMDGPUISD::DIV_FIXUP</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00240">llvm::AMDGPUISD::DIV_FMAS</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00239">llvm::AMDGPUISD::DIV_SCALE</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00252">llvm::AMDGPUISD::DOT4</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00222">llvm::AMDGPUISD::DWORDADDR</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00265">llvm::AMDGPUISD::EXPORT</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00295">llvm::AMDGPUISD::FIRST_MEM_OPCODE_NUMBER</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00216">llvm::AMDGPUISD::FIRST_NUMBER</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00232">llvm::AMDGPUISD::FMAX3</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00230">llvm::AMDGPUISD::FMAX_LEGACY</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00235">llvm::AMDGPUISD::FMIN3</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00231">llvm::AMDGPUISD::FMIN_LEGACY</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00251">llvm::AMDGPUISD::FP_CLASS</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00223">llvm::AMDGPUISD::FRACT</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00292">llvm::AMDGPUISD::INTERP_MOV</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00293">llvm::AMDGPUISD::INTERP_P1</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00294">llvm::AMDGPUISD::INTERP_P2</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00299">llvm::AMDGPUISD::LAST_AMDGPU_ISD_NUMBER</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00250">llvm::AMDGPUISD::LDEXP</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00297">llvm::AMDGPUISD::LOAD_CONSTANT</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00269">llvm::AMDGPUISD::LOAD_INPUT</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00263">llvm::AMDGPUISD::MAD_I24</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00262">llvm::AMDGPUISD::MAD_U24</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00261">llvm::AMDGPUISD::MUL_I24</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00260">llvm::AMDGPUISD::MUL_U24</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02647">NODE_NAME_CASE</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00246">llvm::AMDGPUISD::RCP</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00267">llvm::AMDGPUISD::REGISTER_LOAD</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00268">llvm::AMDGPUISD::REGISTER_STORE</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00040">llvm::AArch64ISD::RET_FLAG</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00247">llvm::AMDGPUISD::RSQ</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00249">llvm::AMDGPUISD::RSQ_CLAMPED</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00248">llvm::AMDGPUISD::RSQ_LEGACY</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00270">llvm::AMDGPUISD::SAMPLE</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00271">llvm::AMDGPUISD::SAMPLEB</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00272">llvm::AMDGPUISD::SAMPLED</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00273">llvm::AMDGPUISD::SAMPLEL</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00291">llvm::AMDGPUISD::SENDMSG</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00229">llvm::AMDGPUISD::SIN_HW</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00233">llvm::AMDGPUISD::SMAX3</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00236">llvm::AMDGPUISD::SMIN3</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00296">llvm::AMDGPUISD::STORE_MSKOR</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00298">llvm::AMDGPUISD::TBUFFER_STORE_FORMAT</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00264">llvm::AMDGPUISD::TEXTURE_FETCH</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00242">llvm::AMDGPUISD::TRIG_PREOP</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00234">llvm::AMDGPUISD::UMAX3</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00237">llvm::AMDGPUISD::UMIN3</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00218">llvm::AMDGPUISD::UMUL</a>, and <a class="el" href="AMDGPUISelLowering_8h_source.html#l00238">llvm::AMDGPUISD::URECIP</a>.</p>

</div>
</div>
<a class="anchor" id="a12e9aeaeeb64ed642016e48877db95b4"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::getVectorIdxTy" ref="a12e9aeaeeb64ed642016e48877db95b4" args="() const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MVT.html">MVT</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a12e9aeaeeb64ed642016e48877db95b4">AMDGPUTargetLowering::getVectorIdxTy</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns the type to be used for the index operand of: <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ad3bc7c2d379fbfdc2f8eaca038690ec9" title="INSERT_VECTOR_ELT(VECTOR, VAL, IDX) - Returns VECTOR with the element at IDX replaced with VAL...">ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9329e79f62e9ab9b41cfbcafd314bcbd" title="EXTRACT_VECTOR_ELT(VECTOR, IDX) - Returns a single element from VECTOR identified by the (potentially...">ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c" title="INSERT_SUBVECTOR(VECTOR1, VECTOR2, IDX) - Returns a vector with VECTOR2 inserted into VECTOR1 at the ...">ISD::INSERT_SUBVECTOR</a>, and <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9070de8a5c5b71851732c4c54e2ffedf" title="EXTRACT_SUBVECTOR(VECTOR, IDX) - Returns a subvector from VECTOR (an vector value) starting with the ...">ISD::EXTRACT_SUBVECTOR</a>. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a867f81380094404dbe04ed9b7bc26a99">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00447">447</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>.</p>

</div>
</div>
<a class="anchor" id="a42b8dc1d091020d4e40a4852682d5c07"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::isCheapToSpeculateCtlz" ref="a42b8dc1d091020d4e40a4852682d5c07" args="() const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a42b8dc1d091020d4e40a4852682d5c07">AMDGPUTargetLowering::isCheapToSpeculateCtlz</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if it is cheap to speculate a call to intrinsic ctlz. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ac3c0838d81398b04375c7b7d3e921b38">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00512">512</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="af68fd604afa263da99656c5dc819f644"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::isCheapToSpeculateCttz" ref="af68fd604afa263da99656c5dc819f644" args="() const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#af68fd604afa263da99656c5dc819f644">AMDGPUTargetLowering::isCheapToSpeculateCttz</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if it is cheap to speculate a call to intrinsic cttz. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ac581576a1ee47610f9b10da0ea74fd90">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00508">508</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a9b9007ba3cc8c225dbb8e89fbfabc1a9"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::isFAbsFree" ref="a9b9007ba3cc8c225dbb8e89fbfabc1a9" args="(EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a9b9007ba3cc8c225dbb8e89fbfabc1a9">AMDGPUTargetLowering::isFAbsFree</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if an fabs operation is free to the point where it is never worthwhile to replace it with a bitwise operation. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a03d795b93578bd5b530aa998869fb1ac">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00520">520</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, and <a class="el" href="ValueTypes_8h_source.html#l00105">llvm::EVT::isFloatingPoint()</a>.</p>

</div>
</div>
<a class="anchor" id="a4cb5f3e841a19c00cf078f9b65886e4e"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::isFNegFree" ref="a4cb5f3e841a19c00cf078f9b65886e4e" args="(EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a4cb5f3e841a19c00cf078f9b65886e4e">AMDGPUTargetLowering::isFNegFree</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if an fneg operation is free to the point where it is never worthwhile to replace it with a bitwise operation. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a814573c6f6263d6f7b463ce0a591781a">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00525">525</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, and <a class="el" href="ValueTypes_8h_source.html#l00105">llvm::EVT::isFloatingPoint()</a>.</p>

</div>
</div>
<a class="anchor" id="a7462a3563bde79b465e8e87538826aa7"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::isFPImmLegal" ref="a7462a3563bde79b465e8e87538826aa7" args="(const APFloat &amp;Imm, EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a7462a3563bde79b465e8e87538826aa7">AMDGPUTargetLowering::isFPImmLegal</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APFloat.html">APFloat</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if the target can instruction select the specified FP immediate natively. </p>
<p>If false, the legalizer will materialize the FP immediate as a load from a constant pool. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a36072d8d2e3e7ffbb69fbdad448fcad3">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00457">457</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, and <a class="el" href="ValueTypes_8h_source.html#l00210">llvm::EVT::getScalarType()</a>.</p>

</div>
</div>
<a class="anchor" id="a008d2b62206e9650a4156cb0366417e3"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::isHWFalseValue" ref="a008d2b62206e9650a4156cb0366417e3" args="(SDValue Op) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a008d2b62206e9650a4156cb0366417e3">AMDGPUTargetLowering::isHWFalseValue</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02622">2622</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="PDBTypes_8h_source.html#l00234">llvm::C</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l01823">llvm::R600TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a2b7956e91ad248ff0610126ac1f01a75"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::isHWTrueValue" ref="a2b7956e91ad248ff0610126ac1f01a75" args="(SDValue Op) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a2b7956e91ad248ff0610126ac1f01a75">AMDGPUTargetLowering::isHWTrueValue</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02612">2612</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="PDBTypes_8h_source.html#l00234">llvm::C</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l01823">llvm::R600TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a3b4a85d507064a3d38cfdc85c6123779"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::isLoadBitCastBeneficial" ref="a3b4a85d507064a3d38cfdc85c6123779" args="(EVT, EVT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a3b4a85d507064a3d38cfdc85c6123779">AMDGPUTargetLowering::isLoadBitCastBeneficial</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a3b4a85d507064a3d38cfdc85c6123779" title="isLoadBitCastBeneficial() - Return true if the following transform is beneficial.">isLoadBitCastBeneficial()</a> - Return true if the following transform is beneficial. </p>
<p>fold (conv (load x)) -&gt; (load (conv*)x) On architectures that don't natively support some vector loads efficiently, casting the load to a smaller vector of larger types and loading is more efficient, however, this can be undone by optimizations in dag combiner. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#aebbd7a2d93f67bd693cdac43795dc9d4">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00491">491</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00210">llvm::EVT::getScalarType()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00233">llvm::EVT::getSizeInBits()</a>.</p>

</div>
</div>
<a class="anchor" id="a9e140301be5b3d103f67479fea6723e9"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::isNarrowingProfitable" ref="a9e140301be5b3d103f67479fea6723e9" args="(EVT VT1, EVT VT2) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a9e140301be5b3d103f67479fea6723e9">AMDGPUTargetLowering::isNarrowingProfitable</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if it's profitable to narrow operations of type VT1 to VT2. </p>
<p>e.g. on x86, it's profitable to narrow from i32 to i8 but not from i32 to i16. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a52dbd9fc4ea2c0919913e74e003b2823">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00567">567</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00233">llvm::EVT::getSizeInBits()</a>.</p>

</div>
</div>
<a class="anchor" id="a802f2fdd577459fc2fa593e510e2dcc8"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::isSelectSupported" ref="a802f2fdd577459fc2fa593e510e2dcc8" args="(SelectSupportKind) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a802f2fdd577459fc2fa593e510e2dcc8">AMDGPUTargetLowering::isSelectSupported</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cd">SelectSupportKind</a>&#160;</td>
          <td class="paramname"><em>SelType</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#accc503512c4630f23cdd6a2915ec51f3">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00451">451</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a2ed8040b1178ab7333dc69161e2b09b6"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::isTruncateFree" ref="a2ed8040b1178ab7333dc69161e2b09b6" args="(EVT Src, EVT Dest) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a2ed8040b1178ab7333dc69161e2b09b6">AMDGPUTargetLowering::isTruncateFree</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>Dest</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ad50a6bb030ac7c8ee182db1ffbc0b155">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00536">536</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00189">llvm::EVT::bitsLT()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00233">llvm::EVT::getSizeInBits()</a>.</p>

</div>
</div>
<a class="anchor" id="a69fb974494d6177f9c3ab043222b7fdf"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::isTruncateFree" ref="a69fb974494d6177f9c3ab043222b7fdf" args="(Type *Src, Type *Dest) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a2ed8040b1178ab7333dc69161e2b09b6">AMDGPUTargetLowering::isTruncateFree</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if it's free to truncate a value of type Ty1 to type Ty2. </p>
<p>e.g. On x86 it's free to truncate a i32 value in register EAX to i16 by referencing its sub-register AX. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a00856c52a5a67b38d8332c7842429153">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00541">541</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Type_8cpp_source.html#l00121">llvm::Type::getPrimitiveSizeInBits()</a>.</p>

</div>
</div>
<a class="anchor" id="a84e23075cb31b3959abf7b6022a0884f"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::isZExtFree" ref="a84e23075cb31b3959abf7b6022a0884f" args="(Type *Src, Type *Dest) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a84e23075cb31b3959abf7b6022a0884f">AMDGPUTargetLowering::isZExtFree</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if any actual instruction that defines a value of type Ty1 implicitly zero-extends the value to Ty2 in the result register. </p>
<p>This does not necessarily include registers defined in unknown ways, such as incoming arguments, or copies from unknown virtual registers. Also, if isTruncateFree(Ty2, Ty1) is true, this does not necessarily apply to truncate instructions. e.g. on x86-64, all instructions that define 32-bit values implicit zero-extend the result out to 64 bits. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ae40dacbf39edf0d87f07cc4389deaa67">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00547">547</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="TargetLowering_8h_source.html#l00164">llvm::TargetLoweringBase::getDataLayout()</a>, <a class="el" href="Type_8cpp_source.html#l00051">llvm::Type::getScalarType()</a>, and <a class="el" href="DataLayout_8h_source.html#l00505">llvm::DataLayout::getTypeSizeInBits()</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00563">isZExtFree()</a>.</p>

</div>
</div>
<a class="anchor" id="a711e06f460101ee1212da6d0bf212ba2"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::isZExtFree" ref="a711e06f460101ee1212da6d0bf212ba2" args="(EVT Src, EVT Dest) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a84e23075cb31b3959abf7b6022a0884f">AMDGPUTargetLowering::isZExtFree</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>Dest</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a7c1ecab2d300320f854412758c7aa7e5">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00555">555</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>.</p>

</div>
</div>
<a class="anchor" id="af2e0444f17357271db82bdbe8305d38e"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::isZExtFree" ref="af2e0444f17357271db82bdbe8305d38e" args="(SDValue Val, EVT VT2) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a84e23075cb31b3959abf7b6022a0884f">AMDGPUTargetLowering::isZExtFree</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if zero-extending the specific node Val to type VT2 is free (either because it's implicitly zero-extended such as <a class="el" href="namespacellvm_1_1ARM.html" title="Define some predicates that are used for node matching.">ARM</a> ldrb / ldrh or because it's folded such as <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching.">X86</a> zero-extending loads). </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#ad7525b1f1f76ae8c848b840f250828a2">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00563">563</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, and <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00547">isZExtFree()</a>.</p>

</div>
</div>
<a class="anchor" id="a87233ac3dee7d1baf830dc37268e179d"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::LowerCall" ref="a87233ac3dee7d1baf830dc37268e179d" args="(CallLoweringInfo &amp;CLI, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a87233ac3dee7d1baf830dc37268e179d">AMDGPUTargetLowering::LowerCall</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">CallLoweringInfo</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This hook must be implemented to lower calls into the specified DAG. </p>
<p>The outgoing arguments to the call are described by the Outs array, and the values to be returned by the call are described by the Ins array. The implementation should fill in the InVals array with legal-type return values from the call, and return the resulting token chain value. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#afba7b3e91d7691a2336080cc3f88b6f1">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00601">601</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetLowering_8h_source.html#l02285">llvm::TargetLowering::CallLoweringInfo::Callee</a>, <a class="el" href="TargetLowering_8h_source.html#l02287">llvm::TargetLowering::CallLoweringInfo::DAG</a>, <a class="el" href="LLVMContext_8cpp_source.html#l00216">llvm::LLVMContext::diagnose()</a>, <a class="el" href="CPPBackend_8cpp.html#a42ec43d2298561e7465455e9574a229d">FuncName</a>, <a class="el" href="MD5_8cpp_source.html#l00052">G</a>, <a class="el" href="SelectionDAG_8h_source.html#l00288">llvm::SelectionDAG::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00160">llvm::MachineFunction::getFunction()</a>, and <a class="el" href="SelectionDAG_8h_source.html#l00283">llvm::SelectionDAG::getMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a3559a70c35948795c6ba773339ae0716"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::LowerDIVREM24" ref="a3559a70c35948795c6ba773339ae0716" args="(SDValue Op, SelectionDAG &amp;DAG, bool sign) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a3559a70c35948795c6ba773339ae0716">AMDGPUTargetLowering::LowerDIVREM24</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>sign</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01583">1583</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00503">llvm::ISD::FNEG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00433">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::FP_TO_UINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FTRUNC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00288">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04785">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00210">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00717">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01390">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01040">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="ValueTypes_8h_source.html#l00233">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00225">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00526">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01046">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00068">llvm::ARM_AM::ia</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00069">llvm::ARM_AM::ib</a>, <a class="el" href="ValueTypes_8h_source.html#l00115">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::OR</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00246">llvm::AMDGPUISD::RCP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00339">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00806">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::UINT_TO_FP</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::XOR</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01876">LowerSDIVREM()</a>, and <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01756">LowerUDIVREM()</a>.</p>

</div>
</div>
<a class="anchor" id="a95911eb468bffc193009687b84e2f780"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::LowerGlobalAddress" ref="a95911eb468bffc193009687b84e2f780" args="(AMDGPUMachineFunction *MFI, SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a95911eb468bffc193009687b84e2f780">AMDGPUTargetLowering::LowerGlobalAddress</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AMDGPUMachineFunction.html">AMDGPUMachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MFI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00784">784</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SmallVector_8h_source.html#l00112">llvm::SmallVectorTemplateCommon&lt; T &gt;::begin()</a>, <a class="el" href="AMDGPU_8h_source.html#l00111">AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00502">llvm::MachineFrameInfo::CreateStackObject()</a>, <a class="el" href="LLVMContext_8cpp_source.html#l00216">llvm::LLVMContext::diagnose()</a>, <a class="el" href="SmallVector_8h_source.html#l00114">llvm::SmallVectorTemplateCommon&lt; T &gt;::end()</a>, <a class="el" href="MD5_8cpp_source.html#l00052">G</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06979">llvm::GlobalAddressSDNode::getAddressSpace()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00288">llvm::SelectionDAG::getContext()</a>, <a class="el" href="TargetLowering_8h_source.html#l00164">llvm::TargetLoweringBase::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00329">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01336">llvm::SelectionDAG::getFrameIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00195">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00160">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01493">llvm::GlobalAddressSDNode::getGlobal()</a>, <a class="el" href="GlobalVariable_8h_source.html#l00128">llvm::GlobalVariable::getInitializer()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00283">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01494">llvm::GlobalAddressSDNode::getOffset()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00877">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="DataLayout_8cpp_source.html#l00684">llvm::DataLayout::getPrefTypeAlignment()</a>, <a class="el" href="DataLayout_8h_source.html#l00386">llvm::DataLayout::getTypeAllocSize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01046">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00773">hasDefinedInitializer()</a>, <a class="el" href="GlobalVariable_8h_source.html#l00079">llvm::GlobalVariable::hasInitializer()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00031">llvm::AMDGPUMachineFunction::LDSSize</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::LOAD</a>, <a class="el" href="AMDGPU_8h_source.html#l00112">AMDGPUAS::LOCAL_ADDRESS</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00029">llvm::AMDGPUMachineFunction::LocalMemoryObjects</a>, <a class="el" href="AMDGPU_8h_source.html#l00109">AMDGPUAS::PRIVATE_ADDRESS</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00267">llvm::AMDGPUISD::REGISTER_LOAD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05568">llvm::SelectionDAG::UpdateNodeOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00513">llvm::SDNode::use_begin()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00517">llvm::SDNode::use_end()</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00577">llvm::R600TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a53f56dc8e4fc2b338d5a78e841871505"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::LowerIntrinsicIABS" ref="a53f56dc8e4fc2b338d5a78e841871505" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a53f56dc8e4fc2b338d5a78e841871505">AMDGPUTargetLowering::LowerIntrinsicIABS</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>IABS(a) = SMAX(sub(0, a), a) </p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01064">1064</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00315">llvm::ISD::SMAX</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SUB</a>.</p>

</div>
</div>
<a class="anchor" id="a5d4b38d0ea903feb7bddac483cdff9a3"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::LowerIntrinsicLRP" ref="a5d4b38d0ea903feb7bddac483cdff9a3" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a5d4b38d0ea903feb7bddac483cdff9a3">AMDGPUTargetLowering::LowerIntrinsicLRP</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Linear Interpolation LRP(a, b, c) = muladd(a, b, (1 - a) * c) </p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01076">1076</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01282">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>.</p>

</div>
</div>
<a class="anchor" id="ae6cba1d4812f2c20393569c758bb8bf2"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::LowerLOAD" ref="ae6cba1d4812f2c20393569c758bb8bf2" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ae6cba1d4812f2c20393569c758bb8bf2">AMDGPUTargetLowering::LowerLOAD</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01440">1440</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::AND</a>, <a class="el" href="ValueTypes_8h_source.html#l00183">llvm::EVT::bitsGE()</a>, <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00779">llvm::ISD::EXTLOAD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01158">llvm::MemSDNode::getAddressSpace()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01945">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01170">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01941">llvm::LoadSDNode::getExtensionType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04996">llvm::SelectionDAG::getExtLoad()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00123">llvm::AMDGPUSubtarget::getGeneration()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01147">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04785">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00210">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00233">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01456">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01061">llvm::SelectionDAG::getZeroExtendInReg()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00778">llvm::ISD::NON_EXTLOAD</a>, <a class="el" href="AMDGPU_8h_source.html#l00109">AMDGPUAS::PRIVATE_ADDRESS</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00267">llvm::AMDGPUISD::REGISTER_LOAD</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00068">llvm::MipsISD::Ret</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::SEXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00398">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00042">llvm::AMDGPUSubtarget::SOUTHERN_ISLANDS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRL</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00029">Subtarget</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00386">llvm::ISD::TRUNCATE</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00650">ReplaceNodeResults()</a>.</p>

</div>
</div>
<a class="anchor" id="a5066c1ab86d5c2470c5fcfa215399b0d"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::LowerOperation" ref="a5066c1ab86d5c2470c5fcfa215399b0d" args="(SDValue Op, SelectionDAG &amp;DAG) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a5066c1ab86d5c2470c5fcfa215399b0d">AMDGPUTargetLowering::LowerOperation</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This callback is invoked for operations that are unsupported by the target, which are registered to use 'custom' lowering, and whose defined values are all legal. </p>
<p>If the target has no operations that require custom lowering, it need not implement this. The default implementation of this aborts. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#ac1d2fe9f694b72600728e7d31fc11b7c">llvm::TargetLowering</a>.</p>

<p>Reimplemented in <a class="el" href="classllvm_1_1SITargetLowering.html#aae668edf01c895691c170a07a7a15a6b">llvm::SITargetLowering</a>, and <a class="el" href="classllvm_1_1R600TargetLowering.html#af4d76400b2807b4eedb9c9ea3962d852">llvm::R600TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00620">620</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00276">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAGDumper_8cpp_source.html#l00355">llvm::SDNode::dump()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00289">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FCEIL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FFLOOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FNEARBYINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00433">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::FP_TO_UINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::FrameIndex</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FRINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FTRUNC</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00139">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01876">LowerSDIVREM()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01756">LowerUDIVREM()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00197">llvm::ISD::SDIVREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00398">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00197">llvm::ISD::UDIVREM</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::UINT_TO_FP</a>.</p>

</div>
</div>
<a class="anchor" id="a406fe507e2aaed823474cea2056f8cf9"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::LowerReturn" ref="a406fe507e2aaed823474cea2056f8cf9" args="(SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, SDLoc DL, SelectionDAG &amp;DAG) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a406fe507e2aaed823474cea2056f8cf9">AMDGPUTargetLowering::LowerReturn</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1OutputArg.html">ISD::OutputArg</a> &gt; &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This hook must be implemented to lower outgoing return values, described by the Outs array, into the specified DAG. </p>
<p>The implementation should return the resulting token chain value. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#aa25d9e6f6f399d943cb1c47c8e99efc1">llvm::TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00587">587</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, and <a class="el" href="AMDGPUISelLowering_8h_source.html#l00219">llvm::AMDGPUISD::RET_FLAG</a>.</p>

</div>
</div>
<a class="anchor" id="ae0f44e618021b1863fdbce65898b6d69"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::LowerSDIVREM" ref="ae0f44e618021b1863fdbce65898b6d69" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ae0f44e618021b1863fdbce65898b6d69">AMDGPUTargetLowering::LowerSDIVREM</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01876">1876</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::AND</a>, <a class="el" href="APInt_8h_source.html#l01882">llvm::APIntOps::And()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02487">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00172">llvm::ISD::EXTRACT_ELEMENT</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00234">llvm::ISD::FSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00505">llvm::ISD::FTRUNC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01282">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00288">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00270">llvm::EVT::getHalfSizedIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04785">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00743">llvm::SelectionDAG::getSelectCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00717">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01390">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05478">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01583">LowerDIVREM24()</a>, <a class="el" href="InfiniteTest_8cpp_source.html#l00009">One</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00197">llvm::ISD::SDIVREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00339">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00824">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00805">llvm::ISD::SETOGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00809">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00377">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SUB</a>, <a class="el" href="InstVisitor_8h_source.html#l00146">llvm::Trunc</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00197">llvm::ISD::UDIVREM</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a2ee26aa2a311452eade9497011b86343">X</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::XOR</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a1bdbcdc4205781eefd549946d40ff378">Y</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00620">LowerOperation()</a>, and <a class="el" href="R600ISelLowering_8cpp_source.html#l00854">llvm::R600TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a class="anchor" id="a45a48d062f837a659d75b42edf44075b"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::LowerSTORE" ref="a45a48d062f837a659d75b42edf44075b" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a45a48d062f837a659d75b42edf44075b">AMDGPUTargetLowering::LowerSTORE</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01520">1520</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::AND</a>, <a class="el" href="ValueTypes_8h_source.html#l00189">llvm::EVT::bitsLT()</a>, <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01158">llvm::MemSDNode::getAddressSpace()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01974">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01170">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01147">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00427">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01973">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01061">llvm::SelectionDAG::getZeroExtendInReg()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00115">llvm::EVT::isVector()</a>, <a class="el" href="AMDGPU_8h_source.html#l00112">AMDGPUAS::LOCAL_ADDRESS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="AMDGPU_8h_source.html#l00109">AMDGPUAS::PRIVATE_ADDRESS</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00267">llvm::AMDGPUISD::REGISTER_LOAD</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00268">llvm::AMDGPUISD::REGISTER_STORE</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01357">ScalarizeVectorStore()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00377">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRL</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00034">llvm::SPII::Store</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::XOR</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00650">ReplaceNodeResults()</a>.</p>

</div>
</div>
<a class="anchor" id="a25c625baeec84a9bb1afaf7535ebf1a1"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::LowerUDIVREM" ref="a25c625baeec84a9bb1afaf7535ebf1a1" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a25c625baeec84a9bb1afaf7535ebf1a1">AMDGPUTargetLowering::LowerUDIVREM</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01756">1756</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::AND</a>, <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="APInt_8h_source.html#l00509">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04785">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00743">llvm::SelectionDAG::getSelectCC()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01583">LowerDIVREM24()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01681">LowerUDIVREM64()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02014">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00311">llvm::ISD::MULHU</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00246">llvm::AMDGPUISD::RCP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00821">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00814">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SUB</a>, and <a class="el" href="AMDGPUISelLowering_8h_source.html#l00238">llvm::AMDGPUISD::URECIP</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00620">LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="aa3eea1f320b4e587c818cedb6f2b294a"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::LowerUDIVREM64" ref="aa3eea1f320b4e587c818cedb6f2b294a" args="(SDValue Op, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;Results) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#aa3eea1f320b4e587c818cedb6f2b294a">AMDGPUTargetLowering::LowerUDIVREM64</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Results</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01681">1681</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::AND</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00160">llvm::AArch64ISD::BIT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00178">llvm::ISD::BUILD_PAIR</a>, <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00172">llvm::ISD::EXTRACT_ELEMENT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00288">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00270">llvm::EVT::getHalfSizedIntegerVT()</a>, <a class="el" href="APInt_8h_source.html#l00509">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00743">llvm::SelectionDAG::getSelectCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00233">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05478">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02014">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::OR</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00821">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00814">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::UDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00197">llvm::ISD::UDIVREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::UREM</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00380">llvm::ISD::ZERO_EXTEND</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01756">LowerUDIVREM()</a>, and <a class="el" href="R600ISelLowering_8cpp_source.html#l00854">llvm::R600TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a class="anchor" id="ae8ade4269715b02714b67bdf1a0b9ba5"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::PerformDAGCombine" ref="ae8ade4269715b02714b67bdf1a0b9ba5" args="(SDNode *N, DAGCombinerInfo &amp;DCI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ae8ade4269715b02714b67bdf1a0b9ba5">AMDGPUTargetLowering::PerformDAGCombine</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for. </p>
<p>The semantics are as follows: Return <a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation.">Value</a>: SDValue.Val == 0 - No change was made SDValue.Val == N - N was replaced, is dead, and is already handled. otherwise - N should be replaced by the returned Operand.</p>
<p>In addition, methods provided by DAGCombinerInfo may be used to perform more complex transformations. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a23088f6e5065a437e6448022592ad85c">llvm::TargetLowering</a>.</p>

<p>Reimplemented in <a class="el" href="classllvm_1_1SITargetLowering.html#a9930ac25c4e4a7ff566e6301bade01e7">llvm::SITargetLowering</a>, and <a class="el" href="classllvm_1_1R600TargetLowering.html#a0101ddec6987012c164530ddbdcc307c">llvm::R600TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02445">2445</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUISelLowering_8h_source.html#l00256">llvm::AMDGPUISD::BFE_I32</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00255">llvm::AMDGPUISD::BFE_U32</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01091">CombineFMinMaxLegacy()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01171">CombineIMinMax()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00509">llvm::TargetLowering::DAGCombinerInfo::CommitTargetLoweringOpt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02487">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="TargetLowering_8h_source.html#l02136">llvm::TargetLowering::DAGCombinerInfo::DAG</a>, <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="APInt_8h_source.html#l00494">llvm::APInt::getBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00288">llvm::SelectionDAG::getContext()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00123">llvm::AMDGPUSubtarget::getGeneration()</a>, <a class="el" href="ValueTypes_8h_source.html#l00061">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00868">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00385">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00877">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00572">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00286">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01456">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00625">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01061">llvm::SelectionDAG::getZeroExtendInReg()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01419">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00898">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l02141">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l02142">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="ValueTypes_8h_source.html#l00115">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::MUL</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00261">llvm::AMDGPUISD::MUL_I24</a>, <a class="el" href="AMDGPUISelLowering_8h_source.html#l00260">llvm::AMDGPUISD::MUL_U24</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00339">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00362">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00398">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02338">simplifyI24()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00042">llvm::AMDGPUSubtarget::SOUTHERN_ISLANDS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::STORE</a>, and <a class="el" href="AMDGPUISelLowering_8h_source.html#l00029">Subtarget</a>.</p>

</div>
</div>
<a class="anchor" id="a94d29a602cd33c9d80a1bc2346859732"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::PostISelFolding" ref="a94d29a602cd33c9d80a1bc2346859732" args="(MachineSDNode *N, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classllvm_1_1SDNode.html">SDNode</a>* <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a94d29a602cd33c9d80a1bc2346859732">llvm::AMDGPUTargetLowering::PostISelFolding</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented in <a class="el" href="classllvm_1_1SITargetLowering.html#a00eceab7a08d0acc74a729ebd9660475">llvm::SITargetLowering</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8h_source.html#l00186">186</a> of file <a class="el" href="AMDGPUISelLowering_8h_source.html">AMDGPUISelLowering.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad968ecdcaf64b24df6515220e36bdb5d"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::ReplaceNodeResults" ref="ad968ecdcaf64b24df6515220e36bdb5d" args="(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ad968ecdcaf64b24df6515220e36bdb5d">AMDGPUTargetLowering::ReplaceNodeResults</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This callback is invoked when a node result type is illegal for the target, and the operation was registered to use 'custom' lowering for that result type. </p>
<p>The target places new result values for the node in Results (their number and types must exactly match those of the original return values of the node), or leaves Results empty, which indicates that the node is not to be custom lowered after all.</p>
<p>If the target has no operations that require custom lowering, it need not implement this. The default implementation aborts. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLowering.html#a18263310fa576c9f859793984120ac59">llvm::TargetLowering</a>.</p>

<p>Reimplemented in <a class="el" href="classllvm_1_1R600TargetLowering.html#aa52bac1dc0a8f251721e5702c4f81a50">llvm::R600TargetLowering</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00650">650</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00118">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00385">llvm::SDNode::getOpcode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::LOAD</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01440">LowerLOAD()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01520">LowerSTORE()</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06291">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00398">llvm::ISD::SIGN_EXTEND_INREG</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::STORE</a>.</p>

</div>
</div>
<a class="anchor" id="ab795658b96bcf79d91fde7a2c0c0074a"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::ScalarizeVectorLoad" ref="ab795658b96bcf79d91fde7a2c0c0074a" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ab795658b96bcf79d91fde7a2c0c0074a">AMDGPUTargetLowering::ScalarizeVectorLoad</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Split a vector load into a scalar load of each component. </p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01209">1209</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00259">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01945">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01170">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01941">llvm::LoadSDNode::getExtensionType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04996">llvm::SelectionDAG::getExtLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01147">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04785">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00245">llvm::EVT::getStoreSize()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00216">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00225">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01128">llvm::MemSDNode::isInvariant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01127">llvm::MemSDNode::isNonTemporal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::MemSDNode::isVolatile()</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00033">llvm::SPII::Load</a>, <a class="el" href="LoadCombine_8cpp_source.html#l00278">Loads</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00050">llvm::ISD::TokenFactor</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01249">SplitVectorLoad()</a>.</p>

</div>
</div>
<a class="anchor" id="ac42e6f0f1213a3b8369f420e008a8411"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::ScalarizeVectorStore" ref="ac42e6f0f1213a3b8369f420e008a8411" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ac42e6f0f1213a3b8369f420e008a8411">AMDGPUTargetLowering::ScalarizeVectorStore</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Split a vector store into a scalar store of each component. </p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01357">1357</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00270">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01974">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01170">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01147">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05083">llvm::SelectionDAG::getTruncStore()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01973">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00216">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00225">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01127">llvm::MemSDNode::isNonTemporal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::MemSDNode::isVolatile()</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00034">llvm::SPII::Store</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00050">llvm::ISD::TokenFactor</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01520">LowerSTORE()</a>, and <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01389">SplitVectorStore()</a>.</p>

</div>
</div>
<a class="anchor" id="a9131ae18383241b54e466cf623a7312b"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::shouldReduceLoadWidth" ref="a9131ae18383241b54e466cf623a7312b" args="(SDNode *Load, ISD::LoadExtType ExtType, EVT ExtVT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a9131ae18383241b54e466cf623a7312b">AMDGPUTargetLowering::shouldReduceLoadWidth</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a>&#160;</td>
          <td class="paramname"><em>ExtType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>ExtVT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#aa558c016132dc969dc03194732fd45e7">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00468">468</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00251">llvm::EVT::getStoreSizeInBits()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00625">llvm::SDNode::getValueType()</a>.</p>

</div>
</div>
<a class="anchor" id="ad6aad70f3c5691f093fdda1782dcc8d5"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::ShouldShrinkFPConstant" ref="ad6aad70f3c5691f093fdda1782dcc8d5" args="(EVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#ad6aad70f3c5691f093fdda1782dcc8d5">AMDGPUTargetLowering::ShouldShrinkFPConstant</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>If true, then instruction selection should seek to shrink the FP constant of the specified type to a smaller type in order to save space and / or reduce runtime. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#a4317aa7642bad5c7faa3724730a2012c">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00463">463</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, and <a class="el" href="ValueTypes_8h_source.html#l00210">llvm::EVT::getScalarType()</a>.</p>

</div>
</div>
<a class="anchor" id="a2af36640057751430644f3fd1fbbcfe3"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::SplitVectorLoad" ref="a2af36640057751430644f3fd1fbbcfe3" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a2af36640057751430644f3fd1fbbcfe3">AMDGPUTargetLowering::SplitVectorLoad</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Split a vector load into 2 loads of half the vector. </p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01249">1249</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00276">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00270">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01945">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01974">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01170">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00288">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01941">llvm::LoadSDNode::getExtensionType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04996">llvm::SelectionDAG::getExtLoad()</a>, <a class="el" href="ValueTypes_8h_source.html#l00061">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01147">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04785">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00125">llvm::MachineMemOperand::getPointerInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00239">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00233">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06931">llvm::SelectionDAG::GetSplitDestVTs()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05029">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05083">llvm::SelectionDAG::getTruncStore()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01973">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00216">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00225">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01046">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00042">llvm::MipsISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01128">llvm::MemSDNode::isInvariant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01127">llvm::MemSDNode::isNonTemporal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::MemSDNode::isVolatile()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00046">llvm::MipsISD::Lo</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00033">llvm::SPII::Load</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00318">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01209">ScalarizeVectorLoad()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00329">llvm::ISD::SHL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06948">llvm::SelectionDAG::SplitVector()</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00034">llvm::SPII::Store</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00050">llvm::ISD::TokenFactor</a>.</p>

</div>
</div>
<a class="anchor" id="a30ce66dc9a4cd141ade29657f87487cb"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::SplitVectorStore" ref="a30ce66dc9a4cd141ade29657f87487cb" args="(SDValue Op, SelectionDAG &amp;DAG) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a30ce66dc9a4cd141ade29657f87487cb">AMDGPUTargetLowering::SplitVectorStore</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Split a vector store into 2 stores of half the vector. </p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01389">1389</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01974">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01170">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01128">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01151">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01147">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05291">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06931">llvm::SelectionDAG::GetSplitDestVTs()</a>, <a class="el" href="ValueTypes_8h_source.html#l00245">llvm::EVT::getStoreSize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05083">llvm::SelectionDAG::getTruncStore()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01973">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00871">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00225">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00042">llvm::MipsISD::Hi</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01127">llvm::MemSDNode::isNonTemporal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01126">llvm::MemSDNode::isVolatile()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00046">llvm::MipsISD::Lo</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01357">ScalarizeVectorStore()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06948">llvm::SelectionDAG::SplitVector()</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00034">llvm::SPII::Store</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00050">llvm::ISD::TokenFactor</a>.</p>

</div>
</div>
<a class="anchor" id="aaa8ebc7371a9ca74907158a3530d15b9"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::storeOfVectorConstantIsCheap" ref="aaa8ebc7371a9ca74907158a3530d15b9" args="(EVT MemVT, unsigned NumElem, unsigned AS) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#aaa8ebc7371a9ca74907158a3530d15b9">AMDGPUTargetLowering::storeOfVectorConstantIsCheap</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>MemVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumElem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>AddrSpace</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if it is expected to be cheaper to do a store of a non-zero vector constant with the given size and type for the address space than to store the individual scalar element constants. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1TargetLoweringBase.html#aad0ebf64234fc229f6523b271c343e40">llvm::TargetLoweringBase</a>.</p>

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00530">530</a> of file <a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a9bd9a793e17e4c83728ac3f54771f959"></a><!-- doxytag: member="llvm::AMDGPUTargetLowering::Subtarget" ref="a9bd9a793e17e4c83728ac3f54771f959" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a>* <a class="el" href="classllvm_1_1AMDGPUTargetLowering.html#a9bd9a793e17e4c83728ac3f54771f959">llvm::AMDGPUTargetLowering::Subtarget</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUISelLowering_8h_source.html#l00029">29</a> of file <a class="el" href="AMDGPUISelLowering_8h_source.html">AMDGPUISelLowering.h</a>.</p>

<p>Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l02059">llvm::SITargetLowering::AdjustInstrPostInstrSelection()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l00105">AMDGPUTargetLowering()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01901">llvm::SITargetLowering::analyzeImmediate()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02188">llvm::SITargetLowering::buildScratchRSRC()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01091">CombineFMinMaxLegacy()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00193">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00658">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00723">llvm::SITargetLowering::isFMAFasterThanFMulAndFAdd()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00466">llvm::SITargetLowering::LowerFormalArguments()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l01440">LowerLOAD()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00577">llvm::R600TargetLowering::LowerOperation()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01722">llvm::SITargetLowering::PerformDAGCombine()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02445">PerformDAGCombine()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02041">llvm::SITargetLowering::PostISelFolding()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00033">llvm::R600TargetLowering::R600TargetLowering()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00403">llvm::SITargetLowering::shouldConvertConstantLoadToIntImm()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00038">llvm::SITargetLowering::SITargetLowering()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l02105">llvm::SITargetLowering::wrapAddr64Rsrc()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="AMDGPUISelLowering_8h_source.html">AMDGPUISelLowering.h</a></li>
<li><a class="el" href="AMDGPUISelLowering_8cpp_source.html">AMDGPUISelLowering.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:41:08 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
