 
****************************************
Report : timing
        -path full_clock
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Nov 13 15:22:09 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 r                                          
  tdi (in)                                                    0.010                0.927     0.005      0.505 r    (61.56,13.63)                         
  tdi (net)                      5        0.007                                    0.930     0.000      0.505 r    [0.00,0.01]                           
  U309/I (INVSKPD2BWP16P90CPD)                      0.000     0.010     0.000      0.930     0.000 *    0.506 r    (59.99,17.42)                         0.80
  U309/ZN (INVSKPD2BWP16P90CPD)                               0.005                0.927     0.006      0.512 f    (60.04,17.42)                         0.80
  n472 (net)                     1        0.001                                    0.930     0.000      0.512 f    [0.00,0.00]                           
  U561/I (INVD1BWP16P90CPD)                         0.000     0.005     0.000      0.930     0.000 *    0.512 f    (59.89,16.26)                         0.80
  U561/ZN (INVD1BWP16P90CPD)                                  0.350                0.927     0.187      0.699 r    (59.97,16.27)                         0.80
  dbg_datf_si[0] (net)           1        0.100                                    0.930     0.000      0.699 r    [0.00,0.10]                           
  dbg_datf_si[0] (out)                              0.000     0.350     0.000      0.930     0.007 *    0.706 r    (61.56,16.03)                         
  data arrival time                                                                                     0.706                                            

  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                          0.048      0.048                                            
  output external delay                                                                     -0.500     -0.452                                            
  data required time                                                                                   -0.452                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   -0.452                                            
  data arrival time                                                                                    -0.706                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           1.158                                            


  Startpoint: dbg_ext_stat[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_ext_stat[0] (in)                                                       0.005                0.927     0.001      0.501 f    (61.56,15.79)                         
  dbg_ext_stat[0] (net)                         1        0.001                                    0.930     0.000      0.501 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/D (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.005     0.000      0.930     0.000 *    0.501 f    (58.46,21.14)                         0.80
  data arrival time                                                                                                    0.501                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.048      0.048                                            
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                                           0.000      0.048 r                                          
  library hold time                                                                                         0.022      0.070                                            
  data required time                                                                                                   0.070                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.070                                            
  data arrival time                                                                                                   -0.501                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.431                                            


  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPD)        0.000     0.040     0.000      0.930     0.000      0.000 r    (58.14,24.40)                         0.80
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPD)                   0.014                0.927     0.062      0.062 r    (57.88,24.36)                         0.80
  n405 (net)                                    2        0.002                                    0.930     0.000      0.062 r    [0.00,0.00]                           
  U250/I (CKND2BWP16P90CPD)                                        0.000     0.014     0.000      0.930     0.000 *    0.062 r    (59.26,23.18)                         0.80
  U250/ZN (CKND2BWP16P90CPD)                                                 0.006                0.927     0.007      0.070 f    (59.32,23.18)                         0.80
  n466 (net)                                    1        0.001                                    0.930     0.000      0.070 f    [0.00,0.00]                           
  U312/I (INVD1BWP16P90CPD)                                        0.000     0.006     0.000      0.930     0.000 *    0.070 f    (60.38,17.71)                         0.80
  U312/ZN (INVD1BWP16P90CPD)                                                 0.350                0.927     0.187      0.257 r    (60.45,17.72)                         0.80
  dbg_avail_force[0] (net)                      1        0.100                                    0.930     0.000      0.257 r    [0.00,0.10]                           
  dbg_avail_force[0] (out)                                         0.000     0.350     0.000      0.930     0.006 *    0.263 r    (61.56,17.71)                         
  data arrival time                                                                                                    0.263                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.048      0.048                                            
  output external delay                                                                                    -0.500     -0.452                                            
  data required time                                                                                                  -0.452                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  -0.452                                            
  data arrival time                                                                                                   -0.263                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.715                                            


  Startpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.040     0.000      0.930     0.000      0.000 r    (55.14,17.31)          i              0.80
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/Q (DFCNQD1BWP16P90CPD)           0.006                0.927     0.062      0.062 f    (54.88,17.27)                         0.80
  i_img2_jtag_attn_dbg_attn_flags_r0_0_ (net)
                                                1        0.001                                    0.930     0.000      0.062 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/D (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.006     0.000      0.930     0.000 *    0.062 f    (54.88,18.71)                         0.80
  data arrival time                                                                                                    0.062                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.048      0.048                                            
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)                                         0.000      0.048 r                                          
  library hold time                                                                                         0.022      0.070                                            
  data required time                                                                                                   0.070                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.070                                            
  data arrival time                                                                                                   -0.062                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.008                                            


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 r                                          
  tdi (in)                                                    0.008                0.912     0.004      0.504 r    (61.56,13.63)                         
  tdi (net)                      5        0.007                                    0.930     0.000      0.504 r    [0.00,0.01]                           
  U309/I (INVSKPD2BWP16P90CPD)                      0.000     0.008     0.000      0.930     0.000 *    0.504 r    (59.99,17.42)                         0.88
  U309/ZN (INVSKPD2BWP16P90CPD)                               0.004                0.912     0.004      0.508 f    (60.04,17.42)                         0.88
  n472 (net)                     1        0.001                                    0.930     0.000      0.508 f    [0.00,0.00]                           
  U561/I (INVD1BWP16P90CPD)                         0.000     0.004     0.000      0.930     0.000 *    0.508 f    (59.89,16.26)                         0.88
  U561/ZN (INVD1BWP16P90CPD)                                  0.278                0.912     0.149      0.657 r    (59.97,16.27)                         0.88
  dbg_datf_si[0] (net)           1        0.100                                    0.930     0.000      0.657 r    [0.00,0.10]                           
  dbg_datf_si[0] (out)                              0.000     0.278     0.000      0.930     0.002 *    0.660 r    (61.56,16.03)                         
  data arrival time                                                                                     0.660                                            

  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                          0.043      0.043                                            
  output external delay                                                                     -0.500     -0.457                                            
  data required time                                                                                   -0.457                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   -0.457                                            
  data arrival time                                                                                    -0.660                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           1.117                                            


  Startpoint: dbg_ext_stat[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_ext_stat[0] (in)                                                       0.004                0.912     0.001      0.501 f    (61.56,15.79)                         
  dbg_ext_stat[0] (net)                         1        0.001                                    0.930     0.000      0.501 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/D (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.004     0.000      0.930     0.000 *    0.501 f    (58.46,21.14)                         0.88
  data arrival time                                                                                                    0.501                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.043      0.043                                            
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                                           0.000      0.043 r                                          
  library hold time                                                                                         0.020      0.063                                            
  data required time                                                                                                   0.063                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.063                                            
  data arrival time                                                                                                   -0.501                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.438                                            


  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPD)        0.000     0.060     0.000      0.930     0.000      0.000 r    (58.14,24.40)                         0.88
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPD)                   0.011                0.912     0.049      0.049 r    (57.88,24.36)                         0.88
  n405 (net)                                    2        0.002                                    0.930     0.000      0.049 r    [0.00,0.00]                           
  U250/I (CKND2BWP16P90CPD)                                        0.000     0.011     0.000      0.930     0.000 *    0.049 r    (59.26,23.18)                         0.88
  U250/ZN (CKND2BWP16P90CPD)                                                 0.004                0.912     0.005      0.054 f    (59.32,23.18)                         0.88
  n466 (net)                                    1        0.001                                    0.930     0.000      0.054 f    [0.00,0.00]                           
  U312/I (INVD1BWP16P90CPD)                                        0.000     0.004     0.000      0.930     0.000 *    0.054 f    (60.38,17.71)                         0.88
  U312/ZN (INVD1BWP16P90CPD)                                                 0.278                0.912     0.149      0.203 r    (60.45,17.72)                         0.88
  dbg_avail_force[0] (net)                      1        0.100                                    0.930     0.000      0.203 r    [0.00,0.10]                           
  dbg_avail_force[0] (out)                                         0.000     0.278     0.000      0.930     0.002 *    0.205 r    (61.56,17.71)                         
  data arrival time                                                                                                    0.205                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.043      0.043                                            
  output external delay                                                                                    -0.500     -0.457                                            
  data required time                                                                                                  -0.457                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  -0.457                                            
  data arrival time                                                                                                   -0.205                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.662                                            


  Startpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.060     0.000      0.930     0.000      0.000 r    (55.14,17.31)          i              0.88
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/Q (DFCNQD1BWP16P90CPD)           0.005                0.912     0.049      0.049 f    (54.88,17.27)                         0.88
  i_img2_jtag_attn_dbg_attn_flags_r0_0_ (net)
                                                1        0.001                                    0.930     0.000      0.049 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/D (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.005     0.000      0.930     0.000 *    0.049 f    (54.88,18.71)                         0.88
  data arrival time                                                                                                    0.049                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.043      0.043                                            
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)                                         0.000      0.043 r                                          
  library hold time                                                                                         0.020      0.063                                            
  data required time                                                                                                   0.063                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.063                                            
  data arrival time                                                                                                   -0.049                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.014                                            


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 r                                          
  tdi (in)                                                    0.014                0.942     0.007      0.507 r    (61.56,13.63)                         
  tdi (net)                      5        0.007                                    0.930     0.000      0.507 r    [0.00,0.01]                           
  U309/I (INVSKPD2BWP16P90CPD)                      0.000     0.014     0.000      0.930     0.001 *    0.508 r    (59.99,17.42)                         0.72
  U309/ZN (INVSKPD2BWP16P90CPD)                               0.007                0.942     0.010      0.517 f    (60.04,17.42)                         0.72
  n472 (net)                     1        0.001                                    0.930     0.000      0.517 f    [0.00,0.00]                           
  U561/I (INVD1BWP16P90CPD)                         0.000     0.007     0.000      0.930     0.000 *    0.518 f    (59.89,16.26)                         0.72
  U561/ZN (INVD1BWP16P90CPD)                                  0.479                0.942     0.258      0.775 r    (59.97,16.27)                         0.72
  dbg_datf_si[0] (net)           1        0.100                                    0.930     0.000      0.775 r    [0.00,0.10]                           
  dbg_datf_si[0] (out)                              0.000     0.479     0.000      0.930     0.012 *    0.787 r    (61.56,16.03)                         
  data arrival time                                                                                     0.787                                            

  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                          0.053      0.053                                            
  output external delay                                                                     -0.500     -0.447                                            
  data required time                                                                                   -0.447                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   -0.447                                            
  data arrival time                                                                                    -0.787                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           1.234                                            


  Startpoint: dbg_ext_stat[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_ext_stat[0] (in)                                                       0.008                0.942     0.002      0.502 f    (61.56,15.79)                         
  dbg_ext_stat[0] (net)                         1        0.001                                    0.930     0.000      0.502 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/D (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.008     0.000      0.930     0.000 *    0.502 f    (58.46,21.14)                         0.72
  data arrival time                                                                                                    0.502                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.053      0.053                                            
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                                           0.000      0.053 r                                          
  library hold time                                                                                         0.046      0.099                                            
  data required time                                                                                                   0.099                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.099                                            
  data arrival time                                                                                                   -0.502                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.403                                            


  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPD)        0.000     0.070     0.000      0.930     0.000      0.000 r    (58.14,24.40)                         0.72
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPD)                   0.020                0.942     0.103      0.103 r    (57.88,24.36)                         0.72
  n405 (net)                                    2        0.002                                    0.930     0.000      0.103 r    [0.00,0.00]                           
  U250/I (CKND2BWP16P90CPD)                                        0.000     0.020     0.000      0.930     0.000 *    0.103 r    (59.26,23.18)                         0.72
  U250/ZN (CKND2BWP16P90CPD)                                                 0.008                0.942     0.011      0.114 f    (59.32,23.18)                         0.72
  n466 (net)                                    1        0.001                                    0.930     0.000      0.114 f    [0.00,0.00]                           
  U312/I (INVD1BWP16P90CPD)                                        0.000     0.008     0.000      0.930     0.000 *    0.115 f    (60.38,17.71)                         0.72
  U312/ZN (INVD1BWP16P90CPD)                                                 0.479                0.942     0.258      0.373 r    (60.45,17.72)                         0.72
  dbg_avail_force[0] (net)                      1        0.100                                    0.930     0.000      0.373 r    [0.00,0.10]                           
  dbg_avail_force[0] (out)                                         0.000     0.479     0.000      0.930     0.011 *    0.384 r    (61.56,17.71)                         
  data arrival time                                                                                                    0.384                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.053      0.053                                            
  output external delay                                                                                    -0.500     -0.447                                            
  data required time                                                                                                  -0.447                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  -0.447                                            
  data arrival time                                                                                                   -0.384                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.831                                            


  Startpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.070     0.000      0.930     0.000      0.000 r    (55.14,17.31)          i              0.72
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/Q (DFCNQD1BWP16P90CPD)           0.009                0.942     0.104      0.104 f    (54.88,17.27)                         0.72
  i_img2_jtag_attn_dbg_attn_flags_r0_0_ (net)
                                                1        0.001                                    0.930     0.000      0.104 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/D (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.009     0.000      0.930     0.000 *    0.104 f    (54.88,18.71)                         0.72
  data arrival time                                                                                                    0.104                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.053      0.053                                            
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)                                         0.000      0.053 r                                          
  library hold time                                                                                         0.046      0.099                                            
  data required time                                                                                                   0.099                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.099                                            
  data arrival time                                                                                                   -0.104                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.005                                            


1
