Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jan 16 12:28:39 2022
| Host         : DESKTOP-HBUA1FM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sistema_complessivo_timing_summary_routed.rpt -pb sistema_complessivo_timing_summary_routed.pb -rpx sistema_complessivo_timing_summary_routed.rpx -warn_on_violation
| Design       : sistema_complessivo
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.578        0.000                      0                  471        0.074        0.000                      0                  471        4.500        0.000                       0                   185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.578        0.000                      0                  471        0.074        0.000                      0                  471        4.500        0.000                       0                   185  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 deb_reset/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 2.095ns (35.969%)  route 3.729ns (64.031%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.566     5.118    deb_reset/CLK
    SLICE_X8Y36          FDRE                                         r  deb_reset/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     5.636 r  deb_reset/count2_reg[0]/Q
                         net (fo=5, routed)           0.726     6.362    deb_reset/count2_reg[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.942 r  deb_reset/count2_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.942    deb_reset/count2_reg[0]_i_18_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  deb_reset/count2_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.056    deb_reset/count2_reg[0]_i_19_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  deb_reset/count2_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.170    deb_reset/count2_reg[0]_i_20_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.392 f  deb_reset/count2_reg[0]_i_21/O[0]
                         net (fo=1, routed)           0.873     8.264    deb_reset/p_0_in[13]
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.299     8.563 f  deb_reset/count2[0]_i_12/O
                         net (fo=1, routed)           0.731     9.295    deb_reset/count2[0]_i_12_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.419 f  deb_reset/count2[0]_i_5/O
                         net (fo=2, routed)           0.649    10.068    deb_reset/count2[0]_i_5_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I2_O)        0.124    10.192 r  deb_reset/count2[0]_i_1/O
                         net (fo=64, routed)          0.751    10.942    deb_reset/count2[0]_i_1_n_0
    SLICE_X10Y36         FDRE                                         r  deb_reset/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.449    14.821    deb_reset/CLK
    SLICE_X10Y36         FDRE                                         r  deb_reset/count_reg[0]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X10Y36         FDRE (Setup_fdre_C_R)       -0.524    14.520    deb_reset/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 deb_reset/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 2.095ns (35.969%)  route 3.729ns (64.031%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.566     5.118    deb_reset/CLK
    SLICE_X8Y36          FDRE                                         r  deb_reset/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     5.636 r  deb_reset/count2_reg[0]/Q
                         net (fo=5, routed)           0.726     6.362    deb_reset/count2_reg[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.942 r  deb_reset/count2_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.942    deb_reset/count2_reg[0]_i_18_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  deb_reset/count2_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.056    deb_reset/count2_reg[0]_i_19_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  deb_reset/count2_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.170    deb_reset/count2_reg[0]_i_20_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.392 f  deb_reset/count2_reg[0]_i_21/O[0]
                         net (fo=1, routed)           0.873     8.264    deb_reset/p_0_in[13]
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.299     8.563 f  deb_reset/count2[0]_i_12/O
                         net (fo=1, routed)           0.731     9.295    deb_reset/count2[0]_i_12_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.419 f  deb_reset/count2[0]_i_5/O
                         net (fo=2, routed)           0.649    10.068    deb_reset/count2[0]_i_5_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I2_O)        0.124    10.192 r  deb_reset/count2[0]_i_1/O
                         net (fo=64, routed)          0.751    10.942    deb_reset/count2[0]_i_1_n_0
    SLICE_X10Y36         FDRE                                         r  deb_reset/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.449    14.821    deb_reset/CLK
    SLICE_X10Y36         FDRE                                         r  deb_reset/count_reg[1]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X10Y36         FDRE (Setup_fdre_C_R)       -0.524    14.520    deb_reset/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 deb_reset/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 2.095ns (35.969%)  route 3.729ns (64.031%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.566     5.118    deb_reset/CLK
    SLICE_X8Y36          FDRE                                         r  deb_reset/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     5.636 r  deb_reset/count2_reg[0]/Q
                         net (fo=5, routed)           0.726     6.362    deb_reset/count2_reg[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.942 r  deb_reset/count2_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.942    deb_reset/count2_reg[0]_i_18_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  deb_reset/count2_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.056    deb_reset/count2_reg[0]_i_19_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  deb_reset/count2_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.170    deb_reset/count2_reg[0]_i_20_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.392 f  deb_reset/count2_reg[0]_i_21/O[0]
                         net (fo=1, routed)           0.873     8.264    deb_reset/p_0_in[13]
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.299     8.563 f  deb_reset/count2[0]_i_12/O
                         net (fo=1, routed)           0.731     9.295    deb_reset/count2[0]_i_12_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.419 f  deb_reset/count2[0]_i_5/O
                         net (fo=2, routed)           0.649    10.068    deb_reset/count2[0]_i_5_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I2_O)        0.124    10.192 r  deb_reset/count2[0]_i_1/O
                         net (fo=64, routed)          0.751    10.942    deb_reset/count2[0]_i_1_n_0
    SLICE_X10Y36         FDRE                                         r  deb_reset/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.449    14.821    deb_reset/CLK
    SLICE_X10Y36         FDRE                                         r  deb_reset/count_reg[2]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X10Y36         FDRE (Setup_fdre_C_R)       -0.524    14.520    deb_reset/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 deb_reset/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 2.095ns (35.969%)  route 3.729ns (64.031%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.566     5.118    deb_reset/CLK
    SLICE_X8Y36          FDRE                                         r  deb_reset/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     5.636 r  deb_reset/count2_reg[0]/Q
                         net (fo=5, routed)           0.726     6.362    deb_reset/count2_reg[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.942 r  deb_reset/count2_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.942    deb_reset/count2_reg[0]_i_18_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  deb_reset/count2_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.056    deb_reset/count2_reg[0]_i_19_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  deb_reset/count2_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.170    deb_reset/count2_reg[0]_i_20_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.392 f  deb_reset/count2_reg[0]_i_21/O[0]
                         net (fo=1, routed)           0.873     8.264    deb_reset/p_0_in[13]
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.299     8.563 f  deb_reset/count2[0]_i_12/O
                         net (fo=1, routed)           0.731     9.295    deb_reset/count2[0]_i_12_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.419 f  deb_reset/count2[0]_i_5/O
                         net (fo=2, routed)           0.649    10.068    deb_reset/count2[0]_i_5_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I2_O)        0.124    10.192 r  deb_reset/count2[0]_i_1/O
                         net (fo=64, routed)          0.751    10.942    deb_reset/count2[0]_i_1_n_0
    SLICE_X10Y36         FDRE                                         r  deb_reset/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.449    14.821    deb_reset/CLK
    SLICE_X10Y36         FDRE                                         r  deb_reset/count_reg[3]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X10Y36         FDRE (Setup_fdre_C_R)       -0.524    14.520    deb_reset/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 deb_reset/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 2.095ns (36.125%)  route 3.704ns (63.875%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.566     5.118    deb_reset/CLK
    SLICE_X8Y36          FDRE                                         r  deb_reset/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     5.636 r  deb_reset/count2_reg[0]/Q
                         net (fo=5, routed)           0.726     6.362    deb_reset/count2_reg[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.942 r  deb_reset/count2_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.942    deb_reset/count2_reg[0]_i_18_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  deb_reset/count2_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.056    deb_reset/count2_reg[0]_i_19_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  deb_reset/count2_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.170    deb_reset/count2_reg[0]_i_20_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.392 f  deb_reset/count2_reg[0]_i_21/O[0]
                         net (fo=1, routed)           0.873     8.264    deb_reset/p_0_in[13]
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.299     8.563 f  deb_reset/count2[0]_i_12/O
                         net (fo=1, routed)           0.731     9.295    deb_reset/count2[0]_i_12_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.419 f  deb_reset/count2[0]_i_5/O
                         net (fo=2, routed)           0.649    10.068    deb_reset/count2[0]_i_5_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I2_O)        0.124    10.192 r  deb_reset/count2[0]_i_1/O
                         net (fo=64, routed)          0.725    10.917    deb_reset/count2[0]_i_1_n_0
    SLICE_X10Y37         FDRE                                         r  deb_reset/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.450    14.822    deb_reset/CLK
    SLICE_X10Y37         FDRE                                         r  deb_reset/count_reg[4]/C
                         clock pessimism              0.259    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X10Y37         FDRE (Setup_fdre_C_R)       -0.524    14.521    deb_reset/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -10.917    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 deb_reset/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 2.095ns (36.125%)  route 3.704ns (63.875%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.566     5.118    deb_reset/CLK
    SLICE_X8Y36          FDRE                                         r  deb_reset/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     5.636 r  deb_reset/count2_reg[0]/Q
                         net (fo=5, routed)           0.726     6.362    deb_reset/count2_reg[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.942 r  deb_reset/count2_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.942    deb_reset/count2_reg[0]_i_18_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  deb_reset/count2_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.056    deb_reset/count2_reg[0]_i_19_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  deb_reset/count2_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.170    deb_reset/count2_reg[0]_i_20_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.392 f  deb_reset/count2_reg[0]_i_21/O[0]
                         net (fo=1, routed)           0.873     8.264    deb_reset/p_0_in[13]
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.299     8.563 f  deb_reset/count2[0]_i_12/O
                         net (fo=1, routed)           0.731     9.295    deb_reset/count2[0]_i_12_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.419 f  deb_reset/count2[0]_i_5/O
                         net (fo=2, routed)           0.649    10.068    deb_reset/count2[0]_i_5_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I2_O)        0.124    10.192 r  deb_reset/count2[0]_i_1/O
                         net (fo=64, routed)          0.725    10.917    deb_reset/count2[0]_i_1_n_0
    SLICE_X10Y37         FDRE                                         r  deb_reset/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.450    14.822    deb_reset/CLK
    SLICE_X10Y37         FDRE                                         r  deb_reset/count_reg[5]/C
                         clock pessimism              0.259    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X10Y37         FDRE (Setup_fdre_C_R)       -0.524    14.521    deb_reset/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -10.917    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 deb_reset/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 2.095ns (36.125%)  route 3.704ns (63.875%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.566     5.118    deb_reset/CLK
    SLICE_X8Y36          FDRE                                         r  deb_reset/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     5.636 r  deb_reset/count2_reg[0]/Q
                         net (fo=5, routed)           0.726     6.362    deb_reset/count2_reg[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.942 r  deb_reset/count2_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.942    deb_reset/count2_reg[0]_i_18_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  deb_reset/count2_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.056    deb_reset/count2_reg[0]_i_19_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  deb_reset/count2_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.170    deb_reset/count2_reg[0]_i_20_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.392 f  deb_reset/count2_reg[0]_i_21/O[0]
                         net (fo=1, routed)           0.873     8.264    deb_reset/p_0_in[13]
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.299     8.563 f  deb_reset/count2[0]_i_12/O
                         net (fo=1, routed)           0.731     9.295    deb_reset/count2[0]_i_12_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.419 f  deb_reset/count2[0]_i_5/O
                         net (fo=2, routed)           0.649    10.068    deb_reset/count2[0]_i_5_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I2_O)        0.124    10.192 r  deb_reset/count2[0]_i_1/O
                         net (fo=64, routed)          0.725    10.917    deb_reset/count2[0]_i_1_n_0
    SLICE_X10Y37         FDRE                                         r  deb_reset/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.450    14.822    deb_reset/CLK
    SLICE_X10Y37         FDRE                                         r  deb_reset/count_reg[6]/C
                         clock pessimism              0.259    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X10Y37         FDRE (Setup_fdre_C_R)       -0.524    14.521    deb_reset/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -10.917    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 deb_reset/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 2.095ns (36.125%)  route 3.704ns (63.875%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.566     5.118    deb_reset/CLK
    SLICE_X8Y36          FDRE                                         r  deb_reset/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     5.636 r  deb_reset/count2_reg[0]/Q
                         net (fo=5, routed)           0.726     6.362    deb_reset/count2_reg[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.942 r  deb_reset/count2_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.942    deb_reset/count2_reg[0]_i_18_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  deb_reset/count2_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.056    deb_reset/count2_reg[0]_i_19_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  deb_reset/count2_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.170    deb_reset/count2_reg[0]_i_20_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.392 f  deb_reset/count2_reg[0]_i_21/O[0]
                         net (fo=1, routed)           0.873     8.264    deb_reset/p_0_in[13]
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.299     8.563 f  deb_reset/count2[0]_i_12/O
                         net (fo=1, routed)           0.731     9.295    deb_reset/count2[0]_i_12_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.419 f  deb_reset/count2[0]_i_5/O
                         net (fo=2, routed)           0.649    10.068    deb_reset/count2[0]_i_5_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I2_O)        0.124    10.192 r  deb_reset/count2[0]_i_1/O
                         net (fo=64, routed)          0.725    10.917    deb_reset/count2[0]_i_1_n_0
    SLICE_X10Y37         FDRE                                         r  deb_reset/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.450    14.822    deb_reset/CLK
    SLICE_X10Y37         FDRE                                         r  deb_reset/count_reg[7]/C
                         clock pessimism              0.259    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X10Y37         FDRE (Setup_fdre_C_R)       -0.524    14.521    deb_reset/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -10.917    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 deb_reset/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 2.095ns (36.148%)  route 3.701ns (63.852%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.566     5.118    deb_reset/CLK
    SLICE_X8Y36          FDRE                                         r  deb_reset/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     5.636 r  deb_reset/count2_reg[0]/Q
                         net (fo=5, routed)           0.726     6.362    deb_reset/count2_reg[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.942 r  deb_reset/count2_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.942    deb_reset/count2_reg[0]_i_18_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  deb_reset/count2_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.056    deb_reset/count2_reg[0]_i_19_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  deb_reset/count2_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.170    deb_reset/count2_reg[0]_i_20_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.392 f  deb_reset/count2_reg[0]_i_21/O[0]
                         net (fo=1, routed)           0.873     8.264    deb_reset/p_0_in[13]
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.299     8.563 f  deb_reset/count2[0]_i_12/O
                         net (fo=1, routed)           0.731     9.295    deb_reset/count2[0]_i_12_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.419 f  deb_reset/count2[0]_i_5/O
                         net (fo=2, routed)           0.649    10.068    deb_reset/count2[0]_i_5_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I2_O)        0.124    10.192 r  deb_reset/count2[0]_i_1/O
                         net (fo=64, routed)          0.722    10.913    deb_reset/count2[0]_i_1_n_0
    SLICE_X10Y38         FDRE                                         r  deb_reset/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.451    14.823    deb_reset/CLK
    SLICE_X10Y38         FDRE                                         r  deb_reset/count_reg[10]/C
                         clock pessimism              0.259    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X10Y38         FDRE (Setup_fdre_C_R)       -0.524    14.522    deb_reset/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 deb_reset/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_reset/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 2.095ns (36.148%)  route 3.701ns (63.852%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.566     5.118    deb_reset/CLK
    SLICE_X8Y36          FDRE                                         r  deb_reset/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     5.636 r  deb_reset/count2_reg[0]/Q
                         net (fo=5, routed)           0.726     6.362    deb_reset/count2_reg[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.942 r  deb_reset/count2_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.942    deb_reset/count2_reg[0]_i_18_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  deb_reset/count2_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.056    deb_reset/count2_reg[0]_i_19_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  deb_reset/count2_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.170    deb_reset/count2_reg[0]_i_20_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.392 f  deb_reset/count2_reg[0]_i_21/O[0]
                         net (fo=1, routed)           0.873     8.264    deb_reset/p_0_in[13]
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.299     8.563 f  deb_reset/count2[0]_i_12/O
                         net (fo=1, routed)           0.731     9.295    deb_reset/count2[0]_i_12_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I3_O)        0.124     9.419 f  deb_reset/count2[0]_i_5/O
                         net (fo=2, routed)           0.649    10.068    deb_reset/count2[0]_i_5_n_0
    SLICE_X9Y41          LUT4 (Prop_lut4_I2_O)        0.124    10.192 r  deb_reset/count2[0]_i_1/O
                         net (fo=64, routed)          0.722    10.913    deb_reset/count2[0]_i_1_n_0
    SLICE_X10Y38         FDRE                                         r  deb_reset/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.451    14.823    deb_reset/CLK
    SLICE_X10Y38         FDRE                                         r  deb_reset/count_reg[11]/C
                         clock pessimism              0.259    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X10Y38         FDRE (Setup_fdre_C_R)       -0.524    14.522    deb_reset/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                  3.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 divisore_1/cu/FSM_onehot_stato_corrente_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisore_1/cu/FSM_onehot_stato_corrente_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.299%)  route 0.219ns (59.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.476    divisore_1/cu/CLK
    SLICE_X10Y50         FDRE                                         r  divisore_1/cu/FSM_onehot_stato_corrente_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.148     1.624 r  divisore_1/cu/FSM_onehot_stato_corrente_reg[8]/Q
                         net (fo=2, routed)           0.219     1.844    divisore_1/cu/FSM_onehot_stato_corrente_reg_n_0_[8]
    SLICE_X11Y49         FDRE                                         r  divisore_1/cu/FSM_onehot_stato_corrente_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.839     1.997    divisore_1/cu/CLK
    SLICE_X11Y49         FDRE                                         r  divisore_1/cu/FSM_onehot_stato_corrente_reg[9]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.017     1.769    divisore_1/cu/FSM_onehot_stato_corrente_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 divisore_1/cu/FSM_onehot_stato_corrente_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisore_1/cu/subtract_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.211ns (39.165%)  route 0.328ns (60.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.563     1.476    divisore_1/cu/CLK
    SLICE_X10Y50         FDRE                                         r  divisore_1/cu/FSM_onehot_stato_corrente_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     1.640 f  divisore_1/cu/FSM_onehot_stato_corrente_reg[6]/Q
                         net (fo=3, routed)           0.328     1.968    divisore_1/cu/FSM_onehot_stato_corrente_reg_n_0_[6]
    SLICE_X10Y49         LUT3 (Prop_lut3_I1_O)        0.047     2.015 r  divisore_1/cu/subtract_i_1/O
                         net (fo=1, routed)           0.000     2.015    divisore_1/cu/subtract_i_1_n_0
    SLICE_X10Y49         FDRE                                         r  divisore_1/cu/subtract_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.839     1.997    divisore_1/cu/CLK
    SLICE_X10Y49         FDRE                                         r  divisore_1/cu/subtract_reg/C
                         clock pessimism             -0.245     1.752    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.131     1.883    divisore_1/cu/subtract_reg
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 divisore_1/cu/FSM_onehot_stato_corrente_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisore_1/cu/FSM_onehot_stato_corrente_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.428%)  route 0.312ns (65.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.569     1.482    divisore_1/cu/CLK
    SLICE_X10Y49         FDRE                                         r  divisore_1/cu/FSM_onehot_stato_corrente_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  divisore_1/cu/FSM_onehot_stato_corrente_reg[3]/Q
                         net (fo=2, routed)           0.312     1.959    divisore_1/cu/shift0
    SLICE_X10Y51         FDRE                                         r  divisore_1/cu/FSM_onehot_stato_corrente_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.991    divisore_1/cu/CLK
    SLICE_X10Y51         FDRE                                         r  divisore_1/cu/FSM_onehot_stato_corrente_reg[4]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.059     1.805    divisore_1/cu/FSM_onehot_stato_corrente_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 divisore_1/cu/FSM_onehot_stato_corrente_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisore_1/cu/en_load_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.569     1.482    divisore_1/cu/CLK
    SLICE_X11Y49         FDRE                                         r  divisore_1/cu/FSM_onehot_stato_corrente_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  divisore_1/cu/FSM_onehot_stato_corrente_reg[9]/Q
                         net (fo=3, routed)           0.114     1.738    divisore_1/cu/FSM_onehot_stato_corrente_reg_n_0_[9]
    SLICE_X10Y49         LUT3 (Prop_lut3_I1_O)        0.045     1.783 r  divisore_1/cu/en_load_i_1/O
                         net (fo=1, routed)           0.000     1.783    divisore_1/cu/en_load_i_1_n_0
    SLICE_X10Y49         FDRE                                         r  divisore_1/cu/en_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.839     1.997    divisore_1/cu/CLK
    SLICE_X10Y49         FDRE                                         r  divisore_1/cu/en_load_reg/C
                         clock pessimism             -0.502     1.495    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.121     1.616    divisore_1/cu/en_load_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 divisore_1/reg_AQ/temp_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisore_1/cu/FSM_onehot_stato_corrente_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.257ns (43.846%)  route 0.329ns (56.154%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.569     1.482    divisore_1/reg_AQ/CLK
    SLICE_X8Y49          FDRE                                         r  divisore_1/reg_AQ/temp_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  divisore_1/reg_AQ/temp_reg_reg[7]/Q
                         net (fo=2, routed)           0.148     1.795    divisore_1/reg_AQ/Q[3]
    SLICE_X9Y49          LUT6 (Prop_lut6_I4_O)        0.045     1.840 f  divisore_1/reg_AQ/FSM_onehot_stato_corrente[8]_i_2/O
                         net (fo=5, routed)           0.181     2.021    divisore_1/cu/output_Ri_next[0]
    SLICE_X10Y50         LUT3 (Prop_lut3_I0_O)        0.048     2.069 r  divisore_1/cu/FSM_onehot_stato_corrente[8]_i_1/O
                         net (fo=1, routed)           0.000     2.069    divisore_1/cu/FSM_onehot_stato_corrente[8]_i_1_n_0
    SLICE_X10Y50         FDRE                                         r  divisore_1/cu/FSM_onehot_stato_corrente_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.991    divisore_1/cu/CLK
    SLICE_X10Y50         FDRE                                         r  divisore_1/cu/FSM_onehot_stato_corrente_reg[8]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.131     1.877    divisore_1/cu/FSM_onehot_stato_corrente_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 divisore_1/reg_AQ/temp_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisore_1/cu/FSM_onehot_stato_corrente_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.254ns (43.558%)  route 0.329ns (56.442%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.569     1.482    divisore_1/reg_AQ/CLK
    SLICE_X8Y49          FDRE                                         r  divisore_1/reg_AQ/temp_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  divisore_1/reg_AQ/temp_reg_reg[7]/Q
                         net (fo=2, routed)           0.148     1.795    divisore_1/reg_AQ/Q[3]
    SLICE_X9Y49          LUT6 (Prop_lut6_I4_O)        0.045     1.840 r  divisore_1/reg_AQ/FSM_onehot_stato_corrente[8]_i_2/O
                         net (fo=5, routed)           0.181     2.021    divisore_1/cu/output_Ri_next[0]
    SLICE_X10Y50         LUT2 (Prop_lut2_I1_O)        0.045     2.066 r  divisore_1/cu/FSM_onehot_stato_corrente[6]_i_1/O
                         net (fo=1, routed)           0.000     2.066    divisore_1/cu/FSM_onehot_stato_corrente[6]_i_1_n_0
    SLICE_X10Y50         FDRE                                         r  divisore_1/cu/FSM_onehot_stato_corrente_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.991    divisore_1/cu/CLK
    SLICE_X10Y50         FDRE                                         r  divisore_1/cu/FSM_onehot_stato_corrente_reg[6]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.120     1.866    divisore_1/cu/FSM_onehot_stato_corrente_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 divisore_1/cu/FSM_onehot_stato_corrente_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisore_1/cu/FSM_onehot_stato_corrente_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.569     1.482    divisore_1/cu/CLK
    SLICE_X11Y48         FDRE                                         r  divisore_1/cu/FSM_onehot_stato_corrente_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.128     1.610 r  divisore_1/cu/FSM_onehot_stato_corrente_reg[2]/Q
                         net (fo=5, routed)           0.069     1.680    divisore_1/cu/FSM_onehot_stato_corrente_reg_n_0_[2]
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.099     1.779 r  divisore_1/cu/FSM_onehot_stato_corrente[0]_i_1/O
                         net (fo=1, routed)           0.000     1.779    divisore_1/cu/FSM_onehot_stato_corrente[0]_i_1_n_0
    SLICE_X11Y48         FDRE                                         r  divisore_1/cu/FSM_onehot_stato_corrente_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.839     1.997    divisore_1/cu/CLK
    SLICE_X11Y48         FDRE                                         r  divisore_1/cu/FSM_onehot_stato_corrente_reg[0]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.092     1.574    divisore_1/cu/FSM_onehot_stato_corrente_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 divisore_1/cu/FSM_onehot_stato_corrente_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisore_1/cu/FSM_onehot_stato_corrente_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.189ns (54.407%)  route 0.158ns (45.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.569     1.482    divisore_1/cu/CLK
    SLICE_X11Y49         FDRE                                         r  divisore_1/cu/FSM_onehot_stato_corrente_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  divisore_1/cu/FSM_onehot_stato_corrente_reg[9]/Q
                         net (fo=3, routed)           0.158     1.782    divisore_1/cu/FSM_onehot_stato_corrente_reg_n_0_[9]
    SLICE_X11Y48         LUT3 (Prop_lut3_I2_O)        0.048     1.830 r  divisore_1/cu/FSM_onehot_stato_corrente[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    divisore_1/cu/FSM_onehot_stato_corrente[2]_i_1_n_0
    SLICE_X11Y48         FDRE                                         r  divisore_1/cu/FSM_onehot_stato_corrente_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.839     1.997    divisore_1/cu/CLK
    SLICE_X11Y48         FDRE                                         r  divisore_1/cu/FSM_onehot_stato_corrente_reg[2]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.107     1.605    divisore_1/cu/FSM_onehot_stato_corrente_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 divisore_1/cu/shift_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisore_1/reg_AQ/temp_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.246ns (63.337%)  route 0.142ns (36.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.569     1.482    divisore_1/cu/CLK
    SLICE_X10Y49         FDRE                                         r  divisore_1/cu/shift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.148     1.630 r  divisore_1/cu/shift_reg/Q
                         net (fo=11, routed)          0.142     1.773    divisore_1/reg_AQ/shift
    SLICE_X8Y49          LUT6 (Prop_lut6_I3_O)        0.098     1.871 r  divisore_1/reg_AQ/temp_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.871    divisore_1/reg_AQ/temp_reg[6]_i_1_n_0
    SLICE_X8Y49          FDRE                                         r  divisore_1/reg_AQ/temp_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.839     1.997    divisore_1/reg_AQ/CLK
    SLICE_X8Y49          FDRE                                         r  divisore_1/reg_AQ/temp_reg_reg[6]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.121     1.639    divisore_1/reg_AQ/temp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 divisore_1/cu/shift_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisore_1/reg_AQ/temp_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.246ns (63.337%)  route 0.142ns (36.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.569     1.482    divisore_1/cu/CLK
    SLICE_X10Y49         FDRE                                         r  divisore_1/cu/shift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.148     1.630 r  divisore_1/cu/shift_reg/Q
                         net (fo=11, routed)          0.142     1.773    divisore_1/reg_AQ/shift
    SLICE_X8Y49          LUT6 (Prop_lut6_I4_O)        0.098     1.871 r  divisore_1/reg_AQ/temp_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.871    divisore_1/reg_AQ/temp_reg[7]_i_2_n_0
    SLICE_X8Y49          FDRE                                         r  divisore_1/reg_AQ/temp_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.839     1.997    divisore_1/reg_AQ/CLK
    SLICE_X8Y49          FDRE                                         r  divisore_1/reg_AQ/temp_reg_reg[7]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.121     1.639    divisore_1/reg_AQ/temp_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y41     deb_reset/button_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y36     deb_reset/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y38     deb_reset/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y38     deb_reset/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y39     deb_reset/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y40     deb_reset/count2_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y40     deb_reset/count2_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y40     deb_reset/count2_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y36     deb_reset/count2_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51    divisore_1/cu/FSM_onehot_stato_corrente_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y51    divisore_1/cu/FSM_onehot_stato_corrente_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y50    divisore_1/cu/FSM_onehot_stato_corrente_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y50    divisore_1/cu/FSM_onehot_stato_corrente_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y50    divisore_1/cu/FSM_onehot_stato_corrente_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36     deb_reset/count2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36     deb_reset/count2_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36    deb_reset/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36    deb_reset/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y41     deb_start/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38     deb_reset/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38     deb_reset/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y39     deb_reset/count2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y40     deb_reset/count2_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y40     deb_reset/count2_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y40     deb_reset/count2_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37     deb_reset/count2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37     deb_reset/count2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37     deb_reset/count2_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38     deb_reset/count2_reg[8]/C



