0.7
2020.2
May  7 2023
15:24:31
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/rtl/cache_top.v,1711013417,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/testbench/testbench.v,,cache_top,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/rtl/xilinx_ip/clk_pll.v,1711013417,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v,,clk_pll,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/rtl/xilinx_ip/clk_pll_clk_wiz.v,1711013417,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/rtl/xilinx_ip/clk_pll.v,,clk_pll_clk_wiz,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank0/sim/data_way0_bank0.v,1711013417,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/rtl/xilinx_ip/clk_pll_clk_wiz.v,,data_way0_bank0,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank1/sim/data_way0_bank1.v,1711013417,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank0/sim/data_way0_bank0.v,,data_way0_bank1,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank2/sim/data_way0_bank2.v,1711013417,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank1/sim/data_way0_bank1.v,,data_way0_bank2,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank3/sim/data_way0_bank3.v,1711013417,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank2/sim/data_way0_bank2.v,,data_way0_bank3,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank0/sim/data_way1_bank0.v,1711013418,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way0_bank3/sim/data_way0_bank3.v,,data_way1_bank0,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank1/sim/data_way1_bank1.v,1711013418,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank0/sim/data_way1_bank0.v,,data_way1_bank1,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank2/sim/data_way1_bank2.v,1711013418,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank1/sim/data_way1_bank1.v,,data_way1_bank2,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank3/sim/data_way1_bank3.v,1711013418,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank2/sim/data_way1_bank2.v,,data_way1_bank3,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/tagv_way0/sim/tagv_way0.v,1711013418,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/data_way1_bank3/sim/data_way1_bank3.v,,tagv_way0,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/tagv_way1/sim/tagv_way1.v,1711013418,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.gen/sources_1/ip/tagv_way0/sim/tagv_way0.v,,tagv_way1,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.sim/sim_1/behav/xsim/glbl.v,1711013420,verilog,,,,glbl,,,,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.srcs/sources_1/new/cache.v,1711013420,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/rtl/cache_top.v,,cache;lfsr,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/cache_verify/testbench/testbench.v,1711013420,verilog,,,,tb_top,,,../../../../loongson.ip_user_files/ipstatic,,,,,
