#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7febbf5001a0 .scope module, "RCA_4_tb" "RCA_4_tb" 2 2;
 .timescale 0 0;
P_0x7febbf500300 .param/l "N" 0 2 3, +C4<00000000000000000000000000000100>;
v0x7febbf5135d0_0 .var "a", 3 0;
v0x7febbf5136a0_0 .var "b", 3 0;
v0x7febbf513750_0 .var "cin", 0 0;
v0x7febbf513840_0 .net "cout", 0 0, L_0x7febbf515850;  1 drivers
v0x7febbf513910_0 .net "sum", 3 0, L_0x7febbf515bc0;  1 drivers
S_0x7febbf500410 .scope module, "RCA" "RCA_4" 2 41, 3 2 0, S_0x7febbf5001a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "cout"
v0x7febbf512d70_0 .net "a", 3 0, v0x7febbf5135d0_0;  1 drivers
v0x7febbf512e00_0 .net "b", 3 0, v0x7febbf5136a0_0;  1 drivers
v0x7febbf512e90_0 .net "cin", 0 0, v0x7febbf513750_0;  1 drivers
v0x7febbf512f40_0 .net "cout", 0 0, L_0x7febbf515850;  alias, 1 drivers
v0x7febbf512ff0_0 .net "sum", 3 0, L_0x7febbf515bc0;  alias, 1 drivers
v0x7febbf5130c0 .array "w", 0 2;
v0x7febbf5130c0_0 .net v0x7febbf5130c0 0, 0 0, L_0x7febbf513f30; 1 drivers
v0x7febbf5130c0_1 .net v0x7febbf5130c0 1, 0 0, L_0x7febbf514770; 1 drivers
v0x7febbf5130c0_2 .net v0x7febbf5130c0 2, 0 0, L_0x7febbf514f80; 1 drivers
L_0x7febbf514060 .part v0x7febbf5135d0_0, 0, 1;
L_0x7febbf514180 .part v0x7febbf5136a0_0, 0, 1;
L_0x7febbf5148a0 .part v0x7febbf5135d0_0, 1, 1;
L_0x7febbf5149c0 .part v0x7febbf5136a0_0, 1, 1;
L_0x7febbf5150d0 .part v0x7febbf5135d0_0, 2, 1;
L_0x7febbf515270 .part v0x7febbf5136a0_0, 2, 1;
L_0x7febbf515980 .part v0x7febbf5135d0_0, 3, 1;
L_0x7febbf515aa0 .part v0x7febbf5136a0_0, 3, 1;
L_0x7febbf515bc0 .concat8 [ 1 1 1 1], L_0x7febbf513a70, L_0x7febbf514390, L_0x7febbf514b70, L_0x7febbf515410;
S_0x7febbf500620 .scope module, "FA0" "FA" 3 8, 4 1 0, S_0x7febbf500410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7febbf5139e0 .functor XOR 1, v0x7febbf513750_0, L_0x7febbf514060, C4<0>, C4<0>;
L_0x7febbf513a70 .functor XOR 1, L_0x7febbf5139e0, L_0x7febbf514180, C4<0>, C4<0>;
L_0x7febbf513b60 .functor AND 1, L_0x7febbf514060, L_0x7febbf514180, C4<1>, C4<1>;
L_0x7febbf513c90 .functor AND 1, L_0x7febbf514180, v0x7febbf513750_0, C4<1>, C4<1>;
L_0x7febbf513da0 .functor OR 1, L_0x7febbf513b60, L_0x7febbf513c90, C4<0>, C4<0>;
L_0x7febbf513ec0 .functor AND 1, L_0x7febbf514060, v0x7febbf513750_0, C4<1>, C4<1>;
L_0x7febbf513f30 .functor OR 1, L_0x7febbf513da0, L_0x7febbf513ec0, C4<0>, C4<0>;
v0x7febbf500880_0 .net *"_s0", 0 0, L_0x7febbf5139e0;  1 drivers
v0x7febbf510930_0 .net *"_s10", 0 0, L_0x7febbf513ec0;  1 drivers
v0x7febbf5109d0_0 .net *"_s4", 0 0, L_0x7febbf513b60;  1 drivers
v0x7febbf510a80_0 .net *"_s6", 0 0, L_0x7febbf513c90;  1 drivers
v0x7febbf510b30_0 .net *"_s8", 0 0, L_0x7febbf513da0;  1 drivers
v0x7febbf510c20_0 .net "a", 0 0, L_0x7febbf514060;  1 drivers
v0x7febbf510cc0_0 .net "b", 0 0, L_0x7febbf514180;  1 drivers
v0x7febbf510d60_0 .net "cin", 0 0, v0x7febbf513750_0;  alias, 1 drivers
v0x7febbf510e00_0 .net "cout", 0 0, L_0x7febbf513f30;  alias, 1 drivers
v0x7febbf510f10_0 .net "sum", 0 0, L_0x7febbf513a70;  1 drivers
S_0x7febbf511020 .scope module, "FA1" "FA" 3 9, 4 1 0, S_0x7febbf500410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7febbf5142a0 .functor XOR 1, L_0x7febbf513f30, L_0x7febbf5148a0, C4<0>, C4<0>;
L_0x7febbf514390 .functor XOR 1, L_0x7febbf5142a0, L_0x7febbf5149c0, C4<0>, C4<0>;
L_0x7febbf514400 .functor AND 1, L_0x7febbf5148a0, L_0x7febbf5149c0, C4<1>, C4<1>;
L_0x7febbf514510 .functor AND 1, L_0x7febbf5149c0, L_0x7febbf513f30, C4<1>, C4<1>;
L_0x7febbf5145a0 .functor OR 1, L_0x7febbf514400, L_0x7febbf514510, C4<0>, C4<0>;
L_0x7febbf514700 .functor AND 1, L_0x7febbf5148a0, L_0x7febbf513f30, C4<1>, C4<1>;
L_0x7febbf514770 .functor OR 1, L_0x7febbf5145a0, L_0x7febbf514700, C4<0>, C4<0>;
v0x7febbf511250_0 .net *"_s0", 0 0, L_0x7febbf5142a0;  1 drivers
v0x7febbf5112e0_0 .net *"_s10", 0 0, L_0x7febbf514700;  1 drivers
v0x7febbf511380_0 .net *"_s4", 0 0, L_0x7febbf514400;  1 drivers
v0x7febbf511440_0 .net *"_s6", 0 0, L_0x7febbf514510;  1 drivers
v0x7febbf5114f0_0 .net *"_s8", 0 0, L_0x7febbf5145a0;  1 drivers
v0x7febbf5115e0_0 .net "a", 0 0, L_0x7febbf5148a0;  1 drivers
v0x7febbf511680_0 .net "b", 0 0, L_0x7febbf5149c0;  1 drivers
v0x7febbf511720_0 .net "cin", 0 0, L_0x7febbf513f30;  alias, 1 drivers
v0x7febbf5117b0_0 .net "cout", 0 0, L_0x7febbf514770;  alias, 1 drivers
v0x7febbf5118c0_0 .net "sum", 0 0, L_0x7febbf514390;  1 drivers
S_0x7febbf5119e0 .scope module, "FA2" "FA" 3 10, 4 1 0, S_0x7febbf500410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7febbf514ae0 .functor XOR 1, L_0x7febbf514770, L_0x7febbf5150d0, C4<0>, C4<0>;
L_0x7febbf514b70 .functor XOR 1, L_0x7febbf514ae0, L_0x7febbf515270, C4<0>, C4<0>;
L_0x7febbf514c20 .functor AND 1, L_0x7febbf5150d0, L_0x7febbf515270, C4<1>, C4<1>;
L_0x7febbf514d50 .functor AND 1, L_0x7febbf515270, L_0x7febbf514770, C4<1>, C4<1>;
L_0x7febbf514de0 .functor OR 1, L_0x7febbf514c20, L_0x7febbf514d50, C4<0>, C4<0>;
L_0x7febbf514f10 .functor AND 1, L_0x7febbf5150d0, L_0x7febbf514770, C4<1>, C4<1>;
L_0x7febbf514f80 .functor OR 1, L_0x7febbf514de0, L_0x7febbf514f10, C4<0>, C4<0>;
v0x7febbf511c10_0 .net *"_s0", 0 0, L_0x7febbf514ae0;  1 drivers
v0x7febbf511ca0_0 .net *"_s10", 0 0, L_0x7febbf514f10;  1 drivers
v0x7febbf511d50_0 .net *"_s4", 0 0, L_0x7febbf514c20;  1 drivers
v0x7febbf511e10_0 .net *"_s6", 0 0, L_0x7febbf514d50;  1 drivers
v0x7febbf511ec0_0 .net *"_s8", 0 0, L_0x7febbf514de0;  1 drivers
v0x7febbf511fb0_0 .net "a", 0 0, L_0x7febbf5150d0;  1 drivers
v0x7febbf512050_0 .net "b", 0 0, L_0x7febbf515270;  1 drivers
v0x7febbf5120f0_0 .net "cin", 0 0, L_0x7febbf514770;  alias, 1 drivers
v0x7febbf512180_0 .net "cout", 0 0, L_0x7febbf514f80;  alias, 1 drivers
v0x7febbf512290_0 .net "sum", 0 0, L_0x7febbf514b70;  1 drivers
S_0x7febbf5123b0 .scope module, "FA3" "FA" 3 11, 4 1 0, S_0x7febbf500410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_0x7febbf514cb0 .functor XOR 1, L_0x7febbf514f80, L_0x7febbf515980, C4<0>, C4<0>;
L_0x7febbf515410 .functor XOR 1, L_0x7febbf514cb0, L_0x7febbf515aa0, C4<0>, C4<0>;
L_0x7febbf5154c0 .functor AND 1, L_0x7febbf515980, L_0x7febbf515aa0, C4<1>, C4<1>;
L_0x7febbf5155f0 .functor AND 1, L_0x7febbf515aa0, L_0x7febbf514f80, C4<1>, C4<1>;
L_0x7febbf515680 .functor OR 1, L_0x7febbf5154c0, L_0x7febbf5155f0, C4<0>, C4<0>;
L_0x7febbf5157e0 .functor AND 1, L_0x7febbf515980, L_0x7febbf514f80, C4<1>, C4<1>;
L_0x7febbf515850 .functor OR 1, L_0x7febbf515680, L_0x7febbf5157e0, C4<0>, C4<0>;
v0x7febbf5125e0_0 .net *"_s0", 0 0, L_0x7febbf514cb0;  1 drivers
v0x7febbf512670_0 .net *"_s10", 0 0, L_0x7febbf5157e0;  1 drivers
v0x7febbf512710_0 .net *"_s4", 0 0, L_0x7febbf5154c0;  1 drivers
v0x7febbf5127d0_0 .net *"_s6", 0 0, L_0x7febbf5155f0;  1 drivers
v0x7febbf512880_0 .net *"_s8", 0 0, L_0x7febbf515680;  1 drivers
v0x7febbf512970_0 .net "a", 0 0, L_0x7febbf515980;  1 drivers
v0x7febbf512a10_0 .net "b", 0 0, L_0x7febbf515aa0;  1 drivers
v0x7febbf512ab0_0 .net "cin", 0 0, L_0x7febbf514f80;  alias, 1 drivers
v0x7febbf512b40_0 .net "cout", 0 0, L_0x7febbf515850;  alias, 1 drivers
v0x7febbf512c50_0 .net "sum", 0 0, L_0x7febbf515410;  1 drivers
S_0x7febbf513240 .scope begin, "apply_stimulus" "apply_stimulus" 2 17, 2 17 0, S_0x7febbf5001a0;
 .timescale 0 0;
v0x7febbf5133f0_0 .var "ai", 4 0;
v0x7febbf513480_0 .var "bi", 4 0;
v0x7febbf513510_0 .var "ci", 1 0;
    .scope S_0x7febbf5001a0;
T_0 ;
    %vpi_call 2 12 "$dumpfile", "RCA_test.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7febbf500410 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7febbf5001a0;
T_1 ;
    %fork t_1, S_0x7febbf513240;
    %jmp t_0;
    .scope S_0x7febbf513240;
t_1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7febbf5133f0_0, 0, 5;
T_1.0 ;
    %load/vec4 v0x7febbf5133f0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7febbf513480_0, 0, 5;
T_1.2 ;
    %load/vec4 v0x7febbf513480_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7febbf513510_0, 0, 2;
T_1.4 ;
    %load/vec4 v0x7febbf513510_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v0x7febbf5133f0_0;
    %pad/u 4;
    %store/vec4 v0x7febbf5135d0_0, 0, 4;
    %load/vec4 v0x7febbf513480_0;
    %pad/u 4;
    %store/vec4 v0x7febbf5136a0_0, 0, 4;
    %load/vec4 v0x7febbf513510_0;
    %pad/u 1;
    %store/vec4 v0x7febbf513750_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 30 "$display", "%d + %d + %d= %d %d", v0x7febbf5135d0_0, v0x7febbf5136a0_0, v0x7febbf513750_0, v0x7febbf513840_0, v0x7febbf513910_0 {0 0 0};
    %load/vec4 v0x7febbf5133f0_0;
    %load/vec4 v0x7febbf513480_0;
    %add;
    %load/vec4 v0x7febbf513510_0;
    %pad/u 5;
    %add;
    %load/vec4 v0x7febbf513910_0;
    %pad/u 5;
    %cmp/e;
    %jmp/0xz  T_1.6, 4;
    %vpi_call 2 32 "$display", "No Error" {0 0 0};
    %jmp T_1.7;
T_1.6 ;
    %vpi_call 2 33 "$display", "ERROR" {0 0 0};
T_1.7 ;
    %load/vec4 v0x7febbf513510_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7febbf513510_0, 0, 2;
    %jmp T_1.4;
T_1.5 ;
    %load/vec4 v0x7febbf513480_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7febbf513480_0, 0, 5;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x7febbf5133f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7febbf5133f0_0, 0, 5;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_0x7febbf5001a0;
t_0 %join;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "RCA_4_tb_all_2.v";
    "./RCA_4.v";
    "./FA.v";
