INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/IO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/alu_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/main_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/memory_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mux7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/shift_left2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/sign_extend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sim_1/new/iotestbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iotestbench
