

================================================================
== Vivado HLS Report for 'shuffle_96_l_p'
================================================================
* Date:           Sat Dec 22 04:11:30 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_final_solution
* Solution:       final_solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.77|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  18433|  25345|  18433|  25345|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  18432|  25344| 96 ~ 132 |          -|          -|   192|    no    |
        | + Loop 1.1      |     84|    120|  14 ~ 20 |          -|          -|     6|    no    |
        |  ++ Loop 1.1.1  |     12|     18|   2 ~ 3  |          -|          -|     6|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / (!exitcond2)
	2  / (exitcond2)
14 --> 
	15  / (!exitcond & !tmp_1481)
	16  / (!exitcond & tmp_1481)
	13  / (exitcond)
15 --> 
	16  / true
16 --> 
	14  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_17 (14)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1270
:0  br label %.loopexit


 <State 2>: 6.77ns
ST_2: co (16)  [1/1] 0.00ns
.loopexit:0  %co = phi i8 [ 0, %0 ], [ %co_25, %.loopexit.loopexit ]

ST_2: tmp_1481 (17)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1270
.loopexit:1  %tmp_1481 = trunc i8 %co to i1

ST_2: tmp_s (18)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1270
.loopexit:2  %tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %co, i3 0)

ST_2: p_shl_cast (19)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1270
.loopexit:3  %p_shl_cast = zext i11 %tmp_s to i12

ST_2: tmp_451 (20)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1270
.loopexit:4  %tmp_451 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %co, i1 false)

ST_2: p_shl1_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.loopexit:5  %p_shl1_cast = zext i9 %tmp_451 to i12

ST_2: tmp_452 (22)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.loopexit:6  %tmp_452 = sub i12 %p_shl_cast, %p_shl1_cast

ST_2: tmp_1393_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.loopexit:7  %tmp_1393_cast = sext i12 %tmp_452 to i13

ST_2: exitcond3 (24)  [1/1] 2.91ns  loc: acceleartor_hls_final_solution/components.cpp:1270
.loopexit:8  %exitcond3 = icmp eq i8 %co, -64

ST_2: empty (25)  [1/1] 0.00ns
.loopexit:9  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)

ST_2: co_25 (26)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1270
.loopexit:10  %co_25 = add i8 1, %co

ST_2: StgValue_29 (27)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1270
.loopexit:11  br i1 %exitcond3, label %3, label %.preheader4.preheader

ST_2: p_lshr_f_cast (29)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4.preheader:0  %p_lshr_f_cast = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %co, i32 1, i32 7)

ST_2: arrayNo (30)  [11/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 12

ST_2: zext_cast (32)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4.preheader:3  %zext_cast = zext i7 %p_lshr_f_cast to i16

ST_2: mul (33)  [1/1] 6.77ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4.preheader:4  %mul = mul i16 %zext_cast, 171

ST_2: tmp_1482 (34)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4.preheader:5  %tmp_1482 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul, i32 11, i32 15)

ST_2: StgValue_35 (115)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1278
:0  ret void


 <State 3>: 3.29ns
ST_3: arrayNo (30)  [10/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 12


 <State 4>: 3.29ns
ST_4: arrayNo (30)  [9/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 12


 <State 5>: 3.29ns
ST_5: arrayNo (30)  [8/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 12


 <State 6>: 3.29ns
ST_6: arrayNo (30)  [7/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 12


 <State 7>: 3.29ns
ST_7: arrayNo (30)  [6/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 12


 <State 8>: 3.29ns
ST_8: arrayNo (30)  [5/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 12


 <State 9>: 3.29ns
ST_9: arrayNo (30)  [4/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 12


 <State 10>: 3.29ns
ST_10: arrayNo (30)  [3/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 12


 <State 11>: 3.29ns
ST_11: arrayNo (30)  [2/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 12


 <State 12>: 3.29ns
ST_12: arrayNo (30)  [1/11] 3.29ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4.preheader:1  %arrayNo = urem i7 %p_lshr_f_cast, 12

ST_12: arrayNo_cast (31)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4.preheader:2  %arrayNo_cast = zext i7 %arrayNo to i9

ST_12: tmp_1483 (35)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4.preheader:6  %tmp_1483 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_1482, i3 0)

ST_12: tmp_453 (36)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4.preheader:7  %tmp_453 = sext i8 %tmp_1483 to i10

ST_12: p_shl2_cast (37)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4.preheader:8  %p_shl2_cast = zext i10 %tmp_453 to i11

ST_12: tmp_1484 (38)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4.preheader:9  %tmp_1484 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_1482, i1 false)

ST_12: tmp_454 (39)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4.preheader:10  %tmp_454 = sext i6 %tmp_1484 to i8

ST_12: p_shl3_cast (40)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4.preheader:11  %p_shl3_cast = zext i8 %tmp_454 to i11

ST_12: tmp_455 (41)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4.preheader:12  %tmp_455 = sub i11 %p_shl2_cast, %p_shl3_cast

ST_12: tmp_1398_cast (42)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4.preheader:13  %tmp_1398_cast = sext i11 %tmp_455 to i12

ST_12: StgValue_55 (43)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1271
.preheader4.preheader:14  br label %.preheader4


 <State 13>: 4.67ns
ST_13: h (45)  [1/1] 0.00ns
.preheader4:0  %h = phi i3 [ 0, %.preheader4.preheader ], [ %h_22, %.preheader4.loopexit ]

ST_13: h_cast2_cast9 (46)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4:1  %h_cast2_cast9 = zext i3 %h to i12

ST_13: h_cast2_cast (47)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4:2  %h_cast2_cast = zext i3 %h to i13

ST_13: tmp_456 (48)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4:3  %tmp_456 = add i13 %h_cast2_cast, %tmp_1393_cast

ST_13: tmp_1485 (49)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4:4  %tmp_1485 = trunc i13 %tmp_456 to i11

ST_13: p_shl6_cast (50)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4:5  %p_shl6_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_1485, i3 0)

ST_13: p_shl7_cast (51)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4:6  %p_shl7_cast = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %tmp_456, i1 false)

ST_13: tmp_457 (52)  [1/1] 2.34ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4:7  %tmp_457 = sub i14 %p_shl6_cast, %p_shl7_cast

ST_13: tmp_458 (53)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4:8  %tmp_458 = add i12 %h_cast2_cast9, %tmp_1398_cast

ST_13: tmp_1486 (54)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4:9  %tmp_1486 = trunc i12 %tmp_458 to i7

ST_13: p_shl4_cast (55)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4:10  %p_shl4_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_1486, i3 0)

ST_13: tmp_1487 (56)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4:11  %tmp_1487 = trunc i12 %tmp_458 to i9

ST_13: p_shl5_cast (57)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4:12  %p_shl5_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_1487, i1 false)

ST_13: tmp_459 (58)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader4:13  %tmp_459 = sub i10 %p_shl4_cast, %p_shl5_cast

ST_13: exitcond2 (59)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1271
.preheader4:14  %exitcond2 = icmp eq i3 %h, -2

ST_13: empty_338 (60)  [1/1] 0.00ns
.preheader4:15  %empty_338 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_13: h_22 (61)  [1/1] 2.26ns  loc: acceleartor_hls_final_solution/components.cpp:1271
.preheader4:16  %h_22 = add i3 1, %h

ST_13: StgValue_73 (62)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1271
.preheader4:17  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader

ST_13: StgValue_74 (64)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader.preheader:0  br label %.preheader

ST_13: StgValue_75 (113)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 14>: 5.58ns
ST_14: w (66)  [1/1] 0.00ns
.preheader:0  %w = phi i3 [ %w_28, %._crit_edge ], [ 0, %.preheader.preheader ]

ST_14: w_cast1_cast8 (67)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader:1  %w_cast1_cast8 = zext i3 %w to i10

ST_14: w_cast1_cast (68)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader:2  %w_cast1_cast = zext i3 %w to i14

ST_14: tmp_460 (69)  [1/1] 2.34ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader:3  %tmp_460 = add i14 %tmp_457, %w_cast1_cast

ST_14: tmp_1407_cast (70)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader:4  %tmp_1407_cast = zext i14 %tmp_460 to i32

ST_14: output_V_addr (71)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader:5  %output_V_addr = getelementptr [6912 x i8]* %output_V, i32 0, i32 %tmp_1407_cast

ST_14: tmp_461 (72)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader:6  %tmp_461 = add i10 %tmp_459, %w_cast1_cast8

ST_14: tmp_1408_cast (73)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader:7  %tmp_1408_cast = zext i10 %tmp_461 to i32

ST_14: buffer1_1_96_4x4_p_V (74)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader:8  %buffer1_1_96_4x4_p_V = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_1408_cast

ST_14: buffer1_1_96_4x4_p_V_201 (75)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader:9  %buffer1_1_96_4x4_p_V_201 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_1408_cast

ST_14: buffer1_1_96_4x4_p_V_202 (76)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader:10  %buffer1_1_96_4x4_p_V_202 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_1408_cast

ST_14: buffer1_1_96_4x4_p_V_203 (77)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader:11  %buffer1_1_96_4x4_p_V_203 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_1408_cast

ST_14: buffer1_1_96_4x4_p_V_204 (78)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader:12  %buffer1_1_96_4x4_p_V_204 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_1408_cast

ST_14: buffer1_1_96_4x4_p_V_205 (79)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader:13  %buffer1_1_96_4x4_p_V_205 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_1408_cast

ST_14: buffer1_1_96_4x4_p_V_206 (80)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader:14  %buffer1_1_96_4x4_p_V_206 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_1408_cast

ST_14: buffer1_1_96_4x4_p_V_207 (81)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader:15  %buffer1_1_96_4x4_p_V_207 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_1408_cast

ST_14: buffer1_1_96_4x4_p_V_208 (82)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader:16  %buffer1_1_96_4x4_p_V_208 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_1408_cast

ST_14: buffer1_1_96_4x4_p_V_209 (83)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader:17  %buffer1_1_96_4x4_p_V_209 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_1408_cast

ST_14: buffer1_1_96_4x4_p_V_210 (84)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader:18  %buffer1_1_96_4x4_p_V_210 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_1408_cast

ST_14: buffer1_1_96_4x4_p_V_211 (85)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
.preheader:19  %buffer1_1_96_4x4_p_V_211 = getelementptr [288 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_1408_cast

ST_14: exitcond (86)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:1272
.preheader:20  %exitcond = icmp eq i3 %w, -2

ST_14: empty_339 (87)  [1/1] 0.00ns
.preheader:21  %empty_339 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_14: w_28 (88)  [1/1] 2.26ns  loc: acceleartor_hls_final_solution/components.cpp:1272
.preheader:22  %w_28 = add i3 %w, 1

ST_14: StgValue_99 (89)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1272
.preheader:23  br i1 %exitcond, label %.preheader4.loopexit, label %1

ST_14: StgValue_100 (91)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:0  br i1 %tmp_1481, label %._crit_edge, label %2

ST_14: buffer1_1_96_4x4_p_V_212 (93)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:0  %buffer1_1_96_4x4_p_V_212 = load i8* %buffer1_1_96_4x4_p_V_208, align 1

ST_14: buffer1_1_96_4x4_p_V_213 (94)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:1  %buffer1_1_96_4x4_p_V_213 = load i8* %buffer1_1_96_4x4_p_V_210, align 1

ST_14: buffer1_1_96_4x4_p_V_214 (95)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:2  %buffer1_1_96_4x4_p_V_214 = load i8* %buffer1_1_96_4x4_p_V_209, align 1

ST_14: buffer1_1_96_4x4_p_V_215 (96)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:3  %buffer1_1_96_4x4_p_V_215 = load i8* %buffer1_1_96_4x4_p_V_204, align 1

ST_14: buffer1_1_96_4x4_p_V_216 (97)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:4  %buffer1_1_96_4x4_p_V_216 = load i8* %buffer1_1_96_4x4_p_V_201, align 1

ST_14: buffer1_1_96_4x4_p_V_217 (98)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:5  %buffer1_1_96_4x4_p_V_217 = load i8* %buffer1_1_96_4x4_p_V_202, align 1

ST_14: buffer1_1_96_4x4_p_V_218 (99)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:6  %buffer1_1_96_4x4_p_V_218 = load i8* %buffer1_1_96_4x4_p_V_211, align 1

ST_14: buffer1_1_96_4x4_p_V_219 (100)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:7  %buffer1_1_96_4x4_p_V_219 = load i8* %buffer1_1_96_4x4_p_V_205, align 1

ST_14: buffer1_1_96_4x4_p_V_220 (101)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:8  %buffer1_1_96_4x4_p_V_220 = load i8* %buffer1_1_96_4x4_p_V_207, align 1

ST_14: buffer1_1_96_4x4_p_V_221 (102)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:9  %buffer1_1_96_4x4_p_V_221 = load i8* %buffer1_1_96_4x4_p_V, align 1

ST_14: buffer1_1_96_4x4_p_V_222 (103)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:10  %buffer1_1_96_4x4_p_V_222 = load i8* %buffer1_1_96_4x4_p_V_203, align 1

ST_14: buffer1_1_96_4x4_p_V_223 (104)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:11  %buffer1_1_96_4x4_p_V_223 = load i8* %buffer1_1_96_4x4_p_V_206, align 1

ST_14: StgValue_113 (111)  [1/1] 0.00ns
.preheader4.loopexit:0  br label %.preheader4


 <State 15>: 6.04ns
ST_15: buffer1_1_96_4x4_p_V_212 (93)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:0  %buffer1_1_96_4x4_p_V_212 = load i8* %buffer1_1_96_4x4_p_V_208, align 1

ST_15: buffer1_1_96_4x4_p_V_213 (94)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:1  %buffer1_1_96_4x4_p_V_213 = load i8* %buffer1_1_96_4x4_p_V_210, align 1

ST_15: buffer1_1_96_4x4_p_V_214 (95)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:2  %buffer1_1_96_4x4_p_V_214 = load i8* %buffer1_1_96_4x4_p_V_209, align 1

ST_15: buffer1_1_96_4x4_p_V_215 (96)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:3  %buffer1_1_96_4x4_p_V_215 = load i8* %buffer1_1_96_4x4_p_V_204, align 1

ST_15: buffer1_1_96_4x4_p_V_216 (97)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:4  %buffer1_1_96_4x4_p_V_216 = load i8* %buffer1_1_96_4x4_p_V_201, align 1

ST_15: buffer1_1_96_4x4_p_V_217 (98)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:5  %buffer1_1_96_4x4_p_V_217 = load i8* %buffer1_1_96_4x4_p_V_202, align 1

ST_15: buffer1_1_96_4x4_p_V_218 (99)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:6  %buffer1_1_96_4x4_p_V_218 = load i8* %buffer1_1_96_4x4_p_V_211, align 1

ST_15: buffer1_1_96_4x4_p_V_219 (100)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:7  %buffer1_1_96_4x4_p_V_219 = load i8* %buffer1_1_96_4x4_p_V_205, align 1

ST_15: buffer1_1_96_4x4_p_V_220 (101)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:8  %buffer1_1_96_4x4_p_V_220 = load i8* %buffer1_1_96_4x4_p_V_207, align 1

ST_15: buffer1_1_96_4x4_p_V_221 (102)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:9  %buffer1_1_96_4x4_p_V_221 = load i8* %buffer1_1_96_4x4_p_V, align 1

ST_15: buffer1_1_96_4x4_p_V_222 (103)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:10  %buffer1_1_96_4x4_p_V_222 = load i8* %buffer1_1_96_4x4_p_V_203, align 1

ST_15: buffer1_1_96_4x4_p_V_223 (104)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:11  %buffer1_1_96_4x4_p_V_223 = load i8* %buffer1_1_96_4x4_p_V_206, align 1

ST_15: tmp (105)  [1/1] 2.78ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:12  %tmp = call i8 @_ssdm_op_Mux.ap_auto.12i8.i9(i8 %buffer1_1_96_4x4_p_V_212, i8 %buffer1_1_96_4x4_p_V_213, i8 %buffer1_1_96_4x4_p_V_214, i8 %buffer1_1_96_4x4_p_V_215, i8 %buffer1_1_96_4x4_p_V_216, i8 %buffer1_1_96_4x4_p_V_217, i8 %buffer1_1_96_4x4_p_V_218, i8 %buffer1_1_96_4x4_p_V_219, i8 %buffer1_1_96_4x4_p_V_220, i8 %buffer1_1_96_4x4_p_V_221, i8 %buffer1_1_96_4x4_p_V_222, i8 %buffer1_1_96_4x4_p_V_223, i9 %arrayNo_cast)


 <State 16>: 3.25ns
ST_16: StgValue_127 (106)  [1/1] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:13  store i8 %tmp, i8* %output_V_addr, align 1

ST_16: StgValue_128 (107)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1273
:14  br label %._crit_edge

ST_16: StgValue_129 (109)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:1272
._crit_edge:0  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_17              (br               ) [ 01111111111111111]
co                       (phi              ) [ 00100000000000000]
tmp_1481                 (trunc            ) [ 00011111111111111]
tmp_s                    (bitconcatenate   ) [ 00000000000000000]
p_shl_cast               (zext             ) [ 00000000000000000]
tmp_451                  (bitconcatenate   ) [ 00000000000000000]
p_shl1_cast              (zext             ) [ 00000000000000000]
tmp_452                  (sub              ) [ 00000000000000000]
tmp_1393_cast            (sext             ) [ 00011111111111111]
exitcond3                (icmp             ) [ 00111111111111111]
empty                    (speclooptripcount) [ 00000000000000000]
co_25                    (add              ) [ 01111111111111111]
StgValue_29              (br               ) [ 00000000000000000]
p_lshr_f_cast            (partselect       ) [ 00011111111110000]
zext_cast                (zext             ) [ 00000000000000000]
mul                      (mul              ) [ 00000000000000000]
tmp_1482                 (partselect       ) [ 00011111111110000]
StgValue_35              (ret              ) [ 00000000000000000]
arrayNo                  (urem             ) [ 00000000000000000]
arrayNo_cast             (zext             ) [ 00000000000001111]
tmp_1483                 (bitconcatenate   ) [ 00000000000000000]
tmp_453                  (sext             ) [ 00000000000000000]
p_shl2_cast              (zext             ) [ 00000000000000000]
tmp_1484                 (bitconcatenate   ) [ 00000000000000000]
tmp_454                  (sext             ) [ 00000000000000000]
p_shl3_cast              (zext             ) [ 00000000000000000]
tmp_455                  (sub              ) [ 00000000000000000]
tmp_1398_cast            (sext             ) [ 00000000000001111]
StgValue_55              (br               ) [ 00111111111111111]
h                        (phi              ) [ 00000000000001000]
h_cast2_cast9            (zext             ) [ 00000000000000000]
h_cast2_cast             (zext             ) [ 00000000000000000]
tmp_456                  (add              ) [ 00000000000000000]
tmp_1485                 (trunc            ) [ 00000000000000000]
p_shl6_cast              (bitconcatenate   ) [ 00000000000000000]
p_shl7_cast              (bitconcatenate   ) [ 00000000000000000]
tmp_457                  (sub              ) [ 00000000000000111]
tmp_458                  (add              ) [ 00000000000000000]
tmp_1486                 (trunc            ) [ 00000000000000000]
p_shl4_cast              (bitconcatenate   ) [ 00000000000000000]
tmp_1487                 (trunc            ) [ 00000000000000000]
p_shl5_cast              (bitconcatenate   ) [ 00000000000000000]
tmp_459                  (sub              ) [ 00000000000000111]
exitcond2                (icmp             ) [ 00111111111111111]
empty_338                (speclooptripcount) [ 00000000000000000]
h_22                     (add              ) [ 00111111111111111]
StgValue_73              (br               ) [ 00000000000000000]
StgValue_74              (br               ) [ 00111111111111111]
StgValue_75              (br               ) [ 01111111111111111]
w                        (phi              ) [ 00000000000000100]
w_cast1_cast8            (zext             ) [ 00000000000000000]
w_cast1_cast             (zext             ) [ 00000000000000000]
tmp_460                  (add              ) [ 00000000000000000]
tmp_1407_cast            (zext             ) [ 00000000000000000]
output_V_addr            (getelementptr    ) [ 00000000000000011]
tmp_461                  (add              ) [ 00000000000000000]
tmp_1408_cast            (zext             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V     (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_201 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_202 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_203 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_204 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_205 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_206 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_207 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_208 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_209 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_210 (getelementptr    ) [ 00000000000000010]
buffer1_1_96_4x4_p_V_211 (getelementptr    ) [ 00000000000000010]
exitcond                 (icmp             ) [ 00111111111111111]
empty_339                (speclooptripcount) [ 00000000000000000]
w_28                     (add              ) [ 00111111111111111]
StgValue_99              (br               ) [ 00000000000000000]
StgValue_100             (br               ) [ 00000000000000000]
StgValue_113             (br               ) [ 00111111111111111]
buffer1_1_96_4x4_p_V_212 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_213 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_214 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_215 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_216 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_217 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_218 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_219 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_220 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_221 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_222 (load             ) [ 00000000000000000]
buffer1_1_96_4x4_p_V_223 (load             ) [ 00000000000000000]
tmp                      (mux              ) [ 00111111111111101]
StgValue_127             (store            ) [ 00000000000000000]
StgValue_128             (br               ) [ 00000000000000000]
StgValue_129             (br               ) [ 00111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buffer1_1_96_4x4_p_V_12">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer1_1_96_4x4_p_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer1_1_96_4x4_p_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buffer1_1_96_4x4_p_V_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buffer1_1_96_4x4_p_V_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buffer1_1_96_4x4_p_V_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buffer1_1_96_4x4_p_V_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buffer1_1_96_4x4_p_V_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buffer1_1_96_4x4_p_V_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buffer1_1_96_4x4_p_V_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buffer1_1_96_4x4_p_V_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buffer1_1_96_4x4_p_V_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i13.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.12i8.i9"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="output_V_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="14" slack="0"/>
<pin id="86" dir="1" index="3" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/14 "/>
</bind>
</comp>

<comp id="89" class="1004" name="buffer1_1_96_4x4_p_V_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="10" slack="0"/>
<pin id="93" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V/14 "/>
</bind>
</comp>

<comp id="96" class="1004" name="buffer1_1_96_4x4_p_V_201_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="10" slack="0"/>
<pin id="100" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_201/14 "/>
</bind>
</comp>

<comp id="103" class="1004" name="buffer1_1_96_4x4_p_V_202_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="10" slack="0"/>
<pin id="107" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_202/14 "/>
</bind>
</comp>

<comp id="110" class="1004" name="buffer1_1_96_4x4_p_V_203_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="10" slack="0"/>
<pin id="114" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_203/14 "/>
</bind>
</comp>

<comp id="117" class="1004" name="buffer1_1_96_4x4_p_V_204_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="10" slack="0"/>
<pin id="121" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_204/14 "/>
</bind>
</comp>

<comp id="124" class="1004" name="buffer1_1_96_4x4_p_V_205_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="10" slack="0"/>
<pin id="128" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_205/14 "/>
</bind>
</comp>

<comp id="131" class="1004" name="buffer1_1_96_4x4_p_V_206_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="10" slack="0"/>
<pin id="135" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_206/14 "/>
</bind>
</comp>

<comp id="138" class="1004" name="buffer1_1_96_4x4_p_V_207_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="10" slack="0"/>
<pin id="142" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_207/14 "/>
</bind>
</comp>

<comp id="145" class="1004" name="buffer1_1_96_4x4_p_V_208_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="10" slack="0"/>
<pin id="149" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_208/14 "/>
</bind>
</comp>

<comp id="152" class="1004" name="buffer1_1_96_4x4_p_V_209_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="10" slack="0"/>
<pin id="156" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_209/14 "/>
</bind>
</comp>

<comp id="159" class="1004" name="buffer1_1_96_4x4_p_V_210_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="10" slack="0"/>
<pin id="163" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_210/14 "/>
</bind>
</comp>

<comp id="166" class="1004" name="buffer1_1_96_4x4_p_V_211_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="10" slack="0"/>
<pin id="170" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_211/14 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="9" slack="0"/>
<pin id="175" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="176" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_212/14 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="9" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="181" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_213/14 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="186" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_214/14 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="191" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_215/14 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="0"/>
<pin id="195" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="196" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_216/14 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="9" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="201" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_217/14 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="206" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_218/14 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="211" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_219/14 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="9" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="216" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_220/14 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="9" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="221" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_221/14 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="9" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="226" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_222/14 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="9" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="231" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_223/14 "/>
</bind>
</comp>

<comp id="233" class="1004" name="StgValue_127_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="13" slack="2"/>
<pin id="235" dir="0" index="1" bw="8" slack="1"/>
<pin id="236" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_127/16 "/>
</bind>
</comp>

<comp id="237" class="1005" name="co_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="1"/>
<pin id="239" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="co_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="8" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="248" class="1005" name="h_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="1"/>
<pin id="250" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="h_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="3" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/13 "/>
</bind>
</comp>

<comp id="259" class="1005" name="w_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="1"/>
<pin id="261" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="w_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="0"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="1" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/14 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_1481_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1481/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_s_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_shl_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="11" slack="0"/>
<pin id="284" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_451_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="9" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_451/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_shl1_cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="9" slack="0"/>
<pin id="296" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_452_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="0"/>
<pin id="300" dir="0" index="1" bw="9" slack="0"/>
<pin id="301" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_452/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_1393_cast_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="12" slack="0"/>
<pin id="306" dir="1" index="1" bw="13" slack="11"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1393_cast/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="exitcond3_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="7" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="co_25_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_25/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_lshr_f_cast_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="0" index="3" bw="4" slack="0"/>
<pin id="325" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_cast/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="0"/>
<pin id="332" dir="0" index="1" bw="5" slack="0"/>
<pin id="333" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="arrayNo/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="mul_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="0" index="1" bw="9" slack="0"/>
<pin id="343" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_1482_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="0" index="1" bw="16" slack="0"/>
<pin id="349" dir="0" index="2" bw="5" slack="0"/>
<pin id="350" dir="0" index="3" bw="5" slack="0"/>
<pin id="351" dir="1" index="4" bw="5" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1482/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="arrayNo_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="0"/>
<pin id="358" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/12 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_1483_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="5" slack="10"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1483/12 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_453_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_453/12 "/>
</bind>
</comp>

<comp id="371" class="1004" name="p_shl2_cast_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/12 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_1484_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="0"/>
<pin id="377" dir="0" index="1" bw="5" slack="10"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1484/12 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_454_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="6" slack="0"/>
<pin id="384" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_454/12 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_shl3_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="0"/>
<pin id="388" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/12 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_455_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="0"/>
<pin id="392" dir="0" index="1" bw="8" slack="0"/>
<pin id="393" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_455/12 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_1398_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="11" slack="0"/>
<pin id="398" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1398_cast/12 "/>
</bind>
</comp>

<comp id="400" class="1004" name="h_cast2_cast9_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="0"/>
<pin id="402" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast2_cast9/13 "/>
</bind>
</comp>

<comp id="404" class="1004" name="h_cast2_cast_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="3" slack="0"/>
<pin id="406" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast2_cast/13 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_456_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="0"/>
<pin id="410" dir="0" index="1" bw="12" slack="11"/>
<pin id="411" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_456/13 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_1485_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="13" slack="0"/>
<pin id="415" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1485/13 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_shl6_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="14" slack="0"/>
<pin id="419" dir="0" index="1" bw="11" slack="0"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/13 "/>
</bind>
</comp>

<comp id="425" class="1004" name="p_shl7_cast_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="14" slack="0"/>
<pin id="427" dir="0" index="1" bw="13" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_cast/13 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_457_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="14" slack="0"/>
<pin id="435" dir="0" index="1" bw="14" slack="0"/>
<pin id="436" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_457/13 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_458_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="0"/>
<pin id="441" dir="0" index="1" bw="11" slack="1"/>
<pin id="442" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_458/13 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_1486_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="12" slack="0"/>
<pin id="446" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1486/13 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_shl4_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="10" slack="0"/>
<pin id="450" dir="0" index="1" bw="7" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/13 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_1487_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="12" slack="0"/>
<pin id="458" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1487/13 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_shl5_cast_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="0"/>
<pin id="462" dir="0" index="1" bw="9" slack="0"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/13 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_459_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="10" slack="0"/>
<pin id="470" dir="0" index="1" bw="10" slack="0"/>
<pin id="471" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_459/13 "/>
</bind>
</comp>

<comp id="474" class="1004" name="exitcond2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="3" slack="0"/>
<pin id="476" dir="0" index="1" bw="2" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/13 "/>
</bind>
</comp>

<comp id="480" class="1004" name="h_22_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="3" slack="0"/>
<pin id="483" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_22/13 "/>
</bind>
</comp>

<comp id="486" class="1004" name="w_cast1_cast8_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3" slack="0"/>
<pin id="488" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast1_cast8/14 "/>
</bind>
</comp>

<comp id="490" class="1004" name="w_cast1_cast_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="3" slack="0"/>
<pin id="492" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast1_cast/14 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_460_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="14" slack="1"/>
<pin id="496" dir="0" index="1" bw="3" slack="0"/>
<pin id="497" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_460/14 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_1407_cast_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="14" slack="0"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1407_cast/14 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_461_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="10" slack="1"/>
<pin id="506" dir="0" index="1" bw="3" slack="0"/>
<pin id="507" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_461/14 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_1408_cast_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="10" slack="0"/>
<pin id="511" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1408_cast/14 "/>
</bind>
</comp>

<comp id="525" class="1004" name="exitcond_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="3" slack="0"/>
<pin id="527" dir="0" index="1" bw="2" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/14 "/>
</bind>
</comp>

<comp id="531" class="1004" name="w_28_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="3" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_28/14 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="0"/>
<pin id="540" dir="0" index="2" bw="8" slack="0"/>
<pin id="541" dir="0" index="3" bw="8" slack="0"/>
<pin id="542" dir="0" index="4" bw="8" slack="0"/>
<pin id="543" dir="0" index="5" bw="8" slack="0"/>
<pin id="544" dir="0" index="6" bw="8" slack="0"/>
<pin id="545" dir="0" index="7" bw="8" slack="0"/>
<pin id="546" dir="0" index="8" bw="8" slack="0"/>
<pin id="547" dir="0" index="9" bw="8" slack="0"/>
<pin id="548" dir="0" index="10" bw="8" slack="0"/>
<pin id="549" dir="0" index="11" bw="8" slack="0"/>
<pin id="550" dir="0" index="12" bw="8" slack="0"/>
<pin id="551" dir="0" index="13" bw="5" slack="3"/>
<pin id="552" dir="1" index="14" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/15 "/>
</bind>
</comp>

<comp id="566" class="1005" name="tmp_1481_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="12"/>
<pin id="568" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1481 "/>
</bind>
</comp>

<comp id="570" class="1005" name="tmp_1393_cast_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="13" slack="11"/>
<pin id="572" dir="1" index="1" bw="13" slack="11"/>
</pin_list>
<bind>
<opset="tmp_1393_cast "/>
</bind>
</comp>

<comp id="578" class="1005" name="co_25_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="0"/>
<pin id="580" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="co_25 "/>
</bind>
</comp>

<comp id="583" class="1005" name="p_lshr_f_cast_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="7" slack="1"/>
<pin id="585" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_lshr_f_cast "/>
</bind>
</comp>

<comp id="588" class="1005" name="tmp_1482_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="10"/>
<pin id="590" dir="1" index="1" bw="5" slack="10"/>
</pin_list>
<bind>
<opset="tmp_1482 "/>
</bind>
</comp>

<comp id="594" class="1005" name="arrayNo_cast_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="9" slack="3"/>
<pin id="596" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="arrayNo_cast "/>
</bind>
</comp>

<comp id="599" class="1005" name="tmp_1398_cast_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="12" slack="1"/>
<pin id="601" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1398_cast "/>
</bind>
</comp>

<comp id="604" class="1005" name="tmp_457_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="14" slack="1"/>
<pin id="606" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_457 "/>
</bind>
</comp>

<comp id="609" class="1005" name="tmp_459_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="10" slack="1"/>
<pin id="611" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_459 "/>
</bind>
</comp>

<comp id="617" class="1005" name="h_22_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="3" slack="0"/>
<pin id="619" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="h_22 "/>
</bind>
</comp>

<comp id="622" class="1005" name="output_V_addr_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="13" slack="2"/>
<pin id="624" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="627" class="1005" name="buffer1_1_96_4x4_p_V_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="9" slack="1"/>
<pin id="629" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V "/>
</bind>
</comp>

<comp id="632" class="1005" name="buffer1_1_96_4x4_p_V_201_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="9" slack="1"/>
<pin id="634" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_201 "/>
</bind>
</comp>

<comp id="637" class="1005" name="buffer1_1_96_4x4_p_V_202_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="9" slack="1"/>
<pin id="639" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_202 "/>
</bind>
</comp>

<comp id="642" class="1005" name="buffer1_1_96_4x4_p_V_203_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="9" slack="1"/>
<pin id="644" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_203 "/>
</bind>
</comp>

<comp id="647" class="1005" name="buffer1_1_96_4x4_p_V_204_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="9" slack="1"/>
<pin id="649" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_204 "/>
</bind>
</comp>

<comp id="652" class="1005" name="buffer1_1_96_4x4_p_V_205_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="9" slack="1"/>
<pin id="654" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_205 "/>
</bind>
</comp>

<comp id="657" class="1005" name="buffer1_1_96_4x4_p_V_206_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="9" slack="1"/>
<pin id="659" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_206 "/>
</bind>
</comp>

<comp id="662" class="1005" name="buffer1_1_96_4x4_p_V_207_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="9" slack="1"/>
<pin id="664" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_207 "/>
</bind>
</comp>

<comp id="667" class="1005" name="buffer1_1_96_4x4_p_V_208_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="9" slack="1"/>
<pin id="669" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_208 "/>
</bind>
</comp>

<comp id="672" class="1005" name="buffer1_1_96_4x4_p_V_209_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="9" slack="1"/>
<pin id="674" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_209 "/>
</bind>
</comp>

<comp id="677" class="1005" name="buffer1_1_96_4x4_p_V_210_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="9" slack="1"/>
<pin id="679" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_210 "/>
</bind>
</comp>

<comp id="682" class="1005" name="buffer1_1_96_4x4_p_V_211_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="9" slack="1"/>
<pin id="684" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_211 "/>
</bind>
</comp>

<comp id="690" class="1005" name="w_28_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="3" slack="0"/>
<pin id="692" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="w_28 "/>
</bind>
</comp>

<comp id="695" class="1005" name="tmp_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="1"/>
<pin id="697" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="78" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="78" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="78" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="78" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="78" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="78" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="78" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="78" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="78" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="78" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="78" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="78" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="78" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="145" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="159" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="152" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="117" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="96" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="103" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="166" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="124" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="138" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="89" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="110" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="131" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="30" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="273"><net_src comp="241" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="28" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="241" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="30" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="274" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="32" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="241" pin="4"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="34" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="286" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="282" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="294" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="241" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="36" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="42" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="241" pin="4"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="44" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="241" pin="4"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="46" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="48" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="334"><net_src comp="320" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="50" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="320" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="52" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="54" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="340" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="56" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="58" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="359"><net_src comp="330" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="60" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="30" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="370"><net_src comp="360" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="367" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="62" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="34" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="385"><net_src comp="375" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="382" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="371" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="252" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="252" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="64" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="413" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="30" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="430"><net_src comp="66" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="408" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="34" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="437"><net_src comp="417" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="425" pin="3"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="400" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="68" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="444" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="30" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="439" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="70" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="456" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="34" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="448" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="460" pin="3"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="252" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="72" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="76" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="252" pin="4"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="263" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="263" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="494" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="508"><net_src comp="486" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="504" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="515"><net_src comp="509" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="516"><net_src comp="509" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="517"><net_src comp="509" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="518"><net_src comp="509" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="519"><net_src comp="509" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="520"><net_src comp="509" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="521"><net_src comp="509" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="522"><net_src comp="509" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="523"><net_src comp="509" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="524"><net_src comp="509" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="529"><net_src comp="263" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="72" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="263" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="76" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="553"><net_src comp="80" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="554"><net_src comp="173" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="555"><net_src comp="178" pin="2"/><net_sink comp="537" pin=2"/></net>

<net id="556"><net_src comp="183" pin="2"/><net_sink comp="537" pin=3"/></net>

<net id="557"><net_src comp="188" pin="2"/><net_sink comp="537" pin=4"/></net>

<net id="558"><net_src comp="193" pin="2"/><net_sink comp="537" pin=5"/></net>

<net id="559"><net_src comp="198" pin="2"/><net_sink comp="537" pin=6"/></net>

<net id="560"><net_src comp="203" pin="2"/><net_sink comp="537" pin=7"/></net>

<net id="561"><net_src comp="208" pin="2"/><net_sink comp="537" pin=8"/></net>

<net id="562"><net_src comp="213" pin="2"/><net_sink comp="537" pin=9"/></net>

<net id="563"><net_src comp="218" pin="2"/><net_sink comp="537" pin=10"/></net>

<net id="564"><net_src comp="223" pin="2"/><net_sink comp="537" pin=11"/></net>

<net id="565"><net_src comp="228" pin="2"/><net_sink comp="537" pin=12"/></net>

<net id="569"><net_src comp="270" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="304" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="581"><net_src comp="314" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="586"><net_src comp="320" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="591"><net_src comp="346" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="597"><net_src comp="356" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="537" pin=13"/></net>

<net id="602"><net_src comp="396" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="607"><net_src comp="433" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="612"><net_src comp="468" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="620"><net_src comp="480" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="625"><net_src comp="82" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="630"><net_src comp="89" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="635"><net_src comp="96" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="640"><net_src comp="103" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="645"><net_src comp="110" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="650"><net_src comp="117" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="655"><net_src comp="124" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="660"><net_src comp="131" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="665"><net_src comp="138" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="670"><net_src comp="145" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="675"><net_src comp="152" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="680"><net_src comp="159" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="685"><net_src comp="166" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="693"><net_src comp="531" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="698"><net_src comp="537" pin="14"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="233" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {16 }
 - Input state : 
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_12 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_1 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_2 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_3 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_4 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_5 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_6 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_7 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_8 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_9 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_10 | {14 15 }
	Port: shuffle_96_l_p : buffer1_1_96_4x4_p_V_11 | {14 15 }
  - Chain level:
	State 1
	State 2
		tmp_1481 : 1
		tmp_s : 1
		p_shl_cast : 2
		tmp_451 : 1
		p_shl1_cast : 2
		tmp_452 : 3
		tmp_1393_cast : 4
		exitcond3 : 1
		co_25 : 1
		StgValue_29 : 2
		p_lshr_f_cast : 1
		arrayNo : 2
		zext_cast : 2
		mul : 3
		tmp_1482 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		arrayNo_cast : 1
		tmp_453 : 1
		p_shl2_cast : 2
		tmp_454 : 1
		p_shl3_cast : 2
		tmp_455 : 3
		tmp_1398_cast : 4
	State 13
		h_cast2_cast9 : 1
		h_cast2_cast : 1
		tmp_456 : 2
		tmp_1485 : 3
		p_shl6_cast : 4
		p_shl7_cast : 3
		tmp_457 : 5
		tmp_458 : 2
		tmp_1486 : 3
		p_shl4_cast : 4
		tmp_1487 : 3
		p_shl5_cast : 4
		tmp_459 : 5
		exitcond2 : 1
		h_22 : 1
		StgValue_73 : 2
	State 14
		w_cast1_cast8 : 1
		w_cast1_cast : 1
		tmp_460 : 2
		tmp_1407_cast : 3
		output_V_addr : 4
		tmp_461 : 2
		tmp_1408_cast : 3
		buffer1_1_96_4x4_p_V : 4
		buffer1_1_96_4x4_p_V_201 : 4
		buffer1_1_96_4x4_p_V_202 : 4
		buffer1_1_96_4x4_p_V_203 : 4
		buffer1_1_96_4x4_p_V_204 : 4
		buffer1_1_96_4x4_p_V_205 : 4
		buffer1_1_96_4x4_p_V_206 : 4
		buffer1_1_96_4x4_p_V_207 : 4
		buffer1_1_96_4x4_p_V_208 : 4
		buffer1_1_96_4x4_p_V_209 : 4
		buffer1_1_96_4x4_p_V_210 : 4
		buffer1_1_96_4x4_p_V_211 : 4
		exitcond : 1
		w_28 : 1
		StgValue_99 : 2
		buffer1_1_96_4x4_p_V_212 : 5
		buffer1_1_96_4x4_p_V_213 : 5
		buffer1_1_96_4x4_p_V_214 : 5
		buffer1_1_96_4x4_p_V_215 : 5
		buffer1_1_96_4x4_p_V_216 : 5
		buffer1_1_96_4x4_p_V_217 : 5
		buffer1_1_96_4x4_p_V_218 : 5
		buffer1_1_96_4x4_p_V_219 : 5
		buffer1_1_96_4x4_p_V_220 : 5
		buffer1_1_96_4x4_p_V_221 : 5
		buffer1_1_96_4x4_p_V_222 : 5
		buffer1_1_96_4x4_p_V_223 : 5
	State 15
		tmp : 1
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |     co_25_fu_314     |    0    |    29   |    13   |
|          |    tmp_456_fu_408    |    0    |    41   |    17   |
|          |    tmp_458_fu_439    |    0    |    38   |    16   |
|    add   |      h_22_fu_480     |    0    |    14   |    9    |
|          |    tmp_460_fu_494    |    0    |    47   |    19   |
|          |    tmp_461_fu_504    |    0    |    35   |    15   |
|          |      w_28_fu_531     |    0    |    14   |    9    |
|----------|----------------------|---------|---------|---------|
|    mux   |      tmp_fu_537      |    0    |   214   |    65   |
|----------|----------------------|---------|---------|---------|
|          |    tmp_452_fu_298    |    0    |    38   |    16   |
|    sub   |    tmp_455_fu_390    |    0    |    35   |    15   |
|          |    tmp_457_fu_433    |    0    |    47   |    19   |
|          |    tmp_459_fu_468    |    0    |    35   |    15   |
|----------|----------------------|---------|---------|---------|
|   urem   |      grp_fu_330      |    0    |    94   |    39   |
|----------|----------------------|---------|---------|---------|
|    mul   |      mul_fu_340      |    0    |    0    |    89   |
|----------|----------------------|---------|---------|---------|
|          |   exitcond3_fu_308   |    0    |    0    |    4    |
|   icmp   |   exitcond2_fu_474   |    0    |    0    |    1    |
|          |    exitcond_fu_525   |    0    |    0    |    1    |
|----------|----------------------|---------|---------|---------|
|          |    tmp_1481_fu_270   |    0    |    0    |    0    |
|   trunc  |    tmp_1485_fu_413   |    0    |    0    |    0    |
|          |    tmp_1486_fu_444   |    0    |    0    |    0    |
|          |    tmp_1487_fu_456   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_s_fu_274     |    0    |    0    |    0    |
|          |    tmp_451_fu_286    |    0    |    0    |    0    |
|          |    tmp_1483_fu_360   |    0    |    0    |    0    |
|bitconcatenate|    tmp_1484_fu_375   |    0    |    0    |    0    |
|          |  p_shl6_cast_fu_417  |    0    |    0    |    0    |
|          |  p_shl7_cast_fu_425  |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_448  |    0    |    0    |    0    |
|          |  p_shl5_cast_fu_460  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   p_shl_cast_fu_282  |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_294  |    0    |    0    |    0    |
|          |   zext_cast_fu_336   |    0    |    0    |    0    |
|          |  arrayNo_cast_fu_356 |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_371  |    0    |    0    |    0    |
|   zext   |  p_shl3_cast_fu_386  |    0    |    0    |    0    |
|          | h_cast2_cast9_fu_400 |    0    |    0    |    0    |
|          |  h_cast2_cast_fu_404 |    0    |    0    |    0    |
|          | w_cast1_cast8_fu_486 |    0    |    0    |    0    |
|          |  w_cast1_cast_fu_490 |    0    |    0    |    0    |
|          | tmp_1407_cast_fu_499 |    0    |    0    |    0    |
|          | tmp_1408_cast_fu_509 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          | tmp_1393_cast_fu_304 |    0    |    0    |    0    |
|   sext   |    tmp_453_fu_367    |    0    |    0    |    0    |
|          |    tmp_454_fu_382    |    0    |    0    |    0    |
|          | tmp_1398_cast_fu_396 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect| p_lshr_f_cast_fu_320 |    0    |    0    |    0    |
|          |    tmp_1482_fu_346   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |   681   |   362   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      arrayNo_cast_reg_594      |    9   |
|buffer1_1_96_4x4_p_V_201_reg_632|    9   |
|buffer1_1_96_4x4_p_V_202_reg_637|    9   |
|buffer1_1_96_4x4_p_V_203_reg_642|    9   |
|buffer1_1_96_4x4_p_V_204_reg_647|    9   |
|buffer1_1_96_4x4_p_V_205_reg_652|    9   |
|buffer1_1_96_4x4_p_V_206_reg_657|    9   |
|buffer1_1_96_4x4_p_V_207_reg_662|    9   |
|buffer1_1_96_4x4_p_V_208_reg_667|    9   |
|buffer1_1_96_4x4_p_V_209_reg_672|    9   |
|buffer1_1_96_4x4_p_V_210_reg_677|    9   |
|buffer1_1_96_4x4_p_V_211_reg_682|    9   |
|  buffer1_1_96_4x4_p_V_reg_627  |    9   |
|          co_25_reg_578         |    8   |
|           co_reg_237           |    8   |
|          h_22_reg_617          |    3   |
|            h_reg_248           |    3   |
|      output_V_addr_reg_622     |   13   |
|      p_lshr_f_cast_reg_583     |    7   |
|      tmp_1393_cast_reg_570     |   13   |
|      tmp_1398_cast_reg_599     |   12   |
|        tmp_1481_reg_566        |    1   |
|        tmp_1482_reg_588        |    5   |
|         tmp_457_reg_604        |   14   |
|         tmp_459_reg_609        |   10   |
|           tmp_reg_695          |    8   |
|          w_28_reg_690          |    3   |
|            w_reg_259           |    3   |
+--------------------------------+--------+
|              Total             |   228  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_173 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_178 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_183 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_188 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_193 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_198 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_203 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_208 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_213 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_218 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_223 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_228 |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_330    |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   230  ||  20.644 ||   117   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   681  |   362  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   20   |    -   |   117  |
|  Register |    -   |    -   |   228  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   20   |   909  |   479  |
+-----------+--------+--------+--------+--------+
