// Seed: 2342663582
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    input  wor  id_2,
    input  tri1 id_3
);
  assign id_1 = 1 & 1;
  tri1 id_5 = id_2;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output wor id_2,
    input uwire id_3,
    input tri0 id_4,
    input tri id_5,
    input tri id_6,
    input supply0 id_7,
    input tri1 id_8,
    input uwire id_9,
    input tri1 id_10,
    output tri id_11,
    output wor id_12,
    output tri1 id_13
);
  wire id_15;
  module_0(
      id_8, id_11, id_4, id_4
  );
endmodule
