INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp06-Cache/cache/cache.gen/sources_1/ip/Tag_ram1/sim/Tag_ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp06-Cache/cache/cache.gen/sources_1/ip/Tag_ram0/sim/Tag_ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tag_ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp06-Cache/cache/cache.gen/sources_1/ip/Data_ram1/sim/Data_ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp06-Cache/cache/cache.gen/sources_1/ip/Data_ram0/sim/Data_ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp06-Cache/cache/cache.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/2020/OExp06-Cache/cache/cache.srcs/sim_1/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tb
