// Seed: 3655693505
module module_0 ();
endmodule
module module_1;
  id_1 :
  assert property (@(posedge id_1) -1)
  else $clog2(0);
  ;
  parameter id_2 = 1 - -1;
  module_0 modCall_1 ();
  wire id_3;
  ;
endmodule
module module_2 (
    output supply0 id_0,
    output supply0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input uwire id_4,
    output tri0 id_5,
    output tri0 id_6,
    input tri0 id_7,
    input supply0 id_8,
    output supply1 id_9,
    output tri id_10,
    input wire id_11,
    inout wire id_12,
    input tri1 id_13,
    output supply1 id_14,
    input tri1 id_15,
    output supply1 id_16,
    input supply1 id_17,
    input wor id_18
);
  initial begin : LABEL_0
    wait (1);
  end
  module_0 modCall_1 ();
  wire id_20, id_21;
endmodule
