Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 12 11:44:09 2022
| Host         : LAPTOP-MQNOE1QL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (20)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: M_game_state_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.813        0.000                      0                  309        0.099        0.000                      0                  309        4.500        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.813        0.000                      0                  309        0.099        0.000                      0                  309        4.500        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 M_game_state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 0.828ns (15.397%)  route 4.550ns (84.603%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.567     5.151    clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  M_game_state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  M_game_state_q_reg/Q
                         net (fo=1, routed)           0.740     6.347    p_0_in[23]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.443 r  p_0_in[23]_BUFG_inst/O
                         net (fo=56, routed)          2.220     8.663    button_cond/p_0_in[0]
    SLICE_X45Y50         LUT3 (Prop_lut3_I0_O)        0.124     8.787 f  button_cond/M_val_q[3]_i_2__0/O
                         net (fo=9, routed)           1.199     9.986    reset_cond/M_val_q_reg[3]
    SLICE_X39Y44         LUT4 (Prop_lut4_I1_O)        0.152    10.138 r  reset_cond/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.391    10.529    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]_0[0]
    SLICE_X38Y44         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.445    14.850    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.732    14.342    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.342    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 M_game_state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 0.828ns (15.397%)  route 4.550ns (84.603%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.567     5.151    clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  M_game_state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  M_game_state_q_reg/Q
                         net (fo=1, routed)           0.740     6.347    p_0_in[23]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.443 r  p_0_in[23]_BUFG_inst/O
                         net (fo=56, routed)          2.220     8.663    button_cond/p_0_in[0]
    SLICE_X45Y50         LUT3 (Prop_lut3_I0_O)        0.124     8.787 f  button_cond/M_val_q[3]_i_2__0/O
                         net (fo=9, routed)           1.199     9.986    reset_cond/M_val_q_reg[3]
    SLICE_X39Y44         LUT4 (Prop_lut4_I1_O)        0.152    10.138 r  reset_cond/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.391    10.529    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]_0[0]
    SLICE_X38Y44         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.445    14.850    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.732    14.342    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.342    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 M_game_state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 0.828ns (15.397%)  route 4.550ns (84.603%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.567     5.151    clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  M_game_state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  M_game_state_q_reg/Q
                         net (fo=1, routed)           0.740     6.347    p_0_in[23]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.443 r  p_0_in[23]_BUFG_inst/O
                         net (fo=56, routed)          2.220     8.663    button_cond/p_0_in[0]
    SLICE_X45Y50         LUT3 (Prop_lut3_I0_O)        0.124     8.787 f  button_cond/M_val_q[3]_i_2__0/O
                         net (fo=9, routed)           1.199     9.986    reset_cond/M_val_q_reg[3]
    SLICE_X39Y44         LUT4 (Prop_lut4_I1_O)        0.152    10.138 r  reset_cond/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.391    10.529    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]_0[0]
    SLICE_X38Y44         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.445    14.850    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.732    14.342    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.342    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 M_game_state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 0.828ns (15.397%)  route 4.550ns (84.603%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.567     5.151    clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  M_game_state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  M_game_state_q_reg/Q
                         net (fo=1, routed)           0.740     6.347    p_0_in[23]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.443 r  p_0_in[23]_BUFG_inst/O
                         net (fo=56, routed)          2.220     8.663    button_cond/p_0_in[0]
    SLICE_X45Y50         LUT3 (Prop_lut3_I0_O)        0.124     8.787 f  button_cond/M_val_q[3]_i_2__0/O
                         net (fo=9, routed)           1.199     9.986    reset_cond/M_val_q_reg[3]
    SLICE_X39Y44         LUT4 (Prop_lut4_I1_O)        0.152    10.138 r  reset_cond/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.391    10.529    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]_0[0]
    SLICE_X38Y44         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.445    14.850    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X38Y44         FDRE (Setup_fdre_C_R)       -0.732    14.342    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.342    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 M_game_state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 0.800ns (15.001%)  route 4.533ns (84.999%))
  Logic Levels:           3  (BUFG=1 LUT3=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.567     5.151    clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  M_game_state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  M_game_state_q_reg/Q
                         net (fo=1, routed)           0.740     6.347    p_0_in[23]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.443 f  p_0_in[23]_BUFG_inst/O
                         net (fo=56, routed)          2.220     8.663    button_cond/p_0_in[0]
    SLICE_X45Y50         LUT3 (Prop_lut3_I0_O)        0.124     8.787 r  button_cond/M_val_q[3]_i_2__0/O
                         net (fo=9, routed)           0.739     9.526    reset_btn_cond/M_board_state_q_reg[0]
    SLICE_X39Y49         LUT3 (Prop_lut3_I2_O)        0.124     9.650 r  reset_btn_cond/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.835    10.485    reset_btn_cond_n_1
    SLICE_X44Y51         FDSE                                         r  M_board_state_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.439    14.843    clk_IBUF_BUFG
    SLICE_X44Y51         FDSE                                         r  M_board_state_q_reg[3]/C
                         clock pessimism              0.179    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X44Y51         FDSE (Setup_fdse_C_CE)      -0.205    14.782    M_board_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -10.485    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 M_game_state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 0.800ns (15.001%)  route 4.533ns (84.999%))
  Logic Levels:           3  (BUFG=1 LUT3=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.567     5.151    clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  M_game_state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  M_game_state_q_reg/Q
                         net (fo=1, routed)           0.740     6.347    p_0_in[23]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.443 f  p_0_in[23]_BUFG_inst/O
                         net (fo=56, routed)          2.220     8.663    button_cond/p_0_in[0]
    SLICE_X45Y50         LUT3 (Prop_lut3_I0_O)        0.124     8.787 r  button_cond/M_val_q[3]_i_2__0/O
                         net (fo=9, routed)           0.739     9.526    reset_btn_cond/M_board_state_q_reg[0]
    SLICE_X39Y49         LUT3 (Prop_lut3_I2_O)        0.124     9.650 r  reset_btn_cond/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.835    10.485    reset_btn_cond_n_1
    SLICE_X44Y51         FDSE                                         r  M_board_state_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.439    14.843    clk_IBUF_BUFG
    SLICE_X44Y51         FDSE                                         r  M_board_state_q_reg[7]/C
                         clock pessimism              0.179    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X44Y51         FDSE (Setup_fdse_C_CE)      -0.205    14.782    M_board_state_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -10.485    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 M_game_state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.236ns  (logic 0.800ns (15.278%)  route 4.436ns (84.722%))
  Logic Levels:           3  (BUFG=1 LUT3=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.567     5.151    clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  M_game_state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  M_game_state_q_reg/Q
                         net (fo=1, routed)           0.740     6.347    p_0_in[23]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.443 f  p_0_in[23]_BUFG_inst/O
                         net (fo=56, routed)          2.220     8.663    button_cond/p_0_in[0]
    SLICE_X45Y50         LUT3 (Prop_lut3_I0_O)        0.124     8.787 r  button_cond/M_val_q[3]_i_2__0/O
                         net (fo=9, routed)           0.739     9.526    reset_btn_cond/M_board_state_q_reg[0]
    SLICE_X39Y49         LUT3 (Prop_lut3_I2_O)        0.124     9.650 r  reset_btn_cond/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.738    10.388    reset_btn_cond_n_1
    SLICE_X42Y50         FDSE                                         r  M_board_state_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.438    14.842    clk_IBUF_BUFG
    SLICE_X42Y50         FDSE                                         r  M_board_state_q_reg[0]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X42Y50         FDSE (Setup_fdse_C_CE)      -0.169    14.817    M_board_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 M_game_state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.236ns  (logic 0.800ns (15.278%)  route 4.436ns (84.722%))
  Logic Levels:           3  (BUFG=1 LUT3=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.567     5.151    clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  M_game_state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  M_game_state_q_reg/Q
                         net (fo=1, routed)           0.740     6.347    p_0_in[23]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.443 f  p_0_in[23]_BUFG_inst/O
                         net (fo=56, routed)          2.220     8.663    button_cond/p_0_in[0]
    SLICE_X45Y50         LUT3 (Prop_lut3_I0_O)        0.124     8.787 r  button_cond/M_val_q[3]_i_2__0/O
                         net (fo=9, routed)           0.739     9.526    reset_btn_cond/M_board_state_q_reg[0]
    SLICE_X39Y49         LUT3 (Prop_lut3_I2_O)        0.124     9.650 r  reset_btn_cond/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.738    10.388    reset_btn_cond_n_1
    SLICE_X42Y50         FDSE                                         r  M_board_state_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.438    14.842    clk_IBUF_BUFG
    SLICE_X42Y50         FDSE                                         r  M_board_state_q_reg[5]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X42Y50         FDSE (Setup_fdse_C_CE)      -0.169    14.817    M_board_state_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 M_game_state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 0.800ns (15.546%)  route 4.346ns (84.454%))
  Logic Levels:           3  (BUFG=1 LUT3=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.567     5.151    clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  M_game_state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  M_game_state_q_reg/Q
                         net (fo=1, routed)           0.740     6.347    p_0_in[23]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.443 f  p_0_in[23]_BUFG_inst/O
                         net (fo=56, routed)          2.220     8.663    button_cond/p_0_in[0]
    SLICE_X45Y50         LUT3 (Prop_lut3_I0_O)        0.124     8.787 r  button_cond/M_val_q[3]_i_2__0/O
                         net (fo=9, routed)           0.739     9.526    reset_btn_cond/M_board_state_q_reg[0]
    SLICE_X39Y49         LUT3 (Prop_lut3_I2_O)        0.124     9.650 r  reset_btn_cond/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.648    10.297    reset_btn_cond_n_1
    SLICE_X41Y50         FDSE                                         r  M_board_state_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.438    14.842    clk_IBUF_BUFG
    SLICE_X41Y50         FDSE                                         r  M_board_state_q_reg[2]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X41Y50         FDSE (Setup_fdse_C_CE)      -0.205    14.781    M_board_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 M_game_state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 0.800ns (15.546%)  route 4.346ns (84.454%))
  Logic Levels:           3  (BUFG=1 LUT3=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.567     5.151    clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  M_game_state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  M_game_state_q_reg/Q
                         net (fo=1, routed)           0.740     6.347    p_0_in[23]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.443 f  p_0_in[23]_BUFG_inst/O
                         net (fo=56, routed)          2.220     8.663    button_cond/p_0_in[0]
    SLICE_X45Y50         LUT3 (Prop_lut3_I0_O)        0.124     8.787 r  button_cond/M_val_q[3]_i_2__0/O
                         net (fo=9, routed)           0.739     9.526    reset_btn_cond/M_board_state_q_reg[0]
    SLICE_X39Y49         LUT3 (Prop_lut3_I2_O)        0.124     9.650 r  reset_btn_cond/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.648    10.297    reset_btn_cond_n_1
    SLICE_X41Y50         FDSE                                         r  M_board_state_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.438    14.842    clk_IBUF_BUFG
    SLICE_X41Y50         FDSE                                         r  M_board_state_q_reg[9]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X41Y50         FDSE (Setup_fdse_C_CE)      -0.205    14.781    M_board_state_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                  4.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 reset_btn_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_btn_cond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.564     1.508    reset_btn_cond/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  reset_btn_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  reset_btn_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.126     1.798    reset_btn_cond/M_ctr_q_reg[14]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  reset_btn_cond/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.954    reset_btn_cond/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.007 r  reset_btn_cond/M_ctr_q_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.007    reset_btn_cond/M_ctr_q_reg[16]_i_1__0_n_7
    SLICE_X38Y50         FDRE                                         r  reset_btn_cond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.830     2.020    reset_btn_cond/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  reset_btn_cond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.909    reset_btn_cond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 reset_btn_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_btn_cond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.564     1.508    reset_btn_cond/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  reset_btn_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  reset_btn_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.126     1.798    reset_btn_cond/M_ctr_q_reg[14]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  reset_btn_cond/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.954    reset_btn_cond/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.020 r  reset_btn_cond/M_ctr_q_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.020    reset_btn_cond/M_ctr_q_reg[16]_i_1__0_n_5
    SLICE_X38Y50         FDRE                                         r  reset_btn_cond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.830     2.020    reset_btn_cond/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  reset_btn_cond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.909    reset_btn_cond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 reset_btn_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_btn_cond/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.564     1.508    reset_btn_cond/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  reset_btn_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  reset_btn_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.126     1.798    reset_btn_cond/M_ctr_q_reg[14]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  reset_btn_cond/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.954    reset_btn_cond/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.043 r  reset_btn_cond/M_ctr_q_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.043    reset_btn_cond/M_ctr_q_reg[16]_i_1__0_n_6
    SLICE_X38Y50         FDRE                                         r  reset_btn_cond/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.830     2.020    reset_btn_cond/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  reset_btn_cond/M_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.909    reset_btn_cond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 reset_btn_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_btn_cond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.564     1.508    reset_btn_cond/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  reset_btn_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  reset_btn_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.126     1.798    reset_btn_cond/M_ctr_q_reg[14]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  reset_btn_cond/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.954    reset_btn_cond/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.045 r  reset_btn_cond/M_ctr_q_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.045    reset_btn_cond/M_ctr_q_reg[16]_i_1__0_n_4
    SLICE_X38Y50         FDRE                                         r  reset_btn_cond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.830     2.020    reset_btn_cond/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  reset_btn_cond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.909    reset_btn_cond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 diff_btn_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diff_btn_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.606%)  route 0.117ns (45.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.563     1.507    diff_btn_cond/sync/clk_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  diff_btn_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  diff_btn_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.117     1.765    diff_btn_cond/sync/M_pipe_d__1[1]
    SLICE_X38Y43         FDRE                                         r  diff_btn_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.832     2.022    diff_btn_cond/sync/clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  diff_btn_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.059     1.601    diff_btn_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 initial_states/M_counter_q_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.428%)  route 0.388ns (67.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.562     1.506    initial_states/clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  initial_states/M_counter_q_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  initial_states/M_counter_q_reg[1]__0/Q
                         net (fo=11, routed)          0.388     2.034    alu_machine/inverter_module/out1[1]
    SLICE_X41Y48         LUT6 (Prop_lut6_I4_O)        0.045     2.079 r  alu_machine/inverter_module/M_board_state_q[8]_i_1/O
                         net (fo=1, routed)           0.000     2.079    M_board_state_d[8]
    SLICE_X41Y48         FDSE                                         r  M_board_state_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.834     2.024    clk_IBUF_BUFG
    SLICE_X41Y48         FDSE                                         r  M_board_state_q_reg[8]/C
                         clock pessimism             -0.246     1.778    
    SLICE_X41Y48         FDSE (Hold_fdse_C_D)         0.091     1.869    M_board_state_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 initial_states/M_counter_q_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.407%)  route 0.388ns (67.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.564     1.508    initial_states/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  initial_states/M_counter_q_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  initial_states/M_counter_q_reg[0]__0/Q
                         net (fo=16, routed)          0.388     2.037    initial_states/out1[0]
    SLICE_X43Y50         LUT6 (Prop_lut6_I1_O)        0.045     2.082 r  initial_states/M_board_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.082    M_board_state_d[1]
    SLICE_X43Y50         FDSE                                         r  M_board_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.832     2.021    clk_IBUF_BUFG
    SLICE_X43Y50         FDSE                                         r  M_board_state_q_reg[1]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X43Y50         FDSE (Hold_fdse_C_D)         0.091     1.867    M_board_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 initial_states/M_counter_q_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.594%)  route 0.205ns (52.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.564     1.508    initial_states/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  initial_states/M_counter_q_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  initial_states/M_counter_q_reg[0]__0/Q
                         net (fo=16, routed)          0.205     1.853    initial_states/out1[0]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.898 r  initial_states/M_board_state_q[15]_i_2/O
                         net (fo=1, routed)           0.000     1.898    M_board_state_d[15]
    SLICE_X42Y49         FDRE                                         r  M_board_state_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.834     2.024    clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  M_board_state_q_reg[15]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.120     1.664    M_board_state_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 reset_btn_detector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.227%)  route 0.163ns (46.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.564     1.508    reset_btn_detector/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  reset_btn_detector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  reset_btn_detector/M_last_q_reg/Q
                         net (fo=22, routed)          0.163     1.812    initial_states/M_last_q
    SLICE_X40Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.857 r  initial_states/M_board_state_q[11]_i_1/O
                         net (fo=1, routed)           0.000     1.857    M_board_state_d[11]
    SLICE_X40Y49         FDRE                                         r  M_board_state_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.834     2.024    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  M_board_state_q_reg[11]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.092     1.613    M_board_state_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 initial_states/M_counter_q_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.980%)  route 0.434ns (70.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.562     1.506    initial_states/clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  initial_states/M_counter_q_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  initial_states/M_counter_q_reg[1]__0/Q
                         net (fo=11, routed)          0.434     2.081    initial_states/out1[1]
    SLICE_X43Y48         LUT6 (Prop_lut6_I1_O)        0.045     2.126 r  initial_states/M_board_state_q[12]_i_1/O
                         net (fo=1, routed)           0.000     2.126    M_board_state_d[12]
    SLICE_X43Y48         FDSE                                         r  M_board_state_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.834     2.024    clk_IBUF_BUFG
    SLICE_X43Y48         FDSE                                         r  M_board_state_q_reg[12]/C
                         clock pessimism             -0.246     1.778    
    SLICE_X43Y48         FDSE (Hold_fdse_C_D)         0.091     1.869    M_board_state_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X42Y50   M_board_state_q_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X40Y49   M_board_state_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y49   M_board_state_q_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X43Y48   M_board_state_q_reg[12]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X43Y49   M_board_state_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y49   M_board_state_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y49   M_board_state_q_reg[15]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X43Y50   M_board_state_q_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X41Y50   M_board_state_q_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y50   M_board_state_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X43Y50   M_board_state_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X41Y50   M_board_state_q_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y50   M_board_state_q_reg[5]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X43Y50   M_board_state_q_reg[6]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X41Y50   M_board_state_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y50   reset_btn_cond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y50   reset_btn_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y50   reset_btn_cond/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y50   reset_btn_cond/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X42Y50   M_board_state_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X40Y49   M_board_state_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y49   M_board_state_q_reg[11]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X43Y48   M_board_state_q_reg[12]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X43Y49   M_board_state_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y49   M_board_state_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y49   M_board_state_q_reg[15]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X43Y50   M_board_state_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X41Y50   M_board_state_q_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X44Y49   M_board_state_q_reg[4]/C



