module correr_derecha_logico #(parameter N = 8)(input logic [N-1:0] A,
													  output logic [N-1:0] shift_right_out);

assign shift_right_out = A >> 1;


endmodule 