
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000360                       # Number of seconds simulated
sim_ticks                                   359873500                       # Number of ticks simulated
final_tick                               2267536741500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              177265148                       # Simulator instruction rate (inst/s)
host_op_rate                                177260495                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              342650305                       # Simulator tick rate (ticks/s)
host_mem_usage                                 835224                       # Number of bytes of host memory used
host_seconds                                     1.05                       # Real time elapsed on the host
sim_insts                                   186165969                       # Number of instructions simulated
sim_ops                                     186165969                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus04.inst       109376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data        86592                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst        34240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data        10432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst       106816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data       393536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            740992                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst       109376                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst        34240                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst       106816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       250432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       170496                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         170496                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst         1709                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data         1353                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst          535                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data          163                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst         1669                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data         6149                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              11578                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         2664                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2664                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus04.inst    303929020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data    240617884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst     95144544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data     28987964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst    296815409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data   1093539813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           2059034633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst    303929020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst     95144544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst    296815409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       695888972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      473766476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           473766476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      473766476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst    303929020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data    240617884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst     95144544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data     28987964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst    296815409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data   1093539813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          2532801109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus04.inst        14272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data       119488                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.inst          704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data        69504                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.inst          960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data       199744                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            404736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst        14272                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus05.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus06.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        15936                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       401728                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         401728                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst          223                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data         1867                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data         1086                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data         3121                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               6324                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         6277                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              6277                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus04.inst     39658380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data    332027782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.inst      1956243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data    193134532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.inst      2667604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data    555039479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data       177840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1124661860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst     39658380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus05.inst      1956243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus06.inst      2667604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        44282227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1116303368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1116303368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1116303368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst     39658380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data    332027782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.inst      1956243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data    193134532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.inst      2667604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data    555039479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data       177840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          2240965228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0              362766500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total          362931000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                    1                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements               2                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         436.855569                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   436.280298                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data     0.575270                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.852110                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.001124                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.853234                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data           75                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data           54                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data            3                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data            2                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data          129                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data          129                       # number of overall hits
system.cpu00.dcache.overall_hits::total           129                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data            3                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            1                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.cpu00.dcache.overall_misses::total            3                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data          132                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data          132                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements               0                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst          370                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst          370                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst          370                       # number of overall hits
system.cpu00.icache.overall_hits::total           370                       # number of overall hits
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst          370                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst          370                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              362766500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          362931000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                    1                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 1                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               1                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         312.428003                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   311.853087                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data     0.574916                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.609088                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.001123                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.610211                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data           75                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data           54                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            3                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            2                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          129                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          129                       # number of overall hits
system.cpu01.dcache.overall_hits::total           129                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data            3                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            1                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            2                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data            3                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data            3                       # number of overall misses
system.cpu01.dcache.overall_misses::total            3                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          132                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          132                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          497                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst          370                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst          370                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst          370                       # number of overall hits
system.cpu01.icache.overall_hits::total           370                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst          370                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst          370                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              362766500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          362931000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                    1                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements               1                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         232.510176                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   231.935615                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data     0.574562                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.452999                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.001122                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.454121                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          150                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          150                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.292969                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data           75                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data           54                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data            3                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data            2                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data          129                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data          129                       # number of overall hits
system.cpu02.dcache.overall_hits::total           129                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data            3                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data            1                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data            2                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data            3                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data            3                       # number of overall misses
system.cpu02.dcache.overall_misses::total            3                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data          132                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data          132                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu02.dcache.writebacks::total               1                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst          370                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst          370                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst          370                       # number of overall hits
system.cpu02.icache.overall_hits::total           370                       # number of overall hits
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst          370                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst          370                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              362712500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          362877000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                    1                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements               2                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         451.729676                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs                14                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   451.155469                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data     0.574207                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.881163                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.001121                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.882285                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data           75                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data           54                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data            3                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data            2                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data          129                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data          129                       # number of overall hits
system.cpu03.dcache.overall_hits::total           129                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data            3                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data            1                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data            2                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data            3                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data            3                       # number of overall misses
system.cpu03.dcache.overall_misses::total            3                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data          132                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data          132                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu03.dcache.writebacks::total               1                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst          370                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst          370                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst          370                       # number of overall hits
system.cpu03.icache.overall_hits::total           370                       # number of overall hits
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst          370                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst          370                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      570                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    162     47.65%     47.65% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.29%     47.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   177     52.06%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                340                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 324                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0              141257500     91.48%     91.48% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.11%     91.59% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              12994000      8.41%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total          154416000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                   1      0.28%      0.28% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  12      3.31%      3.58% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.28%      3.86% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 321     88.43%     92.29% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.28%     92.56% # number of callpals executed
system.cpu04.kern.callpal::rti                     18      4.96%     97.52% # number of callpals executed
system.cpu04.kern.callpal::callsys                  9      2.48%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  363                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                18                      
system.cpu04.kern.mode_good::user                  17                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel         62917000     75.79%     75.79% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           20102000     24.21%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            4896                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         466.298037                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             67505                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            4896                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           13.787786                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    24.112274                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   442.185762                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.047094                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.863644                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.910738                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          420                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          131486                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         131486                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        31309                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         31309                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        25775                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        25775                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          506                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          506                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          585                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          585                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        57084                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          57084                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        57084                       # number of overall hits
system.cpu04.dcache.overall_hits::total         57084                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         2861                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2861                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         2125                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2125                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          101                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           21                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         4986                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4986                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         4986                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4986                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        34170                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        34170                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        27900                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        27900                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        62070                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        62070                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        62070                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        62070                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.083728                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.083728                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.076165                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.076165                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.034653                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.034653                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.080329                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.080329                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.080329                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.080329                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         2985                       # number of writebacks
system.cpu04.dcache.writebacks::total            2985                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            2441                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999373                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            269954                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            2441                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          110.591561                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    26.397647                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   485.601727                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.051558                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.948441                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          343724                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         343724                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       168199                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        168199                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       168199                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         168199                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       168199                       # number of overall hits
system.cpu04.icache.overall_hits::total        168199                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         2442                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2442                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         2442                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2442                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         2442                       # number of overall misses
system.cpu04.icache.overall_misses::total         2442                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       170641                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       170641                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       170641                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       170641                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       170641                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       170641                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.014311                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.014311                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.014311                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.014311                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.014311                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.014311                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         2441                       # number of writebacks
system.cpu04.icache.writebacks::total            2441                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      790                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                     98     47.57%     47.57% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     2      0.97%     48.54% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   106     51.46%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                206                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      98     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      2      1.02%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     96     48.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 196                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              355972500     98.06%     98.06% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                330500      0.09%     98.15% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               6724500      1.85%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          363027500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.905660                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.951456                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.36%      0.36% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  58     20.86%     21.22% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      1.44%     22.66% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 135     48.56%     71.22% # number of callpals executed
system.cpu05.kern.callpal::rdps                     1      0.36%     71.58% # number of callpals executed
system.cpu05.kern.callpal::rti                     69     24.82%     96.40% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      3.24%     99.64% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.36%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  278                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             127                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       1920798500     99.58%     99.58% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user            8186500      0.42%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            1870                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         424.637271                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             39800                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1870                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           21.283422                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    64.951833                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   359.685438                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.126859                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.702511                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.829370                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           81941                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          81941                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        23769                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         23769                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        12959                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        12959                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          443                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          443                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          455                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          455                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        36728                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          36728                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        36728                       # number of overall hits
system.cpu05.dcache.overall_hits::total         36728                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         1548                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1548                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          645                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          645                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           33                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           20                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         2193                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2193                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         2193                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2193                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.061145                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.061145                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.047413                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.047413                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.056345                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.056345                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.056345                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.056345                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          815                       # number of writebacks
system.cpu05.dcache.writebacks::total             815                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1283                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            109532                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1283                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           85.371785                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   196.122550                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   315.877450                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.383052                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.616948                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          286325                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         286325                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       141238                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        141238                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       141238                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         141238                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       141238                       # number of overall hits
system.cpu05.icache.overall_hits::total        141238                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1283                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1283                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1283                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1283                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1283                       # number of overall misses
system.cpu05.icache.overall_misses::total         1283                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       142521                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       142521                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       142521                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       142521                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.009002                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.009002                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1283                       # number of writebacks
system.cpu05.icache.writebacks::total            1283                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      0                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1220                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    250     50.20%     50.20% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.20%     50.40% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   247     49.60%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                498                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 496                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0              558670500     98.28%     98.28% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                112000      0.02%     98.30% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               9664000      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total          568446500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu06.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu06.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu06.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu06.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   12                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  15      2.57%      2.57% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  53      9.08%     11.64% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 397     67.98%     79.62% # number of callpals executed
system.cpu06.kern.callpal::rdps                     1      0.17%     79.79% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.17%     79.97% # number of callpals executed
system.cpu06.kern.callpal::rti                    100     17.12%     97.09% # number of callpals executed
system.cpu06.kern.callpal::callsys                 15      2.57%     99.66% # number of callpals executed
system.cpu06.kern.callpal::imb                      2      0.34%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  584                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                96                      
system.cpu06.kern.mode_good::user                  97                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       1708598500     95.77%     95.77% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           75503500      4.23%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           12294                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         425.851019                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            155492                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           12294                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           12.647796                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   107.562589                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   318.288430                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.210083                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.621657                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.831740                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          357106                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         357106                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        77162                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         77162                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        80074                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        80074                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1250                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       157236                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         157236                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       157236                       # number of overall hits
system.cpu06.dcache.overall_hits::total        157236                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         5614                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         5614                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         6858                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         6858                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          127                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           29                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        12472                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        12472                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        12472                       # number of overall misses
system.cpu06.dcache.overall_misses::total        12472                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.067822                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.067822                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.073491                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.073491                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.073491                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.073491                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         8095                       # number of writebacks
system.cpu06.dcache.writebacks::total            8095                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            4455                       # number of replacements
system.cpu06.icache.tags.tagsinuse         511.875805                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            347891                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4455                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           78.090011                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   206.316319                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst   305.559486                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.402962                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst     0.596796                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          917209                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         917209                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       451919                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        451919                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       451919                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         451919                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       451919                       # number of overall hits
system.cpu06.icache.overall_hits::total        451919                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         4457                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4457                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         4457                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4457                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         4457                       # number of overall misses
system.cpu06.icache.overall_misses::total         4457                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       456376                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       456376                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       456376                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       456376                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.009766                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.009766                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         4455                       # number of writebacks
system.cpu06.icache.writebacks::total            4455                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              362766500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          362931000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                    1                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         352.188665                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   351.043679                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data     1.144986                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.685632                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.002236                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.687868                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data           75                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data           52                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data            3                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            1                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          127                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          127                       # number of overall hits
system.cpu07.dcache.overall_hits::total           127                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data            3                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            2                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            1                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data            5                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data            5                       # number of overall misses
system.cpu07.dcache.overall_misses::total            5                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          132                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          132                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          506                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst          370                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst          370                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst          370                       # number of overall hits
system.cpu07.icache.overall_hits::total           370                       # number of overall hits
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst          370                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst          370                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              362766500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          362931000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                    1                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements               2                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         363.451803                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   362.307085                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data     1.144718                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.707631                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.002236                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.709867                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data           75                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data           54                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data            3                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            2                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data          129                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data          129                       # number of overall hits
system.cpu08.dcache.overall_hits::total           129                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data            3                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            1                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data            3                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data            3                       # number of overall misses
system.cpu08.dcache.overall_misses::total            3                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data          132                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data          132                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst          511                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst          370                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst          370                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst          370                       # number of overall hits
system.cpu08.icache.overall_hits::total           370                       # number of overall hits
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst          370                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst          370                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0              362766500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total          362931000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                    1                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements               1                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         406.266745                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   405.122382                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data     1.144363                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.791255                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.002235                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.793490                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data           75                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data           54                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data            3                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            2                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data          129                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data          129                       # number of overall hits
system.cpu09.dcache.overall_hits::total           129                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data            3                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            1                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            2                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data            3                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data            3                       # number of overall misses
system.cpu09.dcache.overall_misses::total            3                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data          132                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data          132                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu09.dcache.writebacks::total               1                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst          370                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst          370                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst          370                       # number of overall hits
system.cpu09.icache.overall_hits::total           370                       # number of overall hits
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst          370                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst          370                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              362766500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          362931000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                    1                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               1                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         398.091741                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   396.947732                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data     1.144009                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.775289                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.002234                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.777523                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data           75                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data           54                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data            3                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            2                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          129                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          129                       # number of overall hits
system.cpu10.dcache.overall_hits::total           129                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data            3                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            1                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.cpu10.dcache.overall_misses::total            3                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          132                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          132                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          425                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst          370                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst          370                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst          370                       # number of overall hits
system.cpu10.icache.overall_hits::total           370                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst          370                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst          370                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              362766500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          362931000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                    1                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               1                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         392.998788                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   391.855134                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data     1.143655                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.765342                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.002234                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767576                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data           75                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data           54                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data            3                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            2                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          129                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          129                       # number of overall hits
system.cpu11.dcache.overall_hits::total           129                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data            3                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            1                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            2                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data            3                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data            3                       # number of overall misses
system.cpu11.dcache.overall_misses::total            3                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          132                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          132                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          425                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst          370                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst          370                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst          370                       # number of overall hits
system.cpu11.icache.overall_hits::total           370                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst          370                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst          370                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              362766500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          362931000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                    1                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               1                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         398.998658                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   397.855358                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data     1.143300                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.777061                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.002233                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.779294                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data           75                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data           54                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data            3                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            2                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          129                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          129                       # number of overall hits
system.cpu12.dcache.overall_hits::total           129                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data            3                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            1                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            2                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data            3                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data            3                       # number of overall misses
system.cpu12.dcache.overall_misses::total            3                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          132                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          132                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          425                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst          370                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst          370                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst          370                       # number of overall hits
system.cpu12.icache.overall_hits::total           370                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst          370                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst          370                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              362766500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          362931000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                    1                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               1                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         408.998527                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   407.855581                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data     1.142946                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.796593                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.002232                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.798825                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data           75                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data           52                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data            3                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            1                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          127                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          127                       # number of overall hits
system.cpu13.dcache.overall_hits::total           127                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data            3                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            2                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            1                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data            5                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data            5                       # number of overall misses
system.cpu13.dcache.overall_misses::total            5                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          132                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          132                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          425                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst          370                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst          370                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst          370                       # number of overall hits
system.cpu13.icache.overall_hits::total           370                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst          370                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst          370                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              362766500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          362931000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                    1                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               1                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         403.998397                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   402.855805                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data     1.142592                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.786828                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.002232                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.789059                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data           75                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data           53                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total           53                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data            3                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            1                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          128                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            128                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          128                       # number of overall hits
system.cpu14.dcache.overall_hits::total           128                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data            3                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            1                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            1                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data            4                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data            4                       # number of overall misses
system.cpu14.dcache.overall_misses::total            4                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          132                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          132                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          425                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst          370                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst          370                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst          370                       # number of overall hits
system.cpu14.icache.overall_hits::total           370                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst          370                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst          370                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                        4                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      1     25.00%     25.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2     50.00%     75.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                     1     25.00%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                  4                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       1     25.00%     25.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     50.00%     75.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      1     25.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                   4                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              362721500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                 14500      0.00%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          362931000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                   2     66.67%     66.67% # number of callpals executed
system.cpu15.kern.callpal::rti                      1     33.33%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                    3                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               1                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.132242                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   456.706712                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data     3.425530                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.892005                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.006690                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.898696                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses             342                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses            342                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data           89                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total            89                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data           59                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total           59                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            3                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            1                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          148                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            148                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          148                       # number of overall hits
system.cpu15.dcache.overall_hits::total           148                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data            3                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data            7                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           10                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           10                       # number of overall misses
system.cpu15.dcache.overall_misses::total           10                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          158                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          158                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          158                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          158                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          431                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses             920                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses            920                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst          460                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total           460                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst          460                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total            460                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst          460                       # number of overall hits
system.cpu15.icache.overall_hits::total           460                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst          460                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total          460                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst          460                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total          460                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      272                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         55442                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        24443                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         8731                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            8802                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         6855                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         1947                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp              18486                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                 26                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                26                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        11897                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         5063                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             5318                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              235                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             81                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             316                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              9395                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             9395                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           8182                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         10304                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side         6508                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side        14532                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side         3121                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side         5897                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side        11798                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side        36787                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  78724                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       260224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side       505936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side       117632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side       192792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side       469824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side      1322176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 2870032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            37569                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             93013                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.484825                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.281414                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   73354     78.86%     78.86% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   10703     11.51%     90.37% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    3146      3.38%     93.75% # Request fanout histogram
system.l2bus0.snoop_fanout::3                    1824      1.96%     95.71% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    1081      1.16%     96.88% # Request fanout histogram
system.l2bus0.snoop_fanout::5                     774      0.83%     97.71% # Request fanout histogram
system.l2bus0.snoop_fanout::6                     534      0.57%     98.28% # Request fanout histogram
system.l2bus0.snoop_fanout::7                    1546      1.66%     99.95% # Request fanout histogram
system.l2bus0.snoop_fanout::8                      51      0.05%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               93013                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests            72                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests           34                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            1370                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops          859                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops          511                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp                 33                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  8                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 8                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty            1                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict                3                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq                9                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             20                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp              29                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq                 1                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp                1                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq            33                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side           19                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                    146                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                    2304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            34835                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             34802                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.123355                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.840305                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   33399     95.97%     95.97% # Request fanout histogram
system.l2bus1.snoop_fanout::1                     877      2.52%     98.49% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      48      0.14%     98.63% # Request fanout histogram
system.l2bus1.snoop_fanout::3                      21      0.06%     98.69% # Request fanout histogram
system.l2bus1.snoop_fanout::4                      34      0.10%     98.78% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       3      0.01%     98.79% # Request fanout histogram
system.l2bus1.snoop_fanout::6                      78      0.22%     99.02% # Request fanout histogram
system.l2bus1.snoop_fanout::7                      98      0.28%     99.30% # Request fanout histogram
system.l2bus1.snoop_fanout::8                     244      0.70%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               34802                       # Request fanout histogram
system.l2cache0.tags.replacements               18818                       # number of replacements
system.l2cache0.tags.tagsinuse            4007.980775                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 21374                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               18818                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.135827                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1728.009246                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu02.inst     1.527730                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu02.data     1.604215                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu03.inst     0.886812                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.inst    17.753345                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data    37.838296                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst     1.064342                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.data     2.497215                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu07.inst     0.010372                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu07.data     1.003190                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst   398.980453                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   336.789364                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst   131.567367                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data   148.448225                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst   437.746107                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data   762.254496                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.421877                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu02.inst     0.000373                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu02.data     0.000392                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu03.inst     0.000217                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.inst     0.004334                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.009238                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000260                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.data     0.000610                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu07.inst     0.000003                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu07.data     0.000245                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.097407                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.082224                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.032121                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.036242                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.106872                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.186097                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.978511                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4040                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0         1008                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2941                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              425072                       # Number of tag accesses
system.l2cache0.tags.data_accesses             425072                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        11897                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        11897                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         5063                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         5063                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data          104                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus05.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            110                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data          223                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data           71                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data          503                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             797                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst          510                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst          735                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst         2773                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         4018                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data            1                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data         1068                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data          721                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data         2438                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data            1                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         4229                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.data            1                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst          510                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data         1291                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst          735                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data          792                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst         2773                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data         2941                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data            1                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               9044                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.data            1                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst          510                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data         1291                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst          735                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data          792                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst         2773                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data         2941                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data            1                       # number of overall hits
system.l2cache0.overall_hits::total              9044                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus04.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total           15                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data           10                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           14                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data         1709                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data          542                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data         6165                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          8416                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst         1932                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst          548                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst         1684                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         4164                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data         1605                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data          755                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data         3203                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         5563                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus04.inst         1932                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data         3314                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst          548                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data         1297                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst         1684                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data         9368                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            18143                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus04.inst         1932                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data         3314                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst          548                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data         1297                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst         1684                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data         9368                       # number of overall misses
system.l2cache0.overall_misses::total           18143                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        11897                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        11897                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         5063                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         5063                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data          109                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          125                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data         1932                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data          613                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data         6668                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         9213                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst         2442                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst         1283                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst         4457                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         8182                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data         2673                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data         1476                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data         5641                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         9792                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.data            1                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst         2442                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data         4605                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst         1283                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data         2089                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst         4457                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data        12309                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data            1                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          27187                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data            1                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst         2442                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data         4605                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst         1283                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data         2089                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst         4457                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data        12309                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data            1                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         27187                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.045872                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.120000                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.884576                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.884176                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.924565                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.913492                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.791155                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.427124                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.377833                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.508922                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.600449                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.511518                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.567807                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.568117                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.791155                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.719653                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.427124                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.620871                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.377833                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.761069                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.667341                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.791155                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.719653                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.427124                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.620871                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.377833                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.761069                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.667341                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           8952                       # number of writebacks
system.l2cache0.writebacks::total                8952                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                   2                       # number of replacements
system.l2cache1.tags.tagsinuse            3719.632960                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                     4                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                   2                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                       2                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   649.258095                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst           29                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data           28                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst  1967.428380                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.data  1039.802814                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu10.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu14.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu15.inst            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu15.data            2                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data     0.572736                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data     0.570919                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.158510                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.007080                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.006836                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.480329                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.data     0.253858                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu10.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu14.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu15.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu15.data     0.000488                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.000140                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.000139                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.908114                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3717                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         3093                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3          620                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.907471                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses                 439                       # Number of tag accesses
system.l2cache1.tags.data_accesses                439                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total           13                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus09.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total                 13                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus09.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data            1                       # number of overall hits
system.l2cache1.overall_hits::total                13                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus13.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data            1                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data            6                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total            9                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           13                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total             1                       # number of ReadExReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data            4                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data            3                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total           13                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total               14                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.data            4                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data            4                       # number of overall misses
system.l2cache1.overall_misses::total              14                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.data            4                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data            5                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total             27                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data            4                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data            5                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total            27                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.750000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.800000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.518519                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.800000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.518519                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              9737                       # Transaction distribution
system.membus0.trans_dist::WriteReq                34                       # Transaction distribution
system.membus0.trans_dist::WriteResp               34                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         8952                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            6319                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             131                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq            89                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp             44                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             8593                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            8411                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         9737                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        30179                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        21792                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave           52                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        52023                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port           42                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           16                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total           58                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 52081                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       917888                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       815872                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave          208                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      1733968                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          640                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                1734672                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           18699                       # Total snoops (count)
system.membus0.snoop_fanout::samples            53469                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.349642                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.476861                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  34774     65.04%     65.04% # Request fanout histogram
system.membus0.snoop_fanout::3                  18695     34.96%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              53469                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              3076                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 8                       # Transaction distribution
system.membus1.trans_dist::WriteResp                8                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         6277                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            2062                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             109                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            52                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp             35                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             3430                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            3386                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         3076                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port           40                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side           60                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total          100                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        21419                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        21419                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 21519                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       814400                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       814400                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                 815360                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           19536                       # Total snoops (count)
system.membus1.snoop_fanout::samples            34776                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.558575                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.496564                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  15351     44.14%     44.14% # Request fanout histogram
system.membus1.snoop_fanout::2                  19425     55.86%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              34776                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         9340                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.826866                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs            5                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         9340                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000535                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    11.268404                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::cpu04.data     0.000425                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.163531                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.647637                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.inst     0.059065                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.792327                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.inst     0.074591                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     2.820884                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.704275                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::cpu04.data     0.000027                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.010221                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.040477                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.inst     0.003692                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.049520                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.inst     0.004662                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.176305                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.989179                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       133992                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       133992                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         6288                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         6288                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus05.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus06.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus06.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus06.data            3                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total            4                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus06.data            3                       # number of overall hits
system.numa_caches_downward0.overall_hits::total            4                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            1                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data            5                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data         1178                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data          539                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data         1672                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         3389                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst          223                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data          753                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.inst           13                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data          588                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.inst           15                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data         1475                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         3067                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst          223                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data         1931                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.inst           13                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data         1127                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.inst           15                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data         3147                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         6456                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst          223                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data         1931                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.inst           13                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data         1127                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.inst           15                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data         3147                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         6456                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         6288                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         6288                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data         1178                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data          540                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data         1673                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         3391                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst          223                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data          753                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data          588                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data         1477                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         3069                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst          223                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data         1931                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.inst           13                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data         1128                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.inst           15                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data         3150                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         6460                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst          223                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data         1931                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.inst           13                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data         1128                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.inst           15                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data         3150                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         6460                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data     0.998148                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data     0.999402                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999410                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data     0.998646                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999348                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.999113                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data     0.999048                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999381                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.999113                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data     0.999048                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999381                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         6285                       # number of writebacks
system.numa_caches_downward0.writebacks::total         6285                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements            1                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.429222                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs            1                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs            1                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::cpu08.inst     1.428252                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu09.inst           11                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu09.data            1                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.000946                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.000007                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::cpu08.inst     0.089266                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu09.inst     0.687500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu09.data     0.062500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.000059                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.839326                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses          202                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses          202                       # Number of data accesses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data            1                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total           10                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total           10                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::total           10                       # number of overall misses
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total           10                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total           10                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements            1                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.429222                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs            1                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs            1                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::cpu08.inst     1.428252                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu09.inst           11                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu09.data            1                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.000946                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.000007                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::cpu08.inst     0.089266                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu09.inst     0.687500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu09.data     0.062500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.000059                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.839326                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses          202                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses          202                       # Number of data accesses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data            1                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total           10                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total           10                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::total           10                       # number of overall misses
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total           10                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total           10                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         9331                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.821376                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            8                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         9331                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000857                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    11.167944                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::cpu04.data     0.001124                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.158839                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.670834                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.inst     0.045585                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.801572                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.inst     0.069135                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     2.906342                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.697996                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::cpu04.data     0.000070                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.009927                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.041927                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.inst     0.002849                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.050098                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.inst     0.004321                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.181646                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.988836                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       133917                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       133917                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         6285                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         6285                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus06.data            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus06.data            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus06.data            7                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            8                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus06.data            7                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            8                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            1                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data            5                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data         1177                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data          539                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data         1669                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         3385                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst          223                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data          753                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.inst           13                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data          588                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.inst           15                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data         1471                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         3063                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst          223                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data         1930                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.inst           13                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data         1127                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.inst           15                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data         3140                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         6448                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst          223                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data         1930                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.inst           13                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data         1127                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.inst           15                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data         3140                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         6448                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         6285                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         6285                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data         1178                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data          539                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data         1672                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         3389                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst          223                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data          753                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data          588                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data         1475                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         3067                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst          223                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data         1931                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.inst           13                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data         1127                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.inst           15                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data         3147                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         6456                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst          223                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data         1931                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.inst           13                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data         1127                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.inst           15                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data         3147                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         6456                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.999151                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data     0.998206                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.998820                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data     0.997288                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.998696                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.999482                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data     0.997776                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.998761                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.999482                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data     0.997776                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.998761                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         6277                       # number of writebacks
system.numa_caches_upward1.writebacks::total         6277                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits                59                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits                141                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits                79                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             4534661534                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts               370                       # Number of instructions committed
system.switch_cpus00.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts                351                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs                 142                       # number of memory refs
system.switch_cpus00.num_load_insts                82                       # Number of load instructions
system.switch_cpus00.num_store_insts               60                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     4532336703.050519                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     2324830.949481                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus00.Branches                      48                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total              370                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits                59                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                141                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits                79                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             4534661619                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts               370                       # Number of instructions committed
system.switch_cpus01.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts                351                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 142                       # number of memory refs
system.switch_cpus01.num_load_insts                82                       # Number of load instructions
system.switch_cpus01.num_store_insts               60                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     4532336788.006941                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     2324830.993059                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus01.Branches                      48                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total              370                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.write_hits                59                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.data_hits                141                       # DTB hits
system.switch_cpus02.dtb.data_misses                0                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus02.itb.fetch_hits                79                       # ITB hits
system.switch_cpus02.itb.fetch_misses               0                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             4534661704                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts               370                       # Number of instructions committed
system.switch_cpus02.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts                351                       # number of integer instructions
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs                 142                       # number of memory refs
system.switch_cpus02.num_load_insts                82                       # Number of load instructions
system.switch_cpus02.num_store_insts               60                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     4532336872.963363                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     2324831.036637                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus02.Branches                      48                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total              370                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.write_hits                59                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits                141                       # DTB hits
system.switch_cpus03.dtb.data_misses                0                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus03.itb.fetch_hits                79                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             4534661789                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts               370                       # Number of instructions committed
system.switch_cpus03.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts                351                       # number of integer instructions
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                 142                       # number of memory refs
system.switch_cpus03.num_load_insts                82                       # Number of load instructions
system.switch_cpus03.num_store_insts               60                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     4532336957.919785                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     2324831.080215                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus03.Branches                      48                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total              370                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              34663                       # DTB read hits
system.switch_cpus04.dtb.read_misses               90                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses           8137                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             28488                       # DTB write hits
system.switch_cpus04.dtb.write_misses              15                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses          4579                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              63151                       # DTB hits
system.switch_cpus04.dtb.data_misses              105                       # DTB misses
system.switch_cpus04.dtb.data_acv                   7                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          12716                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             43548                       # ITB hits
system.switch_cpus04.itb.fetch_misses              94                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         43642                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                 308138                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            170529                       # Number of instructions committed
system.switch_cpus04.committedOps              170529                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       164712                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses          245                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              4341                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        17799                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             164712                       # number of integer instructions
system.switch_cpus04.num_fp_insts                 245                       # number of float instructions
system.switch_cpus04.num_int_register_reads       227211                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       116707                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               63415                       # number of memory refs
system.switch_cpus04.num_load_insts             34867                       # Number of load instructions
system.switch_cpus04.num_store_insts            28548                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     235043.380438                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     73094.619562                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.237214                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.762786                       # Percentage of idle cycles
system.switch_cpus04.Branches                   23478                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         2828      1.66%      1.66% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu           99750     58.46%     60.11% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            169      0.10%     60.21% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     60.21% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd            30      0.02%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          35820     20.99%     81.22% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         28828     16.89%     98.12% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         3216      1.88%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           170641                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              25247                       # DTB read hits
system.switch_cpus05.dtb.read_misses              326                       # DTB read misses
system.switch_cpus05.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses           1824                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             13974                       # DTB write hits
system.switch_cpus05.dtb.write_misses              38                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              39221                       # DTB hits
system.switch_cpus05.dtb.data_misses              364                       # DTB misses
system.switch_cpus05.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus05.dtb.data_accesses           2699                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             23169                       # ITB hits
system.switch_cpus05.itb.fetch_misses             125                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         23294                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             4534662068                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            142136                       # Number of instructions committed
system.switch_cpus05.committedOps              142136                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       136789                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          297                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              2883                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        17898                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             136789                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 297                       # number of float instructions
system.switch_cpus05.num_int_register_reads       181272                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       103637                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               40329                       # number of memory refs
system.switch_cpus05.num_load_insts             26131                       # Number of load instructions
system.switch_cpus05.num_store_insts            14198                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3635954141.144624                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     898707926.855376                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.198186                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.801814                       # Percentage of idle cycles
system.switch_cpus05.Branches                   21878                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         2791      1.96%      1.96% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           91808     64.42%     66.38% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            111      0.08%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd            25      0.02%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             3      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          27178     19.07%     85.54% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         14207      9.97%     95.51% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         6398      4.49%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           142521                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              83593                       # DTB read hits
system.switch_cpus06.dtb.read_misses              372                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses          34074                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             88152                       # DTB write hits
system.switch_cpus06.dtb.write_misses             106                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             171745                       # DTB hits
system.switch_cpus06.dtb.data_misses              478                       # DTB misses
system.switch_cpus06.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus06.dtb.data_accesses          49590                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            162061                       # ITB hits
system.switch_cpus06.itb.fetch_misses             152                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        162213                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             4535073484                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            455893                       # Number of instructions committed
system.switch_cpus06.committedOps              455893                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       438900                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              8667                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        48447                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             438900                       # number of integer instructions
system.switch_cpus06.num_fp_insts                3618                       # number of float instructions
system.switch_cpus06.num_int_register_reads       630648                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       298010                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              172871                       # number of memory refs
system.switch_cpus06.num_load_insts             84433                       # Number of load instructions
system.switch_cpus06.num_store_insts            88438                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1658530065.622253                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     2876543418.377747                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.634288                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.365712                       # Percentage of idle cycles
system.switch_cpus06.Branches                   60008                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         9717      2.13%      2.13% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          260547     57.09%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            513      0.11%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd          1172      0.26%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv           227      0.05%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          86680     18.99%     78.63% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         88517     19.40%     98.03% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         9003      1.97%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           456376                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits                59                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                141                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits                79                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             4534662044                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts               370                       # Number of instructions committed
system.switch_cpus07.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts                351                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 142                       # number of memory refs
system.switch_cpus07.num_load_insts                82                       # Number of load instructions
system.switch_cpus07.num_store_insts               60                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     4532337212.789052                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     2324831.210948                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus07.Branches                      48                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total              370                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits                59                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits                141                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits                79                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             4534662129                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts               370                       # Number of instructions committed
system.switch_cpus08.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts                351                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                 142                       # number of memory refs
system.switch_cpus08.num_load_insts                82                       # Number of load instructions
system.switch_cpus08.num_store_insts               60                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     4532337297.745474                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     2324831.254526                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus08.Branches                      48                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total              370                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits                59                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits                141                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits                79                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             4534662214                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts               370                       # Number of instructions committed
system.switch_cpus09.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts                351                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                 142                       # number of memory refs
system.switch_cpus09.num_load_insts                82                       # Number of load instructions
system.switch_cpus09.num_store_insts               60                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     4532337382.701897                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     2324831.298104                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus09.Branches                      48                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total              370                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits                59                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                141                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits                79                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             4534662299                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts               370                       # Number of instructions committed
system.switch_cpus10.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts                351                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 142                       # number of memory refs
system.switch_cpus10.num_load_insts                82                       # Number of load instructions
system.switch_cpus10.num_store_insts               60                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     4532337467.658319                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     2324831.341682                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus10.Branches                      48                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total              370                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits                59                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                141                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits                79                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             4534662384                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts               370                       # Number of instructions committed
system.switch_cpus11.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts                351                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 142                       # number of memory refs
system.switch_cpus11.num_load_insts                82                       # Number of load instructions
system.switch_cpus11.num_store_insts               60                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     4532337552.614740                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2324831.385259                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus11.Branches                      48                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total              370                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits                59                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                141                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits                79                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             4534662469                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts               370                       # Number of instructions committed
system.switch_cpus12.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts                351                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 142                       # number of memory refs
system.switch_cpus12.num_load_insts                82                       # Number of load instructions
system.switch_cpus12.num_store_insts               60                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     4532337637.571163                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     2324831.428837                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus12.Branches                      48                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total              370                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits                59                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                141                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits                79                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             4534662554                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts               370                       # Number of instructions committed
system.switch_cpus13.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts                351                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 142                       # number of memory refs
system.switch_cpus13.num_load_insts                82                       # Number of load instructions
system.switch_cpus13.num_store_insts               60                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     4532337722.527585                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     2324831.472415                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus13.Branches                      48                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total              370                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits                59                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                141                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits                79                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             4534662639                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts               370                       # Number of instructions committed
system.switch_cpus14.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts                351                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 142                       # number of memory refs
system.switch_cpus14.num_load_insts                82                       # Number of load instructions
system.switch_cpus14.num_store_insts               60                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     4532337807.484007                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     2324831.515993                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus14.Branches                      48                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total              370                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                 97                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits                72                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                169                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits                97                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses            97                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             4534662814                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts               460                       # Number of instructions committed
system.switch_cpus15.committedOps                 460                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses          433                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                16                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts           36                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts                433                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads          580                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes          323                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 170                       # number of memory refs
system.switch_cpus15.num_load_insts                97                       # Number of load instructions
system.switch_cpus15.num_store_insts               73                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     4531770950.295334                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2891863.704666                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000638                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999362                       # Percentage of idle cycles
system.switch_cpus15.Branches                      60                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            2      0.43%      0.43% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu             251     54.57%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            108     23.48%     78.48% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite            74     16.09%     94.57% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess           25      5.43%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total              460                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           3077                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              8                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             8                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         6285                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         2398                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          101                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           41                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp           23                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          3433                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         3389                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         3077                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        21780                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        21780                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side           60                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total           60                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              21840                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       815424                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       815424                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              816128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        28894                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         44122                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.652260                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.476258                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               15343     34.77%     34.77% # Request fanout histogram
system.system_bus.snoop_fanout::2               28779     65.23%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           44122                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  4.207139                       # Number of seconds simulated
sim_ticks                                4207139073500                       # Number of ticks simulated
final_tick                               6475037336000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 569955                       # Simulator instruction rate (inst/s)
host_op_rate                                   569955                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              274814883                       # Simulator tick rate (ticks/s)
host_mem_usage                                 875160                       # Number of bytes of host memory used
host_seconds                                 15308.99                       # Real time elapsed on the host
sim_insts                                  8725438197                       # Number of instructions simulated
sim_ops                                    8725438197                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst       977728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data       411456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst       139520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data       293696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst     15020096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data     37375424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst       190656                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data       227584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst       358848                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data       449600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst       211264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data       410112                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst        51584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data       156672                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst       318912                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data       261824                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst       116160                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data        44224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst        57216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data        25024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.inst          384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data         1216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.inst          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.data         1536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.data          768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data         3072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data         1664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data       151360                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          57263744                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst       977728                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst       139520                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst     15020096                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst       190656                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst       358848                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst       211264                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst        51584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst       318912                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst       116160                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst        57216                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus10.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus11.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus12.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus13.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus15.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     17448512                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks     23840192                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       23840192                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst        15277                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data         6429                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst         2180                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data         4589                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst       234689                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data       583991                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst         2979                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data         3556                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst         5607                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data         7025                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst         3301                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data         6408                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst          806                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data         2448                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst         4983                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data         4091                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst         1815                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data          691                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst          894                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data          391                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data           19                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.data           24                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.data           12                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data           48                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data           26                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.inst           84                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data         2365                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             894746                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       372503                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            372503                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst       232397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data        97799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst        33163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data        69809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst      3570145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data      8883810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst        45317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data        54095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst        85295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data       106866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst        50216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data        97480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst        12261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data        37240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst        75803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data        62233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst        27610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data        10512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst        13600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data         5948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.inst           91                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data          289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.inst           61                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.data          365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.inst           30                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.data          183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.inst           30                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data          730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst           61                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data          396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.inst         1278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data        35977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             13611089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst       232397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst        33163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst      3570145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst        45317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst        85295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst        50216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst        12261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst        75803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst        27610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst        13600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus10.inst           91                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus11.inst           61                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus12.inst           30                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus13.inst           30                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst           61                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus15.inst         1278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         4147358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        5666604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             5666604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        5666604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst       232397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data        97799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst        33163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data        69809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst      3570145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data      8883810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst        45317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data        54095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst        85295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data       106866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst        50216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data        97480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst        12261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data        37240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst        75803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data        62233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst        27610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data        10512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst        13600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data         5948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.inst           91                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data          289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.inst           61                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.data          365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.inst           30                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.data          183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.inst           30                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data          730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst           61                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data          396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.inst         1278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data        35977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            19277693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.data        99456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data        74048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst      2073088                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data   1759403584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.inst         4160                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data       167424                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.inst        43136                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data       525440                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data       459968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data        90368                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data        78848                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.inst        14784                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data       179904                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.inst          896                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data       111168                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data        16000                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data        16512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data        17536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data        17728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data        19456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data        57664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide     23928768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        1787403648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst      2073088                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus03.inst         4160                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst        43136                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus05.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus08.inst        14784                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus09.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total      2139776                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks   1318137152                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total     1318137152                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.data         1554                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data         1157                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst        32392                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data     27490681                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.inst           65                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data         2616                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst          674                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data         8210                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.inst           58                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data         7187                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data         1412                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data         1232                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.inst          231                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data         2811                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data         1737                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data          250                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data          258                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data          274                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data          277                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data          304                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data          901                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide       373887                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           27928182                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks     20595893                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total          20595893                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.data        23640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data        17601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst       492755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data    418194776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.inst          989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data        39795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.inst        10253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data       124892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.inst          882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data       109330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data        21480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data        18741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.inst         3514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data        42762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.inst          213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data        26424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data         3803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data         3925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data         4168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data         4214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data         4625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data        13706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide        5687658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            424850146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst       492755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus03.inst          989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst        10253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus05.inst          882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus08.inst         3514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus09.inst          213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          508606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      313309622                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           313309622                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      313309622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data        23640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data        17601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst       492755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data    418194776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.inst          989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data        39795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst        10253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data       124892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.inst          882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data       109330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data        21480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data        18741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.inst         3514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data        42762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.inst          213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data        26424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data         3803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data         3925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data         4168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data         4214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data         4625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data        13706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide       5687658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           738159767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                   4417                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                    87079                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                  18617     23.74%     23.74% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                   373      0.48%     24.21% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                  4308      5.49%     29.70% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                   103      0.13%     29.83% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                 55034     70.17%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total              78435                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                   18617     44.42%     44.42% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                    373      0.89%     45.30% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                   4308     10.28%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                    103      0.25%     55.83% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                  18515     44.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total               41916                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           4203625716500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21              27915500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22             211092000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              16891000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31            3465561500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       4207347176500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.336428                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.534404                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpctx                  16      0.02%      0.02% # number of callpals executed
system.cpu00.kern.callpal::swpipl               68871     83.69%     83.71% # number of callpals executed
system.cpu00.kern.callpal::rdps                  8628     10.48%     94.19% # number of callpals executed
system.cpu00.kern.callpal::rti                   4781      5.81%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                82296                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel            4799                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     16                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements           59279                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         469.367629                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           2873528                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           59279                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           48.474637                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    95.594706                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   373.772923                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.186708                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.730025                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.916734                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          442                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         7885677                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        7885677                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data      2515520                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       2515520                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data      1258016                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total      1258016                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data        28344                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total        28344                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data        26734                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total        26734                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data      3773536                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        3773536                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data      3773536                       # number of overall hits
system.cpu00.dcache.overall_hits::total       3773536                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data        64099                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        64099                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data        12097                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        12097                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data         1165                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total         1165                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data         2196                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total         2196                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data        76196                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        76196                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data        76196                       # number of overall misses
system.cpu00.dcache.overall_misses::total        76196                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data      2579619                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      2579619                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data      1270113                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total      1270113                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data        29509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total        29509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data        28930                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total        28930                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data      3849732                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      3849732                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data      3849732                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      3849732                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.024848                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.024848                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.009524                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.009524                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.039479                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.039479                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.075907                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.075907                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.019793                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.019793                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.019793                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.019793                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         8562                       # number of writebacks
system.cpu00.dcache.writebacks::total            8562                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements           41435                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs           8360035                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs           41435                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          201.762640                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   257.227338                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   254.772662                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.502397                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.497603                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses        23864133                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses       23864133                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst     11869914                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total      11869914                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst     11869914                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total       11869914                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst     11869914                       # number of overall hits
system.cpu00.icache.overall_hits::total      11869914                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst        41435                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total        41435                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst        41435                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total        41435                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst        41435                       # number of overall misses
system.cpu00.icache.overall_misses::total        41435                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst     11911349                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total     11911349                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst     11911349                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total     11911349                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst     11911349                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total     11911349                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.003479                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.003479                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.003479                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.003479                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.003479                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.003479                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks        41435                       # number of writebacks
system.cpu00.icache.writebacks::total           41435                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                   4410                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                    75556                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                  17383     25.97%     25.97% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                  4308      6.44%     32.41% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                   102      0.15%     32.56% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                 45135     67.44%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total              66928                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                   17383     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                   4308     11.03%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                    102      0.26%     55.77% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                  17281     44.23%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total               39074                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           4204862755000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              16779000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31            2252171500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       4207342797500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.382874                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.583821                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpctx                  12      0.02%      0.02% # number of callpals executed
system.cpu01.kern.callpal::swpipl               58108     81.67%     81.69% # number of callpals executed
system.cpu01.kern.callpal::rdps                  8616     12.11%     93.80% # number of callpals executed
system.cpu01.kern.callpal::rti                   4410      6.20%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                71146                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               6                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle              4416                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 6                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   6                      
system.cpu01.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.001359                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.002714                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel         27793000      0.00%      0.00% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0      0.00%      0.00% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       3792978514500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements           60462                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         434.965928                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           1604802                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           60462                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           26.542324                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   102.456095                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   332.509833                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.200110                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.649433                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.849543                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         5912724                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        5912724                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data      1888852                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       1888852                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data       922750                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total       922750                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data        12771                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total        12771                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data        12219                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total        12219                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data      2811602                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        2811602                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data      2811602                       # number of overall hits
system.cpu01.dcache.overall_hits::total       2811602                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data        74400                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        74400                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data         4188                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         4188                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data         1058                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total         1058                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data         1365                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total         1365                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data        78588                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total        78588                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data        78588                       # number of overall misses
system.cpu01.dcache.overall_misses::total        78588                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data      1963252                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      1963252                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data       926938                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       926938                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data        13829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total        13829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data        13584                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        13584                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data      2890190                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      2890190                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data      2890190                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      2890190                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.037896                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.037896                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.004518                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.004518                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.076506                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.076506                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.100486                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.100486                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.027191                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.027191                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.027191                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.027191                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks         4835                       # number of writebacks
system.cpu01.dcache.writebacks::total            4835                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements           30798                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs           4507136                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs           30798                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          146.345087                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   385.002420                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   111.997580                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.751958                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.218745                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses        18634086                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses       18634086                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst      9270846                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       9270846                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst      9270846                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        9270846                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst      9270846                       # number of overall hits
system.cpu01.icache.overall_hits::total       9270846                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst        30798                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total        30798                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst        30798                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total        30798                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst        30798                       # number of overall misses
system.cpu01.icache.overall_misses::total        30798                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst      9301644                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      9301644                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst      9301644                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      9301644                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst      9301644                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      9301644                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.003311                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.003311                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.003311                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.003311                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.003311                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.003311                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks        30798                       # number of writebacks
system.cpu01.icache.writebacks::total           30798                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                   1164                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                  6612346                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                 104935     41.15%     41.15% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                   376      0.15%     41.29% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                  4308      1.69%     42.98% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     3      0.00%     42.98% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                145414     57.02%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total             255036                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                  104933     48.91%     48.91% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                    376      0.18%     49.08% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                   4308      2.01%     51.09% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      3      0.00%     51.09% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                 104930     48.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total              214550                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           4193877599000     99.68%     99.68% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21              26884000      0.00%     99.68% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22             211092000      0.01%     99.69% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                441000      0.00%     99.69% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31           13231093000      0.31%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       4207347109000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.999981                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.721595                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.841254                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::3                     2469     79.93%     79.93% # number of syscalls executed
system.cpu02.kern.syscall::4                       15      0.49%     80.41% # number of syscalls executed
system.cpu02.kern.syscall::6                       51      1.65%     82.07% # number of syscalls executed
system.cpu02.kern.syscall::15                       1      0.03%     82.10% # number of syscalls executed
system.cpu02.kern.syscall::17                     355     11.49%     93.59% # number of syscalls executed
system.cpu02.kern.syscall::45                     105      3.40%     96.99% # number of syscalls executed
system.cpu02.kern.syscall::48                       2      0.06%     97.05% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      0.03%     97.09% # number of syscalls executed
system.cpu02.kern.syscall::60                       1      0.03%     97.12% # number of syscalls executed
system.cpu02.kern.syscall::71                      64      2.07%     99.19% # number of syscalls executed
system.cpu02.kern.syscall::73                       6      0.19%     99.38% # number of syscalls executed
system.cpu02.kern.syscall::74                      15      0.49%     99.87% # number of syscalls executed
system.cpu02.kern.syscall::136                      1      0.03%     99.90% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      0.03%     99.94% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      0.03%     99.97% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      0.03%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                 3089                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                1518      0.03%      0.03% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 517      0.01%      0.04% # number of callpals executed
system.cpu02.kern.callpal::tbi                      7      0.00%      0.04% # number of callpals executed
system.cpu02.kern.callpal::swpipl              210651      4.30%      4.35% # number of callpals executed
system.cpu02.kern.callpal::rdps                 10592      0.22%      4.56% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.00%      4.56% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.00%      4.56% # number of callpals executed
system.cpu02.kern.callpal::rti                  39698      0.81%      5.37% # number of callpals executed
system.cpu02.kern.callpal::callsys               3126      0.06%      5.44% # number of callpals executed
system.cpu02.kern.callpal::imb                      4      0.00%      5.44% # number of callpals executed
system.cpu02.kern.callpal::rdunique           4628727     94.56%    100.00% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total              4894843                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel           40214                       # number of protection mode switches
system.cpu02.kern.mode_switch::user             39377                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel             39376                      
system.cpu02.kern.mode_good::user               39377                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.979161                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.989471                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      80478696000      1.91%      1.91% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user       4127659565000     98.09%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    517                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements        93122253                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         511.810520                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs        3125927102                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs        93122253                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           33.567993                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data     0.005356                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   511.805164                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.000010                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.999619                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.999630                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          353                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses      6531545111                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses     6531545111                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data   1977007989                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total    1977007989                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data   1113590764                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total   1113590764                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data     17688595                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total     17688595                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data     17776343                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total     17776343                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data   3090598753                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total     3090598753                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data   3090598753                       # number of overall hits
system.cpu02.dcache.overall_hits::total    3090598753                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data     50437320                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total     50437320                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data     42608119                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total     42608119                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data        92930                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        92930                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data         3057                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total         3057                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data     93045439                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total     93045439                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data     93045439                       # number of overall misses
system.cpu02.dcache.overall_misses::total     93045439                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data   2027445309                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total   2027445309                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data   1156198883                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total   1156198883                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data     17781525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total     17781525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data     17779400                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total     17779400                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data   3183644192                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total   3183644192                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data   3183644192                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total   3183644192                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.024877                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.024877                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.036852                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.036852                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.005226                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.005226                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.000172                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.000172                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.029226                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.029226                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.029226                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.029226                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks     81396761                       # number of writebacks
system.cpu02.dcache.writebacks::total        81396761                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements         4738478                       # number of replacements
system.cpu02.icache.tags.tagsinuse         511.999995                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs        8321598469                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs         4738478                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1756.175394                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst     0.015162                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   511.984833                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.000030                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.999970                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          274                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          175                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses     16797139326                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses    16797139326                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst   8391461943                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total    8391461943                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst   8391461943                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total     8391461943                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst   8391461943                       # number of overall hits
system.cpu02.icache.overall_hits::total    8391461943                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst      4738480                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total      4738480                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst      4738480                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total      4738480                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst      4738480                       # number of overall misses
system.cpu02.icache.overall_misses::total      4738480                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst   8396200423                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total   8396200423                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst   8396200423                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total   8396200423                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst   8396200423                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total   8396200423                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000564                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000564                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000564                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000564                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000564                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000564                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks      4738478                       # number of writebacks
system.cpu02.icache.writebacks::total         4738478                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                   4430                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                    76435                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                  17599     26.16%     26.16% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                  4308      6.40%     32.56% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                   119      0.18%     32.74% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                 45248     67.26%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total              67274                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                   17597     44.55%     44.55% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                   4308     10.91%     55.45% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                    119      0.30%     55.75% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                  17478     44.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total               39502                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           4204791835000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22             211092000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              24196500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31            2315686000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       4207342809500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                0.999886                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.386271                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.587181                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::48                       1     50.00%     50.00% # number of syscalls executed
system.cpu03.kern.syscall::59                       1     50.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    2                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                   2      0.00%      0.00% # number of callpals executed
system.cpu03.kern.callpal::swpctx                 161      0.22%      0.23% # number of callpals executed
system.cpu03.kern.callpal::tbi                      7      0.01%      0.24% # number of callpals executed
system.cpu03.kern.callpal::swpipl               58366     81.36%     81.60% # number of callpals executed
system.cpu03.kern.callpal::rdps                  8620     12.02%     93.62% # number of callpals executed
system.cpu03.kern.callpal::rti                   4481      6.25%     99.86% # number of callpals executed
system.cpu03.kern.callpal::callsys                 35      0.05%     99.91% # number of callpals executed
system.cpu03.kern.callpal::imb                      1      0.00%     99.91% # number of callpals executed
system.cpu03.kern.callpal::rdunique                63      0.09%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                71736                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel            4642                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                52                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                52                      
system.cpu03.kern.mode_good::user                  52                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.011202                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.022156                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel      10793796500     99.95%     99.95% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user            5858000      0.05%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                    161                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements           63441                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         469.421154                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           1774092                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           63441                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           27.964439                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     0.046112                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   469.375042                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.000090                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.916748                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.916838                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         5964592                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        5964592                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data      1896420                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       1896420                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data       935963                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       935963                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data        13404                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        13404                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data        12726                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total        12726                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data      2832383                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        2832383                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data      2832383                       # number of overall hits
system.cpu03.dcache.overall_hits::total       2832383                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data        75094                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        75094                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data         6060                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         6060                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data         1185                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         1185                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data         1489                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         1489                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data        81154                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        81154                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data        81154                       # number of overall misses
system.cpu03.dcache.overall_misses::total        81154                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data      1971514                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      1971514                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data       942023                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       942023                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data        14589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        14589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data        14215                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        14215                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data      2913537                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      2913537                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data      2913537                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      2913537                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.038090                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038090                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.006433                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.006433                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.081226                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.081226                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.104749                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.104749                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.027854                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.027854                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.027854                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.027854                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         6118                       # number of writebacks
system.cpu03.dcache.writebacks::total            6118                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements           34441                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs           4488459                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs           34441                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          130.323132                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     9.454668                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   502.545332                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.018466                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.981534                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses        18676819                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses       18676819                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst      9286748                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       9286748                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst      9286748                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        9286748                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst      9286748                       # number of overall hits
system.cpu03.icache.overall_hits::total       9286748                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst        34441                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total        34441                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst        34441                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total        34441                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst        34441                       # number of overall misses
system.cpu03.icache.overall_misses::total        34441                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst      9321189                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      9321189                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst      9321189                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      9321189                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst      9321189                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      9321189                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.003695                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.003695                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.003695                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.003695                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.003695                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.003695                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks        34441                       # number of writebacks
system.cpu03.icache.writebacks::total           34441                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                   4409                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                    80240                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                  17991     26.40%     26.40% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                  4308      6.32%     32.72% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                   102      0.15%     32.87% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                 45754     67.13%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total              68155                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                   17984     44.65%     44.65% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                   4308     10.70%     55.35% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                    102      0.25%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                  17882     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total               40276                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           4204834840000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              16780500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31            2280042500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       4207342755000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.999611                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.390829                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.590947                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::3                        4      8.89%      8.89% # number of syscalls executed
system.cpu04.kern.syscall::6                        5     11.11%     20.00% # number of syscalls executed
system.cpu04.kern.syscall::17                       3      6.67%     26.67% # number of syscalls executed
system.cpu04.kern.syscall::20                       2      4.44%     31.11% # number of syscalls executed
system.cpu04.kern.syscall::24                       2      4.44%     35.56% # number of syscalls executed
system.cpu04.kern.syscall::33                       1      2.22%     37.78% # number of syscalls executed
system.cpu04.kern.syscall::45                       9     20.00%     57.78% # number of syscalls executed
system.cpu04.kern.syscall::47                       2      4.44%     62.22% # number of syscalls executed
system.cpu04.kern.syscall::48                       1      2.22%     64.44% # number of syscalls executed
system.cpu04.kern.syscall::54                       1      2.22%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::58                       1      2.22%     68.89% # number of syscalls executed
system.cpu04.kern.syscall::59                       1      2.22%     71.11% # number of syscalls executed
system.cpu04.kern.syscall::71                       8     17.78%     88.89% # number of syscalls executed
system.cpu04.kern.syscall::73                       2      4.44%     93.33% # number of syscalls executed
system.cpu04.kern.syscall::74                       2      4.44%     97.78% # number of syscalls executed
system.cpu04.kern.syscall::87                       1      2.22%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   45                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  16      0.02%      0.02% # number of callpals executed
system.cpu04.kern.callpal::swpctx                 175      0.24%      0.26% # number of callpals executed
system.cpu04.kern.callpal::tbi                      3      0.00%      0.27% # number of callpals executed
system.cpu04.kern.callpal::swpipl               59098     81.31%     81.58% # number of callpals executed
system.cpu04.kern.callpal::rdps                  8620     11.86%     93.44% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.00%     93.44% # number of callpals executed
system.cpu04.kern.callpal::rti                   4647      6.39%     99.84% # number of callpals executed
system.cpu04.kern.callpal::callsys                 74      0.10%     99.94% # number of callpals executed
system.cpu04.kern.callpal::imb                     45      0.06%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                72679                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel            4822                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               230                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel               230                      
system.cpu04.kern.mode_good::user                 230                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.047698                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.091053                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel       2509090000     89.93%     89.93% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user          280906500     10.07%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                    175                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements           80695                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         449.158879                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           2068722                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           80695                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           25.636310                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   449.158879                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.877263                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.877263                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         6641844                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        6641844                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data      2092446                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       2092446                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data      1048018                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total      1048018                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data        15176                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total        15176                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data        14695                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total        14695                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data      3140464                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        3140464                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data      3140464                       # number of overall hits
system.cpu04.dcache.overall_hits::total       3140464                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data        88656                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        88656                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data        10091                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        10091                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data         1406                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total         1406                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data         1555                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total         1555                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data        98747                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        98747                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data        98747                       # number of overall misses
system.cpu04.dcache.overall_misses::total        98747                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data      2181102                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      2181102                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data      1058109                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total      1058109                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data        16582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total        16582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data        16250                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        16250                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data      3239211                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      3239211                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data      3239211                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      3239211                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.040647                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.040647                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.009537                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.009537                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.084791                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.084791                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.095692                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.095692                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.030485                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.030485                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.030485                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.030485                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks        14153                       # number of writebacks
system.cpu04.dcache.writebacks::total           14153                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements           45756                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999947                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs           5591940                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs           45756                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          122.212169                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     0.000761                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.999186                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.000001                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.999998                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses        20967750                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses       20967750                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst     10415175                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total      10415175                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst     10415175                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total       10415175                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst     10415175                       # number of overall hits
system.cpu04.icache.overall_hits::total      10415175                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst        45800                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total        45800                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst        45800                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total        45800                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst        45800                       # number of overall misses
system.cpu04.icache.overall_misses::total        45800                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst     10460975                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total     10460975                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst     10460975                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total     10460975                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst     10460975                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total     10460975                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.004378                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.004378                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.004378                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.004378                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.004378                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.004378                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks        45756                       # number of writebacks
system.cpu04.icache.writebacks::total           45756                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                   4410                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                    77698                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                  17753     26.23%     26.23% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                  4308      6.37%     32.60% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                   102      0.15%     32.75% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                 45508     67.25%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total              67671                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                   17750     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                   4308     10.82%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                    102      0.26%     55.67% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                  17648     44.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total               39808                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           4204842763500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              16732000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31            2272167500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       4207342755000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                0.999831                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.387800                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.588258                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::3                        3      9.38%      9.38% # number of syscalls executed
system.cpu05.kern.syscall::6                        3      9.38%     18.75% # number of syscalls executed
system.cpu05.kern.syscall::17                       1      3.12%     21.88% # number of syscalls executed
system.cpu05.kern.syscall::23                       1      3.12%     25.00% # number of syscalls executed
system.cpu05.kern.syscall::24                       1      3.12%     28.12% # number of syscalls executed
system.cpu05.kern.syscall::33                       1      3.12%     31.25% # number of syscalls executed
system.cpu05.kern.syscall::45                       5     15.62%     46.88% # number of syscalls executed
system.cpu05.kern.syscall::47                       1      3.12%     50.00% # number of syscalls executed
system.cpu05.kern.syscall::60                       2      6.25%     56.25% # number of syscalls executed
system.cpu05.kern.syscall::71                       9     28.12%     84.38% # number of syscalls executed
system.cpu05.kern.syscall::74                       3      9.38%     93.75% # number of syscalls executed
system.cpu05.kern.syscall::132                      1      3.12%     96.88% # number of syscalls executed
system.cpu05.kern.syscall::136                      1      3.12%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                   32                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                  15      0.02%      0.02% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  98      0.14%      0.16% # number of callpals executed
system.cpu05.kern.callpal::tbi                      3      0.00%      0.16% # number of callpals executed
system.cpu05.kern.callpal::swpipl               58732     81.51%     81.67% # number of callpals executed
system.cpu05.kern.callpal::rdps                  8624     11.97%     93.64% # number of callpals executed
system.cpu05.kern.callpal::wrusp                    1      0.00%     93.64% # number of callpals executed
system.cpu05.kern.callpal::rti                   4529      6.29%     99.93% # number of callpals executed
system.cpu05.kern.callpal::callsys                 37      0.05%     99.98% # number of callpals executed
system.cpu05.kern.callpal::imb                     13      0.02%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                72052                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel            4627                       # number of protection mode switches
system.cpu05.kern.mode_switch::user               116                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel               116                      
system.cpu05.kern.mode_good::user                 116                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.025070                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.048914                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       2924866500     95.70%     95.70% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user          131417000      4.30%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     98                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements           76522                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         441.185818                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           1906169                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           76522                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           24.910078                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   441.185818                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.861691                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.861691                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         6357387                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        6357387                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data      2009153                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       2009153                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data       997865                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       997865                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data        14489                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total        14489                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data        14005                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total        14005                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data      3007018                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        3007018                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data      3007018                       # number of overall hits
system.cpu05.dcache.overall_hits::total       3007018                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data        85878                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        85878                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data         8076                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         8076                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data         1279                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total         1279                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data         1414                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         1414                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data        93954                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        93954                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data        93954                       # number of overall misses
system.cpu05.dcache.overall_misses::total        93954                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data      2095031                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      2095031                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data      1005941                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total      1005941                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data        15768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total        15768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data        15419                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        15419                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data      3100972                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      3100972                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data      3100972                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      3100972                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.040991                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.040991                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.008028                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.008028                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.081114                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.081114                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.091705                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.091705                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.030298                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.030298                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.030298                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.030298                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        10258                       # number of writebacks
system.cpu05.dcache.writebacks::total           10258                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements           38279                       # number of replacements
system.cpu05.icache.tags.tagsinuse         510.998834                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs           4925998                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs           38279                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          128.686695                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     0.045754                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   510.953080                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.000089                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.997955                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.998045                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses        19932246                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses       19932246                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst      9908688                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       9908688                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst      9908688                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        9908688                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst      9908688                       # number of overall hits
system.cpu05.icache.overall_hits::total       9908688                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst        38290                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total        38290                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst        38290                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total        38290                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst        38290                       # number of overall misses
system.cpu05.icache.overall_misses::total        38290                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst      9946978                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      9946978                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst      9946978                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      9946978                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst      9946978                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      9946978                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.003849                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.003849                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.003849                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.003849                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.003849                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.003849                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks        38279                       # number of writebacks
system.cpu05.icache.writebacks::total           38279                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                   4410                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                    75594                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                  17453     26.06%     26.06% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                  4308      6.43%     32.50% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                   102      0.15%     32.65% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                 45103     67.35%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total              66966                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                   17453     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                   4308     10.99%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                    102      0.26%     55.75% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                  17351     44.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total               39214                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           4204859747500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              16779000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31            2255136500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       4207342755000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.384697                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.585581                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpctx                  12      0.02%      0.02% # number of callpals executed
system.cpu06.kern.callpal::swpipl               58146     81.68%     81.70% # number of callpals executed
system.cpu06.kern.callpal::rdps                  8616     12.10%     93.80% # number of callpals executed
system.cpu06.kern.callpal::rti                   4410      6.20%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                71184                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel            4422                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           56451                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         433.755449                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           1639286                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           56451                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           29.039096                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   433.755449                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.847179                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.847179                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          422                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         5812391                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        5812391                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data      1856542                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       1856542                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data       911099                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       911099                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data        12976                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total        12976                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data        12230                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total        12230                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data      2767641                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        2767641                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data      2767641                       # number of overall hits
system.cpu06.dcache.overall_hits::total       2767641                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data        70116                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        70116                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         4201                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         4201                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data         1029                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total         1029                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data         1398                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total         1398                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        74317                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        74317                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        74317                       # number of overall misses
system.cpu06.dcache.overall_misses::total        74317                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data      1926658                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      1926658                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data       915300                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       915300                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data        14005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        14005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data        13628                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        13628                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data      2841958                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      2841958                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data      2841958                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      2841958                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.036393                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.036393                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.004590                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.004590                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.073474                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.073474                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.102583                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.102583                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.026150                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.026150                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.026150                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.026150                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         4128                       # number of writebacks
system.cpu06.dcache.writebacks::total            4128                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements           30068                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs           4448904                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs           30068                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          147.961421                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses        18243554                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses       18243554                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst      9076675                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       9076675                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst      9076675                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        9076675                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst      9076675                       # number of overall hits
system.cpu06.icache.overall_hits::total       9076675                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst        30068                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total        30068                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst        30068                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total        30068                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst        30068                       # number of overall misses
system.cpu06.icache.overall_misses::total        30068                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst      9106743                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      9106743                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst      9106743                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      9106743                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst      9106743                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      9106743                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.003302                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.003302                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.003302                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.003302                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.003302                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.003302                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks        30068                       # number of writebacks
system.cpu06.icache.writebacks::total           30068                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                   4410                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                    75558                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                  17383     25.97%     25.97% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                  4308      6.44%     32.41% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                   102      0.15%     32.56% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                 45137     67.44%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total              66930                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                   17383     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                   4308     11.03%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                    102      0.26%     55.77% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                  17281     44.23%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total               39074                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           4204863751500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              16779000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31            2251078500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       4207342701000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.382857                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.583804                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpctx                  12      0.02%      0.02% # number of callpals executed
system.cpu07.kern.callpal::swpipl               58110     81.67%     81.69% # number of callpals executed
system.cpu07.kern.callpal::rdps                  8616     12.11%     93.80% # number of callpals executed
system.cpu07.kern.callpal::rti                   4410      6.20%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                71148                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel            4422                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements           61682                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         460.869484                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           1621110                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           61682                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           26.281735                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   460.869484                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.900136                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.900136                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         5917831                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        5917831                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data      1890460                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       1890460                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data       922528                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       922528                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data        12953                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total        12953                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data        12213                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total        12213                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data      2812988                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        2812988                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data      2812988                       # number of overall hits
system.cpu07.dcache.overall_hits::total       2812988                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data        75066                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        75066                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data         4184                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         4184                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data         1052                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total         1052                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data         1373                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total         1373                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data        79250                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        79250                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data        79250                       # number of overall misses
system.cpu07.dcache.overall_misses::total        79250                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data      1965526                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      1965526                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data       926712                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       926712                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data        14005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        14005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data        13586                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        13586                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data      2892238                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      2892238                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data      2892238                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      2892238                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.038191                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.038191                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.004515                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.004515                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.075116                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.075116                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.101060                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.101060                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.027401                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.027401                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.027401                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.027401                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks         4155                       # number of writebacks
system.cpu07.dcache.writebacks::total            4155                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements           30965                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           4417304                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs           30965                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          142.654739                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    80.231365                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   425.768635                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.156702                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.831579                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses        18646925                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses       18646925                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst      9277015                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       9277015                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst      9277015                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        9277015                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst      9277015                       # number of overall hits
system.cpu07.icache.overall_hits::total       9277015                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst        30965                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total        30965                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst        30965                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total        30965                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst        30965                       # number of overall misses
system.cpu07.icache.overall_misses::total        30965                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst      9307980                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      9307980                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst      9307980                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      9307980                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst      9307980                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      9307980                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.003327                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.003327                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.003327                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.003327                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.003327                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.003327                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks        30965                       # number of writebacks
system.cpu07.icache.writebacks::total           30965                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                   4411                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                    76215                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                  17596     26.12%     26.12% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                  4308      6.40%     32.52% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                   102      0.15%     32.67% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                 45358     67.33%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total              67364                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                   17596     44.55%     44.55% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                   4308     10.91%     55.45% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                    102      0.26%     55.71% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                  17494     44.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total               39500                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           4204638831500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              16779000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31            2268490500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       4207135193000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.385687                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.586367                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  24      0.03%      0.03% # number of callpals executed
system.cpu08.kern.callpal::tbi                      1      0.00%      0.04% # number of callpals executed
system.cpu08.kern.callpal::swpipl               58527     81.73%     81.77% # number of callpals executed
system.cpu08.kern.callpal::rdps                  8616     12.03%     93.80% # number of callpals executed
system.cpu08.kern.callpal::rdusp                    1      0.00%     93.80% # number of callpals executed
system.cpu08.kern.callpal::rti                   4427      6.18%     99.99% # number of callpals executed
system.cpu08.kern.callpal::callsys                  9      0.01%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                71606                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel            4452                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                18                      
system.cpu08.kern.mode_good::user                  17                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.004043                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.007832                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel         63705000     68.63%     68.63% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           29125500     31.37%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     24                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements           76606                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         462.106456                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           1795106                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           76606                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           23.432969                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   462.106456                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.902552                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.902552                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         6072403                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        6072403                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data      1915523                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       1915523                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data       951178                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       951178                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data        13508                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total        13508                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data        12820                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total        12820                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data      2866701                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        2866701                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data      2866701                       # number of overall hits
system.cpu08.dcache.overall_hits::total       2866701                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data        87630                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        87630                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         6427                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         6427                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data         1176                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total         1176                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data         1413                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total         1413                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data        94057                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        94057                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data        94057                       # number of overall misses
system.cpu08.dcache.overall_misses::total        94057                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data      2003153                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      2003153                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data       957605                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       957605                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data        14684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total        14684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data        14233                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        14233                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data      2960758                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      2960758                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data      2960758                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      2960758                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.043746                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.043746                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.006712                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.006712                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.080087                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.080087                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.099276                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.099276                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.031768                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.031768                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.031768                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.031768                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks        16089                       # number of writebacks
system.cpu08.dcache.writebacks::total           16089                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements           33442                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs           4557106                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs           33442                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          136.268943                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     0.000006                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst   511.999994                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.000000                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst     1.000000                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses        19020346                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses       19020346                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst      9460010                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       9460010                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst      9460010                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        9460010                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst      9460010                       # number of overall hits
system.cpu08.icache.overall_hits::total       9460010                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst        33442                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total        33442                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst        33442                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total        33442                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst        33442                       # number of overall misses
system.cpu08.icache.overall_misses::total        33442                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst      9493452                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      9493452                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst      9493452                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      9493452                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst      9493452                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      9493452                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.003523                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.003523                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.003523                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.003523                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.003523                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.003523                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks        33442                       # number of writebacks
system.cpu08.icache.writebacks::total           33442                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                   4414                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                    76342                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                  17529     26.11%     26.11% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                  4308      6.42%     32.53% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                   103      0.15%     32.68% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                 45190     67.32%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total              67130                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                   17529     44.53%     44.53% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                   4308     10.94%     55.47% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                    103      0.26%     55.73% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                  17426     44.27%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total               39366                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           4204852015000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              16945000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31            2262745500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       4207342797500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.385616                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.586414                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu09.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu09.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    3                       # number of syscalls executed
system.cpu09.kern.callpal::swpctx                  69      0.10%      0.10% # number of callpals executed
system.cpu09.kern.callpal::tbi                      4      0.01%      0.10% # number of callpals executed
system.cpu09.kern.callpal::swpipl               58241     81.55%     81.65% # number of callpals executed
system.cpu09.kern.callpal::rdps                  8619     12.07%     93.72% # number of callpals executed
system.cpu09.kern.callpal::rti                   4478      6.27%     99.99% # number of callpals executed
system.cpu09.kern.callpal::callsys                  9      0.01%    100.00% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                71421                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel            4547                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                67                      
system.cpu09.kern.mode_good::user                  67                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.014735                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.029042                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       1255169500     99.35%     99.35% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user            8205500      0.65%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     69                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements           61334                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         455.454059                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           1573448                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           61334                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           25.653765                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     0.008185                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   455.445873                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.000016                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.889543                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.889559                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         5903159                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        5903159                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data      1880356                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       1880356                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data       925089                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       925089                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data        13506                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total        13506                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data        12678                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total        12678                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data      2805445                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        2805445                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data      2805445                       # number of overall hits
system.cpu09.dcache.overall_hits::total       2805445                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data        73769                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        73769                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data         4933                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         4933                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data         1055                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total         1055                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data         1399                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total         1399                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data        78702                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total        78702                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data        78702                       # number of overall misses
system.cpu09.dcache.overall_misses::total        78702                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data      1954125                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      1954125                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data       930022                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       930022                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data        14561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total        14561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data        14077                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        14077                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data      2884147                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      2884147                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data      2884147                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      2884147                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.037750                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.037750                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.005304                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.005304                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.072454                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.072454                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.099382                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.099382                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.027288                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.027288                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.027288                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.027288                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         5316                       # number of writebacks
system.cpu09.dcache.writebacks::total            5316                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements           31654                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs           4445383                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs           31654                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          140.436690                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    24.939830                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   487.060170                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.048711                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.951289                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses        18546704                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses       18546704                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst      9225871                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       9225871                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst      9225871                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        9225871                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst      9225871                       # number of overall hits
system.cpu09.icache.overall_hits::total       9225871                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst        31654                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total        31654                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst        31654                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total        31654                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst        31654                       # number of overall misses
system.cpu09.icache.overall_misses::total        31654                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst      9257525                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      9257525                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst      9257525                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      9257525                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst      9257525                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      9257525                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.003419                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.003419                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.003419                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.003419                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.003419                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.003419                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks        31654                       # number of writebacks
system.cpu09.icache.writebacks::total           31654                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                   4410                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                    75544                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                  17377     25.97%     25.97% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                  4308      6.44%     32.41% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                   102      0.15%     32.56% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                 45129     67.44%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total              66916                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                   17377     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                   4308     11.03%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                    102      0.26%     55.78% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                  17275     44.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total               39062                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           4204864837000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              16779000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31            2250089500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       4207342797500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.382792                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.583747                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpctx                  12      0.02%      0.02% # number of callpals executed
system.cpu10.kern.callpal::swpipl               58096     81.67%     81.69% # number of callpals executed
system.cpu10.kern.callpal::rdps                  8616     12.11%     93.80% # number of callpals executed
system.cpu10.kern.callpal::rti                   4410      6.20%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                71134                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel            4422                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements           68496                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         413.381710                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           1486948                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           68496                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           21.708538                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   183.606023                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   229.775686                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.358606                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.448781                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.807386                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         5924161                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        5924161                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data      1883402                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       1883402                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data       922022                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       922022                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data        13049                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total        13049                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data        12208                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total        12208                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data      2805424                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        2805424                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data      2805424                       # number of overall hits
system.cpu10.dcache.overall_hits::total       2805424                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data        82203                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        82203                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data         4142                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         4142                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data         1050                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total         1050                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data         1369                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total         1369                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data        86345                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        86345                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data        86345                       # number of overall misses
system.cpu10.dcache.overall_misses::total        86345                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data      1965605                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      1965605                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data       926164                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       926164                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data        14099                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total        14099                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data        13577                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total        13577                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data      2891769                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      2891769                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data      2891769                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      2891769                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.041821                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.041821                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.004472                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.004472                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.074473                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.074473                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.100832                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.100832                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.029859                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.029859                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.029859                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.029859                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks         4850                       # number of writebacks
system.cpu10.dcache.writebacks::total            4850                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements           30772                       # number of replacements
system.cpu10.icache.tags.tagsinuse         425.825289                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           4636506                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs           30772                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          150.672884                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   325.945295                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst    99.879993                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.636612                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.195078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.831690                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses        18643467                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses       18643467                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst      9275574                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       9275574                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst      9275574                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        9275574                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst      9275574                       # number of overall hits
system.cpu10.icache.overall_hits::total       9275574                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst        30773                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total        30773                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst        30773                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total        30773                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst        30773                       # number of overall misses
system.cpu10.icache.overall_misses::total        30773                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst      9306347                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      9306347                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst      9306347                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      9306347                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst      9306347                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      9306347                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.003307                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.003307                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.003307                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.003307                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.003307                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.003307                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks        30772                       # number of writebacks
system.cpu10.icache.writebacks::total           30772                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                   4410                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                    75544                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                  17377     25.97%     25.97% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                  4308      6.44%     32.41% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                   102      0.15%     32.56% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                 45129     67.44%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total              66916                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                   17377     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                   4308     11.03%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                    102      0.26%     55.78% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                  17275     44.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total               39062                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           4204864837000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              16779000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31            2250089500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       4207342797500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.382792                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.583747                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpctx                  12      0.02%      0.02% # number of callpals executed
system.cpu11.kern.callpal::swpipl               58096     81.67%     81.69% # number of callpals executed
system.cpu11.kern.callpal::rdps                  8616     12.11%     93.80% # number of callpals executed
system.cpu11.kern.callpal::rti                   4410      6.20%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                71134                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel            4422                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements           61411                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         407.542807                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           1545814                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           61411                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           25.171614                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   169.835890                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   237.706917                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.331711                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.464271                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.795982                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         5917924                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        5917924                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data      1890755                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       1890755                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data       922030                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       922030                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data        13085                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total        13085                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data        12207                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total        12207                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data      2812785                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        2812785                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data      2812785                       # number of overall hits
system.cpu11.dcache.overall_hits::total       2812785                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data        75222                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        75222                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data         4115                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         4115                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data         1048                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total         1048                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data         1370                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total         1370                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data        79337                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        79337                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data        79337                       # number of overall misses
system.cpu11.dcache.overall_misses::total        79337                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data      1965977                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      1965977                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data       926145                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       926145                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data        14133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total        14133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data        13577                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total        13577                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data      2892122                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      2892122                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data      2892122                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      2892122                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038262                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038262                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.004443                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.004443                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.074153                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.074153                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.100906                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.100906                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.027432                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.027432                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.027432                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.027432                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks         3974                       # number of writebacks
system.cpu11.dcache.writebacks::total            3974                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements           30761                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs           4405089                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs           30761                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          143.203699                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   328.184449                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst    96.815551                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.640985                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.189093                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses        18645235                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses       18645235                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst      9276476                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       9276476                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst      9276476                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        9276476                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst      9276476                       # number of overall hits
system.cpu11.icache.overall_hits::total       9276476                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst        30761                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total        30761                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst        30761                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total        30761                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst        30761                       # number of overall misses
system.cpu11.icache.overall_misses::total        30761                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst      9307237                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      9307237                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst      9307237                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      9307237                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst      9307237                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      9307237                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.003305                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.003305                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.003305                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.003305                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.003305                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.003305                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks        30761                       # number of writebacks
system.cpu11.icache.writebacks::total           30761                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                   4410                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                    75544                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                  17376     25.97%     25.97% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                  4308      6.44%     32.40% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                   102      0.15%     32.56% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                 45130     67.44%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total              66916                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                   17376     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                   4308     11.03%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                    102      0.26%     55.78% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                  17274     44.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total               39060                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           4204864826500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              16779000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31            2250100000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       4207342797500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.382761                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.583717                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpctx                  12      0.02%      0.02% # number of callpals executed
system.cpu12.kern.callpal::swpipl               58096     81.67%     81.69% # number of callpals executed
system.cpu12.kern.callpal::rdps                  8616     12.11%     93.80% # number of callpals executed
system.cpu12.kern.callpal::rti                   4410      6.20%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                71134                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel            4422                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements           59916                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         409.819018                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           1733213                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           59916                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           28.927382                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   171.762578                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   238.056440                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.335474                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.464954                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.800428                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         5919373                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        5919373                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data      1893303                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       1893303                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data       922231                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       922231                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data        13119                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total        13119                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data        12207                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total        12207                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data      2815534                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        2815534                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data      2815534                       # number of overall hits
system.cpu12.dcache.overall_hits::total       2815534                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data        73833                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        73833                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data         4132                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         4132                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data         1047                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total         1047                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data         1369                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total         1369                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data        77965                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total        77965                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data        77965                       # number of overall misses
system.cpu12.dcache.overall_misses::total        77965                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data      1967136                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      1967136                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data       926363                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       926363                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data        14166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total        14166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data        13576                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total        13576                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data      2893499                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      2893499                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data      2893499                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      2893499                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.037533                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.037533                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.004460                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.004460                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.073909                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.073909                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.100840                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.100840                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.026945                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.026945                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.026945                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.026945                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks         4851                       # number of writebacks
system.cpu12.dcache.writebacks::total            4851                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements           30754                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           4525552                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs           30754                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          147.153281                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   328.603426                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst    96.396574                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.641804                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.188275                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses        18652712                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses       18652712                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst      9280225                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       9280225                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst      9280225                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        9280225                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst      9280225                       # number of overall hits
system.cpu12.icache.overall_hits::total       9280225                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst        30754                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total        30754                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst        30754                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total        30754                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst        30754                       # number of overall misses
system.cpu12.icache.overall_misses::total        30754                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst      9310979                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      9310979                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst      9310979                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      9310979                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst      9310979                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      9310979                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.003303                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.003303                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.003303                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.003303                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.003303                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.003303                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks        30754                       # number of writebacks
system.cpu12.icache.writebacks::total           30754                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                   4410                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                    75544                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                  17380     25.97%     25.97% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                  4308      6.44%     32.41% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                   102      0.15%     32.56% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                 45126     67.44%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total              66916                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                   17380     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                   4308     11.03%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                    102      0.26%     55.77% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                  17278     44.23%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total               39068                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           4204864868500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              16779000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31            2250058000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       4207342797500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.382883                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.583836                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpctx                  12      0.02%      0.02% # number of callpals executed
system.cpu13.kern.callpal::swpipl               58096     81.67%     81.69% # number of callpals executed
system.cpu13.kern.callpal::rdps                  8616     12.11%     93.80% # number of callpals executed
system.cpu13.kern.callpal::rti                   4410      6.20%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                71134                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel            4422                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements           61183                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         419.825773                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           1512068                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           61183                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           24.713858                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   171.647828                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   248.177945                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.335250                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.484723                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.819972                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          417                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         5913287                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        5913287                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data      1889211                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       1889211                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data       921077                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       921077                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data        13160                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total        13160                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data        12120                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total        12120                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data      2810288                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        2810288                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data      2810288                       # number of overall hits
system.cpu13.dcache.overall_hits::total       2810288                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data        75197                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        75197                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data         4270                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         4270                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data         1045                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total         1045                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data         1460                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total         1460                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data        79467                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        79467                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data        79467                       # number of overall misses
system.cpu13.dcache.overall_misses::total        79467                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data      1964408                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      1964408                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data       925347                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       925347                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data        14205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        14205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data        13580                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        13580                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data      2889755                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      2889755                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data      2889755                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      2889755                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.038280                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.038280                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.004614                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.004614                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.073566                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.073566                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.107511                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.107511                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.027500                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.027500                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.027500                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.027500                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks         3966                       # number of writebacks
system.cpu13.dcache.writebacks::total            3966                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements           30679                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           4318247                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs           30679                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          140.755794                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   328.903894                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst    96.096106                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.642390                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.187688                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses        18623459                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses       18623459                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst      9265711                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       9265711                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst      9265711                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        9265711                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst      9265711                       # number of overall hits
system.cpu13.icache.overall_hits::total       9265711                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst        30679                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total        30679                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst        30679                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total        30679                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst        30679                       # number of overall misses
system.cpu13.icache.overall_misses::total        30679                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst      9296390                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      9296390                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst      9296390                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      9296390                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst      9296390                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      9296390                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.003300                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.003300                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.003300                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.003300                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.003300                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.003300                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks        30679                       # number of writebacks
system.cpu13.icache.writebacks::total           30679                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                   4410                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                    75544                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                  17376     25.97%     25.97% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                  4308      6.44%     32.40% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                   102      0.15%     32.56% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                 45130     67.44%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total              66916                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                   17376     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                   4308     11.03%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                    102      0.26%     55.78% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                  17274     44.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total               39060                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           4204864826500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              16779000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31            2250100000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       4207342797500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.382761                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.583717                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpctx                  12      0.02%      0.02% # number of callpals executed
system.cpu14.kern.callpal::swpipl               58096     81.67%     81.69% # number of callpals executed
system.cpu14.kern.callpal::rdps                  8616     12.11%     93.80% # number of callpals executed
system.cpu14.kern.callpal::rti                   4410      6.20%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                71134                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel            4422                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements           59980                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         414.659325                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           1495005                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           59980                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           24.925058                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   166.031774                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   248.627551                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.324281                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.485601                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.809881                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          411                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         5921735                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        5921735                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data      1893850                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       1893850                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data       922166                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       922166                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data        13192                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total        13192                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data        12112                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total        12112                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data      2816016                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        2816016                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data      2816016                       # number of overall hits
system.cpu14.dcache.overall_hits::total       2816016                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data        74180                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        74180                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data         4248                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         4248                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data         1043                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total         1043                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data         1464                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total         1464                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data        78428                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        78428                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data        78428                       # number of overall misses
system.cpu14.dcache.overall_misses::total        78428                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data      1968030                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      1968030                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data       926414                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       926414                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data        14235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        14235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data        13576                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        13576                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data      2894444                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      2894444                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data      2894444                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      2894444                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.037693                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.037693                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.004585                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.004585                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.073270                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.073270                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.107837                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.107837                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.027096                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.027096                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.027096                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.027096                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks         4868                       # number of writebacks
system.cpu14.dcache.writebacks::total            4868                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements           30794                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           4532094                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs           30794                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          147.174579                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   327.872479                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst    97.127521                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.640376                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.189702                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses        18658326                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses       18658326                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst      9282972                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       9282972                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst      9282972                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        9282972                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst      9282972                       # number of overall hits
system.cpu14.icache.overall_hits::total       9282972                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst        30794                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total        30794                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst        30794                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total        30794                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst        30794                       # number of overall misses
system.cpu14.icache.overall_misses::total        30794                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst      9313766                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      9313766                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst      9313766                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      9313766                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst      9313766                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      9313766                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.003306                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.003306                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.003306                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.003306                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.003306                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.003306                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks        30794                       # number of writebacks
system.cpu14.icache.writebacks::total           30794                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                   4410                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                    76148                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                  17557     26.00%     26.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                  4308      6.38%     32.38% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                   204      0.30%     32.69% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                 45451     67.31%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total              67520                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                   17557     44.31%     44.31% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                   4308     10.87%     55.18% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                    204      0.51%     55.69% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                  17557     44.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total               39626                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           4204853277500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22             211092000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              19890000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31            2258538000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       4207342797500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.386284                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.586878                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpctx                  12      0.02%      0.02% # number of callpals executed
system.cpu15.kern.callpal::swpipl               58700     81.83%     81.84% # number of callpals executed
system.cpu15.kern.callpal::rdps                  8616     12.01%     93.85% # number of callpals executed
system.cpu15.kern.callpal::rti                   4410      6.15%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                71738                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel            4422                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements           62169                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         477.365792                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           1739182                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs           62169                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           27.975068                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   157.082323                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   320.283469                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.306801                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.625554                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.932355                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          473                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          442                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         5942155                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        5942155                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data      1896964                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       1896964                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data       926421                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       926421                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data        13006                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total        13006                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data        12208                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total        12208                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data      2823385                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        2823385                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data      2823385                       # number of overall hits
system.cpu15.dcache.overall_hits::total       2823385                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data        75400                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        75400                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data         5006                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         5006                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data         1165                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total         1165                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data         1511                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total         1511                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data        80406                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total        80406                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data        80406                       # number of overall misses
system.cpu15.dcache.overall_misses::total        80406                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data      1972364                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      1972364                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data       931427                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       931427                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data        14171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        14171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data        13719                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        13719                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data      2903791                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      2903791                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data      2903791                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      2903791                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.038228                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.038228                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.005375                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.005375                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.082210                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.082210                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.110139                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.110139                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.027690                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.027690                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.027690                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.027690                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks         4495                       # number of writebacks
system.cpu15.dcache.writebacks::total            4495                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements           30817                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           4477078                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs           30817                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          145.279489                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   314.673111                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   116.326889                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.614596                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.227201                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses        18716275                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses       18716275                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst      9311912                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       9311912                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst      9311912                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        9311912                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst      9311912                       # number of overall hits
system.cpu15.icache.overall_hits::total       9311912                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst        30817                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total        30817                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst        30817                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total        30817                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst        30817                       # number of overall misses
system.cpu15.icache.overall_misses::total        30817                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst      9342729                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      9342729                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst      9342729                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      9342729                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst      9342729                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      9342729                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.003299                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.003299                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.003299                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.003299                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.003299                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.003299                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks        30817                       # number of writebacks
system.cpu15.icache.writebacks::total           30817                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                2900                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 24010752                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       2962                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 7067                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7067                       # Transaction distribution
system.iobus.trans_dist::WriteReq              455231                       # Transaction distribution
system.iobus.trans_dist::WriteResp             455231                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio       147064                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          540                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         2974                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         3752                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        18048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       172378                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       752218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       752218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  924596                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       588256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         4091                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1876                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        10152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       606535                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     24021864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     24021864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 24628399                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               376109                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               376109                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              3384981                       # Number of tag accesses
system.iocache.tags.data_accesses             3384981                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          941                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              941                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       375168                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       375168                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          941                       # number of demand (read+write) misses
system.iocache.demand_misses::total               941                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          941                       # number of overall misses
system.iocache.overall_misses::total              941                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          941                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            941                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       375168                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       375168                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          941                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             941                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          941                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            941                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          375184                       # number of writebacks
system.iocache.writebacks::total               375184                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests     197303878                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests     97490802                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests      2776968                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops        20987509                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops     20704608                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops       282901                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                6122                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp           56068132                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              44768                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             44768                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty     81448970                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean      4240274                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict         11353693                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq            24900                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq          13847                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp           38747                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq          42632116                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp         42632116                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq        4990277                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq      51071733                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side        91088                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side       215829                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side        61935                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side       187833                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side     13681011                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side    278995431                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side        71642                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side       186607                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       102278                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side       236679                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side        81969                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side       221565                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side        60583                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side       167482                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side        70322                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side       178209                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total              294610463                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side      3177792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side      5029650                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side      1992768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side      5305872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side    572321984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side  11170092749                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side      2380864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side      5541244                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side      3614592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side      7197712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side      2795456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side      6648328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side      1952960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side      4984848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side      2518848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side      5304272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total             11800859939                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                         92365746                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples         289700358                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.117249                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.551948                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0               265474079     91.64%     91.64% # Request fanout histogram
system.l2bus0.snoop_fanout::1                21593071      7.45%     99.09% # Request fanout histogram
system.l2bus0.snoop_fanout::2                  708308      0.24%     99.34% # Request fanout histogram
system.l2bus0.snoop_fanout::3                  375350      0.13%     99.47% # Request fanout histogram
system.l2bus0.snoop_fanout::4                  228501      0.08%     99.54% # Request fanout histogram
system.l2bus0.snoop_fanout::5                  120973      0.04%     99.59% # Request fanout histogram
system.l2bus0.snoop_fanout::6                  135063      0.05%     99.63% # Request fanout histogram
system.l2bus0.snoop_fanout::7                 1017930      0.35%     99.98% # Request fanout histogram
system.l2bus0.snoop_fanout::8                   47083      0.02%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total           289700358                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests       1685133                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests       278532                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests      1254521                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops          337255                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops        92163                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops       245092                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                   4                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp             875741                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq              35295                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp             35295                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        48409                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean        35042                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict            75647                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq            18047                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq          11355                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp           29402                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq             19226                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp            19226                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq         249674                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq        626063                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side        81870                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side       260597                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side        65018                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side       180840                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side        61866                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side       201571                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side        61844                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side       178123                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side        61766                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side       175204                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side        61793                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side       178970                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side        62007                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side       177158                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side        78226                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side       191573                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                2078426                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side      3099392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side      7020376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side      2135296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side      5341228                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side      1989952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side      5803024                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side      1989312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side      5298256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side      1984768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side      5266768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side      1991296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side      5294352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side      1997632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side      5289232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side      3034176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side      5365712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                62900772                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                         57596143                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples          59294104                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.107810                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.724458                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                57567958     97.09%     97.09% # Request fanout histogram
system.l2bus1.snoop_fanout::1                  323356      0.55%     97.63% # Request fanout histogram
system.l2bus1.snoop_fanout::2                  234215      0.40%     98.03% # Request fanout histogram
system.l2bus1.snoop_fanout::3                  374637      0.63%     98.66% # Request fanout histogram
system.l2bus1.snoop_fanout::4                  297060      0.50%     99.16% # Request fanout histogram
system.l2bus1.snoop_fanout::5                  117972      0.20%     99.36% # Request fanout histogram
system.l2bus1.snoop_fanout::6                  106394      0.18%     99.54% # Request fanout histogram
system.l2bus1.snoop_fanout::7                  119742      0.20%     99.74% # Request fanout histogram
system.l2bus1.snoop_fanout::8                  152770      0.26%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total            59294104                       # Request fanout histogram
system.l2cache0.tags.replacements            28962360                       # number of replacements
system.l2cache0.tags.tagsinuse            3956.068358                       # Cycle average of tags in use
system.l2cache0.tags.total_refs             123999264                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs            28962360                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                4.281394                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1568.603745                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data     0.000551                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst     0.000514                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst     4.636934                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data     1.288197                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst     0.631250                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data     1.557263                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst   128.134860                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data  2234.554950                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst     0.733893                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data     0.949697                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst     0.609490                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data     0.751828                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst     2.047112                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data     4.458430                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst     0.320292                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data     0.579622                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst     1.672176                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data     4.537555                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.382960                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.001132                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.000315                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.000154                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.000380                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.031283                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.545546                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.000179                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.000232                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.000149                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.000184                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.000500                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.001088                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.000078                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.000142                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.000408                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.001108                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.965837                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4073                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          737                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2605                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2          731                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.994385                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses          1636865459                       # Number of tag accesses
system.l2cache0.tags.data_accesses         1636865459                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks     81448970                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total     81448970                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks      4240274                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total      4240274                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus00.data            6                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data           20                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data            2                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus05.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total             30                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus00.data            2                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus02.data           39                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus03.data            2                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus04.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus05.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total           46                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus00.data          169                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus01.data           43                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data     25000184                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data          262                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data         1713                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data          698                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data           37                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus07.data           42                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total        25003148                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst        26158                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst        28618                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst      4471378                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst        31397                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst        39511                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst        34930                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst        29262                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst        25982                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total      4687236                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data        48547                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data        56346                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data     39633540                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data        51981                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data        61508                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data        62761                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data        56462                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data        35102                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total     40006247                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst        26158                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data        48716                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst        28618                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data        56389                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst      4471378                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data     64633724                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst        31397                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data        52243                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst        39511                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data        63221                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst        34930                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data        63459                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst        29262                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data        56499                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst        25982                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data        35144                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total           69696631                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst        26158                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data        48716                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst        28618                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data        56389                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst      4471378                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data     64633724                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst        31397                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data        52243                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst        39511                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data        63221                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst        34930                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data        63459                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst        29262                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data        56499                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst        25982                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data        35144                       # number of overall hits
system.l2cache0.overall_hits::total          69696631                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data         7974                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data         2124                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data         2321                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data         2164                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data         2343                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data         2128                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data         2131                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data         2129                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total        23314                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data         1939                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data         1093                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data         2144                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data         1099                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data         1228                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data         1103                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data         1114                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data         1115                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total        10835                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data         3016                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data         1143                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data     17604285                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data         2338                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data         5055                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data         4271                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data         1196                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data         2010                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total      17623314                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst        15277                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst         2180                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst       267102                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst         3044                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst         6282                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst         3359                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst          806                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst         4983                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total       303033                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data         6051                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data         5764                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data     10878010                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data         5385                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data        11365                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data        10589                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data         3948                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data        33126                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total     10954238                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst        15277                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data         9067                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst         2180                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data         6907                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst       267102                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data     28482295                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst         3044                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data         7723                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst         6282                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data        16420                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst         3359                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data        14860                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst          806                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data         5144                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst         4983                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data        35136                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total         28880585                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst        15277                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data         9067                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst         2180                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data         6907                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst       267102                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data     28482295                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst         3044                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data         7723                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst         6282                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data        16420                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst         3359                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data        14860                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst          806                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data         5144                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst         4983                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data        35136                       # number of overall misses
system.l2cache0.overall_misses::total        28880585                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks     81448970                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total     81448970                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks      4240274                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total      4240274                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data         7980                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data         2124                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data         2341                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data         2166                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data         2343                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data         2129                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data         2132                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data         2129                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total        23344                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data         1941                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data         1093                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data         2183                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data         1101                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data         1229                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data         1104                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data         1115                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data         1115                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total        10881                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data         3185                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data         1186                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data     42604469                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data         2600                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data         6768                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data         4969                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data         1233                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data         2052                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total     42626462                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst        41435                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst        30798                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst      4738480                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst        34441                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst        45793                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst        38289                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst        30068                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst        30965                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total      4990269                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data        54598                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data        62110                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data     50511550                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data        57366                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data        72873                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data        73350                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data        60410                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data        68228                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total     50960485                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst        41435                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data        57783                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst        30798                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data        63296                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst      4738480                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data     93116019                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst        34441                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data        59966                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst        45793                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data        79641                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst        38289                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data        78319                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst        30068                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data        61643                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst        30965                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data        70280                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total       98577216                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst        41435                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data        57783                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst        30798                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data        63296                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst      4738480                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data     93116019                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst        34441                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data        59966                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst        45793                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data        79641                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst        38289                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data        78319                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst        30068                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data        61643                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst        30965                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data        70280                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total      98577216                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data     0.999248                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.991457                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.999077                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data     0.999530                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.999531                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.998715                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data     0.998970                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.982135                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data     0.998183                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data     0.999186                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data     0.999094                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.999103                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.995772                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data     0.946939                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data     0.963744                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.413203                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.899231                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.746897                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.859529                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.969992                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data     0.979532                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.413436                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.368698                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.070784                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.056369                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.088383                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.137183                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.087728                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.026806                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.160924                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.060725                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.110828                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.092803                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.215357                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.093871                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.155956                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.144363                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.065353                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.485519                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.214956                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.368698                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.156915                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.070784                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.109122                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.056369                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.305880                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.088383                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.128790                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.137183                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.206175                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.087728                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.189737                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.026806                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.083448                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.160924                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.499943                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.292974                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.368698                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.156915                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.070784                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.109122                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.056369                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.305880                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.088383                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.128790                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.137183                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.206175                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.087728                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.189737                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.026806                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.083448                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.160924                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.499943                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.292974                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks       20985328                       # number of writebacks
system.l2cache0.writebacks::total            20985328                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               13797                       # number of replacements
system.l2cache1.tags.tagsinuse            3651.662034                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                139177                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               13797                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               10.087483                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1263.213200                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst     1.000018                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data     1.000031                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst     0.982879                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.data     0.000032                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst   242.814441                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   398.107060                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst   495.311103                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   553.350809                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst     3.646320                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data    81.223974                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.inst     0.016248                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data    67.766999                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.inst     0.357565                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data    57.127333                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.inst     0.003019                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data    56.127559                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst     1.963245                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data    53.524549                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.inst    51.701677                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data   322.423973                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.308402                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.000240                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.059281                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.097194                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.120926                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.135095                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.000890                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.019830                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.inst     0.000004                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.016545                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.inst     0.000087                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.013947                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.inst     0.000001                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.013703                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.000479                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.013068                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.inst     0.012622                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.078717                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.891519                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3532                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         3502                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.862305                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses             8038669                       # Number of tag accesses
system.l2cache1.tags.data_accesses            8038669                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        48409                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        48409                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks        35042                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total        35042                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus08.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus09.data           11                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus10.data           10                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus11.data           12                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus13.data           32                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus14.data            3                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus15.data            4                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             73                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus08.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus09.data            5                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus10.data            5                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus11.data            6                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus13.data           16                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus14.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus15.data            2                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total           36                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data          447                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data          294                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus10.data          238                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus11.data          209                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus12.data          222                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus13.data          175                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus14.data          204                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus15.data          247                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            2036                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst        31396                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst        30746                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst        30767                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst        30757                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst        30752                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst        30677                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst        30790                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst        30733                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total       246618                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data        67014                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data        60229                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data        68700                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data        60851                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data        62765                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data        66954                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data        69533                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data        47624                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total       503670                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst        31396                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data        67461                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst        30746                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data        60523                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst        30767                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data        68938                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst        30757                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data        61060                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst        30752                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data        62987                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst        30677                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data        67129                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst        30790                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data        69737                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst        30733                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data        47871                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total             752324                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst        31396                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data        67461                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst        30746                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data        60523                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst        30767                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data        68938                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst        30757                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data        61060                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst        30752                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data        62987                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst        30677                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data        67129                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst        30790                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data        69737                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst        30733                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data        47871                       # number of overall hits
system.l2cache1.overall_hits::total            752324                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data         2166                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data         2142                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data         2113                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data         2111                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data         2121                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data         2268                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data         2229                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data         2768                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total        17918                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data         1380                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data         1209                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data         1192                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data         1188                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data         1193                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data         1268                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data         1297                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data         1370                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total        10097                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data         2946                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data         1646                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data          911                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data          913                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data          918                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data          933                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data          931                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data         1976                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total         11174                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst         2046                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst          908                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus10.inst            6                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus11.inst            4                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus12.inst            2                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus13.inst            2                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst            4                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus15.inst           84                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         3056                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data         8355                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data         1646                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data          590                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data          574                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data          498                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data          889                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data          592                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data        27504                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total        40648                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst         2046                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data        11301                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst          908                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data         3292                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.inst            6                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data         1501                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.inst            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data         1487                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.inst            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data         1416                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.inst            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data         1822                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data         1523                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.inst           84                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data        29480                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            54878                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst         2046                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data        11301                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst          908                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data         3292                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.inst            6                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data         1501                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.inst            4                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data         1487                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.inst            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data         1416                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.inst            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data         1822                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst            4                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data         1523                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.inst           84                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data        29480                       # number of overall misses
system.l2cache1.overall_misses::total           54878                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        48409                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        48409                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks        35042                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total        35042                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data         2167                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data         2153                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data         2123                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data         2123                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data         2121                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data         2300                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data         2232                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data         2772                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total        17991                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data         1381                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data         1214                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data         1197                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data         1194                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data         1193                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data         1284                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data         1298                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data         1372                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total        10133                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data         3393                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data         1940                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data         1149                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data         1122                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data         1140                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data         1108                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data         1135                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data         2223                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total        13210                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst        33442                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst        31654                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst        30773                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst        30761                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst        30754                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst        30679                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst        30794                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst        30817                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total       249674                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data        75369                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data        61875                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data        69290                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data        61425                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data        63263                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data        67843                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data        70125                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data        75128                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total       544318                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst        33442                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data        78762                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst        31654                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data        63815                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst        30773                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data        70439                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst        30761                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data        62547                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst        30754                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data        64403                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst        30679                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data        68951                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst        30794                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data        71260                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst        30817                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data        77351                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total         807202                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst        33442                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data        78762                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst        31654                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data        63815                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst        30773                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data        70439                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst        30761                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data        62547                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst        30754                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data        64403                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst        30679                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data        68951                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst        30794                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data        71260                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst        30817                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data        77351                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total        807202                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data     0.999539                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data     0.994891                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data     0.995290                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data     0.994348                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data     0.986087                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data     0.998656                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data     0.998557                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.995942                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data     0.999276                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data     0.995881                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data     0.995823                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data     0.994975                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data     0.987539                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data     0.999230                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data     0.998542                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.996447                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.868258                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.848454                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data     0.792863                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data     0.813725                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data     0.805263                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data     0.842058                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data     0.820264                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data     0.888889                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.845874                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.061181                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.028685                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus10.inst     0.000195                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus11.inst     0.000130                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus12.inst     0.000065                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus13.inst     0.000065                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.000130                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus15.inst     0.002726                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.012240                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.110855                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.026602                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.008515                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.009345                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.007872                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.013104                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.008442                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.366095                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.074677                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.061181                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.143483                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.028685                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.051587                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.inst     0.000195                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.021309                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.inst     0.000130                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.023774                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.inst     0.000065                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.021987                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.inst     0.000065                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.026425                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.000130                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.021372                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.inst     0.002726                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.381120                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.067985                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.061181                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.143483                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.028685                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.051587                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.inst     0.000195                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.021309                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.inst     0.000130                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.023774                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.inst     0.000065                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.021987                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.inst     0.000065                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.026425                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.000130                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.021372                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.inst     0.002726                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.381120                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.067985                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           7098                       # number of writebacks
system.l2cache1.writebacks::total                7098                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               6126                       # Transaction distribution
system.membus0.trans_dist::ReadResp          11304034                       # Transaction distribution
system.membus0.trans_dist::WriteReq             80063                       # Transaction distribution
system.membus0.trans_dist::WriteResp            80063                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty     21360794                       # Transaction distribution
system.membus0.trans_dist::CleanEvict         7538337                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq           54849                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq         23949                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp          73746                       # Transaction distribution
system.membus0.trans_dist::ReadExReq         17629951                       # Transaction distribution
system.membus0.trans_dist::ReadExResp        17618287                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq     11297908                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq       375168                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp       375168                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port      2518057                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     83842913                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave       101780                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total     86462750                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       157645                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave        70598                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total       228243                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port         4048                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      1123402                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total      1127450                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              87818443                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port     82833344                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side   3108194816                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave       324259                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total   3191352419                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      2627136                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave       282276                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total      2909412                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port        87040                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side     23984960                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total     24072000                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total             3218333831                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        62511554                       # Total snoops (count)
system.membus0.snoop_fanout::samples        120955952                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.516809                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.499717                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2               58444789     48.32%     48.32% # Request fanout histogram
system.membus0.snoop_fanout::3               62511163     51.68%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total          120955952                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                  4                       # Transaction distribution
system.membus1.trans_dist::ReadResp          10470803                       # Transaction distribution
system.membus1.trans_dist::WriteReq             35295                       # Transaction distribution
system.membus1.trans_dist::WriteResp            35295                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty     20596179                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         7322312                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq           25912                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq         12553                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp          35758                       # Transaction distribution
system.membus1.trans_dist::ReadExReq         17507298                       # Transaction distribution
system.membus1.trans_dist::ReadExResp        17500835                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq     10470799                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        26861                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       229422                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total       256283                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     83756760                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total     83756760                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total              84013043                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       901440                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      2909796                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      3811236                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port   3104811072                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total   3104811072                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total             3108622308                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                         1760136                       # Total snoops (count)
system.membus1.snoop_fanout::samples         57698147                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.029875                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.170243                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1               55974401     97.01%     97.01% # Request fanout histogram
system.membus1.snoop_fanout::2                1723746      2.99%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total           57698147                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements     31397014                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.673790                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs       226159                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs     31397014                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.007203                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     7.701276                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.000225                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.data     0.000086                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.027519                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     7.895617                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.inst     0.000009                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.000447                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.000265                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.001572                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.inst     0.000035                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.033569                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.012978                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.000187                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.000004                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.481330                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.000014                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.data     0.000005                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.001720                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.493476                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.inst     0.000001                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.000028                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.000017                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.000098                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.inst     0.000002                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.002098                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.000811                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.000012                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.979612                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses    501807457                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses    501807457                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks     20988291                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total     20988291                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus01.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data        99453                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus03.data            2                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus04.data            5                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus05.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total        99462                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus01.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data       125646                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus04.data            4                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus05.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus07.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total       125658                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus01.data            3                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data       225099                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data            4                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus04.data            9                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data            3                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus07.data            2                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total       225120                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus01.data            3                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data       225099                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data            4                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus04.data            9                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data            3                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus07.data            2                       # number of overall hits
system.numa_caches_downward0.overall_hits::total       225120                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data            3                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data          309                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data           19                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data          215                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data           10                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data           15                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data            3                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          574                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data           46                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data          101                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus03.data            9                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data          112                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus05.data            6                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data           24                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total          302                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus00.data          231                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data          272                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data     17208090                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data          834                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data         2900                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data         2584                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data          372                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data          270                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total     17215553                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data         1351                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.data          911                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst        32392                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data     10460756                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.inst           65                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data         1839                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst          675                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data         5399                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.inst           58                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data         4669                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data         1147                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data         1030                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide           64                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total     10510356                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide       373824                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total       373824                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data         1582                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data         1183                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst        32392                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data     27668846                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.inst           65                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data         2673                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst          675                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data         8299                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.inst           58                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data         7253                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data         1519                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data         1300                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide           64                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total     27725909                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data         1582                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data         1183                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst        32392                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data     27668846                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.inst           65                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data         2673                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst          675                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data         8299                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.inst           58                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data         7253                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data         1519                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data         1300                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide           64                       # number of overall misses
system.numa_caches_downward0.overall_misses::total     27725909                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks     20988291                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total     20988291                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data          309                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data           19                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data          215                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data           15                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          574                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data           46                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data          101                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus03.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data          112                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus05.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total          302                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus00.data          231                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data          273                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data     17307543                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data          836                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data         2905                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data         2585                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data          372                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data          270                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total     17315015                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data         1351                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.data          913                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst        32392                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data     10586402                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.inst           65                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data         1841                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst          675                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data         5403                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.inst           58                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data         4671                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data         1147                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data         1032                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide           64                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total     10636014                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide       373824                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total       373824                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.data         1582                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data         1186                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst        32392                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data     27893945                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.inst           65                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data         2677                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst          675                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data         8308                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.inst           58                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data         7256                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data         1519                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data         1302                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide           64                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total     27951029                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data         1582                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data         1186                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst        32392                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data     27893945                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.inst           65                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data         2677                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst          675                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data         8308                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.inst           58                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data         7256                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data         1519                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data         1302                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide           64                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total     27951029                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data     0.996337                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.994254                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data     0.997608                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data     0.998279                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data     0.999613                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.994256                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.data     0.997809                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.988131                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.998914                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data     0.999260                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data     0.999572                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data     0.998062                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.988186                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data     0.997470                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.991930                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.998506                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data     0.998917                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.999587                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data     0.998464                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.991946                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data     0.997470                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.991930                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.998506                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data     0.998917                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.999587                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data     0.998464                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.991946                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks     20763281                       # number of writebacks
system.numa_caches_downward0.writebacks::total     20763281                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements        19658                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse     2.877457                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs         1117                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs        19658                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.056822                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.019202                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     0.021463                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.084912                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     0.010041                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.031630                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.inst     0.000466                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.038927                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.inst     0.001394                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.036192                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.inst     0.000002                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.025220                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.inst     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.071879                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     0.000930                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.027355                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.inst     0.008612                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     2.499230                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.001200                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.001341                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.005307                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.000628                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.001977                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.inst     0.000029                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.002433                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.inst     0.000087                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.002262                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.001576                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.004492                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.000058                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.001710                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.inst     0.000538                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.156202                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.179841                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.tag_accesses       665181                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses       665181                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          286                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          286                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus09.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus09.data            2                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            2                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus09.data            2                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            2                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data         2979                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data         2942                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data         2969                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data         2970                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data         2981                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data         2920                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data         2988                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data         3091                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total        23840                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data         1263                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data         1195                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data         1191                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data         1188                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data         1193                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data         1166                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data         1195                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data         1268                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         9659                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data          105                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data           15                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus10.data           16                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus11.data           16                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus12.data            8                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus13.data           21                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus14.data           11                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus15.data          879                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total         1071                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst         1815                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data         7332                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst          894                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data          711                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.inst            6                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data          375                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.inst            4                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data          353                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.inst            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data          273                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.inst            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data          667                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst            4                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data          346                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.inst           84                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data        26828                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total        39696                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst         1815                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data         7437                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst          894                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data          726                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.inst            6                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data          391                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.inst            4                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data          369                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.inst            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data          281                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.inst            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data          688                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst            4                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data          357                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.inst           84                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data        27707                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total        40767                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst         1815                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data         7437                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst          894                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data          726                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.inst            6                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data          391                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.inst            4                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data          369                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.inst            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data          281                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.inst            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data          688                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst            4                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data          357                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.inst           84                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data        27707                       # number of overall misses
system.numa_caches_downward1.overall_misses::total        40767                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          286                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          286                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data         2979                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data         2942                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data         2969                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data         2970                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data         2981                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data         2920                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data         2988                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data         3091                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total        23840                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data         1263                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data         1195                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data         1191                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data         1188                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data         1193                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data         1166                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data         1195                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data         1268                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         9659                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data          105                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data           15                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus10.data           16                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus11.data           16                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus12.data            8                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus13.data           21                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus14.data           11                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus15.data          879                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total         1071                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst         1815                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data         7332                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst          894                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data          713                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.inst            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data          375                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data          353                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data          273                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data          667                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data          346                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.inst           84                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data        26828                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total        39698                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst         1815                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data         7437                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst          894                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data          728                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.inst            6                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data          391                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.inst            4                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data          369                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.inst            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data          281                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.inst            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data          688                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst            4                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data          357                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.inst           84                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data        27707                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total        40769                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst         1815                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data         7437                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst          894                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data          728                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.inst            6                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data          391                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.inst            4                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data          369                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.inst            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data          281                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.inst            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data          688                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst            4                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data          357                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.inst           84                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data        27707                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total        40769                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data     0.997195                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999950                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data     0.997253                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999951                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data     0.997253                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999951                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          282                       # number of writebacks
system.numa_caches_downward1.writebacks::total          282                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements        19662                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse     2.874355                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs         1114                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs        19662                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.056658                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.014445                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     0.021932                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.084913                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     0.009806                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.032334                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.inst     0.001160                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.039623                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.inst     0.001394                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.036193                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.inst     0.000002                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.024759                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.inst     0.000232                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.071880                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     0.000930                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.026896                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.inst     0.009083                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     2.498772                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.000903                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.001371                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.005307                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.000613                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.002021                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.inst     0.000073                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.002476                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.inst     0.000087                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.002262                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.001547                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.inst     0.000014                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.004492                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.000058                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.001681                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.inst     0.000568                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.156173                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.179647                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.tag_accesses       665129                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses       665129                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          282                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          282                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data         2979                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data         2942                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data         2969                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data         2970                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data         2981                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data         2920                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data         2988                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data         3091                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total        23840                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data         1263                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data         1195                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data         1191                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data         1188                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data         1193                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data         1166                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data         1195                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data         1268                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         9659                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data          105                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data           15                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus10.data           16                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus11.data           16                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus12.data            8                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus13.data           21                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus14.data           11                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus15.data          879                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total         1071                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst         1815                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data         7332                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst          894                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data          711                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.inst            6                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data          375                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.inst            4                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data          353                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.inst            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data          273                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.inst            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data          667                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst            4                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data          346                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.inst           84                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data        26828                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total        39696                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst         1815                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data         7437                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst          894                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data          726                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.inst            6                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data          391                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.inst            4                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data          369                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.inst            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data          281                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.inst            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data          688                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst            4                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data          357                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.inst           84                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data        27707                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total        40767                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst         1815                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data         7437                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst          894                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data          726                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.inst            6                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data          391                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.inst            4                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data          369                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.inst            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data          281                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.inst            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data          688                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst            4                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data          357                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.inst           84                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data        27707                       # number of overall misses
system.numa_caches_upward0.overall_misses::total        40767                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          282                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          282                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data         2979                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data         2942                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data         2969                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data         2970                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data         2981                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data         2920                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data         2988                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data         3091                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total        23840                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data         1263                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data         1195                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data         1191                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data         1188                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data         1193                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data         1166                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data         1195                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data         1268                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         9659                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data          105                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data           15                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus10.data           16                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus11.data           16                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus12.data            8                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus13.data           21                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus14.data           11                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus15.data          879                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total         1071                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst         1815                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data         7332                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst          894                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data          711                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.inst            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data          375                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data          353                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data          273                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data          667                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data          346                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.inst           84                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data        26828                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total        39696                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst         1815                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data         7437                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst          894                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data          726                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.inst            6                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data          391                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.inst            4                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data          369                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.inst            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data          281                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.inst            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data          688                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst            4                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data          357                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.inst           84                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data        27707                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total        40767                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst         1815                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data         7437                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst          894                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data          726                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.inst            6                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data          391                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.inst            4                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data          369                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.inst            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data          281                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.inst            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data          688                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst            4                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data          357                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.inst           84                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data        27707                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total        40767                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          282                       # number of writebacks
system.numa_caches_upward0.writebacks::total          282                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements     31095732                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.475802                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs       178965                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs     31095732                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.005755                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     7.449993                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.000293                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.data     0.000094                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.025269                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     7.944256                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.inst     0.000010                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.000447                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.000277                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.001602                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.inst     0.000034                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.042207                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.011124                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.000190                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.000007                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.465625                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.000018                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.data     0.000006                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.001579                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.496516                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.inst     0.000001                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.000028                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.000017                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.000100                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.inst     0.000002                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.002638                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.000695                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.000012                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.967238                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses    498178387                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses    498178387                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks     20763281                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total     20763281                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data        92837                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data           10                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus05.data            2                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total        92849                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data        83252                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus04.inst            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus04.data            7                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus05.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total        83261                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data       176089                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus04.inst            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data           17                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus05.data            3                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total       176110                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data       176089                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus04.inst            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data           17                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus05.data            3                       # number of overall hits
system.numa_caches_upward1.overall_hits::total       176110                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data            3                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data          338                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data           19                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data          215                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data           10                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data           15                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data            3                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          603                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data           46                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data          101                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus03.data            9                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data          112                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus05.data            6                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data           24                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total          302                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus00.data          231                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data          272                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data     17115224                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data          834                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data         2890                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data         2582                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data          372                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data          270                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide       373824                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total     17496499                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data         1351                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.data          911                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst        32392                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data     10377504                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.inst           65                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data         1839                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst          674                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data         5392                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.inst           58                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data         4668                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data         1147                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data         1030                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide           64                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total     10427095                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data         1582                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data         1183                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst        32392                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data     27492728                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.inst           65                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data         2673                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst          674                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data         8282                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.inst           58                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data         7250                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data         1519                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data         1300                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide       373888                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total     27923594                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data         1582                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data         1183                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst        32392                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data     27492728                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.inst           65                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data         2673                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst          674                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data         8282                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.inst           58                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data         7250                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data         1519                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data         1300                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide       373888                       # number of overall misses
system.numa_caches_upward1.overall_misses::total     27923594                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks     20763281                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total     20763281                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data          338                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data           19                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data          215                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data           15                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          603                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data           46                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data          101                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus03.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data          112                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus05.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total          302                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus00.data          231                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data          272                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data     17208061                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data          834                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data         2900                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data         2584                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data          372                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data          270                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide       373824                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total     17589348                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data         1351                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.data          911                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst        32392                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data     10460756                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.inst           65                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data         1839                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst          675                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data         5399                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.inst           58                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data         4669                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data         1147                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data         1030                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide           64                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total     10510356                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.data         1582                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data         1183                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst        32392                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data     27668817                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.inst           65                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data         2673                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst          675                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data         8299                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.inst           58                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data         7253                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data         1519                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data         1300                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide       373888                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total     28099704                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data         1582                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data         1183                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst        32392                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data     27668817                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.inst           65                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data         2673                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst          675                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data         8299                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.inst           58                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data         7253                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data         1519                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data         1300                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide       373888                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total     28099704                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.994605                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.996552                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data     0.999226                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.994721                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.992041                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst     0.998519                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data     0.998703                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data     0.999786                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.992078                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.993636                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst     0.998519                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.997952                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data     0.999586                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.993733                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.993636                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst     0.998519                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.997952                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data     0.999586                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.993733                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks     20589081                       # number of writebacks
system.numa_caches_upward1.writebacks::total     20589081                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits            2610539                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits           1305492                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits            3916031                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits           1040232                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses       1040232                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             8414698816                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts          11911349                       # Number of instructions committed
system.switch_cpus00.committedOps            11911349                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses     11494478                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses         1078                       # Number of float alu accesses
system.switch_cpus00.num_func_calls            537573                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts       920850                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts           11494478                       # number of integer instructions
system.switch_cpus00.num_fp_insts                1078                       # number of float instructions
system.switch_cpus00.num_int_register_reads     15758868                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes      9110099                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads          528                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes          544                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs             3921314                       # number of memory refs
system.switch_cpus00.num_load_insts           2611363                       # Number of load instructions
system.switch_cpus00.num_store_insts          1309951                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     8402791289.715001                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     11907526.284999                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.001415                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.998585                       # Percentage of idle cycles
system.switch_cpus00.Branches                 1668218                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass        44311      0.37%      0.37% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu         7470972     62.72%     63.09% # Class of executed instruction
system.switch_cpus00.op_class::IntMult          46535      0.39%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd            38      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     63.48% # Class of executed instruction
system.switch_cpus00.op_class::MemRead        2673948     22.45%     85.93% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite       1318600     11.07%     97.00% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess       356945      3.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total         11911349                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits            1977021                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits            945140                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits            2922161                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits            906306                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses        906306                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             8414690005                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts           9301644                       # Number of instructions committed
system.switch_cpus01.committedOps             9301644                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses      8979220                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses          804                       # Number of float alu accesses
system.switch_cpus01.num_func_calls            368898                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts       750124                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts            8979220                       # number of integer instructions
system.switch_cpus01.num_fp_insts                 804                       # number of float instructions
system.switch_cpus01.num_int_register_reads     12413937                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes      7183595                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs             2926667                       # number of memory refs
system.switch_cpus01.num_load_insts           1977081                       # Number of load instructions
system.switch_cpus01.num_store_insts           949586                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     8405392315.923508                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     9297689.076492                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.001105                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.998895                       # Percentage of idle cycles
system.switch_cpus01.Branches                 1291514                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass        41720      0.45%      0.45% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu         5960270     64.08%     64.53% # Class of executed instruction
system.switch_cpus01.op_class::IntMult          37219      0.40%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd            24      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus01.op_class::MemRead        2005291     21.56%     86.48% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite        949598     10.21%     96.69% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess       307522      3.31%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total          9301644                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits         2040305594                       # DTB read hits
system.switch_cpus02.dtb.read_misses          1380098                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses     2025266677                       # DTB read accesses
system.switch_cpus02.dtb.write_hits        1174023201                       # DTB write hits
system.switch_cpus02.dtb.write_misses          330153                       # DTB write misses
system.switch_cpus02.dtb.write_acv                 11                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses    1132980714                       # DTB write accesses
system.switch_cpus02.dtb.data_hits         3214328795                       # DTB hits
system.switch_cpus02.dtb.data_misses          1710251                       # DTB misses
system.switch_cpus02.dtb.data_acv                  11                       # DTB access violations
system.switch_cpus02.dtb.data_accesses     3158247391                       # DTB accesses
system.switch_cpus02.itb.fetch_hits        8259094261                       # ITB hits
system.switch_cpus02.itb.fetch_misses            2554                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses    8259096815                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             8414695393                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts        8394490161                       # Number of instructions committed
system.switch_cpus02.committedOps          8394490161                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses   7925313953                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses    337727725                       # Number of float alu accesses
system.switch_cpus02.num_func_calls         136573301                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts   1102396754                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts         7925313953                       # number of integer instructions
system.switch_cpus02.num_fp_insts           337727725                       # number of float instructions
system.switch_cpus02.num_int_register_reads  11175645947                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes   5507471114                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads    418316593                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes    216514460                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs          3220971561                       # number of memory refs
system.switch_cpus02.num_load_insts        2046610815                       # Number of load instructions
system.switch_cpus02.num_store_insts       1174360746                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     18077210.953653                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     8396618182.046348                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.997852                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.002148                       # Percentage of idle cycles
system.switch_cpus02.Branches              1295954530                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass    195500108      2.33%      2.33% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu      4615319200     54.97%     57.30% # Class of executed instruction
system.switch_cpus02.op_class::IntMult       59004276      0.70%     58.00% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     58.00% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd     190508889      2.27%     60.27% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp      47040492      0.56%     60.83% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt           184      0.00%     60.83% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult     24039997      0.29%     61.12% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv       1515314      0.02%     61.13% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt      1183215      0.01%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     61.15% # Class of executed instruction
system.switch_cpus02.op_class::MemRead     2064537030     24.59%     85.74% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite    1174401341     13.99%     99.72% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess     23150377      0.28%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total       8396200423                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits            1985131                       # DTB read hits
system.switch_cpus03.dtb.read_misses              141                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   4                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses           1428                       # DTB read accesses
system.switch_cpus03.dtb.write_hits            960586                       # DTB write hits
system.switch_cpus03.dtb.write_misses              20                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses          1376                       # DTB write accesses
system.switch_cpus03.dtb.data_hits            2945717                       # DTB hits
system.switch_cpus03.dtb.data_misses              161                       # DTB misses
system.switch_cpus03.dtb.data_acv                  11                       # DTB access violations
system.switch_cpus03.dtb.data_accesses           2804                       # DTB accesses
system.switch_cpus03.itb.fetch_hits            929802                       # ITB hits
system.switch_cpus03.itb.fetch_misses             100                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses        929902                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             8414690049                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts           9321017                       # Number of instructions committed
system.switch_cpus03.committedOps             9321017                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses      8993962                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses         3504                       # Number of float alu accesses
system.switch_cpus03.num_func_calls            368256                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts       751790                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts            8993962                       # number of integer instructions
system.switch_cpus03.num_fp_insts                3504                       # number of float instructions
system.switch_cpus03.num_int_register_reads     12423252                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes      7181092                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads         1821                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes         1748                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs             2951777                       # number of memory refs
system.switch_cpus03.num_load_insts           1986252                       # Number of load instructions
system.switch_cpus03.num_store_insts           965525                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     8405372733.914193                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     9317315.085807                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.001107                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.998893                       # Percentage of idle cycles
system.switch_cpus03.Branches                 1292670                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass        44473      0.48%      0.48% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu         5945224     63.78%     64.26% # Class of executed instruction
system.switch_cpus03.op_class::IntMult          37011      0.40%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd           179      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt            45      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv            15      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     64.66% # Class of executed instruction
system.switch_cpus03.op_class::MemRead        2015365     21.62%     86.28% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite        965553     10.36%     96.64% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess       313324      3.36%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total          9321189                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits            2196038                       # DTB read hits
system.switch_cpus04.dtb.read_misses             1938                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   1                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses         111458                       # DTB read accesses
system.switch_cpus04.dtb.write_hits           1078784                       # DTB write hits
system.switch_cpus04.dtb.write_misses             164                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses         51540                       # DTB write accesses
system.switch_cpus04.dtb.data_hits            3274822                       # DTB hits
system.switch_cpus04.dtb.data_misses             2102                       # DTB misses
system.switch_cpus04.dtb.data_acv                  10                       # DTB access violations
system.switch_cpus04.dtb.data_accesses         162998                       # DTB accesses
system.switch_cpus04.itb.fetch_hits           1493114                       # ITB hits
system.switch_cpus04.itb.fetch_misses            1039                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses       1494153                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles             8414689919                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts          10458863                       # Number of instructions committed
system.switch_cpus04.committedOps            10458863                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses     10091752                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses        10986                       # Number of float alu accesses
system.switch_cpus04.num_func_calls            396857                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts       886746                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts           10091752                       # number of integer instructions
system.switch_cpus04.num_fp_insts               10986                       # number of float instructions
system.switch_cpus04.num_int_register_reads     13944033                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes      8009673                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads         6792                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes         6694                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs             3283531                       # number of memory refs
system.switch_cpus04.num_load_insts           2199623                       # Number of load instructions
system.switch_cpus04.num_store_insts          1083908                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     8404231802.233117                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     10458116.766884                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.001243                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.998757                       # Percentage of idle cycles
system.switch_cpus04.Branches                 1465358                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass        67058      0.64%      0.64% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu         6692509     63.98%     64.62% # Class of executed instruction
system.switch_cpus04.op_class::IntMult          38534      0.37%     64.99% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     64.99% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd          2701      0.03%     65.01% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     65.01% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     65.01% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     65.01% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv           517      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     65.02% # Class of executed instruction
system.switch_cpus04.op_class::MemRead        2232958     21.35%     86.36% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite       1084035     10.36%     96.72% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess       342663      3.28%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total         10460975                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits            2109942                       # DTB read hits
system.switch_cpus05.dtb.read_misses              836                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses          59116                       # DTB read accesses
system.switch_cpus05.dtb.write_hits           1025934                       # DTB write hits
system.switch_cpus05.dtb.write_misses              76                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  8                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses         25966                       # DTB write accesses
system.switch_cpus05.dtb.data_hits            3135876                       # DTB hits
system.switch_cpus05.dtb.data_misses              912                       # DTB misses
system.switch_cpus05.dtb.data_acv                   8                       # DTB access violations
system.switch_cpus05.dtb.data_accesses          85082                       # DTB accesses
system.switch_cpus05.itb.fetch_hits           1183641                       # ITB hits
system.switch_cpus05.itb.fetch_misses             316                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses       1183957                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             8414689920                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts           9946058                       # Number of instructions committed
system.switch_cpus05.committedOps             9946058                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses      9600111                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses        10334                       # Number of float alu accesses
system.switch_cpus05.num_func_calls            382932                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts       826484                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts            9600111                       # number of integer instructions
system.switch_cpus05.num_fp_insts               10334                       # number of float instructions
system.switch_cpus05.num_int_register_reads     13277233                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes      7639229                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads         6602                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes         6564                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs             3142372                       # number of memory refs
system.switch_cpus05.num_load_insts           2111635                       # Number of load instructions
system.switch_cpus05.num_store_insts          1030737                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     8404746549.420987                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     9943370.579013                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.001182                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.998818                       # Percentage of idle cycles
system.switch_cpus05.Branches                 1387107                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass        51990      0.52%      0.52% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu         6355691     63.90%     64.42% # Class of executed instruction
system.switch_cpus05.op_class::IntMult          38407      0.39%     64.80% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     64.80% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd          3007      0.03%     64.83% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     64.83% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     64.83% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     64.83% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv           581      0.01%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     64.84% # Class of executed instruction
system.switch_cpus05.op_class::MemRead        2143224     21.55%     86.39% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite       1030828     10.36%     96.75% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess       323250      3.25%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total          9946978                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits            1940603                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits            933676                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits            2874279                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            906648                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        906648                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             8414689920                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts           9106743                       # Number of instructions committed
system.switch_cpus06.committedOps             9106743                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses      8786711                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses          804                       # Number of float alu accesses
system.switch_cpus06.num_func_calls            361940                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts       730527                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts            8786711                       # number of integer instructions
system.switch_cpus06.num_fp_insts                 804                       # number of float instructions
system.switch_cpus06.num_int_register_reads     12138472                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes      7025809                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs             2878785                       # number of memory refs
system.switch_cpus06.num_load_insts           1940663                       # Number of load instructions
system.switch_cpus06.num_store_insts           938122                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     8405587141.555378                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     9102778.444622                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.001082                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.998918                       # Percentage of idle cycles
system.switch_cpus06.Branches                 1262601                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass        41642      0.46%      0.46% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu         5813990     63.84%     64.30% # Class of executed instruction
system.switch_cpus06.op_class::IntMult          36400      0.40%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd            24      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     64.70% # Class of executed instruction
system.switch_cpus06.op_class::MemRead        1968879     21.62%     86.32% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite        938134     10.30%     96.62% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess       307674      3.38%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total          9106743                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits            1979471                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits            945091                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits            2924562                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits            906324                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses        906324                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             8414689812                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts           9307980                       # Number of instructions committed
system.switch_cpus07.committedOps             9307980                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses      8985364                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses          804                       # Number of float alu accesses
system.switch_cpus07.num_func_calls            369024                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts       752654                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts            8985364                       # number of integer instructions
system.switch_cpus07.num_fp_insts                 804                       # number of float instructions
system.switch_cpus07.num_int_register_reads     12420560                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes      7187374                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs             2929068                       # number of memory refs
system.switch_cpus07.num_load_insts           1979531                       # Number of load instructions
system.switch_cpus07.num_store_insts           949537                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     8405385786.826774                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     9304025.173226                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.001106                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.998894                       # Percentage of idle cycles
system.switch_cpus07.Branches                 1294397                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass        41686      0.45%      0.45% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu         5964253     64.08%     64.52% # Class of executed instruction
system.switch_cpus07.op_class::IntMult          37200      0.40%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd            24      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus07.op_class::MemRead        2007738     21.57%     86.49% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite        949549     10.20%     96.70% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess       307530      3.30%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total          9307980                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits            2017669                       # DTB read hits
system.switch_cpus08.dtb.read_misses               85                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses          11963                       # DTB read accesses
system.switch_cpus08.dtb.write_hits            976640                       # DTB write hits
system.switch_cpus08.dtb.write_misses              14                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses          6939                       # DTB write accesses
system.switch_cpus08.dtb.data_hits            2994309                       # DTB hits
system.switch_cpus08.dtb.data_misses               99                       # DTB misses
system.switch_cpus08.dtb.data_acv                   7                       # DTB access violations
system.switch_cpus08.dtb.data_accesses          18902                       # DTB accesses
system.switch_cpus08.itb.fetch_hits            968953                       # ITB hits
system.switch_cpus08.itb.fetch_misses              93                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses        969046                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             8414274349                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts           9493346                       # Number of instructions committed
system.switch_cpus08.committedOps             9493346                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses      9164222                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses         1062                       # Number of float alu accesses
system.switch_cpus08.num_func_calls            373551                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts       772167                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts            9164222                       # number of integer instructions
system.switch_cpus08.num_fp_insts                1062                       # number of float instructions
system.switch_cpus08.num_int_register_reads     12666458                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes      7313446                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads          527                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes          510                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs             2999066                       # number of memory refs
system.switch_cpus08.num_load_insts           2017922                       # Number of load instructions
system.switch_cpus08.num_store_insts           981144                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     8404785218.283167                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     9489130.716834                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.001128                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.998872                       # Percentage of idle cycles
system.switch_cpus08.Branches                 1319911                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass        44944      0.47%      0.47% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu         6071428     63.95%     64.43% # Class of executed instruction
system.switch_cpus08.op_class::IntMult          37406      0.39%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd            55      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     64.82% # Class of executed instruction
system.switch_cpus08.op_class::MemRead        2047135     21.56%     86.39% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite        981436     10.34%     96.72% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess       311048      3.28%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total          9493452                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits            1968087                       # DTB read hits
system.switch_cpus09.dtb.read_misses              329                       # DTB read misses
system.switch_cpus09.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses           1834                       # DTB read accesses
system.switch_cpus09.dtb.write_hits            948864                       # DTB write hits
system.switch_cpus09.dtb.write_misses              35                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses           874                       # DTB write accesses
system.switch_cpus09.dtb.data_hits            2916951                       # DTB hits
system.switch_cpus09.dtb.data_misses              364                       # DTB misses
system.switch_cpus09.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus09.dtb.data_accesses           2708                       # DTB accesses
system.switch_cpus09.itb.fetch_hits            929368                       # ITB hits
system.switch_cpus09.itb.fetch_misses             125                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses        929493                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             8414690009                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts           9257140                       # Number of instructions committed
system.switch_cpus09.committedOps             9257140                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses      8931743                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses         1043                       # Number of float alu accesses
system.switch_cpus09.num_func_calls            365018                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts       750837                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts            8931743                       # number of integer instructions
system.switch_cpus09.num_fp_insts                1043                       # number of float instructions
system.switch_cpus09.num_int_register_reads     12329054                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes      7133989                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          516                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          529                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs             2922557                       # number of memory refs
system.switch_cpus09.num_load_insts           1969031                       # Number of load instructions
system.switch_cpus09.num_store_insts           953526                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     8405436320.072702                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     9253688.927298                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.001100                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.998900                       # Percentage of idle cycles
system.switch_cpus09.Branches                 1287170                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass        44400      0.48%      0.48% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu         5910785     63.85%     64.33% # Class of executed instruction
system.switch_cpus09.op_class::IntMult          36549      0.39%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd            56      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             3      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     64.72% # Class of executed instruction
system.switch_cpus09.op_class::MemRead        1998287     21.59%     86.31% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite        953560     10.30%     96.61% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess       313885      3.39%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total          9257525                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits            1979644                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits            944637                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits            2924281                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits            906198                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses        906198                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             8414690005                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts           9306347                       # Number of instructions committed
system.switch_cpus10.committedOps             9306347                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses      8983734                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses          804                       # Number of float alu accesses
system.switch_cpus10.num_func_calls            368880                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts       753782                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts            8983734                       # number of integer instructions
system.switch_cpus10.num_fp_insts                 804                       # number of float instructions
system.switch_cpus10.num_int_register_reads     12417554                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes      7185222                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs             2928787                       # number of memory refs
system.switch_cpus10.num_load_insts           1979704                       # Number of load instructions
system.switch_cpus10.num_store_insts           949083                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     8405387612.693308                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     9302392.306692                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001105                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998895                       # Percentage of idle cycles
system.switch_cpus10.Branches                 1295410                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass        41675      0.45%      0.45% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu         5963019     64.07%     64.52% # Class of executed instruction
system.switch_cpus10.op_class::IntMult          37156      0.40%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd            24      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus10.op_class::MemRead        2007904     21.58%     86.50% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite        949095     10.20%     96.70% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess       307474      3.30%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total          9306347                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits            1980050                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits            944652                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits            2924702                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits            906198                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses        906198                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             8414690005                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts           9307237                       # Number of instructions committed
system.switch_cpus11.committedOps             9307237                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses      8984592                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses          804                       # Number of float alu accesses
system.switch_cpus11.num_func_calls            368874                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts       754250                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts            8984592                       # number of integer instructions
system.switch_cpus11.num_fp_insts                 804                       # number of float instructions
system.switch_cpus11.num_int_register_reads     12418385                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes      7185634                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs             2929208                       # number of memory refs
system.switch_cpus11.num_load_insts           1980110                       # Number of load instructions
system.switch_cpus11.num_store_insts           949098                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     8405386722.649745                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     9303282.350255                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.001106                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.998894                       # Percentage of idle cycles
system.switch_cpus11.Branches                 1295904                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass        41675      0.45%      0.45% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu         5963489     64.07%     64.52% # Class of executed instruction
system.switch_cpus11.op_class::IntMult          37155      0.40%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd            24      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus11.op_class::MemRead        2008310     21.58%     86.50% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite        949110     10.20%     96.70% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess       307474      3.30%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total          9307237                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits            1981242                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits            944903                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits            2926145                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits            906198                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses        906198                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             8414690005                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts           9310979                       # Number of instructions committed
system.switch_cpus12.committedOps             9310979                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses      8988257                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses          804                       # Number of float alu accesses
system.switch_cpus12.num_func_calls            369000                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts       754879                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts            8988257                       # number of integer instructions
system.switch_cpus12.num_fp_insts                 804                       # number of float instructions
system.switch_cpus12.num_int_register_reads     12422783                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes      7188389                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs             2930651                       # number of memory refs
system.switch_cpus12.num_load_insts           1981302                       # Number of load instructions
system.switch_cpus12.num_store_insts           949349                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     8405382980.466582                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     9307024.533417                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.001106                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.998894                       # Percentage of idle cycles
system.switch_cpus12.Branches                 1296743                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass        41669      0.45%      0.45% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu         5965777     64.07%     64.52% # Class of executed instruction
system.switch_cpus12.op_class::IntMult          37173      0.40%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd            24      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus12.op_class::MemRead        2009501     21.58%     86.50% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite        949361     10.20%     96.70% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess       307474      3.30%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total          9310979                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits            1978553                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits            943926                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits            2922479                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits            906198                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses        906198                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             8414690005                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts           9296390                       # Number of instructions committed
system.switch_cpus13.committedOps             9296390                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses      8973829                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses          804                       # Number of float alu accesses
system.switch_cpus13.num_func_calls            368448                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts       753783                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts            8973829                       # number of integer instructions
system.switch_cpus13.num_fp_insts                 804                       # number of float instructions
system.switch_cpus13.num_int_register_reads     12402090                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes      7176349                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs             2926985                       # number of memory refs
system.switch_cpus13.num_load_insts           1978613                       # Number of load instructions
system.switch_cpus13.num_store_insts           948372                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     8405397570.180678                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     9292434.819322                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.001104                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.998896                       # Percentage of idle cycles
system.switch_cpus13.Branches                 1294930                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass        41669      0.45%      0.45% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu         5954922     64.06%     64.50% # Class of executed instruction
system.switch_cpus13.op_class::IntMult          37101      0.40%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd            24      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus13.op_class::MemRead        2006816     21.59%     86.49% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite        948384     10.20%     96.69% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess       307474      3.31%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total          9296390                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits            1982205                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits            945023                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits            2927228                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits            906198                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses        906198                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             8414690005                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts           9313766                       # Number of instructions committed
system.switch_cpus14.committedOps             9313766                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses      8990954                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses          804                       # Number of float alu accesses
system.switch_cpus14.num_func_calls            369006                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts       755977                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts            8990954                       # number of integer instructions
system.switch_cpus14.num_fp_insts                 804                       # number of float instructions
system.switch_cpus14.num_int_register_reads     12426026                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes      7189934                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs             2931734                       # number of memory refs
system.switch_cpus14.num_load_insts           1982265                       # Number of load instructions
system.switch_cpus14.num_store_insts           949469                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     8405380193.330166                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     9309811.669834                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.001106                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.998894                       # Percentage of idle cycles
system.switch_cpus14.Branches                 1297922                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass        41672      0.45%      0.45% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu         5967466     64.07%     64.52% # Class of executed instruction
system.switch_cpus14.op_class::IntMult          37173      0.40%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd            24      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::MemRead        2010470     21.59%     86.50% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite        949487     10.19%     96.70% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess       307474      3.30%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total          9313766                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits            1986475                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits            949954                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits            2936429                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits            911634                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses        911634                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             8414690005                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts           9342729                       # Number of instructions committed
system.switch_cpus15.committedOps             9342729                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses      9018181                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses          804                       # Number of float alu accesses
system.switch_cpus15.num_func_calls            370132                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts       755466                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts            9018181                       # number of integer instructions
system.switch_cpus15.num_fp_insts                 804                       # number of float instructions
system.switch_cpus15.num_int_register_reads     12465735                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes      7212599                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads          396                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes          408                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs             2940935                       # number of memory refs
system.switch_cpus15.num_load_insts           1986535                       # Number of load instructions
system.switch_cpus15.num_store_insts           954400                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     8405351228.912499                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     9338776.087501                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.001110                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.998890                       # Percentage of idle cycles
system.switch_cpus15.Branches                 1299174                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass        41655      0.45%      0.45% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu         5984254     64.05%     64.50% # Class of executed instruction
system.switch_cpus15.op_class::IntMult          37236      0.40%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd            24      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     64.90% # Class of executed instruction
system.switch_cpus15.op_class::MemRead        2015126     21.57%     86.47% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite        954544     10.22%     96.68% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess       309890      3.32%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total          9342729                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq               4                       # Transaction distribution
system.system_bus.trans_dist::ReadResp       10550056                       # Transaction distribution
system.system_bus.trans_dist::WriteReq          35295                       # Transaction distribution
system.system_bus.trans_dist::WriteResp         35295                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty     20763563                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      7326039                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq        24981                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq        11382                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp        34404                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq      17596876                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp     17590419                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq     10550052                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     84288952                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total     84288952                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       229414                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total       229414                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total           84518366                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side   3127231040                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total   3127231040                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      2909412                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total      2909412                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total          3130140452                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                     32855022                       # Total snoops (count)
system.system_bus.snoop_fanout::samples      89126429                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.368221                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.482322                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1            56308192     63.18%     63.18% # Request fanout histogram
system.system_bus.snoop_fanout::2            32818237     36.82%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total        89126429                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.094856                       # Number of seconds simulated
sim_ticks                                1094856414500                       # Number of ticks simulated
final_tick                               7569893750500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 639630                       # Simulator instruction rate (inst/s)
host_op_rate                                   639630                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               20593235                       # Simulator tick rate (ticks/s)
host_mem_usage                                 878232                       # Number of bytes of host memory used
host_seconds                                 53165.83                       # Real time elapsed on the host
sim_insts                                 34006464235                       # Number of instructions simulated
sim_ops                                   34006464235                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst      1939072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data    248774784                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst      1196160                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data    246965184                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst      5352128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data    391721088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst       547584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data    263128448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst       620736                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data    258355264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst       874240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data    252769600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst       904000                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data    249168896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst       826048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data    252786816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst      3252352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data    252773312                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst       459008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data    248649344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.inst       479680                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data    256747520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.inst       465280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.data    257215424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.inst       372864                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.data    261101888                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.inst       939520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data    266246720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst      1751680                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data    252472384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.inst       636672                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data    256757632                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total        4236251328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst      1939072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst      1196160                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst      5352128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst       547584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst       620736                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst       874240                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst       904000                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst       826048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst      3252352                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst       459008                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus10.inst       479680                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus11.inst       465280                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus12.inst       372864                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus13.inst       939520                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst      1751680                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus15.inst       636672                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     20617024                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks    477402496                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      477402496                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst        30298                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data      3887106                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst        18690                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data      3858831                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst        83627                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data      6120642                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst         8556                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data      4111382                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst         9699                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data      4036801                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst        13660                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data      3949525                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst        14125                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data      3893264                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst        12907                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data      3949794                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst        50818                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data      3949583                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst         7172                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data      3885146                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.inst         7495                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data      4011680                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.inst         7270                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.data      4018991                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.inst         5826                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.data      4079717                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.inst        14680                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data      4160105                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst        27370                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data      3944881                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.inst         9948                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data      4011838                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total           66191427                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks      7459414                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           7459414                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst      1771074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data    227221379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst      1092527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data    225568559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst      4888429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data    357783069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst       500142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data    240331467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst       566957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data    235971823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst       798497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data    230870091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst       825679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data    227581346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst       754481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data    230885815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst      2970574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data    230873481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst       419240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data    227106807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.inst       438121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data    234503371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.inst       424969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.data    234930737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.inst       340560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.data    238480484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.inst       858122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data    243179577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst      1599918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data    230598625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.inst       581512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data    234512607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           3869230040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst      1771074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst      1092527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst      4888429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst       500142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst       566957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst       798497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst       825679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst       754481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst      2970574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst       419240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus10.inst       438121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus11.inst       424969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus12.inst       340560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus13.inst       858122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst      1599918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus15.inst       581512                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        18830802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      436041192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           436041192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      436041192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst      1771074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data    227221379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst      1092527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data    225568559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst      4888429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data    357783069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst       500142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data    240331467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst       566957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data    235971823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst       798497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data    230870091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst       825679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data    227581346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst       754481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data    230885815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst      2970574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data    230873481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst       419240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data    227106807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.inst       438121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data    234503371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.inst       424969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.data    234930737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.inst       340560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.data    238480484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.inst       858122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data    243179577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst      1599918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data    230598625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.inst       581512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data    234512607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          4305271232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.inst      2532352                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus00.data    334317632                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.inst      1857920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data    325149248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst      4594432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data    381711104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.inst      1786624                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data    325707008                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.inst      1967040                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data    340327040                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.inst      1486592                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data    315776960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.inst      1624832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data    318268160                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.inst      1535232                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data    317527232                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.inst      2191104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data    318449408                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.inst      1586304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data    324792000                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.inst      1680320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data    321222656                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.inst      2248320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data    335370240                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.inst      1931776                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data    335747904                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.inst      2136960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data    326404032                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.inst      2379136                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data    336541568                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.inst      2197376                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data    345550336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide        16384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        5336615232                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus00.inst      2532352                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus01.inst      1857920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst      4594432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus03.inst      1786624                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst      1967040                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus05.inst      1486592                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus06.inst      1624832                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus07.inst      1535232                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus08.inst      2191104                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus09.inst      1586304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus10.inst      1680320                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus11.inst      2248320                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus12.inst      1931776                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus13.inst      2136960                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus14.inst      2379136                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus15.inst      2197376                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total     33736320                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks   1658987968                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total     1658987968                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.inst        39568                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus00.data      5223713                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.inst        29030                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data      5080457                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst        71788                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data      5964236                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.inst        27916                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data      5089172                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst        30735                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data      5317610                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.inst        23228                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data      4934015                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.inst        25388                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data      4972940                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.inst        23988                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data      4961363                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.inst        34236                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data      4975772                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.inst        24786                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data      5074875                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.inst        26255                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data      5019104                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.inst        35130                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data      5240160                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.inst        30184                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data      5246061                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.inst        33390                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data      5100063                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.inst        37174                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data      5258462                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.inst        34334                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data      5399224                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide          256                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           83384613                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks     25921687                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total          25921687                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.inst      2312954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus00.data    305352946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.inst      1696953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data    296978895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst      4196379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data    348640332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.inst      1631834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data    297488332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.inst      1796619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data    310841710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.inst      1357796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data    288418605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.inst      1484059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data    290693972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.inst      1402222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data    290017237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.inst      2001271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data    290859517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.inst      1448869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data    296652598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.inst      1534740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data    293392496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.inst      2053530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data    306314358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.inst      1764410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data    306659302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.inst      1951818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data    298124967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.inst      2173012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data    307384204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.inst      2006999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data    315612469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide          14965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           4874260370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus00.inst      2312954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus01.inst      1696953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst      4196379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus03.inst      1631834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst      1796619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus05.inst      1357796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus06.inst      1484059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus07.inst      1402222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus08.inst      2001271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus09.inst      1448869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus10.inst      1534740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus11.inst      2053530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus12.inst      1764410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus13.inst      1951818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus14.inst      2173012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus15.inst      2006999                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        30813465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1515256198                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1515256198                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1515256198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.inst      2312954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data    305352946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.inst      1696953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data    296978895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst      4196379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data    348640332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.inst      1631834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data    297488332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst      1796619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data    310841710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.inst      1357796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data    288418605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.inst      1484059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data    290693972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.inst      1402222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data    290017237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.inst      2001271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data    290859517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.inst      1448869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data    296652598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.inst      1534740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data    293392496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.inst      2053530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data    306314358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.inst      1764410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data    306659302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.inst      1951818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data    298124967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.inst      2173012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data    307384204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.inst      2006999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data    315612469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide         14965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          6389516568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                    789                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                  4196269                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   7781     28.29%     28.29% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    80      0.29%     28.58% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                  1121      4.08%     32.66% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                   466      1.69%     34.35% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                 18057     65.65%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total              27505                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    7781     46.39%     46.39% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     80      0.48%     46.87% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                   1121      6.68%     53.55% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                    466      2.78%     56.33% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   7325     43.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total               16773                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           1092064737000     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               6000000      0.00%     99.75% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22              54929000      0.01%     99.75% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              55595000      0.01%     99.76% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31            2675166500      0.24%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       1094856427500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.405660                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.609816                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::wripir                 415      1.23%      1.23% # number of callpals executed
system.cpu00.kern.callpal::swpctx                 863      2.57%      3.80% # number of callpals executed
system.cpu00.kern.callpal::swpipl               23305     69.30%     73.10% # number of callpals executed
system.cpu00.kern.callpal::rdps                  2245      6.68%     79.78% # number of callpals executed
system.cpu00.kern.callpal::rti                   2533      7.53%     87.31% # number of callpals executed
system.cpu00.kern.callpal::callsys                864      2.57%     89.88% # number of callpals executed
system.cpu00.kern.callpal::rdunique              3402     10.12%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                33627                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel            3396                       # number of protection mode switches
system.cpu00.kern.mode_switch::user              1663                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel              1663                      
system.cpu00.kern.mode_good::user                1663                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.489694                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.657442                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     4548002560500     85.64%     85.64% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user       762720535000     14.36%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                    863                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements        12828026                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         505.808666                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs         566619890                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs        12828026                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           44.170466                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data     1.169711                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   504.638955                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.002285                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.985623                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.987908                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          442                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses      1169863288                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses     1169863288                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data    387225912                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total     387225912                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data    178343110                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total    178343110                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data        13161                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total        13161                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data        14011                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total        14011                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data    565569022                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total      565569022                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data    565569022                       # number of overall hits
system.cpu00.dcache.overall_hits::total     565569022                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data     11825481                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total     11825481                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data      1059157                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total      1059157                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data         6777                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total         6777                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data         5790                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total         5790                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data     12884638                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total     12884638                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data     12884638                       # number of overall misses
system.cpu00.dcache.overall_misses::total     12884638                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data    399051393                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total    399051393                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data    179402267                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total    179402267                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data        19938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total        19938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data        19801                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total        19801                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data    578453660                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total    578453660                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data    578453660                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total    578453660                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.029634                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.029634                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.005904                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.005904                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.339904                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.339904                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.292409                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.292409                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.022274                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.022274                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.022274                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.022274                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks      2872801                       # number of writebacks
system.cpu00.dcache.writebacks::total         2872801                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements         3140982                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs        1485161206                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs         3140982                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          472.833402                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst     6.319257                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   505.680743                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.012342                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.987658                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          168                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses      3067051052                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses     3067051052                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst   1528814053                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total    1528814053                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst   1528814053                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total     1528814053                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst   1528814053                       # number of overall hits
system.cpu00.icache.overall_hits::total    1528814053                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst      3140982                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total      3140982                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst      3140982                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total      3140982                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst      3140982                       # number of overall misses
system.cpu00.icache.overall_misses::total      3140982                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst   1531955035                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total   1531955035                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst   1531955035                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total   1531955035                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst   1531955035                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total   1531955035                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.002050                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.002050                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.002050                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.002050                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.002050                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.002050                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks      3140982                       # number of writebacks
system.cpu00.icache.writebacks::total         3140982                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                    914                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                  2127609                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                   8016     31.38%     31.38% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                  1121      4.39%     35.77% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                   563      2.20%     37.97% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                 15847     62.03%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total              25547                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                    8016     46.71%     46.71% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                   1121      6.53%     53.25% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                    563      3.28%     56.53% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                   7460     43.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total               17160                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           1092160276500     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22              54929000      0.01%     99.76% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              66304000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31            2547488500      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       1094828998000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.470752                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.671703                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::71                       1     25.00%     25.00% # number of syscalls executed
system.cpu01.kern.syscall::73                       2     50.00%     75.00% # number of syscalls executed
system.cpu01.kern.syscall::74                       1     25.00%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    4                       # number of syscalls executed
system.cpu01.kern.callpal::wripir                 404      1.26%      1.26% # number of callpals executed
system.cpu01.kern.callpal::swpctx                1061      3.32%      4.59% # number of callpals executed
system.cpu01.kern.callpal::swpipl               21172     66.29%     70.88% # number of callpals executed
system.cpu01.kern.callpal::rdps                  2247      7.04%     77.91% # number of callpals executed
system.cpu01.kern.callpal::rti                   2691      8.43%     86.34% # number of callpals executed
system.cpu01.kern.callpal::callsys               1004      3.14%     89.48% # number of callpals executed
system.cpu01.kern.callpal::rdunique              3360     10.52%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                31939                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel            2300                       # number of protection mode switches
system.cpu01.kern.mode_switch::user              1770                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle              1452                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel              2288                      
system.cpu01.kern.mode_good::user                1770                      
system.cpu01.kern.mode_good::idle                 518                      
system.cpu01.kern.mode_switch_good::kernel     0.994783                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.356749                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.828685                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel       2691696000      0.18%      0.18% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user       732547052500     48.16%     48.34% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       785786834000     51.66%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                   1061                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements        10606150                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         502.861182                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs         560532502                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs        10606150                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           52.849762                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle    6539086469000                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data     3.275625                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   499.585557                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.006398                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.975753                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.982151                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          497                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses      1150542790                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses     1150542790                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data    381777680                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total     381777680                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data    177373137                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total    177373137                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data        11631                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total        11631                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data        11295                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total        11295                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data    559150817                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total      559150817                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data    559150817                       # number of overall hits
system.cpu01.dcache.overall_hits::total     559150817                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data      9995978                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total      9995978                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data       732288                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total       732288                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data         5678                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total         5678                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data         5750                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total         5750                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data     10728266                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total     10728266                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data     10728266                       # number of overall misses
system.cpu01.dcache.overall_misses::total     10728266                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data    391773658                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total    391773658                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data    178105425                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total    178105425                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data        17309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total        17309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data        17045                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        17045                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data    569879083                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total    569879083                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data    569879083                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total    569879083                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.025515                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.025515                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.004112                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.004112                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.328037                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.328037                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.337342                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.337342                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.018826                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.018826                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.018826                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.018826                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks      2348949                       # number of writebacks
system.cpu01.dcache.writebacks::total         2348949                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements         3225686                       # number of replacements
system.cpu01.icache.tags.tagsinuse         511.121810                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs        1425936901                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs         3225686                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          442.056946                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle    6539578805500                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    21.690667                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   489.431143                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.042365                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.955920                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.998285                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses      2946353553                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses     2946353553                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst   1468338225                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total    1468338225                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst   1468338225                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total     1468338225                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst   1468338225                       # number of overall hits
system.cpu01.icache.overall_hits::total    1468338225                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst      3225701                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total      3225701                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst      3225701                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total      3225701                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst      3225701                       # number of overall misses
system.cpu01.icache.overall_misses::total      3225701                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst   1471563926                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total   1471563926                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst   1471563926                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total   1471563926                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst   1471563926                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total   1471563926                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.002192                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.002192                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.002192                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.002192                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.002192                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.002192                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks      3225686                       # number of writebacks
system.cpu01.icache.writebacks::total         3225686                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                    593                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                  3189416                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                 106501     47.62%     47.62% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                     4      0.00%     47.62% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                  1121      0.50%     48.12% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                   426      0.19%     48.31% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                115614     51.69%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total             223666                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                  106501     49.73%     49.73% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                      4      0.00%     49.74% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                   1121      0.52%     50.26% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                    426      0.20%     50.46% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                 106085     49.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total              214137                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           1087577851000     99.34%     99.34% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21                286000      0.00%     99.34% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22              54929000      0.01%     99.34% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30              48527500      0.00%     99.34% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31            7174726000      0.66%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       1094856319500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.917579                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.957396                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::3                        2      0.00%      0.00% # number of syscalls executed
system.cpu02.kern.syscall::4                       82      0.11%      0.12% # number of syscalls executed
system.cpu02.kern.syscall::6                        2      0.00%      0.12% # number of syscalls executed
system.cpu02.kern.syscall::17                       1      0.00%      0.12% # number of syscalls executed
system.cpu02.kern.syscall::45                       4      0.01%      0.13% # number of syscalls executed
system.cpu02.kern.syscall::71                       5      0.01%      0.13% # number of syscalls executed
system.cpu02.kern.syscall::256                  23920     33.29%     33.42% # number of syscalls executed
system.cpu02.kern.syscall::257                  47840     66.58%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                71856                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                1417      0.45%      0.45% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 893      0.28%      0.74% # number of callpals executed
system.cpu02.kern.callpal::tbi                      1      0.00%      0.74% # number of callpals executed
system.cpu02.kern.callpal::swpipl              134617     42.95%     43.68% # number of callpals executed
system.cpu02.kern.callpal::rdps                  2304      0.74%     44.42% # number of callpals executed
system.cpu02.kern.callpal::rti                  87498     27.91%     72.33% # number of callpals executed
system.cpu02.kern.callpal::callsys              73635     23.49%     95.83% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.00%     95.83% # number of callpals executed
system.cpu02.kern.callpal::rdunique             13080      4.17%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total               313446                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel           88391                       # number of protection mode switches
system.cpu02.kern.mode_switch::user             86888                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel             86888                      
system.cpu02.kern.mode_good::user               86888                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.982996                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.991425                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel     189330111000     17.29%     17.29% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user       905526208500     82.71%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    893                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements        14483003                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         509.697839                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs         727374858                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs        14483003                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           50.222655                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   509.697839                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.995504                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.995504                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          399                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses      1498066323                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses     1498066323                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data    468928124                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total     468928124                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data    258004709                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total    258004709                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data       130052                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total       130052                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data       132659                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total       132659                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data    726932833                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total      726932833                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data    726932833                       # number of overall hits
system.cpu02.dcache.overall_hits::total     726932833                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data     10712224                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total     10712224                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data      3837070                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total      3837070                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data        15187                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        15187                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data        12463                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total        12463                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data     14549294                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total     14549294                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data     14549294                       # number of overall misses
system.cpu02.dcache.overall_misses::total     14549294                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data    479640348                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total    479640348                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data    261841779                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total    261841779                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data       145239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       145239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data       145122                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total       145122                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data    741482127                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total    741482127                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data    741482127                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total    741482127                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.022334                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.022334                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.014654                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.014654                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.104566                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.104566                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.085879                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.085879                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.019622                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.019622                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.019622                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.019622                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks      5654501                       # number of writebacks
system.cpu02.dcache.writebacks::total         5654501                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements         3244152                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs        1932517817                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs         3244152                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          595.692747                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          229                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          255                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses      3735824708                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses     3735824708                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst   1863046126                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total    1863046126                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst   1863046126                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total     1863046126                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst   1863046126                       # number of overall hits
system.cpu02.icache.overall_hits::total    1863046126                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst      3244152                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total      3244152                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst      3244152                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total      3244152                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst      3244152                       # number of overall misses
system.cpu02.icache.overall_misses::total      3244152                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst   1866290278                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total   1866290278                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst   1866290278                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total   1866290278                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst   1866290278                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total   1866290278                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.001738                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.001738                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.001738                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.001738                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.001738                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.001738                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks      3244152                       # number of writebacks
system.cpu02.icache.writebacks::total         3244152                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                    712                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                  5453233                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                   7553     30.44%     30.44% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                  1121      4.52%     34.96% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                   474      1.91%     36.87% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                 15662     63.13%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total              24810                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                    7553     46.46%     46.46% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                   1121      6.90%     53.36% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                    474      2.92%     56.27% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                   7108     43.73%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total               16256                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           1092584556500     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22              54929000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              57377000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31            2132081000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       1094828943500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.453837                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.655220                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::wripir                 434      1.40%      1.40% # number of callpals executed
system.cpu03.kern.callpal::swpctx                 906      2.92%      4.32% # number of callpals executed
system.cpu03.kern.callpal::swpipl               20767     66.91%     71.23% # number of callpals executed
system.cpu03.kern.callpal::rdps                  2246      7.24%     78.47% # number of callpals executed
system.cpu03.kern.callpal::rti                   2449      7.89%     86.36% # number of callpals executed
system.cpu03.kern.callpal::callsys                850      2.74%     89.10% # number of callpals executed
system.cpu03.kern.callpal::rdunique              3383     10.90%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                31035                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel            3355                       # number of protection mode switches
system.cpu03.kern.mode_switch::user              1734                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel              1734                      
system.cpu03.kern.mode_good::user                1734                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.516841                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.681470                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     4468247702000     84.43%     84.43% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user       823851926000     15.57%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                    906                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements        12864097                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         504.145070                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs         611668554                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs        12864097                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           47.548503                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   504.145070                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.984658                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.984658                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          496                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses      1259836382                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses     1259836382                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data    415068469                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total     415068469                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data    195460786                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total    195460786                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data        10021                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        10021                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data        10442                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total        10442                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data    610529255                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total      610529255                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data    610529255                       # number of overall hits
system.cpu03.dcache.overall_hits::total     610529255                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data     11765519                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total     11765519                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data      1141437                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total      1141437                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data         6098                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         6098                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data         5572                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         5572                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data     12906956                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total     12906956                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data     12906956                       # number of overall misses
system.cpu03.dcache.overall_misses::total     12906956                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data    426833988                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total    426833988                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data    196602223                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total    196602223                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data        16119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        16119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data        16014                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        16014                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data    623436211                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total    623436211                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data    623436211                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total    623436211                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.027565                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.027565                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.005806                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.005806                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.378311                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.378311                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.347946                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.347946                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.020703                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.020703                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.020703                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.020703                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks      2977834                       # number of writebacks
system.cpu03.dcache.writebacks::total         2977834                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements         3441933                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs        1561328275                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs         3441933                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          453.619601                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     0.744709                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   511.255291                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.001455                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.998545                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          302                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses      3309515561                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses     3309515561                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst   1649594881                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total    1649594881                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst   1649594881                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total     1649594881                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst   1649594881                       # number of overall hits
system.cpu03.icache.overall_hits::total    1649594881                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst      3441933                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total      3441933                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst      3441933                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total      3441933                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst      3441933                       # number of overall misses
system.cpu03.icache.overall_misses::total      3441933                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst   1653036814                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total   1653036814                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst   1653036814                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total   1653036814                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst   1653036814                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total   1653036814                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.002082                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.002082                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.002082                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.002082                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.002082                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.002082                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks      3441933                       # number of writebacks
system.cpu03.icache.writebacks::total         3441933                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                    740                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                  4689296                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                   7499     30.41%     30.41% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                  1121      4.55%     34.96% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                   465      1.89%     36.85% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                 15572     63.15%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total              24657                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                    7499     46.50%     46.50% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                   1121      6.95%     53.45% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                    465      2.88%     56.34% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                   7041     43.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total               16126                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           1092686457000     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22              54929000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              55433000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31            2032179000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       1094828998000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.452158                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.654013                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.callpal::wripir                 414      1.35%      1.35% # number of callpals executed
system.cpu04.kern.callpal::swpctx                 859      2.79%      4.14% # number of callpals executed
system.cpu04.kern.callpal::swpipl               20648     67.10%     71.24% # number of callpals executed
system.cpu04.kern.callpal::rdps                  2245      7.30%     78.54% # number of callpals executed
system.cpu04.kern.callpal::rti                   2423      7.87%     86.41% # number of callpals executed
system.cpu04.kern.callpal::callsys                836      2.72%     89.13% # number of callpals executed
system.cpu04.kern.callpal::rdunique              3345     10.87%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                30770                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel            3282                       # number of protection mode switches
system.cpu04.kern.mode_switch::user              1681                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel              1681                      
system.cpu04.kern.mode_good::user                1681                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.512188                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.677413                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     4489113542000     84.70%     84.70% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user       810680155000     15.30%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                    859                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements        12824282                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         503.608510                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs         601173022                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs        12824282                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           46.877714                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   503.608510                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.983610                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.983610                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          497                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses      1238717645                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses     1238717645                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data    410322084                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total     410322084                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data    189709823                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total    189709823                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data        10707                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total        10707                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data        10498                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total        10498                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data    600031907                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total      600031907                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data    600031907                       # number of overall hits
system.cpu04.dcache.overall_hits::total     600031907                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data     12002743                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total     12002743                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data       863153                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total       863153                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data         5143                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total         5143                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data         5285                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total         5285                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data     12865896                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total     12865896                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data     12865896                       # number of overall misses
system.cpu04.dcache.overall_misses::total     12865896                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data    422324827                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total    422324827                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data    190572976                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total    190572976                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data        15850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total        15850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data        15783                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        15783                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data    612897803                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total    612897803                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data    612897803                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total    612897803                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.028421                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.028421                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.004529                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.004529                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.324479                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.324479                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.334854                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.334854                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.020992                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.020992                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.020992                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.020992                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks      2711747                       # number of writebacks
system.cpu04.dcache.writebacks::total         2711747                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements         3400452                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs        1536064037                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs         3400452                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          451.723488                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst          512                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          305                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses      3256468958                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses     3256468958                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst   1623133801                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total    1623133801                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst   1623133801                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total     1623133801                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst   1623133801                       # number of overall hits
system.cpu04.icache.overall_hits::total    1623133801                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst      3400452                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total      3400452                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst      3400452                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total      3400452                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst      3400452                       # number of overall misses
system.cpu04.icache.overall_misses::total      3400452                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst   1626534253                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total   1626534253                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst   1626534253                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total   1626534253                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst   1626534253                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total   1626534253                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.002091                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.002091                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.002091                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.002091                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.002091                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.002091                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks      3400452                       # number of writebacks
system.cpu04.icache.writebacks::total         3400452                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                    852                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                  4754587                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                   7787     31.04%     31.04% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                  1121      4.47%     35.50% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                   530      2.11%     37.62% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                 15653     62.38%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total              25091                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                    7787     46.62%     46.62% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                   1121      6.71%     53.33% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                    530      3.17%     56.51% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                   7264     43.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total               16702                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           1092236070000     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22              54929000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              62707500      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31            2475291500      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       1094828998000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.464064                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.665657                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::wripir                 365      1.16%      1.16% # number of callpals executed
system.cpu05.kern.callpal::swpctx                 989      3.16%      4.32% # number of callpals executed
system.cpu05.kern.callpal::swpipl               20871     66.61%     70.93% # number of callpals executed
system.cpu05.kern.callpal::rdps                  2248      7.17%     78.11% # number of callpals executed
system.cpu05.kern.callpal::rti                   2569      8.20%     86.31% # number of callpals executed
system.cpu05.kern.callpal::callsys                917      2.93%     89.23% # number of callpals executed
system.cpu05.kern.callpal::rdunique              3374     10.77%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                31333                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel            3558                       # number of protection mode switches
system.cpu05.kern.mode_switch::user              1715                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel              1715                      
system.cpu05.kern.mode_good::user                1715                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.482012                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.650484                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     4536850943500     85.61%     85.61% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user       762638713500     14.39%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                    989                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements        11209888                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         502.555722                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs         565956964                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs        11209888                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           50.487299                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   502.555722                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.981554                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.981554                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          496                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses      1163394438                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses     1163394438                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data    386443879                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total     386443879                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data    178342438                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total    178342438                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data        11213                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total        11213                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data        10528                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total        10528                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data    564786317                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total      564786317                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data    564786317                       # number of overall hits
system.cpu05.dcache.overall_hits::total     564786317                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data     10469091                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total     10469091                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data       785107                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total       785107                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data         5393                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total         5393                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data         5878                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         5878                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data     11254198                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total     11254198                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data     11254198                       # number of overall misses
system.cpu05.dcache.overall_misses::total     11254198                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data    396912970                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total    396912970                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data    179127545                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total    179127545                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data        16606                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total        16606                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data        16406                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        16406                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data    576040515                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total    576040515                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data    576040515                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total    576040515                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.026376                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.026376                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.004383                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.004383                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.324762                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.324762                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.358284                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.358284                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.019537                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.019537                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.019537                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.019537                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks      2491243                       # number of writebacks
system.cpu05.dcache.writebacks::total         2491243                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements         3153901                       # number of replacements
system.cpu05.icache.tags.tagsinuse         511.927247                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs        1470433366                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs         3153901                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          466.226862                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   511.927247                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.999858                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.999858                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          298                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses      3066050040                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses     3066050040                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst   1528294167                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total    1528294167                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst   1528294167                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total     1528294167                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst   1528294167                       # number of overall hits
system.cpu05.icache.overall_hits::total    1528294167                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst      3153902                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total      3153902                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst      3153902                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total      3153902                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst      3153902                       # number of overall misses
system.cpu05.icache.overall_misses::total      3153902                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst   1531448069                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total   1531448069                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst   1531448069                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total   1531448069                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst   1531448069                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total   1531448069                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.002059                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.002059                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.002059                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.002059                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.002059                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.002059                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks      3153901                       # number of writebacks
system.cpu05.icache.writebacks::total         3153901                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                    883                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                  3842230                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                   7879     31.16%     31.16% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                  1121      4.43%     35.60% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                   541      2.14%     37.74% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                 15743     62.26%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total              25284                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    7879     46.66%     46.66% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                   1121      6.64%     53.30% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                    541      3.20%     56.50% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                   7345     43.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total               16886                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           1092204793000     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22              54929000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              63945000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31            2505331000      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       1094828998000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.466557                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.667853                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::wripir                 372      1.18%      1.18% # number of callpals executed
system.cpu06.kern.callpal::swpctx                1010      3.20%      4.37% # number of callpals executed
system.cpu06.kern.callpal::swpipl               20995     66.42%     70.79% # number of callpals executed
system.cpu06.kern.callpal::rdps                  2249      7.11%     77.91% # number of callpals executed
system.cpu06.kern.callpal::rti                   2627      8.31%     86.22% # number of callpals executed
system.cpu06.kern.callpal::callsys                964      3.05%     89.27% # number of callpals executed
system.cpu06.kern.callpal::rdunique              3393     10.73%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                31610                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel            3637                       # number of protection mode switches
system.cpu06.kern.mode_switch::user              1741                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel              1741                      
system.cpu06.kern.mode_good::user                1741                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.478691                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.647453                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     4557299269500     85.95%     85.95% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user       744933595000     14.05%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                   1010                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements        11606893                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         501.239229                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs         557584919                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs        11606893                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           48.039119                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   501.239229                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.978983                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.978983                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          503                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses      1147795265                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses     1147795265                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data    380678757                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total     380678757                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data    175711839                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total    175711839                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data        11385                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total        11385                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data        10798                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total        10798                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data    556390596                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total      556390596                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data    556390596                       # number of overall hits
system.cpu06.dcache.overall_hits::total     556390596                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data     10697960                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total     10697960                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data       953229                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total       953229                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data         5544                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total         5544                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data         5873                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total         5873                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data     11651189                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total     11651189                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data     11651189                       # number of overall misses
system.cpu06.dcache.overall_misses::total     11651189                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data    391376717                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total    391376717                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data    176665068                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total    176665068                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data        16929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        16929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data        16671                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        16671                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data    568041785                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total    568041785                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data    568041785                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total    568041785                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.027334                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.027334                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.005396                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.005396                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.327485                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.327485                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.352288                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.352288                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.020511                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.020511                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.020511                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.020511                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks      2665641                       # number of writebacks
system.cpu06.dcache.writebacks::total         2665641                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements         3097000                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs        1440834818                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs         3097000                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          465.235653                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          289                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses      2995487220                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses     2995487220                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst   1493098110                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total    1493098110                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst   1493098110                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total     1493098110                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst   1493098110                       # number of overall hits
system.cpu06.icache.overall_hits::total    1493098110                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst      3097000                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total      3097000                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst      3097000                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total      3097000                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst      3097000                       # number of overall misses
system.cpu06.icache.overall_misses::total      3097000                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst   1496195110                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total   1496195110                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst   1496195110                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total   1496195110                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst   1496195110                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total   1496195110                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.002070                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.002070                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.002070                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.002070                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.002070                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.002070                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks      3097000                       # number of writebacks
system.cpu06.icache.writebacks::total         3097000                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                    887                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                  2356283                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                   7789     31.04%     31.04% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                  1121      4.47%     35.51% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                   533      2.12%     37.63% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                 15652     62.37%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total              25095                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                    7789     46.62%     46.62% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                   1121      6.71%     53.33% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                    533      3.19%     56.52% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   7264     43.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total               16707                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           1092191941000     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22              54929000      0.01%     99.76% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              63065000      0.01%     99.77% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31            2519063000      0.23%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       1094828998000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.464094                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.665750                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::wripir                 363      1.16%      1.16% # number of callpals executed
system.cpu07.kern.callpal::swpctx                 996      3.18%      4.34% # number of callpals executed
system.cpu07.kern.callpal::tbi                      1      0.00%      4.34% # number of callpals executed
system.cpu07.kern.callpal::swpipl               20867     66.59%     70.93% # number of callpals executed
system.cpu07.kern.callpal::rdps                  2254      7.19%     78.12% # number of callpals executed
system.cpu07.kern.callpal::rti                   2574      8.21%     86.34% # number of callpals executed
system.cpu07.kern.callpal::callsys                918      2.93%     89.27% # number of callpals executed
system.cpu07.kern.callpal::imb                      1      0.00%     89.27% # number of callpals executed
system.cpu07.kern.callpal::rdunique              3363     10.73%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                31337                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel            3570                       # number of protection mode switches
system.cpu07.kern.mode_switch::user              1686                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel              1686                      
system.cpu07.kern.mode_good::user                1686                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.472269                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.641553                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     4569740203500     86.19%     86.19% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user       732441482500     13.81%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                    996                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements        11481871                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         501.097203                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs         559053984                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs        11481871                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           48.690147                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   501.097203                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.978705                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.978705                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          493                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses      1150212916                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses     1150212916                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data    380482247                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total     380482247                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data    177308022                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total    177308022                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data        11758                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total        11758                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data        11247                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total        11247                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data    557790269                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total      557790269                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data    557790269                       # number of overall hits
system.cpu07.dcache.overall_hits::total     557790269                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data     10464886                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total     10464886                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data      1058768                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total      1058768                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data         5403                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total         5403                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data         5638                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total         5638                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data     11523654                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total     11523654                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data     11523654                       # number of overall misses
system.cpu07.dcache.overall_misses::total     11523654                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data    390947133                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total    390947133                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data    178366790                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total    178366790                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data        17161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        17161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data        16885                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        16885                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data    569313923                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total    569313923                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data    569313923                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total    569313923                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.026768                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.026768                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.005936                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.005936                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.314842                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.314842                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.333906                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.333906                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.020241                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.020241                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.020241                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.020241                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks      2806952                       # number of writebacks
system.cpu07.dcache.writebacks::total         2806952                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements         3047798                       # number of replacements
system.cpu07.icache.tags.tagsinuse         511.501469                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs        1413877005                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs         3047798                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          463.901153                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle    6571796373000                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst     6.901067                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   504.600401                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.013479                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.985548                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.999026                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses      2945492946                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses     2945492946                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst   1468174767                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total    1468174767                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst   1468174767                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total     1468174767                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst   1468174767                       # number of overall hits
system.cpu07.icache.overall_hits::total    1468174767                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst      3047804                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total      3047804                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst      3047804                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total      3047804                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst      3047804                       # number of overall misses
system.cpu07.icache.overall_misses::total      3047804                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst   1471222571                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total   1471222571                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst   1471222571                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total   1471222571                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst   1471222571                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total   1471222571                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.002072                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.002072                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.002072                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.002072                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.002072                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.002072                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks      3047798                       # number of writebacks
system.cpu07.icache.writebacks::total         3047798                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                    906                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                  4620106                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                   8122     31.43%     31.43% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                  1121      4.34%     35.77% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                   572      2.21%     37.98% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                 16028     62.02%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total              25843                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                    8122     46.75%     46.75% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                   1121      6.45%     53.21% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                    572      3.29%     56.50% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                   7557     43.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total               17372                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           1092103397500     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22              54929000      0.01%     99.76% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              67421500      0.01%     99.76% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31            2603250000      0.24%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       1094828998000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.471487                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.672213                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::wripir                 410      1.27%      1.27% # number of callpals executed
system.cpu08.kern.callpal::swpctx                1073      3.32%      4.59% # number of callpals executed
system.cpu08.kern.callpal::swpipl               21410     66.32%     70.91% # number of callpals executed
system.cpu08.kern.callpal::rdps                  2253      6.98%     77.89% # number of callpals executed
system.cpu08.kern.callpal::rti                   2740      8.49%     86.38% # number of callpals executed
system.cpu08.kern.callpal::callsys               1046      3.24%     89.62% # number of callpals executed
system.cpu08.kern.callpal::rdunique              3351     10.38%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                32283                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel            3813                       # number of protection mode switches
system.cpu08.kern.mode_switch::user              1831                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel              1831                      
system.cpu08.kern.mode_good::user                1831                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.480199                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.648831                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     4546910952000     85.76%     85.76% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user       754936109500     14.24%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                   1073                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements        11016178                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         500.963830                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs         561298495                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs        11016178                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           50.952199                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   500.963830                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.978445                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.978445                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          491                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses      1153541970                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses     1153541970                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data    382988619                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total     382988619                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data    177159504                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total    177159504                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data        11807                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total        11807                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data        10876                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total        10876                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data    560148123                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total      560148123                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data    560148123                       # number of overall hits
system.cpu08.dcache.overall_hits::total     560148123                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data     10365072                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total     10365072                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data       696100                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total       696100                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data         5906                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total         5906                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data         6482                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total         6482                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data     11061172                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total     11061172                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data     11061172                       # number of overall misses
system.cpu08.dcache.overall_misses::total     11061172                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data    393353691                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total    393353691                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data    177855604                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total    177855604                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data        17713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total        17713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data        17358                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        17358                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data    571209295                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total    571209295                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data    571209295                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total    571209295                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.026351                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.026351                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.003914                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.003914                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.333427                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.333427                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.373430                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.373430                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.019364                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.019364                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.019364                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.019364                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks      2400726                       # number of writebacks
system.cpu08.dcache.writebacks::total         2400726                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements         3075574                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs        1456457139                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs         3075574                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          473.556201                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          301                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses      3035988924                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses     3035988924                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst   1513381101                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total    1513381101                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst   1513381101                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total     1513381101                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst   1513381101                       # number of overall hits
system.cpu08.icache.overall_hits::total    1513381101                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst      3075574                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total      3075574                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst      3075574                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total      3075574                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst      3075574                       # number of overall misses
system.cpu08.icache.overall_misses::total      3075574                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst   1516456675                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total   1516456675                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst   1516456675                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total   1516456675                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst   1516456675                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total   1516456675                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.002028                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.002028                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.002028                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.002028                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.002028                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.002028                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks      3075574                       # number of writebacks
system.cpu08.icache.writebacks::total         3075574                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                    796                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                  4465041                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                   7514     30.45%     30.45% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                  1122      4.55%     35.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                   467      1.89%     36.89% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                 15571     63.11%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total              24674                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                    7514     46.50%     46.50% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                   1122      6.94%     53.45% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                    467      2.89%     56.34% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                   7055     43.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total               16158                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           1092452666500     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22              54944500      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              55657000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31            2265730000      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       1094828998000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.453086                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.654859                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::wripir                 420      1.36%      1.36% # number of callpals executed
system.cpu09.kern.callpal::swpctx                 861      2.79%      4.16% # number of callpals executed
system.cpu09.kern.callpal::swpipl               20654     67.03%     71.19% # number of callpals executed
system.cpu09.kern.callpal::rdps                  2253      7.31%     78.50% # number of callpals executed
system.cpu09.kern.callpal::rti                   2432      7.89%     86.39% # number of callpals executed
system.cpu09.kern.callpal::callsys                844      2.74%     89.13% # number of callpals executed
system.cpu09.kern.callpal::rdunique              3349     10.87%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                30813                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel            3293                       # number of protection mode switches
system.cpu09.kern.mode_switch::user              1633                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel              1633                      
system.cpu09.kern.mode_good::user                1633                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.495900                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.663013                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel     4542895501000     85.69%     85.69% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user       758911426000     14.31%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                    861                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements        11365658                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         501.336725                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs         564284245                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs        11365658                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           49.648181                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   501.336725                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.979173                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.979173                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          494                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses      1160239507                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses     1160239507                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data    385434234                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total     385434234                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data    177542187                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total    177542187                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data        10873                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total        10873                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data        10132                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total        10132                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data    562976421                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total      562976421                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data    562976421                       # number of overall hits
system.cpu09.dcache.overall_hits::total     562976421                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data     10510337                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total     10510337                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data       900183                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total       900183                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data         5121                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total         5121                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data         5709                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total         5709                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data     11410520                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total     11410520                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data     11410520                       # number of overall misses
system.cpu09.dcache.overall_misses::total     11410520                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data    395944571                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total    395944571                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data    178442370                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total    178442370                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data        15994                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total        15994                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data        15841                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        15841                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data    574386941                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total    574386941                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data    574386941                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total    574386941                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.026545                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.026545                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.005045                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.005045                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.320183                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.320183                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.360394                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.360394                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.019866                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.019866                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.019866                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.019866                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks      2666813                       # number of writebacks
system.cpu09.dcache.writebacks::total         2666813                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements         3101054                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs        1439544196                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs         3101054                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          464.211264                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     2.233052                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   509.766948                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.004361                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.995639                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          294                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses      3050205108                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses     3050205108                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst   1520450973                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total    1520450973                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst   1520450973                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total     1520450973                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst   1520450973                       # number of overall hits
system.cpu09.icache.overall_hits::total    1520450973                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst      3101054                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total      3101054                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst      3101054                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total      3101054                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst      3101054                       # number of overall misses
system.cpu09.icache.overall_misses::total      3101054                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst   1523552027                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total   1523552027                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst   1523552027                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total   1523552027                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst   1523552027                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total   1523552027                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.002035                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.002035                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.002035                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.002035                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.002035                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.002035                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks      3101054                       # number of writebacks
system.cpu09.icache.writebacks::total         3101054                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                    779                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                  4357588                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                   7493     30.45%     30.45% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                  1121      4.56%     35.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                   467      1.90%     36.90% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                 15527     63.10%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total              24608                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                    7493     46.50%     46.50% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                   1121      6.96%     53.45% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                    467      2.90%     56.35% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                   7034     43.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total               16115                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           1092567027500     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22              54929000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              55638000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31            2151403500      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       1094828998000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.453017                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.654868                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::wripir                 420      1.37%      1.37% # number of callpals executed
system.cpu10.kern.callpal::swpctx                 861      2.80%      4.17% # number of callpals executed
system.cpu10.kern.callpal::swpipl               20591     67.02%     71.19% # number of callpals executed
system.cpu10.kern.callpal::rdps                  2252      7.33%     78.52% # number of callpals executed
system.cpu10.kern.callpal::rti                   2429      7.91%     86.42% # number of callpals executed
system.cpu10.kern.callpal::callsys                840      2.73%     89.16% # number of callpals executed
system.cpu10.kern.callpal::rdunique              3331     10.84%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                30724                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel            3290                       # number of protection mode switches
system.cpu10.kern.mode_switch::user              1650                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel              1650                      
system.cpu10.kern.mode_good::user                1650                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.501520                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.668016                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     6796421897000     89.78%     89.78% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user       773417320000     10.22%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                    861                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements        11452895                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         497.570320                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         577453925                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs        11452895                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           50.419909                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    6571709550500                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    12.603118                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   484.967203                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.024615                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.947202                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.971817                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          490                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses      1185067867                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses     1185067867                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data    393463493                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total     393463493                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data    181669475                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total    181669475                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data        10029                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total        10029                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data        10079                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total        10079                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data    575132968                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      575132968                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data    575132968                       # number of overall hits
system.cpu10.dcache.overall_hits::total     575132968                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data     10778411                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total     10778411                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data       805828                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total       805828                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data         5918                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total         5918                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data         5710                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total         5710                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data     11584239                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total     11584239                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data     11584239                       # number of overall misses
system.cpu10.dcache.overall_misses::total     11584239                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data    404241904                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total    404241904                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data    182475303                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total    182475303                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data        15947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total        15947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data        15789                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total        15789                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data    586717207                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    586717207                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data    586717207                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    586717207                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.026663                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.026663                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.004416                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.004416                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.371104                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.371104                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.361644                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.361644                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.019744                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.019744                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.019744                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.019744                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks      2472290                       # number of writebacks
system.cpu10.dcache.writebacks::total         2472290                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements         3259248                       # number of replacements
system.cpu10.icache.tags.tagsinuse         504.638434                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs        1471642061                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs         3259248                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          451.528101                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    6705128296500                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    34.525271                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   470.113163                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.067432                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.918190                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.985622                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          312                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses      3107752534                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses     3107752534                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst   1548987266                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total    1548987266                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst   1548987266                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total     1548987266                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst   1548987266                       # number of overall hits
system.cpu10.icache.overall_hits::total    1548987266                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst      3259334                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total      3259334                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst      3259334                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total      3259334                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst      3259334                       # number of overall misses
system.cpu10.icache.overall_misses::total      3259334                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst   1552246600                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total   1552246600                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst   1552246600                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total   1552246600                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst   1552246600                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total   1552246600                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.002100                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.002100                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.002100                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.002100                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.002100                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.002100                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks      3259248                       # number of writebacks
system.cpu10.icache.writebacks::total         3259248                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                    755                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                  5178459                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                   7512     30.45%     30.45% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                  1121      4.54%     34.99% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                   462      1.87%     36.86% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                 15579     63.14%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total              24674                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                    7512     46.52%     46.52% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                   1121      6.94%     53.47% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                    462      2.86%     56.33% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                   7052     43.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total               16147                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           1092558462500     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22              54929000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              54476500      0.00%     99.80% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31            2161130000      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       1094828998000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.452661                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.654414                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::wripir                 523      1.69%      1.69% # number of callpals executed
system.cpu11.kern.callpal::swpctx                 864      2.80%      4.49% # number of callpals executed
system.cpu11.kern.callpal::swpipl               20661     66.84%     71.33% # number of callpals executed
system.cpu11.kern.callpal::rdps                  2258      7.30%     78.63% # number of callpals executed
system.cpu11.kern.callpal::rti                   2431      7.86%     86.50% # number of callpals executed
system.cpu11.kern.callpal::callsys                842      2.72%     89.22% # number of callpals executed
system.cpu11.kern.callpal::rdunique              3332     10.78%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                30911                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel            3295                       # number of protection mode switches
system.cpu11.kern.mode_switch::user              1673                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel              1673                      
system.cpu11.kern.mode_good::user                1673                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.507739                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.673510                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     6773101770000     89.47%     89.47% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user       796749296000     10.53%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                    864                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements        14565920                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         498.488511                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         583630729                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs        14565920                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           40.068237                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    6568230196500                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    10.906697                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   487.581814                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.021302                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.952308                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.973610                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          502                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses      1206679573                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses     1206679573                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data    398895415                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total     398895415                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data    182508796                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total    182508796                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data        10052                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total        10052                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data        10186                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total        10186                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data    581404211                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      581404211                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data    581404211                       # number of overall hits
system.cpu11.dcache.overall_hits::total     581404211                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data     13312084                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total     13312084                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data      1292708                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total      1292708                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data         6059                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total         6059                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data         5760                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total         5760                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data     14604792                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total     14604792                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data     14604792                       # number of overall misses
system.cpu11.dcache.overall_misses::total     14604792                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data    412207499                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total    412207499                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data    183801504                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total    183801504                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data        16111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total        16111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data        15946                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total        15946                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data    596009003                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    596009003                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data    596009003                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    596009003                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.032295                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.032295                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.007033                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.007033                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.376078                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.376078                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.361219                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.361219                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.024504                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.024504                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.024504                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.024504                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks      3183502                       # number of writebacks
system.cpu11.dcache.writebacks::total         3183502                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements         3225872                       # number of replacements
system.cpu11.icache.tags.tagsinuse         504.800221                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs        1532442925                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs         3225872                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          475.047654                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    6699791104000                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    34.186363                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   470.613858                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.066770                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.919168                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.985938                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          304                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses      3201196851                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses     3201196851                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst   1595759487                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total    1595759487                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst   1595759487                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total     1595759487                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst   1595759487                       # number of overall hits
system.cpu11.icache.overall_hits::total    1595759487                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst      3225959                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total      3225959                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst      3225959                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total      3225959                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst      3225959                       # number of overall misses
system.cpu11.icache.overall_misses::total      3225959                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst   1598985446                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total   1598985446                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst   1598985446                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total   1598985446                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst   1598985446                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total   1598985446                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.002018                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.002018                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.002018                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.002018                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.002018                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.002018                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks      3225872                       # number of writebacks
system.cpu11.icache.writebacks::total         3225872                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                    730                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                  5559610                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                   7490     30.37%     30.37% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                  1121      4.55%     34.91% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                   466      1.89%     36.80% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                 15586     63.20%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total              24663                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                    7490     46.50%     46.50% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                   1121      6.96%     53.46% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                    466      2.89%     56.35% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                   7031     43.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total               16108                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           1092715441500     99.81%     99.81% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22              54929000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              55545000      0.01%     99.82% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31            2003082500      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       1094828998000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.451110                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.653124                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::wripir                 419      1.36%      1.36% # number of callpals executed
system.cpu12.kern.callpal::swpctx                 861      2.80%      4.16% # number of callpals executed
system.cpu12.kern.callpal::swpipl               20649     67.08%     71.24% # number of callpals executed
system.cpu12.kern.callpal::rdps                  2252      7.32%     78.55% # number of callpals executed
system.cpu12.kern.callpal::rti                   2427      7.88%     86.43% # number of callpals executed
system.cpu12.kern.callpal::callsys                839      2.73%     89.16% # number of callpals executed
system.cpu12.kern.callpal::rdunique              3337     10.84%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                30784                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel            3288                       # number of protection mode switches
system.cpu12.kern.mode_switch::user              1696                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel              1696                      
system.cpu12.kern.mode_good::user                1696                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.515815                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.680578                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     6746968659000     89.13%     89.13% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user       822879769000     10.87%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                    861                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements        14949277                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         498.599004                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         603538432                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs        14949277                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           40.372416                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    6567400752000                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    11.184793                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   487.414211                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.021845                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.951981                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.973826                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          497                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses      1248036087                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses     1248036087                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data    411543561                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total     411543561                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data    189957690                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total    189957690                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data        10850                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total        10850                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data        10590                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total        10590                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data    601501251                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      601501251                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data    601501251                       # number of overall hits
system.cpu12.dcache.overall_hits::total     601501251                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data     13584336                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total     13584336                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data      1408370                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total      1408370                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data         5142                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total         5142                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data         5208                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total         5208                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data     14992706                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total     14992706                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data     14992706                       # number of overall misses
system.cpu12.dcache.overall_misses::total     14992706                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data    425127897                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total    425127897                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data    191366060                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total    191366060                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data        15992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total        15992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data        15798                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total        15798                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data    616493957                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    616493957                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data    616493957                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    616493957                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.031954                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.031954                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.007360                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.007360                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.321536                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.321536                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.329662                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.329662                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.024319                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.024319                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.024319                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.024319                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks      3327793                       # number of writebacks
system.cpu12.dcache.writebacks::total         3327793                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements         3374153                       # number of replacements
system.cpu12.icache.tags.tagsinuse         504.933784                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs        1569556620                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs         3374153                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          465.170554                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    6716164541500                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    28.881025                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   476.052760                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.056408                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.929791                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.986199                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          214                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses      3305202134                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses     3305202134                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst   1647539707                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total    1647539707                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst   1647539707                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total     1647539707                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst   1647539707                       # number of overall hits
system.cpu12.icache.overall_hits::total    1647539707                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst      3374240                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total      3374240                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst      3374240                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total      3374240                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst      3374240                       # number of overall misses
system.cpu12.icache.overall_misses::total      3374240                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst   1650913947                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total   1650913947                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst   1650913947                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total   1650913947                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst   1650913947                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total   1650913947                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.002044                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.002044                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.002044                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.002044                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.002044                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.002044                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks      3374153                       # number of writebacks
system.cpu12.icache.writebacks::total         3374153                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                    751                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                  4878899                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                   7885     30.54%     30.54% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                  1121      4.34%     34.88% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                   466      1.80%     36.68% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                 16349     63.32%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total              25821                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                    7885     46.66%     46.66% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                   1121      6.63%     53.30% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                    466      2.76%     56.05% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                   7426     43.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total               16898                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           1092609444500     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22              54929000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              55545000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31            2109079500      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       1094828998000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.454217                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.654429                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::wripir                 616      1.91%      1.91% # number of callpals executed
system.cpu13.kern.callpal::swpctx                 861      2.66%      4.57% # number of callpals executed
system.cpu13.kern.callpal::swpipl               21608     66.83%     71.40% # number of callpals executed
system.cpu13.kern.callpal::rdps                  2248      6.95%     78.35% # number of callpals executed
system.cpu13.kern.callpal::rti                   2626      8.12%     86.47% # number of callpals executed
system.cpu13.kern.callpal::callsys               1038      3.21%     89.68% # number of callpals executed
system.cpu13.kern.callpal::rdunique              3336     10.32%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                32333                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel            3487                       # number of protection mode switches
system.cpu13.kern.mode_switch::user              1871                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel              1871                      
system.cpu13.kern.mode_good::user                1871                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.536564                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.698395                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     6765257219500     89.37%     89.37% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user       804587327500     10.63%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                    861                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements        11794385                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         500.702200                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         598694502                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs        11794385                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           50.760977                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    6557628651500                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     9.830839                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   490.871361                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.019201                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.958733                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.977934                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          495                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses      1228370075                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses     1228370075                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data    407553583                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total     407553583                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data    188842519                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total    188842519                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data        11821                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total        11821                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data        10872                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total        10872                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data    596396102                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      596396102                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data    596396102                       # number of overall hits
system.cpu13.dcache.overall_hits::total     596396102                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data     11109866                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total     11109866                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data       728784                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total       728784                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data         5719                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total         5719                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data         6498                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total         6498                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data     11838650                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total     11838650                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data     11838650                       # number of overall misses
system.cpu13.dcache.overall_misses::total     11838650                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data    418663449                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total    418663449                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data    189571303                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total    189571303                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data        17540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        17540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data        17370                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        17370                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data    608234752                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    608234752                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data    608234752                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    608234752                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.026537                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.026537                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.003844                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.003844                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.326055                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.326055                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.374093                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.374093                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.019464                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.019464                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.019464                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.019464                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks      2503342                       # number of writebacks
system.cpu13.dcache.writebacks::total         2503342                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements         3397120                       # number of replacements
system.cpu13.icache.tags.tagsinuse         505.530997                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs        1532812098                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs         3397120                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          451.209288                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    6698910645500                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    30.169574                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   475.361423                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.058925                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.928440                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.987365                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          307                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses      3232743823                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses     3232743823                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst   1611276101                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total    1611276101                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst   1611276101                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total     1611276101                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst   1611276101                       # number of overall hits
system.cpu13.icache.overall_hits::total    1611276101                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst      3397207                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total      3397207                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst      3397207                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total      3397207                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst      3397207                       # number of overall misses
system.cpu13.icache.overall_misses::total      3397207                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst   1614673308                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total   1614673308                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst   1614673308                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total   1614673308                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst   1614673308                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total   1614673308                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.002104                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.002104                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.002104                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.002104                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.002104                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.002104                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks      3397120                       # number of writebacks
system.cpu13.icache.writebacks::total         3397120                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                    767                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                  5259200                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                   7521     30.44%     30.44% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                  1121      4.54%     34.98% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                   469      1.90%     36.88% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                 15595     63.12%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total              24706                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                    7521     46.51%     46.51% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                   1121      6.93%     53.44% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                    469      2.90%     56.35% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                   7059     43.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total               16170                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           1092387306500     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22              54929000      0.01%     99.78% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              55875500      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31            2330887000      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       1094828998000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.452645                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.654497                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::wripir                 419      1.35%      1.35% # number of callpals executed
system.cpu14.kern.callpal::swpctx                 864      2.79%      4.15% # number of callpals executed
system.cpu14.kern.callpal::swpipl               20654     66.78%     70.92% # number of callpals executed
system.cpu14.kern.callpal::rdps                  2246      7.26%     78.19% # number of callpals executed
system.cpu14.kern.callpal::rti                   2462      7.96%     86.15% # number of callpals executed
system.cpu14.kern.callpal::callsys                872      2.82%     88.97% # number of callpals executed
system.cpu14.kern.callpal::rdunique              3413     11.03%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                30930                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel            3326                       # number of protection mode switches
system.cpu14.kern.mode_switch::user              1692                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel              1692                      
system.cpu14.kern.mode_good::user                1692                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.508719                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.674372                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     6782709967000     89.60%     89.60% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user       787142398000     10.40%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                    864                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements        13770194                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         499.565460                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         576753052                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs        13770194                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           41.884163                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    6551208945500                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     8.717080                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   490.848380                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.017026                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.958688                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.975714                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          502                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses      1190369393                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses     1190369393                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data    394220274                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total     394220274                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data    180211279                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total    180211279                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data        11009                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total        11009                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data        10133                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total        10133                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data    574431553                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      574431553                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data    574431553                       # number of overall hits
system.cpu14.dcache.overall_hits::total     574431553                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data     12841960                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total     12841960                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data       974756                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total       974756                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data         5164                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total         5164                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data         5863                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total         5863                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data     13816716                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total     13816716                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data     13816716                       # number of overall misses
system.cpu14.dcache.overall_misses::total     13816716                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data    407062234                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total    407062234                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data    181186035                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total    181186035                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data        16173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        16173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data        15996                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        15996                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data    588248269                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    588248269                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data    588248269                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    588248269                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.031548                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.031548                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.005380                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.005380                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.319298                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.319298                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.366529                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.366529                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.023488                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.023488                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.023488                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.023488                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks      2837410                       # number of writebacks
system.cpu14.dcache.writebacks::total         2837410                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements         3140894                       # number of replacements
system.cpu14.icache.tags.tagsinuse         505.900513                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs        1500759861                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs         3140894                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          477.812961                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    6679221053500                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    32.844965                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   473.055548                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.064150                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.923937                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.988087                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          306                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses      3163393569                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses     3163393569                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst   1576985313                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total    1576985313                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst   1576985313                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total     1576985313                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst   1576985313                       # number of overall hits
system.cpu14.icache.overall_hits::total    1576985313                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst      3140981                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total      3140981                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst      3140981                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total      3140981                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst      3140981                       # number of overall misses
system.cpu14.icache.overall_misses::total      3140981                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst   1580126294                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total   1580126294                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst   1580126294                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total   1580126294                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst   1580126294                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total   1580126294                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.001988                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.001988                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.001988                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.001988                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.001988                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.001988                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks      3140894                       # number of writebacks
system.cpu14.icache.writebacks::total         3140894                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                    718                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                  5855024                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                   7556     30.34%     30.34% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                  1121      4.50%     34.84% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                   512      2.06%     36.89% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                 15717     63.11%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total              24906                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    7556     46.25%     46.25% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                   1121      6.86%     53.12% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                    512      3.13%     56.25% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                   7147     43.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total               16336                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           1092690830500     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22              54929000      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              56916500      0.01%     99.81% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31            2026322000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       1094828998000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.454731                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.655906                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::wripir                 419      1.35%      1.35% # number of callpals executed
system.cpu15.kern.callpal::swpctx                 860      2.77%      4.12% # number of callpals executed
system.cpu15.kern.callpal::swpipl               20896     67.38%     71.51% # number of callpals executed
system.cpu15.kern.callpal::rdps                  2243      7.23%     78.74% # number of callpals executed
system.cpu15.kern.callpal::rti                   2424      7.82%     86.56% # number of callpals executed
system.cpu15.kern.callpal::callsys                837      2.70%     89.26% # number of callpals executed
system.cpu15.kern.callpal::rdunique              3332     10.74%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                31011                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel            3284                       # number of protection mode switches
system.cpu15.kern.mode_switch::user              1704                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel              1704                      
system.cpu15.kern.mode_good::user                1704                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.518879                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.683240                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     6739533434500     89.03%     89.03% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user       830312427500     10.97%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                    860                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements        14153157                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         506.731301                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         607457619                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs        14153157                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           42.920291                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    6539073434500                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     5.319275                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   501.412026                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.010389                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.979320                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.989710                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          501                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses      1253616992                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses     1253616992                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data    414641017                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total     414641017                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data    190843779                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total    190843779                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data         9816                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         9816                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data        10037                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total        10037                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data    605484796                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      605484796                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data    605484796                       # number of overall hits
system.cpu15.dcache.overall_hits::total     605484796                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data     13196307                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total     13196307                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data      1001477                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total      1001477                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data         6028                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total         6028                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data         5775                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total         5775                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data     14197784                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total     14197784                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data     14197784                       # number of overall misses
system.cpu15.dcache.overall_misses::total     14197784                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data    427837324                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total    427837324                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data    191845256                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total    191845256                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data        15844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        15844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data        15812                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        15812                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data    619682580                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    619682580                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data    619682580                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    619682580                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.030844                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.030844                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.005220                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.005220                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.380459                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.380459                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.365229                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.365229                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.022911                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.022911                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.022911                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.022911                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks      2960419                       # number of writebacks
system.cpu15.dcache.writebacks::total         2960419                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements         3316773                       # number of replacements
system.cpu15.icache.tags.tagsinuse         507.096557                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs        1585499091                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs         3316773                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          478.024601                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    6691010441500                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    22.307798                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   484.788759                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.043570                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.946853                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.990423                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          306                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses      3334902324                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses     3334902324                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst   1662475881                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total    1662475881                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst   1662475881                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total     1662475881                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst   1662475881                       # number of overall hits
system.cpu15.icache.overall_hits::total    1662475881                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst      3316854                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total      3316854                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst      3316854                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total      3316854                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst      3316854                       # number of overall misses
system.cpu15.icache.overall_misses::total      3316854                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst   1665792735                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total   1665792735                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst   1665792735                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total   1665792735                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst   1665792735                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total   1665792735                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.001991                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.001991                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.001991                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.001991                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.001991                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.001991                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks      3316773                       # number of writebacks
system.cpu15.icache.writebacks::total         3316773                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    16384                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          4                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  525                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 525                       # Transaction distribution
system.iobus.trans_dist::WriteReq               34245                       # Transaction distribution
system.iobus.trans_dist::WriteResp              34245                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        67376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          636                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          800                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        69020                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   69540                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       269504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          878                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       270954                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   287370                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  260                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  260                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 2340                       # Number of tag accesses
system.iocache.tags.data_accesses                2340                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          256                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          256                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            4                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 4                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            4                       # number of overall misses
system.iocache.overall_misses::total                4                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            4                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               4                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            4                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              4                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             240                       # number of writebacks
system.iocache.writebacks::total                  240                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests     247879603                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests     95199713                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests     60921839                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops       123615521                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops    121985944                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops      1629577                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 521                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp          113741552                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              17542                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             17542                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty     24529668                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean      3130766                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict         63915575                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq           138237                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq          52249                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp          190486                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq          10291972                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp         10291972                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq       25751926                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq      87989105                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side      6619853                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side     37052629                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side      6777199                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side     31402038                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side      7070768                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side     42750295                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side      7314440                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side     36947470                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side      7313191                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side     37650112                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side      6630244                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side     32806059                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side      6500571                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side     33464493                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side      6408352                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side     33351399                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total              340059113                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side    222647744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side   1007972556                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side    227295872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side    836168064                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side    244903424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side   1291278254                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side    247840448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side   1016178016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side    250415296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side    996529280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side    222485888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side    879288256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side    217828544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side    915864976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side    215075072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side    916747656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total              9708519346                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                        337201981                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples         584836167                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.742953                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.635348                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0               396766734     67.84%     67.84% # Request fanout histogram
system.l2bus0.snoop_fanout::1               129003685     22.06%     89.90% # Request fanout histogram
system.l2bus0.snoop_fanout::2                 6501137      1.11%     91.01% # Request fanout histogram
system.l2bus0.snoop_fanout::3                 6442365      1.10%     92.11% # Request fanout histogram
system.l2bus0.snoop_fanout::4                 6952910      1.19%     93.30% # Request fanout histogram
system.l2bus0.snoop_fanout::5                 8637742      1.48%     94.78% # Request fanout histogram
system.l2bus0.snoop_fanout::6                11941832      2.04%     96.82% # Request fanout histogram
system.l2bus0.snoop_fanout::7                18196555      3.11%     99.93% # Request fanout histogram
system.l2bus0.snoop_fanout::8                  393207      0.07%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total           584836167                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests     258448196                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests     98497308                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests     65148504                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops       107834986                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops    106609680                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops      1225306                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp          121634633                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq              16447                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp             16447                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty     22352295                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean      2877839                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict         69377370                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq           116628                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq          47005                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp          163633                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq           7691578                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp          7691578                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq       25891203                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq      95743430                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side      6473804                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side     32175988                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side      6513147                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side     33170052                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side      6855327                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side     33544204                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side      6784716                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side     41784581                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side      7148669                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side     42878032                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side      7187605                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side     34522400                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side      6622132                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side     39611550                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side      7074845                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side     41273034                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total              353620086                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side    217486720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side    861070520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side    218373952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side    900417216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side    230143552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side    898721408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side    227760448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side   1137997960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side    241563456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side   1172008752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side    242585472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side    917399576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side    222793664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side   1065355400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side    240511424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side   1097548136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total              9891737656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                        301127040                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples         559325891                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.794643                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            1.736881                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0               382549561     68.39%     68.39% # Request fanout histogram
system.l2bus1.snoop_fanout::1               114146901     20.41%     88.80% # Request fanout histogram
system.l2bus1.snoop_fanout::2                 6505638      1.16%     89.97% # Request fanout histogram
system.l2bus1.snoop_fanout::3                 5988222      1.07%     91.04% # Request fanout histogram
system.l2bus1.snoop_fanout::4                 6880740      1.23%     92.27% # Request fanout histogram
system.l2bus1.snoop_fanout::5                 9242588      1.65%     93.92% # Request fanout histogram
system.l2bus1.snoop_fanout::6                12961855      2.32%     96.24% # Request fanout histogram
system.l2bus1.snoop_fanout::7                20568789      3.68%     99.91% # Request fanout histogram
system.l2bus1.snoop_fanout::8                  481597      0.09%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total           559325891                       # Request fanout histogram
system.l2cache0.tags.replacements            85188881                       # number of replacements
system.l2cache0.tags.tagsinuse            4031.069076                       # Cycle average of tags in use
system.l2cache0.tags.total_refs              84262920                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs            85188881                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                0.989130                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   988.743473                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst    17.372470                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data   285.093766                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst    13.788010                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data   282.995069                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst    32.082731                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data   752.331196                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst    20.557191                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data   383.218011                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst    20.493163                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   395.817999                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst    10.087336                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data   278.401003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst    10.784777                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data   254.737664                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst    12.378759                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data   272.186458                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.241392                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.004241                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.069603                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.003366                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.069091                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.007833                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.183675                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.005019                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.093559                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.005003                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.096635                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.002463                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.067969                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.002633                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.062192                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.003022                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.066452                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.984148                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4051                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          348                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         3697                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.989014                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses          1820275169                       # Number of tag accesses
system.l2cache0.tags.data_accesses         1820275169                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks     24529668                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total     24529668                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks      3130766                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total      3130766                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus00.data          688                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus01.data          314                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data          317                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data           24                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data          238                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus05.data          192                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data          281                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus07.data          426                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total           2480                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus00.data          455                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus01.data            8                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus02.data           10                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus03.data            6                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus04.data            5                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus05.data          115                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data           60                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus07.data           15                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total          674                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus00.data       466366                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus01.data       135420                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data       380182                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data       519923                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data       332576                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data       271096                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data       450926                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus07.data       501800                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total         3058289                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst      3071116                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst      3177981                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst      3088737                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst      3405461                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst      3360018                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst      3117014                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst      3057486                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst      3010909                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total     25288722                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data      3241025                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data      1527368                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data      1999930                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data      3138879                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data      3136198                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data      2056101                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data      2290463                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data      2070095                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total     19460059                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst      3071116                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data      3707391                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst      3177981                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data      1662788                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst      3088737                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data      2380112                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst      3405461                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data      3658802                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst      3360018                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data      3468774                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst      3117014                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data      2327197                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst      3057486                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data      2741389                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst      3010909                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data      2571895                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total           47807070                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst      3071116                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data      3707391                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst      3177981                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data      1662788                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst      3088737                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data      2380112                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst      3405461                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data      3658802                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst      3360018                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data      3468774                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst      3117014                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data      2327197                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst      3057486                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data      2741389                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst      3010909                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data      2571895                       # number of overall hits
system.l2cache0.overall_hits::total          47807070                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data         9392                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data        14007                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data        29214                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data        11215                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data         7751                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data         7525                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data         7852                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data         7408                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total        94364                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data         2503                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data         4059                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data         7749                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data         4821                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data         2379                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data         2736                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data         3342                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data         2665                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total        30254                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data       574349                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data       574505                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data      3413198                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data       605321                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data       514346                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data       499082                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data       485721                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data       542321                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total       7208843                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst        69866                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst        47720                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst       155415                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst        36472                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst        40434                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst        36888                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst        39514                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst        36895                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total       463204                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data      8575951                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data      8458095                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data      8704501                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data      8619135                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data      8853170                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data      8402506                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data      8396854                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data      8383798                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total     68394010                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst        69866                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data      9150300                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst        47720                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data      9032600                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst       155415                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data     12117699                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst        36472                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data      9224456                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst        40434                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data      9367516                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst        36888                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data      8901588                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst        39514                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data      8882575                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst        36895                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data      8926119                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total         76066057                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst        69866                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data      9150300                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst        47720                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data      9032600                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst       155415                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data     12117699                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst        36472                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data      9224456                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst        40434                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data      9367516                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst        36888                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data      8901588                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst        39514                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data      8882575                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst        36895                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data      8926119                       # number of overall misses
system.l2cache0.overall_misses::total        76066057                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks     24529668                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total     24529668                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks      3130766                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total      3130766                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data        10080                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data        14321                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data        29531                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data        11239                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data         7989                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data         7717                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data         8133                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data         7834                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total        96844                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data         2958                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data         4067                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data         7759                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data         4827                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data         2384                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data         2851                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data         3402                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data         2680                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total        30928                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data      1040715                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data       709925                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data      3793380                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data      1125244                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data       846922                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data       770178                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data       936647                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data      1044121                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total     10267132                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst      3140982                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst      3225701                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst      3244152                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst      3441933                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst      3400452                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst      3153902                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst      3097000                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst      3047804                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total     25751926                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data     11816976                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data      9985463                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data     10704431                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data     11758014                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data     11989368                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data     10458607                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data     10687317                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data     10453893                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total     87854069                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst      3140982                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data     12857691                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst      3225701                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data     10695388                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst      3244152                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data     14497811                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst      3441933                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data     12883258                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst      3400452                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data     12836290                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst      3153902                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data     11228785                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst      3097000                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data     11623964                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst      3047804                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data     11498014                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total      123873127                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst      3140982                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data     12857691                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst      3225701                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data     10695388                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst      3244152                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data     14497811                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst      3441933                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data     12883258                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst      3400452                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data     12836290                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst      3153902                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data     11228785                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst      3097000                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data     11623964                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst      3047804                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data     11498014                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total     123873127                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data     0.931746                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data     0.978074                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.989266                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.997865                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.970209                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data     0.975120                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.965449                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data     0.945622                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.974392                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data     0.846180                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data     0.998033                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.998711                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data     0.998757                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data     0.997903                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data     0.959663                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.982363                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data     0.994403                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.978207                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data     0.551879                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data     0.809247                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.899778                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.537946                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.607312                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.648009                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.518574                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data     0.519404                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.702128                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.022243                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.014794                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.047906                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.010596                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.011891                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.011696                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.012759                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.012105                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.017987                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.725731                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.847041                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.813168                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.733043                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.738418                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.803406                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.785684                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.801979                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.778496                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.022243                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.711660                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.014794                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.844532                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.047906                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.835830                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.010596                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.716003                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.011891                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.729768                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.011696                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.792747                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.012759                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.764161                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.012105                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.776318                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.614064                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.022243                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.711660                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.014794                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.844532                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.047906                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.835830                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.010596                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.716003                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.011891                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.729768                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.011696                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.792747                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.012759                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.764161                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.012105                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.776318                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.614064                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks       18196454                       # number of writebacks
system.l2cache0.writebacks::total            18196454                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements            83101069                       # number of replacements
system.l2cache1.tags.tagsinuse            3996.763949                       # Cycle average of tags in use
system.l2cache1.tags.total_refs              97439597                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs            83101069                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.172543                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1042.043176                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst     0.058497                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data     0.058481                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst    29.448948                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   281.389548                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst    41.324374                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   305.370502                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst    12.767630                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data   270.037195                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.inst    14.085911                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data   333.682770                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.inst    31.940375                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data   371.768861                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.inst    13.217817                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data   300.748344                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst    17.144861                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data   322.052414                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.inst    57.995967                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data   551.628277                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.254405                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.000014                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.000014                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.007190                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.068699                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.010089                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.074553                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.003117                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.065927                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.inst     0.003439                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.081466                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.inst     0.007798                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.090764                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.inst     0.003227                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.073425                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.004186                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.078626                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.inst     0.014159                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.134675                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.975772                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4010                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         4005                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.979004                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses          1882352385                       # Number of tag accesses
system.l2cache1.tags.data_accesses         1882352385                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks     22352295                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total     22352295                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks      2877839                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total      2877839                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus08.data          302                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus09.data          202                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus10.data          389                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus11.data           44                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus12.data          236                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus13.data          480                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus14.data          198                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus15.data           17                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total           1868                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus08.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus09.data            4                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus10.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus11.data            3                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus12.data            6                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus13.data            5                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus14.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus15.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total           22                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data       179182                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data       378116                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus10.data       210409                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus11.data       764996                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus12.data       839912                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus13.data       205930                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus14.data       468614                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus15.data       412386                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total         3459545                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst      2990520                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst      3069072                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst      3225473                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst      3182514                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst      3338203                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst      3349128                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst      3076430                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst      3271890                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total     25503230                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data      1908172                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data      2029724                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data      2200818                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data      4537952                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data      4783574                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data      2327196                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data      4099617                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data      4327064                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total     26214117                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst      2990520                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data      2087354                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst      3069072                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data      2407840                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst      3225473                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data      2411227                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst      3182514                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data      5302948                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst      3338203                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data      5623486                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst      3349128                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data      2533126                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst      3076430                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data      4568231                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst      3271890                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data      4739450                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total           55176892                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst      2990520                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data      2087354                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst      3069072                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data      2407840                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst      3225473                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data      2411227                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst      3182514                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data      5302948                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst      3338203                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data      5623486                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst      3349128                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data      2533126                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst      3076430                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data      4568231                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst      3271890                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data      4739450                       # number of overall hits
system.l2cache1.overall_hits::total          55176892                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data        11164                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data        10475                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data        14863                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data        10418                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data         6251                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data         7092                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data        11663                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data        13143                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total        85069                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data         4759                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data         3456                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data         2346                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data         4726                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data         2067                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data         2691                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data         5454                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data         5263                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total        30762                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data       499452                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data       506574                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data       570496                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data       510864                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data       550299                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data       505141                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data       490742                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data       570583                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total       4204151                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst        85054                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst        31982                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus10.inst        33861                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus11.inst        43445                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus12.inst        36037                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus13.inst        48079                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst        64551                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus15.inst        44964                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total       387973                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data      8452847                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data      8477179                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data      8570374                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data      8769320                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data      8786429                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data      8768059                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data      8741855                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data      8864171                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total     69430234                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst        85054                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data      8952299                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst        31982                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data      8983753                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.inst        33861                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data      9140870                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.inst        43445                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data      9280184                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.inst        36037                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data      9336728                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.inst        48079                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data      9273200                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst        64551                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data      9232597                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.inst        44964                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data      9434754                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total         74022358                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst        85054                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data      8952299                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst        31982                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data      8983753                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.inst        33861                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data      9140870                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.inst        43445                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data      9280184                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.inst        36037                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data      9336728                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.inst        48079                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data      9273200                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst        64551                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data      9232597                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.inst        44964                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data      9434754                       # number of overall misses
system.l2cache1.overall_misses::total        74022358                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks     22352295                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total     22352295                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks      2877839                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total      2877839                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data        11466                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data        10677                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data        15252                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data        10462                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data         6487                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data         7572                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data        11861                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data        13160                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total        86937                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data         4760                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data         3460                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data         2347                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data         4729                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data         2073                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data         2696                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data         5455                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data         5264                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total        30784                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data       678634                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data       884690                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data       780905                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data      1275860                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data      1390211                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data       711071                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data       959356                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data       982969                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total      7663696                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst      3075574                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst      3101054                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst      3259334                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst      3225959                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst      3374240                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst      3397207                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst      3140981                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst      3316854                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total     25891203                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data     10361019                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data     10506903                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data     10771192                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data     13307272                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data     13570003                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data     11095255                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data     12841472                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data     13191235                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total     95644351                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst      3075574                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data     11039653                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst      3101054                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data     11391593                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst      3259334                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data     11552097                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst      3225959                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data     14583132                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst      3374240                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data     14960214                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst      3397207                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data     11806326                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst      3140981                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data     13800828                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst      3316854                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data     14174204                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total      129199250                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst      3075574                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data     11039653                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst      3101054                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data     11391593                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst      3259334                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data     11552097                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst      3225959                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data     14583132                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst      3374240                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data     14960214                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst      3397207                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data     11806326                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst      3140981                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data     13800828                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst      3316854                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data     14174204                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total     129199250                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data     0.973661                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data     0.981081                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data     0.974495                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data     0.995794                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data     0.963620                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data     0.936609                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data     0.983307                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data     0.998708                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.978513                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data     0.999790                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data     0.998844                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data     0.999574                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data     0.999366                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data     0.997106                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data     0.998145                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data     0.999817                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data     0.999810                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.999285                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.735967                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.572601                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data     0.730557                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data     0.400408                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data     0.395838                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data     0.710395                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data     0.511533                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data     0.580469                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.548580                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.027655                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.010313                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus10.inst     0.010389                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus11.inst     0.013467                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus12.inst     0.010680                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus13.inst     0.014153                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.020551                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus15.inst     0.013556                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.014985                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.815832                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.806820                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.795676                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.658987                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.647489                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.790253                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.680752                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.671974                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.725921                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.027655                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.810922                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.010313                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.788630                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.inst     0.010389                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.791274                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.inst     0.013467                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.636364                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.inst     0.010680                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.624104                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.inst     0.014153                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.785443                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.020551                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.668989                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.inst     0.013556                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.665628                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.572932                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.027655                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.810922                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.010313                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.788630                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.inst     0.010389                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.791274                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.inst     0.013467                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.636364                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.inst     0.010680                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.624104                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.inst     0.014153                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.785443                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.020551                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.668989                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.inst     0.013556                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.665628                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.572932                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks       15206416                       # number of writebacks
system.l2cache1.writebacks::total            15206416                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                521                       # Transaction distribution
system.membus0.trans_dist::ReadResp          99401447                       # Transaction distribution
system.membus0.trans_dist::WriteReq             33989                       # Transaction distribution
system.membus0.trans_dist::WriteResp            33989                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty     20745020                       # Transaction distribution
system.membus0.trans_dist::CleanEvict        86602476                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq          192553                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq         74519                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp         183374                       # Transaction distribution
system.membus0.trans_dist::ReadExReq          9042404                       # Transaction distribution
system.membus0.trans_dist::ReadExResp         9014172                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq     99400926                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq          256                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp          256                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port    102242007                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    125536294                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        36126                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total    227814427                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     96877805                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave        32894                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total     96910699                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side          776                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total          776                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total             324725902                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port   2500152064                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side   3532524224                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave       139378                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total   6032815666                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port   2233555648                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave       131576                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total   2233687224                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side        15616                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total        15616                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total             8266518506                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                       187329356                       # Total snoops (count)
system.membus0.snoop_fanout::samples        403421364                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.464001                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.498702                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2              216233596     53.60%     53.60% # Request fanout histogram
system.membus0.snoop_fanout::3              187187768     46.40%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total          403421364                       # Request fanout histogram
system.membus1.trans_dist::ReadResp         108683911                       # Transaction distribution
system.membus1.trans_dist::WriteReq             16447                       # Transaction distribution
system.membus1.trans_dist::WriteResp            16447                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty     28476617                       # Transaction distribution
system.membus1.trans_dist::CleanEvict        85785719                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq          200208                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq         75183                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp         189190                       # Transaction distribution
system.membus1.trans_dist::ReadExReq          7276009                       # Transaction distribution
system.membus1.trans_dist::ReadExResp         7231349                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq    108683911                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port    124409050                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side     97007980                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total    221417030                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    125217961                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total    125217961                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total             346634991                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port   3476051904                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side   2234597304                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total   5710649208                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port   3530562496                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total   3530562496                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total             9241211704                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                       134418238                       # Total snoops (count)
system.membus1.snoop_fanout::samples        365318486                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.367452                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.482111                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1              231081516     63.25%     63.25% # Request fanout histogram
system.membus1.snoop_fanout::2              134236970     36.75%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total          365318486                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements     52109109                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.776805                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs        56445                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs     52109109                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.001083                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     3.209572                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.inst     0.049197                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     1.239596                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.inst     0.033094                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.data     1.105132                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.043712                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     3.545156                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.inst     0.045781                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     1.482952                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.052491                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     1.728020                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.inst     0.029246                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     1.067131                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.inst     0.029284                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     1.042765                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.inst     0.029189                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     1.044487                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.200598                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.inst     0.003075                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.077475                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.inst     0.002068                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.data     0.069071                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.002732                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.221572                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.inst     0.002861                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.092684                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.003281                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.108001                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.inst     0.001828                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.066696                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.inst     0.001830                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.065173                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.inst     0.001824                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.065280                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.986050                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses    723170286                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses    723170286                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks     13285606                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total     13285606                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus00.data          194                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus01.data          171                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data          121                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus03.data          150                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus04.data           49                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus05.data          158                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus06.data          219                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus07.data          218                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total         1280                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus00.data          974                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus01.data          696                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data         1431                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data          808                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus04.data          706                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus05.data          901                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus06.inst            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus06.data          694                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus07.data          752                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total         6963                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus00.data         1168                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus01.data          867                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data         1552                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data          958                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus04.data          755                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data         1059                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus06.inst            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus06.data          913                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus07.data          970                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total         8243                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus00.data         1168                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus01.data          867                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data         1552                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data          958                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus04.data          755                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data         1059                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus06.inst            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus06.data          913                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus07.data          970                       # number of overall hits
system.numa_caches_downward0.overall_hits::total         8243                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data         3097                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus01.data         4661                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data        25139                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data         6145                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data         4352                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data         3638                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data         4124                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data         3872                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total        55028                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data         1109                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus01.data         2041                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data         5533                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus03.data         2485                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data          980                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus05.data         1320                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data         1665                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data         1257                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total        16390                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus00.data       359400                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data       315657                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data       890295                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data       302595                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data       314265                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data       265707                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data       287170                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data       294306                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total      3029395                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.inst        39568                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data      4872503                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.inst        29030                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.data      4773605                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst        71788                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data      5098039                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.inst        27916                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data      4798968                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst        30735                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data      5010196                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.inst        23228                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data      4679528                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.inst        25388                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data      4694080                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.inst        23988                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data      4674127                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total     38872687                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide          256                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total          256                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.inst        39568                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data      5231903                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.inst        29030                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data      5089262                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst        71788                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data      5988334                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.inst        27916                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data      5101563                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst        30735                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data      5324461                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.inst        23228                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data      4945235                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.inst        25388                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data      4981250                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.inst        23988                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data      4968433                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total     41902082                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.inst        39568                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data      5231903                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.inst        29030                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data      5089262                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst        71788                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data      5988334                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.inst        27916                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data      5101563                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst        30735                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data      5324461                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.inst        23228                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data      4945235                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.inst        25388                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data      4981250                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.inst        23988                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data      4968433                       # number of overall misses
system.numa_caches_downward0.overall_misses::total     41902082                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks     13285606                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total     13285606                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data         3097                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus01.data         4661                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data        25139                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data         6145                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data         4352                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data         3638                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data         4124                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data         3872                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total        55028                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data         1109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus01.data         2041                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data         5533                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus03.data         2485                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data          980                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus05.data         1320                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data         1665                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data         1257                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total        16390                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus00.data       359594                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data       315828                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data       890416                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data       302745                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data       314314                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data       265865                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data       287389                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data       294524                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total      3030675                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.inst        39568                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data      4873477                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.inst        29030                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.data      4774301                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst        71788                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data      5099470                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.inst        27916                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data      4799776                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst        30735                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data      5010902                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.inst        23228                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data      4680429                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.inst        25389                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data      4694774                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.inst        23988                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data      4674879                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total     38879650                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide          256                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total          256                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.inst        39568                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus00.data      5233071                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.inst        29030                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data      5090129                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst        71788                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data      5989886                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.inst        27916                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data      5102521                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst        30735                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data      5325216                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.inst        23228                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data      4946294                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.inst        25389                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data      4982163                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.inst        23988                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data      4969403                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total     41910325                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.inst        39568                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data      5233071                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.inst        29030                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data      5090129                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst        71788                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data      5989886                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.inst        27916                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data      5102521                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst        30735                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data      5325216                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.inst        23228                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data      4946294                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.inst        25389                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data      4982163                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.inst        23988                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data      4969403                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total     41910325                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus00.data     0.999461                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data     0.999459                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.999864                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data     0.999505                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data     0.999844                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data     0.999406                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data     0.999238                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data     0.999260                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999578                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data     0.999800                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.data     0.999854                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.999719                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.999832                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data     0.999859                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data     0.999807                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.inst     0.999961                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data     0.999852                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data     0.999839                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999821                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data     0.999777                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data     0.999830                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.999741                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.999812                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data     0.999858                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.999786                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.inst     0.999961                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data     0.999817                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data     0.999805                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999803                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data     0.999777                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data     0.999830                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.999741                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.999812                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data     0.999858                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.999786                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.inst     0.999961                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data     0.999817                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data     0.999805                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999803                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks     13277668                       # number of writebacks
system.numa_caches_downward0.writebacks::total     13277668                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements     33062592                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    14.192863                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs        32703                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs     33062592                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.000989                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     6.410028                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     0.111150                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.794768                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     0.016620                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.769799                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.inst     0.006878                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.780812                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.inst     0.016850                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.820442                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.inst     0.005506                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.940531                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.inst     0.045256                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.990762                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     0.082219                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.922459                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.inst     0.219053                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     1.259732                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.400627                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.006947                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.049673                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.001039                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.048112                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.inst     0.000430                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.048801                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.inst     0.001053                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.051278                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.inst     0.000344                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.058783                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.inst     0.002828                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.061923                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.005139                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.057654                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.inst     0.013691                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.078733                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.887054                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses    551190550                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses    551190550                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks      2554930                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total      2554930                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus11.data            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus11.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus08.data           14                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus09.data           34                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus10.data           15                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus11.data           12                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus12.data            8                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus13.data           17                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus14.data           28                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus15.data           31                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total          159                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus08.data          456                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus09.inst           24                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus09.data          285                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus10.inst          111                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus10.data          280                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus11.inst         1045                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus11.data          543                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus12.inst           27                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus12.data          377                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus13.inst            9                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus13.data          318                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus14.inst            7                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus14.data          285                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus15.inst          682                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus15.data          724                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total         5173                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus08.data          470                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus09.inst           24                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus09.data          319                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus10.inst          111                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus10.data          295                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus11.inst         1045                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus11.data          555                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus12.inst           27                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus12.data          385                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus13.inst            9                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus13.data          335                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus14.inst            7                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus14.data          313                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus15.inst          682                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus15.data          755                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total         5332                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus08.data          470                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus09.inst           24                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus09.data          319                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus10.inst          111                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus10.data          295                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus11.inst         1045                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus11.data          555                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus12.inst           27                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus12.data          385                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus13.inst            9                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus13.data          335                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus14.inst            7                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus14.data          313                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus15.inst          682                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus15.data          755                       # number of overall hits
system.numa_caches_downward1.overall_hits::total         5332                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data         5351                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data         4437                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data        11604                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data         4309                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data         2906                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data         2849                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data         5378                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data         5217                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total        42051                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data         2501                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data         1723                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data         1215                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data         2121                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data         1057                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data         1314                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data         2468                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data         2364                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total        14763                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data       233520                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data       185838                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus10.data       311345                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus11.data       215493                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus12.data       243120                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus13.data       246434                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus14.data       173553                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus15.data       198017                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total      1807320                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst        50818                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data      3729148                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst         7172                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data      3707295                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.inst         7495                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data      3801845                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.inst         7270                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data      3812015                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.inst         5826                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data      3840570                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.inst        14680                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data      3917476                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst        27370                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data      3784355                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.inst         9948                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data      3822662                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total     30545945                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst        50818                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data      3962668                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst         7172                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data      3893133                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.inst         7495                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data      4113190                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.inst         7270                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data      4027508                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.inst         5826                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data      4083690                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.inst        14680                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data      4163910                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst        27370                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data      3957908                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.inst         9948                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data      4020679                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total     32353265                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst        50818                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data      3962668                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst         7172                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data      3893133                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.inst         7495                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data      4113190                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.inst         7270                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data      4027508                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.inst         5826                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data      4083690                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.inst        14680                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data      4163910                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst        27370                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data      3957908                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.inst         9948                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data      4020679                       # number of overall misses
system.numa_caches_downward1.overall_misses::total     32353265                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks      2554930                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total      2554930                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data         5351                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data         4437                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data        11604                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data         4310                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data         2906                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data         2849                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data         5378                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data         5217                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total        42052                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data         2501                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data         1723                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data         1215                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data         2122                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data         1057                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data         1314                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data         2468                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data         2364                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total        14764                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data       233534                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data       185872                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus10.data       311360                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus11.data       215505                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus12.data       243128                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus13.data       246451                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus14.data       173581                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus15.data       198048                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total      1807479                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst        50818                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data      3729604                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst         7196                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data      3707580                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.inst         7606                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data      3802125                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.inst         8315                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data      3812558                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.inst         5853                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data      3840947                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.inst        14689                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data      3917794                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst        27377                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data      3784640                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.inst        10630                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data      3823386                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total     30551118                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst        50818                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data      3963138                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst         7196                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data      3893452                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.inst         7606                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data      4113485                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.inst         8315                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data      4028063                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.inst         5853                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data      4084075                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.inst        14689                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data      4164245                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst        27377                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data      3958221                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.inst        10630                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data      4021434                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total     32358597                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst        50818                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data      3963138                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst         7196                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data      3893452                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.inst         7606                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data      4113485                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.inst         8315                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data      4028063                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.inst         5853                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data      4084075                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.inst        14689                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data      4164245                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst        27377                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data      3958221                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.inst        10630                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data      4021434                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total     32358597                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data     0.999768                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     0.999976                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data     0.999529                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total     0.999932                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data     0.999940                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data     0.999817                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus10.data     0.999952                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus11.data     0.999944                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus12.data     0.999967                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus13.data     0.999931                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus14.data     0.999839                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus15.data     0.999843                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.999912                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data     0.999878                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst     0.996665                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data     0.999923                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.inst     0.985406                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data     0.999926                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.inst     0.874324                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data     0.999858                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.inst     0.995387                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data     0.999902                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.inst     0.999387                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data     0.999919                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst     0.999744                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data     0.999925                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.inst     0.935842                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data     0.999811                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999831                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data     0.999881                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst     0.996665                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data     0.999918                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.inst     0.985406                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data     0.999928                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.inst     0.874324                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data     0.999862                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.inst     0.995387                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data     0.999906                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.inst     0.999387                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data     0.999920                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst     0.999744                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data     0.999921                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.inst     0.935842                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data     0.999812                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999835                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data     0.999881                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst     0.996665                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data     0.999918                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.inst     0.985406                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data     0.999928                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.inst     0.874324                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data     0.999862                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.inst     0.995387                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data     0.999906                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.inst     0.999387                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data     0.999920                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst     0.999744                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data     0.999921                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.inst     0.935842                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data     0.999812                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999835                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks      2551141                       # number of writebacks
system.numa_caches_downward1.writebacks::total      2551141                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements     33057185                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    14.175255                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs        28493                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs     33057185                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.000862                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     6.243593                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     0.117338                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.792099                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     0.016989                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.765738                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.inst     0.007237                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.779910                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.inst     0.017504                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.819428                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.inst     0.006097                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.935696                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.inst     0.052709                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.982099                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     0.087397                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.919688                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.inst     0.359423                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     1.272311                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.390225                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.007334                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.049506                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.001062                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.047859                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.inst     0.000452                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.048744                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.inst     0.001094                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.051214                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.inst     0.000381                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.058481                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.inst     0.003294                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.061381                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.005462                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.057481                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.inst     0.022464                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.079519                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.885953                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses    551108579                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses    551108579                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks      2551141                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total      2551141                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus11.data            2                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus08.data            4                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus09.data            2                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus10.data            8                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus11.data            1                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus12.data            5                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus13.data            3                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus14.data           13                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus15.data           11                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total           47                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus08.data          269                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus09.data          244                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus10.data          282                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus11.data          324                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus12.data          259                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus13.data          286                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus14.data          275                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus15.data          298                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total         2237                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus08.data          273                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus09.data          246                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus10.data          290                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus11.data          325                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus12.data          264                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus13.data          289                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus14.data          288                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus15.data          309                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total         2284                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus08.data          273                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus09.data          246                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus10.data          290                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus11.data          325                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus12.data          264                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus13.data          289                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus14.data          288                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus15.data          309                       # number of overall hits
system.numa_caches_upward0.overall_hits::total         2284                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data         5351                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data         4437                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data        11604                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data         4307                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data         2906                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data         2849                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data         5378                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data         5217                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total        42049                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data         2501                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data         1723                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data         1215                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data         2121                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data         1057                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data         1314                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data         2468                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data         2364                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total        14763                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data       233516                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data       185836                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus10.data       311337                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus11.data       215492                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus12.data       243115                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus13.data       246431                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus14.data       173540                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus15.data       198006                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total      1807273                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst        50818                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data      3728879                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst         7172                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data      3707051                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.inst         7495                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data      3801563                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.inst         7270                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data      3811691                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.inst         5826                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data      3840311                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.inst        14680                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data      3917190                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst        27370                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data      3784080                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.inst         9948                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data      3822364                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total     30543708                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst        50818                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data      3962395                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst         7172                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data      3892887                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.inst         7495                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data      4112900                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.inst         7270                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data      4027183                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.inst         5826                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data      4083426                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.inst        14680                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data      4163621                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst        27370                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data      3957620                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.inst         9948                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data      4020370                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total     32350981                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst        50818                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data      3962395                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst         7172                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data      3892887                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.inst         7495                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data      4112900                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.inst         7270                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data      4027183                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.inst         5826                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data      4083426                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.inst        14680                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data      4163621                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst        27370                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data      3957620                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.inst         9948                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data      4020370                       # number of overall misses
system.numa_caches_upward0.overall_misses::total     32350981                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks      2551141                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total      2551141                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data         5351                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data         4437                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data        11604                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data         4309                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data         2906                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data         2849                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data         5378                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data         5217                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total        42051                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data         2501                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data         1723                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data         1215                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data         2121                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data         1057                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data         1314                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data         2468                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data         2364                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total        14763                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data       233520                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data       185838                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus10.data       311345                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus11.data       215493                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus12.data       243120                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus13.data       246434                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus14.data       173553                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus15.data       198017                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total      1807320                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst        50818                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data      3729148                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst         7172                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data      3707295                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.inst         7495                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data      3801845                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.inst         7270                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data      3812015                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.inst         5826                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data      3840570                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.inst        14680                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data      3917476                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst        27370                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data      3784355                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.inst         9948                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data      3822662                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total     30545945                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst        50818                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data      3962668                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst         7172                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data      3893133                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.inst         7495                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data      4113190                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.inst         7270                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data      4027508                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.inst         5826                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data      4083690                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.inst        14680                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data      4163910                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst        27370                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data      3957908                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.inst         9948                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data      4020679                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total     32353265                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst        50818                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data      3962668                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst         7172                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data      3893133                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.inst         7495                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data      4113190                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.inst         7270                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data      4027508                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.inst         5826                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data      4083690                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.inst        14680                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data      4163910                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst        27370                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data      3957908                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.inst         9948                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data      4020679                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total     32353265                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data     0.999536                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total     0.999952                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data     0.999983                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data     0.999989                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus10.data     0.999974                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus11.data     0.999995                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus12.data     0.999979                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus13.data     0.999988                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus14.data     0.999925                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus15.data     0.999944                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.999974                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data     0.999928                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data     0.999934                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data     0.999926                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data     0.999915                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data     0.999933                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data     0.999927                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data     0.999927                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data     0.999922                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999927                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data     0.999931                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data     0.999937                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data     0.999929                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data     0.999919                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data     0.999935                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data     0.999931                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data     0.999927                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data     0.999923                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999929                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data     0.999931                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data     0.999937                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data     0.999929                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data     0.999919                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data     0.999935                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data     0.999931                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data     0.999927                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data     0.999923                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999929                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks      2548326                       # number of writebacks
system.numa_caches_upward0.writebacks::total      2548326                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements     52096472                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.763454                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs        53030                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs     52096472                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.001018                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     3.352975                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.inst     0.049999                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     1.243078                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.inst     0.033761                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.data     1.098619                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.045117                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     3.379958                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.inst     0.047268                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     1.478989                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.053409                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     1.736472                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.inst     0.029684                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     1.062759                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.inst     0.029913                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     1.051125                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.inst     0.029503                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     1.040823                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.209561                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.inst     0.003125                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.077692                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.inst     0.002110                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.data     0.068664                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.002820                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.211247                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.inst     0.002954                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.092437                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.003338                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.108530                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.inst     0.001855                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.066422                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.inst     0.001870                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.065695                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.inst     0.001844                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.065051                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.985216                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses    723021774                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses    723021774                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks     13277668                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total     13277668                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus00.data           91                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus01.data           58                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data           95                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus03.data           44                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data           13                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus05.data           72                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus06.data           50                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus07.data           89                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total          512                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus00.data          857                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus01.data          796                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data         1020                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus03.data          982                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus04.data          804                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus05.data          930                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus06.data          791                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus07.data          803                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total         6983                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus00.data          948                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus01.data          854                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data         1115                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus03.data         1026                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data          817                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus05.data         1002                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus06.data          841                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus07.data          892                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total         7495                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus00.data          948                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus01.data          854                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data         1115                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus03.data         1026                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data          817                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus05.data         1002                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus06.data          841                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus07.data          892                       # number of overall hits
system.numa_caches_upward1.overall_hits::total         7495                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data         3097                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus01.data         4661                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data        25144                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data         6145                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data         4352                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data         3638                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data         4124                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data         3872                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total        55033                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data         1109                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus01.data         2041                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data         5533                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus03.data         2485                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data          980                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus05.data         1320                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data         1665                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data         1257                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total        16390                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus00.data       359309                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data       315599                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data       890195                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data       302551                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data       314252                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data       265635                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data       287120                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data       294217                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide          256                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total      3029134                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.inst        39568                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data      4871646                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.inst        29030                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.data      4772809                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst        71788                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data      5097019                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.inst        27916                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data      4797986                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst        30735                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data      5009392                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.inst        23228                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data      4678598                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.inst        25388                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data      4693289                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.inst        23988                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data      4673324                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total     38865704                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.inst        39568                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data      5230955                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.inst        29030                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data      5088408                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst        71788                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data      5987214                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.inst        27916                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data      5100537                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst        30735                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data      5323644                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.inst        23228                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data      4944233                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.inst        25388                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data      4980409                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.inst        23988                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data      4967541                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide          256                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total     41894838                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.inst        39568                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data      5230955                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.inst        29030                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data      5088408                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst        71788                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data      5987214                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.inst        27916                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data      5100537                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst        30735                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data      5323644                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.inst        23228                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data      4944233                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.inst        25388                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data      4980409                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.inst        23988                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data      4967541                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide          256                       # number of overall misses
system.numa_caches_upward1.overall_misses::total     41894838                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks     13277668                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total     13277668                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data         3097                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus01.data         4661                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data        25144                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data         6145                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data         4352                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data         3638                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data         4124                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data         3872                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total        55033                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data         1109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus01.data         2041                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data         5533                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus03.data         2485                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data          980                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus05.data         1320                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data         1665                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data         1257                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total        16390                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus00.data       359400                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data       315657                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data       890290                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data       302595                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data       314265                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data       265707                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data       287170                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data       294306                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide          256                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total      3029646                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.inst        39568                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data      4872503                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.inst        29030                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.data      4773605                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst        71788                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data      5098039                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.inst        27916                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data      4798968                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst        30735                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data      5010196                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.inst        23228                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data      4679528                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.inst        25388                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data      4694080                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.inst        23988                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data      4674127                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total     38872687                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.inst        39568                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus00.data      5231903                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.inst        29030                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data      5089262                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst        71788                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data      5988329                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.inst        27916                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data      5101563                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst        30735                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data      5324461                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.inst        23228                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data      4945235                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.inst        25388                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data      4981250                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.inst        23988                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data      4968433                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide          256                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total     41902333                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.inst        39568                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data      5231903                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.inst        29030                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data      5089262                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst        71788                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data      5988329                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.inst        27916                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data      5101563                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst        30735                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data      5324461                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.inst        23228                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data      4945235                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.inst        25388                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data      4981250                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.inst        23988                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data      4968433                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide          256                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total     41902333                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus00.data     0.999747                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data     0.999816                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.999893                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data     0.999855                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.999959                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data     0.999729                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data     0.999826                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data     0.999698                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999831                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data     0.999824                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.data     0.999833                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.999800                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data     0.999795                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data     0.999840                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data     0.999801                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data     0.999831                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data     0.999828                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999820                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data     0.999819                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data     0.999832                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.999814                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data     0.999799                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.999847                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data     0.999797                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data     0.999831                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data     0.999820                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999821                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data     0.999819                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data     0.999832                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.999814                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data     0.999799                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.999847                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data     0.999797                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data     0.999831                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data     0.999820                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999821                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks     13270201                       # number of writebacks
system.numa_caches_upward1.writebacks::total     13270201                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits          396618119                       # DTB read hits
system.switch_cpus00.dtb.read_misses          3677757                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses      399015314                       # DTB read accesses
system.switch_cpus00.dtb.write_hits         179422377                       # DTB write hits
system.switch_cpus00.dtb.write_misses          482947                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses     179212145                       # DTB write accesses
system.switch_cpus00.dtb.data_hits          576040496                       # DTB hits
system.switch_cpus00.dtb.data_misses          4160704                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses      578227459                       # DTB accesses
system.switch_cpus00.itb.fetch_hits        1525851043                       # ITB hits
system.switch_cpus00.itb.fetch_misses             271                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses    1525851314                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             2189713618                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts        1527794331                       # Number of instructions committed
system.switch_cpus00.committedOps          1527794331                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses    909253371                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses   1075636679                       # Number of float alu accesses
system.switch_cpus00.num_func_calls           7301502                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts     40718507                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts          909253371                       # number of integer instructions
system.switch_cpus00.num_fp_insts          1075636679                       # number of float instructions
system.switch_cpus00.num_int_register_reads   2143205307                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes    356535018                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads   1336443891                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes    910861829                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs           582659480                       # number of memory refs
system.switch_cpus00.num_load_insts         402749565                       # Number of load instructions
system.switch_cpus00.num_store_insts        179909915                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     657758549.003677                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     1531955068.996323                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.699614                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.300386                       # Percentage of idle cycles
system.switch_cpus00.Branches                50489277                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass     23273994      1.52%      1.52% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu       288157826     18.81%     20.33% # Class of executed instruction
system.switch_cpus00.op_class::IntMult          24551      0.00%     20.33% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     20.33% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd     294671625     19.24%     39.57% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp      13422348      0.88%     40.44% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt       2674202      0.17%     40.62% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult    282395188     18.43%     59.05% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv       1738249      0.11%     59.16% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt      1142692      0.07%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     59.24% # Class of executed instruction
system.switch_cpus00.op_class::MemRead      402782792     26.29%     85.53% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite     179913408     11.74%     97.27% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess     41758160      2.73%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total       1531955035                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits          390591768                       # DTB read hits
system.switch_cpus01.dtb.read_misses          1897452                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses      391209835                       # DTB read accesses
system.switch_cpus01.dtb.write_hits         178122031                       # DTB write hits
system.switch_cpus01.dtb.write_misses          196245                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses     177654981                       # DTB write accesses
system.switch_cpus01.dtb.data_hits          568713799                       # DTB hits
system.switch_cpus01.dtb.data_misses          2093697                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses      568864816                       # DTB accesses
system.switch_cpus01.itb.fetch_hits        1465496613                       # ITB hits
system.switch_cpus01.itb.fetch_misses             289                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses    1465496902                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             2189658910                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts        1469470229                       # Number of instructions committed
system.switch_cpus01.committedOps          1469470229                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses    867862629                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses   1060166655                       # Number of float alu accesses
system.switch_cpus01.num_func_calls           7308792                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts     37255097                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts          867862629                       # number of integer instructions
system.switch_cpus01.num_fp_insts          1060166655                       # number of float instructions
system.switch_cpus01.num_int_register_reads   2084026370                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes    325510182                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads   1315881117                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes    897678190                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs           572011966                       # number of memory refs
system.switch_cpus01.num_load_insts         393688419                       # Number of load instructions
system.switch_cpus01.num_store_insts        178323547                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     718131844.447644                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     1471527065.552356                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.672035                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.327965                       # Percentage of idle cycles
system.switch_cpus01.Branches                46999395                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass     16018335      1.09%      1.09% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu       275912356     18.75%     19.84% # Class of executed instruction
system.switch_cpus01.op_class::IntMult          23699      0.00%     19.84% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     19.84% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd     291553308     19.81%     39.65% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp      13337402      0.91%     40.56% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt       2741330      0.19%     40.74% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult    276329701     18.78%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv       1508648      0.10%     59.63% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt      1015683      0.07%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     59.69% # Class of executed instruction
system.switch_cpus01.op_class::MemRead      393714902     26.75%     86.45% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite     178324710     12.12%     98.57% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess     21083852      1.43%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total       1471563926                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits          478195664                       # DTB read hits
system.switch_cpus02.dtb.read_misses          2479637                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses      472753412                       # DTB read accesses
system.switch_cpus02.dtb.write_hits         262071872                       # DTB write hits
system.switch_cpus02.dtb.write_misses          393534                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses     244000461                       # DTB write accesses
system.switch_cpus02.dtb.data_hits          740267536                       # DTB hits
system.switch_cpus02.dtb.data_misses          2873171                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses      716753873                       # DTB accesses
system.switch_cpus02.itb.fetch_hits        1815033965                       # ITB hits
system.switch_cpus02.itb.fetch_misses            1248                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses    1815035213                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             2189713422                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts        1863417107                       # Number of instructions committed
system.switch_cpus02.committedOps          1863417107                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses   1164808801                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses   1241932801                       # Number of float alu accesses
system.switch_cpus02.num_func_calls          15084186                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts     46845024                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts         1164808801                       # number of integer instructions
system.switch_cpus02.num_fp_insts          1241932801                       # number of float instructions
system.switch_cpus02.num_int_register_reads   2646911417                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    479873912                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads   1526744700                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes   1030469326                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs           744736317                       # number of memory refs
system.switch_cpus02.num_load_insts         482265268                       # Number of load instructions
system.switch_cpus02.num_store_insts        262471049                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     323421983.586160                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     1866291438.413841                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.852299                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.147701                       # Percentage of idle cycles
system.switch_cpus02.Branches                65016282                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass     24235500      1.30%      1.30% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu       382164702     20.48%     21.78% # Class of executed instruction
system.switch_cpus02.op_class::IntMult        1933474      0.10%     21.88% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     21.88% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd     353974331     18.97%     40.85% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp      18190706      0.97%     41.82% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt      11035229      0.59%     42.41% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult    295344331     15.83%     58.24% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv       1912956      0.10%     58.34% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt      1979489      0.11%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus02.op_class::MemRead      482439927     25.85%     84.30% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite     262486489     14.06%     98.36% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess     30593144      1.64%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total       1866290278                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits          423697482                       # DTB read hits
system.switch_cpus03.dtb.read_misses          4691437                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses      427297730                       # DTB read accesses
system.switch_cpus03.dtb.write_hits         196618043                       # DTB write hits
system.switch_cpus03.dtb.write_misses          728807                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses     196767665                       # DTB write accesses
system.switch_cpus03.dtb.data_hits          620315525                       # DTB hits
system.switch_cpus03.dtb.data_misses          5420244                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses      624065395                       # DTB accesses
system.switch_cpus03.itb.fetch_hits        1648084615                       # ITB hits
system.switch_cpus03.itb.fetch_misses             360                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses    1648084975                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             2189658599                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts        1647616570                       # Number of instructions committed
system.switch_cpus03.committedOps          1647616570                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses    988597517                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses   1143406419                       # Number of float alu accesses
system.switch_cpus03.num_func_calls           8119458                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts     45325954                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts          988597517                       # number of integer instructions
system.switch_cpus03.num_fp_insts          1143406419                       # number of float instructions
system.switch_cpus03.num_int_register_reads   2303679148                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes    393761732                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads   1419321946                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes    964192779                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs           628893140                       # number of memory refs
system.switch_cpus03.num_load_insts         431541544                       # Number of load instructions
system.switch_cpus03.num_store_insts        197351596                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     536663075.779484                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     1652995523.220516                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.754910                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.245090                       # Percentage of idle cycles
system.switch_cpus03.Branches                56174794                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass     28587885      1.73%      1.73% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu       309830109     18.74%     20.47% # Class of executed instruction
system.switch_cpus03.op_class::IntMult          19720      0.00%     20.47% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     20.47% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd     313002252     18.93%     39.41% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp      14790315      0.89%     40.30% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt       2954291      0.18%     40.48% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult    297728564     18.01%     58.49% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv       1711799      0.10%     58.60% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt      1149360      0.07%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus03.op_class::MemRead      431566447     26.11%     84.77% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite     197352892     11.94%     96.71% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess     54343180      3.29%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total       1653036814                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits          419652545                       # DTB read hits
system.switch_cpus04.dtb.read_misses          4114833                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses      422690351                       # DTB read accesses
system.switch_cpus04.dtb.write_hits         190588667                       # DTB write hits
system.switch_cpus04.dtb.write_misses          541868                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses     190566332                       # DTB write accesses
system.switch_cpus04.dtb.data_hits          610241212                       # DTB hits
system.switch_cpus04.dtb.data_misses          4656701                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses      613256683                       # DTB accesses
system.switch_cpus04.itb.fetch_hits        1621737029                       # ITB hits
system.switch_cpus04.itb.fetch_misses             239                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses    1621737268                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles             2189658736                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts        1621877552                       # Number of instructions committed
system.switch_cpus04.committedOps          1621877552                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses    964299171                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses   1139990405                       # Number of float alu accesses
system.switch_cpus04.num_func_calls           7852548                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts     43341892                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts          964299171                       # number of integer instructions
system.switch_cpus04.num_fp_insts          1139990405                       # number of float instructions
system.switch_cpus04.num_int_register_reads   2271395627                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes    379565249                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads   1418483422                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes    964634782                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs           617590622                       # number of memory refs
system.switch_cpus04.num_load_insts         426455510                       # Number of load instructions
system.switch_cpus04.num_store_insts        191135112                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     563165164.653981                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     1626493571.346019                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.742807                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.257193                       # Percentage of idle cycles
system.switch_cpus04.Branches                53841356                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass     25615286      1.57%      1.57% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu       303550151     18.66%     20.24% # Class of executed instruction
system.switch_cpus04.op_class::IntMult          18946      0.00%     20.24% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     20.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd     311833834     19.17%     39.41% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp      14589647      0.90%     40.31% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt       3075548      0.19%     40.50% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult    300146447     18.45%     58.95% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv       2049738      0.13%     59.08% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt      1332632      0.08%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     59.16% # Class of executed instruction
system.switch_cpus04.op_class::MemRead      426480038     26.22%     85.38% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite     191136363     11.75%     97.13% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess     46705623      2.87%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total       1626534253                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits          394221213                       # DTB read hits
system.switch_cpus05.dtb.read_misses          4049185                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses      397057192                       # DTB read accesses
system.switch_cpus05.dtb.write_hits         179143618                       # DTB write hits
system.switch_cpus05.dtb.write_misses          672177                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses     179183962                       # DTB write accesses
system.switch_cpus05.dtb.data_hits          573364831                       # DTB hits
system.switch_cpus05.dtb.data_misses          4721362                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses      576241154                       # DTB accesses
system.switch_cpus05.itb.fetch_hits        1525668453                       # ITB hits
system.switch_cpus05.itb.fetch_misses             241                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses    1525668694                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             2189658848                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts        1526726707                       # Number of instructions committed
system.switch_cpus05.committedOps          1526726707                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses    913236883                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses   1065838086                       # Number of float alu accesses
system.switch_cpus05.num_func_calls           7369234                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts     41500136                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts          913236883                       # number of integer instructions
system.switch_cpus05.num_fp_insts          1065838086                       # number of float instructions
system.switch_cpus05.num_int_register_reads   2137211022                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes    361553955                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads   1322255936                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes    901755278                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs           580799539                       # number of memory refs
system.switch_cpus05.num_load_insts         400978761                       # Number of load instructions
system.switch_cpus05.num_store_insts        179820778                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     658249143.383548                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     1531409704.616452                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.699383                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.300617                       # Percentage of idle cycles
system.switch_cpus05.Branches                51343222                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass     25134769      1.64%      1.64% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu       288946306     18.87%     20.51% # Class of executed instruction
system.switch_cpus05.op_class::IntMult          22990      0.00%     20.51% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     20.51% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd     293062109     19.14%     39.65% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp      13407968      0.88%     40.52% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt       2679422      0.17%     40.70% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult    277533526     18.12%     58.82% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv       1479410      0.10%     58.92% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt       999006      0.07%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus05.op_class::MemRead      401004083     26.18%     85.17% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite     179821884     11.74%     96.91% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess     47356596      3.09%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total       1531448069                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits          389207967                       # DTB read hits
system.switch_cpus06.dtb.read_misses          3294769                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses      391258680                       # DTB read accesses
system.switch_cpus06.dtb.write_hits         176681437                       # DTB write hits
system.switch_cpus06.dtb.write_misses          513951                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses     176549375                       # DTB write accesses
system.switch_cpus06.dtb.data_hits          565889404                       # DTB hits
system.switch_cpus06.dtb.data_misses          3808720                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses      567808055                       # DTB accesses
system.switch_cpus06.itb.fetch_hits        1490262629                       # ITB hits
system.switch_cpus06.itb.fetch_misses             238                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses    1490262867                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             2189658879                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts        1492386390                       # Number of instructions committed
system.switch_cpus06.committedOps          1492386390                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses    888922125                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses   1053428428                       # Number of float alu accesses
system.switch_cpus06.num_func_calls           7239518                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts     39631276                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts          888922125                       # number of integer instructions
system.switch_cpus06.num_fp_insts          1053428428                       # number of float instructions
system.switch_cpus06.num_int_register_reads   2097911852                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes    345827633                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads   1306878118                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes    891835761                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs           571888867                       # number of memory refs
system.switch_cpus06.num_load_insts         394688415                       # Number of load instructions
system.switch_cpus06.num_store_insts        177200452                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     693501277.141737                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     1496157601.858263                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.683283                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.316717                       # Percentage of idle cycles
system.switch_cpus06.Branches                49310020                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass     21834159      1.46%      1.46% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu       281784291     18.83%     20.29% # Class of executed instruction
system.switch_cpus06.op_class::IntMult          23436      0.00%     20.29% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     20.29% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd     289727151     19.36%     39.66% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp      13177871      0.88%     40.54% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt       2627373      0.18%     40.71% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult    274444274     18.34%     59.06% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv       1449062      0.10%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt       980064      0.07%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::MemRead      394714161     26.38%     85.60% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite     177201574     11.84%     97.44% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess     38231694      2.56%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total       1496195110                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits          389713257                       # DTB read hits
system.switch_cpus07.dtb.read_misses          2026724                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses      390496843                       # DTB read accesses
system.switch_cpus07.dtb.write_hits         178383387                       # DTB write hits
system.switch_cpus07.dtb.write_misses          296321                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses     178037366                       # DTB write accesses
system.switch_cpus07.dtb.data_hits          568096644                       # DTB hits
system.switch_cpus07.dtb.data_misses          2323045                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses      568534209                       # DTB accesses
system.switch_cpus07.itb.fetch_hits        1465274840                       # ITB hits
system.switch_cpus07.itb.fetch_misses             247                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses    1465275087                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             2189658883                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts        1468899526                       # Number of instructions committed
system.switch_cpus07.committedOps          1468899526                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses    868874078                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses   1056882003                       # Number of float alu accesses
system.switch_cpus07.num_func_calls           7273407                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts     37377098                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts          868874078                       # number of integer instructions
system.switch_cpus07.num_fp_insts          1056882003                       # number of float instructions
system.switch_cpus07.num_int_register_reads   2081397010                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes    327007716                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads   1311632445                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes    894414630                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs           571675731                       # number of memory refs
system.switch_cpus07.num_load_insts         392991018                       # Number of load instructions
system.switch_cpus07.num_store_insts        178684713                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     718473197.182556                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     1471185685.817444                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.671879                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.328121                       # Percentage of idle cycles
system.switch_cpus07.Branches                47116633                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass     16570340      1.13%      1.13% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu       275339735     18.72%     19.84% # Class of executed instruction
system.switch_cpus07.op_class::IntMult          23360      0.00%     19.84% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     19.84% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd     290561990     19.75%     39.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp      13233811      0.90%     40.49% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt       2632581      0.18%     40.67% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult    275338891     18.71%     59.39% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv       1458538      0.10%     59.49% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt       984955      0.07%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     59.55% # Class of executed instruction
system.switch_cpus07.op_class::MemRead      393019101     26.71%     86.27% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite     178685811     12.15%     98.41% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess     23373458      1.59%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total       1471222571                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits          390721780                       # DTB read hits
system.switch_cpus08.dtb.read_misses          3951217                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses      393369444                       # DTB read accesses
system.switch_cpus08.dtb.write_hits         177872617                       # DTB write hits
system.switch_cpus08.dtb.write_misses          634666                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses     177835272                       # DTB write accesses
system.switch_cpus08.dtb.data_hits          568594397                       # DTB hits
system.switch_cpus08.dtb.data_misses          4585883                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses      571204716                       # DTB accesses
system.switch_cpus08.itb.fetch_hits        1510279129                       # ITB hits
system.switch_cpus08.itb.fetch_misses             247                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses    1510279376                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             2189658902                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts        1511870792                       # Number of instructions committed
system.switch_cpus08.committedOps          1511870792                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses    904579670                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses   1055988894                       # Number of float alu accesses
system.switch_cpus08.num_func_calls           7323270                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts     41055906                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts          904579670                       # number of integer instructions
system.switch_cpus08.num_fp_insts          1055988894                       # number of float instructions
system.switch_cpus08.num_int_register_reads   2117525884                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes    357778962                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads   1309769622                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes    893130846                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs           575835226                       # number of memory refs
system.switch_cpus08.num_load_insts         397322621                       # Number of load instructions
system.switch_cpus08.num_store_insts        178512605                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     673240232.416171                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     1516418669.583828                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.692536                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.307464                       # Percentage of idle cycles
system.switch_cpus08.Branches                50853313                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass     24641532      1.62%      1.62% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu       286484986     18.89%     20.52% # Class of executed instruction
system.switch_cpus08.op_class::IntMult          23929      0.00%     20.52% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     20.52% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd     290167089     19.13%     39.65% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp      13316446      0.88%     40.53% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt       2667717      0.18%     40.71% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult    274818935     18.12%     58.83% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv       1471695      0.10%     58.93% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt       993546      0.07%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     58.99% # Class of executed instruction
system.switch_cpus08.op_class::MemRead      397349550     26.20%     85.19% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite     178513844     11.77%     96.97% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess     46007406      3.03%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total       1516456675                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits          393400325                       # DTB read hits
system.switch_cpus09.dtb.read_misses          3828032                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses      396097430                       # DTB read accesses
system.switch_cpus09.dtb.write_hits         178458201                       # DTB write hits
system.switch_cpus09.dtb.write_misses          604378                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses     178469726                       # DTB write accesses
system.switch_cpus09.dtb.data_hits          571858526                       # DTB hits
system.switch_cpus09.dtb.data_misses          4432410                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses      574567156                       # DTB accesses
system.switch_cpus09.itb.fetch_hits        1518200601                       # ITB hits
system.switch_cpus09.itb.fetch_misses             230                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses    1518200831                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             2189658792                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts        1519119617                       # Number of instructions committed
system.switch_cpus09.committedOps          1519119617                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses    907016997                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses   1064843476                       # Number of float alu accesses
system.switch_cpus09.num_func_calls           7324845                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts     40941161                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts          907016997                       # number of integer instructions
system.switch_cpus09.num_fp_insts          1064843476                       # number of float instructions
system.switch_cpus09.num_int_register_reads   2129251757                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes    357096394                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads   1321177005                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes    901142518                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs           578855767                       # number of memory refs
system.switch_cpus09.num_load_insts         399788597                       # Number of load instructions
system.switch_cpus09.num_store_insts        179067170                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     666144928.694207                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     1523513863.305793                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.695777                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.304223                       # Percentage of idle cycles
system.switch_cpus09.Branches                50742786                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass     24147549      1.58%      1.58% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu       287301265     18.86%     20.44% # Class of executed instruction
system.switch_cpus09.op_class::IntMult          21358      0.00%     20.44% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     20.44% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd     292763163     19.22%     39.66% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp      13369372      0.88%     40.54% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt       2661061      0.17%     40.71% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult    277453638     18.21%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv       1486778      0.10%     59.02% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt      1003528      0.07%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     59.09% # Class of executed instruction
system.switch_cpus09.op_class::MemRead      399813245     26.24%     85.33% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite     179068433     11.75%     97.08% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess     44462637      2.92%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total       1523552027                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits          401729929                       # DTB read hits
system.switch_cpus10.dtb.read_misses          3765318                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses      404393372                       # DTB read accesses
system.switch_cpus10.dtb.write_hits         182491082                       # DTB write hits
system.switch_cpus10.dtb.write_misses          559708                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses     182476874                       # DTB write accesses
system.switch_cpus10.dtb.data_hits          584221011                       # DTB hits
system.switch_cpus10.dtb.data_misses          4325026                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses      586870246                       # DTB accesses
system.switch_cpus10.itb.fetch_hits        1547211567                       # ITB hits
system.switch_cpus10.itb.fetch_misses             250                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses    1547211817                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             2189658775                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts        1547921574                       # Number of instructions committed
system.switch_cpus10.committedOps          1547921574                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses    923580922                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses   1087025517                       # Number of float alu accesses
system.switch_cpus10.num_func_calls           7570625                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts     41519750                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts          923580922                       # number of integer instructions
system.switch_cpus10.num_fp_insts          1087025517                       # number of float instructions
system.switch_cpus10.num_int_register_reads   2171382831                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes    362507028                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads   1348597207                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes    919745558                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs           591078550                       # number of memory refs
system.switch_cpus10.num_load_insts         408023169                       # Number of load instructions
system.switch_cpus10.num_store_insts        183055381                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     637451021.861189                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     1552207753.138811                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.708881                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.291119                       # Percentage of idle cycles
system.switch_cpus10.Branches                51634463                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass     24166702      1.56%      1.56% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu       292423435     18.84%     20.40% # Class of executed instruction
system.switch_cpus10.op_class::IntMult          19809      0.00%     20.40% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     20.40% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd     298914212     19.26%     39.65% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp      13836153      0.89%     40.55% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt       2893017      0.19%     40.73% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult    282903366     18.23%     58.96% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv       1552244      0.10%     59.06% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt      1044632      0.07%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus10.op_class::MemRead      408047726     26.29%     85.41% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite     183056644     11.79%     97.20% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess     43388660      2.80%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total       1552246600                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits          409209190                       # DTB read hits
system.switch_cpus11.dtb.read_misses          4524285                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses      412622928                       # DTB read accesses
system.switch_cpus11.dtb.write_hits         183817446                       # DTB write hits
system.switch_cpus11.dtb.write_misses          621453                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses     183859825                       # DTB write accesses
system.switch_cpus11.dtb.data_hits          593026636                       # DTB hits
system.switch_cpus11.dtb.data_misses          5145738                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses      596482753                       # DTB accesses
system.switch_cpus11.itb.fetch_hits        1593877543                       # ITB hits
system.switch_cpus11.itb.fetch_misses             228                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses    1593877771                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             2189658751                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts        1593839708                       # Number of instructions committed
system.switch_cpus11.committedOps          1593839708                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses    948880659                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses   1113138260                       # Number of float alu accesses
system.switch_cpus11.num_func_calls           7522629                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts     43125591                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts          948880659                       # number of integer instructions
system.switch_cpus11.num_fp_insts          1113138260                       # number of float instructions
system.switch_cpus11.num_int_register_reads   2224528035                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes    378455844                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads   1385605050                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes    943144719                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs           601191491                       # number of memory refs
system.switch_cpus11.num_load_insts         416747895                       # Number of load instructions
system.switch_cpus11.num_store_insts        184443596                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     590713321.155154                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     1598945429.844846                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.730226                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.269774                       # Percentage of idle cycles
system.switch_cpus11.Branches                53204699                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass     27004804      1.69%      1.69% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu       300101070     18.77%     20.46% # Class of executed instruction
system.switch_cpus11.op_class::IntMult          20126      0.00%     20.46% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     20.46% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd     304697465     19.06%     39.51% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp      14100260      0.88%     40.40% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt       3049653      0.19%     40.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult    293818255     18.38%     58.96% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv       2053816      0.13%     59.09% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt      1325698      0.08%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     59.17% # Class of executed instruction
system.switch_cpus11.op_class::MemRead      416773283     26.06%     85.24% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite     184444969     11.54%     96.77% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess     51596047      3.23%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total       1598985446                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits          421860897                       # DTB read hits
system.switch_cpus12.dtb.read_misses          4851185                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses      425622621                       # DTB read accesses
system.switch_cpus12.dtb.write_hits         191381888                       # DTB write hits
system.switch_cpus12.dtb.write_misses          675821                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses     191495702                       # DTB write accesses
system.switch_cpus12.dtb.data_hits          613242785                       # DTB hits
system.switch_cpus12.dtb.data_misses          5527006                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses      617118323                       # DTB accesses
system.switch_cpus12.itb.fetch_hits        1646136510                       # ITB hits
system.switch_cpus12.itb.fetch_misses             233                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses    1646136743                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             2189658726                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts        1645386941                       # Number of instructions committed
system.switch_cpus12.committedOps          1645386941                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses    981495599                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses   1145230161                       # Number of float alu accesses
system.switch_cpus12.num_func_calls           7850886                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts     44965533                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts          981495599                       # number of integer instructions
system.switch_cpus12.num_fp_insts          1145230161                       # number of float instructions
system.switch_cpus12.num_int_register_reads   2294874767                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes    392311830                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads   1425305271                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes    968870153                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs           622057372                       # number of memory refs
system.switch_cpus12.num_load_insts         429995074                       # Number of load instructions
system.switch_cpus12.num_store_insts        192062298                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     538786066.450923                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     1650872659.549077                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.753941                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.246059                       # Percentage of idle cycles
system.switch_cpus12.Branches                55476425                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass     28836629      1.75%      1.75% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu       308594057     18.69%     20.44% # Class of executed instruction
system.switch_cpus12.op_class::IntMult          18579      0.00%     20.44% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     20.44% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd     312826671     18.95%     39.39% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp      14601909      0.88%     40.27% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt       2941454      0.18%     40.45% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult    302133904     18.30%     58.75% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv       2105009      0.13%     58.88% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt      1363770      0.08%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus12.op_class::MemRead      430019635     26.05%     85.01% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite     192063561     11.63%     96.64% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess     55408769      3.36%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total       1650913947                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits          415891228                       # DTB read hits
system.switch_cpus13.dtb.read_misses          4207950                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses      418946783                       # DTB read accesses
system.switch_cpus13.dtb.write_hits         189588881                       # DTB write hits
system.switch_cpus13.dtb.write_misses          636776                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses     189620597                       # DTB write accesses
system.switch_cpus13.dtb.data_hits          605480109                       # DTB hits
system.switch_cpus13.dtb.data_misses          4844726                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses      608567380                       # DTB accesses
system.switch_cpus13.itb.fetch_hits        1609568748                       # ITB hits
system.switch_cpus13.itb.fetch_misses             253                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses    1609569001                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             2189658747                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts        1609828582                       # Number of instructions committed
system.switch_cpus13.committedOps          1609828582                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses    962064214                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses   1125045988                       # Number of float alu accesses
system.switch_cpus13.num_func_calls           7891724                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts     43522717                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts          962064214                       # number of integer instructions
system.switch_cpus13.num_fp_insts          1125045988                       # number of float instructions
system.switch_cpus13.num_int_register_reads   2254064995                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes    380766052                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads   1396578935                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes    951258212                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs           613119382                       # number of memory refs
system.switch_cpus13.num_load_insts         422888939                       # Number of load instructions
system.switch_cpus13.num_store_insts        190230443                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     575025816.538989                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     1614632930.461010                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.737390                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.262610                       # Percentage of idle cycles
system.switch_cpus13.Branches                54082437                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass     26251230      1.63%      1.63% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu       304026585     18.83%     20.45% # Class of executed instruction
system.switch_cpus13.op_class::IntMult          19040      0.00%     20.46% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     20.46% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd     308945203     19.13%     39.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp      14473626      0.90%     40.49% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt       3147794      0.19%     40.68% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult    293218510     18.16%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv       1709852      0.11%     58.95% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt      1139929      0.07%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus13.op_class::MemRead      422916449     26.19%     85.21% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite     190232297     11.78%     96.99% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess     48592793      3.01%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total       1614673308                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits          403964334                       # DTB read hits
system.switch_cpus14.dtb.read_misses          4585215                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses      407413856                       # DTB read accesses
system.switch_cpus14.dtb.write_hits         181202068                       # DTB write hits
system.switch_cpus14.dtb.write_misses          641225                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses     181242397                       # DTB write accesses
system.switch_cpus14.dtb.data_hits          585166402                       # DTB hits
system.switch_cpus14.dtb.data_misses          5226440                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses      588656253                       # DTB accesses
system.switch_cpus14.itb.fetch_hits        1574663314                       # ITB hits
system.switch_cpus14.itb.fetch_misses             240                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses    1574663554                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             2189658763                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts        1574899854                       # Number of instructions committed
system.switch_cpus14.committedOps          1574899854                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses    937901960                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses   1098307819                       # Number of float alu accesses
system.switch_cpus14.num_func_calls           7387330                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts     42871878                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts          937901960                       # number of integer instructions
system.switch_cpus14.num_fp_insts          1098307819                       # number of float instructions
system.switch_cpus14.num_int_register_reads   2196431442                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes    374499074                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads   1367061205                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes    930880588                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs           593511516                       # number of memory refs
system.switch_cpus14.num_load_insts         411663622                       # Number of load instructions
system.switch_cpus14.num_store_insts        181847894                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     609572010.742823                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     1580086752.257177                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.721613                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.278387                       # Percentage of idle cycles
system.switch_cpus14.Branches                52774654                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass     27235335      1.72%      1.72% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu       296325519     18.75%     20.48% # Class of executed instruction
system.switch_cpus14.op_class::IntMult          21908      0.00%     20.48% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     20.48% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd     300597687     19.02%     39.50% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp      13786791      0.87%     40.37% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt       2767127      0.18%     40.55% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult    290168774     18.36%     58.91% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv       1992862      0.13%     59.04% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt      1289031      0.08%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     59.12% # Class of executed instruction
system.switch_cpus14.op_class::MemRead      411688446     26.05%     85.18% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite     181849155     11.51%     96.68% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess     52403659      3.32%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total       1580126294                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits          424382894                       # DTB read hits
system.switch_cpus15.dtb.read_misses          5084299                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses      428390424                       # DTB read accesses
system.switch_cpus15.dtb.write_hits         191860939                       # DTB write hits
system.switch_cpus15.dtb.write_misses          737878                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses     192033962                       # DTB write accesses
system.switch_cpus15.dtb.data_hits          616243833                       # DTB hits
system.switch_cpus15.dtb.data_misses          5822177                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses      620424386                       # DTB accesses
system.switch_cpus15.itb.fetch_hits        1661003751                       # ITB hits
system.switch_cpus15.itb.fetch_misses             250                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses    1661004001                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             2189658714                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts        1659970558                       # Number of instructions committed
system.switch_cpus15.committedOps          1659970558                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses    989622339                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses   1153360583                       # Number of float alu accesses
system.switch_cpus15.num_func_calls           7800940                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts     45449401                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts          989622339                       # number of integer instructions
system.switch_cpus15.num_fp_insts          1153360583                       # number of float instructions
system.switch_cpus15.num_int_register_reads   2311423946                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes    397584613                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads   1436790016                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes    976005908                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs           625540869                       # number of memory refs
system.switch_cpus15.num_load_insts         432937467                       # Number of load instructions
system.switch_cpus15.num_store_insts        192603402                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     523907614.202688                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     1665751099.797312                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.760735                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.239265                       # Percentage of idle cycles
system.switch_cpus15.Branches                55904386                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass     29846257      1.79%      1.79% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu       310593708     18.65%     20.44% # Class of executed instruction
system.switch_cpus15.op_class::IntMult          18813      0.00%     20.44% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     20.44% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd     314074169     18.85%     39.29% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp      14678014      0.88%     40.17% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt       2930624      0.18%     40.35% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult    305936744     18.37%     58.72% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv       2307780      0.14%     58.85% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt      1478264      0.09%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus15.op_class::MemRead      432962111     25.99%     84.93% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite     192604721     11.56%     96.50% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess     58361530      3.50%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total       1665792735                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp       69418632                       # Transaction distribution
system.system_bus.trans_dist::WriteReq          16447                       # Transaction distribution
system.system_bus.trans_dist::WriteResp         16447                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty     15828809                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict     57794330                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq       138366                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq        51144                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp       128237                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq       4857136                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp      4836966                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq     69418632                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    125511988                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total    125511988                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side     96993158                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total     96993158                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total          222505146                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side   3531520064                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total   3531520064                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side   2234013560                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total   2234013560                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total          5765533624                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                    236578272                       # Total snoops (count)
system.system_bus.snoop_fanout::samples     384357901                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.614669                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.486673                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1           148104864     38.53%     38.53% # Request fanout histogram
system.system_bus.snoop_fanout::2           236253037     61.47%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total       384357901                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.546214                       # Number of seconds simulated
sim_ticks                                546213997500                       # Number of ticks simulated
final_tick                               8116107748000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               17823749                       # Simulator instruction rate (inst/s)
host_op_rate                                 17823749                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              277229032                       # Simulator tick rate (ticks/s)
host_mem_usage                                 879256                       # Number of bytes of host memory used
host_seconds                                  1970.26                       # Real time elapsed on the host
sim_insts                                 35117465683                       # Number of instructions simulated
sim_ops                                   35117465683                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst        94912                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data        42624                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst        15680                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data        16000                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst      1003840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data     16188032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst        52416                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data        48256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst       124352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data       179456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst        11200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data        10368                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst        11840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data         9920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst        25216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data        17984                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst        20928                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data         7424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data         1664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data         1600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.data         1216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.data         1536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.inst          576                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data         2112                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst          512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data         1792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.inst         3520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data        10624                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          17907968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst        94912                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst        15680                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst      1003840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst        52416                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst       124352                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst        11200                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst        11840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst        25216                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst        20928                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus10.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus11.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus12.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus13.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus15.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total      1367360                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks     15720768                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       15720768                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst         1483                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data          666                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst          245                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data          250                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst        15685                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data       252938                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst          819                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data          754                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst         1943                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data         2804                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst          175                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data          162                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst          185                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data          155                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst          394                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data          281                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst          327                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data          116                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data           26                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data           25                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.data           19                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.data           24                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data           33                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.inst           55                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data          166                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             279812                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       245637                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            245637                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst       173763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data        78035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst        28707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data        29293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst      1837814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data     29636795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst        95962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data        88346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst       227662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data       328545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst        20505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data        18982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst        21676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data        18161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst        46165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data        32925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst        38315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data        13592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst          234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data         3046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.inst         1992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data         2929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.inst          117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.data         2226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.inst         1992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.data         2812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.inst         1055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data         3867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst          937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data         3281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.inst         6444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data        19450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             32785626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst       173763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst        28707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst      1837814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst        95962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst       227662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst        20505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst        21676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst        46165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst        38315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst          234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus10.inst         1992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus11.inst          117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus12.inst         1992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus13.inst         1055                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst          937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus15.inst         6444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         2503341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       28781335                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            28781335                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       28781335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst       173763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data        78035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst        28707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data        29293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst      1837814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data     29636795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst        95962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data        88346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst       227662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data       328545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst        20505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data        18982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst        21676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data        18161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst        46165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data        32925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst        38315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data        13592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst          234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data         3046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.inst         1992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data         2929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.inst          117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.data         2226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.inst         1992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.data         2812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.inst         1055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data         3867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst          937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data         3281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.inst         6444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data        19450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            61566961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus00.data         9920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data         9920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst       322880                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data    221066880                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.inst          768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data        57216                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.inst          896                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data       455104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data        19392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.inst           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data        10688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.inst           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data        11136                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data        11456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data         9280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data         8960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data         9088                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data         9088                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data         9536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data         9472                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.inst          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data         9792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         222044800                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus00.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst       322880                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus03.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus06.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus07.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus08.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus15.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       327872                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks    101159168                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      101159168                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus00.data          155                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data          155                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst         5045                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data      3454170                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data          894                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data         7111                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data          303                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data          167                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data          174                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data          179                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data          145                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data          140                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data          142                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data          142                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data          149                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data          148                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data          153                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3469450                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      1580612                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1580612                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.inst         3749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus00.data        18161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data        18161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst       591124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data    404725769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.inst         1406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data       104750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.inst         1640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data       833197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data        35503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.inst          117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data        19567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.inst          117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data        20388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.inst         1875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data        20973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data        16990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data        16404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data        16638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data        16638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data        17458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data        17341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.inst          234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data        17927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            406516129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus00.inst         3749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst       591124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus03.inst         1406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst         1640                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus06.inst          117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus07.inst          117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus08.inst         1875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus15.inst          234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          600263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      185200615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           185200615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      185200615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.inst         3749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data        18161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data        18161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst       591124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data    404725769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.inst         1406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data       104750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst         1640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data       833197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data        35503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.inst          117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data        19567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.inst          117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data        20388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.inst         1875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data        20973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data        16990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data        16404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data        16638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data        16638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data        17458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data        17341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.inst          234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data        17927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           591716744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                    565                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                    28261                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   9709     35.82%     35.82% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                  2475      9.13%     44.95% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                   559      2.06%     47.01% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     9      0.03%     47.04% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                 14356     52.96%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total              27108                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    9709     43.25%     43.25% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                   2475     11.02%     54.27% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                    559      2.49%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      9      0.04%     56.80% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   9699     43.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total               22451                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           544298327500     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21             185625000      0.03%     99.72% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22              27391000      0.01%     99.73% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               1732500      0.00%     99.73% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31            1494528000      0.27%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       546007604000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.675606                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.828206                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    1                       # number of syscalls executed
system.cpu00.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu00.kern.callpal::swpctx                  11      0.04%      0.05% # number of callpals executed
system.cpu00.kern.callpal::swpipl               21018     83.39%     83.44% # number of callpals executed
system.cpu00.kern.callpal::rdps                  1120      4.44%     87.88% # number of callpals executed
system.cpu00.kern.callpal::rti                   3047     12.09%     99.97% # number of callpals executed
system.cpu00.kern.callpal::callsys                  2      0.01%     99.98% # number of callpals executed
system.cpu00.kern.callpal::rdunique                 5      0.02%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                25204                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel            3056                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 2                      
system.cpu00.kern.mode_good::user                   2                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.000654                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.001308                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     467695466000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user             304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements            4600                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         493.593633                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           1426453                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs            5063                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs          281.740668                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   493.593633                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.964050                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.964050                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         2847358                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        2847358                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data       886980                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        886980                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data       489556                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       489556                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data        18605                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total        18605                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data        17548                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total        17548                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data      1376536                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1376536                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data      1376536                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1376536                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data         5131                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         5131                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data         2042                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         2042                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data          162                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          162                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data          813                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total          813                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data         7173                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         7173                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data         7173                       # number of overall misses
system.cpu00.dcache.overall_misses::total         7173                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data       892111                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       892111                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data       491598                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       491598                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data        18767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total        18767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data        18361                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total        18361                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data      1383709                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      1383709                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data      1383709                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      1383709                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.005752                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.005752                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.004154                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.004154                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.008632                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.008632                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.044279                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.044279                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.005184                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.005184                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.005184                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.005184                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks          718                       # number of writebacks
system.cpu00.dcache.writebacks::total             718                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            4589                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs          51766412                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            5101                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs        10148.287003                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          425                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         9060123                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        9060123                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst      4523178                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total       4523178                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst      4523178                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total        4523178                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst      4523178                       # number of overall hits
system.cpu00.icache.overall_hits::total       4523178                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst         4589                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         4589                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst         4589                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         4589                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst         4589                       # number of overall misses
system.cpu00.icache.overall_misses::total         4589                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst      4527767                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total      4527767                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst      4527767                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total      4527767                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst      4527767                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total      4527767                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.001014                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.001014                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.001014                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.001014                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.001014                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.001014                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         4589                       # number of writebacks
system.cpu00.icache.writebacks::total            4589                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                    568                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                     9773                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                   2268     26.30%     26.30% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                   559      6.48%     32.78% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     9      0.10%     32.89% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                  5787     67.11%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total               8623                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                    2268     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                    559     10.97%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      9      0.18%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                   2259     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                5095                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           545715087000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22              27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               1741000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31             295193500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       546039412500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.390358                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.590862                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    1                       # number of syscalls executed
system.cpu01.kern.callpal::swpctx                  11      0.12%      0.12% # number of callpals executed
system.cpu01.kern.callpal::swpipl                7485     81.44%     81.56% # number of callpals executed
system.cpu01.kern.callpal::rdps                  1118     12.16%     93.72% # number of callpals executed
system.cpu01.kern.callpal::rti                    570      6.20%     99.92% # number of callpals executed
system.cpu01.kern.callpal::callsys                  2      0.02%     99.95% # number of callpals executed
system.cpu01.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                 9191                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               4                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle               577                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 4                      
system.cpu01.kern.mode_good::user                   2                      
system.cpu01.kern.mode_good::idle                   2                      
system.cpu01.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.003466                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.013722                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel          7029000      0.00%      0.00% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user             304500      0.00%      0.00% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       480920229500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements            5121                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         486.708432                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs            324444                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            5579                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           58.154508                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   486.708432                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.950602                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.950602                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          659208                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         659208                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data       209008                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        209008                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data       106722                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total       106722                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data         1715                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total         1715                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data         1568                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         1568                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data       315730                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         315730                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data       315730                       # number of overall hits
system.cpu01.dcache.overall_hits::total        315730                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data         6297                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         6297                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data          621                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          621                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data          113                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total          113                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data          234                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total          234                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data         6918                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         6918                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data         6918                       # number of overall misses
system.cpu01.dcache.overall_misses::total         6918                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data       215305                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       215305                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data       107343                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       107343                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data         1828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total         1828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data         1802                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total         1802                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data       322648                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       322648                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data       322648                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       322648                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.029247                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.029247                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.005785                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.005785                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.061816                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.061816                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.129856                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.129856                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.021441                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.021441                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.021441                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.021441                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          414                       # number of writebacks
system.cpu01.dcache.writebacks::total             414                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            3537                       # number of replacements
system.cpu01.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs          54097219                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            4049                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs        13360.636947                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst            1                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst          511                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.001953                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.998047                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         2006945                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        2006945                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst       998167                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        998167                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst       998167                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         998167                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst       998167                       # number of overall hits
system.cpu01.icache.overall_hits::total        998167                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst         3537                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         3537                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst         3537                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         3537                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst         3537                       # number of overall misses
system.cpu01.icache.overall_misses::total         3537                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst      1001704                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      1001704                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst      1001704                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      1001704                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst      1001704                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      1001704                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.003531                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.003531                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.003531                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.003531                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.003531                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.003531                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks         3537                       # number of writebacks
system.cpu01.icache.writebacks::total            3537                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      5                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                   541411                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                  62593     48.20%     48.20% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                     1      0.00%     48.20% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                   559      0.43%     48.63% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1      0.00%     48.63% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                 66709     51.37%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total             129863                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                   62593     49.78%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                      1      0.00%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                    559      0.44%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1      0.00%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                  62592     49.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total              125746                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           535194917000     98.02%     98.02% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21                 71500      0.00%     98.02% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22              27391000      0.01%     98.02% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.00%     98.02% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31           10785235500      1.98%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       546007779500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.938284                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.968297                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::2                        1      0.06%      0.06% # number of syscalls executed
system.cpu02.kern.syscall::3                        1      0.06%      0.12% # number of syscalls executed
system.cpu02.kern.syscall::4                       99      5.70%      5.81% # number of syscalls executed
system.cpu02.kern.syscall::6                       18      1.04%      6.85% # number of syscalls executed
system.cpu02.kern.syscall::19                       1      0.06%      6.90% # number of syscalls executed
system.cpu02.kern.syscall::45                      34      1.96%      8.86% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      0.06%      8.92% # number of syscalls executed
system.cpu02.kern.syscall::71                       1      0.06%      8.98% # number of syscalls executed
system.cpu02.kern.syscall::73                      21      1.21%     10.18% # number of syscalls executed
system.cpu02.kern.syscall::121                   1561     89.82%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                 1738                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                 107      0.07%      0.07% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 150      0.10%      0.18% # number of callpals executed
system.cpu02.kern.callpal::tbi                      3      0.00%      0.18% # number of callpals executed
system.cpu02.kern.callpal::swpipl              126964     88.02%     88.20% # number of callpals executed
system.cpu02.kern.callpal::rdps                  8213      5.69%     93.90% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.00%     93.90% # number of callpals executed
system.cpu02.kern.callpal::rti                   2338      1.62%     95.52% # number of callpals executed
system.cpu02.kern.callpal::callsys               1748      1.21%     96.73% # number of callpals executed
system.cpu02.kern.callpal::imb                      6      0.00%     96.74% # number of callpals executed
system.cpu02.kern.callpal::rdunique              4707      3.26%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total               144237                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel            2489                       # number of protection mode switches
system.cpu02.kern.mode_switch::user              2314                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel              2315                      
system.cpu02.kern.mode_good::user                2314                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.930092                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.963773                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      27201968500      4.98%      4.98% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user       518735720000     95.02%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    150                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements         4485880                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         511.831426                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs         364162893                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs         4486384                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           81.170692                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   511.831426                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.999671                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.999671                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          504                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses       741736425                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses      741736425                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data    217428974                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total     217428974                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data    144202988                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total    144202988                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data      1245218                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total      1245218                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data      1258449                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total      1258449                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data    361631962                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total      361631962                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data    361631962                       # number of overall hits
system.cpu02.dcache.overall_hits::total     361631962                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data      4157450                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total      4157450                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data       315274                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       315274                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data        15594                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        15594                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data          483                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          483                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data      4472724                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total      4472724                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data      4472724                       # number of overall misses
system.cpu02.dcache.overall_misses::total      4472724                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data    221586424                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total    221586424                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data    144518262                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total    144518262                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data      1260812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total      1260812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data      1258932                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total      1258932                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data    366104686                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total    366104686                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data    366104686                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total    366104686                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.018762                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.018762                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.002182                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.002182                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.012368                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.012368                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.000384                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.000384                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.012217                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.012217                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.012217                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.012217                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks      2281561                       # number of writebacks
system.cpu02.dcache.writebacks::total         2281561                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements          496238                       # number of replacements
system.cpu02.icache.tags.tagsinuse         511.999918                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs        1091802755                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs          496750                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         2197.891807                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   511.999918                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     1.000000                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses      2184246229                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses     2184246229                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst   1091378750                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total    1091378750                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst   1091378750                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total     1091378750                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst   1091378750                       # number of overall hits
system.cpu02.icache.overall_hits::total    1091378750                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst       496243                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       496243                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst       496243                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       496243                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst       496243                       # number of overall misses
system.cpu02.icache.overall_misses::total       496243                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst   1091874993                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total   1091874993                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst   1091874993                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total   1091874993                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst   1091874993                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total   1091874993                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000454                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000454                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000454                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000454                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000454                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000454                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks       496238                       # number of writebacks
system.cpu02.icache.writebacks::total          496238                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                    569                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                    10558                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                   2361     26.77%     26.77% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                   559      6.34%     33.10% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    10      0.11%     33.22% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                  5891     66.78%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total               8821                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                    2361     44.71%     44.71% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                    559     10.59%     55.29% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     10      0.19%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                   2351     44.52%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                5281                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           545707360000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22              27391000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               1898500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31             302859500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       546039509000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.399083                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.598685                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu03.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu03.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu03.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    4                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                   2      0.02%      0.02% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  69      0.73%      0.75% # number of callpals executed
system.cpu03.kern.callpal::tbi                      5      0.05%      0.80% # number of callpals executed
system.cpu03.kern.callpal::swpipl                7614     80.44%     81.25% # number of callpals executed
system.cpu03.kern.callpal::rdps                  1119     11.82%     93.07% # number of callpals executed
system.cpu03.kern.callpal::rti                    638      6.74%     99.81% # number of callpals executed
system.cpu03.kern.callpal::callsys                 11      0.12%     99.93% # number of callpals executed
system.cpu03.kern.callpal::imb                      2      0.02%     99.95% # number of callpals executed
system.cpu03.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                 9465                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             707                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                69                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                69                      
system.cpu03.kern.mode_good::user                  69                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.097595                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.177835                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     546026187500    100.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user            8491000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     69                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements            7233                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         486.620735                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs            360052                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            7688                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           46.832986                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   486.620735                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.950431                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.950431                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          455                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          739600                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         739600                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data       232201                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        232201                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data       119531                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       119531                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data         2160                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         2160                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data         2026                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         2026                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data       351732                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total         351732                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data       351732                       # number of overall hits
system.cpu03.dcache.overall_hits::total        351732                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data         7819                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         7819                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data         1251                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         1251                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data          153                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          153                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data          251                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total          251                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data         9070                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         9070                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data         9070                       # number of overall misses
system.cpu03.dcache.overall_misses::total         9070                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data       240020                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       240020                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data       120782                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       120782                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data         2313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total         2313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data         2277                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total         2277                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data       360802                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total       360802                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data       360802                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total       360802                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.032576                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.032576                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.010358                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.010358                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.066148                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.066148                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.110233                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.110233                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.025138                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.025138                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.025138                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.025138                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         1353                       # number of writebacks
system.cpu03.dcache.writebacks::total            1353                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            4892                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs          94257484                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            5404                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs        17442.169504                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          458                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         2287342                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        2287342                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst      1136333                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       1136333                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst      1136333                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        1136333                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst      1136333                       # number of overall hits
system.cpu03.icache.overall_hits::total       1136333                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         4892                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         4892                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         4892                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         4892                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         4892                       # number of overall misses
system.cpu03.icache.overall_misses::total         4892                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst      1141225                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      1141225                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst      1141225                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      1141225                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst      1141225                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      1141225                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.004287                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.004287                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.004287                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.004287                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.004287                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.004287                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         4892                       # number of writebacks
system.cpu03.icache.writebacks::total            4892                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                    567                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                    10973                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                   2507     27.55%     27.55% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                   559      6.14%     33.70% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     9      0.10%     33.79% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                  6024     66.21%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total               9099                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                    2505     44.98%     44.98% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                    559     10.04%     55.02% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      9      0.16%     55.18% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                   2496     44.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                5569                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           545910995000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22              27391000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               1680000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31             305426000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       546245492000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.999202                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.414343                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.612045                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::1                        1      7.69%      7.69% # number of syscalls executed
system.cpu04.kern.syscall::3                        1      7.69%     15.38% # number of syscalls executed
system.cpu04.kern.syscall::6                        1      7.69%     23.08% # number of syscalls executed
system.cpu04.kern.syscall::17                       1      7.69%     30.77% # number of syscalls executed
system.cpu04.kern.syscall::33                       1      7.69%     38.46% # number of syscalls executed
system.cpu04.kern.syscall::45                       3     23.08%     61.54% # number of syscalls executed
system.cpu04.kern.syscall::71                       4     30.77%     92.31% # number of syscalls executed
system.cpu04.kern.syscall::74                       1      7.69%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   13                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  16      0.16%      0.16% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  64      0.66%      0.82% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.01%      0.83% # number of callpals executed
system.cpu04.kern.callpal::swpipl                7862     80.58%     81.41% # number of callpals executed
system.cpu04.kern.callpal::rdps                  1119     11.47%     92.88% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.01%     92.89% # number of callpals executed
system.cpu04.kern.callpal::rti                    669      6.86%     99.74% # number of callpals executed
system.cpu04.kern.callpal::callsys                 17      0.17%     99.92% # number of callpals executed
system.cpu04.kern.callpal::imb                      3      0.03%     99.95% # number of callpals executed
system.cpu04.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                 9757                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             732                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                99                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                98                      
system.cpu04.kern.mode_good::user                  99                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.133880                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.237064                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     546188513000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           75806000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     64                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements           17400                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         485.091152                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs            487608                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           17912                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           27.222421                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   485.091152                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.947444                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.947444                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0          416                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         1015586                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        1015586                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data       285799                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        285799                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data       186952                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       186952                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         2891                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         2891                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         2817                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         2817                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data       472751                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         472751                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data       472751                       # number of overall hits
system.cpu04.dcache.overall_hits::total        472751                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data        11797                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        11797                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         7487                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         7487                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          239                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          239                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data          261                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          261                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data        19284                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        19284                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data        19284                       # number of overall misses
system.cpu04.dcache.overall_misses::total        19284                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data       297596                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total       297596                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data       194439                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       194439                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data         3130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         3130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data         3078                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         3078                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data       492035                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       492035                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data       492035                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       492035                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.039641                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.039641                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.038506                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.038506                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.076358                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.076358                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.084795                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.084795                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.039192                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.039192                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.039192                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.039192                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         8485                       # number of writebacks
system.cpu04.dcache.writebacks::total            8485                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            8093                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999914                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs          93383274                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            8604                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs        10853.472106                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.999914                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     1.000000                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          319                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         2917630                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        2917630                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst      1446674                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       1446674                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst      1446674                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        1446674                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst      1446674                       # number of overall hits
system.cpu04.icache.overall_hits::total       1446674                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         8094                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         8094                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         8094                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         8094                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         8094                       # number of overall misses
system.cpu04.icache.overall_misses::total         8094                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst      1454768                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      1454768                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst      1454768                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      1454768                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst      1454768                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      1454768                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.005564                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.005564                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.005564                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.005564                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.005564                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.005564                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         8093                       # number of writebacks
system.cpu04.icache.writebacks::total            8093                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                    568                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                     9778                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                   2269     26.30%     26.30% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                   559      6.48%     32.78% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     9      0.10%     32.89% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                  5790     67.11%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total               8627                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                    2269     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                    559     10.97%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      9      0.18%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                   2260     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                5097                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           545714173500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22              27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31             296115500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       546039412500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.390328                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.590820                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    1                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  11      0.12%      0.13% # number of callpals executed
system.cpu05.kern.callpal::swpipl                7489     81.44%     81.57% # number of callpals executed
system.cpu05.kern.callpal::rdps                  1118     12.16%     93.73% # number of callpals executed
system.cpu05.kern.callpal::rti                    570      6.20%     99.92% # number of callpals executed
system.cpu05.kern.callpal::callsys                  2      0.02%     99.95% # number of callpals executed
system.cpu05.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                 9196                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             581                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 2                      
system.cpu05.kern.mode_good::user                   2                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.003442                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.006861                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     467696444000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user             304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            5335                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         490.885833                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs            324569                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            5788                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           56.076192                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   490.885833                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.958761                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.958761                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          437                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          661252                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         661252                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data       209470                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        209470                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data       106840                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       106840                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data         1743                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         1743                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data         1564                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         1564                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data       316310                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total         316310                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data       316310                       # number of overall hits
system.cpu05.dcache.overall_hits::total        316310                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         6548                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         6548                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          639                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          639                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data          120                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data          242                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          242                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         7187                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         7187                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         7187                       # number of overall misses
system.cpu05.dcache.overall_misses::total         7187                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data       216018                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       216018                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data       107479                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       107479                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data         1863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         1863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data       323497                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total       323497                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data       323497                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total       323497                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.030312                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.030312                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.005945                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.005945                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.064412                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.064412                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.133998                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.133998                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.022217                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.022217                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.022217                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.022217                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          381                       # number of writebacks
system.cpu05.dcache.writebacks::total             381                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            3572                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs          63886268                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            4084                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs        15643.062684                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          512                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         2012480                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        2012480                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst      1000882                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       1000882                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst      1000882                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        1000882                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst      1000882                       # number of overall hits
system.cpu05.icache.overall_hits::total       1000882                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         3572                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         3572                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         3572                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         3572                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         3572                       # number of overall misses
system.cpu05.icache.overall_misses::total         3572                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst      1004454                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      1004454                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst      1004454                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      1004454                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst      1004454                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      1004454                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.003556                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.003556                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.003556                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.003556                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.003556                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.003556                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         3572                       # number of writebacks
system.cpu05.icache.writebacks::total            3572                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                    568                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     9778                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                   2269     26.30%     26.30% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                   559      6.48%     32.78% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     9      0.10%     32.89% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                  5790     67.11%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total               8627                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    2269     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                    559     10.97%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      9      0.18%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                   2260     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                5097                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           545714215000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22              27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             296074000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       546039412500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.390328                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.590820                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    1                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  11      0.12%      0.13% # number of callpals executed
system.cpu06.kern.callpal::swpipl                7489     81.44%     81.57% # number of callpals executed
system.cpu06.kern.callpal::rdps                  1118     12.16%     93.73% # number of callpals executed
system.cpu06.kern.callpal::rti                    570      6.20%     99.92% # number of callpals executed
system.cpu06.kern.callpal::callsys                  2      0.02%     99.95% # number of callpals executed
system.cpu06.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                 9196                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             581                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 2                      
system.cpu06.kern.mode_good::user                   2                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.003442                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.006861                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     467696618000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user             304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements            5043                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         487.717574                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            325180                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs            5497                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           59.155903                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   487.717574                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.952573                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.952573                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          661452                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         661452                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data       209878                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        209878                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data       106842                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       106842                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1752                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1752                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1566                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1566                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       316720                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         316720                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       316720                       # number of overall hits
system.cpu06.dcache.overall_hits::total        316720                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         6340                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         6340                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data          633                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          633                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          122                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          122                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data          240                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          240                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data         6973                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         6973                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data         6973                       # number of overall misses
system.cpu06.dcache.overall_misses::total         6973                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data       216218                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       216218                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data       107475                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       107475                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1874                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       323693                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       323693                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       323693                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       323693                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.029322                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.029322                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.005890                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.005890                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.065101                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.065101                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.132890                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.132890                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.021542                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.021542                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.021542                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.021542                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          365                       # number of writebacks
system.cpu06.dcache.writebacks::total             365                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            3577                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs          57941977                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4089                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs        14170.207141                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         2012861                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        2012861                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst      1001065                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       1001065                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst      1001065                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        1001065                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst      1001065                       # number of overall hits
system.cpu06.icache.overall_hits::total       1001065                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         3577                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         3577                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         3577                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         3577                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         3577                       # number of overall misses
system.cpu06.icache.overall_misses::total         3577                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst      1004642                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      1004642                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst      1004642                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      1004642                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst      1004642                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      1004642                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.003560                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.003560                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.003560                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.003560                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.003560                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.003560                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         3577                       # number of writebacks
system.cpu06.icache.writebacks::total            3577                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                    568                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                     9778                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                   2269     26.30%     26.30% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                   559      6.48%     32.78% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     9      0.10%     32.89% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                  5790     67.11%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total               8627                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                    2269     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                    559     10.97%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      9      0.18%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   2260     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                5097                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           545713943500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22              27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             296345500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       546039412500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.390328                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.590820                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  11      0.12%      0.13% # number of callpals executed
system.cpu07.kern.callpal::swpipl                7489     81.44%     81.57% # number of callpals executed
system.cpu07.kern.callpal::rdps                  1118     12.16%     93.73% # number of callpals executed
system.cpu07.kern.callpal::rti                    570      6.20%     99.92% # number of callpals executed
system.cpu07.kern.callpal::callsys                  2      0.02%     99.95% # number of callpals executed
system.cpu07.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                 9196                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel             581                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 2                      
system.cpu07.kern.mode_good::user                   2                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.003442                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.006861                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     467696260000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user             304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements            5188                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         485.695642                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs            322764                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            5636                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           57.268275                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   485.695642                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.948624                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.948624                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          662062                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         662062                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data       209981                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        209981                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data       106842                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       106842                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data         1763                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         1763                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data         1566                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         1566                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data       316823                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         316823                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data       316823                       # number of overall hits
system.cpu07.dcache.overall_hits::total        316823                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data         6468                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         6468                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data          631                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          631                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data          122                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          122                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data          240                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          240                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data         7099                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         7099                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data         7099                       # number of overall misses
system.cpu07.dcache.overall_misses::total         7099                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data       216449                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       216449                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data       107473                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       107473                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data         1885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         1885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data       323922                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       323922                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data       323922                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       323922                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.029882                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.029882                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.005871                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.005871                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.064721                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.064721                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.132890                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.132890                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.021916                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.021916                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.021916                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.021916                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          362                       # number of writebacks
system.cpu07.dcache.writebacks::total             362                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            3566                       # number of replacements
system.cpu07.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs          60284870                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            4078                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs        14782.949975                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst          512                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         2014094                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        2014094                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst      1001698                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       1001698                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst      1001698                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        1001698                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst      1001698                       # number of overall hits
system.cpu07.icache.overall_hits::total       1001698                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst         3566                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         3566                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst         3566                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         3566                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst         3566                       # number of overall misses
system.cpu07.icache.overall_misses::total         3566                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst      1005264                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      1005264                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst      1005264                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      1005264                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst      1005264                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      1005264                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.003547                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.003547                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.003547                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.003547                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.003547                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.003547                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks         3566                       # number of writebacks
system.cpu07.icache.writebacks::total            3566                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                    568                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                     9778                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                   2270     26.31%     26.31% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                   559      6.48%     32.79% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     9      0.10%     32.90% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                  5789     67.10%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total               8627                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                    2270     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                    559     10.96%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      9      0.18%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                   2261     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                5099                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           545713855000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22              27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             296434000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       546039412500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.390568                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.591051                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    1                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  11      0.12%      0.13% # number of callpals executed
system.cpu08.kern.callpal::swpipl                7489     81.44%     81.57% # number of callpals executed
system.cpu08.kern.callpal::rdps                  1118     12.16%     93.73% # number of callpals executed
system.cpu08.kern.callpal::rti                    570      6.20%     99.92% # number of callpals executed
system.cpu08.kern.callpal::callsys                  2      0.02%     99.95% # number of callpals executed
system.cpu08.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                 9196                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel             581                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 2                      
system.cpu08.kern.mode_good::user                   2                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.003442                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.006861                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     467695636000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user             304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements            6642                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         485.338755                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            323357                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            7085                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           45.639661                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   485.338755                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.947927                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.947927                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          661865                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         661865                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data       207949                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        207949                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data       106635                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       106635                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data         1774                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         1774                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data         1569                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         1569                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data       314584                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         314584                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data       314584                       # number of overall hits
system.cpu08.dcache.overall_hits::total        314584                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data         7915                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         7915                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data          584                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          584                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          123                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          123                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data          238                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          238                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data         8499                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         8499                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data         8499                       # number of overall misses
system.cpu08.dcache.overall_misses::total         8499                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data       215864                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       215864                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data       107219                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       107219                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data         1897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         1897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data         1807                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         1807                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data       323083                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       323083                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data       323083                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       323083                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.036667                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.036667                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.005447                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.005447                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.064839                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.064839                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.131710                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.131710                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.026306                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.026306                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.026306                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.026306                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         1544                       # number of writebacks
system.cpu08.dcache.writebacks::total            1544                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            3546                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs          62976185                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            4058                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs        15519.020453                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         2007186                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        2007186                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst       998274                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        998274                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst       998274                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         998274                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst       998274                       # number of overall hits
system.cpu08.icache.overall_hits::total        998274                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         3546                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         3546                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         3546                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         3546                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         3546                       # number of overall misses
system.cpu08.icache.overall_misses::total         3546                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst      1001820                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      1001820                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst      1001820                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      1001820                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst      1001820                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      1001820                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.003540                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.003540                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.003540                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.003540                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.003540                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.003540                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         3546                       # number of writebacks
system.cpu08.icache.writebacks::total            3546                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                    568                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                     9778                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                   2269     26.30%     26.30% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                   559      6.48%     32.78% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     9      0.10%     32.89% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                  5790     67.11%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total               8627                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                    2269     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                    559     10.97%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      9      0.18%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                   2260     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                5097                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           545713745500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22              27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             296543500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       546039412500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.390328                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.590820                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    1                       # number of syscalls executed
system.cpu09.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  11      0.12%      0.13% # number of callpals executed
system.cpu09.kern.callpal::swpipl                7489     81.44%     81.57% # number of callpals executed
system.cpu09.kern.callpal::rdps                  1118     12.16%     93.73% # number of callpals executed
system.cpu09.kern.callpal::rti                    570      6.20%     99.92% # number of callpals executed
system.cpu09.kern.callpal::callsys                  2      0.02%     99.95% # number of callpals executed
system.cpu09.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                 9196                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             581                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 2                      
system.cpu09.kern.mode_good::user                   2                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.003442                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.006861                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel     467695916000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user             304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements            5203                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         486.908543                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs            325126                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            5660                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           57.442756                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   486.908543                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.950993                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.950993                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          663004                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         663004                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data       210313                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        210313                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data       106847                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       106847                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data         1782                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         1782                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data         1566                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         1566                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data       317160                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total         317160                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data       317160                       # number of overall hits
system.cpu09.dcache.overall_hits::total        317160                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data         6542                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         6542                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data          632                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          632                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data          125                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          125                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data          240                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total          240                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data         7174                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         7174                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data         7174                       # number of overall misses
system.cpu09.dcache.overall_misses::total         7174                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data       216855                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       216855                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data       107479                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       107479                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data         1907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         1907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data       324334                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total       324334                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data       324334                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total       324334                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.030168                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.030168                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.005880                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.005880                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.065548                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.065548                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.132890                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.132890                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.022119                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022119                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.022119                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.022119                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          387                       # number of writebacks
system.cpu09.dcache.writebacks::total             387                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            3573                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs          86712650                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            4085                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs        21227.086903                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         2016361                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        2016361                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst      1002821                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       1002821                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst      1002821                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        1002821                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst      1002821                       # number of overall hits
system.cpu09.icache.overall_hits::total       1002821                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         3573                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         3573                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         3573                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         3573                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         3573                       # number of overall misses
system.cpu09.icache.overall_misses::total         3573                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst      1006394                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      1006394                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst      1006394                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      1006394                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst      1006394                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      1006394                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.003550                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.003550                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.003550                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.003550                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.003550                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.003550                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         3573                       # number of writebacks
system.cpu09.icache.writebacks::total            3573                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                    568                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                     9852                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                   2269     26.08%     26.08% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                   559      6.42%     32.50% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     9      0.10%     32.61% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                  5864     67.39%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total               8701                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                    2269     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                    559     10.97%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      9      0.18%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                   2260     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                5097                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           545712527000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22              27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31             297762000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       546039412500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.385402                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.585795                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    1                       # number of syscalls executed
system.cpu10.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  11      0.12%      0.13% # number of callpals executed
system.cpu10.kern.callpal::swpipl                7563     81.59%     81.72% # number of callpals executed
system.cpu10.kern.callpal::rdps                  1118     12.06%     93.78% # number of callpals executed
system.cpu10.kern.callpal::rti                    570      6.15%     99.92% # number of callpals executed
system.cpu10.kern.callpal::callsys                  2      0.02%     99.95% # number of callpals executed
system.cpu10.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                 9270                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel             581                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 2                      
system.cpu10.kern.mode_good::user                   2                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.003442                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.006861                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     467695738000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user             304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements            8473                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         486.387351                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs            361579                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            8922                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           40.526676                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   486.387351                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.949975                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.949975                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          437                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          745598                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         745598                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data       236585                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        236585                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data       116597                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       116597                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data         1756                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         1756                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data         1607                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         1607                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data       353182                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         353182                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data       353182                       # number of overall hits
system.cpu10.dcache.overall_hits::total        353182                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data        10016                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        10016                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data          627                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          627                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data          162                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          162                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data          199                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          199                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data        10643                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        10643                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data        10643                       # number of overall misses
system.cpu10.dcache.overall_misses::total        10643                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data       246601                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       246601                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data       117224                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       117224                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data         1918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         1918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data       363825                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       363825                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data       363825                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       363825                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.040616                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.040616                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.005349                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.005349                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.084463                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.084463                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.110188                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.110188                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.029253                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.029253                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.029253                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.029253                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          663                       # number of writebacks
system.cpu10.dcache.writebacks::total             663                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            4329                       # number of replacements
system.cpu10.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs          85194092                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            4841                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        17598.449081                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst            1                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst          511                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.001953                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.998047                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         2326723                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        2326723                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst      1156868                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       1156868                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst      1156868                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        1156868                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst      1156868                       # number of overall hits
system.cpu10.icache.overall_hits::total       1156868                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst         4329                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         4329                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst         4329                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         4329                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst         4329                       # number of overall misses
system.cpu10.icache.overall_misses::total         4329                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst      1161197                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      1161197                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst      1161197                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      1161197                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst      1161197                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      1161197                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.003728                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.003728                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.003728                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.003728                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.003728                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.003728                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks         4329                       # number of writebacks
system.cpu10.icache.writebacks::total            4329                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                    568                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                     9778                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                   2269     26.30%     26.30% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                   559      6.48%     32.78% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     9      0.10%     32.89% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                  5790     67.11%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total               8627                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                    2269     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                    559     10.97%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      9      0.18%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                   2260     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                5097                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           545713427000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22              27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31             296862000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       546039412500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.390328                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.590820                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    1                       # number of syscalls executed
system.cpu11.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  11      0.12%      0.13% # number of callpals executed
system.cpu11.kern.callpal::swpipl                7489     81.44%     81.57% # number of callpals executed
system.cpu11.kern.callpal::rdps                  1118     12.16%     93.73% # number of callpals executed
system.cpu11.kern.callpal::rti                    570      6.20%     99.92% # number of callpals executed
system.cpu11.kern.callpal::callsys                  2      0.02%     99.95% # number of callpals executed
system.cpu11.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                 9196                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel             581                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 2                      
system.cpu11.kern.mode_good::user                   2                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.003442                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.006861                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     467696444000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user             304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements            5221                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         489.069490                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs            325700                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            5668                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           57.462950                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   489.069490                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.955214                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.955214                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          664003                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         664003                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data       210702                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        210702                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data       106852                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       106852                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data         1803                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         1803                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data         1566                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         1566                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data       317554                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         317554                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data       317554                       # number of overall hits
system.cpu11.dcache.overall_hits::total        317554                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data         6595                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         6595                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data          633                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          633                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data          126                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          126                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data          240                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          240                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data         7228                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         7228                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data         7228                       # number of overall misses
system.cpu11.dcache.overall_misses::total         7228                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data       217297                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       217297                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data       107485                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       107485                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data         1929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         1929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data       324782                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       324782                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data       324782                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       324782                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.030350                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.030350                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.005889                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.005889                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.065319                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.065319                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.132890                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.132890                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.022255                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.022255                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.022255                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.022255                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          370                       # number of writebacks
system.cpu11.dcache.writebacks::total             370                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            3568                       # number of replacements
system.cpu11.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs          71292292                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            4080                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        17473.600980                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst            4                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst          508                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.007812                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.992188                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         2018710                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        2018710                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst      1004003                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       1004003                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst      1004003                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        1004003                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst      1004003                       # number of overall hits
system.cpu11.icache.overall_hits::total       1004003                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst         3568                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         3568                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst         3568                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         3568                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst         3568                       # number of overall misses
system.cpu11.icache.overall_misses::total         3568                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst      1007571                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      1007571                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst      1007571                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      1007571                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst      1007571                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      1007571                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.003541                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.003541                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.003541                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.003541                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.003541                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.003541                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks         3568                       # number of writebacks
system.cpu11.icache.writebacks::total            3568                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                    568                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                     9778                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                   2269     26.30%     26.30% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                   559      6.48%     32.78% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     9      0.10%     32.89% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                  5790     67.11%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total               8627                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                    2269     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                    559     10.97%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      9      0.18%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                   2260     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                5097                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           545713353000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22              27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31             296936000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       546039412500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.390328                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.590820                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                    1                       # number of syscalls executed
system.cpu12.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu12.kern.callpal::swpctx                  11      0.12%      0.13% # number of callpals executed
system.cpu12.kern.callpal::swpipl                7489     81.44%     81.57% # number of callpals executed
system.cpu12.kern.callpal::rdps                  1118     12.16%     93.73% # number of callpals executed
system.cpu12.kern.callpal::rti                    570      6.20%     99.92% # number of callpals executed
system.cpu12.kern.callpal::callsys                  2      0.02%     99.95% # number of callpals executed
system.cpu12.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                 9196                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel             581                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 2                      
system.cpu12.kern.mode_good::user                   2                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.003442                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.006861                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     467696292000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user             304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements            5094                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         486.405388                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs            324474                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            5546                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           58.505950                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   486.405388                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.950011                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.950011                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          664381                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         664381                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data       210991                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        210991                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data       106841                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       106841                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data         1813                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total         1813                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data         1559                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         1559                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data       317832                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         317832                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data       317832                       # number of overall hits
system.cpu12.dcache.overall_hits::total        317832                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data         6519                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         6519                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data          648                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          648                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data          127                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data          247                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          247                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data         7167                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         7167                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data         7167                       # number of overall misses
system.cpu12.dcache.overall_misses::total         7167                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data       217510                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       217510                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data       107489                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       107489                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data         1940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total         1940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data       324999                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total       324999                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data       324999                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total       324999                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.029971                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.029971                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.006029                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.006029                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.065464                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.065464                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.136766                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.136766                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.022052                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.022052                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.022052                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.022052                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          415                       # number of writebacks
system.cpu12.dcache.writebacks::total             415                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            3586                       # number of replacements
system.cpu12.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs          85846731                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            4098                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        20948.445827                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst          512                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst            1                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         2019178                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        2019178                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst      1004210                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       1004210                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst      1004210                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        1004210                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst      1004210                       # number of overall hits
system.cpu12.icache.overall_hits::total       1004210                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst         3586                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         3586                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst         3586                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         3586                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst         3586                       # number of overall misses
system.cpu12.icache.overall_misses::total         3586                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst      1007796                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      1007796                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst      1007796                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      1007796                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst      1007796                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      1007796                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.003558                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.003558                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.003558                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.003558                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.003558                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.003558                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks         3586                       # number of writebacks
system.cpu12.icache.writebacks::total            3586                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                    568                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                     9862                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                   2270     26.06%     26.06% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                   559      6.42%     32.48% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     9      0.10%     32.58% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                  5873     67.42%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total               8711                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                    2270     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                    559     10.96%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      9      0.18%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                   2261     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                5099                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           545711983000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22              27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31             298306000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       546039412500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.384982                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.585352                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                    1                       # number of syscalls executed
system.cpu13.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu13.kern.callpal::swpctx                  11      0.12%      0.13% # number of callpals executed
system.cpu13.kern.callpal::swpipl                7573     81.61%     81.73% # number of callpals executed
system.cpu13.kern.callpal::rdps                  1118     12.05%     93.78% # number of callpals executed
system.cpu13.kern.callpal::rti                    570      6.14%     99.92% # number of callpals executed
system.cpu13.kern.callpal::callsys                  2      0.02%     99.95% # number of callpals executed
system.cpu13.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                 9280                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel             581                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 2                      
system.cpu13.kern.mode_good::user                   2                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.003442                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.006861                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     467695988000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user             304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements            7812                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         486.429117                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs            365596                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            8261                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           44.255659                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   486.429117                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.950057                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.950057                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          754694                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         754694                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data       240965                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        240965                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data       117645                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       117645                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data         1770                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total         1770                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data         1606                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         1606                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data       358610                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total         358610                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data       358610                       # number of overall hits
system.cpu13.dcache.overall_hits::total        358610                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data         9396                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         9396                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data          643                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          643                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data          170                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          170                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data          201                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          201                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data        10039                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        10039                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data        10039                       # number of overall misses
system.cpu13.dcache.overall_misses::total        10039                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data       250361                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       250361                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data       118288                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       118288                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data         1940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total         1940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data         1807                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         1807                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data       368649                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total       368649                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data       368649                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total       368649                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.037530                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.037530                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.005436                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.005436                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.087629                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.087629                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.111234                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.111234                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.027232                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.027232                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.027232                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.027232                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          628                       # number of writebacks
system.cpu13.dcache.writebacks::total             628                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            4399                       # number of replacements
system.cpu13.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs          86685049                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            4911                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        17651.201181                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst            3                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst          509                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.005859                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.994141                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         2362791                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        2362791                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst      1174797                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       1174797                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst      1174797                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        1174797                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst      1174797                       # number of overall hits
system.cpu13.icache.overall_hits::total       1174797                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst         4399                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         4399                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst         4399                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         4399                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst         4399                       # number of overall misses
system.cpu13.icache.overall_misses::total         4399                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst      1179196                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      1179196                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst      1179196                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      1179196                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst      1179196                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      1179196                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.003731                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.003731                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.003731                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.003731                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.003731                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.003731                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks         4399                       # number of writebacks
system.cpu13.icache.writebacks::total            4399                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                    568                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                     9778                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                   2269     26.30%     26.30% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                   559      6.48%     32.78% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     9      0.10%     32.89% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                  5790     67.11%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total               8627                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                    2269     44.52%     44.52% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                    559     10.97%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      9      0.18%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                   2260     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                5097                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           545713094500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22              27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             297194500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       546039412500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.390328                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.590820                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    1                       # number of syscalls executed
system.cpu14.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  11      0.12%      0.13% # number of callpals executed
system.cpu14.kern.callpal::swpipl                7489     81.44%     81.57% # number of callpals executed
system.cpu14.kern.callpal::rdps                  1118     12.16%     93.73% # number of callpals executed
system.cpu14.kern.callpal::rti                    570      6.20%     99.92% # number of callpals executed
system.cpu14.kern.callpal::callsys                  2      0.02%     99.95% # number of callpals executed
system.cpu14.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                 9196                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel             581                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 2                      
system.cpu14.kern.mode_good::user                   2                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.003442                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.006861                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     467696540000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user             304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements            5128                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         488.323063                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs            326027                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            5582                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           58.406843                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   488.323063                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.953756                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.953756                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          665548                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         665548                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data       211429                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        211429                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data       106846                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       106846                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data         1835                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total         1835                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data         1563                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         1563                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data       318275                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total         318275                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data       318275                       # number of overall hits
system.cpu14.dcache.overall_hits::total        318275                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data         6597                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         6597                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data          648                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          648                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data          126                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          126                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data          243                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          243                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data         7245                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         7245                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data         7245                       # number of overall misses
system.cpu14.dcache.overall_misses::total         7245                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data       218026                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       218026                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data       107494                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       107494                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data         1961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total         1961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         1806                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data       325520                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total       325520                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data       325520                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total       325520                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.030258                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.030258                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.006028                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.006028                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.064253                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.064253                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.134551                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.134551                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.022257                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.022257                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.022257                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.022257                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          430                       # number of writebacks
system.cpu14.dcache.writebacks::total             430                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            3571                       # number of replacements
system.cpu14.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs          84046479                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            4083                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        20584.491550                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst     4.856177                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   507.143823                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.009485                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.990515                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         2021719                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        2021719                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst      1005503                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       1005503                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst      1005503                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        1005503                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst      1005503                       # number of overall hits
system.cpu14.icache.overall_hits::total       1005503                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst         3571                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         3571                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst         3571                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         3571                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst         3571                       # number of overall misses
system.cpu14.icache.overall_misses::total         3571                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst      1009074                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      1009074                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst      1009074                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      1009074                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst      1009074                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      1009074                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.003539                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.003539                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.003539                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.003539                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.003539                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.003539                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks         3571                       # number of writebacks
system.cpu14.icache.writebacks::total            3571                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                    568                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                     9820                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                   2282     26.32%     26.32% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                   559      6.45%     32.77% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    17      0.20%     32.97% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                  5811     67.03%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total               8669                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    2282     44.41%     44.41% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                    559     10.88%     55.28% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     17      0.33%     55.61% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                   2281     44.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                5139                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           545712289500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22              27391000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30               1976500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31             297755500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       546039412500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.392531                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.592802                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    1                       # number of syscalls executed
system.cpu15.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  11      0.12%      0.13% # number of callpals executed
system.cpu15.kern.callpal::swpipl                7531     81.52%     81.65% # number of callpals executed
system.cpu15.kern.callpal::rdps                  1118     12.10%     93.75% # number of callpals executed
system.cpu15.kern.callpal::rti                    570      6.17%     99.92% # number of callpals executed
system.cpu15.kern.callpal::callsys                  2      0.02%     99.95% # number of callpals executed
system.cpu15.kern.callpal::rdunique                 5      0.05%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                 9238                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel             581                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 2                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 2                      
system.cpu15.kern.mode_good::user                   2                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.003442                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.006861                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     467696068000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user             304500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     11                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements            5248                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         495.076080                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs            326120                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            5701                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           57.203999                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   495.076080                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.966945                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.966945                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          666205                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         666205                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data       211487                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        211487                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data       107062                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       107062                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data         1801                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         1801                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data         1567                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         1567                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data       318549                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total         318549                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data       318549                       # number of overall hits
system.cpu15.dcache.overall_hits::total        318549                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data         6608                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         6608                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data          690                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          690                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data          139                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total          139                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data          249                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          249                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data         7298                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         7298                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data         7298                       # number of overall misses
system.cpu15.dcache.overall_misses::total         7298                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data       218095                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       218095                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data       107752                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       107752                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data         1940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total         1940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data         1816                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         1816                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data       325847                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total       325847                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data       325847                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total       325847                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.030299                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.030299                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.006404                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.006404                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.071649                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.071649                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.137115                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.137115                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.022397                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.022397                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.022397                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.022397                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          377                       # number of writebacks
system.cpu15.dcache.writebacks::total             377                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            3602                       # number of replacements
system.cpu15.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs          84940576                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            4114                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        20646.712688                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst     0.856164                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   511.143836                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.001672                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.998328                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         2024410                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        2024410                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst      1006802                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       1006802                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst      1006802                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        1006802                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst      1006802                       # number of overall hits
system.cpu15.icache.overall_hits::total       1006802                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst         3602                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         3602                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst         3602                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         3602                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst         3602                       # number of overall misses
system.cpu15.icache.overall_misses::total         3602                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst      1010404                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      1010404                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst      1010404                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      1010404                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst      1010404                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      1010404                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.003565                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.003565                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.003565                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.003565                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.003565                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.003565                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks         3602                       # number of writebacks
system.cpu15.icache.writebacks::total            3602                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   4                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    32768                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          4                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                14868                       # Transaction distribution
system.iobus.trans_dist::ReadResp               14868                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19659                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19659                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        23392                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio        19806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        24782                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        68028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         1026                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         1026                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   69054                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        93568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio        27228                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        12391                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       133214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        32776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        32776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   165990                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  513                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  529                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 4617                       # Number of tag accesses
system.iocache.tags.data_accesses                4617                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            1                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                1                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          512                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          512                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 1                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            1                       # number of overall misses
system.iocache.overall_misses::total                1                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            1                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              1                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          512                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          512                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               1                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              1                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             512                       # number of writebacks
system.iocache.writebacks::total                  512                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests      10147751                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests      4939843                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests       292986                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops         6865462                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops      6848411                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops        17051                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq               14867                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp            4767412                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              14595                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             14595                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty      2293639                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean       452691                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict          2168663                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq             4774                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq           2764                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp            7538                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq            323804                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp           323804                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq         528070                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq       4224475                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side        10075                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side        70152                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side         7322                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side        17197                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side      1438838                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side     13419032                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side        10480                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side        22768                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side        19386                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side        53229                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side         7251                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side        17106                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side         7261                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side        16568                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side         8218                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side        16808                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total               15141691                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side       351104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side       473696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side       242240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side       456768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side     60326080                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side    433229454                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side       357632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side       655384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       722688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side      1770112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side       235456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side       471816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side       235776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side       457096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side       297728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side       465224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total               500748254                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                         13815671                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples          23988245                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.357036                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.776202                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                16807432     70.07%     70.07% # Request fanout histogram
system.l2bus0.snoop_fanout::1                 6889908     28.72%     98.79% # Request fanout histogram
system.l2bus0.snoop_fanout::2                   33323      0.14%     98.93% # Request fanout histogram
system.l2bus0.snoop_fanout::3                   21801      0.09%     99.02% # Request fanout histogram
system.l2bus0.snoop_fanout::4                   16316      0.07%     99.09% # Request fanout histogram
system.l2bus0.snoop_fanout::5                   17336      0.07%     99.16% # Request fanout histogram
system.l2bus0.snoop_fanout::6                   27251      0.11%     99.27% # Request fanout histogram
system.l2bus0.snoop_fanout::7                  171770      0.72%     99.99% # Request fanout histogram
system.l2bus0.snoop_fanout::8                    3108      0.01%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total            23988245                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests        177417                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        35849                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests       121501                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           21607                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         5552                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops        16055                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              91460                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               4552                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              4552                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         4814                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         4748                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict            10960                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq             2955                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq           1857                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp            4812                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              2150                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             2150                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          30174                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         61286                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side         8267                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side        23337                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side         7304                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side        17207                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side         9117                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side        26521                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side         7230                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side        17081                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side         7317                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side        16949                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side         9282                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side        24626                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side         7483                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side        17164                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side         9096                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side        18489                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                 226470                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side       302144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side       633992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side       238784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side       471560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side       306432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side       718984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side       234368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side       474248                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side       238784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side       472136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side       312512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side       678472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side       250368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side       478408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side       351616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side       476616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 6639424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                          7533908                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples           7713388                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.076381                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.614311                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                 7555640     97.95%     97.95% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   31398      0.41%     98.36% # Request fanout histogram
system.l2bus1.snoop_fanout::2                   21663      0.28%     98.64% # Request fanout histogram
system.l2bus1.snoop_fanout::3                   29847      0.39%     99.03% # Request fanout histogram
system.l2bus1.snoop_fanout::4                   24151      0.31%     99.34% # Request fanout histogram
system.l2bus1.snoop_fanout::5                   12230      0.16%     99.50% # Request fanout histogram
system.l2bus1.snoop_fanout::6                   11813      0.15%     99.65% # Request fanout histogram
system.l2bus1.snoop_fanout::7                   16906      0.22%     99.87% # Request fanout histogram
system.l2bus1.snoop_fanout::8                    9740      0.13%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total             7713388                       # Request fanout histogram
system.l2cache0.tags.replacements             3758785                       # number of replacements
system.l2cache0.tags.tagsinuse            3962.753750                       # Cycle average of tags in use
system.l2cache0.tags.total_refs               5894172                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs             3762735                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.566460                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1534.039706                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst     5.246631                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data     1.842734                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst     0.376842                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data     1.234242                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst   340.844861                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data  2070.291853                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst     0.432039                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data     0.447228                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst     0.367748                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data     0.739679                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst     0.045590                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data     0.751106                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst     0.072274                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data     0.349813                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst     0.748454                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data     4.922950                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.374521                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.001281                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.000450                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.000092                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.000301                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.083214                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.505442                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.000105                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.000109                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.000090                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.000181                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.000011                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.000183                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.000018                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.000085                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.000183                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.001202                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.967469                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3950                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          938                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2884                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.964355                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses            83939056                       # Number of tag accesses
system.l2cache0.tags.data_accesses           83939056                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks      2293639                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total      2293639                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks       452691                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total       452691                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus00.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus01.data            2                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data            2                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data            4                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data            4                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total             16                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus00.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus02.data            3                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus04.data            2                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            6                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus00.data           29                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus01.data            5                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data        82792                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data           57                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data          398                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data            9                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data            6                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus07.data            8                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total           83304                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst         3074                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst         3292                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst       475513                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst         4061                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst         6137                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst         3397                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst         3391                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst         3171                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total       502036                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data         3526                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data         4755                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data       690157                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data         5011                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data         6787                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data         4844                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data         4847                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data         3193                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total       723120                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst         3074                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data         3555                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst         3292                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data         4760                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst       475513                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data       772949                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst         4061                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data         5068                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst         6137                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data         7185                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst         3397                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data         4853                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst         3391                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data         4853                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst         3171                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data         3201                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total            1308460                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst         3074                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data         3555                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst         3292                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data         4760                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst       475513                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data       772949                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst         4061                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data         5068                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst         6137                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data         7185                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst         3397                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data         4853                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst         3391                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data         4853                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst         3171                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data         3201                       # number of overall hits
system.l2cache0.overall_hits::total           1308460                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data         1579                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data          360                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data          580                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data          382                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data          382                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data          384                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data          378                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data          383                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         4428                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data          674                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data          180                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data          294                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data          205                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data          213                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data          208                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data          201                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data          206                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total         2181                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data          292                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data          162                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data       231719                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data          715                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data         6585                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data          170                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data          164                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data          234                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total        240041                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst         1515                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst          245                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst        20730                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst          831                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst         1957                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst          175                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst          186                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst          395                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total        26034                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data          679                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data          343                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data      3476409                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data         1202                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data         3575                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data          456                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data          364                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data         2384                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total      3485412                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst         1515                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data          971                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst          245                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data          505                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst        20730                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data      3708128                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst          831                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data         1917                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst         1957                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data        10160                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst          175                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data          626                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst          186                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data          528                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst          395                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data         2618                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total          3751487                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst         1515                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data          971                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst          245                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data          505                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst        20730                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data      3708128                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst          831                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data         1917                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst         1957                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data        10160                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst          175                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data          626                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst          186                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data          528                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst          395                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data         2618                       # number of overall misses
system.l2cache0.overall_misses::total         3751487                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks      2293639                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total      2293639                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks       452691                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total       452691                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data         1582                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data          362                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data          582                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data          386                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data          386                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data          384                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data          379                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data          383                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total         4444                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data          675                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data          180                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data          297                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data          205                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data          215                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data          208                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data          201                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data          206                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total         2187                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data          321                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data          167                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data       314511                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data          772                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data         6983                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data          179                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data          170                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data          242                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total       323345                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst         4589                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst         3537                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst       496243                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst         4892                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst         8094                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst         3572                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst         3577                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst         3566                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total       528070                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data         4205                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data         5098                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data      4166566                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data         6213                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data        10362                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data         5300                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data         5211                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data         5577                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total      4208532                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst         4589                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data         4526                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst         3537                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data         5265                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst       496243                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data      4481077                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst         4892                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data         6985                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst         8094                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data        17345                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst         3572                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data         5479                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst         3577                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data         5381                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst         3566                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data         5819                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total        5059947                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst         4589                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data         4526                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst         3537                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data         5265                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst       496243                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data      4481077                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst         4892                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data         6985                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst         8094                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data        17345                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst         3572                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data         5479                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst         3577                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data         5381                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst         3566                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data         5819                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total       5059947                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data     0.998104                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data     0.994475                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.996564                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.989637                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.989637                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.997361                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.996400                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data     0.998519                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.989899                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data     0.990698                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.997257                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data     0.909657                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data     0.970060                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.736760                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.926166                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.943004                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.949721                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.964706                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data     0.966942                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.742368                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.330137                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.069268                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.041774                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.169869                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.241784                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.048992                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.051999                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.110768                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.049300                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.161474                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.067281                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.834358                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.193465                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.345011                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.086038                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.069852                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.427470                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.828178                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.330137                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.214538                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.069268                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.095916                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.041774                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.827508                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.169869                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.274445                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.241784                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.585760                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.048992                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.114254                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.051999                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.098123                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.110768                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.449905                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.741408                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.330137                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.214538                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.069268                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.095916                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.041774                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.827508                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.169869                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.274445                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.241784                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.585760                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.048992                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.114254                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.051999                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.098123                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.110768                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.449905                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.741408                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks        1825897                       # number of writebacks
system.l2cache0.writebacks::total             1825897                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                2006                       # number of replacements
system.l2cache1.tags.tagsinuse            3921.992595                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 74146                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                5841                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               12.694059                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   600.587182                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst   138.830738                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   195.861160                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst     0.999237                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   302.717592                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst    12.773513                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data   116.966205                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.inst     0.045684                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data   562.001874                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.inst    14.134095                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data   565.642464                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.inst     6.957091                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data   342.973125                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst     7.993860                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data   523.342953                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.inst    44.405906                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data   485.759916                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.146628                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.033894                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.047818                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.073906                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.003119                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.028556                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.inst     0.000011                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.137207                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.inst     0.003451                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.138096                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.inst     0.001699                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.083734                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.001952                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.127769                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.inst     0.010841                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.118594                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.957518                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3835                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         3819                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.936279                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              883795                       # Number of tag accesses
system.l2cache1.tags.data_accesses             883795                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         4814                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         4814                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         4748                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         4748                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus08.data           40                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus09.data            2                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus10.data           77                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus11.data            2                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus13.data           82                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus14.data            3                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus15.data            2                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total            208                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus09.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus10.data           37                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus11.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus13.data           41                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total           80                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data           32                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data           18                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus10.data           56                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus11.data           23                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus12.data           18                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus13.data           29                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus14.data           28                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus15.data           20                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             224                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst         3203                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst         3571                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst         4312                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst         3567                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst         3569                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst         4390                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst         3563                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst         3545                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total        29720                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data         5944                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data         5450                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data         6954                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data         5392                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data         5517                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data         6428                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data         5946                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data         4422                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total        46053                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst         3203                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data         5976                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst         3571                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data         5468                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst         4312                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data         7010                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst         3567                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data         5415                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst         3569                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data         5535                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst         4390                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data         6457                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst         3563                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data         5974                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst         3545                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data         4442                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              75997                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst         3203                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data         5976                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst         3571                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data         5468                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst         4312                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data         7010                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst         3567                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data         5415                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst         3569                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data         5535                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst         4390                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data         6457                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst         3563                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data         5974                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst         3545                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data         4442                       # number of overall hits
system.l2cache1.overall_hits::total             75997                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data          284                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data          385                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data          210                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data          373                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data          399                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data          213                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data          376                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data          414                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total         2654                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data          233                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data          212                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data          117                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data          208                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data          220                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data          130                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data          203                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data          211                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total         1534                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data          164                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data          151                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data          194                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data          152                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data          154                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data          238                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data          149                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data          223                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          1425                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst          343                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst            2                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus10.inst           17                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus11.inst            1                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus12.inst           17                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus13.inst            9                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst            8                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus15.inst           57                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total          454                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data         1100                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data          183                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data         1160                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data          156                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data          165                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data         1322                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data          175                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data         1963                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         6224                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst          343                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data         1264                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data          334                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.inst           17                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data         1354                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.inst            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data          308                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.inst           17                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data          319                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.inst            9                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data         1560                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst            8                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data          324                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.inst           57                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data         2186                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             8103                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst          343                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data         1264                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data          334                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.inst           17                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data         1354                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.inst            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data          308                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.inst           17                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data          319                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.inst            9                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data         1560                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst            8                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data          324                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.inst           57                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data         2186                       # number of overall misses
system.l2cache1.overall_misses::total            8103                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         4814                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         4814                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         4748                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         4748                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data          324                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data          387                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data          287                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data          375                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data          399                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data          295                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data          379                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data          416                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total         2862                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data          233                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data          213                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data          154                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data          209                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data          220                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data          171                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data          203                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data          211                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total         1614                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data          196                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data          169                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data          250                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data          175                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data          172                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data          267                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data          177                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data          243                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         1649                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst         3546                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst         3573                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst         4329                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst         3568                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst         3586                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst         4399                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst         3571                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst         3602                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        30174                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data         7044                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data         5633                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data         8114                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data         5548                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data         5682                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data         7750                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data         6121                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data         6385                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        52277                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst         3546                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data         7240                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst         3573                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data         5802                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst         4329                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data         8364                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst         3568                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data         5723                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst         3586                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data         5854                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst         4399                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data         8017                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst         3571                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data         6298                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst         3602                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data         6628                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          84100                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst         3546                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data         7240                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst         3573                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data         5802                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst         4329                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data         8364                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst         3568                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data         5723                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst         3586                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data         5854                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst         4399                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data         8017                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst         3571                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data         6298                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst         3602                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data         6628                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         84100                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data     0.876543                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data     0.994832                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data     0.731707                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data     0.994667                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data     0.722034                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data     0.992084                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data     0.995192                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.927324                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data     0.995305                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data     0.759740                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data     0.995215                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data     0.760234                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.950434                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.836735                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.893491                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data     0.776000                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data     0.868571                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data     0.895349                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data     0.891386                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data     0.841808                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data     0.917695                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.864160                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.096729                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.000560                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus10.inst     0.003927                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus11.inst     0.000280                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus12.inst     0.004741                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus13.inst     0.002046                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.002240                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus15.inst     0.015825                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.015046                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.156161                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.032487                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.142963                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.028118                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.029039                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.170581                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.028590                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.307439                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.119058                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.096729                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.174586                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.000560                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.057566                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.inst     0.003927                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.161884                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.inst     0.000280                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.053818                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.inst     0.004741                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.054493                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.inst     0.002046                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.194587                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.002240                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.051445                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.inst     0.015825                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.329813                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.096350                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.096729                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.174586                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.000560                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.057566                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.inst     0.003927                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.161884                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.inst     0.000280                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.053818                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.inst     0.004741                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.054493                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.inst     0.002046                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.194587                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.002240                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.051445                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.inst     0.015825                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.329813                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.096350                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks            346                       # number of writebacks
system.l2cache1.writebacks::total                 346                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq              14867                       # Transaction distribution
system.membus0.trans_dist::ReadResp           3532268                       # Transaction distribution
system.membus0.trans_dist::WriteReq             19147                       # Transaction distribution
system.membus0.trans_dist::WriteResp            19147                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty      1826410                       # Transaction distribution
system.membus0.trans_dist::CleanEvict         1906988                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq            8238                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq          4315                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp          11450                       # Transaction distribution
system.membus0.trans_dist::ReadExReq           240720                       # Transaction distribution
system.membus0.trans_dist::ReadExResp          239812                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq      3517401                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq          512                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp          512                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port       843924                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     10406500                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        58924                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total     11309348                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        21797                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         9104                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        30901                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port         1520                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total         1538                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              11341787                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port     33736064                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    323188736                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        96798                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total    357021598                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       394240                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        36416                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       430656                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port        31744                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total        32832                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              357485086                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        10035790                       # Total snoops (count)
system.membus0.snoop_fanout::samples         17576300                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.570964                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.494939                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                7540871     42.90%     42.90% # Request fanout histogram
system.membus0.snoop_fanout::3               10035429     57.10%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total           17576300                       # Request fanout histogram
system.membus1.trans_dist::ReadResp           3442090                       # Transaction distribution
system.membus1.trans_dist::WriteReq              4552                       # Transaction distribution
system.membus1.trans_dist::WriteResp             4552                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      1580617                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         1887378                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq            3726                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq          1971                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp           5043                       # Transaction distribution
system.membus1.trans_dist::ReadExReq            34640                       # Transaction distribution
system.membus1.trans_dist::ReadExResp           34072                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq      3442090                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port         5521                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        30920                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        36441                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     10404290                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total     10404290                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total              10440731                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       112832                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       431104                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       543936                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    323126336                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total    323126336                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total              323670272                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                          596656                       # Total snoops (count)
system.membus1.snoop_fanout::samples          7549021                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.078592                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.269101                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                6955728     92.14%     92.14% # Request fanout histogram
system.membus1.snoop_fanout::2                 593293      7.86%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total            7549021                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements      5016040                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.968869                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          452                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs      5016056                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000090                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     1.376525                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.inst     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.000118                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.data     0.000149                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.009540                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data    14.574075                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.inst     0.000046                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.000636                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.000034                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.001815                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.005838                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.inst     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.000047                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.inst     0.000000                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.000043                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.086033                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.000007                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.data     0.000009                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.000596                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.910880                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.inst     0.000003                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.000040                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.000002                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.000113                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.000365                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.000003                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.000003                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.998054                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses     60543396                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses     60543396                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks      1580773                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total      1580773                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data           35                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus04.data            4                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total           39                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data          227                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus04.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total          229                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data          262                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus04.data            6                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total          268                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data          262                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus04.data            6                       # number of overall hits
system.numa_caches_downward0.overall_hits::total          268                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data           58                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus01.data            4                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data           80                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data           20                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data           23                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data           21                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data           18                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data           21                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          245                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data            6                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data           12                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus03.data           14                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data           16                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus05.data           16                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data           13                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data           14                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           91                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus00.data           17                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data           97                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data        26937                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data          259                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data         5557                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data          104                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data           99                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data          106                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total        33176                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.inst           32                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data          149                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.data           60                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst         5045                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data      3427595                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.inst           12                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data          667                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst           14                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data         1604                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data          236                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.inst            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data           97                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.inst            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data          110                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total      3435623                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.inst           32                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data          166                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data          157                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst         5045                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data      3454532                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.inst           12                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data          926                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst           14                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data         7161                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data          340                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.inst            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data          196                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.inst            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data          216                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total      3468799                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.inst           32                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data          166                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data          157                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst         5045                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data      3454532                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.inst           12                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data          926                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst           14                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data         7161                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data          340                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.inst            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data          196                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.inst            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data          216                       # number of overall misses
system.numa_caches_downward0.overall_misses::total      3468799                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks      1580773                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total      1580773                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data           58                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus01.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data           80                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data           20                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data           23                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data           21                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data           18                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data           21                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          245                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus03.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus05.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           91                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus00.data           17                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data           97                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data        26972                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data          259                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data         5561                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data          104                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data           99                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data          106                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total        33215                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.inst           32                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data          149                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.data           60                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst         5045                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data      3427822                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.inst           12                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data          667                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst           14                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data         1606                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data          236                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data           97                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data          110                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total      3435852                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.inst           32                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus00.data          166                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data          157                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst         5045                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data      3454794                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.inst           12                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data          926                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst           14                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data         7167                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data          340                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.inst            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data          196                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.inst            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data          216                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total      3469067                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.inst           32                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data          166                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data          157                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst         5045                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data      3454794                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.inst           12                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data          926                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst           14                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data         7167                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data          340                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.inst            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data          196                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.inst            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data          216                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total      3469067                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.998702                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data     0.999281                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.998826                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.999934                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data     0.998755                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999933                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.999924                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data     0.999163                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999923                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.999924                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data     0.999163                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999923                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks      1580496                       # number of writebacks
system.numa_caches_downward0.writebacks::total      1580496                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         2666                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse     4.455182                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs          202                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         2668                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.075712                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.000006                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     0.041541                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.127845                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     0.000005                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.037515                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.inst     0.042259                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     1.199740                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.inst     0.000005                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.037045                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.inst     0.000016                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.034119                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.inst     0.019679                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     1.334923                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     0.001789                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.075431                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.inst     0.077231                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     1.426033                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.002596                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.007990                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.002345                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.inst     0.002641                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.074984                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.002315                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.inst     0.000001                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.002132                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.inst     0.001230                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.083433                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.000112                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.004714                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.inst     0.004827                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.089127                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.278449                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024            2                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        90980                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        90980                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks            5                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total            5                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus13.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus14.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            3                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus13.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus14.data            2                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            3                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus13.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus14.data            2                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            3                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data          328                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data          425                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data          266                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data          416                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data          425                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data          286                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data          417                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data          426                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total         2989                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data          211                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data          198                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data          114                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data          196                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data          199                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data          110                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data          191                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data          199                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         1418                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data           12                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data            4                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus10.data           47                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus11.data            7                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus12.data            6                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus13.data           54                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus14.data            6                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus15.data           69                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          205                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst          327                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data          963                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data           82                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.inst           17                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data         1100                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.inst            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data           71                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.inst           17                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data           77                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.inst            9                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data         1233                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst            8                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data          100                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.inst           55                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data         1892                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         5954                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst          327                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data          975                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data           86                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.inst           17                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data         1147                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.inst            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data           78                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.inst           17                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data           83                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.inst            9                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data         1287                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst            8                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data          106                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.inst           55                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data         1961                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         6159                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst          327                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data          975                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data           86                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.inst           17                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data         1147                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.inst            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data           78                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.inst           17                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data           83                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.inst            9                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data         1287                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst            8                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data          106                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.inst           55                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data         1961                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         6159                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks            5                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total            5                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data          328                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data          425                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data          266                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data          416                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data          425                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data          286                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data          417                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data          426                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total         2989                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data          211                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data          198                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data          114                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data          196                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data          199                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data          110                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data          191                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data          199                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         1418                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data           12                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data            4                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus10.data           47                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus11.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus12.data            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus13.data           54                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus14.data            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus15.data           69                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          205                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst          327                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data          963                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data           82                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.inst           17                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data         1100                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data           71                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.inst           17                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data           77                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.inst            9                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data         1234                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data          102                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.inst           55                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data         1892                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         5957                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst          327                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data          975                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data           86                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.inst           17                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data         1147                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.inst            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data           78                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.inst           17                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data           83                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.inst            9                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data         1288                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst            8                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data          108                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.inst           55                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data         1961                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         6162                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst          327                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data          975                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data           86                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.inst           17                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data         1147                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.inst            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data           78                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.inst           17                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data           83                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.inst            9                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data         1288                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst            8                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data          108                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.inst           55                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data         1961                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         6162                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data     0.999190                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data     0.980392                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999496                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data     0.999224                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data     0.981481                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999513                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data     0.999224                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data     0.981481                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999513                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks            2                       # number of writebacks
system.numa_caches_downward1.writebacks::total            2                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         2663                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse     4.455181                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs          198                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         2665                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.074296                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.000006                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     0.041542                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.127849                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     0.000005                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.037514                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.inst     0.042259                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     1.199740                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.inst     0.000005                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.037045                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.inst     0.000016                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.034119                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.inst     0.019679                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     1.334922                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     0.001789                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.075431                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.inst     0.077231                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     1.426030                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.002596                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.007991                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.002345                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.inst     0.002641                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.074984                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.002315                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.inst     0.000001                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.002132                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.inst     0.001230                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.083433                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.000112                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.004714                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.inst     0.004827                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.089127                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.278449                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024            2                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        90929                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        90929                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks            2                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total            2                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data          328                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data          425                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data          266                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data          416                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data          425                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data          286                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data          417                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data          426                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total         2989                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data          211                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data          198                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data          114                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data          196                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data          199                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data          110                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data          191                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data          199                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         1418                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data           12                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data            4                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus10.data           47                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus11.data            7                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus12.data            6                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus13.data           54                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus14.data            6                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus15.data           69                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          205                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst          327                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data          963                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data           82                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.inst           17                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data         1100                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.inst            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data           71                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.inst           17                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data           77                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.inst            9                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data         1233                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst            8                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data          100                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.inst           55                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data         1892                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         5954                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst          327                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data          975                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data           86                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.inst           17                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data         1147                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.inst            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data           78                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.inst           17                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data           83                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.inst            9                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data         1287                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst            8                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data          106                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.inst           55                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data         1961                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         6159                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst          327                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data          975                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data           86                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.inst           17                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data         1147                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.inst            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data           78                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.inst           17                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data           83                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.inst            9                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data         1287                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst            8                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data          106                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.inst           55                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data         1961                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         6159                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data          328                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data          425                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data          266                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data          416                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data          425                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data          286                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data          417                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data          426                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total         2989                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data          211                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data          198                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data          114                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data          196                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data          199                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data          110                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data          191                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data          199                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         1418                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data           12                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data            4                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus10.data           47                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus11.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus12.data            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus13.data           54                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus14.data            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus15.data           69                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          205                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst          327                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data          963                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data           82                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.inst           17                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data         1100                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data           71                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.inst           17                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data           77                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.inst            9                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data         1233                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data          100                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.inst           55                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data         1892                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         5954                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst          327                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data          975                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data           86                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.inst           17                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data         1147                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.inst            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data           78                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.inst           17                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data           83                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.inst            9                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data         1287                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst            8                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data          106                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.inst           55                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data         1961                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         6159                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst          327                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data          975                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data           86                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.inst           17                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data         1147                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.inst            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data           78                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.inst           17                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data           83                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.inst            9                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data         1287                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst            8                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data          106                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.inst           55                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data         1961                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         6159                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks            1                       # number of writebacks
system.numa_caches_upward0.writebacks::total            1                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements      5015580                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.958504                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          406                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs      5015596                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000081                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     1.404054                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.inst     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.000152                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.data     0.000157                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.010188                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data    14.535449                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.inst     0.000041                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.000637                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.000030                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.001944                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.005746                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.inst     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.000050                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.inst     0.000000                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.000053                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.087753                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.000009                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.data     0.000010                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.000637                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.908466                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.inst     0.000003                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.000040                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.000002                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.000122                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.000359                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.000003                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.000003                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.997407                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses     60538530                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses     60538530                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks      1580496                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total      1580496                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data            9                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total           10                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus00.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data          205                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus03.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus04.data            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total          211                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus00.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data          214                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus03.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data            5                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total          221                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus00.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data          214                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus03.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data            5                       # number of overall hits
system.numa_caches_upward1.overall_hits::total          221                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data           58                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus01.data            4                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data           80                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data           20                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data           23                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data           21                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data           18                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data           21                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          245                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data            6                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data           12                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus03.data           14                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data           16                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus05.data           16                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data           13                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data           14                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           91                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus00.data           17                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data           97                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data        26928                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data          259                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data         5556                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data          104                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data           99                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data          106                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total        33166                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.inst           32                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data          148                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.data           60                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst         5045                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data      3427390                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.inst           12                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data          666                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst           14                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data         1600                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data          236                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.inst            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data           97                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.inst            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data          110                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total      3435412                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.inst           32                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data          165                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data          157                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst         5045                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data      3454318                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.inst           12                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data          925                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst           14                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data         7156                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data          340                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.inst            1                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data          196                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.inst            1                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data          216                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total      3468578                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.inst           32                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data          165                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data          157                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst         5045                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data      3454318                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.inst           12                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data          925                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst           14                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data         7156                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data          340                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.inst            1                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data          196                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.inst            1                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data          216                       # number of overall misses
system.numa_caches_upward1.overall_misses::total      3468578                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks      1580496                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total      1580496                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data           58                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus01.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data           80                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data           20                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data           23                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data           21                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data           18                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data           21                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          245                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus03.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus05.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           91                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus00.data           17                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data           97                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data        26937                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data          259                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data         5557                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data          104                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data           99                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data          106                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total        33176                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.inst           32                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data          149                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.data           60                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst         5045                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data      3427595                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.inst           12                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data          667                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst           14                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data         1604                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data          236                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data           97                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data          110                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total      3435623                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.inst           32                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus00.data          166                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data          157                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst         5045                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data      3454532                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.inst           12                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data          926                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst           14                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data         7161                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data          340                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.inst            1                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data          196                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.inst            1                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data          216                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total      3468799                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.inst           32                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data          166                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data          157                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst         5045                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data      3454532                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.inst           12                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data          926                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst           14                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data         7161                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data          340                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.inst            1                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data          196                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.inst            1                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data          216                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total      3468799                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.999666                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.999820                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999699                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data     0.993289                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.999940                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data     0.998501                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data     0.997506                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999939                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data     0.993976                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.999938                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data     0.998920                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.999302                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999936                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data     0.993976                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.999938                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data     0.998920                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.999302                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999936                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks      1580271                       # number of writebacks
system.numa_caches_upward1.writebacks::total      1580271                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits             920721                       # DTB read hits
system.switch_cpus00.dtb.read_misses                8                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus00.dtb.write_hits            522897                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus00.dtb.data_hits            1443618                       # DTB hits
system.switch_cpus00.dtb.data_misses                8                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus00.itb.fetch_hits            484694                       # ITB hits
system.switch_cpus00.itb.fetch_misses               6                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses        484700                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             1092015753                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts           4527759                       # Number of instructions committed
system.switch_cpus00.committedOps             4527759                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses      4354333                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus00.num_func_calls            359575                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts       303874                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts            4354333                       # number of integer instructions
system.switch_cpus00.num_fp_insts                 268                       # number of float instructions
system.switch_cpus00.num_int_register_reads      5654219                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes      3393641                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs             1449242                       # number of memory refs
system.switch_cpus00.num_load_insts            925743                       # Number of load instructions
system.switch_cpus00.num_store_insts           523499                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     1087490252.401570                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     4525500.598430                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.004144                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.995856                       # Percentage of idle cycles
system.switch_cpus00.Branches                  729372                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass        20227      0.45%      0.45% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu         2856244     63.08%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::IntMult           7526      0.17%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             8      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     63.70% # Class of executed instruction
system.switch_cpus00.op_class::MemRead         983071     21.71%     85.41% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite        524623     11.59%     96.99% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess       136068      3.01%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total          4527767                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits             217069                       # DTB read hits
system.switch_cpus01.dtb.read_misses                8                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus01.dtb.write_hits            109705                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus01.dtb.data_hits             326774                       # DTB hits
system.switch_cpus01.dtb.data_misses                8                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus01.itb.fetch_hits            117808                       # ITB hits
system.switch_cpus01.itb.fetch_misses               6                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses        117814                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             1092079393                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts           1001696                       # Number of instructions committed
system.switch_cpus01.committedOps             1001696                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses       962515                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus01.num_func_calls             40886                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts        75590                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts             962515                       # number of integer instructions
system.switch_cpus01.num_fp_insts                 268                       # number of float instructions
system.switch_cpus01.num_int_register_reads      1322093                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes       767606                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs              327447                       # number of memory refs
system.switch_cpus01.num_load_insts            217141                       # Number of load instructions
system.switch_cpus01.num_store_insts           110306                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     1091078570.471953                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     1000822.528047                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000916                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999084                       # Percentage of idle cycles
system.switch_cpus01.Branches                  136301                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass         5350      0.53%      0.53% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu          621451     62.04%     62.57% # Class of executed instruction
system.switch_cpus01.op_class::IntMult           3930      0.39%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             8      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus01.op_class::MemRead         220805     22.04%     85.01% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite        110309     11.01%     96.02% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess        39851      3.98%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total          1001704                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits          222789526                       # DTB read hits
system.switch_cpus02.dtb.read_misses           391586                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses      215130562                       # DTB read accesses
system.switch_cpus02.dtb.write_hits         145779159                       # DTB write hits
system.switch_cpus02.dtb.write_misses            4234                       # DTB write misses
system.switch_cpus02.dtb.write_acv                 14                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses     139778236                       # DTB write accesses
system.switch_cpus02.dtb.data_hits          368568685                       # DTB hits
system.switch_cpus02.dtb.data_misses           395820                       # DTB misses
system.switch_cpus02.dtb.data_acv                  14                       # DTB access violations
system.switch_cpus02.dtb.data_accesses      354908798                       # DTB accesses
system.switch_cpus02.itb.fetch_hits        1038736987                       # ITB hits
system.switch_cpus02.itb.fetch_misses             779                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses    1038737766                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             1092015363                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts        1091479159                       # Number of instructions committed
system.switch_cpus02.committedOps          1091479159                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses    982822219                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses      6256489                       # Number of float alu accesses
system.switch_cpus02.num_func_calls          69677211                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts    113091155                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts          982822219                       # number of integer instructions
system.switch_cpus02.num_fp_insts             6256489                       # number of float instructions
system.switch_cpus02.num_int_register_reads   1309578249                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    683974188                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads      3126527                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes      3125567                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs           369023356                       # number of memory refs
system.switch_cpus02.num_load_insts         223238832                       # Number of load instructions
system.switch_cpus02.num_store_insts        145784524                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     552018.414766                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     1091463344.585234                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.999494                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.000506                       # Percentage of idle cycles
system.switch_cpus02.Branches               194274664                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass     95589392      8.75%      8.75% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu       621167212     56.89%     65.64% # Class of executed instruction
system.switch_cpus02.op_class::IntMult         160165      0.01%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd          3775      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp            77      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt           166      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            1      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv            19      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     65.66% # Class of executed instruction
system.switch_cpus02.op_class::MemRead      224651450     20.57%     86.23% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite     145788217     13.35%     99.59% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess      4514519      0.41%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total       1091874993                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits             241723                       # DTB read hits
system.switch_cpus03.dtb.read_misses              334                       # DTB read misses
system.switch_cpus03.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses           1920                       # DTB read accesses
system.switch_cpus03.dtb.write_hits            123524                       # DTB write hits
system.switch_cpus03.dtb.write_misses              38                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses           914                       # DTB write accesses
system.switch_cpus03.dtb.data_hits             365247                       # DTB hits
system.switch_cpus03.dtb.data_misses              372                       # DTB misses
system.switch_cpus03.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus03.dtb.data_accesses           2834                       # DTB accesses
system.switch_cpus03.itb.fetch_hits            140923                       # ITB hits
system.switch_cpus03.itb.fetch_misses             131                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses        141054                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             1092079587                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts           1140832                       # Number of instructions committed
system.switch_cpus03.committedOps             1140832                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses      1096287                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          564                       # Number of float alu accesses
system.switch_cpus03.num_func_calls             43671                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts        93265                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts            1096287                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 564                       # number of float instructions
system.switch_cpus03.num_int_register_reads      1499102                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes       868662                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads          285                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes          291                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs              367028                       # number of memory refs
system.switch_cpus03.num_load_insts            242679                       # Number of load instructions
system.switch_cpus03.num_store_insts           124349                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     1090939163.831137                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     1140423.168863                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.001044                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.998956                       # Percentage of idle cycles
system.switch_cpus03.Branches                  157818                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass         8203      0.72%      0.72% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu          710993     62.30%     63.02% # Class of executed instruction
system.switch_cpus03.op_class::IntMult           4028      0.35%     63.37% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     63.37% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            32      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             3      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     63.38% # Class of executed instruction
system.switch_cpus03.op_class::MemRead         247390     21.68%     85.05% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite        124364     10.90%     95.95% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess        46212      4.05%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total          1141225                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits             300194                       # DTB read hits
system.switch_cpus04.dtb.read_misses              379                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses          34145                       # DTB read accesses
system.switch_cpus04.dtb.write_hits            198039                       # DTB write hits
system.switch_cpus04.dtb.write_misses             106                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses         15555                       # DTB write accesses
system.switch_cpus04.dtb.data_hits             498233                       # DTB hits
system.switch_cpus04.dtb.data_misses              485                       # DTB misses
system.switch_cpus04.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          49700                       # DTB accesses
system.switch_cpus04.itb.fetch_hits            279568                       # ITB hits
system.switch_cpus04.itb.fetch_misses             158                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses        279726                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles             1092491944                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts           1454278                       # Number of instructions committed
system.switch_cpus04.committedOps             1454278                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses      1398094                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses         3886                       # Number of float alu accesses
system.switch_cpus04.num_func_calls             49499                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts       123719                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts            1398094                       # number of integer instructions
system.switch_cpus04.num_fp_insts                3886                       # number of float instructions
system.switch_cpus04.num_int_register_reads      1948202                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes      1062611                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads         2499                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes         2488                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs              500031                       # number of memory refs
system.switch_cpus04.num_load_insts            301105                       # Number of load instructions
system.switch_cpus04.num_store_insts           198926                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     1091037500.862195                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     1454443.137805                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.001331                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.998669                       # Percentage of idle cycles
system.switch_cpus04.Branches                  195904                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass        15127      1.04%      1.04% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu          879022     60.42%     61.46% # Class of executed instruction
system.switch_cpus04.op_class::IntMult           4431      0.30%     61.77% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     61.77% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd          1180      0.08%     61.85% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     61.85% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     61.85% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     61.85% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv           227      0.02%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     61.86% # Class of executed instruction
system.switch_cpus04.op_class::MemRead         307019     21.10%     82.97% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite        199011     13.68%     96.65% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess        48751      3.35%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total          1454768                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits             217817                       # DTB read hits
system.switch_cpus05.dtb.read_misses                8                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus05.dtb.write_hits            109878                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus05.dtb.data_hits             327695                       # DTB hits
system.switch_cpus05.dtb.data_misses                8                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus05.itb.fetch_hits            117858                       # ITB hits
system.switch_cpus05.itb.fetch_misses               6                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses        117864                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             1092079393                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts           1004446                       # Number of instructions committed
system.switch_cpus05.committedOps             1004446                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       965191                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus05.num_func_calls             40950                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        76306                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             965191                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 268                       # number of float instructions
system.switch_cpus05.num_int_register_reads      1325581                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       769402                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs              328369                       # number of memory refs
system.switch_cpus05.num_load_insts            217889                       # Number of load instructions
system.switch_cpus05.num_store_insts           110480                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     1091075821.349499                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     1003571.650501                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.000919                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.999081                       # Percentage of idle cycles
system.switch_cpus05.Branches                  137132                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         5356      0.53%      0.53% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu          623242     62.05%     62.58% # Class of executed instruction
system.switch_cpus05.op_class::IntMult           3933      0.39%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             8      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     62.97% # Class of executed instruction
system.switch_cpus05.op_class::MemRead         221562     22.06%     85.03% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite        110486     11.00%     96.03% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess        39867      3.97%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total          1004454                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits             218028                       # DTB read hits
system.switch_cpus06.dtb.read_misses                8                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus06.dtb.write_hits            109885                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             327913                       # DTB hits
system.switch_cpus06.dtb.data_misses                8                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            117858                       # ITB hits
system.switch_cpus06.itb.fetch_misses               6                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        117864                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             1092079393                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts           1004634                       # Number of instructions committed
system.switch_cpus06.committedOps             1004634                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       965368                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus06.num_func_calls             40946                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        76465                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             965368                       # number of integer instructions
system.switch_cpus06.num_fp_insts                 268                       # number of float instructions
system.switch_cpus06.num_int_register_reads      1325549                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       769426                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              328587                       # number of memory refs
system.switch_cpus06.num_load_insts            218100                       # Number of load instructions
system.switch_cpus06.num_store_insts           110487                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1091075633.409491                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     1003759.590509                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000919                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999081                       # Percentage of idle cycles
system.switch_cpus06.Branches                  137298                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         5356      0.53%      0.53% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          623212     62.03%     62.57% # Class of executed instruction
system.switch_cpus06.op_class::IntMult           3933      0.39%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             8      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus06.op_class::MemRead         221773     22.07%     85.03% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite        110493     11.00%     96.03% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess        39867      3.97%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total          1004642                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits             218270                       # DTB read hits
system.switch_cpus07.dtb.read_misses                8                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus07.dtb.write_hits            109894                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus07.dtb.data_hits             328164                       # DTB hits
system.switch_cpus07.dtb.data_misses                8                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus07.itb.fetch_hits            117858                       # ITB hits
system.switch_cpus07.itb.fetch_misses               6                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses        117864                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             1092079393                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts           1005256                       # Number of instructions committed
system.switch_cpus07.committedOps             1005256                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses       965980                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus07.num_func_calls             40948                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts        76746                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts             965980                       # number of integer instructions
system.switch_cpus07.num_fp_insts                 268                       # number of float instructions
system.switch_cpus07.num_int_register_reads      1326247                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes       769758                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs              328838                       # number of memory refs
system.switch_cpus07.num_load_insts            218342                       # Number of load instructions
system.switch_cpus07.num_store_insts           110496                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     1091075011.607976                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     1004381.392024                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000920                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999080                       # Percentage of idle cycles
system.switch_cpus07.Branches                  137592                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass         5355      0.53%      0.53% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu          623584     62.03%     62.56% # Class of executed instruction
system.switch_cpus07.op_class::IntMult           3933      0.39%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             8      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     62.96% # Class of executed instruction
system.switch_cpus07.op_class::MemRead         222015     22.09%     85.04% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite        110502     10.99%     96.03% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess        39867      3.97%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total          1005264                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits             217697                       # DTB read hits
system.switch_cpus08.dtb.read_misses                8                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus08.dtb.write_hits            109652                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus08.dtb.data_hits             327349                       # DTB hits
system.switch_cpus08.dtb.data_misses                8                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus08.itb.fetch_hits            117858                       # ITB hits
system.switch_cpus08.itb.fetch_misses               6                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses        117864                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             1092079393                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts           1001812                       # Number of instructions committed
system.switch_cpus08.committedOps             1001812                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses       962574                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus08.num_func_calls             40810                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts        76571                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts             962574                       # number of integer instructions
system.switch_cpus08.num_fp_insts                 268                       # number of float instructions
system.switch_cpus08.num_int_register_reads      1321279                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes       766850                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs              328023                       # number of memory refs
system.switch_cpus08.num_load_insts            217769                       # Number of load instructions
system.switch_cpus08.num_store_insts           110254                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     1091078454.508970                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     1000938.491030                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000917                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999083                       # Percentage of idle cycles
system.switch_cpus08.Branches                  137240                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass         5355      0.53%      0.53% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu          620972     61.98%     62.52% # Class of executed instruction
system.switch_cpus08.op_class::IntMult           3915      0.39%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             8      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus08.op_class::MemRead         221443     22.10%     85.01% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite        110260     11.01%     96.02% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess        39867      3.98%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total          1001820                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits             218698                       # DTB read hits
system.switch_cpus09.dtb.read_misses                8                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus09.dtb.write_hits            109922                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus09.dtb.data_hits             328620                       # DTB hits
system.switch_cpus09.dtb.data_misses                8                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus09.itb.fetch_hits            117858                       # ITB hits
system.switch_cpus09.itb.fetch_misses               6                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses        117864                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             1092079393                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts           1006386                       # Number of instructions committed
system.switch_cpus09.committedOps             1006386                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       967087                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus09.num_func_calls             40950                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        77231                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             967087                       # number of integer instructions
system.switch_cpus09.num_fp_insts                 268                       # number of float instructions
system.switch_cpus09.num_int_register_reads      1327523                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       770373                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs              329294                       # number of memory refs
system.switch_cpus09.num_load_insts            218770                       # Number of load instructions
system.switch_cpus09.num_store_insts           110524                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     1091073881.968568                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     1005511.031432                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000921                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999079                       # Percentage of idle cycles
system.switch_cpus09.Branches                  138101                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         5356      0.53%      0.53% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu          624257     62.03%     62.56% # Class of executed instruction
system.switch_cpus09.op_class::IntMult           3933      0.39%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             8      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus09.op_class::MemRead         222443     22.10%     85.06% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite        110530     10.98%     96.04% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess        39867      3.96%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total          1006394                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits             248455                       # DTB read hits
system.switch_cpus10.dtb.read_misses                8                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus10.dtb.write_hits            119678                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus10.dtb.data_hits             368133                       # DTB hits
system.switch_cpus10.dtb.data_misses                8                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus10.itb.fetch_hits            118524                       # ITB hits
system.switch_cpus10.itb.fetch_misses               6                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses        118530                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             1092079393                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts           1161189                       # Number of instructions committed
system.switch_cpus10.committedOps             1161189                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses      1119693                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus10.num_func_calls             46206                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts        93868                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts            1119693                       # number of integer instructions
system.switch_cpus10.num_fp_insts                 268                       # number of float instructions
system.switch_cpus10.num_int_register_reads      1544603                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes       894043                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs              368807                       # number of memory refs
system.switch_cpus10.num_load_insts            248527                       # Number of load instructions
system.switch_cpus10.num_store_insts           120280                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     1090919128.367371                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     1160264.632629                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001062                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998938                       # Percentage of idle cycles
system.switch_cpus10.Branches                  161966                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass         5470      0.47%      0.47% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu          738434     63.59%     64.06% # Class of executed instruction
system.switch_cpus10.op_class::IntMult           4599      0.40%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             8      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus10.op_class::MemRead         252237     21.72%     86.18% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite        120286     10.36%     96.54% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess        40163      3.46%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total          1161197                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits             219162                       # DTB read hits
system.switch_cpus11.dtb.read_misses                8                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus11.dtb.write_hits            109950                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus11.dtb.data_hits             329112                       # DTB hits
system.switch_cpus11.dtb.data_misses                8                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus11.itb.fetch_hits            117858                       # ITB hits
system.switch_cpus11.itb.fetch_misses               6                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses        117864                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             1092079393                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts           1007563                       # Number of instructions committed
system.switch_cpus11.committedOps             1007563                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses       968241                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus11.num_func_calls             40952                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts        77746                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts             968241                       # number of integer instructions
system.switch_cpus11.num_fp_insts                 268                       # number of float instructions
system.switch_cpus11.num_int_register_reads      1328825                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes       771005                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs              329786                       # number of memory refs
system.switch_cpus11.num_load_insts            219234                       # Number of load instructions
system.switch_cpus11.num_store_insts           110552                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     1091072705.344157                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     1006687.655843                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000922                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999078                       # Percentage of idle cycles
system.switch_cpus11.Branches                  138640                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass         5357      0.53%      0.53% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu          624941     62.02%     62.56% # Class of executed instruction
system.switch_cpus11.op_class::IntMult           3933      0.39%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             8      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     62.95% # Class of executed instruction
system.switch_cpus11.op_class::MemRead         222907     22.12%     85.07% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite        110558     10.97%     96.04% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess        39867      3.96%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total          1007571                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits             219386                       # DTB read hits
system.switch_cpus12.dtb.read_misses                8                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus12.dtb.write_hits            109965                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus12.dtb.data_hits             329351                       # DTB hits
system.switch_cpus12.dtb.data_misses                8                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus12.itb.fetch_hits            117858                       # ITB hits
system.switch_cpus12.itb.fetch_misses               6                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses        117864                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             1092079393                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts           1007788                       # Number of instructions committed
system.switch_cpus12.committedOps             1007788                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses       968454                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus12.num_func_calls             40948                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts        77908                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts             968454                       # number of integer instructions
system.switch_cpus12.num_fp_insts                 268                       # number of float instructions
system.switch_cpus12.num_int_register_reads      1328841                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes       771054                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs              330025                       # number of memory refs
system.switch_cpus12.num_load_insts            219458                       # Number of load instructions
system.switch_cpus12.num_store_insts           110567                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     1091072480.415956                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     1006912.584044                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000922                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999078                       # Percentage of idle cycles
system.switch_cpus12.Branches                  138810                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass         5357      0.53%      0.53% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu          624927     62.01%     62.54% # Class of executed instruction
system.switch_cpus12.op_class::IntMult           3933      0.39%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             8      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus12.op_class::MemRead         223131     22.14%     85.07% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite        110573     10.97%     96.04% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess        39867      3.96%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total          1007796                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits             252237                       # DTB read hits
system.switch_cpus13.dtb.read_misses                8                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus13.dtb.write_hits            120764                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus13.dtb.data_hits             373001                       # DTB hits
system.switch_cpus13.dtb.data_misses                8                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus13.itb.fetch_hits            118614                       # ITB hits
system.switch_cpus13.itb.fetch_misses               6                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses        118620                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             1092079393                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts           1179188                       # Number of instructions committed
system.switch_cpus13.committedOps             1179188                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses      1137425                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus13.num_func_calls             46776                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts        96243                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts            1137425                       # number of integer instructions
system.switch_cpus13.num_fp_insts                 268                       # number of float instructions
system.switch_cpus13.num_int_register_reads      1569355                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes       908061                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs              373675                       # number of memory refs
system.switch_cpus13.num_load_insts            252309                       # Number of load instructions
system.switch_cpus13.num_store_insts           121366                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     1090901135.110988                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     1178257.889012                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.001079                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.998921                       # Percentage of idle cycles
system.switch_cpus13.Branches                  165148                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass         5484      0.47%      0.47% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu          751433     63.72%     64.19% # Class of executed instruction
system.switch_cpus13.op_class::IntMult           4671      0.40%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             8      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     64.59% # Class of executed instruction
system.switch_cpus13.op_class::MemRead         256025     21.71%     86.30% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite        121372     10.29%     96.59% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess        40203      3.41%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total          1179196                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits             219923                       # DTB read hits
system.switch_cpus14.dtb.read_misses                8                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus14.dtb.write_hits            109991                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus14.dtb.data_hits             329914                       # DTB hits
system.switch_cpus14.dtb.data_misses                8                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus14.itb.fetch_hits            117858                       # ITB hits
system.switch_cpus14.itb.fetch_misses               6                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses        117864                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             1092079393                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts           1009066                       # Number of instructions committed
system.switch_cpus14.committedOps             1009066                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses       969704                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus14.num_func_calls             40950                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts        78492                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts             969704                       # number of integer instructions
system.switch_cpus14.num_fp_insts                 268                       # number of float instructions
system.switch_cpus14.num_int_register_reads      1330214                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes       771714                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs              330588                       # number of memory refs
system.switch_cpus14.num_load_insts            219995                       # Number of load instructions
system.switch_cpus14.num_store_insts           110593                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     1091071202.823776                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     1008190.176224                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000923                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999077                       # Percentage of idle cycles
system.switch_cpus14.Branches                  139419                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass         5356      0.53%      0.53% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu          625637     62.00%     62.53% # Class of executed instruction
system.switch_cpus14.op_class::IntMult           3933      0.39%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             8      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus14.op_class::MemRead         223671     22.17%     85.09% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite        110602     10.96%     96.05% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess        39867      3.95%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total          1009074                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits             219971                       # DTB read hits
system.switch_cpus15.dtb.read_misses                8                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses             96                       # DTB read accesses
system.switch_cpus15.dtb.write_hits            110228                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses            39                       # DTB write accesses
system.switch_cpus15.dtb.data_hits             330199                       # DTB hits
system.switch_cpus15.dtb.data_misses                8                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses            135                       # DTB accesses
system.switch_cpus15.itb.fetch_hits            118236                       # ITB hits
system.switch_cpus15.itb.fetch_misses               6                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses        118242                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             1092079393                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts           1010396                       # Number of instructions committed
system.switch_cpus15.committedOps             1010396                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses       970953                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses          268                       # Number of float alu accesses
system.switch_cpus15.num_func_calls             41020                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts        78275                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts             970953                       # number of integer instructions
system.switch_cpus15.num_fp_insts                 268                       # number of float instructions
system.switch_cpus15.num_int_register_reads      1332263                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes       772921                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs              330873                       # number of memory refs
system.switch_cpus15.num_load_insts            220043                       # Number of load instructions
system.switch_cpus15.num_store_insts           110830                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     1091069873.248189                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     1009519.751811                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000924                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999076                       # Percentage of idle cycles
system.switch_cpus15.Branches                  139299                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass         5335      0.53%      0.53% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu          626502     62.01%     62.53% # Class of executed instruction
system.switch_cpus15.op_class::IntMult           3933      0.39%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             8      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     62.92% # Class of executed instruction
system.switch_cpus15.op_class::MemRead         223743     22.14%     85.07% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite        110848     10.97%     96.04% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess        40035      3.96%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total          1010404                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp        3441577                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           4552                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          4552                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty      1580498                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      1886579                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq         3506                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq         1751                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp         4743                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq         33897                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp        33381                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq      3441577                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     10405702                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total     10405702                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        30911                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        30911                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total           10436613                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    323154880                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total    323154880                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       430720                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       430720                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total           323585600                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                      5613740                       # Total snoops (count)
system.system_bus.snoop_fanout::samples      12562376                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.446573                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.497137                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1             6952360     55.34%     55.34% # Request fanout histogram
system.system_bus.snoop_fanout::2             5610016     44.66%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total        12562376                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
