****************************************
Report : qor
Design : fifo1_sram
Version: Q-2019.12-SP4
Date   : Tue Apr 11 00:41:44 2023
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)


Scenario           'func_slow'
Timing Path Group  'wclk'
----------------------------------------
Levels of Logic:                     11
Critical Path Length:              1.28
Critical Path Slack:              -0.32
Critical Path Clk Period:          1.18
Total Negative Slack:             -0.36
No. of Violating Paths:               4
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_slow'
Timing Path Group  'rclk'
----------------------------------------
Levels of Logic:                     10
Critical Path Length:              1.22
Critical Path Slack:              -0.23
Critical Path Clk Period:          1.22
Total Negative Slack:             -0.23
No. of Violating Paths:               1
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_slow'
Timing Path Group  'INPUTS'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:             18.76
Critical Path Slack:              -0.38
Critical Path Clk Period:          1.22
Total Negative Slack:            -13.22
No. of Violating Paths:              64
Worst Hold Violation:             -0.10
Total Hold Violation:             -0.59
No. of Hold Violations:              11
----------------------------------------

Scenario           'func_slow'
Timing Path Group  'OUTPUTS'
----------------------------------------
Levels of Logic:                      5
Critical Path Length:              2.49
Critical Path Slack:              -0.80
Critical Path Clk Period:          1.22
Total Negative Slack:             -4.62
No. of Violating Paths:              10
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              5
Hierarchical Port Count:            211
Leaf Cell Count:                    653
Buf/Inv Cell Count:                 229
Buf Cell Count:                     134
Inv Cell Count:                      95
CT Buf/Inv Cell Count:                0
Combinational Cell Count:           549
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              104
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            8
   Single-bit Sequential Cell Count:                       96
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          8
----------------------------------------


Area
----------------------------------------
Combinational Area:           301651.43
Noncombinational Area:           846.30
Buf/Inv Area:                    881.63
Total Buffer Area:               631.80
Total Inverter Area:             249.82
Macro/Black Box Area:          69436.17
Net Area:                             0
Net XLength:                   35223.09
Net YLength:                   39703.74
----------------------------------------
Cell Area (netlist):                         371933.90
Cell Area (netlist and physical only):       633527.88
Net Length:                    74926.83


Design Rules
----------------------------------------
Total Number of Nets:               803
Nets with Violations:                 7
Max Trans Violations:                 0
Max Cap Violations:                   7
----------------------------------------

1
