-- VHDL for IBM SMS ALD page 14.70.12.1
-- Title: INDEX CONTROLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/3/2020 9:07:40 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_70_12_1_INDEX_CONTROLS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_1401_MODE_1:	 in STD_LOGIC;
		PS_I_RING_3_OR_8_TIME:	 in STD_LOGIC;
		PS_LOGIC_GATE_A_OR_R:	 in STD_LOGIC;
		PS_I_CYCLE_1:	 in STD_LOGIC;
		PS_I_RING_4_OR_9_TIME:	 in STD_LOGIC;
		PS_NO_INDEX_ON_1ST_ADDR_OPS:	 in STD_LOGIC;
		PS_1ST_ADDRESS:	 in STD_LOGIC;
		PS_B_CH_NOT_WM_BIT:	 in STD_LOGIC;
		MS_PROGRAM_RESET_1:	 in STD_LOGIC;
		MS_I_RING_1_TIME:	 in STD_LOGIC;
		MS_I_RING_6_TIME:	 in STD_LOGIC;
		PS_SET_H_POS_INDEX_TAGS:	 out STD_LOGIC;
		PS_SET_T_POS_INDEX_TAGS:	 out STD_LOGIC;
		MS_RESET_INDEX_TAG_LATCHES:	 out STD_LOGIC);
end ALD_14_70_12_1_INDEX_CONTROLS;

architecture behavioral of ALD_14_70_12_1_INDEX_CONTROLS is 

	signal OUT_4B_P: STD_LOGIC;
	signal OUT_2B_G: STD_LOGIC;
	signal OUT_5C_D: STD_LOGIC;
	signal OUT_4C_C: STD_LOGIC;
	signal OUT_3C_E: STD_LOGIC;
	signal OUT_3D_D: STD_LOGIC;
	signal OUT_2D_C: STD_LOGIC;
	signal OUT_4E_G: STD_LOGIC;
	signal OUT_3F_P: STD_LOGIC;
	signal OUT_2G_NoPin: STD_LOGIC;
	signal OUT_1G_D: STD_LOGIC;
	signal OUT_DOT_3B: STD_LOGIC;
	signal OUT_DOT_3D: STD_LOGIC;

begin

	OUT_4B_P <= NOT(MS_1401_MODE_1 );
	OUT_2B_G <= NOT(OUT_DOT_3B );
	OUT_5C_D <= NOT(PS_LOGIC_GATE_A_OR_R AND PS_I_CYCLE_1 );
	OUT_4C_C <= NOT(OUT_5C_D );
	OUT_3C_E <= NOT(OUT_4C_C AND PS_I_RING_3_OR_8_TIME AND OUT_4E_G );
	OUT_3D_D <= NOT(OUT_4C_C AND OUT_4E_G AND PS_I_RING_4_OR_9_TIME );
	OUT_2D_C <= NOT(OUT_DOT_3D );
	OUT_4E_G <= NOT(PS_NO_INDEX_ON_1ST_ADDR_OPS AND PS_1ST_ADDRESS );
	OUT_3F_P <= NOT(PS_B_CH_NOT_WM_BIT );
	OUT_2G_NoPin <= NOT(MS_PROGRAM_RESET_1 AND MS_I_RING_1_TIME AND MS_I_RING_6_TIME );
	OUT_1G_D <= NOT OUT_2G_NoPin;
	OUT_DOT_3B <= OUT_4B_P OR OUT_3C_E;
	OUT_DOT_3D <= OUT_3D_D OR OUT_3F_P;

	PS_SET_H_POS_INDEX_TAGS <= OUT_2B_G;
	PS_SET_T_POS_INDEX_TAGS <= OUT_2D_C;
	MS_RESET_INDEX_TAG_LATCHES <= OUT_1G_D;


end;
