Design Assistant report for quartus_compile
Wed Apr 26 12:16:51 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant (Synthesized) Results - 1 of 11 Rules Failed
  3. RES-30134 - Registers Not Reachable from Reset Release IP
  4. RES-30133 - Embedded Memory Blocks with Initialized Content That Might be Affected by Spurious Writes
  5. LNT-30023 - Reset Nets with Polarity Conflict
  6. RES-30132 - Registers May Not Be Properly Reset
  7. TMC-20052 - Paths with Post Synthesis Inferred Latches
  8. FLP-10500 - Non Driving Top Level Inputs Found
  9. LNT-30010 - Nets Driving both Reset and Clock Enable Signals
 10. LNT-50006 - DSP Control Signal Registers Reset Mode Mismatch
 11. TMC-20053 - DSP Inputs Driven by High Fan-Out Net
 12. TMC-20500 - Hierarchical Tree Duplication was Shallower than Possible
 13. TMC-20501 - Hierarchical Tree Duplication was Shallower than Requested



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Synthesized) Results - 1 of 11 Rules Failed                                                                                                            ;
+-------------------------------------------------------------------------------------------------------+----------+------------+--------+---------------------------------+
; Rule                                                                                                  ; Severity ; Violations ; Waived ; Tags                            ;
+-------------------------------------------------------------------------------------------------------+----------+------------+--------+---------------------------------+
; RES-30134 - Registers Not Reachable from Reset Release IP                                             ; Medium   ; 1,399      ; 0      ; reset-usage, reset-reachability ;
; RES-30133 - Embedded Memory Blocks with Initialized Content That Might be Affected by Spurious Writes ; High     ; 0          ; 0      ; ram, reset-usage                ;
; LNT-30023 - Reset Nets with Polarity Conflict                                                         ; Medium   ; 0          ; 0      ; reset-usage                     ;
; RES-30132 - Registers May Not Be Properly Reset                                                       ; Medium   ; 0          ; 0      ; reset-usage, reset-reachability ;
; TMC-20052 - Paths with Post Synthesis Inferred Latches                                                ; Medium   ; 0          ; 0      ; nonstandard-timing, latch       ;
; FLP-10500 - Non Driving Top Level Inputs Found                                                        ; Low      ; 0          ; 0      ; system                          ;
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                          ; Low      ; 0          ; 0      ; reset-usage                     ;
; LNT-50006 - DSP Control Signal Registers Reset Mode Mismatch                                          ; Low      ; 0          ; 0      ; dsp, reset-usage                ;
; TMC-20053 - DSP Inputs Driven by High Fan-Out Net                                                     ; Low      ; 0          ; 0      ; dsp                             ;
; TMC-20500 - Hierarchical Tree Duplication was Shallower than Possible                                 ; Low      ; 0          ; 0      ; register-duplication, synthesis ;
; TMC-20501 - Hierarchical Tree Duplication was Shallower than Requested                                ; Low      ; 0          ; 0      ; register-duplication, synthesis ;
+-------------------------------------------------------------------------------------------------------+----------+------------+--------+---------------------------------+


Status:		FAIL
Severity:		Medium
Number of violations: 	1,399
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RES-30134 - Registers Not Reachable from Reset Release IP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+
; Register Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Waived ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+
; histogram_inst|histogram_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst|GEN_PULSE_EXTENDER.count[1]                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|desync_inst|gen_valid[0].pipe_valid[1]                                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|desync_inst|gen_valid[0].pipe_valid[2]                                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|desync_inst|gen_full[0].pipe_has_capacity[1]                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|desync_inst|gen_full[0].pipe_has_capacity[2]                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|desync_inst|pipe_not_stall[1]                                                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|desync_inst|pipe_not_stall[2]                                                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|stall_in_pipe[1]                                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|stall_in_pipe[2]                                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|read_from_fifo_EV                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|desync_inst|gen_valid[1].pipe_valid[1]                                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|desync_inst|gen_valid[1].pipe_valid[2]                                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_wrreq_prev                                                                                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|gen_not_stall[1].pipe_not_stall[1]                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|gen_not_stall[1].pipe_not_stall[2]                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_almost_empty|threshold_reached                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_many_valid_m2                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_many_valid_m1                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_many_valid                                                                                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|gen_empty[1].pipe_many_available[1]                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|gen_empty[1].pipe_many_available[2]                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[1]                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[0]                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[2]                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.count_at_target                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo[0]                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late_two                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[3]                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[2]                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[1]                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.upper_zeros                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|theloop_admit|latency_counter_upstream_data_latency|pipe[1]                                                                                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|theloop_admit|latency_counter_upstream_data_latency|pipe[2]                                                                                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[1]                                                                                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[2]                                                                                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[3]                                                                                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[4]                                                                                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[5]                                                                                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|stall_entry_frontEmpty_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|stall_entry_frontEmpty_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|acl_sync_stall_latency_inst|gen_large_latency.slow_read_counter[1]                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|acl_sync_stall_latency_inst|gen_large_latency.slow_read_counter[1]                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|acl_sync_stall_latency_inst|gen_large_latency.slow_read_counter[0]                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|acl_sync_stall_latency_inst|gen_large_latency.slow_read_counter[2]                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|acl_sync_stall_latency_inst|gen_large_latency.forced_read_prev                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|acl_sync_stall_latency_inst|gen_large_latency.slow_read_counter[3]                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_valid_m2                                                                                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_valid_m1                                                                                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_valid                                                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|acl_sync_stall_latency_inst|gen_large_latency.slow_read_counter[0]                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|gen_empty[1].pipe_one_available[1]                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|gen_empty[1].pipe_one_available[2]                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|valid_out                                                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|gen_empty[0].pipe_one_available[1]                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|gen_empty[0].pipe_one_available[2]                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_almost_empty|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_almost_empty|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_almost_empty|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_almost_empty|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_almost_empty|INCR_DECR.count_at_target                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst|GEN_PULSE_EXTENDER.count[2]                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|acl_sync_stall_latency_inst|gen_large_latency.slow_read_counter[2]                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_almost_empty|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_almost_empty|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_almost_empty|threshold_reached                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_many_valid_m2                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_many_valid_m1                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_many_valid                                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|gen_empty[1].pipe_many_available[1]                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|gen_empty[1].pipe_many_available[2]                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|acl_sync_stall_latency_inst|gen_large_latency.forced_read_prev                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.count_at_target                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late_two                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|acl_sync_stall_latency_inst|gen_large_latency.slow_read_counter[3]                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thehistogram_B0_runOnce_merge|thehistogram_B0_runOnce_merge_storage|thehistogram_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thehistogram_B0_runOnce_merge|thehistogram_B0_runOnce_merge_storage|thehistogram_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thehistogram_B0_runOnce_merge|thehistogram_B0_runOnce_merge_storage|thehistogram_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thehistogram_B0_runOnce_merge|thehistogram_B0_runOnce_merge_storage|thehistogram_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thehistogram_B0_runOnce_merge|thehistogram_B0_runOnce_merge_storage|thehistogram_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thehistogram_B0_runOnce_merge|thehistogram_B0_runOnce_merge_storage|thehistogram_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thehistogram_B0_runOnce_merge|thehistogram_B0_runOnce_merge_storage|thehistogram_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_valid_m2                                                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thestart_pulse|start_pulse_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thehistogram_B0_runOnce_merge|thehistogram_B0_runOnce_merge_storage|thehistogram_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thehistogram_B0_runOnce_merge|thehistogram_B0_runOnce_merge_storage|thehistogram_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thehistogram_B0_runOnce_merge|thehistogram_B0_runOnce_merge_storage|thehistogram_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thehistogram_B0_runOnce_merge|thehistogram_B0_runOnce_merge_storage|thehistogram_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thehistogram_B0_runOnce_merge|thehistogram_B0_runOnce_merge_storage|thehistogram_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thehistogram_B0_runOnce_merge|thehistogram_B0_runOnce_merge_storage|thehistogram_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thehistogram_B0_runOnce_merge|thehistogram_B0_runOnce_merge_storage|thehistogram_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thehistogram_B0_runOnce_merge|thehistogram_B0_runOnce_merge_storage|thehistogram_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thestart_pulse|start_pulse_out_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_valid_m1                                                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thehistogram_B0_runOnce_merge|thehistogram_B0_runOnce_merge_storage|thehistogram_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thehistogram_B0_runOnce_merge|thehistogram_B0_runOnce_merge_storage|thehistogram_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thehistogram_B0_runOnce_merge|thehistogram_B0_runOnce_merge_storage|thehistogram_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_valid                                                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|gen_empty[1].pipe_one_available[1]                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_almost_full|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_almost_full|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_almost_full|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|gen_empty[1].pipe_one_available[2]                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_almost_full|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_almost_full|INCR_DECR.count_at_target                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_almost_full|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_early_valid|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_early_valid|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_early_valid|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_early_valid|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_early_valid|INCR_DECR.count_at_target                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_early_valid|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_early_valid|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|valid_out                                                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|gen_not_stall[1].pipe_not_stall[1]                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|gen_not_stall[1].pipe_not_stall[2]                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_wrreq_prev                                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_early_valid|threshold_reached                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_read_m2                                                                                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_read_m1                                                                                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_read                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_almost_full|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|desync_inst|gen_valid[1].pipe_valid[1]                                                                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|desync_inst|gen_valid[1].pipe_valid[2]                                                                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|gen_empty[0].pipe_one_available[1]                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|backedge_fifo_almost_full|threshold_reached                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|desync_inst|gen_full[1].pipe_has_capacity[1]                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|desync_inst|gen_full[1].pipe_has_capacity[2]                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst|GEN_PULSE_EXTENDER.count[3]                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|gen_empty[0].pipe_one_available[2]                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_almost_empty|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|desync_inst|gen_valid[0].pipe_valid[1]                                                                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|desync_inst|gen_valid[0].pipe_valid[2]                                                                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|desync_inst|gen_full[0].pipe_has_capacity[1]                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|desync_inst|gen_full[0].pipe_has_capacity[2]                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|desync_inst|pipe_not_stall[1]                                                                                                                                                                                                                                                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|desync_inst|pipe_not_stall[2]                                                                                                                                                                                                                                                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|stall_in_pipe[1]                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|stall_in_pipe[2]                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|read_from_fifo_EV                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_almost_empty|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|thei_llvm_fpga_push_token_i1_wt_limpush_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|stall_entry_frontStall_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|stall_entry_frontStall_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|stall_entry_frontValid_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|stall_entry_frontValid_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|gen_not_stall[0].pipe_not_stall[1]                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|gen_not_stall[0].pipe_not_stall[2]                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|stall_in_pipe[1]                                                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_almost_empty|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|stall_in_pipe[2]                                                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|read_from_fifo_EV                                                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|threshold_reached                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|gen_empty[0].pipe_many_available[1]                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|gen_empty[0].pipe_many_available[2]                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_almost_empty|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|pipe_has_capacity[1]                                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|pipe_has_capacity[2]                                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|pipe_wrreq[1]                                                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|pipe_wrreq[2]                                                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|pipe_wrreq[3]                                                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|pipe_wrreq[4]                                                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_almost_empty|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|pipe_wrreq[5]                                                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|pipe_wrreq[6]                                                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|sync_inst|pipe_wrreq[7]                                                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0|thei_llvm_fpga_pop_token_i1_wt_limpop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_almost_empty|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_almost_empty|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|theloop_admit|out_stall                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|stall_entry_frontStall_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|stall_entry_frontStall_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|i_llvm_fpga_pop_token_i1_wt_limpop_histogram0_in_stall_in_reg0_q[0]                                                                                                                                                                                                                                                                                                                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|i_llvm_fpga_pop_token_i1_wt_limpop_histogram0_in_stall_in_reg1_q[0]                                                                                                                                                                                                                                                                                                                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|i_llvm_fpga_pop_token_i1_wt_limpop_histogram0_out_valid_out_reg0_q[0]                                                                                                                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B0_runOnce|thebb_histogram_B0_runOnce_stall_region|i_llvm_fpga_pop_token_i1_wt_limpop_histogram0_out_valid_out_reg1_q[0]                                                                                                                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late                                                                                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late_two                                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thehistogram_B1_start_merge|thehistogram_B1_start_merge_storage|thehistogram_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|threshold_reached                                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|stall_entry_frontAlmostEmpty_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|stall_entry_frontAlmostEmpty_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|inc[1]           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|dec[1]           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cnt[2]           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cnt[3]           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cnt[0]           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cnt[1]           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|fast_incr_decr_counter|incr_hi                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|fast_incr_decr_counter|decr_hi                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cz[1]            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cz[2]            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|fast_incr_decr_counter|lo_wrap_7_0                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|fast_incr_decr_counter|mid                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|fast_incr_decr_counter|hi_eq_zero_and_mid                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst|GEN_PULSE_EXTENDER.count[4]                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|fast_incr_decr_counter|lo_prev[2]                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|fast_incr_decr_counter|aux                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|fast_incr_decr_counter|count_at_target                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|fast_incr_decr_counter|lo_helper[1]                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|fast_incr_decr_counter|lo[1]                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|fast_incr_decr_counter|lo[0]                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|fast_incr_decr_counter|lo[2]                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|fast_incr_decr_counter|lo_helper[0]                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|fast_incr_decr_counter|threshold_reached                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[3] ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[2] ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid_5_6             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[0] ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[1] ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.upper_zeros         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|stall_out_reg_0_q[0]                                                                                                                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|stall_out_reg_1_q[0]                                                                                                                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|theloop_admit|thread_table[0]                                                                                                                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|theloop_admit|out_valid                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[0][1]                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[1][1]                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[2][1]                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|redist1_sync_together25_in_i_valid_2_delay_0[0]                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|redist1_sync_together25_in_i_valid_2_q[0]                                                                                                                                                                                                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|redist2_sync_together25_in_i_valid_3_q[0]                                                                                                                                                                                                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|valid_fanout_reg0_q[0]                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|valid_before_fifo_q[0]                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x_in_i_stall_reg0_q[0]                                                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x_in_i_stall_reg1_q[0]                                                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|stall_in_pipe[1]                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|stall_in_pipe[2]                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram0|ms.acl_mid_speed_fifo_inst|read_from_fifo_EV                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x_out_o_valid_reg0_q[0]                                                                                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x_out_o_valid_reg1_q[0]                                                                                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|gen_not_stall[0].pipe_not_stall[1]                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|gen_not_stall[0].pipe_not_stall[2]                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|stall_in_pipe[1]                                                                                                                                                                                                                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|stall_in_pipe[2]                                                                                                                                                                                                                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|read_from_fifo_EV                                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo[1]                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|threshold_reached                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|gen_empty[0].pipe_many_available[1]                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|gen_empty[0].pipe_many_available[2]                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|pipe_has_capacity[1]                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|pipe_has_capacity[2]                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|pipe_wrreq[1]                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|pipe_wrreq[2]                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|pipe_wrreq[3]                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|pipe_wrreq[4]                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|pipe_wrreq[5]                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|pipe_wrreq[6]                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|sync_inst|pipe_wrreq[7]                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.o_stall_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.o_stall_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.o_stall_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.o_stall_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.o_stall_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.o_stall_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.o_stall_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.o_stall_inst|threshold_reached                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_in_stall_in_reg0_q[0]                                                                                                                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_in_stall_in_reg1_q[0]                                                                                                                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_out_valid_out_reg0_q[0]                                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_out_valid_out_reg1_q[0]                                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|threshold_reached                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|threshold_reached                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_rdack_inst|GEN_STAGES.pipe[0][0]                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_full_inst|threshold_reached                                                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst|GEN_PULSE_EXTENDER.count[5]                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst|GEN_PULSE_EXTENDER.count[6]                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[6]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[7]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[8]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_incr_EV                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[3]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist13_i_unnamed_histogram35_q_10|delays[0][0]                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist13_i_unnamed_histogram35_q_10|delays[1][0]                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist13_i_unnamed_histogram35_q_10|delays[2][0]                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist13_i_unnamed_histogram35_q_10|delays[3][0]                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist13_i_unnamed_histogram35_q_10|delays[4][0]                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist13_i_unnamed_histogram35_q_10|delays[5][0]                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[2]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist13_i_unnamed_histogram35_q_10|delays[6][0]                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist13_i_unnamed_histogram35_q_10|delays[7][0]                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist13_i_unnamed_histogram35_q_10|delays[8][0]                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist13_i_unnamed_histogram35_q_10|delays[9][0]                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|before_fifo_2_x_q[0]                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[5]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[6]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[7]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[8]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[1]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|m20k_addr_b_clock_en_EV                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[3]                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[2]                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[1]                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                       ;        ;
; histogram_inst|histogram_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[0]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.upper_zeros                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|fast_incr_decr_counter|lo_helper[0]                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|fast_incr_decr_counter|lo_helper[1]                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[4]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|inc[1]               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|dec[1]               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cnt[2]               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cnt[3]               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cnt[0]               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cnt[1]               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|fast_incr_decr_counter|incr_hi                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|fast_incr_decr_counter|decr_hi                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cz[1]                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst|cz[2]                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[3]                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|fast_incr_decr_counter|lo_wrap_7_0                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|fast_incr_decr_counter|mid                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|fast_incr_decr_counter|hi_eq_zero_and_mid                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|fast_incr_decr_counter|lo_prev[2]                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|fast_incr_decr_counter|aux                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|fast_incr_decr_counter|lo[1]                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|full                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|data_unreg_clock_en_pre[5]                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|data_unreg_clock_en[5]                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist9_i_llvm_fpga_pop_coalesce_i1_histogram_b2_current_iter_isreal_histogram0_i_llvm_fpga_pop_coalesce_i1_histogram_b2_current_iter_isreal_histogram4_mux_x_q_1_q[0]                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[2]                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|data_unreg_clock_en_pre[0]                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|data_unreg_clock_en[0]                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|data_unreg[0][0]                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|data_unreg[5][0]                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|data_unreg_select[4]                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|data_unreg_clock_en_pre[4]                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|data_unreg_clock_en[4]                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|data_unreg[4][0]                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|data_unreg_select[3]                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|data_unreg_clock_en_pre[3]                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[1]                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|data_unreg_clock_en[3]                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|data_unreg[3][0]                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|data_unreg_select[2]                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|data_unreg_clock_en_pre[2]                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|data_unreg_clock_en[2]                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|data_unreg[2][0]                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|data_unreg_select[1]                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|occ[5]~reg0                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|occ[4]~reg0                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|occ[3]~reg0                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[0]                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|occ[2]~reg0                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|valid_fanout_reg3_q[0]                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|occ[0]~reg0                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|occ[1]~reg0                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|data_unreg_clock_en_pre[1]                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|data_unreg_clock_en[1]                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|data_unreg[1][0]                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|valid_fanout_reg4_q[0]                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|stall_in_pipe[1]                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|stall_in_pipe[2]                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[4]                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|stall_in_prev                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram0_i_llvm_fpga_push_i1_histogram_b2_next_iter_isreal_push_histogram1_x|llreg.acl_low_latency_fifo_inst|data_out_unreg_select                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|thread_is_exiting                                                                                                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|tt_ptr_exit[2]                                                                                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|tt_ptr_exit[1]                                                                                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|exit_table[3]                                                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|exit_table[2]                                                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|exit_table[1]                                                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|exit_table[6]                                                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|exit_table[4]                                                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[3]                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|exit_table[5]                                                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|out_dummy                                                                                                                                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[0][0]                                                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[1][0]                                                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[2][0]                                                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist17_i_llvm_fpga_dummy_thread_histogram_b2_dummy_histogram2_out_dummy_out_5_delay_0[0]                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist17_i_llvm_fpga_dummy_thread_histogram_b2_dummy_histogram2_out_dummy_out_5_delay_1[0]                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist17_i_llvm_fpga_dummy_thread_histogram_b2_dummy_histogram2_out_dummy_out_5_delay_2[0]                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist17_i_llvm_fpga_dummy_thread_histogram_b2_dummy_histogram2_out_dummy_out_5_delay_3[0]                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist17_i_llvm_fpga_dummy_thread_histogram_b2_dummy_histogram2_out_dummy_out_5_q[0]                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[2]                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[31]                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|valid_fanout_reg1_q[0]                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i1_unnamed_histogram2_histogram11|thei_llvm_fpga_ffwd_source_i1_unnamed_histogram2_histogram1|source_NO_SHIFT_REG[0]                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[32]                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[32]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|portadatain_reg[0]                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[0]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[0]                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[0]                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[1]                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[0]                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|portadatain_reg[1]                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[1]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[1]                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_out_reg[1]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[1]                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[1]                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|portadatain_reg[2]                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[2]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[2]                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[0]                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_out_reg[2]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[2]                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[2]                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|portadatain_reg[3]                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[3]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[3]                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_out_reg[3]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[3]                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[3]                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[4]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[4]                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[4]                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[4]                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[0]                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[0]                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[4]                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[4]                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[5]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[5]                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[5]                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[1]                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[1]                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[5]                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[5]                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[6]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[6]                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[6]                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[2]                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[2]                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[6]                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[6]                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[7]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[7]                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[7]                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[3]                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[3]                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[7]                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[7]                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[8]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[8]                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[8]                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[4]                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[4]                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[8]                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[8]                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[9]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[9]                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[9]                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[5]                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[5]                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[9]                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[9]                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[10]                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[10]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[10]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[6]                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[6]                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[10]                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[10]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[11]                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[11]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[11]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[7]                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[7]                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[11]                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[11]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[12]                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[12]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[12]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[8]                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[8]                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[12]                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[12]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[13]                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[13]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[13]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[9]                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[9]                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[13]                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[13]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[14]                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[14]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[14]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[10]                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[10]                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[14]                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[14]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[15]                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[15]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[15]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[11]                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[11]                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[15]                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[15]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[16]                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[16]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[16]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[12]                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[12]                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[16]                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[16]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[17]                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[17]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[17]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[13]                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[13]                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[17]                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[17]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[18]                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[18]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[18]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[14]                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[14]                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[18]                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[18]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[19]                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[19]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[19]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[15]                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[15]                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[19]                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[19]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[20]                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[20]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[20]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[16]                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[16]                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[20]                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[20]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[21]                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[21]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[21]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[17]                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[17]                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[21]                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[21]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[22]                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[22]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[22]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[18]                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[18]                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[22]                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[22]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[23]                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[23]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[23]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[19]                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[19]                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[23]                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[23]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[24]                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|fast_incr_decr_counter|INCR_DECR.HIGH_CAPACITY.hi[3]                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[24]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[24]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[20]                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[20]                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[24]                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[24]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[25]                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[25]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[25]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[21]                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|fast_incr_decr_counter|INCR_DECR.HIGH_CAPACITY.hi[2]                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[21]                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[25]                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[25]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[26]                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[26]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[26]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[22]                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[22]                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[26]                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[26]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|fast_incr_decr_counter|INCR_DECR.mid_5_6                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[27]                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[27]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[27]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[23]                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[23]                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[27]                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[27]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[28]                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[28]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[28]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|fast_incr_decr_counter|INCR_DECR.HIGH_CAPACITY.hi[0]                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[24]                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[24]                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[28]                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[28]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[29]                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[29]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[29]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[25]                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[25]                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[29]                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|fast_incr_decr_counter|INCR_DECR.HIGH_CAPACITY.hi[1]                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[29]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[30]                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[30]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[30]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[26]                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[26]                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[30]                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[30]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_prev[31]                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_in_mux[31]                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|fast_incr_decr_counter|INCR_DECR.mid[1]                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[2]                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[1]                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|state[0]                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[31]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[27]                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[27]                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[31]                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[31]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist12_bgTrunc_i_fpga_indvars_iv_next_histogram33_sel_x_b_1_q[32]                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|fast_incr_decr_counter|INCR_DECR.lo[1]                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|portadatain_reg[28]                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[2]                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|advance_write_addr                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[1]                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[0]                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|ram_wr_en                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[28]                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|data_out_clock_en                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|sel_data_in                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[1]                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|fast_incr_decr_counter|INCR_DECR.lo_3_0                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo[0]                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.mid[0]                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|threshold_reached                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|valid_fanout_reg19_q[0]                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|valid_fanout_reg20_q[0]                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|stall_in_pipe[1]                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|stall_in_pipe[2]                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|occ_gte_two_E                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|fast_incr_decr_counter|INCR_DECR.mid[0]                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|sel_new_data_E                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|sel_new_data                                                                                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram0_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1_x|llram.acl_latency_one_ram_fifo_inst|sel_ram_data_out                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|valid_fanout_reg2_q[0]                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[0]                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[1]                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[2]                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[3]                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[4]                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[5]                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|fast_incr_decr_counter|INCR_DECR.mid[2]                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[6]                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[7]                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[8]                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[9]                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[10]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[11]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[12]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[13]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[14]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[15]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|fast_incr_decr_counter|INCR_DECR.upper_zeros                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[16]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[17]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[18]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[19]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[20]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[21]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[22]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[23]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[24]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[25]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|fast_incr_decr_counter|INCR_DECR.lo[0]                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[26]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[27]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[28]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[29]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[30]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[0]                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[0]                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[1]                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[1]                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[2]                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|fast_incr_decr_counter|INCR_DECR.count_at_target                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[2]                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[3]                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[3]                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[4]                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[4]                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[5]                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[5]                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[6]                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[6]                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[7]                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_full_detector|fast_incr_decr_counter|threshold_reached                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[7]                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[8]                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[8]                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[9]                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[9]                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[10]                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[10]                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[11]                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[11]                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[12]                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[3]  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[12]                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[13]                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[13]                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[14]                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[14]                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[15]                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[15]                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[16]                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[16]                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[17]                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[2]  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[17]                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[18]                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[18]                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[19]                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[19]                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[20]                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[20]                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[21]                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[21]                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[22]                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid_5_6              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[22]                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[23]                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[23]                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[24]                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[24]                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[25]                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[25]                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[26]                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[26]                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[27]                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[0]  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[27]                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[28]                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[28]                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[29]                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[29]                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[0]                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[0]                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[65]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[1]                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[1]  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[1]                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[66]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[2]                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[2]                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[67]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[3]                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[3]                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[68]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[4]                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[4]                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[69]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[5]                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[5]                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[70]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[6]                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[6]                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[71]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[7]                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[7]                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[72]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[8]                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[8]                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[73]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[9]                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[9]                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[74]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[10]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[10]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[75]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[11]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[11]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[76]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[12]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[12]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[77]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[13]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[13]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[78]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[14]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[14]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[79]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[15]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[15]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[80]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[16]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[16]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[81]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[17]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[17]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[82]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.upper_zeros          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[18]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[18]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[83]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[19]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[19]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[84]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[20]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[20]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[85]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[21]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[21]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[86]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[22]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[22]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[87]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[23]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[23]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[88]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[24]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[24]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[89]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[25]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[25]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[90]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[26]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[26]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[91]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[27]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[27]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[92]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[28]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[28]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[93]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[29]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[29]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[95]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[31]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[31]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|i_unnamed_histogram5_o[33]                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_in_i_stall_reg0_q[0]                                                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][0]                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_in_i_stall_reg1_q[0]                                                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[94]                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg0_q[30]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_data_1_tpl_reg1_q[30]                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist0_sync_together20_aunroll_x_in_c1_eni1_2_tpl_1_q[30]                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist3_i_smax_histogram7_vt_select_30_b_1_q[30]                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist2_i_unnamed_histogram9_vt_select_31_b_1_q[31]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram3_histogram1|source_NO_SHIFT_REG[32]                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|i_fpga_indvars_iv_replace_phi_histogram11_q[32]                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|exit_table[0]                                                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist15_i_llvm_fpga_forked_histogram_b2_forked_histogram3_out_buffer_out_5_q[0]                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delayed_i_stall_inst|GEN_STAGES.pipe[0][0]                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|valid_fanout_reg2_q[0]                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|et_ptr_read[1]                                                                                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|et_ptr_read[2]                                                                                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|et_ptr_read[0]                                                                                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|tt_ptr_exit[0]                                                                                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|thread_table[0]                                                                                                                                                                                                                                                                                                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|latency_counter_upstream_data_latency|pipe[1]                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|latency_counter_upstream_data_latency|pipe[2]                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|tt_ptr_read[0]                                                                                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|tt_ptr_read[2]                                                                                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delayed_i_stall_inst|GEN_STAGES.pipe[1][0]                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|tt_ptr_read[1]                                                                                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|tt_ptr_admit_ahead[2]                                                                                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|tt_ptr_admit_ahead[1]                                                                                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|tt_ptr_admit_ahead[0]                                                                                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[1]                                                                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[2]                                                                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[3]                                                                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[4]                                                                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|latency_counter_upstream_empty|pipe[5]                                                                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|stall_entry_frontEmpty_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|stall_entry_frontEmpty_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[3]                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[2]                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[1]                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.upper_zeros                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|down_empty_decr_inst|GEN_STAGES.pipe[0][0]                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_valid_reg0_q[0]                                                                                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x_out_o_valid_reg1_q[0]                                                                                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist1_sync_together20_aunroll_x_in_i_valid_2_delay_0[0]                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|redist1_sync_together20_aunroll_x_in_i_valid_2_q[0]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_histograms_c1_enter_histogram0_aunroll_x|valid_fanout_reg0_q[0]                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|valid_before_fifo_q[0]                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached                                                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x_in_i_stall_reg0_q[0]                                                                                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x_in_i_stall_reg1_q[0]                                                                                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|stall_in_pipe[1]                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|stall_in_pipe[2]                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_histograms_c1_exit_histogram0|ms.acl_mid_speed_fifo_inst|read_from_fifo_EV                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x_out_o_valid_reg0_q[0]                                                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|i_sfc_s_c1_in_wt_entry_histograms_c1_enter_histogram4_aunroll_x_out_o_valid_reg1_q[0]                                                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late                                                                                                                                                                                                                                                                                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late_two                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|stall_entry_frontStall_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|stall_entry_frontStall_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thehistogram_B2_merge|thehistogram_B2_merge_storage|thehistogram_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|threshold_reached                                                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|stall_entry_frontAlmostEmpty_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|stall_entry_frontAlmostEmpty_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|threshold_reached                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|out_stall                                                                                                                                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|fork_latency_match|pipe[0][0]                                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|fork_latency_match|pipe[1][0]                                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|fork_latency_match|pipe[2][0]                                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|fork_latency_match|pipe[3][0]                                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist14_i_llvm_fpga_forked_histogram_b2_forked_histogram3_out_buffer_out_4_delay_0[0]                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist14_i_llvm_fpga_forked_histogram_b2_forked_histogram3_out_buffer_out_4_delay_1[0]                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist14_i_llvm_fpga_forked_histogram_b2_forked_histogram3_out_buffer_out_4_delay_2[0]                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist14_i_llvm_fpga_forked_histogram_b2_forked_histogram3_out_buffer_out_4_q[0]                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist21_i_histogram_b2_current_iter_isspec_histogram5_q_11|delays[0][0]                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist21_i_histogram_b2_current_iter_isspec_histogram5_q_11|delays[1][0]                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist21_i_histogram_b2_current_iter_isspec_histogram5_q_11|delays[2][0]                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist21_i_histogram_b2_current_iter_isspec_histogram5_q_11|delays[3][0]                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist21_i_histogram_b2_current_iter_isspec_histogram5_q_11|delays[4][0]                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist21_i_histogram_b2_current_iter_isspec_histogram5_q_11|delays[5][0]                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist21_i_histogram_b2_current_iter_isspec_histogram5_q_11|delays[6][0]                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist21_i_histogram_b2_current_iter_isspec_histogram5_q_11|delays[7][0]                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist21_i_histogram_b2_current_iter_isspec_histogram5_q_11|delays[8][0]                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist21_i_histogram_b2_current_iter_isspec_histogram5_q_11|delays[9][0]                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist21_i_histogram_b2_current_iter_isspec_histogram5_q_11|delays[10][0]                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|fast_incr_decr_counter|lo[0]                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|fast_incr_decr_counter|lo[2]                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|fast_incr_decr_counter|count_at_target                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_full_detector|fast_incr_decr_counter|threshold_reached                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[3]     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[2]     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid_5_6                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[0]     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[1]     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.upper_zeros             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|stall_out_reg_0_q[0]                                                                                                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|stall_out_reg_1_q[0]                                                                                                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|out_valid                                                                                                                                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[0][1]                                                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[1][1]                                                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[2][1]                                                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist1_sync_together87_aunroll_x_in_i_valid_3_delay_0[0]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist1_sync_together87_aunroll_x_in_i_valid_3_delay_1[0]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist1_sync_together87_aunroll_x_in_i_valid_3_q[0]                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist2_sync_together87_aunroll_x_in_i_valid_4_q[0]                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist3_sync_together87_aunroll_x_in_i_valid_7_delay_0[0]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist3_sync_together87_aunroll_x_in_i_valid_7_delay_1[0]                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist3_sync_together87_aunroll_x_in_i_valid_7_q[0]                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist4_sync_together87_aunroll_x_in_i_valid_13|delays[0][0]                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist4_sync_together87_aunroll_x_in_i_valid_13|delays[1][0]                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist4_sync_together87_aunroll_x_in_i_valid_13|delays[2][0]                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist4_sync_together87_aunroll_x_in_i_valid_13|delays[3][0]                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist4_sync_together87_aunroll_x_in_i_valid_13|delays[4][0]                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist4_sync_together87_aunroll_x_in_i_valid_13|delays[5][0]                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|valid_fanout_reg0_q[0]                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter102_histogram0_aunroll_x|redist0_valid_fanout_reg0_q_1_q[0]                                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|valid_before_fifo_q[0]                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst|GEN_PULSE_EXTENDER.count[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|prefetch_clock_en                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x_out_c0_exit12_2_tpl_reg0_q[0]                                                                                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x_out_c0_exit12_2_tpl_reg1_q[0]                                                                                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached                                                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x_in_i_stall_reg0_q[0]                                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x_in_i_stall_reg1_q[0]                                                                                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|stall_in_pipe[1]                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|stall_in_pipe[2]                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                      ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit12_histogram0|ms.acl_mid_speed_fifo_inst|read_from_fifo_EV                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x_out_o_valid_reg0_q[0]                                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_sfc_s_c0_in_for_body_histograms_c0_enter102_histogram1_aunroll_x_out_o_valid_reg1_q[0]                                                                                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delayed_side_incr_inst|GEN_STAGES.pipe[0][0]                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|threshold_reached                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst|threshold_reached                                                                                                                                                                                                                                              ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                             ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][0]                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|threshold_reached                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|stall_entry_frontStall_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|stall_entry_frontStall_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge|thehistogram_B3_merge_storage|thehistogram_B3_merge_storage|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|stall_entry_frontValid_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|stall_entry_frontValid_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|threshold_reached                                                                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|threshold_reached                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|i_iowr_bl_return_histogram_unnamed_histogram7_histogram0_in_i_stall_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|i_iowr_bl_return_histogram_unnamed_histogram7_histogram0_in_i_stall_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                    ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|delayed_i_stall_inst|GEN_STAGES.pipe[0][0]                                                                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|delayed_i_stall_inst|GEN_STAGES.pipe[1][0]                                                                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram7_histogram0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|delayed_i_stall_inst|GEN_STAGES.pipe[2][0]                                                                                                                                                                                                                                                                     ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|i_iowr_bl_return_histogram_unnamed_histogram7_histogram0_out_o_valid_reg0_q[0]                                                                                                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|i_iowr_bl_return_histogram_unnamed_histogram7_histogram0_out_o_valid_reg1_q[0]                                                                                                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|upstream_fifo|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_almost_full|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_almost_full|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_almost_full|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_almost_full|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_almost_full|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_almost_full|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_early_valid|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_early_valid|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_early_valid|INCR_DECR.mid[0]                                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_early_valid|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_early_valid|INCR_DECR.count_at_target                                                                                                                                                                                                                                                                  ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_early_valid|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_early_valid|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_early_valid|threshold_reached                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_read_m2                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_read_m1                                                                                                                                                                                                                                                                                                ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_read                                                                                                                                                                                                                                                                                                   ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_almost_full|INCR_DECR.lo[1]                                                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|backedge_fifo_almost_full|threshold_reached                                                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|desync_inst|gen_full[1].pipe_has_capacity[1]                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|desync_inst|gen_full[1].pipe_has_capacity[2]                                                                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                        ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram1_histogram2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                            ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.count_at_target                                                                                                                                                                                                               ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                         ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                          ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                           ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                                                                                                                                                                                                                 ;        ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|downstream_fifo|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                                                                                      ;        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------------+
; RES-30133 - Embedded Memory Blocks with Initialized Content That Might be Affected by Spurious Writes ;
+-------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; LNT-30023 - Reset Nets with Polarity Conflict ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------+
; RES-30132 - Registers May Not Be Properly Reset ;
+-------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------+
; TMC-20052 - Paths with Post Synthesis Inferred Latches ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------+
; FLP-10500 - Non Driving Top Level Inputs Found ;
+------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; LNT-50006 - DSP Control Signal Registers Reset Mode Mismatch ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		DSP_HFN_Threshold = 500
+---------------------------------------------------+
; TMC-20053 - DSP Inputs Driven by High Fan-Out Net ;
+---------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------+
; TMC-20500 - Hierarchical Tree Duplication was Shallower than Possible ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------------------+
; TMC-20501 - Hierarchical Tree Duplication was Shallower than Requested ;
+------------------------------------------------------------------------+


