Source Block: zipcpu/rtl/core/idecode.v@648:664@HdlStmProcess
	end else begin
		assign o_pipe = 1'b0;
	end endgenerate

	initial	r_valid = 1'b0;
	always @(posedge i_clk)
		if (i_reset)
			r_valid <= 1'b0;
		else if (i_ce)
			r_valid <= ((i_pf_valid)||(o_phase))&&(!o_ljmp);
		else if (!i_stalled)
			r_valid <= 1'b0;

	assign	o_valid = r_valid;


	assign	o_I = { {(32-22){r_I[22]}}, r_I[21:0] };

Diff Content:
- 657 			r_valid <= ((i_pf_valid)||(o_phase))&&(!o_ljmp);
+ 657 			r_valid <= ((pf_valid)||(o_phase))&&(!o_ljmp);

Clone Blocks:
