 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : tpu_top
Version: G-2012.06-SP5
Date   : Sat Jan  6 12:34:31 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: srstn (input port clocked by clk)
  Endpoint: systolic/clk_gate_matrix_mul_2D_reg_3__6__1/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  tpu_top            140000                saed32hvt_ss0p95v125c
  systolic_ARRAY_SIZE8_SRAM_DATA_WIDTH32_DATA_WIDTH8
                     140000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  1.5050     1.5050 r
  srstn (in)                                            0.0000     1.5050 r
  systolic/srstn (systolic_ARRAY_SIZE8_SRAM_DATA_WIDTH32_DATA_WIDTH8)
                                                        0.0000     1.5050 r
  systolic/U5057/Y (AND2X1_HVT)                         0.0639     1.5689 r
  systolic/U4762/Y (NAND2X2_HVT)                        0.1231     1.6920 f
  systolic/U4761/Y (AO21X1_HVT)                         0.1205     1.8125 f
  systolic/U5111/Y (AO21X1_HVT)                         0.1480     1.9605 f
  systolic/clk_gate_matrix_mul_2D_reg_3__6__1/EN (SNPS_CLOCK_GATE_HIGH_systolic_ARRAY_SIZE8_SRAM_DATA_WIDTH32_DATA_WIDTH8_mydesign_100)
                                                        0.0000     1.9605 f
  systolic/clk_gate_matrix_mul_2D_reg_3__6__1/latch/D (LATCHX1_HVT)
                                                        0.0000     1.9605 f
  data arrival time                                                1.9605

  clock clk' (rise edge)                                1.5050     1.5050
  clock network delay (ideal)                           0.0000     1.5050
  systolic/clk_gate_matrix_mul_2D_reg_3__6__1/latch/CLK (LATCHX1_HVT)
                                                        0.0000     1.5050 r
  time borrowed from endpoint                           0.4555     1.9605
  data required time                                               1.9605
  --------------------------------------------------------------------------
  data required time                                               1.9605
  data arrival time                                               -1.9605
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0000

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                      1.5050   
  library setup time                                   -0.1158   
  --------------------------------------------------------------
  max time borrow                                       1.3892   
  actual time borrow                                    0.4555   
  --------------------------------------------------------------


1
