$date
	Sun Oct 23 09:52:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#108883
b10001 !
1"
#108886
b10001 &
b10001 %
1$
#108887
0"
#108890
b110100 &
b110100 %
#108894
b11010 &
b11010 %
#108898
b1101 &
b1101 %
#108902
b101000 &
b101000 %
#108906
b10100 &
b10100 %
#108910
b1010 &
b1010 %
#108914
b101 &
b101 %
#108918
b10000 &
b10000 %
#108922
b1000 &
b1000 %
#108926
b100 &
b100 %
#108930
b10 &
b10 %
#108934
b1 &
1#
b1 %
#108938
b0 &
b0 %
0#
0$
#1156866
b10111 &
b10111 %
1$
b10111 !
1"
#1156867
0"
#1156870
b1000110 &
b1000110 %
#1156874
b100011 &
b100011 %
#1156878
b1101010 &
b1101010 %
#1156882
b110101 &
b110101 %
#1156886
b10100000 &
b10100000 %
#1156890
b1010000 &
b1010000 %
#1156894
b101000 &
b101000 %
#1156898
b10100 &
b10100 %
#1156902
b1010 &
b1010 %
#1156906
b101 &
b101 %
#1156910
b10000 &
b10000 %
#1156914
b1000 &
b1000 %
#1156918
b100 &
b100 %
#1156922
b10 &
b10 %
#1156926
b1 &
1#
b1 %
#1156930
b0 &
b0 %
0#
0$
#2094306
b10000 &
b10000 %
1$
b10000 !
1"
#2094307
0"
#2094310
b1000 &
b1000 %
#2094314
b100 &
b100 %
#2094318
b10 &
b10 %
#2094322
b1 &
b1 %
1#
#2094326
b0 &
0#
b0 %
0$
#4500012
