$date
   Fri Mar 28 06:04:25 2025 UTC
$end
$version
    MyHDL 0.11.51
$end
$timescale
    1ns
$end

  $scope module and_bench $end
    $var reg 1 ! a $end
    $var reg 1 " b $end
    $var reg 1 # c $end
    $scope module and_inst $end
      $var reg 1 ! a $end
      $var reg 1 " b $end
      $var reg 1 # c $end
    $upscope $end
  $upscope $end

$enddefinitions $end

$dumpvars
0!
0"
0#
$end
#10
1"
#20
1!
0"
#30
1"
1#
#40
