From 52eb48ea722f05ae4d4808f368e2996617a51356 Mon Sep 17 00:00:00 2001
From: wdc <wdc@rock-chips.com>
Date: Mon, 21 Jul 2014 14:52:29 +0800
Subject: [PATCH] 312x: add saradc dts

---
 arch/arm/boot/dts/rk312x.dtsi | 16 +++++++++++++++-
 1 file changed, 15 insertions(+), 1 deletion(-)

diff --git a/arch/arm/boot/dts/rk312x.dtsi b/arch/arm/boot/dts/rk312x.dtsi
index 33ba15e2d7ba..5cc92dae68e5 100755
--- a/arch/arm/boot/dts/rk312x.dtsi
+++ b/arch/arm/boot/dts/rk312x.dtsi
@@ -17,6 +17,7 @@
 		i2c0 = &i2c0;
 		i2c1 = &i2c1;
 		i2c2 = &i2c2;
+		i2c3 = &i2c3;
 	//	spi0 = &spi0;
 	};
 
@@ -133,7 +134,7 @@
 		dmas = <&pdma 4>, <&pdma 5>;
 		#dma-cells = <2>;
 		pinctrl-names = "default";
-	//	pinctrl-0 = <&uart1_xfer>;
+	//	pinctrl-0 = <&uart1_xfer &uart1_cts &uart1_rts>;
 		status = "disabled";
 	};
 
@@ -221,6 +222,19 @@
 		status = "disabled";
 	};
 
+	adc: adc@2006c000 {
+		compatible = "rockchip,saradc";
+		reg = <0x2006c000 0x100>;
+		interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
+		#io-channel-cells = <1>;
+		io-channel-ranges;
+		rockchip,adc-vref = <1800>;
+		clock-frequency = <1000000>;
+		//clocks = <&clk_saradc>, <&clk_gates7 1>;
+		//clock-names = "saradc", "pclk_saradc";
+		status = "disabled";
+	};
+
 	pwm0: pwm@20050000 {
 		compatible = "rockchip,rk-pwm";
 		reg = <0x20050000 0x10>;
-- 
2.35.3

