`include "defines.v"
module i_uartTrans(
		// input bit-stream
		input [1:0] stateReg, stateNext,	// current and next states
		input [2:0] nReg, nNext,		// counter
		input tx, txDoneTick,
		input		 txReg, txNext,	// current bit being transferred
		input [3:0] sReg, sNext,		//	counter
		input clk, reset, sTick, txStart,
		input [7:0] bReg, bNext,		// perhaps keeps data to be sent
		input [`dataBits-1 :0] din
);

assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 51)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 51)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 51)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (txReg) |-> tx);
assert property(@(posedge clk) (tx) |-> txReg);
assert property(@(posedge clk) (txNext ##1 1) |-> tx);
assert property(@(posedge clk) (txNext ##1 1) |-> txReg);
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 19)) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 18)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 18)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 18)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 18)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 18)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 9)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 9)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 9)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 9)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 9)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 8)) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((sNext >= 10) && (sNext <= 15)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 6)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 6)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 4)) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 4)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 4)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 10) ##4 1) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((sReg >= 11) && (sReg <= 15)) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 6)) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 6)) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((din >= 187) && (din <= 255)) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((nNext == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 1)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 1)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 10)) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 10)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 1) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##3 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##4 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10)) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 10) ##2 1) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 1) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 1) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 1) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 1) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 1) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 1) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 1) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 1) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg >= 9) && (sReg <= 12)) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 12)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 5)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sReg >= 8) && (sReg <= 11) ##1 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((sReg >= 8) && (sReg <= 11) ##2 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((sReg >= 8) && (sReg <= 11)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((sReg >= 8) && (sReg <= 11) ##1 1) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((sNext >= 8) && (sNext <= 11) ##1 1) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 2)) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((sNext >= 12) && (sNext <= 15)) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((din >= 62) && (din <= 126)) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) ((sNext >= 3) && (sNext <= 6)) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 6)) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((din >= 127) && (din <= 186)) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((din >= 0) && (din <= 61)) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 101) ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 101) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 101) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 101) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 52) ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 52) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (bReg >= 0) && (bReg <= 81)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 7) ##1 (bNext >= 0) && (bNext <= 81)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 2) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 52) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 52) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg >= 1) && (nReg <= 2) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 47) ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 52) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 52) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 47) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 43) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 52) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 52) && (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 36) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (bReg >= 0) && (bReg <= 56)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 47) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 43) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 18) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 18) ##3 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 52)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 34) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 47) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 25) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (bNext >= 0) && (bNext <= 56)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 25) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 18) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 34) && (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 18) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 208) && (din <= 255)) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 27) && (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 18) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (bReg >= 0) && (bReg <= 27)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 18) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nReg >= 2) && (nReg <= 3)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext >= 2) && (nNext <= 3)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 9) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 9)) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 27) && (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 9) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 18) && (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((din >= 209) && (din <= 255)) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 9)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 9)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 9) ##3 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((nNext == 7) ##1 (bNext >= 0) && (bNext <= 27)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 19) && (bNext <= 60)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (tx ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) (txReg ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 19) && (bNext <= 60)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (txReg ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) (tx ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) (txNext ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) (txReg ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (tx ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (tx ##3 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) (txReg ##3 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) (tx ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) (txReg ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) (txNext ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) (txReg ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) (tx ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) (txReg ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (tx ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (txNext ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (txNext ##3 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 9) && (bNext <= 27)) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((bReg >= 9) && (bReg <= 27)) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((din >= 38) && (din <= 83)) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (tx ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (tx ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) (txReg ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) (txReg ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (txReg ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) (tx ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) (txNext ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) (txNext ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (txNext ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) && txReg ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) && tx ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) && txReg ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) && tx ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nReg == 7) && txReg) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) (txNext ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) (txNext ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (txNext ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 tx) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 txReg) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 txReg) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 tx) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) && txNext ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) && txNext ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nReg == 7) && txNext) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 13) && (sNext <= 15)) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((sNext >= 13) && (sNext <= 15)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((sReg >= 13) && (sReg <= 15)) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((nNext == 7) ##1 txNext) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 txNext) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 13) && (sNext <= 15)) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((sNext >= 13) && (sNext <= 15)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((sReg >= 13) && (sReg <= 15)) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((din >= 38) && (din <= 80)) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 7)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 8) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg >= 1) && (sReg <= 3) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sReg >= 1) && (sReg <= 3)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sNext >= 1) && (sNext <= 3)) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((nNext >= 5) && (nNext <= 6)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 10) && (sNext <= 12)) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((sReg >= 10) && (sReg <= 12)) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((sNext >= 10) && (sNext <= 12)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((sReg >= 10) && (sReg <= 12)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((din >= 168) && (din <= 208)) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) ((din >= 166) && (din <= 207)) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 5) ##1 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 5)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 5) ##4 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 5) ##3 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 5) ##3 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 5) ##2 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 5) ##4 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 5) ##1 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 5)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 5) ##2 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((din >= 124) && (din <= 167)) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) ((din >= 81) && (din <= 126)) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) ((nReg == 7) && (sNext >= 6) && (sNext <= 15)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (sNext >= 6) && (sNext <= 15)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (sNext >= 6) && (sNext <= 15)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (sReg >= 6) && (sReg <= 15)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 11) && (bNext <= 27)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((bReg >= 11) && (bReg <= 27)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((din >= 127) && (din <= 165)) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4) ##2 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4) ##3 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4) ##1 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4) ##4 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4) ##1 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4) ##4 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4) ##2 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4) ##3 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4) ##3 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4) ##1 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4) ##4 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4) ##2 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4) ##1 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4) ##4 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4) ##2 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4) ##3 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nNext == 7) ##1 (sNext >= 7) && (sNext <= 15)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((din >= 84) && (din <= 123)) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) ((sReg >= 4) && (sReg <= 7) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 5) && (bReg <= 13)) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((bNext >= 5) && (bNext <= 13)) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1)) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1)) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##1 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1)) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##1 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) (!txStart ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) && sTick ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 75) && (bNext <= 139)) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 5) ##2 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 5) ##4 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 5) ##3 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 5) ##3 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((din >= 219) && (din <= 255)) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##2 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##2 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((nReg == 0) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg == 0) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg == 0) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg == 0) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg == 0) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg == 0)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((din >= 88) && (din <= 126)) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 5)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 5) ##4 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 5) ##3 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nReg >= 4) && (nReg <= 5) ##4 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nNext >= 4) && (nNext <= 5) ##2 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (sTick ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 5) && (bReg <= 13)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((bNext >= 5) && (bNext <= 13)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##3 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##3 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((nNext == 0) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) (!txStart ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 133) && (din <= 255) && (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##4 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((nNext == 0) ##3 (nNext >= 0) && (nNext <= 1)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (nNext >= 0) && (nNext <= 1) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (nNext >= 0) && (nNext <= 1) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (nNext >= 0) && (nNext <= 1) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (nNext >= 0) && (nNext <= 1) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 7) ##1 !txStart) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 21) && (bNext <= 47)) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) (!txStart && (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) (!txStart && (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg == 7) && txStart) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 73) && (bNext <= 123)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((nNext == 7) ##1 (sReg >= 8) && (sReg <= 15)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 6) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 0) ##1 (nNext == 0) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (nNext == 0) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) (!sTick && (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 54) && (din <= 87)) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) ((nNext == 7) ##1 (din >= 0) && (din <= 131)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 0) ##2 (nNext == 0) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (nNext == 0) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 7) ##1 !sTick) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 198) && (din <= 225)) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) (!sTick ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 !sTick) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((din >= 189) && (din <= 218)) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 6) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 0) ##3 (nNext == 0)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) (!sTick ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 6) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 6) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 6) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 6) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 199) && (din <= 226)) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 6) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 8) && (sReg <= 9)) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sReg >= 8) && (sReg <= 9)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 6) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 6) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 14) && (sReg <= 15)) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 6) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 6) ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 6) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 6) ##3 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 6) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 6) ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 4)) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((sNext >= 3) && (sNext <= 4)) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((sNext >= 3) && (sNext <= 4)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 10)) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sReg >= 9) && (sReg <= 10)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((din >= 0) && (din <= 37)) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) ((sNext >= 3) && (sNext <= 4)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sNext >= 4) && (sNext <= 7) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 11) && (bReg <= 27)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 11) && (bNext <= 27)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 3) && (sNext <= 4)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 6) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 6) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 8) && (sReg <= 9)) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((sNext >= 8) && (sNext <= 9) ##3 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((sReg >= 8) && (sReg <= 9)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((din >= 0) && (din <= 37)) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) ((bNext >= 11) && (bNext <= 27)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((sReg >= 4) && (sReg <= 5)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 9) && (sReg <= 10)) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 10) ##3 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((sReg >= 4) && (sReg <= 5)) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) ((sReg >= 4) && (sReg <= 5) ##1 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((bReg >= 56) && (bReg <= 106)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 143) && (bReg <= 255) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 143) && (bReg <= 255) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((din >= 127) && (din <= 156)) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((nNext == 0) ##3 (bReg >= 138) && (bReg <= 237)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bReg >= 138) && (bReg <= 237)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 8) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((din >= 168) && (din <= 197)) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) ((bNext >= 72) && (bNext <= 106)) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) ((din >= 54) && (din <= 83)) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) ((nNext == 0) ##2 (bNext >= 138) && (bNext <= 237) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 8)) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((nNext == 0) ##2 (bNext >= 138) && (bNext <= 237) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 8)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 8)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 138) && (bNext <= 237)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (stateNext == 2)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (stateNext == 2)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 138) && (bNext <= 237)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 3) ##1 1) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 3) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 3)) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((nNext == 0) ##3 (stateReg == 2)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 255) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (stateReg == 2)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 255) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nReg == 7) && (sReg >= 0) && (sReg <= 5)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 11) && (sReg <= 12)) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sReg >= 11) && (sReg <= 12)) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((sNext >= 11) && (sNext <= 12)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((nNext == 0) ##2 (stateNext == 2) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (stateNext == 2) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sReg >= 0) && (sReg <= 5) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##3 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 5) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sReg >= 0) && (sReg <= 5) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 0) ##2 (stateReg == 2) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (stateNext == 2) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (stateNext == 2) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (stateReg == 2) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext >= 3) && (sNext <= 9) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 157) && (din <= 188)) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((nNext == 0) ##1 (stateReg == 2) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 7) && (sNext >= 0) && (sNext <= 5) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sNext >= 0) && (sNext <= 5) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 0) ##1 (stateReg == 2) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg >= 11) && (sReg <= 12)) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 7)) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 7)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 7)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 7)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 7) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 6) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg >= 10) && (sReg <= 11) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sReg >= 12) && (sReg <= 13)) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((sNext >= 12) && (sNext <= 13)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((din >= 113) && (din <= 138)) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 7) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg >= 1) && (sReg <= 2) ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 6)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 1) && (sNext <= 2)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 6) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg >= 1) && (sReg <= 2)) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((sReg >= 10) && (sReg <= 11)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((din >= 168) && (din <= 255) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 13) && (sReg <= 14)) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) ((bNext >= 105) && (bNext <= 182)) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) ((bReg >= 105) && (bReg <= 182)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((sReg >= 12) && (sReg <= 13)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((sNext >= 13) && (sNext <= 14)) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((sReg >= 13) && (sReg <= 14)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((din >= 226) && (din <= 255)) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) ((bNext >= 3) && (bNext <= 6)) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((nReg == 7) && (sNext >= 10) && (sNext <= 15)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 1)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((nNext == 1)) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) ((nNext == 1)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((nNext == 1)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 1)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg == 1)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 90) && (bNext <= 123)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((din >= 168) && (din <= 255) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((din >= 168) && (din <= 255) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 13) && (sReg <= 14)) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((sReg >= 13) && (sReg <= 14)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((nNext == 1) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg == 1)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 7) ##1 (sNext >= 10) && (sNext <= 15)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((din >= 127) && (din <= 150)) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((nNext == 1) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 1) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg == 1) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((din >= 227) && (din <= 255)) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((nNext == 1) ##3 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((nNext == 2)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((nNext == 1) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 1) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg == 1) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg == 1) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 2)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 2) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg == 2) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg == 2) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 2) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 2) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg == 2) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg == 2) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg == 2) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 2)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 2) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 2) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg == 2) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg == 2) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 2) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg == 2)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 2) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((din >= 170) && (din <= 255) && (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nReg == 1) ##3 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((nNext == 1) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 1) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg == 1) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg == 1) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 8) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 84) && (din <= 112)) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) ((din >= 174) && (din <= 198)) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((nReg == 1) ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nReg == 1) ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((din >= 25) && (din <= 53)) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) ((din >= 209) && (din <= 230)) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) ((bReg >= 32) && (bReg <= 52)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 90) && (bReg <= 113)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 90) && (bNext <= 112)) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) ((din >= 0) && (din <= 27)) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) ((bReg >= 34) && (bReg <= 52)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 139) && (din <= 167)) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sReg >= 0) && (sReg <= 4) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sNext >= 0) && (sNext <= 4) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nReg == 7) && (sNext >= 4) && (sNext <= 9)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) && sTick ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 5) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 141) && (din <= 167)) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) ((nNext == 7) ##1 (sReg >= 4) && (sReg <= 9)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 187) && (din <= 208)) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) ((nNext == 7) && (sReg >= 4) && (sReg <= 9) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sNext >= 4) && (sNext <= 9) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (sNext >= 5) && (sNext <= 10)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sReg >= 5) && (sReg <= 10) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sNext >= 5) && (sNext <= 10) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg == 0)) |-> (sNext >= 0) && (sNext <= 1));
assert property(@(posedge clk) ((sReg == 0)) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) ((bReg >= 188) && (bReg <= 255)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((din >= 28) && (din <= 53)) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) ((sReg == 0)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((din >= 231) && (din <= 255)) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) ((sReg == 0)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((nNext == 4)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((sReg == 0)) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) ((sReg == 0)) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 159) && (bReg <= 202) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 159) && (bReg <= 202) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg == 0) ##1 1) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) ((sNext == 0)) |-> (sNext >= 0) && (sNext <= 1));
assert property(@(posedge clk) ((din >= 120) && (din <= 139)) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) ((sReg == 0) ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sNext == 0)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sReg == 0) ##1 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) ((sReg == 0) ##1 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((bNext >= 188) && (bNext <= 255)) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) ((bNext >= 188) && (bNext <= 255)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((din >= 84) && (din <= 168) && (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 6)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg == 0) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((nNext == 3)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((nNext == 3) ##1 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((nReg == 3)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((nNext == 7) ##1 (sNext >= 2) && (sNext <= 6)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nReg == 3)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 3)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 3)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 143) && (bNext <= 192)) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 192)) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 192)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((sReg == 0) ##3 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((din >= 0) && (din <= 24)) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) ((sReg == 0) ##3 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 0) ##3 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) ((sReg >= 3) && (sReg <= 7) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 3) && (sNext <= 7) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg == 0) ##4 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((nNext == 6) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nReg == 6) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 6) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nReg == 6) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg == 0) ##4 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 192)) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 192)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((din >= 199) && (din <= 216)) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) ((nNext == 7) ##1 (din >= 81) && (din <= 166)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (din >= 81) && (din <= 166)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nReg == 7) && (sNext >= 11) && (sNext <= 15)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 16) && (bReg <= 32)) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((sNext >= 3) && (sNext <= 7) ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 255)) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 255)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((din >= 99) && (din <= 119)) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) ((din >= 217) && (din <= 235)) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) ((bNext >= 8) && (bNext <= 13)) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((bNext >= 16) && (bNext <= 27)) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((nNext == 7) && (sNext >= 8) && (sNext <= 12) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sNext >= 8) && (sNext <= 12) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 0) && (sNext >= 6) && (sNext <= 15) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) && (sNext >= 6) && (sNext <= 15) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 5)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) (!txStart && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 6) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 7) ##1 (sNext >= 11) && (sNext <= 15)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 255)) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 255)) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 255)) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 255)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##2 !sTick) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 7) ##1 (sReg >= 11) && (sReg <= 15)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 182)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((din >= 0) && (din <= 83) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 201) && (bNext <= 255)) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) ((din >= 0) && (din <= 83) ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 0) ##1 sTick ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 sTick ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((din >= 0) && (din <= 83) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##1 !sTick ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 16) && (bReg <= 32)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((bNext >= 16) && (bNext <= 32)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nNext == 7) ##1 (sReg >= 7) && (sReg <= 11)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (sNext >= 7) && (sNext <= 11)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 52) && (bNext <= 101)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 182)) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 182)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((nNext == 7) && (sReg >= 7) && (sReg <= 11) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sReg >= 7) && (sReg <= 11) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 5) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 5) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 5) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 5) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 5) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 5) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 5) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nReg == 7) && (sNext >= 2) && (sNext <= 5)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 5) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 168) && (din <= 186)) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) ((nReg == 4)) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((nReg == 4) ##1 1) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((nNext == 4) ##2 1) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((nReg == 4) ##2 1) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((nNext == 4)) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((nNext == 4) ##1 1) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((din >= 0) && (din <= 82) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((din >= 80) && (din <= 150) && (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 52) && (bReg <= 101)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((din >= 126) && (din <= 255) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 sTick) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((din >= 126) && (din <= 255) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 sTick) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 7) ##1 (sReg >= 2) && (sReg <= 5)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (din >= 0) && (din <= 80)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 5) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 5) ##3 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 5) ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 5) ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 5) ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 5) ##3 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 5) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 5) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 5) ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 5) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 5) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 5) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (din >= 97) && (din <= 170)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 127) && (din <= 255) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((din >= 127) && (din <= 255) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 3) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 10) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 10) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 10) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nReg == 7) && (sNext >= 6) && (sNext <= 10)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nReg == 7) && (sReg >= 0) && (sReg <= 3)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 10) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 3) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 10) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 3) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 10) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 10) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 10) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateReg == 3) ##1 1) |-> txNext);
assert property(@(posedge clk) ((stateReg == 3)) |-> txNext);
assert property(@(posedge clk) ((stateNext == 3) ##1 1) |-> txNext);
assert property(@(posedge clk) ((stateNext == 3)) |-> txNext);
assert property(@(posedge clk) ((stateReg == 3) ##1 1) |-> txReg);
assert property(@(posedge clk) ((stateReg == 3) ##2 1) |-> txReg);
assert property(@(posedge clk) ((stateNext == 3)) |-> tx);
assert property(@(posedge clk) ((stateNext == 3) ##1 1) |-> tx);
assert property(@(posedge clk) ((stateNext == 3) ##2 1) |-> tx);
assert property(@(posedge clk) ((stateReg == 3)) |-> txReg);
assert property(@(posedge clk) ((stateReg == 3)) |-> tx);
assert property(@(posedge clk) ((stateReg == 3) ##1 1) |-> tx);
assert property(@(posedge clk) ((stateReg == 3) ##2 1) |-> tx);
assert property(@(posedge clk) ((stateNext == 3) ##1 1) |-> txReg);
assert property(@(posedge clk) ((stateNext == 3)) |-> txReg);
assert property(@(posedge clk) ((stateNext == 3) ##2 1) |-> txReg);
assert property(@(posedge clk) ((nNext == 0) ##2 sTick ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 !txStart ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 sTick ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 !txStart ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg == 4) ##3 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nReg == 4) ##2 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nNext == 4) ##4 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nNext == 4) ##2 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nNext == 4) ##1 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nReg == 4) ##1 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nReg == 4)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nNext == 4) ##3 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nNext == 4)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nReg == 4) ##4 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((bNext >= 32) && (bNext <= 65)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bNext >= 32) && (bNext <= 47)) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((nNext == 0) ##2 !txStart ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 !txStart ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg == 6) ##3 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nNext == 6) ##2 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nNext == 6) ##1 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nNext == 6) ##3 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nReg == 6)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nNext == 6) ##4 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nNext == 6)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nReg == 6) ##4 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nReg == 6) ##1 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nReg == 6) ##2 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((bNext >= 32) && (bNext <= 65)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((bNext >= 65) && (bNext <= 101)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 120) && (bReg <= 189) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 120) && (bReg <= 189) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 72) && (bReg <= 101)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nNext == 7) ##1 (sReg >= 6) && (sReg <= 10)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 10) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 10) ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 10) ##3 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 10) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 10) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 10) ##3 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 10) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sReg >= 0) && (sReg <= 3) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 10) ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 10) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 10) ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 10) ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 10) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext == 15)) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) ((bNext >= 72) && (bNext <= 101)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((bNext >= 32) && (bNext <= 60)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((sNext == 15)) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((sNext == 15)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (!txStart ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 138) && (bReg <= 189) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 !txStart) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) (!txStart ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 138) && (bReg <= 189) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 7) ##1 (sReg >= 3) && (sReg <= 6)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (sNext >= 3) && (sNext <= 6)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 0) ##3 !txStart) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sReg >= 3) && (sReg <= 6) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sNext >= 0) && (sNext <= 3) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sReg >= 3) && (sReg <= 6) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sNext >= 0) && (sNext <= 3) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg == 15)) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) ((sReg == 15)) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((sNext == 9)) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 9)) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 9)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 9)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 9)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 9)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((nNext == 0) ##3 (bReg >= 138) && (bReg <= 189)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bReg >= 138) && (bReg <= 189)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg == 7) && (sNext >= 9) && (sNext <= 12)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 34) && (bNext <= 60)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((bReg >= 32) && (bReg <= 60)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nNext == 0) ##1 (sNext >= 0) && (sNext <= 6) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bNext >= 138) && (bNext <= 189) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 138) && (bReg <= 182) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 6) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 138) && (bNext <= 189) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 6) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 127) && (bReg <= 190) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (sNext >= 0) && (sNext <= 6) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bNext >= 138) && (bNext <= 189) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 127) && (bReg <= 190) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 138) && (bReg <= 182) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 138) && (bNext <= 189) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((din >= 182) && (din <= 198)) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 5) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 138) && (bNext <= 189)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 138) && (bNext <= 188) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 6) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 6) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 143) && (bNext <= 189) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 131) && (bReg <= 192) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 131) && (bReg <= 192) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 138) && (bNext <= 189)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 143) && (bNext <= 189) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 138) && (bNext <= 188) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 34) && (bReg <= 60)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((din >= 236) && (din <= 255)) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) ((nNext == 7) ##1 (sNext >= 5) && (sNext <= 9)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 9) ##3 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 9) ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 9) ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 210) && (din <= 223)) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) ((din >= 151) && (din <= 173)) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((nNext == 7) ##1 (sReg >= 9) && (sReg <= 12)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (sNext >= 9) && (sNext <= 12)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 101) && (bReg <= 139)) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) ((nNext == 0) ##3 (sNext >= 0) && (sNext <= 6)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (sReg >= 0) && (sReg <= 6)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 138) && (bNext <= 182)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) && txStart ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) && txStart ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 138) && (bNext <= 182)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (sNext >= 0) && (sNext <= 6)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (sReg >= 0) && (sReg <= 6)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg >= 4) && (sReg <= 7) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nReg == 7) && (sReg >= 4) && (sReg <= 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 4) && (sReg <= 7) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 4) && (sReg <= 7) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nReg == 5) ##3 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nReg == 5) ##2 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nNext == 5) ##4 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nNext == 5) ##2 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nNext == 5) ##3 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((nReg == 5) ##4 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((sReg == 9)) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((sReg == 15)) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((sReg == 4)) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((sNext == 4)) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((sNext == 4)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 4)) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) ((sNext == 9)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((sReg == 9)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((sNext == 4)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((din >= 224) && (din <= 238)) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) ((sNext == 4)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 4)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 4)) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) ((sReg == 4) ##1 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((stateNext == 3) ##1 1) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((stateNext == 3)) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((stateReg == 3)) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((stateReg == 3) ##1 1) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) (!sTick && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) (!sTick && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((din >= 195) && (din <= 209)) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) ((sReg == 7)) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sNext == 7)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sReg == 7) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 7)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 7)) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 7)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext == 7)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext == 7) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 7) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 7) ##1 (sNext >= 12) && (sNext <= 15)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (sReg >= 4) && (sReg <= 7)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sNext >= 4) && (sNext <= 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sNext >= 4) && (sNext <= 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sNext == 3)) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((sReg == 3)) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((sReg == 3) ##1 1) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) ((sReg == 3) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sNext == 3)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 3)) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) ((sReg == 3)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sNext == 3)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((din >= 148) && (din <= 255) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) (!sTick ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) (!sTick ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((din >= 148) && (din <= 255) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext == 3)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 3)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 3) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 97) && (bNext <= 123)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((sReg == 12)) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext == 12)) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext == 12) ##1 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((sReg == 12) ##2 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((sReg == 12)) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((sNext == 12)) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((sNext == 12) ##2 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((sReg == 12)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((sNext == 12)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((sReg == 3)) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) ((sReg == 3) ##1 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((nNext == 0) ##2 (din >= 2) && (din <= 121) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##2 (nReg >= 0) && (nReg <= 2)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##2 (nNext >= 0) && (nNext <= 2)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 0) ##2 (din >= 2) && (din <= 121) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 2) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##1 (nReg >= 0) && (nReg <= 2) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##1 (nNext >= 0) && (nNext <= 2) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 2) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 2) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 2) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext == 5)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 5) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 5)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 2) && (din <= 121) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (sReg >= 0) && (sReg <= 5) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((din >= 0) && (din <= 121) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((din >= 0) && (din <= 121) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 2) && (din <= 121) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (sReg >= 0) && (sReg <= 5) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg == 5) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 5) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nReg == 7) && (sNext >= 2) && (sNext <= 4)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg == 5)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sNext == 5)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sNext == 8) ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sReg == 8)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 8)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 8)) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 8)) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sNext == 8)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 8)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 5)) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) ((sReg == 5) ##1 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((nNext == 0) && (sReg >= 0) && (sReg <= 5) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) && (sReg >= 0) && (sReg <= 5) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((din >= 208) && (din <= 255) && (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((stateNext == 3) ##2 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((stateReg == 3)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((stateNext == 3) ##1 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((stateReg == 3) ##2 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((stateReg == 3) ##1 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((stateNext == 3)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((sReg == 14)) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) ((sNext == 14)) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) ((sNext == 14) ##1 1) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) ((sNext == 14)) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((sNext == 14) ##1 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((sReg == 14)) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((sReg == 14)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((sNext == 14)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((sReg == 7)) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((din >= 181) && (din <= 194)) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) ((sReg == 7)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((nReg == 7) && (sNext >= 5) && (sNext <= 8)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg == 10)) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sReg == 10) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext == 10)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sReg == 10)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 10)) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 0) ##2 (sNext >= 0) && (sNext <= 5) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (sReg >= 0) && (sReg <= 5) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 188) && (bNext <= 237) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 188) && (bReg <= 237) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (sNext >= 0) && (sNext <= 5) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 188) && (bNext <= 237) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 188) && (bReg <= 237) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (sReg >= 0) && (sReg <= 5) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((din >= 106) && (din <= 155) && (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 10) && (sReg <= 12) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 165)) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) ((sNext == 11)) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sReg == 11)) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sReg == 11) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sReg == 2) ##2 1) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((sReg == 2)) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((nNext == 7) ##1 (sReg >= 2) && (sReg <= 4)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (sNext >= 2) && (sNext <= 4)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg == 2) ##1 1) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) ((sReg == 2)) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) ((sReg == 2) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 11)) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((sReg == 11) ##2 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((sReg == 11)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((sNext == 11)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((nNext == 7) ##1 (sNext >= 2) && (sNext <= 4)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (sReg >= 2) && (sReg <= 4)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg == 2)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sReg == 2) ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sNext == 2)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((din >= 208) && (din <= 255) && (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##3 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 0) ##3 (din >= 2) && (din <= 116)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((din >= 168) && (din <= 181)) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) ((nNext == 0) ##3 (din >= 2) && (din <= 116)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg == 12)) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((sReg == 12)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((sReg == 2)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 2) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sNext == 2)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sNext == 2) ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sNext == 1)) |-> (sNext >= 0) && (sNext <= 1));
assert property(@(posedge clk) ((sReg == 1)) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) ((sNext == 1)) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) ((bNext >= 97) && (bNext <= 113)) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) ((sNext == 1)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sReg == 1)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sReg == 1) ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sNext == 1) ##2 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sReg == 2)) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) ((sNext == 2) ##1 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) ((sReg == 2) ##1 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) ((sNext == 2) ##2 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) ((sNext == 2)) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) ((sReg == 2) ##1 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((sNext == 2) ##2 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((sNext == 2) ##1 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((sNext == 2) ##3 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((din >= 239) && (din <= 255)) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 237) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 237) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 237) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 237) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 255) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 255) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 188) && (bNext <= 255) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 255) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 255) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 188) && (bNext <= 255) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((din >= 212) && (din <= 255) && (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext == 1)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 97) && (bReg <= 113)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg >= 97) && (bReg <= 113)) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) ((nNext == 7) ##1 (sNext >= 5) && (sNext <= 8)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (sReg >= 5) && (sReg <= 8)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (sReg >= 5) && (sReg <= 8)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (sNext >= 5) && (sNext <= 8)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg == 1) ##3 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) ((sReg == 1)) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) ((sReg == 1) ##1 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) ((sReg == 1) ##1 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((sNext == 1) ##3 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((sNext == 1)) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 182) && (bReg <= 237) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((din >= 210) && (din <= 255) && (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((din >= 154) && (din <= 208) && (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 182) && (bReg <= 237) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 2) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg == 8)) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((sNext == 8) ##3 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((sReg == 8)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((nNext == 7) ##1 (din >= 39) && (din <= 95)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 0) ##1 (sNext >= 0) && (sNext <= 4) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (sReg >= 2) && (sReg <= 7) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (sReg >= 2) && (sReg <= 7) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((din >= 168) && (din <= 180)) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (sNext >= 5) && (sNext <= 10)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (sReg >= 5) && (sReg <= 10)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (sNext >= 0) && (sNext <= 4) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (sReg >= 2) && (sReg <= 7) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (sReg >= 2) && (sReg <= 7) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext >= 10) && (sNext <= 12) ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 10) && (sReg <= 12) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 10) && (sReg <= 12) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 10) && (sReg <= 12) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 10) && (sNext <= 12) ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((din >= 152) && (din <= 206) && (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 0) ##3 (sReg >= 5) && (sReg <= 10)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 255) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (sNext >= 5) && (sNext <= 10)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 255) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 2) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nReg == 7) && (sNext >= 9) && (sNext <= 11)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg == 14)) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((sReg == 14)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((nNext == 0) ##2 (sNext >= 2) && (sNext <= 7) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 95) && (din <= 171) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (sNext >= 2) && (sNext <= 7) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 95) && (din <= 171) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((din >= 159) && (din <= 208) && (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((din >= 159) && (din <= 208) && (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 10) && (sReg <= 12) ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg == 10)) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((sReg == 10)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((sReg == 13)) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) ((sReg == 13) ##2 1) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) ((bReg >= 216) && (bReg <= 255)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((sReg == 13) ##2 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((sReg == 13)) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((sNext == 13) ##2 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((sNext == 13)) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((sNext == 13) ##1 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((sReg == 13)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((sNext == 13)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((sReg == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sReg == 6)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sReg == 6) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 6)) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sNext == 6)) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sNext == 6)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext == 6) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 6) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 198) && (bReg <= 237) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 89) && (din <= 166) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bReg >= 198) && (bReg <= 237)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 198) && (bReg <= 237) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 89) && (din <= 166) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bReg >= 198) && (bReg <= 237)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg == 11)) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((bNext >= 216) && (bNext <= 255)) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) ((bNext >= 216) && (bNext <= 255)) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) ((sReg == 11)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((bNext >= 216) && (bNext <= 255)) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) ((bNext >= 216) && (bNext <= 255)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((nNext == 0) ##3 (sReg >= 0) && (sReg <= 4)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (sNext >= 0) && (sNext <= 4)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 83) && (bNext <= 160) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (sReg >= 0) && (sReg <= 4)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (sNext >= 0) && (sNext <= 4)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 83) && (bNext <= 160) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 7) && (sReg >= 0) && (sReg <= 2) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sReg >= 1) && (sReg <= 3) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sReg >= 0) && (sReg <= 2) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sReg >= 1) && (sReg <= 3) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 8) && (sReg <= 10) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 8) && (sNext <= 10) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (sNext >= 9) && (sNext <= 11)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (sReg >= 9) && (sReg <= 11)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 0) ##2 (bNext >= 198) && (bNext <= 237) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 198) && (bNext <= 237)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((din >= 86) && (din <= 166) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((din >= 86) && (din <= 166) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bNext >= 198) && (bNext <= 237) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 198) && (bNext <= 237)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 7) ##1 (sNext >= 9) && (sNext <= 11)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (sReg >= 9) && (sReg <= 11)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nReg == 7) && (sNext >= 13) && (sNext <= 15)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sReg >= 4) && (sReg <= 6) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sReg >= 9) && (sReg <= 11) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sReg >= 4) && (sReg <= 6) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sReg >= 9) && (sReg <= 11) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 138) && (bNext <= 165)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((sNext == 6) ##3 (sNext >= 6) && (sNext <= 10)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##2 (nNext >= 0) && (nNext <= 1)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##2 (nReg >= 0) && (nReg <= 1)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 1) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 1) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##1 (nNext >= 0) && (nNext <= 1) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##1 (nReg >= 0) && (nReg <= 1) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 83) && (bReg <= 160) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 83) && (bReg <= 160) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((din >= 47) && (din <= 95) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 55) && (din <= 105) && (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 122) && (din <= 164) && (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 164) && (din <= 208) && (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 164) && (din <= 208) && (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 97) && (bReg <= 106)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 97) && (bNext <= 106)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((din >= 84) && (din <= 98)) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((din >= 167) && (din <= 255) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((din >= 168) && (din <= 255) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (sNext >= 5) && (sNext <= 9) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (din >= 175) && (din <= 254) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((din >= 168) && (din <= 255) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((din >= 167) && (din <= 255) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (din >= 175) && (din <= 254) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (sNext >= 5) && (sNext <= 9) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg == 6) ##4 (sNext >= 7) && (sNext <= 10)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 83) && (din <= 160) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 10) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 10) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 10) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 10) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 83) && (din <= 160) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 90) && (bReg <= 94)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 90) && (bNext <= 94)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((bNext >= 143) && (bNext <= 169)) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) ((bNext >= 90) && (bNext <= 94)) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) ((bReg >= 143) && (bReg <= 165)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((sReg == 1) ##2 (sNext >= 2) && (sNext <= 4)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 13)) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((sReg == 13)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((din >= 175) && (din <= 255) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((din >= 175) && (din <= 255) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 7) ##1 (sNext >= 13) && (sNext <= 15)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 143) && (bNext <= 165)) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) ((bNext >= 177) && (bNext <= 198)) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) ((bNext >= 143) && (bNext <= 165)) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) ((nNext == 0) ##3 (din >= 175) && (din <= 254)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (din >= 175) && (din <= 254)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg == 90) ##2 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 90) ##3 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 90) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 169)) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) ((nNext == 7) ##1 (sReg >= 13) && (sReg <= 15)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 98) && (bReg <= 159) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 98) && (bNext <= 159) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 98) && (bReg <= 159) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 98) && (bNext <= 159) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((din >= 39) && (din <= 78) && (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 165)) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) ((bReg >= 169) && (bReg <= 190)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##2 (din >= 55) && (din <= 109)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 0) ##2 (sNext >= 2) && (sNext <= 6) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 113) && (din <= 175) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (din >= 2) && (din <= 86)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (sNext >= 2) && (sNext <= 6) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (din >= 2) && (din <= 86)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 113) && (din <= 175) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 169) && (bNext <= 190)) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) ((bNext >= 169) && (bNext <= 190)) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) ((bNext >= 169) && (bNext <= 190)) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) ((bNext >= 169) && (bNext <= 190)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 2) && (din <= 83) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (din >= 2) && (din <= 83) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 112) && (bReg <= 160) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 2) && (din <= 83) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 112) && (bReg <= 160) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (din >= 2) && (din <= 83) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 177) && (bNext <= 190)) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) ((bReg >= 216) && (bReg <= 232)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((bReg >= 16) && (bReg <= 32)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nNext == 0) ##2 (sReg >= 6) && (sReg <= 9) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (sReg >= 6) && (sReg <= 9) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 3) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 3) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((din >= 0) && (din <= 82) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((din >= 0) && (din <= 83) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((din >= 0) && (din <= 82) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((din >= 0) && (din <= 83) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (sReg >= 6) && (sReg <= 9) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (sReg >= 6) && (sReg <= 9) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 216) && (bNext <= 232)) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) ((bNext >= 216) && (bNext <= 232)) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) ((bReg >= 188) && (bReg <= 212)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((bNext >= 16) && (bNext <= 32)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((bReg >= 8) && (bReg <= 13)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg == 45) ##3 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 45) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 45) ##2 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 188) && (bNext <= 212)) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) ((bNext >= 188) && (bNext <= 212)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((bNext >= 150) && (bNext <= 255) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 150) && (bReg <= 255) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 59) && (bNext <= 160) && (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 8) && (bNext <= 13)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 138) && (bReg <= 159) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 138) && (bReg <= 160) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bReg >= 138) && (bReg <= 159)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 txNext) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 120) && (bNext <= 160) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 138) && (bReg <= 159) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bReg >= 138) && (bReg <= 159)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 txNext) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 120) && (bNext <= 160) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 138) && (bReg <= 160) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((din >= 80) && (din <= 120) && (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##2 (bNext >= 118) && (bNext <= 248)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##2 (bReg >= 118) && (bReg <= 248)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 39) && (bReg <= 113) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 39) && (bReg <= 128) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 0) ##1 (sNext >= 3) && (sNext <= 6) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (sNext >= 7) && (sNext <= 10) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 txNext ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 138) && (bNext <= 159)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 138) && (bNext <= 160) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (sReg >= 3) && (sReg <= 6)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (sReg >= 7) && (sReg <= 10)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 tx) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 txReg) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (sNext >= 7) && (sNext <= 10)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (sNext >= 3) && (sNext <= 6)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 138) && (bNext <= 159) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 138) && (bReg <= 159) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 138) && (bNext <= 159) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 138) && (bReg <= 159) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 txNext ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (sNext >= 3) && (sNext <= 6) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (sNext >= 7) && (sNext <= 10) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 138) && (bNext <= 160) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (sReg >= 3) && (sReg <= 6)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (sNext >= 7) && (sNext <= 10)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (sReg >= 7) && (sReg <= 10)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (sNext >= 3) && (sNext <= 6)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 138) && (bNext <= 159)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 tx) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 txReg) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 169) && (bNext <= 182)) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 74)) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 105) && (bNext <= 255) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 131) && (bReg <= 255) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 105) && (bReg <= 255) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 7) && (sReg >= 4) && (sReg <= 5) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sReg >= 4) && (sReg <= 5) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 4) && (sReg <= 7) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg >= 4) && (sReg <= 7) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 60) && (bReg <= 160) && (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##2 (bReg >= 139) && (bReg <= 248)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##2 (bNext >= 139) && (bNext <= 248)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 143) && (bNext <= 255) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 0) ##2 tx ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 txNext ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 txReg ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 tx ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 txReg ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 txNext ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 72)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((bReg >= 192) && (bReg <= 212)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((nNext == 0) ##1 txReg ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 tx ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (sReg >= 2) && (sReg <= 5) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (sReg >= 2) && (sReg <= 5) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 7) && (sReg >= 6) && (sReg <= 8) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sReg >= 6) && (sReg <= 8) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 0) && tx ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 5) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 5) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) && txNext ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 5) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) && txReg ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) && txNext ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 5) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) && txReg ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) && tx ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 192) && (bNext <= 212)) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) ((nNext == 0) ##1 txReg ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 tx ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (sReg >= 2) && (sReg <= 5) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (sReg >= 2) && (sReg <= 5) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 192) && (bNext <= 212)) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 65)) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) ((bNext >= 192) && (bNext <= 212)) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) ((bNext >= 192) && (bNext <= 212)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((sReg == 6) ##4 (sNext >= 8) && (sNext <= 10)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((nNext == 4) ##4 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nNext == 4) ##3 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nReg == 4) ##3 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nNext == 4) ##2 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nReg == 4) ##4 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nNext == 7) ##1 (bNext >= 59) && (bNext <= 159)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 7) ##1 (bNext >= 59) && (bNext <= 159)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (tx ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) (txNext ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) (txNext ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) (tx ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) (txReg ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) (txReg ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 19) ##3 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 19) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 19) ##2 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 60)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 60)) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) ((nNext == 4)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nNext == 4) ##4 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nNext == 4) ##2 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nNext == 4) ##3 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nReg == 4) ##4 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nNext == 6) ##2 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nReg == 6) ##3 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nReg == 6) ##4 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nNext == 6) ##3 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 132) && (din <= 180) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 56) && (bReg <= 83)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 132) && (din <= 180) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##3 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg == 1) ##1 sTick ##1 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((nNext == 6) ##3 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nNext == 6) ##2 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nNext == 6) ##4 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nNext == 6)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nReg == 6) ##4 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 180) && (bReg <= 189) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (sNext >= 7) && (sNext <= 9) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 180) && (bReg <= 189) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 105) && (bNext <= 143)) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) ((nNext == 0) ##1 (sNext >= 7) && (sNext <= 9) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 180) && (bReg <= 189) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 180) && (bReg <= 189) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 3) ##4 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nNext == 3) ##3 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nReg == 3) ##3 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nNext == 3) ##2 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((nReg == 3) ##4 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 97) && (bNext <= 169) && (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (bReg >= 60) && (bReg <= 159)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 180) && (bNext <= 189) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (sNext >= 0) && (sNext <= 2) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg == 25) ##2 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 25) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 25) ##3 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 65) && (bNext <= 83)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((bNext >= 65) && (bNext <= 83)) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) ((nNext == 0) ##3 (bReg >= 180) && (bReg <= 189)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 180) && (bNext <= 189) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (sNext >= 0) && (sNext <= 2) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bReg >= 180) && (bReg <= 189)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 3)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nReg == 3) ##4 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nNext == 3) ##4 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nNext == 3) ##3 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nNext == 3) ##2 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((nNext == 7) ##1 (bReg >= 60) && (bReg <= 159)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 165) && (bReg <= 255) && (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((din >= 77) && (din <= 115) && (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext == 6) ##1 sTick ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 138) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 72) && (bReg <= 83)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 72) && (bNext <= 83)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 52)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((bNext >= 105) && (bNext <= 139)) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) ((bReg >= 105) && (bReg <= 143)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 180) && (bNext <= 189)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 224) && (bReg <= 237) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 224) && (bNext <= 237) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 224) && (bReg <= 237) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 224) && (bNext <= 237) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 180) && (bNext <= 189)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg == 1) ##2 sTick) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 169) && (bNext <= 255) && (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 139) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 50) && (bReg <= 123) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 224) && (bReg <= 237) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 224) && (bReg <= 237) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bReg >= 224) && (bReg <= 237)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 224) && (bReg <= 237) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 224) && (bReg <= 237) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bReg >= 224) && (bReg <= 237)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) (txStart ##1 (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bReg >= 177) && (bReg <= 255) && (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((din >= 0) && (din <= 39) && (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((din >= 0) && (din <= 39) && (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nReg == 0) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 0) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 0) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 123) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 56) && (bNext <= 143) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 105) && (bReg <= 139)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 224) && (bNext <= 237) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 56) && (din <= 105) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (sReg >= 0) && (sReg <= 2)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 224) && (bNext <= 237)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (sNext >= 0) && (sNext <= 2)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 56) && (din <= 105) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 224) && (bNext <= 237) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 224) && (bNext <= 237)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (sReg >= 0) && (sReg <= 2)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (sNext >= 0) && (sNext <= 2)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg == 6) ##4 !sTick) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext == 6) ##1 txStart ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((din >= 0) && (din <= 35) && (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##2 (bNext >= 74) && (bNext <= 131)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##2 (bReg >= 74) && (bReg <= 131)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##1 (bNext >= 131) && (bNext <= 192) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##1 (bNext >= 74) && (bNext <= 139) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##1 (bReg >= 74) && (bReg <= 139) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##1 (bReg >= 131) && (bReg <= 192) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 79) && (bNext <= 139) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 79) && (bReg <= 139) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 56) && (bReg <= 138) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 56) && (bNext <= 138) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 111) && (bReg <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 111) && (bNext <= 139)) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) ((bReg == 50) ##2 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 50) ##3 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 50) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 139) ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg == 6) ##2 !sTick ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext == 6) ##2 sTick ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 sTick) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bReg >= 105) && (bReg <= 169) && (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (bNext >= 94) && (bNext <= 169)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##2 (bReg >= 74) && (bReg <= 118)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##2 (bNext >= 74) && (bNext <= 118)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((din >= 0) && (din <= 34) && (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 72) && (bReg <= 128) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 0) ##3 (bReg == 224)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((din >= 207) && (din <= 255) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((din >= 207) && (din <= 255) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 188) && (bNext <= 212) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bReg == 224)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 188) && (bNext <= 212) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 7) ##1 (bReg >= 94) && (bReg <= 169)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (bNext >= 97) && (bNext <= 169)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 192) && (bNext <= 255) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (bReg >= 94) && (bReg <= 169)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##2 (bNext >= 131) && (bNext <= 192)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##2 (bReg >= 131) && (bReg <= 192)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##1 (bNext >= 74) && (bNext <= 118) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##1 (bReg >= 74) && (bReg <= 118) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 72) && (bReg <= 128) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg == 22) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 22) ##3 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 22) ##2 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 36) && (din <= 78) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 2) && (din <= 50) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (sReg >= 0) && (sReg <= 1) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext == 224)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 207) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 207) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 2) && (din <= 50) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 207) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 207) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 36) && (din <= 78) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (sReg >= 0) && (sReg <= 1) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext == 224)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 190) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 189) && (bReg <= 255) && (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 43) && (bNext <= 47)) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 188) && (bReg <= 207) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 192) && (bNext <= 212) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 188) && (bReg <= 207) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 192) && (bNext <= 212) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((din >= 0) && (din <= 83) ##1 (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((din >= 0) && (din <= 85) ##1 (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bNext >= 190) && (bNext <= 255) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 255) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 138) ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 138) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 131) && (bReg <= 192) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 127) && (bReg <= 190) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 79) && (bNext <= 118) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 79) && (bReg <= 118) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 7) ##1 (bNext >= 94) && (bNext <= 151)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 0) ##2 (sNext >= 0) && (sNext <= 1) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 198) && (bReg <= 207) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 83) && (din <= 127) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 32) && (bNext <= 39)) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 188) && (bNext <= 207)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (sNext >= 0) && (sNext <= 1) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 83) && (din <= 127) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 198) && (bReg <= 207) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 188) && (bNext <= 207)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) (!sTick ##1 (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bNext >= 192) && (bNext <= 255) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 190) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 131) && (bReg <= 192) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg == 79) ##4 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 79) ##3 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 79) ##2 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 198) && (bNext <= 207) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 198) && (bReg <= 207) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (sReg >= 0) && (sReg <= 1) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 2) && (bNext <= 120)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bReg >= 198) && (bReg <= 207)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (sReg >= 0) && (sReg <= 1) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 198) && (bNext <= 207) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 198) && (bReg <= 207) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bReg >= 198) && (bReg <= 207)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 2) && (bNext <= 120)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 255) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 118) && (bReg <= 169) && (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 190) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 118) && (bReg <= 189) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 56) && (bReg <= 143) ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 44) && (bReg <= 132) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 10) ##1 (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) (!sTick && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 10) ##1 (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((nNext == 0) ##2 (bNext >= 2) && (bNext <= 120) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 198) && (bNext <= 207)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg == 6) ##3 !sTick ##1 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 !sTick ##3 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((nNext == 0) ##2 (bNext >= 2) && (bNext <= 120) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 198) && (bNext <= 207)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 9) ##1 (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bReg >= 118) && (bReg <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 113) && (bNext <= 139)) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) ((bReg >= 190) && (bReg <= 255) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 2) && (bNext <= 120) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sReg == 6) ##2 (din >= 91) && (din <= 171) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 2) && (bNext <= 120) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 212) && (bReg <= 255) && (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 118) && (bReg <= 160) && (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg == 0) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 118) && (bNext <= 139)) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) ((bReg >= 118) && (bReg <= 189) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 192) && (bNext <= 255) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 2) && (bNext <= 113) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 2) && (bNext <= 113) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext == 6) ##2 (bNext >= 90) && (bNext <= 235) ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##2 (bReg >= 90) && (bReg <= 235) ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bReg >= 39) && (bReg <= 101) && (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg == 1) ##2 (sNext == 2)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 123) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((din >= 108) && (din <= 177) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((nNext == 0) ##3 (bReg >= 2) && (bReg <= 120)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bReg >= 2) && (bReg <= 120)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 34) && (bNext <= 94) && (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 122) && (bReg <= 159) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 122) && (bNext <= 159) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((din >= 1) && (din <= 71) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 123) ##3 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 198) && (bNext <= 255) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 255) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 189) && (din <= 255) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((nNext == 0) ##3 (bReg >= 2) && (bReg <= 113)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 79) && (bNext <= 120)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 2) && (bReg <= 120) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 255) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 123) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 79) && (bNext <= 120)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 2) && (bReg <= 120) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bReg >= 2) && (bReg <= 113)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 206) && (bReg <= 255) && (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 192) && (bNext <= 255) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 190) && (bReg <= 255) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((stateNext == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((stateReg == 3)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((stateNext == 3) ##2 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((stateNext == 3) ##1 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((stateReg == 3) ##2 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((stateReg == 3) ##1 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sReg == 6) ##2 (din >= 118) && (din <= 171) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##3 (sNext == 9) ##1 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 190) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 190) ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bNext == 79) ##4 1) |-> txNext);
assert property(@(posedge clk) ((bReg == 79) ##4 1) |-> txNext);
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##1 (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##1 (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 0) && (bReg <= 120) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext == 6) ##1 (bNext >= 99) && (bNext <= 252) ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##1 (bReg >= 99) && (bReg <= 252) ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bReg >= 131) && (bReg <= 192) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 138) && (din <= 160) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext == 6) ##3 (din >= 7) && (din <= 73)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 0) && (bReg <= 120) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 39) && (bReg <= 113) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 138) && (din <= 160) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 27) && (bReg <= 60) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 255) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nReg == 7) && (sNext == 12)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143)) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) ((bNext >= 111) && (bNext <= 123)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((stateReg == 3) ##1 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((stateNext == 3)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((stateReg == 3)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((stateNext == 3) ##1 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((stateNext == 3) ##2 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 101) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext == 6) ##1 (din >= 88) && (din <= 168) ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 59) && (bNext <= 120) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 2) && (din <= 32) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 0) && (bReg <= 113) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bNext >= 79) && (bNext <= 120) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 101) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (sReg == 0)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((sNext == 6) ##3 (bReg >= 118) && (bReg <= 248)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bNext >= 118) && (bNext <= 248)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (din >= 7) && (din <= 66)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 59) && (bNext <= 120) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bNext >= 79) && (bNext <= 120) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (din >= 2) && (din <= 32) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 0) && (bReg <= 113) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (sReg == 0)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 39) && (bReg <= 113) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 180) && (bReg <= 202) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 180) && (bNext <= 202) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 26) && (bReg <= 60) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 72) && (bReg <= 112) && (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 127) && (bReg <= 143)) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) (!txReg && (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg >= 127) && (bReg <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (!tx && (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (sReg >= 2) && (sReg <= 15)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (!txReg ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (!tx ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg >= 111) && (bReg <= 123)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (!txDoneTick ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (!txNext ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (!txNext ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 15) ##1 (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sReg == 6) ##4 (bNext >= 9) && (bNext <= 25)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bReg >= 9) && (bReg <= 25)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (sNext == 8) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((din >= 80) && (din <= 164) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 122) && (bReg <= 248) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bNext >= 122) && (bNext <= 248) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##1 (din >= 1) && (din <= 53) ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((nNext == 0) ##3 (bReg >= 59) && (bReg <= 120)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 120) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 120) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bReg >= 59) && (bReg <= 120)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 7) ##1 (sNext == 0)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 72) && (bReg <= 128) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sReg == 0) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) && (sReg == 0) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 72) && (bReg <= 123) && (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (!tx ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (!tx ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (!txReg ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (!txReg ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (!txReg ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (!txNext ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (!tx ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (!txNext ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sReg == 6) ##2 (bReg >= 83) && (bReg <= 159) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bNext >= 83) && (bNext <= 159) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((din >= 1) && (din <= 53) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 159) && (bNext <= 248) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bReg >= 159) && (bReg <= 248) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##1 (bNext >= 150) && (bNext <= 252) ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##1 (bReg >= 150) && (bReg <= 252) ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##2 (bNext >= 150) && (bNext <= 235) ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##2 (bReg >= 150) && (bReg <= 235) ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##2 (din >= 80) && (din <= 150) ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##2 (din >= 199) && (din <= 252) ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bNext >= 150) && (bNext <= 248)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bReg >= 150) && (bReg <= 248)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 0) && (bReg <= 101) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 90) && (bNext <= 120)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 56) && (bReg <= 120) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 113) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 0) && (bReg <= 101) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 113) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 56) && (bReg <= 120) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 90) && (bNext <= 120)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##2 (bReg >= 202) && (bReg <= 248)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 8) ##2 (bNext >= 202) && (bNext <= 248)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 72) && (bReg <= 128) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 235) && (bReg <= 255)) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) ((bNext >= 235) && (bNext <= 255)) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) ((bReg >= 127) && (bReg <= 139)) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) ((nNext == 0) ##3 (sNext == 3) ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) ((nReg == 0) ##3 (sNext == 3) ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) ((bNext >= 235) && (bNext <= 255)) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) ((bReg >= 235) && (bReg <= 255)) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) ((bReg >= 235) && (bReg <= 255)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((sReg == 6) ##4 (bReg >= 6) && (bReg <= 13)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bNext >= 6) && (bNext <= 13)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##3 (din >= 204) && (din <= 252) ##1 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 105) && (bReg <= 255) ##1 (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bNext >= 105) && (bNext <= 255) ##1 (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bReg >= 135) && (bReg <= 255) ##1 (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bNext >= 143) && (bNext <= 255) ##1 (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##2 (din >= 7) && (din <= 48) ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bReg >= 139) && (bReg <= 202)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bNext >= 139) && (bNext <= 202)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 7) ##1 (bNext >= 34) && (bNext <= 94)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 101) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 19) && (bNext <= 60) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 24) && (bReg <= 60) && (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg == 6) ##3 (din >= 2) && (din <= 42) ##1 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext == 3) ##2 (sReg == 5)) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sNext == 6) ##1 (din >= 118) && (din <= 168) ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##2 (bReg >= 150) && (bReg <= 202) ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##2 (bNext >= 150) && (bNext <= 202) ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bNext >= 150) && (bNext <= 202)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bReg >= 150) && (bReg <= 202)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (din >= 150) && (din <= 206)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 59) && (bReg <= 120) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 59) && (bReg <= 120) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (bNext >= 34) && (bNext <= 81)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (sNext >= 7) && (sNext <= 15)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 105) && (bNext <= 255) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg >= 105) && (bReg <= 255) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 105) && (bNext <= 255) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg >= 105) && (bReg <= 255) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sReg == 6) ##4 (bReg >= 139) && (bReg <= 192)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bReg >= 9) && (bReg <= 13)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bNext >= 9) && (bNext <= 13)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (sNext == 10)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bNext >= 139) && (bNext <= 192)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bReg >= 131) && (bReg <= 189) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bNext >= 131) && (bNext <= 189) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((nNext == 0) ##1 (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 3) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bReg >= 159) && (bReg <= 202)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bNext >= 159) && (bNext <= 202)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 98) && (bNext <= 120)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 98) && (bNext <= 120)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 65) && (bNext <= 90)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (!sTick ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 15) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (sTick ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 105) && (bNext <= 255) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg >= 105) && (bReg <= 255) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 105) && (bNext <= 255) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg >= 105) && (bReg <= 255) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((nNext == 7) ##1 (sReg == 12)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 7) ##1 (sNext == 12)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg == 1) ##2 (bReg >= 8) && (bReg <= 25)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##2 (bNext >= 8) && (bNext <= 25)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 9) && (bReg <= 12) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 9) && (bNext <= 12) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bNext >= 150) && (bNext <= 189) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bNext >= 83) && (bNext <= 131) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((din >= 229) && (din <= 255) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bReg >= 150) && (bReg <= 189) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bReg >= 83) && (bReg <= 131) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 72) && (bReg <= 90)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((sNext == 6) ##1 (bReg >= 150) && (bReg <= 202) ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##1 (bNext >= 150) && (bNext <= 202) ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##2 (bNext >= 19) && (bNext <= 45) ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##2 (bReg >= 19) && (bReg <= 45) ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bNext >= 79) && (bNext <= 139)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bReg >= 79) && (bReg <= 139)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 90) && (bReg <= 120) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 90) && (bReg <= 120) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 7) ##1 (bReg >= 34) && (bReg <= 81)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 127) && (bReg <= 135)) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) ((bReg >= 143) && (bReg <= 151)) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (txStart ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 10) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 10) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 10) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (!txStart && (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 135)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg >= 127) && (bReg <= 135)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (sReg >= 7) && (sReg <= 10)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (sReg >= 9) && (sReg <= 15)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (din >= 127) && (din <= 135)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (sNext >= 7) && (sNext <= 11)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (sTick ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 10) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 10) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (txStart ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 143) && (bNext <= 255) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 255) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((nNext == 7) ##1 (bReg >= 34) && (bReg <= 81)) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sReg == 1) ##2 (bNext >= 150) && (bNext <= 202)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##2 (bReg >= 150) && (bReg <= 202)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 6) ##4 (bReg >= 19) && (bReg <= 45)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bNext >= 19) && (bNext <= 45)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 159) && (bNext <= 189) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bReg >= 22) && (bReg <= 45) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bReg >= 83) && (bReg <= 118) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 22) && (bNext <= 45) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 159) && (bReg <= 189) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sReg == 6) ##2 (bNext >= 83) && (bNext <= 118) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 79) && (bReg <= 122) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bNext >= 79) && (bNext <= 122) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bReg >= 72) && (bReg <= 128) ##1 (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bNext >= 19) && (bNext <= 45) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 45) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##1 (sNext == 6) ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##1 (bReg >= 79) && (bReg <= 101) ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##1 (bNext >= 79) && (bNext <= 101) ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##2 (bNext >= 150) && (bNext <= 180) ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##2 (bReg >= 150) && (bReg <= 180) ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##2 (bNext >= 79) && (bNext <= 101) ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##2 (bReg >= 79) && (bReg <= 101) ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bNext >= 79) && (bNext <= 118)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bReg >= 79) && (bReg <= 118)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 98) && (bReg <= 120) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 83) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 83) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 83) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 83) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 98) && (bReg <= 120) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 138) && (bReg <= 143)) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) ((bReg >= 56) && (bReg <= 143) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 139) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg >= 56) && (bReg <= 143) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg >= 56) && (bReg <= 143) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 139) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 139) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 10) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg >= 138) && (bReg <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (din >= 138) && (din <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (sReg >= 2) && (sReg <= 8)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sReg >= 5) && (sReg <= 10) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 138) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 10) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 10) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 10) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 10) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 143) && (bNext <= 255) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 255) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg >= 32) && (bReg <= 60) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nReg >= 3) && (nReg <= 4) && (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 26) && (bNext <= 65) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((nNext >= 3) && (nNext <= 4) && (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((nReg >= 2) && (nReg <= 3) && (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((nNext >= 2) && (nNext <= 3) && (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##1 (nNext >= 2) && (nNext <= 3) ##1 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##1 (nReg >= 3) && (nReg <= 4) ##1 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##1 (nReg >= 2) && (nReg <= 3) ##1 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##1 (nNext >= 3) && (nNext <= 4) ##1 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##2 (nNext >= 2) && (nNext <= 3)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##2 (nReg >= 2) && (nReg <= 3)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##2 (nReg >= 3) && (nReg <= 4)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##2 (nNext >= 3) && (nNext <= 4)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 6) ##4 (stateReg == 1)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (stateNext == 1)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 131) && (bReg <= 192) ##1 (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bReg >= 118) && (bReg <= 189) ##1 (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 190) ##1 (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sReg == 6) ##1 (bReg >= 139) && (bReg <= 159) ##3 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bNext >= 139) && (bNext <= 159) ##3 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 180) && (bReg <= 202) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bReg >= 90) && (bReg <= 101) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 159) && (bReg <= 180) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) && (stateReg == 1) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bNext >= 90) && (bNext <= 139) ##3 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##3 (stateNext == 1) ##1 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 180) && (bNext <= 202) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sReg == 6) ##1 (stateNext == 1) ##3 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) && (stateNext == 1) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bReg >= 90) && (bReg <= 139) ##3 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (stateReg == 1) ##3 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##3 (stateReg == 1) ##1 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 159) && (bNext <= 180) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 90) && (bNext <= 101) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (stateReg == 1) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (stateNext == 1) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext == 6) && (stateReg == 1) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (din >= 23) && (din <= 109) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext == 6) && (stateNext == 1) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##1 (stateReg == 1) ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##1 (stateNext == 1) ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##2 (stateNext == 1) ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##1 (din >= 132) && (din <= 247) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext == 6) ##2 (stateReg == 1) ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bReg >= 159) && (bReg <= 202) && (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##1 (din >= 133) && (din <= 247) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (stateReg == 1)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bNext >= 180) && (bNext <= 202)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bReg >= 79) && (bReg <= 101)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bReg >= 180) && (bReg <= 202)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bNext >= 79) && (bNext <= 101)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (stateNext == 1)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((nNext == 0) ##3 (sNext == 1)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 59) && (bReg <= 120) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 59) && (bReg <= 120) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 59) && (bNext <= 120) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 59) && (bNext <= 120) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (sNext == 1)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 151)) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) ((bNext >= 188) && (bNext <= 190)) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) ((bReg >= 188) && (bReg <= 190)) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 123) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (!sTick ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 6) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 9) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 10) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 6) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (din >= 131) && (din <= 135)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg >= 131) && (bReg <= 135)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 135)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 9) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 10) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sNext >= 5) && (sNext <= 9) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 6) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 6) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 190) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (!txStart ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 192) && (bNext <= 255) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 56) && (bNext <= 65)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((bNext >= 143) && (bNext <= 255) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 255) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 190) ##2 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##2 (bNext >= 22) && (bNext <= 50)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##2 (bReg >= 22) && (bReg <= 50)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 6) ##4 (bReg >= 90) && (bReg <= 101)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bNext >= 90) && (bNext <= 101)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bReg >= 180) && (bReg <= 192)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bNext >= 180) && (bNext <= 192)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 19) && (bNext <= 32) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 32) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bNext >= 131) && (bNext <= 159) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bReg >= 131) && (bReg <= 159) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bReg >= 90) && (bReg <= 101) ##3 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 202) && (bNext <= 248) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sReg == 6) ##1 (bNext >= 90) && (bNext <= 101) ##3 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 202) && (bReg <= 248) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bNext >= 192) && (bNext <= 255) ##1 (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bReg >= 190) && (bReg <= 255) ##1 (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bReg >= 198) && (bReg <= 255) ##1 (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##1 (din >= 169) && (din <= 255) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bNext >= 139) && (bNext <= 159)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bReg >= 139) && (bReg <= 159)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bReg >= 72) && (bReg <= 106) && (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 79) && (bNext <= 90)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 83) && (bNext <= 120) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 36) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 83) && (bNext <= 120) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 32) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 36) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 32) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 79) && (bNext <= 90)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 139) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 123) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 123) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (txStart ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 6) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (sReg >= 9) && (sReg <= 10)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && sTick) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 138) && (bNext <= 139)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg >= 138) && (bReg <= 139)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (din >= 138) && (din <= 139)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 6) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 5) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((din >= 0) && (din <= 83) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sNext >= 10) && (sNext <= 12) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 190) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((nNext == 0) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 192) && (bNext <= 255) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 143) && (bNext <= 255) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((din >= 0) && (din <= 131) ##2 (stateNext == 0) ##1 1) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##2 (stateNext == 0) ##1 1) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) ((din >= 83) && (din <= 164) ##2 (stateNext == 0) ##1 1) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 255) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##2 (stateNext == 0) ##1 1) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) ((bReg == 1) ##3 (sNext == 2) && txStart ##1 1) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((bReg >= 118) && (bReg <= 189) ##2 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 169) && (bNext <= 208) ##2 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##2 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) && (stateNext == 3) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 190) ##2 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) && (stateReg == 3) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 26) && (bReg <= 60) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 26) && (bNext <= 65) ##2 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##1 (stateReg == 3) ##1 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##1 (stateNext == 3) ##1 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##2 (stateNext == 3)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##2 (bReg >= 180) && (bReg <= 202)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##2 (stateReg == 3)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##2 (bNext >= 180) && (bNext <= 202)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 6) ##4 (bReg >= 139) && (bReg <= 159)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bReg >= 19) && (bReg <= 25)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bNext >= 19) && (bNext <= 25)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bNext >= 139) && (bNext <= 159)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((din >= 4) && (din <= 23) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bReg >= 90) && (bReg <= 94) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 19) && (bNext <= 25) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 19) && (bNext <= 25) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 25) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 90) && (bNext <= 94) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bNext >= 180) && (bNext <= 189) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bReg >= 180) && (bReg <= 189) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 txStart) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 25) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bReg >= 11) && (bReg <= 27) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sNext == 6) ##1 (bReg >= 224) && (bReg <= 252) ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##1 (bNext >= 224) && (bNext <= 252) ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##1 txStart ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bNext >= 101) && (bNext <= 139)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bNext >= 79) && (bNext <= 90)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bReg >= 101) && (bReg <= 139)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bReg >= 79) && (bReg <= 90)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) (!txStart && (sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 52) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 47) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 47) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 52) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 98) && (bReg <= 101) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bNext >= 2) && (bNext <= 59) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 98) && (bReg <= 101) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 74) && (bReg <= 78) ##4 1) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) ((nNext == 0) ##2 (bNext >= 2) && (bNext <= 59) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 56) && (bReg <= 143) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 123) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((din >= 168) && (din <= 255) ##2 (stateNext == 0) ##1 1) |-> (sNext >= 0) && (sNext <= 1));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 6) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (din >= 131) && (din <= 132)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (nNext == 0)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (sReg == 15)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 5) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (sReg == 10)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (sReg >= 7) && (sReg <= 8)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (nReg == 0)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 5) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 5) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg >= 131) && (bReg <= 132)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (sReg >= 2) && (sReg <= 4)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg >= 56) && (bReg <= 60)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 5) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext == 139)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg == 139)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (din == 139)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 132)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 5) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 5) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 190) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 190) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((din >= 0) && (din <= 83) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((din >= 0) && (din <= 83) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((nNext == 0) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg == 1) && (din >= 155) && (din <= 238) ##1 (stateNext == 3) ##3 1) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((din >= 168) && (din <= 255) ##2 (stateNext == 0) ##1 1) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) ((nReg == 4) && (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 2) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 2) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((nNext == 2) && (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((nNext == 3) && (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) && (stateReg == 2) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((nNext == 4) && (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 143) && (bNext <= 255) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 255) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) && (stateNext == 2) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) && (nReg == 0) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((nReg == 0) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 255) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 131) && (bReg <= 192) ##2 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((nReg == 2) && (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((nReg == 3) && (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) && (nNext == 0) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 101) && (bReg <= 255) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 105) && (bReg <= 255) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 (stateReg == 2)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 6) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 101) && (bNext <= 255) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (nReg == 0) && (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 (stateNext == 2)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##1 (din >= 31) && (din <= 186) ##1 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##1 (stateNext == 2) ##1 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) && (stateNext == 2) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##1 (nReg == 0) ##1 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 6) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 (nReg == 0)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 118) && (bReg <= 189) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 131) && (bReg <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 105) && (bNext <= 255) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (nNext == 0) && (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##1 (nNext == 0) ##1 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 26) && (bReg <= 60) ##2 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 (nNext == 0)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##1 (stateReg == 2) ##1 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) && (stateReg == 2) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 5) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 !txStart ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##1 (bReg >= 122) && (bReg <= 243) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##1 (bNext >= 122) && (bNext <= 243) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 sTick ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg == 1) ##1 (nReg == 2) ##1 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##1 (nNext == 4) ##1 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##1 (nReg == 3) ##1 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##1 (nReg == 4) ##1 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##1 (nNext == 3) ##1 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##1 (nNext == 2) ##1 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) (!txStart && (bReg >= 19) && (bReg <= 60) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 3) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 4) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 19) && (bNext <= 60) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((sReg == 1) ##2 (bReg >= 39) && (bReg <= 50)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##2 (nReg == 2)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##2 (bReg >= 150) && (bReg <= 159)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##2 (nNext == 4)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##2 (nReg == 3)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##2 (nNext == 3)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##2 (nNext == 2)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##2 (nReg == 4)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##2 (bNext >= 150) && (bNext <= 159)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##2 (bNext >= 39) && (bNext <= 50)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 6) ##4 (bReg >= 207) && (bReg <= 228)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bReg >= 39) && (bReg <= 45)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bReg >= 22) && (bReg <= 25)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bNext == 180)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bNext >= 207) && (bNext <= 228)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bNext == 90)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bReg == 90)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bNext >= 22) && (bNext <= 25)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bReg == 159)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (stateNext == 3)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bReg == 180)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (stateReg == 3)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bNext >= 39) && (bNext <= 45)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bNext == 159)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 159) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bReg == 159) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bReg >= 224) && (bReg <= 248) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bNext >= 224) && (bNext <= 248) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bReg >= 39) && (bReg <= 45) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bNext >= 39) && (bNext <= 45) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bNext >= 39) && (bNext <= 45) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 22) && (bNext <= 25) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bNext >= 224) && (bNext <= 248) ##3 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bNext >= 39) && (bNext <= 45) ##3 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bNext >= 39) && (bNext <= 45) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bReg >= 224) && (bReg <= 248) ##3 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 (nReg >= 5) && (nReg <= 7)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 6) ##1 (stateNext == 3) ##3 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (stateNext == 3) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##3 (stateNext == 3) ##1 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 224) && (bReg <= 252) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bReg == 180) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bReg == 159) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 39) && (bReg <= 45) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 !txNext) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext == 159) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 !txReg) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 6) ##2 (bReg >= 39) && (bReg <= 45) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 (nNext >= 5) && (nNext <= 7)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 6) && (stateNext == 3) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (bReg >= 39) && (bReg <= 45) ##3 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 22) && (bReg <= 25) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) && (stateReg == 3) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (stateReg == 3) ##3 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (stateReg == 3) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##3 (stateReg == 3) ##1 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 224) && (bNext <= 252) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 !tx) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext == 180) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 !txReg && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##1 !txNext ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 !txNext && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (nReg >= 5) && (nReg <= 7) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##1 (din >= 205) && (din <= 243) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (din >= 23) && (din <= 50) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##1 !tx ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 !tx && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##1 (nReg >= 5) && (nReg <= 7) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (nNext >= 5) && (nNext <= 7) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##1 (nNext >= 5) && (nNext <= 7) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##1 !txReg ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (din >= 103) && (din <= 109) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##1 !txNext ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##1 !txReg ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##1 !tx ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##1 (nNext >= 5) && (nNext <= 7) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##1 (nReg >= 5) && (nReg <= 7) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext == 6) ##2 (bNext >= 189) && (bNext <= 202) ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##2 (bReg >= 189) && (bReg <= 202) ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bReg >= 118) && (bReg <= 150)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bNext >= 101) && (bNext <= 118)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bReg >= 101) && (bReg <= 118)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bReg >= 39) && (bReg <= 45)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bNext >= 118) && (bNext <= 150)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bNext >= 39) && (bNext <= 45)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) && (sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) (!txReg && (sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) (!tx && (sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) (!txNext && (sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nReg >= 5) && (nReg <= 7) && (sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext >= 5) && (nNext <= 7) && (sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 25) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 25) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 9) && (bNext <= 32) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 2) && (bNext <= 36) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 0) && (bReg <= 32) ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 59) && (bNext <= 83)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 2) && (bNext <= 59)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 21) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 21) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg >= 0) && (bReg <= 32) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##1 (bNext >= 2) && (bNext <= 36) ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 123) ##3 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 139) ##3 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) (txDoneTick) |-> (sNext >= 0) && (sNext <= 1));
assert property(@(posedge clk) ((sNext >= 11) && (sNext <= 15) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 4) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 5) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg >= 127) && (bReg <= 128)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (din >= 134) && (din <= 135)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg == 131)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (din == 131)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg == 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (din >= 127) && (din <= 128)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg >= 134) && (bReg <= 135)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sNext >= 10) && (sNext <= 12) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext == 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 134) && (bNext <= 135)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext == 131)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 128)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (sReg == 7)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (sReg >= 3) && (sReg <= 4)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (din == 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (sNext == 15)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##3 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 2) && (bNext <= 59)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 59) && (bNext <= 83)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bNext >= 192) && (bNext <= 255) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (!txNext ##4 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) (!txNext ##3 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) (!txReg ##3 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) (txStart ##4 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) (!tx ##3 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) (!tx ##4 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) (!txNext ##2 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) (!txReg ##4 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((bNext >= 192) && (bNext <= 255) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (!tx ##2 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) (!txReg ##2 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) (sTick ##2 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) (txDoneTick ##1 1) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) ((bReg == 1) && (sReg == 14) ##3 sTick ##1 1) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((bReg == 1) && (sReg == 14) ##3 (sNext == 2) ##1 1) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((bReg == 1) && (sReg == 14) ##3 (sReg == 1) ##1 1) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((bReg == 1) && (din >= 155) && (din <= 238) && (sReg == 14) ##4 1) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((bReg == 1) && (sReg == 14) && txStart ##4 1) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((bReg == 1) && (sReg == 14) ##1 (din >= 85) && (din <= 235) ##3 1) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((bReg == 1) && (sReg == 14) ##3 (din >= 13) && (din <= 67) ##1 1) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) (!txReg ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 180) && (bReg <= 182) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 177) && (bReg <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 177) && (bReg <= 182) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 169) && (bReg <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 169) && (bNext <= 182) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 169) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 177) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 177) && (bNext <= 182) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) (!tx ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 180) && (bNext <= 182) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 169) && (bReg <= 182) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (din >= 126) && (din <= 186) && (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) (!tx && (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##1 txStart ##1 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) (!txNext ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) (!txReg && (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##1 (din >= 31) && (din <= 59) ##1 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) && txStart ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 (din >= 120) && (din <= 161)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 0) && (din <= 83) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##1 (bNext >= 132) && (bNext <= 243) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##1 (din >= 132) && (din <= 252) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##1 !txStart ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##1 (bReg >= 132) && (bReg <= 243) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((sReg == 1) ##2 (bReg == 202)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##2 (bNext == 202)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##2 (bNext == 180)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((sReg == 1) ##2 (bReg == 180)) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) (txDoneTick ##1 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##1 (sNext == 6) && (stateReg == 3) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sReg == 6) ##4 (bNext >= 189) && (bNext <= 192)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bNext == 101)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bReg >= 189) && (bReg <= 192)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bReg == 101)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bNext == 45)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bNext >= 224) && (bNext <= 228)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bReg >= 224) && (bReg <= 228)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bReg == 45)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) (txDoneTick ##1 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((sNext == 6) && (stateReg == 3) ##1 (din >= 2) && (din <= 168) ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 3) ##1 (din >= 77) && (din <= 86) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((din >= 49) && (din <= 56) && (sNext == 3) ##2 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 (bNext >= 3) && (bNext <= 6)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext == 45) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 101) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (bReg >= 224) && (bReg <= 248) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 248) && (bNext <= 252) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##1 (din == 248) ##3 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 202) && (sNext == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 (nNext >= 5) && (nNext <= 6)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 6) ##2 (bNext >= 224) && (bNext <= 248) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bReg >= 248) && (bReg <= 252) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bReg == 101) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 (bReg >= 3) && (bReg <= 6)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 (nReg >= 5) && (nReg <= 6)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg == 45) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##1 (bNext >= 159) && (bNext <= 243) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##1 (bNext >= 3) && (bNext <= 6) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (nReg >= 5) && (nReg <= 6) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##1 (nReg >= 5) && (nReg <= 6) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##1 (sNext == 6) ##1 (stateNext == 3) ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (din >= 108) && (din <= 109) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (nNext >= 5) && (nNext <= 6) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (bNext >= 3) && (bNext <= 6) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##1 (bReg >= 159) && (bReg <= 243) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##1 (bReg >= 3) && (bReg <= 6) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##1 (nNext >= 5) && (nNext <= 6) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (bReg >= 3) && (bReg <= 6) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((din == 22) ##4 1) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) ((sNext == 3) ##2 (din >= 66) && (din <= 71)) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##1 (bReg >= 0) && (bReg <= 19) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext == 6) ##1 (din == 168) ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##1 (din >= 2) && (din <= 168) && (stateNext == 3) ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##1 (bReg >= 0) && (bReg <= 9) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((stateNext == 0)) |-> txNext);
assert property(@(posedge clk) ((sNext == 6) ##2 (bReg >= 224) && (bReg <= 235) ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##2 (bNext >= 224) && (bNext <= 235) ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##1 (din >= 200) && (din <= 255) ##1 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) (txDoneTick) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sNext == 6) ##3 (bNext >= 224) && (bNext <= 248)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (din >= 162) && (din <= 164)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) ##3 (bReg >= 224) && (bReg <= 248)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((stateNext == 0)) |-> txReg);
assert property(@(posedge clk) ((stateNext == 0) ##1 1) |-> txReg);
assert property(@(posedge clk) ((stateNext == 0)) |-> tx);
assert property(@(posedge clk) ((stateNext == 0) ##1 1) |-> tx);
assert property(@(posedge clk) ((din >= 85) && (din <= 164) && (sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((din >= 0) && (din <= 84) && (sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 90) && (bNext <= 255) && (sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 90) && (bReg <= 255) && (sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 4) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext >= 1) && (nNext <= 4) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 2) && (bReg <= 32) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 26) && (bReg <= 60) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 26) && (bReg <= 60) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 0) ##3 (bReg >= 2) && (bReg <= 32)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 56) && (bReg <= 83) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 2) && (bNext <= 32)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) (!txStart && (bReg == 0) && (din == 0)) |-> reset);
assert property(@(posedge clk) (!txStart && (bNext == 0) && (din == 0)) |-> reset);
assert property(@(posedge clk) (txStart ##4 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((din == 0) && (nReg == 0)) |-> reset);
assert property(@(posedge clk) ((din == 0) && (stateNext == 0)) |-> reset);
assert property(@(posedge clk) (txStart ##1 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((din == 0) && (nNext == 0)) |-> reset);
assert property(@(posedge clk) ((din == 0) && (stateReg == 0)) |-> reset);
assert property(@(posedge clk) (txReg ##1 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((din == 22) && (stateNext == 1)) |-> txDoneTick);
assert property(@(posedge clk) (txReg ##3 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) (txReg ##4 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((bNext == 0) && (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((din == 22) && txNext) |-> txDoneTick);
assert property(@(posedge clk) ((din == 22) && (sNext == 0)) |-> txDoneTick);
assert property(@(posedge clk) ((din == 22) && txReg) |-> txDoneTick);
assert property(@(posedge clk) (tx ##4 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) (tx ##3 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) (tx ##2 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) (tx ##1 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((din == 22) && tx) |-> txDoneTick);
assert property(@(posedge clk) ((sReg >= 13) && (sReg <= 15) ##4 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 15) ##4 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((din == 22) && (nNext == 7)) |-> txDoneTick);
assert property(@(posedge clk) ((nNext >= 5) && (nNext <= 7) ##1 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((nNext >= 5) && (nNext <= 7) ##2 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((nNext >= 5) && (nNext <= 7) ##3 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((din == 22) && (nReg == 7)) |-> txDoneTick);
assert property(@(posedge clk) (txNext ##1 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((nNext >= 5) && (nNext <= 7) ##4 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) (txNext ##2 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((sReg >= 11) && (sReg <= 15) ##4 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 15) ##1 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((sReg >= 13) && (sReg <= 15) ##3 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((sReg >= 11) && (sReg <= 15) ##3 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 15) ##3 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((sReg >= 11) && (sReg <= 15) ##2 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((sReg >= 8) && (sReg <= 15) ##2 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 15) ##2 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((sReg >= 11) && (sReg <= 15) ##1 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((sReg >= 8) && (sReg <= 15) ##1 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((din == 22) && (sReg == 15)) |-> txDoneTick);
assert property(@(posedge clk) (txNext ##3 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) (txNext ##4 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((din == 22) && (stateReg == 0)) |-> txDoneTick);
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 15) ##3 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((nReg == 7) ##3 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((din == 22) && sTick) |-> txDoneTick);
assert property(@(posedge clk) ((bReg == 0) && (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) (sTick ##1 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) (txReg ##2 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##2 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##1 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) (!sTick ##3 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((sNext >= 11) && (sNext <= 15) ##1 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 15) ##1 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((sNext >= 11) && (sNext <= 15) ##4 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 15) ##4 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((sNext >= 11) && (sNext <= 15) ##2 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 15) ##3 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((sNext >= 11) && (sNext <= 15) ##3 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) (!txStart ##2 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) (!sTick ##2 (din == 22)) |-> txDoneTick);
assert property(@(posedge clk) ((din >= 166) && (din <= 255) ##1 txDoneTick ##3 1) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) ((din >= 168) && (din <= 255) ##1 txDoneTick ##3 1) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) ((din >= 133) && (din <= 255) ##1 txDoneTick ##3 1) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) ((din >= 126) && (din <= 255) ##1 txDoneTick ##3 1) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (stateNext == 1)) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (sReg == 0) ##1 1) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (stateNext == 1) ##1 1) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##3 !txNext) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (sNext == 2)) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##2 !txNext ##1 1) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) ((din >= 126) && (din <= 255) ##1 txDoneTick ##2 1) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 0) ##1 1) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (stateReg == 1)) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (stateReg == 1) ##1 1) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##3 !txReg) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##3 !tx) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (sReg == 1)) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##1 !sTick ##2 1) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) ((din == 173) && txDoneTick ##3 1) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (din == 208)) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##2 txStart ##1 1) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##1 (din == 201) ##2 1) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (din == 137) ##1 1) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) (!txStart ##1 txDoneTick ##3 1) |-> (bNext >= 192) && (bNext <= 255));
assert property(@(posedge clk) ((din >= 126) && (din <= 255) ##2 txDoneTick ##2 1) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) ((din >= 130) && (din <= 255) ##2 txDoneTick ##2 1) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) ((din >= 133) && (din <= 255) ##2 txDoneTick ##2 1) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) (!txStart ##1 txDoneTick ##2 1) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) ((din >= 168) && (din <= 255) ##1 txDoneTick ##2 1) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) (txDoneTick ##2 txStart) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) (txDoneTick ##1 !sTick ##1 1) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) (txDoneTick ##2 (sReg == 0)) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) (txDoneTick ##2 (stateNext == 1)) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) (txDoneTick ##2 !txNext) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 0)) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) ((din == 173) ##1 (stateNext == 0) ##1 1) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) ((din == 173) && txDoneTick ##2 1) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) (txDoneTick ##1 (din == 201) ##1 1) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) (txDoneTick ##2 (din == 137)) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) (txDoneTick ##2 (stateReg == 1)) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) ((din >= 170) && (din <= 255) ##2 txDoneTick ##2 1) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) ((din >= 166) && (din <= 255) ##2 txDoneTick ##2 1) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) ((din >= 168) && (din <= 255) ##2 txDoneTick ##2 1) |-> (bNext >= 127) && (bNext <= 190));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 123) ##4 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 139) ##4 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((din >= 168) && (din <= 255) ##2 txDoneTick ##2 1) |-> (sNext >= 0) && (sNext <= 1));
assert property(@(posedge clk) ((din >= 166) && (din <= 255) ##2 txDoneTick ##2 1) |-> (sNext >= 0) && (sNext <= 1));
assert property(@(posedge clk) ((din >= 170) && (din <= 255) ##2 txDoneTick ##2 1) |-> (sNext >= 0) && (sNext <= 1));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bNext >= 52) && (bNext <= 99) ##1 (sNext == 3) ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) (reset) |-> (nNext == 0));
assert property(@(posedge clk) (reset ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) (reset ##2 1) |-> (nNext == 0));
assert property(@(posedge clk) ((din == 0) ##3 (sNext == 3) ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) (reset ##3 1) |-> (nNext == 0));
assert property(@(posedge clk) (reset ##4 1) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##4 (din == 13)) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##3 (din == 101) ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##2 (din == 99) ##2 1) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##2 (nReg == 0) ##2 1) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##3 (bReg == 101) ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##4 (sReg == 3)) |-> (nNext == 0));
assert property(@(posedge clk) ((sReg == 0) && (stateReg == 0) ##4 1) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##3 (nNext == 0) ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##2 (nNext == 0) ##2 1) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##1 (nNext == 0) ##3 1) |-> (nNext == 0));
assert property(@(posedge clk) ((nNext == 0) && (stateReg == 0) ##4 1) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##4 (nReg == 0)) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##3 (nReg == 0) ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##1 (din >= 36) && (din <= 59) ##2 (sNext == 3) ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) ((sNext == 0) && (stateReg == 0) ##3 (sNext == 3) ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##1 (din >= 36) && (din <= 64) ##2 (sNext == 3) ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##2 (din >= 52) && (din <= 99) ##1 (sNext == 3) ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##3 !txStart && (sNext == 3) ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##3 (sNext == 3) ##1 !txStart) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##4 (sNext == 4)) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##3 (bNext == 101) ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##4 (bNext == 13)) |-> (nNext == 0));
assert property(@(posedge clk) ((nReg == 0) && (stateReg == 0) ##4 1) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##1 (nReg == 0) ##3 1) |-> (nNext == 0));
assert property(@(posedge clk) ((din >= 0) && (din <= 22) && (stateReg == 0) ##3 (sNext == 3) ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##3 (sNext == 3) ##1 sTick) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bReg >= 0) && (bReg <= 99) ##1 (sNext == 3) ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bReg >= 52) && (bReg <= 99) ##1 (sNext == 3) ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##2 (bNext >= 0) && (bNext <= 99) ##1 (sNext == 3) ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bNext >= 0) && (bNext <= 59) ##2 (sNext == 3) ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##1 (bNext >= 36) && (bNext <= 59) ##2 (sNext == 3) ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) ((din == 0) && (stateReg == 0) ##4 1) |-> (nNext == 0));
assert property(@(posedge clk) ((stateReg == 0) ##4 (bReg == 13)) |-> (nNext == 0));
assert property(@(posedge clk) (txDoneTick ##2 txStart) |-> (sNext >= 0) && (sNext <= 1));
assert property(@(posedge clk) (txDoneTick ##2 (stateReg == 1)) |-> (sNext >= 0) && (sNext <= 1));
assert property(@(posedge clk) (txDoneTick ##2 !txNext) |-> (sNext >= 0) && (sNext <= 1));
assert property(@(posedge clk) (txDoneTick ##1 !sTick ##1 1) |-> (sNext >= 0) && (sNext <= 1));
assert property(@(posedge clk) ((din >= 168) && (din <= 255) ##1 txDoneTick ##2 1) |-> (sNext >= 0) && (sNext <= 1));
assert property(@(posedge clk) (txDoneTick ##2 (stateNext == 1)) |-> (sNext >= 0) && (sNext <= 1));
assert property(@(posedge clk) (txDoneTick ##2 (din == 137)) |-> (sNext >= 0) && (sNext <= 1));
assert property(@(posedge clk) (txDoneTick ##1 (din == 201) ##1 1) |-> (sNext >= 0) && (sNext <= 1));
assert property(@(posedge clk) ((din >= 133) && (din <= 255) ##1 txDoneTick ##3 1) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) ((din == 173) && txDoneTick ##2 1) |-> (sNext >= 0) && (sNext <= 1));
assert property(@(posedge clk) ((din == 173) ##1 (stateNext == 0) ##1 1) |-> (sNext >= 0) && (sNext <= 1));
assert property(@(posedge clk) (reset ##1 1) |-> (sNext >= 0) && (sNext <= 1));
assert property(@(posedge clk) (reset) |-> (sNext >= 0) && (sNext <= 1));
assert property(@(posedge clk) ((din >= 168) && (din <= 255) ##1 txDoneTick ##3 1) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) ((din >= 166) && (din <= 255) ##1 txDoneTick ##3 1) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) ((din >= 126) && (din <= 255) ##1 txDoneTick ##2 1) |-> (sNext >= 0) && (sNext <= 1));
assert property(@(posedge clk) (reset) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) (reset ##1 1) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) (reset ##2 1) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) ((sNext == 0) ##1 (stateNext == 1) ##2 (sNext == 3) ##1 1) |-> (nNext == 0));
assert property(@(posedge clk) (txDoneTick ##3 1) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) (txDoneTick ##2 !txNext ##2 1) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) (txDoneTick ##4 (stateReg == 1)) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) ((din >= 126) && (din <= 255) ##1 txDoneTick ##3 1) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (stateReg == 1) ##2 1) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) (txDoneTick ##3 (stateReg == 1) ##1 1) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) (txDoneTick ##4 (din == 206)) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) ((din >= 133) && (din <= 255) ##2 txDoneTick ##2 1) |-> (sNext >= 0) && (sNext <= 1));
assert property(@(posedge clk) (txDoneTick ##2 txStart ##2 1) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) (txDoneTick ##3 (din == 208) ##1 1) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 0) ##2 1) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) (txDoneTick ##4 !txReg) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) (txDoneTick ##4 (stateNext == 1)) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) (txDoneTick ##3 (sNext == 2) ##1 1) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) (txDoneTick ##3 !tx ##1 1) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) (txDoneTick ##3 !txNext ##1 1) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) (txDoneTick ##4 !txNext) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) (txDoneTick ##4 !tx) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) (txDoneTick ##1 (din == 201) ##3 1) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) (txDoneTick ##3 (stateNext == 1) ##1 1) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) (txDoneTick ##2 (din == 137) ##2 1) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) (txDoneTick ##2 (stateNext == 1) ##2 1) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) (txDoneTick ##2 (sReg == 0) ##2 1) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) ((din == 173) && txDoneTick ##4 1) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) (txDoneTick ##3 (sReg == 1) ##1 1) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) (txDoneTick ##3 !txReg ##1 1) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) (txDoneTick ##1 !sTick ##3 1) |-> (sReg >= 0) && (sReg <= 1));
assert property(@(posedge clk) ((din >= 126) && (din <= 255) ##2 txDoneTick ##2 1) |-> (sNext >= 0) && (sNext <= 1));
assert property(@(posedge clk) ((din >= 130) && (din <= 255) ##2 txDoneTick ##2 1) |-> (sNext >= 0) && (sNext <= 1));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 4) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##4 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((din >= 0) && (din <= 83) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (din == 138)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext == 134)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext == 128)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext == 135)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext == 138)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sNext >= 10) && (sNext <= 12) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg == 127)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg == 128)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg == 132)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext == 132)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg == 135)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg == 138)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (sReg == 2)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (sReg == 4)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (sReg == 3)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext == 127)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (stateNext == 2)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##2 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (din == 134)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (din == 132)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (din == 128)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (din == 135)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bReg == 134)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (sReg == 8)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (sReg == 9)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (!txStart ##1 txDoneTick ##2 1) |-> (sNext >= 0) && (sNext <= 1));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 143) && (din == 127)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sNext >= 0) && (sNext <= 1) ##3 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (reset ##3 1) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) (reset ##2 1) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((sReg >= 0) && (sReg <= 1) ##1 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((stateNext == 0) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((stateReg == 0) ##4 (bNext >= 127) && (bNext <= 143)) |-> (bReg >= 56) && (bReg <= 143));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 2) && (bReg <= 32) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((din >= 0) && (din <= 85) ##4 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((din >= 0) && (din <= 85) ##3 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((bReg >= 45) && (bReg <= 50) ##2 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((bReg == 50) ##2 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) (sTick ##3 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((nReg == 2) ##2 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((sReg >= 13) && (sReg <= 15) ##3 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((bReg >= 39) && (bReg <= 50) ##2 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((sReg >= 11) && (sReg <= 15) ##3 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((sNext >= 11) && (sNext <= 15) ##3 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) (reset ##2 1) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((sReg >= 13) && (sReg <= 15) ##2 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((sReg >= 13) && (sReg <= 15) ##4 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) (reset ##3 1) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((bNext == 25) ##2 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((nNext == 3) ##1 (bNext == 50) ##1 1) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((nNext == 3) ##2 (bReg == 50)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((bReg == 50) && (nNext == 3) ##2 1) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((nNext == 3) ##1 (bReg == 50) ##1 1) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) (txDoneTick ##3 (din == 208) ##1 1) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (din == 137) ##2 1) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##4 !tx) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (sReg == 0) ##2 1) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (sReg == 1) ##1 1) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##4 (sReg == 1)) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##1 !sTick ##3 1) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) ((din == 173) && txDoneTick ##4 1) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) ((sNext >= 11) && (sNext <= 15) ##4 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 15) ##3 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((bNext >= 22) && (bNext <= 25) ##2 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) (txDoneTick ##3 !txReg ##1 1) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##4 (stateNext == 1)) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) ((sReg >= 11) && (sReg <= 15) ##4 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) (txDoneTick ##2 txStart ##2 1) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##4 (din == 206)) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##4 (stateReg == 1)) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 0) ##2 1) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (stateReg == 1) ##2 1) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (stateReg == 1) ##1 1) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##2 !txNext ##2 1) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (sNext == 2) ##1 1) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##1 (din == 201) ##3 1) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##3 !txNext ##1 1) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##4 (sNext == 1)) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##4 !txNext) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##4 !txReg) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##3 !tx ##1 1) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (stateNext == 1) ##2 1) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (stateNext == 1) ##1 1) |-> (bNext >= 143) && (bNext <= 255));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 15) ##3 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) (txStart ##1 (sNext == 7) ##2 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sReg >= 8) && (sReg <= 15) ##2 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) (!txStart ##1 txDoneTick ##3 1) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) ((sReg >= 10) && (sReg <= 15) ##2 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) (txDoneTick ##3 (din == 208)) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) (sTick ##1 (sNext == 7) ##2 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 15) ##4 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) (txDoneTick ##2 txStart ##1 1) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (din == 137) ##1 1) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##1 (din == 201) ##2 1) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) ((din == 173) && txDoneTick ##3 1) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##1 !sTick ##2 1) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (sReg == 1)) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (stateReg == 1) ##1 1) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (stateReg == 1)) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##3 !txReg) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##3 !txNext) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (stateNext == 1) ##1 1) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (stateNext == 1)) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (sNext == 2)) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##3 !tx) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##2 !txNext ##1 1) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 0) ##1 1) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (sReg == 0) ##1 1) |-> (bReg >= 149) && (bReg <= 255));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 15) ##4 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((din >= 223) && (din <= 252) ##2 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((sNext == 7) ##1 (din == 132) ##2 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext == 7) ##2 (din == 101) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext == 7) ##2 (din == 18) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext == 7) ##1 (din >= 185) && (din <= 252) ##1 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext == 7) ##1 (din >= 132) && (din <= 252) ##1 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((din >= 2) && (din <= 121) && (sNext == 7) ##2 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((din >= 66) && (din <= 121) && (sNext == 7) ##2 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext == 7) ##1 (din >= 176) && (din <= 190) ##1 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 15) ##1 (sNext == 7) ##2 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext == 7) ##1 (sNext >= 8) && (sNext <= 9) ##1 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 15) ##1 (sNext == 7) ##2 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext == 7) ##1 (sReg >= 7) && (sReg <= 8) ##1 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext >= 8) && (sNext <= 15) ##1 (sNext == 7) ##2 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext == 7) ##1 (sNext >= 7) && (sNext <= 9) ##1 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext == 7) ##1 (din >= 176) && (din <= 220) ##1 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((din >= 2) && (din <= 97) && (sNext == 7) ##2 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext == 7) && (sReg == 7) ##2 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext == 7) ##1 (din == 185) ##2 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext == 7) ##1 sTick ##1 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) (!sTick && (sNext == 7) ##2 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext == 7) ##2 (bReg == 9) ##1 sTick) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((din >= 80) && (din <= 148) && (sNext == 7) ##2 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((din >= 80) && (din <= 136) && (sNext == 7) ##2 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((din >= 66) && (din <= 106) && (sNext == 7) ##2 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext == 7) ##1 (din >= 176) && (din <= 255) ##1 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((din == 91) ##3 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((din == 200) && (sNext == 7) ##3 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext == 7) ##2 (bReg == 9) ##1 !txStart) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext == 7) ##1 (din >= 132) && (din <= 255) ##1 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((din >= 1) && (din <= 106) && (sNext == 7) ##2 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext == 7) ##1 (din >= 169) && (din <= 211) ##1 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext == 7) ##1 txStart ##1 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##1 txDoneTick ##2 1) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) ((din >= 0) && (din <= 81) ##1 (sNext == 7) ##2 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext == 7) ##3 (din == 208)) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext == 7) ##3 (din == 153)) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((din >= 212) && (din <= 252) ##2 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((din >= 192) && (din <= 252) ##2 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) (txDoneTick ##2 (din == 184)) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) ((din >= 0) && (din <= 83) ##1 (sNext == 7) ##2 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((din >= 126) && (din <= 255) ##1 txDoneTick ##3 1) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((din >= 0) && (din <= 85) ##1 (sNext == 7) ##2 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) (txDoneTick ##2 !txStart) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##2 (bNext == 0)) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##2 txNext) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) ((din == 22) ##1 (stateNext == 0) ##1 1) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) ((din == 22) && txDoneTick ##2 1) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##1 sTick ##1 1) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) ((din >= 133) && (din <= 255) ##1 txDoneTick ##3 1) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##1 (sNext == 7) ##2 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((din == 173) && txDoneTick ##2 1) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) (txDoneTick ##1 !sTick ##1 1) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) (txDoneTick ##2 (sReg == 0)) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) (txDoneTick ##2 (stateNext == 1)) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) (txDoneTick ##2 !txNext) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 0)) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) ((din == 173) ##1 (stateNext == 0) ##1 1) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) (txDoneTick ##1 (din == 201) ##1 1) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) (txDoneTick ##2 (din == 137)) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) (txDoneTick ##2 txStart) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) (txStart ##1 txDoneTick ##2 1) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##2 txDoneTick ##2 1) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) ((din >= 160) && (din <= 252) ##2 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) (reset ##2 1) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) (reset ##3 1) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) (txDoneTick ##2 (stateReg == 1)) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) ((din >= 166) && (din <= 255) ##1 txDoneTick ##3 1) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((din >= 141) && (din <= 252) ##2 (din == 75)) |-> (bNext >= 50) && (bNext <= 123));
assert property(@(posedge clk) ((din >= 168) && (din <= 255) ##1 txDoneTick ##3 1) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((sReg == 14) ##1 (din == 235) ##3 1) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((sReg == 14) ##1 (din == 85) ##3 1) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((sReg == 14) ##2 (din == 139) ##2 1) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((din >= 86) && (din <= 170) ##2 txDoneTick ##2 1) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##1 txDoneTick ##2 1) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) (reset ##4 1) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) (reset ##3 1) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) (!txStart ##1 txDoneTick ##2 1) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) ((bReg == 1) && (sReg == 14) ##1 !txStart ##3 1) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((din == 238) && (sReg == 14) ##4 1) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((bReg == 1) && (sReg == 14) ##3 !txStart ##1 1) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((din == 155) ##2 (stateNext == 3) ##2 1) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((din == 155) ##3 (bNext == 0) ##1 1) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((sReg == 14) ##3 (din == 67) ##1 1) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((sReg == 14) ##3 (din == 13) ##1 1) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((sReg == 14) ##2 (din == 46) ##2 1) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((din >= 80) && (din <= 164) ##2 txDoneTick ##2 1) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) ((din == 155) && (sReg == 14) ##4 1) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##2 txDoneTick ##2 1) |-> (sReg >= 13) && (sReg <= 15));
assert property(@(posedge clk) ((sReg == 14) ##4 (din == 240)) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((sReg == 14) ##4 (din == 10)) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((bReg == 1) && (sReg == 14) ##4 txStart) |-> (sReg >= 2) && (sReg <= 4));
assert property(@(posedge clk) ((din >= 126) && (din <= 255) ##2 txDoneTick ##2 1) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext >= 2) && (bNext <= 32)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bReg >= 2) && (bReg <= 32)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 56) && (bReg <= 83) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((din >= 130) && (din <= 255) ##2 txDoneTick ##2 1) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) ((din >= 133) && (din <= 255) ##2 txDoneTick ##2 1) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) (!txStart ##1 txDoneTick ##3 1) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##4 (sReg == 1)) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##3 !tx ##1 1) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (din == 208) ##1 1) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##2 txStart ##2 1) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (din == 137) ##2 1) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##1 (din == 201) ##3 1) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) ((din == 173) && txDoneTick ##4 1) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##1 !sTick ##3 1) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (sReg == 1) ##1 1) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (sReg == 0) ##2 1) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##4 !tx) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##4 !txReg) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##4 !txNext) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##3 !txReg ##1 1) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##4 (din == 206)) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (stateReg == 1) ##1 1) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##4 (stateReg == 1)) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 0) ##2 1) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##2 !txNext ##2 1) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (sNext == 2) ##1 1) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##4 (sNext == 1)) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (stateReg == 1) ##2 1) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (stateNext == 1) ##2 1) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (stateNext == 1) ##1 1) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##4 (stateNext == 1)) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) (txDoneTick ##3 !txNext ##1 1) |-> (bNext >= 105) && (bNext <= 255));
assert property(@(posedge clk) ((din >= 126) && (din <= 255) ##1 txDoneTick ##2 1) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) (txDoneTick ##2 (sReg == 0) ##1 1) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (sReg == 1)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (din == 208)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##2 txStart ##1 1) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (din == 137) ##1 1) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##1 (din == 201) ##2 1) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (stateReg == 1) ##1 1) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((din == 173) && txDoneTick ##3 1) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##1 !sTick ##2 1) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((din >= 168) && (din <= 255) ##2 txDoneTick ##2 1) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) (txDoneTick ##3 !txReg) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##3 !tx) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##2 !txNext ##1 1) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (sNext == 2)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((din >= 170) && (din <= 255) ##2 txDoneTick ##2 1) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 0) ##1 1) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((din >= 166) && (din <= 255) ##2 txDoneTick ##2 1) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) (txDoneTick ##3 !txNext) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (stateNext == 1) ##1 1) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (stateNext == 1)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (stateReg == 1)) |-> (bReg >= 105) && (bReg <= 255));
assert property(@(posedge clk) ((din >= 168) && (din <= 255) ##1 txDoneTick ##2 1) |-> (bNext >= 50) && (bNext <= 139));
assert property(@(posedge clk) ((sNext >= 8) && (sNext <= 10) ##1 (sNext == 7) ##2 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sNext >= 6) && (sNext <= 10) ##1 (sNext == 7) ##2 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((sReg >= 6) && (sReg <= 10) ##1 (sNext == 7) ##2 (bReg == 9) ##1 1) |-> (sReg >= 10) && (sReg <= 12));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##2 txDoneTick ##1 1) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##1 txDoneTick ##1 1) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) ((din >= 0) && (din <= 131) ##2 txDoneTick ##1 1) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) (!txStart ##1 txDoneTick ##3 1) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) ((din >= 222) && (din <= 255) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((din >= 229) && (din <= 255) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((din >= 225) && (din <= 255) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((din >= 166) && (din <= 255) ##1 txDoneTick ##3 1) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) ((din >= 210) && (din <= 255) ##1 (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) && (din >= 7) && (din <= 71) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((din >= 168) && (din <= 255) ##1 txDoneTick ##3 1) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) && (din >= 7) && (din <= 89) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) && (din >= 7) && (din <= 105) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((din == 173) && txDoneTick ##3 1) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) (txDoneTick ##2 txStart ##1 1) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) (txDoneTick ##3 (din == 208)) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) (reset ##4 1) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) (reset ##3 1) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) ((bNext >= 159) && (bNext <= 160) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) && txNext ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) (reset ##2 1) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) && (din >= 89) && (din <= 121) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) && (din >= 202) && (din <= 254) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) && (din >= 213) && (din <= 254) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) && sTick ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 159) && (bReg <= 160) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) (txDoneTick ##3 (sReg == 1)) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) (txDoneTick ##1 !sTick ##2 1) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) (txDoneTick ##2 (din == 137) ##1 1) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) (txDoneTick ##1 (din == 201) ##2 1) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 0) ##1 1) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) (txDoneTick ##3 (stateReg == 1)) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) (txDoneTick ##2 (stateReg == 1) ##1 1) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) (txDoneTick ##2 !txNext ##1 1) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) (reset ##3 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) (reset ##4 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) (txDoneTick ##3 !txNext) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) (txDoneTick ##2 (sReg == 0) ##1 1) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) (txDoneTick ##2 (stateNext == 1) ##1 1) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) (txDoneTick ##3 (stateNext == 1)) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) (txDoneTick ##3 !txReg) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) (txDoneTick ##3 !tx) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) ((bReg >= 159) && (bReg <= 169) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) && txNext ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (sNext == 1) && (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 165) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 169) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 159) && (bNext <= 169) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) && txReg ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) && (din >= 171) && (din <= 254) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 !sTick && (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 169) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 165) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bReg >= 131) && (bReg <= 165) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) && tx ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) (!txStart && (bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((din >= 126) && (din <= 255) ##1 txDoneTick ##3 1) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##1 tx ##1 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##1 txNext ##1 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##1 txReg ##1 1) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 txNext) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 txReg) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((bNext >= 131) && (bNext <= 192) ##1 (sReg == 1) ##2 tx) |-> (sReg >= 2) && (sReg <= 5));
assert property(@(posedge clk) ((din >= 133) && (din <= 255) ##1 txDoneTick ##3 1) |-> (sNext >= 2) && (sNext <= 5));
assert property(@(posedge clk) ((din >= 126) && (din <= 255) ##2 txDoneTick ##1 1) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((din >= 126) && (din <= 255) ##1 txDoneTick ##1 1) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((din >= 132) && (din <= 255) ##2 txDoneTick ##1 1) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((din >= 132) && (din <= 255) ##1 txDoneTick ##1 1) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##3 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##1 (din >= 168) && (din <= 252) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##1 (din >= 190) && (din <= 252) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 86) && (din <= 170) ##3 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((din >= 7) && (din <= 144) ##2 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((din >= 96) && (din <= 168) ##1 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((din >= 0) && (din <= 125) ##2 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) (txDoneTick ##4 txNext) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##2 (stateReg == 0) ##2 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##3 (stateReg == 0) ##1 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 15) ##2 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##2 txNext ##2 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##4 (din == 64)) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##3 (sNext == 15) ##1 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##3 txNext ##1 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##2 !txStart ##2 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##3 (din == 192) ##1 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##2 (din == 184) ##2 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((bNext >= 127) && (bNext <= 190) ##3 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) (txDoneTick ##3 (bNext == 0) ##1 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##3 (stateNext == 0) ##1 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##4 txReg) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((bReg >= 118) && (bReg <= 189) ##3 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 131) && (bReg <= 192) ##3 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) (txDoneTick ##3 tx ##1 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##4 tx) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##2 (sReg == 15) ##2 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##3 (sReg == 15) ##1 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##3 (bReg == 0) ##1 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##3 txReg ##1 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##4 (bReg == 0)) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##2 (stateNext == 0) ##2 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##4 (bNext == 0)) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##2 (bNext == 0) ##2 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((din == 22) && txDoneTick ##4 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##1 sTick ##3 1) |-> (sReg >= 11) && (sReg <= 15));
assert property(@(posedge clk) ((bReg >= 135) && (bReg <= 255) ##3 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 105) && (bReg <= 255) ##3 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((din >= 7) && (din <= 89) ##2 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) (!txStart ##1 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 105) && (bNext <= 255) ##3 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 6) ##4 (bReg == 139)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bNext == 19)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bNext == 39)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bNext == 139)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (din == 192)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bReg == 192)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) (txDoneTick ##4 txReg) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##2 (stateReg == 0) ##2 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##4 (stateReg == 0)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 15) ##2 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##2 txNext ##2 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##3 (sNext == 15) ##1 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##3 txNext ##1 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##4 txNext) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##2 (bNext == 0) ##2 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##3 (bNext == 0) ##1 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##4 (bNext == 0)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##2 (stateNext == 0) ##2 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##3 (stateNext == 0) ##1 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##3 txReg ##1 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((bReg >= 90) && (bReg <= 224) ##1 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 6) ##4 (bReg == 19)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##4 (bReg == 39)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 192) ##2 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((din >= 0) && (din <= 82) ##2 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) (!sTick ##1 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 6) ##4 (bNext == 192)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) (sTick ##3 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 90) && (bNext <= 224) ##1 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) (txDoneTick ##3 (din == 192) ##1 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##3 tx ##1 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##4 tx) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##3 (sReg == 15) ##1 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##4 (din == 64)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##3 (stateReg == 0) ##1 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##2 !txStart ##2 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##2 (din == 184) ##2 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((din == 22) && txDoneTick ##4 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##4 (bReg == 0)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##3 (bReg == 0) ##1 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##4 (sReg == 15)) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##2 (sReg == 15) ##2 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((bReg >= 131) && (bReg <= 192) ##2 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 127) && (bReg <= 190) ##2 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 150) && (bReg <= 224) ##1 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 0) && (bReg <= 224) ##1 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) (txDoneTick ##1 sTick ##3 1) |-> (sNext >= 11) && (sNext <= 15));
assert property(@(posedge clk) ((bNext >= 0) && (bNext <= 224) ##1 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 150) && (bNext <= 224) ##1 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 143) && (bNext <= 255) ##3 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 255) ##3 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 182) ##2 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sNext == 3) ##1 (din == 86) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 3) ##1 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 0) ##1 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((bReg == 198) && (sNext == 3) ##2 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 2) ##1 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 0) ##2 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((din == 223) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((nNext == 0) ##3 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((din == 96) && (sNext == 3) ##2 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((din == 61) && (sNext == 3) ##2 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((din == 56) && (sNext == 3) ##2 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((din == 49) && (sNext == 3) ##2 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sNext == 3) ##1 (din == 219) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sNext == 3) ##1 (din == 77) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) (txNext ##2 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) (txReg ##3 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((stateReg == 2) ##2 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((bNext >= 105) && (bNext <= 182) ##2 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((stateNext == 2) ##2 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 1) ##2 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((nReg == 0) ##2 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 1) ##2 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((stateReg >= 2) && (stateReg <= 3) ##1 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((stateReg == 2) ##1 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) (txNext ##3 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((din == 134) && (sNext == 3) ##2 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((din == 123) && (sNext == 3) ##2 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((nReg == 0) ##1 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sNext == 3) ##1 (din == 31) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sNext == 6) && (stateReg == 3) && txStart ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) (!txStart ##1 txDoneTick ##2 1) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) ((din == 23) && (sNext == 6) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((din >= 86) && (din <= 170) ##1 (sNext == 6) && (stateReg == 3) ##3 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((din == 223) ##1 (stateNext == 3) ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 3) ##1 (din == 26) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##3 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) (tx ##1 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sNext == 3) ##1 (din == 63) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) (tx ##2 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((bNext == 198) && (sNext == 3) ##2 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((din == 213) && (sNext == 3) ##2 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##2 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) (txReg ##2 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((stateNext >= 2) && (stateNext <= 3) ##1 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((stateNext == 2) ##1 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) (txReg ##1 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3) ##3 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) (tx ##3 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3) ##2 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 2) ##1 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((bNext == 202) ##3 (nNext == 7) ##1 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext >= 143) && (bNext <= 165) ##2 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sNext == 6) && (stateReg == 3) ##2 !txStart ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext == 6) && (stateReg == 3) ##3 !txStart) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((bNext == 202) && (sReg == 6) ##4 txStart) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 202) ##3 (nReg == 7) ##1 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 202) ##4 (nReg == 7)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 202) ##4 (nNext == 7)) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 202) ##2 (nNext == 7) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 202) ##2 (nReg == 7) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 224) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 32) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 39) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 202) ##1 (nNext == 7) ##3 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 (stateReg == 1)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 (nReg == 5)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg == 19) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bReg == 32) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 (bNext == 6)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 6) ##2 (bNext == 150) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##3 (bNext == 189) ##1 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 (stateNext == 1)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext == 202) && (nReg == 7) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 202) ##1 (nReg == 7) ##3 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) (!sTick && (bNext == 202) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##3 (din == 189) ##1 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 19) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 (nReg == 7)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bNext == 202) && (nNext == 7) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 (bReg == 6)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg == 6) ##2 (bReg == 150) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 (nNext == 5)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 (nNext == 7)) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((bReg == 39) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bReg == 224) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##3 (bReg == 189) ##1 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((din == 202) && (sReg == 6) ##4 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 202) && (sReg == 6) ##1 txStart ##3 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sReg == 6) ##2 (din == 150) ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((bNext == 202) && (sReg == 6) ##2 !txStart ##2 1) |-> (sReg >= 5) && (sReg <= 9));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (nNext == 5) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##1 (nReg == 5) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##1 (stateNext == 1) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) && (stateNext == 1) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##1 (nReg == 7) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (nReg == 5) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (nNext == 7) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##1 (nNext == 7) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##1 (nNext == 5) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (bNext == 6) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##1 !txStart ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##1 (bNext == 6) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##1 (stateReg == 1) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) && (stateReg == 1) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (bReg == 6) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##1 (bReg == 6) ##1 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((din >= 86) && (din <= 170) ##1 (sNext == 6) ##1 (stateNext == 3) ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (nReg == 7) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sNext >= 9) && (sNext <= 15) ##2 (din == 109) && (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((din >= 82) && (din <= 168) ##1 (sNext == 6) ##1 (stateNext == 3) ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((din >= 80) && (din <= 162) ##1 (sNext == 6) ##1 (stateNext == 3) ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) (!sTick ##2 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) (reset) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) ((sNext == 3) ##2 (din == 242)) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 15) ##2 1) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (txDoneTick ##2 (sReg == 15) ##2 1) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (txDoneTick ##4 tx) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (txDoneTick ##3 tx ##1 1) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (txDoneTick ##4 txReg) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (txDoneTick ##3 (sReg == 15) ##1 1) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (txDoneTick ##4 (stateNext == 0)) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (txDoneTick ##3 txReg ##1 1) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (txDoneTick ##3 (stateNext == 0) ##1 1) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (txDoneTick ##3 (bNext == 0) ##1 1) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (txDoneTick ##4 (bNext == 0)) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (txDoneTick ##2 (stateNext == 0) ##2 1) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (txDoneTick ##3 (bReg == 0) ##1 1) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (txDoneTick ##1 sTick ##3 1) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (txDoneTick ##4 (sReg == 15)) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (txDoneTick ##2 (bNext == 0) ##2 1) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (txDoneTick ##2 txNext ##2 1) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (reset ##1 1) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (txDoneTick ##3 (stateReg == 0) ##1 1) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) ((sNext == 3) ##2 (din == 205)) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) (txDoneTick ##4 (stateReg == 0)) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) ((sNext == 3) ##2 (din == 178)) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((sNext == 3) ##2 (din == 163)) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) (txDoneTick ##4 (bReg == 0)) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (txDoneTick ##1 (din == 124) ##3 1) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (txDoneTick ##2 (stateReg == 0) ##2 1) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (txDoneTick ##4 (sNext == 15)) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (txDoneTick ##3 txNext ##1 1) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (txDoneTick ##3 (sNext == 15) ##1 1) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (txDoneTick ##2 (din == 184) ##2 1) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (txDoneTick ##2 !txStart ##2 1) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (txDoneTick ##3 (din == 192) ##1 1) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (reset ##4 1) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) ((sNext == 3) ##2 (din == 233)) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) (txDoneTick ##4 txNext) |-> (din >= 0) && (din <= 83));
assert property(@(posedge clk) (!txStart ##2 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((din == 173) && txDoneTick ##2 1) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) (reset ##2 1) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) (reset ##3 1) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) (txDoneTick ##2 txStart) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) (txDoneTick ##2 (sReg == 0)) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) (txDoneTick ##2 (stateNext == 1)) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) (txDoneTick ##2 !txNext) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 0)) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) (txDoneTick ##2 (stateReg == 1)) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) (txDoneTick ##1 !sTick ##1 1) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) ((din == 173) ##1 (stateNext == 0) ##1 1) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) (txDoneTick ##1 (din == 201) ##1 1) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) ((sNext == 6) ##1 (din == 2) ##2 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((din >= 126) && (din <= 255) ##1 txDoneTick ##2 1) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) ((sNext == 6) ##2 (din == 190) ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 0) ##2 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (txDoneTick ##3 !txReg ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (txDoneTick ##3 (stateNext == 1) ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sNext == 6) ##2 (din == 48) ##1 1) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) (txDoneTick ##2 (stateNext == 1) ##2 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (txDoneTick ##4 !txNext) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (txDoneTick ##3 !txNext ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (txDoneTick ##2 !txNext ##2 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (txDoneTick ##2 (stateReg == 1) ##2 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (txDoneTick ##3 (stateReg == 1) ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (txDoneTick ##4 (stateReg == 1)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (txDoneTick ##3 !tx ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (txDoneTick ##4 !txReg) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (txDoneTick ##4 !tx) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (txDoneTick ##1 !sTick ##3 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (txDoneTick ##1 (din == 201) ##3 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (txDoneTick ##2 (din == 137) ##2 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (txDoneTick ##2 txStart ##2 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (txDoneTick ##3 (din == 208) ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (txDoneTick ##4 (din == 206)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (txDoneTick ##4 (stateNext == 1)) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((din == 173) && txDoneTick ##4 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((din >= 126) && (din <= 255) ##2 txDoneTick ##2 1) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) (reset ##4 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (reset ##1 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (reset ##2 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (reset ##3 1) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) (reset) |-> (sNext >= 0) && (sNext <= 4));
assert property(@(posedge clk) ((sNext == 6) ##3 (din == 164)) |-> (sReg >= 6) && (sReg <= 10));
assert property(@(posedge clk) ((stateReg == 0)) |-> txNext);
assert property(@(posedge clk) ((din >= 130) && (din <= 255) ##2 txDoneTick ##2 1) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) ((stateReg == 0)) |-> txReg);
assert property(@(posedge clk) ((stateReg == 0) ##1 1) |-> txReg);
assert property(@(posedge clk) ((stateReg == 0)) |-> tx);
assert property(@(posedge clk) ((stateReg == 0) ##1 1) |-> tx);
assert property(@(posedge clk) ((din >= 168) && (din <= 255) ##2 txDoneTick ##1 1) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((din >= 166) && (din <= 255) ##2 txDoneTick ##1 1) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((bReg >= 149) && (bReg <= 255) && (sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((din >= 166) && (din <= 255) ##1 txDoneTick ##1 1) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((bNext >= 149) && (bNext <= 255) && (sNext >= 9) && (sNext <= 15) ##2 (sNext >= 6) && (sNext <= 8) ##2 1) |-> (sNext >= 5) && (sNext <= 10));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##2 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((din >= 133) && (din <= 255) ##2 txDoneTick ##2 1) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) ((din >= 168) && (din <= 255) ##1 txDoneTick ##1 1) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 112) && (bReg <= 120) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 79) && (bReg <= 90) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) (txDoneTick ##4 !txNext) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) (txDoneTick ##1 (din == 201) ##3 1) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) ((din == 173) && txDoneTick ##4 1) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) (txDoneTick ##1 !sTick ##3 1) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) (txDoneTick ##4 (sReg == 1)) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) (txDoneTick ##4 (stateReg == 1)) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) (txDoneTick ##4 !tx) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) (txDoneTick ##4 (stateNext == 1)) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) (txDoneTick ##4 !txReg) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) (txDoneTick ##4 (sNext == 1)) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) ((bNext >= 32) && (bNext <= 59) && (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bNext >= 32) && (bNext <= 59) && (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) (txDoneTick ##2 (sReg == 0) ##2 1) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (stateReg == 1) ##2 1) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 0) ##2 1) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (stateReg == 1) ##1 1) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (sNext == 2) ##1 1) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) (txDoneTick ##3 !txNext ##1 1) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) (txDoneTick ##2 txStart ##2 1) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (din == 137) ##2 1) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (sReg == 1) ##1 1) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) (txDoneTick ##2 !txNext ##2 1) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) (txDoneTick ##3 !tx ##1 1) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) (txDoneTick ##3 !txReg ##1 1) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (stateNext == 1) ##1 1) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) (txDoneTick ##2 (stateNext == 1) ##2 1) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) (txDoneTick ##3 (din == 208) ##1 1) |-> (din >= 168) && (din <= 255));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 5) ##2 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 26) && (bReg <= 60) ##1 (nNext == 0) ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((bReg >= 26) && (bReg <= 60) ##1 (nNext == 0) ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 112) && (bReg <= 120) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (bReg >= 79) && (bReg <= 90) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 4) ##3 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 (bNext >= 39) && (bNext <= 118) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 (bReg >= 19) && (bReg <= 143) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 (bNext >= 9) && (bNext <= 118) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 (bNext >= 9) && (bNext <= 143) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 (bReg >= 39) && (bReg <= 118) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##1 (din >= 201) && (din <= 252) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 (bReg >= 9) && (bReg <= 118) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##3 (din >= 132) && (din <= 255) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 (din >= 60) && (din <= 123) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##3 !sTick ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 (bNext >= 11) && (bNext <= 143) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 (din >= 6) && (din <= 123) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 (din >= 28) && (din <= 118) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 (bReg >= 22) && (bReg <= 143) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 (din >= 0) && (din <= 129) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 32) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 24) && (bReg <= 27) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 27) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg == 112) ##1 (stateNext == 2) ##2 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##2 (bNext == 112) ##1 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) && (stateNext == 2) ##3 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##3 (bNext == 112)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##1 (bNext == 112) ##2 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##2 !sTick ##1 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##3 (bReg == 112)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##3 (sNext == 0)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##2 (sNext == 0) ##1 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##1 (sNext == 0) ##2 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##3 (stateReg == 2)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##2 (stateReg == 2) ##1 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##1 (stateReg == 2) ##2 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) && (stateReg == 2) ##3 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##1 (din >= 191) && (din <= 227) ##2 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##3 (stateNext == 2)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##2 (stateNext == 2) ##1 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##2 (din >= 191) && (din <= 194) ##1 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##1 txStart ##2 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##3 (din == 194)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##2 (bReg == 112) ##1 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) && (din >= 152) && (din <= 227) ##3 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##1 !sTick ##2 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##1 (bReg == 112) ##2 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##3 (sReg == 0)) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##2 (sReg == 0) ##1 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##1 (sReg == 0) ##2 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) && (sReg == 0) ##3 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##2 (nNext == 1) ##1 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##1 (nNext == 1) ##2 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) (reset ##3 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (reset ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (reset ##4 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((bReg == 112) ##2 (din == 191) ##1 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) (reset ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (reset) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (txDoneTick ##4 (stateReg == 1)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (txStart ##1 (bReg == 112) ##3 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) ##1 (din == 227) ##2 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) (txDoneTick ##2 (stateReg == 1) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (txDoneTick ##3 (stateReg == 1) ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (txDoneTick ##4 !tx) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (txDoneTick ##3 !tx ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (txDoneTick ##4 !txReg) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) ((din == 173) && txDoneTick ##4 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (txDoneTick ##4 (stateNext == 1)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (txDoneTick ##3 !txReg ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (txDoneTick ##2 (stateNext == 1) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (txDoneTick ##3 (stateNext == 1) ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 0) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (txDoneTick ##1 !sTick ##3 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (txDoneTick ##4 (din == 206)) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (txDoneTick ##2 !txNext ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (txDoneTick ##3 (din == 208) ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (txDoneTick ##3 !txNext ##1 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (txDoneTick ##2 (din == 137) ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (txDoneTick ##1 (din == 201) ##3 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (txDoneTick ##4 !txNext) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (txDoneTick ##2 txStart ##2 1) |-> (sReg >= 0) && (sReg <= 5));
assert property(@(posedge clk) (!txStart && (bReg == 112) ##3 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((bReg == 112) && (din == 152) ##3 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((nReg >= 0) && (nReg <= 3) ##1 (bReg == 112) ##3 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##1 (bReg == 112) ##3 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 13) && (sReg <= 15) ##1 (bReg == 112) ##3 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 7) && (sReg <= 15) ##1 (bReg == 112) ##3 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 11) && (sReg <= 15) ##1 (bReg == 112) ##3 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((sNext >= 7) && (sNext <= 15) ##1 (bReg == 112) ##3 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((sNext >= 11) && (sNext <= 15) ##1 (bReg == 112) ##3 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((sReg >= 2) && (sReg <= 5) ##3 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) ((nNext == 0) ##1 (bReg == 112) ##3 1) |-> (nNext >= 1) && (nNext <= 4));
assert property(@(posedge clk) ((sNext >= 2) && (sNext <= 5) ##3 (din == 250) ##1 1) |-> (sNext >= 6) && (sNext <= 10));
assert property(@(posedge clk) (txDoneTick) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) ((nNext == 0) ##2 (din == 56) ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##2 (din == 56) ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((bReg >= 32) && (bReg <= 60) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##4 (bNext >= 192) && (bNext <= 202)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##4 (bReg >= 192) && (bReg <= 202)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##4 (din >= 192) && (din <= 202) && (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 168) && (din <= 255) ##1 txDoneTick ##2 1) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 (din >= 98) && (din <= 118) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##3 (din >= 180) && (din <= 255) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##3 (din >= 168) && (din <= 255) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##3 (din >= 203) && (din <= 255) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 (bNext >= 98) && (bNext <= 143) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 (bNext >= 98) && (bNext <= 118) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 (bReg >= 98) && (bReg <= 143) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 (bReg >= 98) && (bReg <= 118) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 32) && (bReg <= 39) ##4 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) (txDoneTick ##2 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) (txDoneTick ##1 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) (txDoneTick ##3 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) (txDoneTick ##4 1) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) (txDoneTick) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 0) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 0) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 133) && (din <= 255) ##1 txDoneTick ##3 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((din >= 168) && (din <= 255) ##1 txDoneTick ##3 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((din >= 166) && (din <= 255) ##1 txDoneTick ##3 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((din >= 126) && (din <= 255) ##1 txDoneTick ##3 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) (!txStart ##1 txDoneTick ##3 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((din >= 170) && (din <= 255) ##2 txDoneTick ##2 1) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) (txDoneTick ##3 (stateNext == 1) ##1 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) (txDoneTick ##3 (din == 208) ##1 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) (txDoneTick ##2 txStart ##2 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) (txDoneTick ##2 (din == 137) ##2 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) (txDoneTick ##1 (din == 201) ##3 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) (txDoneTick ##1 !sTick ##3 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) (txDoneTick ##4 !tx) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) (txDoneTick ##3 !tx ##1 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) (txDoneTick ##4 !txReg) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) (txDoneTick ##4 (stateNext == 1)) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) (txDoneTick ##3 !txReg ##1 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) (txDoneTick ##4 (din == 206)) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) (txDoneTick ##2 (stateReg == 1) ##2 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) (txDoneTick ##3 (stateReg == 1) ##1 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) (txDoneTick ##4 (stateReg == 1)) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 0) ##2 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) (txDoneTick ##3 !txNext ##1 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) (txDoneTick ##2 !txNext ##2 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) (txDoneTick ##2 (stateNext == 1) ##2 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) (txDoneTick ##4 !txNext) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) (reset) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) (reset ##3 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) (reset ##2 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) (reset ##1 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) (reset ##4 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) ((din >= 166) && (din <= 255) ##2 txDoneTick ##2 1) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) ((din == 173) && txDoneTick ##4 1) |-> (sNext >= 0) && (sNext <= 6));
assert property(@(posedge clk) (reset ##3 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) (reset) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) (reset ##4 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) (reset ##2 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) (reset ##1 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((din == 173) && txDoneTick ##3 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) (txDoneTick ##2 (din == 137) ##1 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((din >= 168) && (din <= 255) ##2 txDoneTick ##2 1) |-> (din >= 84) && (din <= 167));
assert property(@(posedge clk) (txDoneTick ##2 txStart ##1 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) (txDoneTick ##3 (din == 208)) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) (txDoneTick ##1 !sTick ##2 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) (txDoneTick ##3 !tx) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) (txDoneTick ##1 (din == 201) ##2 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) (txDoneTick ##3 (stateNext == 1)) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) (txDoneTick ##2 (stateNext == 1) ##1 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) (txDoneTick ##3 !txNext) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) (txDoneTick ##2 !txNext ##1 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) (txDoneTick ##2 (stateReg == 1) ##1 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) (txDoneTick ##3 (stateReg == 1)) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 0) ##1 1) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) (txDoneTick ##3 !txReg) |-> (sReg >= 0) && (sReg <= 6));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext == 59)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (din == 224)) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) (reset ##4 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) (reset ##3 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) (reset ##4 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) (reset ##2 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) (reset ##1 1) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) (reset) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) (reset) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) (reset ##1 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) (reset ##2 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) (reset ##3 1) |-> (nNext >= 0) && (nNext <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (bNext == 59)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((nNext == 0) ##3 (din == 224)) |-> (nReg >= 0) && (nReg <= 3));
assert property(@(posedge clk) ((din >= 80) && (din <= 164) ##3 txDoneTick ##1 1) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) ((din >= 89) && (din <= 154) ##3 txDoneTick ##1 1) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 (bReg >= 39) && (bReg <= 83) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##3 (din >= 143) && (din <= 236) ##1 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 (sNext == 14) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 (bNext >= 39) && (bNext <= 83) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 (din >= 51) && (din <= 98) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##1 (din >= 155) && (din <= 200) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 (sNext >= 14) && (sNext <= 15) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 19) && (bReg <= 60) ##2 (din >= 0) && (din <= 83) ##2 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((din == 173) ##2 1) |-> txStart);
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((nNext == 0) ##3 (nReg == 7)) |-> (nNext >= 5) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##3 txDoneTick ##1 1) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) ((din >= 83) && (din <= 164) ##2 txDoneTick ##1 1) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##1 txDoneTick ##1 1) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##2 txDoneTick ##1 1) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) ((din >= 2) && (din <= 254) ##3 txDoneTick ##1 1) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) (reset ##2 1) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) (reset ##1 1) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) (reset ##3 1) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) (reset) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) ((din == 22) && txDoneTick ##1 1) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) (txDoneTick ##1 sTick) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) (reset ##4 1) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) (!sTick ##3 txDoneTick ##1 1) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) (txStart ##1 txDoneTick ##1 1) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) ((bReg >= 11) && (bReg <= 27) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((din == 173) ##1 1) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) (!txStart ##3 txDoneTick ##1 1) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) ((din >= 168) && (din <= 255) ##2 (stateNext == 0) ##1 1) |-> txStart);
assert property(@(posedge clk) (txDoneTick) |-> txStart);
assert property(@(posedge clk) (txStart ##1 txDoneTick ##1 1) |-> sTick);
assert property(@(posedge clk) (txDoneTick ##3 1) |-> sTick);
assert property(@(posedge clk) (txDoneTick) |-> sTick);
assert property(@(posedge clk) ((din == 22) ##1 1) |-> sTick);
assert property(@(posedge clk) (txDoneTick ##1 (din == 201) ##1 1) |-> txStart);
assert property(@(posedge clk) (txDoneTick ##1 !sTick ##1 1) |-> txStart);
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 0)) |-> txStart);
assert property(@(posedge clk) (txDoneTick ##2 (sReg == 0)) |-> txStart);
assert property(@(posedge clk) (txDoneTick ##2 (stateReg == 1)) |-> txStart);
assert property(@(posedge clk) (txDoneTick ##2 !txNext) |-> txStart);
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##1 txDoneTick ##1 1) |-> sTick);
assert property(@(posedge clk) (txDoneTick ##2 (stateNext == 1)) |-> txStart);
assert property(@(posedge clk) (reset ##2 1) |-> txStart);
assert property(@(posedge clk) (reset ##1 1) |-> txStart);
assert property(@(posedge clk) ((din >= 80) && (din <= 164) ##3 txDoneTick ##1 1) |-> sTick);
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##2 txDoneTick ##1 1) |-> sTick);
assert property(@(posedge clk) ((din >= 2) && (din <= 254) ##3 txDoneTick ##1 1) |-> sTick);
assert property(@(posedge clk) ((din >= 170) && (din <= 255) ##2 txDoneTick ##2 1) |-> txStart);
assert property(@(posedge clk) ((din >= 126) && (din <= 255) ##1 txDoneTick ##2 1) |-> txStart);
assert property(@(posedge clk) ((din >= 168) && (din <= 255) ##2 txDoneTick ##2 1) |-> txStart);
assert property(@(posedge clk) ((din >= 168) && (din <= 255) ##1 txDoneTick ##2 1) |-> txStart);
assert property(@(posedge clk) ((din >= 122) && (din <= 254) ##3 txDoneTick ##1 1) |-> sTick);
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##3 txDoneTick ##1 1) |-> sTick);
assert property(@(posedge clk) ((din >= 166) && (din <= 255) ##2 txDoneTick ##2 1) |-> txStart);
assert property(@(posedge clk) ((din >= 133) && (din <= 255) ##2 txDoneTick ##2 1) |-> txStart);
assert property(@(posedge clk) (txDoneTick ##2 1) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) (txDoneTick ##3 1) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) (reset ##4 1) |-> sTick);
assert property(@(posedge clk) ((din >= 0) && (din <= 131) ##2 txDoneTick ##1 1) |-> sTick);
assert property(@(posedge clk) ((din >= 83) && (din <= 164) ##2 txDoneTick ##1 1) |-> sTick);
assert property(@(posedge clk) (reset ##1 1) |-> sTick);
assert property(@(posedge clk) (reset ##2 1) |-> sTick);
assert property(@(posedge clk) (reset ##3 1) |-> sTick);
assert property(@(posedge clk) ((din >= 130) && (din <= 255) ##2 txDoneTick ##2 1) |-> txStart);
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##2 txDoneTick ##1 1) |-> sTick);
assert property(@(posedge clk) ((din >= 132) && (din <= 255) ##3 txDoneTick ##1 1) |-> sTick);
assert property(@(posedge clk) ((din >= 89) && (din <= 154) ##3 txDoneTick ##1 1) |-> sTick);
assert property(@(posedge clk) ((din >= 126) && (din <= 255) ##2 txDoneTick ##2 1) |-> txStart);
assert property(@(posedge clk) ((din >= 115) && (din <= 178) ##3 txDoneTick ##1 1) |-> sTick);
assert property(@(posedge clk) (!txStart ##3 txDoneTick ##1 1) |-> sTick);
assert property(@(posedge clk) ((din >= 128) && (din <= 255) ##3 txDoneTick ##1 1) |-> sTick);
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##1 txDoneTick ##1 1) |-> sTick);
assert property(@(posedge clk) (txDoneTick ##1 !sTick) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) (txDoneTick) |-> txNext);
assert property(@(posedge clk) (txDoneTick ##1 1) |-> txNext);
assert property(@(posedge clk) (txDoneTick ##1 1) |-> tx);
assert property(@(posedge clk) (txDoneTick ##2 1) |-> txReg);
assert property(@(posedge clk) (txDoneTick ##2 1) |-> tx);
assert property(@(posedge clk) (txDoneTick) |-> tx);
assert property(@(posedge clk) (txDoneTick ##1 1) |-> txReg);
assert property(@(posedge clk) (txDoneTick) |-> txReg);
assert property(@(posedge clk) (txStart ##1 txDoneTick ##3 1) |-> txReg);
assert property(@(posedge clk) (txStart ##1 txDoneTick ##3 1) |-> tx);
assert property(@(posedge clk) (txDoneTick ##2 txNext ##1 1) |-> txNext);
assert property(@(posedge clk) (txDoneTick ##2 (stateReg == 0) ##1 1) |-> txNext);
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 15) ##1 1) |-> txNext);
assert property(@(posedge clk) (txDoneTick ##3 (sNext == 15)) |-> txNext);
assert property(@(posedge clk) (txDoneTick ##2 (bNext == 0) ##1 1) |-> txNext);
assert property(@(posedge clk) (txDoneTick ##2 (stateNext == 0) ##1 1) |-> txNext);
assert property(@(posedge clk) (txDoneTick ##3 tx) |-> txNext);
assert property(@(posedge clk) (txDoneTick ##3 (sReg == 15)) |-> txNext);
assert property(@(posedge clk) (txDoneTick ##3 (din == 192)) |-> txNext);
assert property(@(posedge clk) (txDoneTick ##2 !txStart ##1 1) |-> txNext);
assert property(@(posedge clk) (txDoneTick ##2 (din == 184) ##1 1) |-> txNext);
assert property(@(posedge clk) (txDoneTick ##3 txReg) |-> txNext);
assert property(@(posedge clk) (txDoneTick ##3 (bReg == 0)) |-> txNext);
assert property(@(posedge clk) (txDoneTick ##2 (sReg == 15) ##1 1) |-> txNext);
assert property(@(posedge clk) (txDoneTick ##3 (sNext == 15)) |-> tx);
assert property(@(posedge clk) (reset) |-> txNext);
assert property(@(posedge clk) ((din == 22) && txDoneTick ##3 1) |-> txNext);
assert property(@(posedge clk) (txDoneTick ##3 (din == 192)) |-> txReg);
assert property(@(posedge clk) (txDoneTick ##3 txNext) |-> tx);
assert property(@(posedge clk) (txDoneTick ##3 (sReg == 15)) |-> tx);
assert property(@(posedge clk) (txDoneTick ##3 (sReg == 15)) |-> txReg);
assert property(@(posedge clk) (txDoneTick ##3 (sNext == 15)) |-> txReg);
assert property(@(posedge clk) (txDoneTick ##3 (din == 192)) |-> tx);
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##1 txDoneTick ##3 1) |-> txNext);
assert property(@(posedge clk) ((din >= 0) && (din <= 132) ##1 txDoneTick ##3 1) |-> txNext);
assert property(@(posedge clk) ((din == 22) ##2 txReg ##1 1) |-> txNext);
assert property(@(posedge clk) (txDoneTick ##1 sTick ##2 1) |-> txNext);
assert property(@(posedge clk) (txDoneTick ##3 txNext) |-> txReg);
assert property(@(posedge clk) (txDoneTick ##2 (din == 184) ##1 1) |-> txReg);
assert property(@(posedge clk) (reset) |-> tx);
assert property(@(posedge clk) (sTick ##3 txDoneTick ##1 1) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((din >= 0) && (din <= 132) ##1 txDoneTick ##3 1) |-> tx);
assert property(@(posedge clk) ((din == 22) ##2 txReg ##1 1) |-> tx);
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 15) ##1 1) |-> tx);
assert property(@(posedge clk) (txDoneTick ##2 (sReg == 15) ##1 1) |-> tx);
assert property(@(posedge clk) (txDoneTick ##1 sTick ##2 1) |-> tx);
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##1 txDoneTick ##3 1) |-> tx);
assert property(@(posedge clk) ((din == 22) && txDoneTick ##3 1) |-> tx);
assert property(@(posedge clk) (txDoneTick ##2 !txStart ##1 1) |-> tx);
assert property(@(posedge clk) (txDoneTick ##2 (din == 184) ##1 1) |-> tx);
assert property(@(posedge clk) (reset ##1 1) |-> tx);
assert property(@(posedge clk) (reset ##1 1) |-> txReg);
assert property(@(posedge clk) (txDoneTick ##2 !txStart ##1 1) |-> txReg);
assert property(@(posedge clk) (txDoneTick ##1 sTick ##2 1) |-> txReg);
assert property(@(posedge clk) ((din >= 0) && (din <= 132) ##1 txDoneTick ##3 1) |-> txReg);
assert property(@(posedge clk) ((din == 22) ##2 txReg ##1 1) |-> txReg);
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##1 txDoneTick ##3 1) |-> txNext);
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 15) ##1 1) |-> txReg);
assert property(@(posedge clk) (txDoneTick ##2 (sReg == 15) ##1 1) |-> txReg);
assert property(@(posedge clk) ((din >= 80) && (din <= 165) ##1 txDoneTick ##3 1) |-> txNext);
assert property(@(posedge clk) ((din == 22) && txDoneTick ##3 1) |-> txReg);
assert property(@(posedge clk) (reset) |-> txReg);
assert property(@(posedge clk) (!txStart ##1 txDoneTick ##1 1) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##1 txDoneTick ##3 1) |-> txReg);
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##1 txDoneTick ##3 1) |-> tx);
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##1 txDoneTick ##3 1) |-> txReg);
assert property(@(posedge clk) ((din >= 80) && (din <= 165) ##1 txDoneTick ##3 1) |-> tx);
assert property(@(posedge clk) (txStart ##1 txDoneTick ##3 1) |-> txNext);
assert property(@(posedge clk) ((din >= 80) && (din <= 165) ##1 txDoneTick ##3 1) |-> txReg);
assert property(@(posedge clk) ((nNext == 0) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (txStart ##3 txDoneTick ##1 1) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) (txDoneTick ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) (txDoneTick) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) (txDoneTick ##4 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (txDoneTick ##3 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (txDoneTick ##2 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (txDoneTick ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (txDoneTick) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) (txDoneTick ##2 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) (txDoneTick ##3 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) (txDoneTick ##4 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##1 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((nNext == 0) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) (txDoneTick) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##1 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) ((din == 22) ##4 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##1 1) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((din == 22) ##3 1) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((bReg >= 56) && (bReg <= 143) ##1 (nNext >= 0) && (nNext <= 3) ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 138) ##1 (nNext >= 0) && (nNext <= 3) ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##1 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bReg >= 138) && (bReg <= 237) && (nNext >= 0) && (nNext <= 3) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 143) && (bReg <= 237) && (nNext >= 0) && (nNext <= 3) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 138) && (bNext <= 237) && (nNext >= 0) && (nNext <= 3) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 143) && (bNext <= 237) && (nNext >= 0) && (nNext <= 3) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bNext >= 50) && (bNext <= 123) ##1 (nNext >= 0) && (nNext <= 3) ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 115) && (din <= 178) ##3 txDoneTick ##1 1) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##1 txDoneTick ##3 1) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((din >= 0) && (din <= 132) ##1 txDoneTick ##3 1) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((bReg >= 143) && (bReg <= 237) && (nNext >= 0) && (nNext <= 3) ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 123) && (din <= 254) && (nNext >= 0) && (nNext <= 3) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((din >= 168) && (din <= 254) && (nNext >= 0) && (nNext <= 3) ##2 (nNext == 7) ##1 1) |-> (nReg >= 4) && (nReg <= 7));
assert property(@(posedge clk) ((bReg >= 138) && (bReg <= 237) && (nNext >= 0) && (nNext <= 3) ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 138) && (bNext <= 237) && (nNext >= 0) && (nNext <= 3) ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((bNext >= 143) && (bNext <= 237) && (nNext >= 0) && (nNext <= 3) ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) (txDoneTick ##2 (din == 184) ##2 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##2 (stateNext == 0) ##2 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##4 (bNext == 0)) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##2 (bNext == 0) ##2 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##4 txNext) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##2 (stateReg == 0) ##2 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##3 txNext ##1 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##2 txNext ##2 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##3 (stateReg == 0) ##1 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 15) ##2 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##3 (bNext == 0) ##1 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##4 (din == 64)) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##2 !txStart ##2 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##4 (bReg == 0)) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##3 (bReg == 0) ##1 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##3 (sReg == 15) ##1 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##2 (sReg == 15) ##2 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##4 tx) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##3 tx ##1 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##3 (sNext == 15) ##1 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##4 txReg) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##3 txReg ##1 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##3 (stateNext == 0) ##1 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##3 (din == 192) ##1 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txDoneTick ##1 sTick ##3 1) |-> (sReg >= 7) && (sReg <= 15));
assert property(@(posedge clk) (txStart ##1 txDoneTick ##3 1) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##1 (nNext >= 0) && (nNext <= 3) ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##1 (nNext >= 0) && (nNext <= 3) ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 168) && (din <= 254) && (nNext >= 0) && (nNext <= 3) ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 15) ##1 1) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##3 (stateReg == 0)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##2 (stateReg == 0) ##1 1) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((din >= 123) && (din <= 254) && (nNext >= 0) && (nNext <= 3) ##2 (nNext == 7) ##1 1) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) (txDoneTick ##2 txNext ##1 1) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##2 !txStart ##1 1) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##2 (din == 184) ##1 1) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##3 (din == 192)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##3 (sReg == 15)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##2 (sReg == 15) ##1 1) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##3 tx) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##3 txReg) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##2 (stateNext == 0) ##1 1) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##2 (bNext == 0) ##1 1) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##3 (bNext == 0)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##3 txNext) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##3 (bReg == 0)) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) (txDoneTick ##1 sTick ##2 1) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((din >= 80) && (din <= 165) ##1 txDoneTick ##3 1) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##1 txDoneTick ##3 1) |-> (sNext >= 7) && (sNext <= 15));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##2 (nNext == 7) ##1 (stateReg == 1)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##2 (nNext == 7) ##1 (sReg == 15)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((nNext >= 0) && (nNext <= 3) ##3 (nReg == 7)) |-> (nNext >= 4) && (nNext <= 7));
assert property(@(posedge clk) ((din >= 0) && (din <= 26) ##3 txDoneTick ##1 1) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((stateNext == 0)) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((stateReg == 0)) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##2 (stateNext == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((din >= 0) && (din <= 131) ##2 (stateNext == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((din >= 0) && (din <= 49) ##3 txDoneTick ##1 1) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##2 txDoneTick ##2 1) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##1 txDoneTick ##2 1) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((stateNext == 0) ##1 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((stateNext == 0)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((din == 22) ##2 1) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) (txDoneTick) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) (txDoneTick ##1 1) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((din >= 83) && (din <= 164) ##2 (stateNext == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##2 (stateNext == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((stateReg == 0) ##1 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((stateReg == 0)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) (txDoneTick ##2 !txStart) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 15)) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) (txDoneTick ##2 txNext) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) (txStart ##1 txDoneTick ##2 1) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) (txDoneTick ##2 (sReg == 15)) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) (txDoneTick ##2 (din == 184)) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) (reset) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) (txDoneTick ##1 sTick ##1 1) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) (reset ##4 1) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) (reset ##1 1) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##1 txDoneTick ##2 1) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((bReg >= 90) && (bReg <= 94)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((bReg >= 94) && (bReg <= 101)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((din >= 86) && (din <= 170) ##2 txDoneTick ##2 1) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##2 txDoneTick ##2 1) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((din >= 80) && (din <= 164) ##2 txDoneTick ##2 1) |-> (bNext >= 0) && (bNext <= 47));
assert property(@(posedge clk) ((bNext >= 94) && (bNext <= 101)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((bReg >= 97) && (bReg <= 101)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##1 txDoneTick ##3 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((din >= 0) && (din <= 132) ##1 txDoneTick ##3 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) (txStart ##1 txDoneTick ##3 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((din == 22) ##3 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) (txDoneTick ##2 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) (txDoneTick ##1 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) (txDoneTick) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) (txDoneTick ##3 txNext) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) (txDoneTick ##3 tx) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) (txDoneTick ##3 (din == 192)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) (txDoneTick ##3 (sReg == 15)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) (txDoneTick ##3 txReg) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) (txDoneTick ##3 (sNext == 15)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) (reset ##4 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) (txDoneTick ##2 txNext ##1 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 15) ##1 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) (txDoneTick ##2 (sReg == 15) ##1 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) (reset) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) (txDoneTick ##1 sTick ##2 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) (reset ##1 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((bNext == 137)) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) (txDoneTick ##2 !txStart ##1 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) (txDoneTick ##2 (din == 184) ##1 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##1 txDoneTick ##3 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((din >= 80) && (din <= 165) ##1 txDoneTick ##3 1) |-> (bReg >= 0) && (bReg <= 52));
assert property(@(posedge clk) ((din >= 0) && (din <= 77) ##3 txDoneTick ##1 1) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((din >= 0) && (din <= 81) ##3 txDoneTick ##1 1) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((din >= 0) && (din <= 82) ##3 txDoneTick ##1 1) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((din >= 0) && (din <= 89) ##3 txDoneTick ##1 1) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((din >= 122) && (din <= 254) ##3 txDoneTick ##1 1) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) ((din >= 132) && (din <= 255) ##3 txDoneTick ##1 1) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) ((bReg >= 72) && (bReg <= 83)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((din >= 128) && (din <= 255) ##3 txDoneTick ##1 1) |-> (din >= 0) && (din <= 126));
assert property(@(posedge clk) (!txStart ##1 txDoneTick ##2 1) |-> txStart);
assert property(@(posedge clk) ((din >= 0) && (din <= 115) ##3 txDoneTick ##1 1) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((din >= 0) && (din <= 131) ##3 txDoneTick ##1 1) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) (!sTick ##3 txDoneTick ##1 1) |-> sTick);
assert property(@(posedge clk) ((stateNext == 0) ##1 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((stateNext == 0)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##1 txDoneTick ##3 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((stateNext == 0)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((din >= 0) && (din <= 126) ##3 txDoneTick ##1 1) |-> (din >= 127) && (din <= 255));
assert property(@(posedge clk) ((stateReg == 0) ##1 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((stateReg == 0)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((din >= 0) && (din <= 132) ##1 txDoneTick ##3 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((stateReg == 0)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (txDoneTick ##1 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (txDoneTick ##2 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (txDoneTick) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) ((din == 22) ##4 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (txStart ##1 txDoneTick ##3 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (txDoneTick ##3 (sReg == 15) ##1 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (txDoneTick ##4 tx) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (txDoneTick ##3 tx ##1 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (txDoneTick ##4 txReg) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (txDoneTick ##3 txReg ##1 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (txDoneTick ##4 (sNext == 15)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (txDoneTick ##4 (sReg == 15)) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (txDoneTick ##3 txNext ##1 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (txDoneTick ##3 (sNext == 15) ##1 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (txDoneTick ##3 (bReg == 0) ##1 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (txDoneTick ##3 (din == 192) ##1 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (txDoneTick ##4 txNext) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (txDoneTick) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (txDoneTick ##1 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((din == 22) ##3 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (txDoneTick ##2 !txStart ##2 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (txDoneTick ##2 (stateReg == 0) ##2 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (txDoneTick ##2 (sReg == 15) ##2 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (txDoneTick ##2 txNext ##2 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (reset) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (txDoneTick ##1 sTick ##3 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 15) ##2 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (txDoneTick ##2 (stateNext == 0) ##2 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (reset ##2 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (txDoneTick ##2 (bNext == 0) ##2 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (reset ##1 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (reset ##4 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (reset ##3 1) |-> (bReg >= 0) && (bReg <= 101));
assert property(@(posedge clk) (txDoneTick ##3 txNext) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (txDoneTick ##2 (sNext == 15) ##1 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (txDoneTick ##2 (stateReg == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (txDoneTick ##2 txNext ##1 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (txDoneTick ##3 (sNext == 15)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (txDoneTick ##2 (sReg == 15) ##1 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (txDoneTick ##3 (sReg == 15)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (txDoneTick ##2 (bNext == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (txDoneTick ##2 (stateNext == 0) ##1 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (txDoneTick ##3 txReg) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (txDoneTick ##3 tx) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (txDoneTick ##3 (din == 192)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (txDoneTick ##2 !txStart ##1 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (txDoneTick ##3 (bReg == 0)) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (reset ##1 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (txDoneTick ##1 sTick ##2 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (reset ##4 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (reset ##3 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (reset) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) (reset ##2 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((din >= 80) && (din <= 165) ##1 txDoneTick ##3 1) |-> (bNext >= 0) && (bNext <= 101));
assert property(@(posedge clk) ((din >= 84) && (din <= 167) ##1 txDoneTick ##3 1) |-> (bNext >= 0) && (bNext <= 101));


endmodule
