//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29745058
// Cuda compilation tools, release 11.3, V11.3.58
// Based on NVVM 7.0.1
//

.version 7.3
.target sm_52
.address_size 64

	// .globl	convolution

.visible .entry convolution(
	.param .u64 convolution_param_0,
	.param .u64 convolution_param_1,
	.param .u64 convolution_param_2,
	.param .u32 convolution_param_3,
	.param .u32 convolution_param_4,
	.param .u32 convolution_param_5,
	.param .u32 convolution_param_6
)
{
	.local .align 4 .b8 	__local_depot0[2700];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<51>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<94>;
	.reg .b32 	%r<106>;
	.reg .b64 	%rd<154>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd55, [convolution_param_0];
	ld.param.u64 	%rd56, [convolution_param_1];
	ld.param.u64 	%rd54, [convolution_param_2];
	ld.param.u32 	%r53, [convolution_param_3];
	ld.param.u32 	%r56, [convolution_param_4];
	ld.param.u32 	%r54, [convolution_param_5];
	ld.param.u32 	%r55, [convolution_param_6];
	cvta.to.global.u64 	%rd1, %rd55;
	cvta.to.global.u64 	%rd2, %rd56;
	add.u64 	%rd3, %SPL, 0;
	add.u64 	%rd4, %SPL, 900;
	add.u64 	%rd5, %SPL, 1800;
	sub.s32 	%r57, %r53, %r54;
	add.s32 	%r1, %r57, 1;
	add.s32 	%r58, %r56, 1;
	sub.s32 	%r2, %r58, %r55;
	mul.lo.s32 	%r3, %r55, %r54;
	setp.lt.s32 	%p1, %r2, 1;
	@%p1 bra 	$L__BB0_71;

	cvta.to.global.u64 	%rd6, %rd54;
	mul.wide.s32 	%rd7, %r1, 4;
	mul.wide.u32 	%rd9, %r54, 4;
	add.s32 	%r4, %r55, -1;
	add.s32 	%r5, %r3, -1;
	and.b32  	%r6, %r55, 3;
	sub.s32 	%r7, %r55, %r6;
	and.b32  	%r8, %r3, 3;
	sub.s32 	%r9, %r3, %r8;
	mov.u32 	%r87, 0;
	setp.lt.s32 	%p2, %r1, 1;
	setp.eq.s32 	%p3, %r55, 0;
	setp.gt.s32 	%p35, %r3, 0;
	setp.lt.u32 	%p37, %r5, 3;
	mov.f32 	%f74, 0f00000000;

$L__BB0_2:
	@%p2 bra 	$L__BB0_67;

	@%p3 bra 	$L__BB0_48;

	mul.lo.s32 	%r11, %r87, %r53;
	mov.u32 	%r60, 0;
	mov.u32 	%r88, %r60;

$L__BB0_5:
	add.s32 	%r62, %r88, %r11;
	cvt.s64.s32 	%rd10, %r62;
	setp.lt.u32 	%p4, %r4, 3;
	mov.u32 	%r91, %r60;
	@%p4 bra 	$L__BB0_20;

	shl.b64 	%rd61, %rd10, 2;
	add.s64 	%rd11, %rd1, %rd61;
	mov.u32 	%r91, 0;
	mov.u32 	%r90, %r7;

$L__BB0_7:
	mul.lo.s32 	%r64, %r91, %r54;
	cvt.u64.u32 	%rd12, %r64;
	mul.lo.s32 	%r65, %r91, %r53;
	cvt.u64.u32 	%rd13, %r65;
	setp.eq.s32 	%p5, %r54, 0;
	@%p5 bra 	$L__BB0_10;

	shl.b64 	%rd63, %rd12, 2;
	add.s64 	%rd14, %rd3, %rd63;
	shl.b64 	%rd64, %rd13, 2;
	add.s64 	%rd15, %rd11, %rd64;
	mov.u64 	%rd146, 0;

$L__BB0_9:
	add.s64 	%rd65, %rd15, %rd146;
	ld.global.u8 	%rs1, [%rd65];
	add.s64 	%rd66, %rd14, %rd146;
	st.local.u8 	[%rd66], %rs1;
	add.s64 	%rd146, %rd146, 1;
	setp.lt.u64 	%p6, %rd146, %rd9;
	@%p6 bra 	$L__BB0_9;

$L__BB0_10:
	cvt.u32.u64 	%r66, %rd12;
	add.s32 	%r15, %r66, %r54;
	cvt.u32.u64 	%r67, %rd13;
	add.s32 	%r16, %r67, %r53;
	@%p5 bra 	$L__BB0_13;

	cvt.u64.u32 	%rd68, %r16;
	add.s64 	%rd69, %rd68, %rd10;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd18, %rd1, %rd70;
	mul.wide.u32 	%rd71, %r15, 4;
	add.s64 	%rd19, %rd3, %rd71;
	mov.u64 	%rd147, 0;

$L__BB0_12:
	add.s64 	%rd72, %rd18, %rd147;
	ld.global.u8 	%rs2, [%rd72];
	add.s64 	%rd73, %rd19, %rd147;
	st.local.u8 	[%rd73], %rs2;
	add.s64 	%rd147, %rd147, 1;
	setp.lt.u64 	%p8, %rd147, %rd9;
	@%p8 bra 	$L__BB0_12;

$L__BB0_13:
	add.s32 	%r17, %r15, %r54;
	add.s32 	%r18, %r16, %r53;
	@%p5 bra 	$L__BB0_16;

	cvt.u64.u32 	%rd75, %r18;
	add.s64 	%rd76, %rd75, %rd10;
	shl.b64 	%rd77, %rd76, 2;
	add.s64 	%rd22, %rd1, %rd77;
	mul.wide.u32 	%rd78, %r17, 4;
	add.s64 	%rd23, %rd3, %rd78;
	mov.u64 	%rd148, 0;

$L__BB0_15:
	add.s64 	%rd79, %rd22, %rd148;
	ld.global.u8 	%rs3, [%rd79];
	add.s64 	%rd80, %rd23, %rd148;
	st.local.u8 	[%rd80], %rs3;
	add.s64 	%rd148, %rd148, 1;
	setp.lt.u64 	%p10, %rd148, %rd9;
	@%p10 bra 	$L__BB0_15;

$L__BB0_16:
	@%p5 bra 	$L__BB0_19;

	add.s32 	%r68, %r18, %r53;
	cvt.u64.u32 	%rd82, %r68;
	add.s64 	%rd83, %rd82, %rd10;
	shl.b64 	%rd84, %rd83, 2;
	add.s64 	%rd26, %rd1, %rd84;
	add.s32 	%r69, %r17, %r54;
	mul.wide.u32 	%rd85, %r69, 4;
	add.s64 	%rd27, %rd3, %rd85;
	mov.u64 	%rd149, 0;

$L__BB0_18:
	add.s64 	%rd86, %rd26, %rd149;
	ld.global.u8 	%rs4, [%rd86];
	add.s64 	%rd87, %rd27, %rd149;
	st.local.u8 	[%rd87], %rs4;
	add.s64 	%rd149, %rd149, 1;
	setp.lt.u64 	%p12, %rd149, %rd9;
	@%p12 bra 	$L__BB0_18;

$L__BB0_19:
	add.s32 	%r91, %r91, 4;
	add.s32 	%r90, %r90, -4;
	setp.ne.s32 	%p13, %r90, 0;
	@%p13 bra 	$L__BB0_7;

$L__BB0_20:
	setp.eq.s32 	%p14, %r6, 0;
	@%p14 bra 	$L__BB0_32;

	mul.lo.s32 	%r22, %r91, %r54;
	mul.lo.s32 	%r23, %r91, %r53;
	setp.eq.s32 	%p15, %r54, 0;
	@%p15 bra 	$L__BB0_24;

	cvt.u64.u32 	%rd89, %r23;
	add.s64 	%rd90, %rd89, %rd10;
	shl.b64 	%rd91, %rd90, 2;
	add.s64 	%rd30, %rd1, %rd91;
	mul.wide.u32 	%rd92, %r22, 4;
	add.s64 	%rd31, %rd3, %rd92;
	mov.u64 	%rd150, 0;

$L__BB0_23:
	add.s64 	%rd93, %rd30, %rd150;
	ld.global.u8 	%rs5, [%rd93];
	add.s64 	%rd94, %rd31, %rd150;
	st.local.u8 	[%rd94], %rs5;
	add.s64 	%rd150, %rd150, 1;
	setp.lt.u64 	%p16, %rd150, %rd9;
	@%p16 bra 	$L__BB0_23;

$L__BB0_24:
	setp.eq.s32 	%p17, %r6, 1;
	@%p17 bra 	$L__BB0_32;

	add.s32 	%r24, %r22, %r54;
	add.s32 	%r25, %r23, %r53;
	@%p15 bra 	$L__BB0_28;

	cvt.u64.u32 	%rd96, %r25;
	add.s64 	%rd97, %rd96, %rd10;
	shl.b64 	%rd98, %rd97, 2;
	add.s64 	%rd34, %rd1, %rd98;
	mul.wide.u32 	%rd99, %r24, 4;
	add.s64 	%rd35, %rd3, %rd99;
	mov.u64 	%rd151, 0;

$L__BB0_27:
	add.s64 	%rd100, %rd34, %rd151;
	ld.global.u8 	%rs6, [%rd100];
	add.s64 	%rd101, %rd35, %rd151;
	st.local.u8 	[%rd101], %rs6;
	add.s64 	%rd151, %rd151, 1;
	setp.lt.u64 	%p19, %rd151, %rd9;
	@%p19 bra 	$L__BB0_27;

$L__BB0_28:
	setp.eq.s32 	%p20, %r6, 2;
	@%p20 bra 	$L__BB0_32;

	add.s32 	%r70, %r25, %r53;
	cvt.u64.u32 	%rd102, %r70;
	add.s64 	%rd38, %rd102, %rd10;
	@%p15 bra 	$L__BB0_32;

	shl.b64 	%rd104, %rd38, 2;
	add.s64 	%rd39, %rd1, %rd104;
	add.s32 	%r71, %r24, %r54;
	mul.wide.u32 	%rd105, %r71, 4;
	add.s64 	%rd40, %rd3, %rd105;
	mov.u64 	%rd152, 0;

$L__BB0_31:
	add.s64 	%rd106, %rd39, %rd152;
	ld.global.u8 	%rs7, [%rd106];
	add.s64 	%rd107, %rd40, %rd152;
	st.local.u8 	[%rd107], %rs7;
	add.s64 	%rd152, %rd152, 1;
	setp.lt.u64 	%p22, %rd152, %rd9;
	@%p22 bra 	$L__BB0_31;

$L__BB0_32:
	setp.lt.s32 	%p23, %r3, 1;
	mov.f32 	%f89, 0f00000000;
	@%p23 bra 	$L__BB0_47;

	mov.u32 	%r94, 0;
	@%p37 bra 	$L__BB0_36;

	mov.u32 	%r94, 0;
	mov.u32 	%r93, %r9;

$L__BB0_35:
	mul.wide.u32 	%rd108, %r94, 4;
	add.s64 	%rd109, %rd3, %rd108;
	add.s64 	%rd110, %rd2, %rd108;
	ld.global.f32 	%f18, [%rd110];
	ld.local.f32 	%f19, [%rd109];
	mul.f32 	%f20, %f19, %f18;
	add.s64 	%rd111, %rd4, %rd108;
	st.local.f32 	[%rd111], %f20;
	ld.global.f32 	%f21, [%rd110+4];
	ld.local.f32 	%f22, [%rd109+4];
	mul.f32 	%f23, %f22, %f21;
	st.local.f32 	[%rd111+4], %f23;
	ld.global.f32 	%f24, [%rd110+8];
	ld.local.f32 	%f25, [%rd109+8];
	mul.f32 	%f26, %f25, %f24;
	st.local.f32 	[%rd111+8], %f26;
	ld.global.f32 	%f27, [%rd110+12];
	ld.local.f32 	%f28, [%rd109+12];
	mul.f32 	%f29, %f28, %f27;
	st.local.f32 	[%rd111+12], %f29;
	add.s32 	%r94, %r94, 4;
	add.s32 	%r93, %r93, -4;
	setp.ne.s32 	%p25, %r93, 0;
	@%p25 bra 	$L__BB0_35;

$L__BB0_36:
	setp.eq.s32 	%p26, %r8, 0;
	@%p26 bra 	$L__BB0_40;

	setp.eq.s32 	%p27, %r8, 1;
	mul.wide.u32 	%rd112, %r94, 4;
	add.s64 	%rd43, %rd3, %rd112;
	add.s64 	%rd44, %rd2, %rd112;
	ld.global.f32 	%f30, [%rd44];
	ld.local.f32 	%f31, [%rd43];
	mul.f32 	%f32, %f31, %f30;
	add.s64 	%rd45, %rd4, %rd112;
	st.local.f32 	[%rd45], %f32;
	@%p27 bra 	$L__BB0_40;

	setp.eq.s32 	%p28, %r8, 2;
	ld.global.f32 	%f33, [%rd44+4];
	ld.local.f32 	%f34, [%rd43+4];
	mul.f32 	%f35, %f34, %f33;
	st.local.f32 	[%rd45+4], %f35;
	@%p28 bra 	$L__BB0_40;

	add.s32 	%r74, %r94, 2;
	mul.wide.u32 	%rd113, %r74, 4;
	add.s64 	%rd114, %rd3, %rd113;
	add.s64 	%rd115, %rd2, %rd113;
	ld.global.f32 	%f36, [%rd115];
	ld.local.f32 	%f37, [%rd114];
	mul.f32 	%f38, %f37, %f36;
	add.s64 	%rd116, %rd4, %rd113;
	st.local.f32 	[%rd116], %f38;

$L__BB0_40:
	mov.f32 	%f89, 0f00000000;
	mov.u32 	%r97, 0;
	@%p37 bra 	$L__BB0_43;

	mov.f32 	%f89, 0f00000000;
	mov.u32 	%r97, 0;
	mov.u32 	%r96, %r9;

$L__BB0_42:
	mul.wide.u32 	%rd117, %r97, 4;
	add.s64 	%rd118, %rd4, %rd117;
	ld.local.f32 	%f42, [%rd118];
	add.f32 	%f43, %f89, %f42;
	ld.local.f32 	%f44, [%rd118+4];
	add.f32 	%f45, %f43, %f44;
	ld.local.f32 	%f46, [%rd118+8];
	add.f32 	%f47, %f45, %f46;
	ld.local.f32 	%f48, [%rd118+12];
	add.f32 	%f89, %f47, %f48;
	add.s32 	%r97, %r97, 4;
	add.s32 	%r96, %r96, -4;
	setp.ne.s32 	%p30, %r96, 0;
	@%p30 bra 	$L__BB0_42;

$L__BB0_43:
	@%p26 bra 	$L__BB0_47;

	setp.eq.s32 	%p32, %r8, 1;
	mul.wide.u32 	%rd119, %r97, 4;
	add.s64 	%rd46, %rd4, %rd119;
	ld.local.f32 	%f49, [%rd46];
	add.f32 	%f89, %f89, %f49;
	@%p32 bra 	$L__BB0_47;

	setp.eq.s32 	%p33, %r8, 2;
	ld.local.f32 	%f50, [%rd46+4];
	add.f32 	%f89, %f89, %f50;
	@%p33 bra 	$L__BB0_47;

	add.s32 	%r77, %r97, 2;
	mul.wide.u32 	%rd120, %r77, 4;
	add.s64 	%rd121, %rd4, %rd120;
	ld.local.f32 	%f51, [%rd121];
	add.f32 	%f89, %f89, %f51;

$L__BB0_47:
	mul.wide.u32 	%rd122, %r88, 4;
	add.s64 	%rd123, %rd5, %rd122;
	st.local.f32 	[%rd123], %f89;
	add.s32 	%r88, %r88, 1;
	setp.lt.s32 	%p34, %r88, %r1;
	@%p34 bra 	$L__BB0_5;
	bra.uni 	$L__BB0_67;

$L__BB0_48:
	@%p35 bra 	$L__BB0_51;
	bra.uni 	$L__BB0_49;

$L__BB0_51:
	mov.u32 	%r80, 0;
	mov.u32 	%r99, %r80;

$L__BB0_52:
	mov.u32 	%r102, %r80;
	@%p37 bra 	$L__BB0_55;

	mov.u32 	%r102, 0;
	mov.u32 	%r101, %r9;

$L__BB0_54:
	mul.wide.u32 	%rd126, %r102, 4;
	add.s64 	%rd127, %rd3, %rd126;
	add.s64 	%rd128, %rd2, %rd126;
	ld.global.f32 	%f52, [%rd128];
	ld.local.f32 	%f53, [%rd127];
	mul.f32 	%f54, %f53, %f52;
	add.s64 	%rd129, %rd4, %rd126;
	st.local.f32 	[%rd129], %f54;
	ld.global.f32 	%f55, [%rd128+4];
	ld.local.f32 	%f56, [%rd127+4];
	mul.f32 	%f57, %f56, %f55;
	st.local.f32 	[%rd129+4], %f57;
	ld.global.f32 	%f58, [%rd128+8];
	ld.local.f32 	%f59, [%rd127+8];
	mul.f32 	%f60, %f59, %f58;
	st.local.f32 	[%rd129+8], %f60;
	ld.global.f32 	%f61, [%rd128+12];
	ld.local.f32 	%f62, [%rd127+12];
	mul.f32 	%f63, %f62, %f61;
	st.local.f32 	[%rd129+12], %f63;
	add.s32 	%r102, %r102, 4;
	add.s32 	%r101, %r101, -4;
	setp.ne.s32 	%p38, %r101, 0;
	@%p38 bra 	$L__BB0_54;

$L__BB0_55:
	setp.eq.s32 	%p39, %r8, 0;
	@%p39 bra 	$L__BB0_59;

	setp.eq.s32 	%p40, %r8, 1;
	mul.wide.u32 	%rd130, %r102, 4;
	add.s64 	%rd47, %rd3, %rd130;
	add.s64 	%rd48, %rd2, %rd130;
	ld.global.f32 	%f64, [%rd48];
	ld.local.f32 	%f65, [%rd47];
	mul.f32 	%f66, %f65, %f64;
	add.s64 	%rd49, %rd4, %rd130;
	st.local.f32 	[%rd49], %f66;
	@%p40 bra 	$L__BB0_59;

	setp.eq.s32 	%p41, %r8, 2;
	ld.global.f32 	%f67, [%rd48+4];
	ld.local.f32 	%f68, [%rd47+4];
	mul.f32 	%f69, %f68, %f67;
	st.local.f32 	[%rd49+4], %f69;
	@%p41 bra 	$L__BB0_59;

	add.s32 	%r83, %r102, 2;
	mul.wide.u32 	%rd131, %r83, 4;
	add.s64 	%rd132, %rd3, %rd131;
	add.s64 	%rd133, %rd2, %rd131;
	ld.global.f32 	%f70, [%rd133];
	ld.local.f32 	%f71, [%rd132];
	mul.f32 	%f72, %f71, %f70;
	add.s64 	%rd134, %rd4, %rd131;
	st.local.f32 	[%rd134], %f72;

$L__BB0_59:
	mov.u32 	%r105, 0;
	mov.f32 	%f93, %f74;
	@%p37 bra 	$L__BB0_62;

	mov.f32 	%f93, 0f00000000;
	mov.u32 	%r105, 0;
	mov.u32 	%r104, %r9;

$L__BB0_61:
	mul.wide.u32 	%rd135, %r105, 4;
	add.s64 	%rd136, %rd4, %rd135;
	ld.local.f32 	%f76, [%rd136];
	add.f32 	%f77, %f93, %f76;
	ld.local.f32 	%f78, [%rd136+4];
	add.f32 	%f79, %f77, %f78;
	ld.local.f32 	%f80, [%rd136+8];
	add.f32 	%f81, %f79, %f80;
	ld.local.f32 	%f82, [%rd136+12];
	add.f32 	%f93, %f81, %f82;
	add.s32 	%r105, %r105, 4;
	add.s32 	%r104, %r104, -4;
	setp.ne.s32 	%p43, %r104, 0;
	@%p43 bra 	$L__BB0_61;

$L__BB0_62:
	@%p39 bra 	$L__BB0_66;

	setp.eq.s32 	%p45, %r8, 1;
	mul.wide.u32 	%rd137, %r105, 4;
	add.s64 	%rd50, %rd4, %rd137;
	ld.local.f32 	%f83, [%rd50];
	add.f32 	%f93, %f93, %f83;
	@%p45 bra 	$L__BB0_66;

	setp.eq.s32 	%p46, %r8, 2;
	ld.local.f32 	%f84, [%rd50+4];
	add.f32 	%f93, %f93, %f84;
	@%p46 bra 	$L__BB0_66;

	add.s32 	%r86, %r105, 2;
	mul.wide.u32 	%rd138, %r86, 4;
	add.s64 	%rd139, %rd4, %rd138;
	ld.local.f32 	%f85, [%rd139];
	add.f32 	%f93, %f93, %f85;

$L__BB0_66:
	mul.wide.u32 	%rd140, %r99, 4;
	add.s64 	%rd141, %rd5, %rd140;
	st.local.f32 	[%rd141], %f93;
	add.s32 	%r99, %r99, 1;
	setp.lt.s32 	%p47, %r99, %r1;
	@%p47 bra 	$L__BB0_52;
	bra.uni 	$L__BB0_67;

$L__BB0_49:
	mov.u32 	%r78, 0;
	mov.u32 	%r98, %r78;

$L__BB0_50:
	mul.wide.u32 	%rd124, %r98, 4;
	add.s64 	%rd125, %rd5, %rd124;
	st.local.u32 	[%rd125], %r78;
	add.s32 	%r98, %r98, 1;
	setp.lt.s32 	%p36, %r98, %r1;
	@%p36 bra 	$L__BB0_50;

$L__BB0_67:
	mul.lo.s32 	%r51, %r87, %r1;
	setp.eq.s32 	%p48, %r1, 0;
	@%p48 bra 	$L__BB0_70;

	mul.wide.s32 	%rd143, %r51, 4;
	add.s64 	%rd51, %rd6, %rd143;
	mov.u64 	%rd153, 0;

$L__BB0_69:
	add.s64 	%rd144, %rd5, %rd153;
	ld.local.u8 	%rs8, [%rd144];
	add.s64 	%rd145, %rd51, %rd153;
	st.global.u8 	[%rd145], %rs8;
	add.s64 	%rd153, %rd153, 1;
	setp.lt.u64 	%p49, %rd153, %rd7;
	@%p49 bra 	$L__BB0_69;

$L__BB0_70:
	add.s32 	%r87, %r87, 1;
	setp.lt.s32 	%p50, %r87, %r2;
	@%p50 bra 	$L__BB0_2;

$L__BB0_71:
	ret;

}

