#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002162828a980 .scope module, "tb_updown_counter_2bit" "tb_updown_counter_2bit" 2 2;
 .timescale -9 -12;
v00000216282ebf50_0 .var "clk", 0 0;
v00000216282eb550_0 .net "q", 1 0, L_00000216282ecd10;  1 drivers
v00000216282ebeb0_0 .var "rst", 0 0;
v00000216282ecc70_0 .var "up_down", 0 0;
E_0000021628285960 .event negedge, v000002162828a280_0;
E_00000216282852a0 .event posedge, v000002162828a280_0;
S_0000021628298fb0 .scope module, "dut" "updown_counter_2bit" 2 7, 3 16 0, S_000002162828a980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "up_down";
    .port_info 3 /OUTPUT 2 "q";
L_000002162824bba0 .functor NOT 1, v00000216282ecc70_0, C4<0>, C4<0>, C4<0>;
L_000002162824b6d0 .functor NOT 1, v00000216282ecc70_0, C4<0>, C4<0>, C4<0>;
v000002162828a820_0 .net *"_ivl_11", 0 0, L_00000216282eb230;  1 drivers
v0000021628289f60_0 .net *"_ivl_13", 0 0, L_00000216282ebaf0;  1 drivers
v0000021628289a60_0 .net *"_ivl_17", 0 0, L_00000216282eb910;  1 drivers
v000002162828a000_0 .net *"_ivl_19", 0 0, L_00000216282eba50;  1 drivers
v000002162828a0a0_0 .net *"_ivl_20", 0 0, L_000002162824b6d0;  1 drivers
v000002162828a8c0_0 .net *"_ivl_23", 0 0, L_00000216282eb050;  1 drivers
v0000021628289b00_0 .net *"_ivl_25", 0 0, L_00000216282ec590;  1 drivers
v000002162828a140_0 .net *"_ivl_5", 0 0, L_00000216282eb410;  1 drivers
v0000021628289c40_0 .net *"_ivl_7", 0 0, L_00000216282eb370;  1 drivers
v0000021628289ce0_0 .net *"_ivl_8", 0 0, L_000002162824bba0;  1 drivers
v0000021628289d80_0 .net "clk", 0 0, v00000216282ebf50_0;  1 drivers
L_00000216282ed018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021628289e20_0 .net "j0", 0 0, L_00000216282ed018;  1 drivers
v0000021628289ec0_0 .net "j1", 0 0, L_00000216282ec4f0;  1 drivers
L_00000216282ed060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000216282ec450_0 .net "k0", 0 0, L_00000216282ed060;  1 drivers
v00000216282eb690_0 .net "k1", 0 0, L_00000216282ece50;  1 drivers
v00000216282eb5f0_0 .net "q", 1 0, L_00000216282ecd10;  alias, 1 drivers
v00000216282eb190_0 .net "rst", 0 0, v00000216282ebeb0_0;  1 drivers
v00000216282ecb30_0 .net "up_down", 0 0, v00000216282ecc70_0;  1 drivers
L_00000216282eb410 .part L_00000216282ecd10, 0, 1;
L_00000216282eb370 .arith/mult 1, v00000216282ecc70_0, L_00000216282eb410;
L_00000216282eb230 .part L_00000216282ecd10, 0, 1;
L_00000216282ebaf0 .arith/mult 1, L_000002162824bba0, L_00000216282eb230;
L_00000216282ec4f0 .arith/sum 1, L_00000216282eb370, L_00000216282ebaf0;
L_00000216282eb910 .part L_00000216282ecd10, 0, 1;
L_00000216282eba50 .arith/mult 1, v00000216282ecc70_0, L_00000216282eb910;
L_00000216282eb050 .part L_00000216282ecd10, 0, 1;
L_00000216282ec590 .arith/mult 1, L_000002162824b6d0, L_00000216282eb050;
L_00000216282ece50 .arith/sum 1, L_00000216282eba50, L_00000216282ec590;
L_00000216282ecd10 .concat8 [ 1 1 0 0], v000002162828a640_0, v000002162828a320_0;
S_0000021628299140 .scope module, "jkff0" "jkff" 3 22, 3 1 0, S_0000021628298fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
v000002162828a280_0 .net "clk", 0 0, v00000216282ebf50_0;  alias, 1 drivers
v0000021628289ba0_0 .net "j", 0 0, L_00000216282ed018;  alias, 1 drivers
v000002162828a3c0_0 .net "k", 0 0, L_00000216282ed060;  alias, 1 drivers
v000002162828a640_0 .var "q", 0 0;
v000002162828a780_0 .net "rst", 0 0, v00000216282ebeb0_0;  alias, 1 drivers
E_00000216282857a0 .event posedge, v000002162828a780_0, v000002162828a280_0;
S_000002162824beb0 .scope module, "jkff1" "jkff" 3 23, 3 1 0, S_0000021628298fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
v000002162828a500_0 .net "clk", 0 0, v00000216282ebf50_0;  alias, 1 drivers
v000002162828a460_0 .net "j", 0 0, L_00000216282ec4f0;  alias, 1 drivers
v000002162828a6e0_0 .net "k", 0 0, L_00000216282ece50;  alias, 1 drivers
v000002162828a320_0 .var "q", 0 0;
v00000216282899c0_0 .net "rst", 0 0, v00000216282ebeb0_0;  alias, 1 drivers
    .scope S_0000021628299140;
T_0 ;
    %wait E_00000216282857a0;
    %load/vec4 v000002162828a780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002162828a640_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021628289ba0_0;
    %load/vec4 v000002162828a3c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v000002162828a640_0;
    %assign/vec4 v000002162828a640_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002162828a640_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002162828a640_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v000002162828a640_0;
    %inv;
    %assign/vec4 v000002162828a640_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002162824beb0;
T_1 ;
    %wait E_00000216282857a0;
    %load/vec4 v00000216282899c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002162828a320_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002162828a460_0;
    %load/vec4 v000002162828a6e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v000002162828a320_0;
    %assign/vec4 v000002162828a320_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002162828a320_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002162828a320_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v000002162828a320_0;
    %inv;
    %assign/vec4 v000002162828a320_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002162828a980;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216282ebf50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216282ebeb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216282ecc70_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000002162828a980;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v00000216282ebf50_0;
    %inv;
    %store/vec4 v00000216282ebf50_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000002162828a980;
T_4 ;
    %wait E_00000216282852a0;
    %vpi_call 2 12 "$display", "%0t  clk=%0b rst=%0b upDn=%0b  Q=%0b %0b", $time, v00000216282ebf50_0, v00000216282ebeb0_0, v00000216282ecc70_0, &PV<v00000216282eb550_0, 1, 1>, &PV<v00000216282eb550_0, 0, 1> {0 0 0};
    %jmp T_4;
    .thread T_4;
    .scope S_000002162828a980;
T_5 ;
    %vpi_call 2 15 "$monitor", "%0t\011%b\011%b\011%b\011%b %b", $time, v00000216282ebf50_0, v00000216282ebeb0_0, v00000216282ecc70_0, &PV<v00000216282eb550_0, 1, 1>, &PV<v00000216282eb550_0, 0, 1> {0 0 0};
    %end;
    .thread T_5;
    .scope S_000002162828a980;
T_6 ;
    %vpi_call 2 19 "$dumpfile", "updown_2bit_jk.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002162828a980 {0 0 0};
    %wait E_0000021628285960;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216282ebeb0_0, 0, 1;
    %wait E_0000021628285960;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216282ebeb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000216282ecc70_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021628285960;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000216282ecc70_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_6.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.3, 5;
    %jmp/1 T_6.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000021628285960;
    %jmp T_6.2;
T_6.3 ;
    %pop/vec4 1;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\synupdocounjktb.v";
    ".\synupdocounjk.v";
