INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/car_light/car_light.srcs/sources_1/new/car_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-311] analyzing module project
INFO: [VRFC 10-311] analyzing module simu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/73974/Documents/vivado/car_light/car_light.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
