<!DOCTYPE html>
<html  >
<head>
  
  <meta charset="UTF-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  
  <meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1">
  <link rel="shortcut icon" href="assets/images/logo2.png" type="image/x-icon">
  <meta name="description" content="Website Maker Description">
  
  
  <title>Publications</title>
  <link rel="stylesheet" href="assets/web/assets/mobirise-icons/mobirise-icons.css">
  <link rel="stylesheet" href="assets/bootstrap/css/bootstrap.min.css">
  <link rel="stylesheet" href="assets/bootstrap/css/bootstrap-grid.min.css">
  <link rel="stylesheet" href="assets/bootstrap/css/bootstrap-reboot.min.css">
  <link rel="stylesheet" href="assets/tether/tether.min.css">
  <link rel="stylesheet" href="assets/dropdown/css/style.css">
  <link rel="stylesheet" href="assets/theme/css/style.css">
  <link rel="preload" href="https://fonts.googleapis.com/css?family=Ubuntu:300,300i,400,400i,500,500i,700,700i&display=swap" as="style" onload="this.onload=null;this.rel='stylesheet'">
  <noscript><link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Ubuntu:300,300i,400,400i,500,500i,700,700i&display=swap"></noscript>
  <link rel="preload" href="https://fonts.googleapis.com/css?family=Rubik:300,400,500,600,700,800,900,300i,400i,500i,600i,700i,800i,900i&display=swap" as="style" onload="this.onload=null;this.rel='stylesheet'">
  <noscript><link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Rubik:300,400,500,600,700,800,900,300i,400i,500i,600i,700i,800i,900i&display=swap"></noscript>
  <link rel="preload" as="style" href="assets/mobirise/css/mbr-additional.css?v=jWqxTO"><link rel="stylesheet" href="assets/mobirise/css/mbr-additional.css?v=jWqxTO" type="text/css">

  
  
  
</head>
<body>

<!-- Analytics -->
<!-- Global site tag (gtag.js) - Google Analytics -->
<script async src="https://www.googletagmanager.com/gtag/js?id=UA-135435395-1"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());

  gtag('config', 'UA-135435395-1');
</script>

<!-- /Analytics -->


  
  <section class="menu cid-rjv3yyZnbB" once="menu" id="menu2-20">

    

    <nav class="navbar navbar-expand beta-menu navbar-dropdown align-items-center navbar-fixed-top navbar-toggleable-sm">
        <button class="navbar-toggler navbar-toggler-right" type="button" data-toggle="collapse" data-target="#navbarSupportedContent" aria-controls="navbarSupportedContent" aria-expanded="false" aria-label="Toggle navigation">
            <div class="hamburger">
                <span></span>
                <span></span>
                <span></span>
                <span></span>
            </div>
        </button>
        <div class="menu-logo">
            <div class="navbar-brand">
                
                
            </div>
        </div>
        <div class="collapse navbar-collapse" id="navbarSupportedContent">
            <ul class="navbar-nav nav-dropdown nav-right navbar-nav-top-padding" data-app-modern-menu="true"><li class="nav-item">
                    <a class="nav-link link text-black display-4" href="index.html">Home</a>
                </li><li class="nav-item"><a class="nav-link link text-black display-4" href="index.html#testimonials-slider1-1c">About Me</a></li><li class="nav-item"><a class="nav-link link text-black display-4" href="Publications.html">Publications<br></a></li><li class="nav-item"><a class="nav-link link text-black display-4" href="lab.html">Lab<br></a></li><li class="nav-item"><a class="nav-link link text-black display-4" href="teaching.html">Teaching<br></a></li><li class="nav-item"></li>
                <li class="nav-item">
                    <a class="nav-link link text-black display-4" href="index.html#form4-d">Contact Me<br></a>
                </li></ul>
            
        </div>
    </nav>
</section>

<section class="mbr-section article content1 cid-tPkisNBqHZ" id="content1-23">
    
     

    <div class="container">
        <div class="media-container-row">
            <div class="mbr-text col-12 mbr-fonts-style display-7 col-md-8" style="text-align: justify;">
                <p style="font-size:25px"><strong>Publications</strong></p><p style="font-size:10px"><strong>(top-tier conference)&nbsp;</strong>is one of the top CS conferences listed on<a href="https://csrankings.org/">&nbsp;csrankings.org</a></p> <hr>
                <p><strong style="font-size: 20px;">2026</strong></p> <hr> 
  <p><strong style="">[HPCA'26] </strong>Fangzhou Ye, Lingxiang Yin, and Hao Zheng, “Scaling Graph Neural Network Training via Geometric Optimization”, in Proceedings of IEEE International Symposium on High-Performance Computer Architecture (HPCA), Sydney, Australia, January 2026.<strong style="color:green;">[top-tier]&nbsp;</strong></p>              
            <hr>     <p><strong style="font-size: 20px;">2025</strong></p> <hr> <p><strong>[NeurIPS'25] </strong>Amir Ghazizadeh Ahsaei, Rickard Ewetz, Hao Zheng “GAMMA: Gated Multi-hop Message Passing for Homophily-Agnostic Node Representation in GNNs”, in Proceedings of Annual Conference on Neural Information Processing Systems (NeurIPS), San Diego, CA, December 2-7, 2025. <a href="https://github.com/amir-ghz/GAMMA" class="text-primary">[code]</a>&nbsp;<strong style="color:green;">[top-tier]</strong>&nbsp;</p><p><strong>[ICMLA’25]</strong> Shifat Hossain, Sumit Jha, Hao Zheng, and Rickard Ewetz, “Multitask Contrastive Learning using Task-Wise Training and Partitioned Embedding Space”, in Proceedings of International Conference on Machine Learning and Applications (ICMLA), 2025.</p><p><strong>[ICMLA’25]</strong> Fazle Rahat, Shifat Hossain, Arvind Ramanathan, Sumit Jha, Hao Zheng, and Rickard Ewetz, “Attr-RAG: Attribution-Guided Retrieval-Augmented Generation for Scientific Experiment Design”, in Proceedings of International Conference on Machine Learning and Applications (ICMLA), 2025.</p><p><strong>[MICRO'25] </strong>Amir Ghazizadeh Ahsaei, Lingxiang Yin, Shilin Tian, Fangzhou Ye, Fan Yao, Hao Zheng, “Rethinking Tiling and Dataflow for SpMM Acceleration: A Graph Transformation Framework”, in Proceedings of IEEE/ACM International Symposium on Microarchitecture (MICRO), Seoul, South Korea, October 2025. <a href="assets/files/MICRO_2025.pdf" class="text-primary">[pdf]</a>&nbsp;<strong style="color:green;">[top-tier]&nbsp;</strong></p>
                
<p><strong>[ISCA'25] </strong>Jiaqi Yang, Hao Zheng, and Ahmed Louri, “DiTile-DGNN: An Efficient Accelerator for Distributed Dynamic Graph Neural Network Inference”, in Proceedings of ACM/IEEE International Symposium on Computer Architecture (ISCA), Tokyo, Japan, June 2025.&nbsp; <a href="assets/files/DiTile-DGNN.pdf" class="text-primary">[pdf]</a>&nbsp;<strong style="color:green;">[top-tier]&nbsp;</strong></p>
                
<p><strong>[HPCA'25]</strong> Jiaqi Yang, Hao Zheng, and Ahmed Louri, “I-DGNN: A Graph Dissimilarity-based Framework for Designing Scalable and Efficient DGNN Accelerators”, in Proceedings of IEEE International Symposium on High-Performance Computer Architecture (HPCA), Las Vegas, NV, March 2025. <a href="assets/files/I-DGNN.pdf" class="text-primary">[pdf]&nbsp;</a>&nbsp;<font color="#008000"><strong>[top-tier]&nbsp;&nbsp;</strong></font></p><hr><p><strong style="font-size: 20px;">2024</strong></p> <hr> <p><strong style="font-size: 1rem;">[MICRO'24] </strong><span style="font-size: 1rem;">Lingxiang Yin, Sanjay Gandham, Mingjie Lin, Hao Zheng, “SCALE: A Structure-Centric Accelerator for Message Passing Graph Neural Networks”, in Proceedings of IEEE/ACM International Symposium on Microarchitecture (MICRO), Austin, Texas, November 2-6, 2024.<a href="assets/files/MICRO-2024.pdf" class="text-primary">[pdf]</a>&nbsp;&nbsp;<strong style="color:green;">[top-tier]&nbsp;</strong></span></p><p><strong style="font-size: 1rem;">[ICCAD'24] </strong><span style="font-size: 1rem;">Sanjay Gandham, Joe Walston, Sourav Samanta, Lingxiang Yin, Hao Zheng, Mingjie Lin, Stelios Diamantidis, "CircuitSeer: RTL Post-PnR Delay Prediction via Coupling Functional and Structural Representation", in Proceedings of ACM/IEEE International Conference on Computer-Aided Design (ICCAD), New Jersey, USA, Oct 27-21, 2024. &nbsp;<strong style="color:green;">[top-tier]&nbsp;</strong></span></p><p><strong style="font-size: 1rem;">[ISCA'24] &nbsp;</strong><span style="font-size: 1rem;">Md Hafizul Chowdhuryy, Hao Zheng and Fan Yao,</span><strong style="font-size: 1rem;"> "</strong><span style="font-size: 1rem;">MetaLeak: Uncovering Side Channels in Secure Memory Architectures Exploiting Metadata", in Proceedings of 51th International Symposium on Computer Architecture (ISCA'24), </span><span style="font-size: 1rem;">Buenos Aires, Argentina, June 29–July 3, 2024.&nbsp;</span><strong style="color:green;">[top-tier]</strong></p><p><strong style="font-size: 1rem;">[DAC'24] </strong><span style="font-size: 1rem;">Fangzhou Ye, Lingxiang Yin, Amir Ghazizadeh Ahsaei, Hao Zheng "EGMA: Enhancing Data Reuse and Workload Balancing in Message Passing GNN Acceleration via Gram Matrix Optimization", in Proceedings of 61th Design Automation Conference (DAC’24), San Francisco, June 23-27, 2024.&nbsp;</span><strong style="color:green;">[top-tier]</strong></p><p><strong style="font-size: 1rem;">[DAC'24] </strong><span style="font-size: 1rem;">Shilin Tian, Chase Szafranski</span><span style="font-size: 1rem;">, Ce Zheng, Fan Yao, Ahmed Louri, &nbsp;Chen Chen, Hao Zheng "VITA: ViT Acceleration for Efficient 3D Human Mesh Recovery via Hardware-Algorithm Co-Design", in Proceedings of 61th Design Automation Conference (DAC’24), San Francisco, June 23-27, 2024. [<a href="https://shilinti.github.io/vita-demo/">project website</a>] [<a href="https://github.com/UCF-iCAT-lab/VITA">code</a>]&nbsp;</span><strong style="color:green;">[top-tier]&nbsp;</strong></p><p><strong style="font-size: 1rem;">[IPDPS'24] </strong><span style="font-size: 1rem;">Jiaqi Yang, Hao Zheng, Ahmed Louri, "Aurora: A Versatile and Flexible Accelerator for Graph Neural Networks", to appear in IEEE International Parallel &amp;&nbsp;</span><span style="font-size: 1rem;">Distributed Processing Symposium (IPDPS), San Francisco, May 27-31, 2024.</span><br></p><p><strong style="font-size: 1rem;">[TPDS]</strong><span style="font-size: 1rem;">&nbsp;Jiaqi Yang, Hao Zheng, Ahmed Louri, "Versa-DNN: A Versatile Architecture Enabling High-Performance and Energy-Efficient Multi-DNN Acceleration", accepted in IEEE Transactions on Parallel and Distributed Systems, 2024.</span></p><p><strong b="" style="font-size: 1rem;">[ASP-DAC'24]</strong>&nbsp;Sven Thijssen, Muhammad Rashedul Haq Rashed, Hao Zheng, Sumit Kumar Jha, Rickard Ewetz, &nbsp;"<span style="font-size: 1rem;">Towards Area-Efficient Path-Based In-Memory Computing using Graph Isomorphisms", in Proceedings of ACM/IEEE Asia and South Pacific Design Automation Conference (ASP-DAC), Tokyo, Japan, Jan 22-25, 2024.&nbsp;</span></p>
               <hr> <p><strong style="font-size: 20px;">2023</strong></p> <hr> <p><strong style="font-size: 1rem;">[ICCD'23] </strong><span style="font-size: 1rem;">Lingxiang Yin, Amir Ghazizadeh, Shilin Tian, Ahmed Louri, Hao Zheng, "Polyform: A Versatile Architecture for Multi-DNN Execution via Spatial and Temporal Acceleration", in proceedings of IEEE International Conference on Computer Design (ICCD), Washington DC, November 6 – 8, 2023. [<a href="assets/files/ICCD_Ployform.pdf">pdf</a>]</span></p><p><strong style="font-size: 1rem;">[ICCAD'23] </strong><span style="font-size: 1rem;">Lingxiang Yin, Amir Ghazizadeh, Ahmed Louri, Hao Zheng, "ARIES: Accelerating Distributed Training in Chiplet-based Systems via Flexible Interconnects", in proceedings of International Conference on Computer-Aided Design (ICCAD), San Francisco, CA, October 29 - November 2, 2023. [<a href="assets/files/ICCAD_ARIES.pdf">pdf</a>]&nbsp;</span><strong style="color:green;">[top-tier]</strong></p><p><strong style="font-size: 1rem;">[ICCAD'23]&nbsp;</strong><span style="font-size: 1rem;">Sanjay Gandham*, Lingxiang Yin*, Hao Zheng, Mingjie Lin, ''SAGA: Sparsity-Agnostic Graph Convolutional Network Acceleration with Near-optimal Workload Balance", in proceedings of International Conference on Computer-Aided Design (ICCAD), San Francisco, CA, October 29 - November 2, 2023. &nbsp;(* Co-first Authors) [<a href="assets/files/ICCAD_SAGA.pdf">pdf</a>]</span><strong style="color:green;">[top-tier]</strong></p><p><strong style="font-size: 1rem;">[ICCAD'23] </strong><span style="font-size: 1rem;">Muhammad Rashedul Haq Rashed, Sven Thijssen, Hao Zheng, Sumit Kumar Jha,&nbsp;</span><span style="font-size: 1rem;">Rickard Ewetz, ''Path-based Processing using In-Memory Systolic Arrays for Accelerating Data-Intensive Applications", in proceedings of International Conference on Computer-Aided Design (ICCAD), San Francisco, CA, October 29 - November 2, 2023.&nbsp;</span><strong style="color:green;">[top-tier]</strong></p><p><strong style="font-size: 1rem;">[DAC'23] </strong><span style="font-size: 1rem;">Jiaqi Yang,</span><strong style="font-size: 1rem;">&nbsp;</strong><span style="font-size: 1rem;">Hao Zheng, and Ahmed Louri, “Venus: A Versatile Deep Neural Network Accelerator Architecture Design for Multiple Applications,” in Proceedings of 60th Design Automation Conference (DAC’23), San Francisco, July 9-13, 2023.</span><strong style="color:green;">[top-tier]</strong><br></p><p><span style="font-size: 1rem;"><strong>[ISCA'23]</strong> Jiajun Li, Yuxuan Zhang, Hao Zheng, and Ke Wang, “ FDMAX: An Elastic Accelerator Architecture for Solving Partial Differential Equations,” &nbsp;in Proceedings of 50th International Symposium on Computer Architecture (ISCA'50), Orlando, FL, June 17–21, 2023.<strong style="color:green;">[top-tier]</strong></span></p><p><span style="font-size: 1rem;"><strong>[GLSVLSI'23]</strong> Lingxiang Yin, Jun Wang, and Hao Zheng, “Exploring Architecture, Dataflow, and Sparsity for GCN Accelerators: A Holistic Framework,” &nbsp;in Proceedings of 33rd ACM Great Lakes Symposium on VLSI (GLSVLSI), June 5-7, 2023.</span></p><p><span style="font-size: 1rem;"><strong>[FCCM'23]</strong> Sanjay Gandham, Lingxiang Yin, Hao Zheng, and Mingjie Lin, “Poster: OCMGen: Extended Design Space Exploration with Efficient FPGA Memory Inference,” &nbsp;in Proceedings of 31st IEEE International Symposium On Field-Programmable Custom Computing Machines (FCCM), Marina Del Rey, CA, May 8-11, 2023.</span></p><p><strong>[TSUSC]</strong> Ke Wang, Hao Zheng, Jiajun Li, Ahmed Louri, "Morph-GCNX: A Universal Architecture for High-performance and Energy-efficient Graph Convolutional Network Acceleration", Accepted for Publication, IEEE Transactions on Sustainable Computing, 2023.&nbsp;</p><p><span style="font-size: 1rem;"><strong>[JCST] </strong>Jiajun Li, Ke Wang, Hao Zheng, and Ahmed Louri, "GShuttle: Optimizing Memory Access Efficiency for Graph Convolutional Neural Network Accelerators," &nbsp;in Journal of Computer Science and Technology, Feb. 2023.</span></p>
                
                <hr><p><strong style="font-size: 20px;">2022</strong></p> <hr>
                
                <p><span style="font-size: 1rem;"><strong>[TCAS-I] </strong></span><span style="font-size: 1rem;">Yuan Li, Ke Wang, Hao Zheng, Ahmed Louri, Avinash Karanth, ``ASCEND: A Scalable and Energy-Efficient DNN Accelerator with Photonic Interconnects", IEEE Transactions on Circuits and Systems I: Special Issue on Circuits and Systems for Emerging Computing Paradigms, April 2022.</span><br></p><p><strong>[GLSVLSI'22] </strong>Jiaqi Yang, Hao Zheng, and Ahmed Louri, "Adapt-Flow: A Flexible DNN Accelerator Architecture for Heterogeneous Dataflow Implementation," in Proceedings of 32rd ACM Great Lakes Symposium on VLSI (GLSVLSI), June 6-8, 2022.</p><p><strong>[DATE'22] </strong>Ke Wang, Hao Zheng, Yuan Li, Jiajun Li, and Ahmed Louri, "AGAPE: Anomaly Detection with Generative Adversarial Network for Improved Performance, Energy, and Security in Manycore Systems,"  in Proceedings of 25th Design, Automation &amp; Test in Europe Conference (DATE), Mar. 14-23, 2022.</p>
                
             <hr><p><strong style="font-size: 20px;">2018-2021</strong></p> <hr>

                
                <p><strong>[TPDS]</strong> Jiajun Li, Hao Zheng, Ke Wang, Ahmed Louri, ''SGCNAX: A Scalable Graph Convolutional Neural Network Accelerator with Workload Balancing", IEEE Transactions on Parallel and Distributed Systems (TPDS): Special Section on Parallel and Distributed Computing Techniques for AI, ML, and DL, 2021.</p><p><strong>[TSUSC] </strong>Ke Wang, Hao Zheng, Yuan Li, Ahmed Louri, "SecureNoC: A Learning-enabled, High-performance, Energy-efficient, and Secure On-chip Communication Framework Design", Accepted for Publication, IEEE Transactions on Sustainable Computing, 2021.&nbsp;</p><p><strong>[HPCA'21] </strong>Hao Zheng, Ke Wang, and Ahmed Louri, "Adapt-NoC: A Flexible Network-on-Chip Design for Heterogeneous Manycore Architecture", in Proceedings of the 27th IEEE International Symposium on High-Performance Computer Architecture (HPCA'21), Seoul, South Korea, Feb. 27 - Mar. 3, 2021. <strong style="color:green;">[top-tier]</strong></p><p><strong>[DAC'20]</strong> Hao Zheng, Ke Wang and Ahmed Louri, “A Versatile and Flexible Chiplet-based System Design for Heterogeneous Manycore Architectures,” in Proceedings of 57th Design Automation Conference (DAC’20), Virtual Conference, July 19-23, 2020. <strong style="color:green;">[top-tier]</strong></p><p><strong>[TETC]</strong> Hao Zheng, and Ahmed Louri, “Agile: A Learning-enabled Power and Performance-Efficient Network-on-Chip Design,” IEEE Transactions on Emerging Topics in Computing (TETC), DOI: 10.1109/TETC.2020.3003496, June 2020.</p><p><strong>[IEEE Micro]</strong> Ke Wang, Hao Zheng and Ahmed Louri, “TSA-NoC: Learning-Based Threat Detection and Mitigation for Secure Network-On-Chip Architecture,” IEEE Micro, Special Issue on Machine Learning for Systems, Sept/Oct. 2020.</p><p><strong>[DAC'19]</strong> Hao Zheng and Ahmed Louri, “An Energy-Efficient Network-on-Chip Design using Reinforcement Learning,” in Proceedings of 56th Design Automation Conference (DAC’19), Las Vegas, NV, June 2-6, 2019. <strong style="color:green;">[top-tier]</strong></p><p><strong>[CAL]</strong> Hao Zheng and Ahmed Louri, "EZ-Pass: An Energy &amp; Performance-Efficient Power-Gating Router Architecture for Scalable On-chip Interconnect." IEEE Computer Architecture Letters (CAL), no. 1, 88-91, 2018.</p></div>
        </div>
    </div>
</section>


<script src="assets/popper/popper.min.js"></script>
  <script src="assets/web/assets/jquery/jquery.min.js"></script>
  <script src="assets/bootstrap/js/bootstrap.min.js"></script>
  <script src="assets/tether/tether.min.js"></script>
  <script src="assets/smoothscroll/smooth-scroll.js"></script>
  <script src="assets/dropdown/js/nav-dropdown.js"></script>
  <script src="assets/dropdown/js/navbar-dropdown.js"></script>
  <script src="assets/touchswipe/jquery.touch-swipe.min.js"></script>
  <script src="assets/theme/js/script.js"></script>
  
  
  
</body>
</html>