INFO: [VRFC 10-2263] Analyzing Verilog file "/home/root07/Desktop/Final year/VAC Work/Project/status_bit_reg/status_bit_reg.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/root07/Desktop/Final year/VAC Work/Project/status_bit_reg/status_bit_reg.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
