Path: news.gmane.org!not-for-mail
From: Nicolas Pitre <nicolas.pitre@linaro.org>
Newsgroups: gmane.linux.kernel,gmane.linux.ports.arm.kernel
Subject: Re: [PATCH 01/22] ARM: add mechanism for late code patching
Date: Mon, 6 Aug 2012 14:02:19 -0400 (EDT)
Lines: 17
Approved: news@gmane.org
Message-ID: <alpine.LFD.2.02.1208061356480.5231@xanadu.home>
References: <1343775898-28345-1-git-send-email-cyril@ti.com> <1343775898-28345-2-git-send-email-cyril@ti.com> <20120806111224.GA18957@n2100.arm.linux.org.uk> <501FC44E.1040806@ti.com> <20120806132642.GC18957@n2100.arm.linux.org.uk>
NNTP-Posting-Host: plane.gmane.org
Mime-Version: 1.0
Content-Type: TEXT/PLAIN; charset=US-ASCII
X-Trace: dough.gmane.org 1344276155 25280 80.91.229.3 (6 Aug 2012 18:02:35 GMT)
X-Complaints-To: usenet@dough.gmane.org
NNTP-Posting-Date: Mon, 6 Aug 2012 18:02:35 +0000 (UTC)
Cc: Cyril Chemparathy <cyril@ti.com>,
	linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org,
	arnd@arndb.de, catalin.marinas@arm.com, will.deacon@arm.com
To: Russell King - ARM Linux <linux@arm.linux.org.uk>
Original-X-From: linux-kernel-owner@vger.kernel.org Mon Aug 06 20:02:33 2012
Return-path: <linux-kernel-owner@vger.kernel.org>
Envelope-to: glk-linux-kernel-3@plane.gmane.org
Original-Received: from vger.kernel.org ([209.132.180.67])
	by plane.gmane.org with esmtp (Exim 4.69)
	(envelope-from <linux-kernel-owner@vger.kernel.org>)
	id 1SyRdQ-0003Rp-Lt
	for glk-linux-kernel-3@plane.gmane.org; Mon, 06 Aug 2012 20:02:33 +0200
Original-Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1756862Ab2HFSCY (ORCPT <rfc822;glk-linux-kernel-3@m.gmane.org>);
	Mon, 6 Aug 2012 14:02:24 -0400
Original-Received: from mail-qc0-f174.google.com ([209.85.216.174]:33673 "EHLO
	mail-qc0-f174.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1753674Ab2HFSCX (ORCPT
	<rfc822;linux-kernel@vger.kernel.org>);
	Mon, 6 Aug 2012 14:02:23 -0400
Original-Received: by qcro28 with SMTP id o28so1930522qcr.19
        for <linux-kernel@vger.kernel.org>; Mon, 06 Aug 2012 11:02:21 -0700 (PDT)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=google.com; s=20120113;
        h=date:from:to:cc:subject:in-reply-to:message-id:references
         :user-agent:mime-version:content-type:x-gm-message-state;
        bh=ea9woCAGuFFQ2KQGsx+6KKVrl3bpfAsZNEfYWo6h5+8=;
        b=ptBTJZukGJQBq2O71kSGY8NWhcBrttYh0ga5wg/0tDB5F6uXdwC/5Rn6sWpvNhV2vS
         FgQPkxdyBi3VDDUoX2i96NMyTiWRzNL2FT3gWdzZr8w+xQjqUHIpP/CjIlC4uaG9bYg3
         N0jxn7Em+g3iojLOL2iGQetr4FZqfEIyBmo+IeUAqSlArhcka9qtvDf+c2xQ4SD9swXP
         /rAiUEWIUyZo0+haLmVBhYCTl7u2BvxoemXQ55mVwXAA2zrx6t55guBhOSSAWsoFn0dR
         fXYkn7oD4VT5Jwmo1EKJuOaRrGF/V8Yt9GST6s6MZ4cp/8w59GNXYoo16lC99ylCVTne
         O4bw==
Original-Received: by 10.224.31.3 with SMTP id w3mr19248782qac.81.1344276141921;
        Mon, 06 Aug 2012 11:02:21 -0700 (PDT)
Original-Received: from xanadu.home (modemcable149.196-201-24.mc.videotron.ca. [24.201.196.149])
        by mx.google.com with ESMTPS id dx3sm864003qab.6.2012.08.06.11.02.20
        (version=TLSv1/SSLv3 cipher=OTHER);
        Mon, 06 Aug 2012 11:02:21 -0700 (PDT)
In-Reply-To: <20120806132642.GC18957@n2100.arm.linux.org.uk>
User-Agent: Alpine 2.02 (LFD 1266 2009-07-14)
X-Gm-Message-State: ALoCoQlTe9eqVUjk1Ju886AAQoBmVs/s1IWSgf3LFJf/abspRrI3x6H6xiJEVtyA3lTcbCBkWcxT
Original-Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
Xref: news.gmane.org gmane.linux.kernel:1338463 gmane.linux.ports.arm.kernel:180525
Archived-At: <http://permalink.gmane.org/gmane.linux.kernel/1338463>

On Mon, 6 Aug 2012, Russell King - ARM Linux wrote:

> On Mon, Aug 06, 2012 at 09:19:10AM -0400, Cyril Chemparathy wrote:
> > With a flush_cache_all(), we could avoid having to operate a cacheline  
> > at a time, but that clobbers way more than necessary.
> 
> You can't do that, because flush_cache_all() on some CPUs requires the
> proper MMU mappings to be in place, and you can't get those mappings
> in place because you don't have the V:P offsets fixed up in the kernel.
> Welcome to the chicken and egg problem.

This problem is fixed in this case by having the p2v and v2p code sites 
using an out-of-line non optimized computation until those sites are 
runtime patched with the inlined optimized computation we have today.


Nicolas
