{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620023739966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620023739989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 03 14:35:39 2021 " "Processing started: Mon May 03 14:35:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620023739989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023739989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adjusted_filter -c adjusted_filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off adjusted_filter -c adjusted_filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023739989 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "nios2/synthesis/nios2.qip " "Tcl Script File nios2/synthesis/nios2.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE nios2/synthesis/nios2.qip " "set_global_assignment -name QIP_FILE nios2/synthesis/nios2.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1620023740923 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1620023740923 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620023743516 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620023743516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adjusted_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file adjusted_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 adjusted_filter " "Found entity 1: adjusted_filter" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023774785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023774785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads805.v 1 1 " "Found 1 design units, including 1 entities, in source file ads805.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADS805 " "Found entity 1: ADS805" {  } { { "ADS805.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/ADS805.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023774788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023774788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_1 " "Found entity 1: pll_1" {  } { { "pll_1.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/pll_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023774841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023774841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "define2lms.v 0 0 " "Found 0 design units, including 0 entities, in source file define2lms.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023774845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms.v 1 1 " "Found 1 design units, including 1 entities, in source file lms.v" { { "Info" "ISGN_ENTITY_NAME" "1 LMS " "Found entity 1: LMS" {  } { { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023774882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023774882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmscircle.v 1 1 " "Found 1 design units, including 1 entities, in source file lmscircle.v" { { "Info" "ISGN_ENTITY_NAME" "1 LMScircle " "Found entity 1: LMScircle" {  } { { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023774922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023774922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_s_1314.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_s_1314.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_s_1314 " "Found entity 1: mult_s_1314" {  } { { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023774925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023774925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_s_1318.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_s_1318.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_s_1318 " "Found entity 1: mult_s_1318" {  } { { "mult_s_1318.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1318.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023774929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023774929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "padd_80.v 1 1 " "Found 1 design units, including 1 entities, in source file padd_80.v" { { "Info" "ISGN_ENTITY_NAME" "1 pAdd_80 " "Found entity 1: pAdd_80" {  } { { "pAdd_80.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/pAdd_80.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023774934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023774934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chagbw.v 1 1 " "Found 1 design units, including 1 entities, in source file chagbw.v" { { "Info" "ISGN_ENTITY_NAME" "1 ChagBW " "Found entity 1: ChagBW" {  } { { "ChagBW.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/ChagBW.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023774951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023774951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms2.v 1 1 " "Found 1 design units, including 1 entities, in source file lms2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LMS2 " "Found entity 1: LMS2" {  } { { "LMS2.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023774980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023774980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "padd_8.v 1 1 " "Found 1 design units, including 1 entities, in source file padd_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 padd_8 " "Found entity 1: padd_8" {  } { { "padd_8.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/padd_8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023774985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023774985 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fmeasure.v " "Can't analyze file -- file fmeasure.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1620023774988 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adjusted_filter " "Elaborating entity \"adjusted_filter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620023775486 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 adjusted_filter.v(72) " "Verilog HDL assignment warning at adjusted_filter.v(72): truncated value with size 15 to match size of target (14)" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620023775559 "|adjusted_filter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED adjusted_filter.v(9) " "Output port \"LED\" at adjusted_filter.v(9) has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620023775561 "|adjusted_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_1 pll_1:pll_1_inst " "Elaborating entity \"pll_1\" for hierarchy \"pll_1:pll_1_inst\"" {  } { { "adjusted_filter.v" "pll_1_inst" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023776130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_1:pll_1_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_1:pll_1_inst\|altpll:altpll_component\"" {  } { { "pll_1.v" "altpll_component" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/pll_1.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023777120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_1:pll_1_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_1:pll_1_inst\|altpll:altpll_component\"" {  } { { "pll_1.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/pll_1.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023777214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_1:pll_1_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_1:pll_1_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 50 " "Parameter \"clk3_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 500 " "Parameter \"clk4_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023777248 ""}  } { { "pll_1.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/pll_1.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620023777248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_1_altpll " "Found entity 1: pll_1_altpll" {  } { { "db/pll_1_altpll.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/pll_1_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023777662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023777662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_1_altpll pll_1:pll_1_inst\|altpll:altpll_component\|pll_1_altpll:auto_generated " "Elaborating entity \"pll_1_altpll\" for hierarchy \"pll_1:pll_1_inst\|altpll:altpll_component\|pll_1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023777662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LMS LMS:LMS_inst " "Elaborating entity \"LMS\" for hierarchy \"LMS:LMS_inst\"" {  } { { "adjusted_filter.v" "LMS_inst" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023778317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LMScircle LMS:LMS_inst\|LMScircle:u0\[0\].LMScircle_inst " "Elaborating entity \"LMScircle\" for hierarchy \"LMS:LMS_inst\|LMScircle:u0\[0\].LMScircle_inst\"" {  } { { "LMS.v" "u0\[0\].LMScircle_inst" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023778566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_s_1314 LMS:LMS_inst\|LMScircle:u0\[0\].LMScircle_inst\|mult_s_1314:u_en_xn " "Elaborating entity \"mult_s_1314\" for hierarchy \"LMS:LMS_inst\|LMScircle:u0\[0\].LMScircle_inst\|mult_s_1314:u_en_xn\"" {  } { { "LMScircle.v" "u_en_xn" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023778683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult LMS:LMS_inst\|LMScircle:u0\[0\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"LMS:LMS_inst\|LMScircle:u0\[0\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\"" {  } { { "mult_s_1314.v" "lpm_mult_component" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023779015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LMS:LMS_inst\|LMScircle:u0\[0\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"LMS:LMS_inst\|LMScircle:u0\[0\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\"" {  } { { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023779048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LMS:LMS_inst\|LMScircle:u0\[0\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"LMS:LMS_inst\|LMScircle:u0\[0\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023779048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023779048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023779048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 12 " "Parameter \"lpm_widtha\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023779048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 14 " "Parameter \"lpm_widthb\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023779048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 26 " "Parameter \"lpm_widthp\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023779048 ""}  } { { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620023779048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i8n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i8n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i8n " "Found entity 1: mult_i8n" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023779178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023779178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_i8n LMS:LMS_inst\|LMScircle:u0\[0\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated " "Elaborating entity \"mult_i8n\" for hierarchy \"LMS:LMS_inst\|LMScircle:u0\[0\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023779178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_s_1318 LMS:LMS_inst\|LMScircle:u0\[0\].LMScircle_inst\|mult_s_1318:u_wn_xn " "Elaborating entity \"mult_s_1318\" for hierarchy \"LMS:LMS_inst\|LMScircle:u0\[0\].LMScircle_inst\|mult_s_1318:u_wn_xn\"" {  } { { "LMScircle.v" "u_wn_xn" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023779241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult LMS:LMS_inst\|LMScircle:u0\[0\].LMScircle_inst\|mult_s_1318:u_wn_xn\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"LMS:LMS_inst\|LMScircle:u0\[0\].LMScircle_inst\|mult_s_1318:u_wn_xn\|lpm_mult:lpm_mult_component\"" {  } { { "mult_s_1318.v" "lpm_mult_component" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1318.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023779362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LMS:LMS_inst\|LMScircle:u0\[0\].LMScircle_inst\|mult_s_1318:u_wn_xn\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"LMS:LMS_inst\|LMScircle:u0\[0\].LMScircle_inst\|mult_s_1318:u_wn_xn\|lpm_mult:lpm_mult_component\"" {  } { { "mult_s_1318.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1318.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023779397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LMS:LMS_inst\|LMScircle:u0\[0\].LMScircle_inst\|mult_s_1318:u_wn_xn\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"LMS:LMS_inst\|LMScircle:u0\[0\].LMScircle_inst\|mult_s_1318:u_wn_xn\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023779397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023779397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023779397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 12 " "Parameter \"lpm_widtha\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023779397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 18 " "Parameter \"lpm_widthb\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023779397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 30 " "Parameter \"lpm_widthp\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023779397 ""}  } { { "mult_s_1318.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1318.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620023779397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h8n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h8n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h8n " "Found entity 1: mult_h8n" {  } { { "db/mult_h8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_h8n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023779487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023779487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_h8n LMS:LMS_inst\|LMScircle:u0\[0\].LMScircle_inst\|mult_s_1318:u_wn_xn\|lpm_mult:lpm_mult_component\|mult_h8n:auto_generated " "Elaborating entity \"mult_h8n\" for hierarchy \"LMS:LMS_inst\|LMScircle:u0\[0\].LMScircle_inst\|mult_s_1318:u_wn_xn\|lpm_mult:lpm_mult_component\|mult_h8n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023779488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pAdd_80 LMS:LMS_inst\|pAdd_80:pAdd_80_inst " "Elaborating entity \"pAdd_80\" for hierarchy \"LMS:LMS_inst\|pAdd_80:pAdd_80_inst\"" {  } { { "LMS.v" "pAdd_80_inst" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023782401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add LMS:LMS_inst\|pAdd_80:pAdd_80_inst\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"LMS:LMS_inst\|pAdd_80:pAdd_80_inst\|parallel_add:parallel_add_component\"" {  } { { "pAdd_80.v" "parallel_add_component" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/pAdd_80.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023782819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LMS:LMS_inst\|pAdd_80:pAdd_80_inst\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"LMS:LMS_inst\|pAdd_80:pAdd_80_inst\|parallel_add:parallel_add_component\"" {  } { { "pAdd_80.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/pAdd_80.v" 298 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023782863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LMS:LMS_inst\|pAdd_80:pAdd_80_inst\|parallel_add:parallel_add_component " "Instantiated megafunction \"LMS:LMS_inst\|pAdd_80:pAdd_80_inst\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023782863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Parameter \"pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023782863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation SIGNED " "Parameter \"representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023782863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023782863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023782863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 80 " "Parameter \"size\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023782863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 30 " "Parameter \"width\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023782863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 37 " "Parameter \"widthr\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023782863 ""}  } { { "pAdd_80.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/pAdd_80.v" 298 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620023782863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_1qe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_1qe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_1qe " "Found entity 1: par_add_1qe" {  } { { "db/par_add_1qe.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/par_add_1qe.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023783089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023783089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_1qe LMS:LMS_inst\|pAdd_80:pAdd_80_inst\|parallel_add:parallel_add_component\|par_add_1qe:auto_generated " "Elaborating entity \"par_add_1qe\" for hierarchy \"LMS:LMS_inst\|pAdd_80:pAdd_80_inst\|parallel_add:parallel_add_component\|par_add_1qe:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/parallel_add.tdf" 148 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023783089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ChagBW LMS:LMS_inst\|ChagBW:CB " "Elaborating entity \"ChagBW\" for hierarchy \"LMS:LMS_inst\|ChagBW:CB\"" {  } { { "LMS.v" "CB" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023783277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADS805 ADS805:u1_noise " "Elaborating entity \"ADS805\" for hierarchy \"ADS805:u1_noise\"" {  } { { "adjusted_filter.v" "u1_noise" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023783333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ob24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ob24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ob24 " "Found entity 1: altsyncram_ob24" {  } { { "db/altsyncram_ob24.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/altsyncram_ob24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023793413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023793413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023794645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023794645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023795056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023795056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ogi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ogi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ogi " "Found entity 1: cntr_ogi" {  } { { "db/cntr_ogi.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/cntr_ogi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023795748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023795748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023796138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023796138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/cntr_m9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023796537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023796537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/cntr_ggi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023796921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023796921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023797134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023797134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023797400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023797400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023797592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023797592 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023799220 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1620023799914 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.05.03.14:36:55 Progress: Loading slddd72711f/alt_sld_fab_wrapper_hw.tcl " "2021.05.03.14:36:55 Progress: Loading slddd72711f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023816012 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023828654 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023829395 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023842754 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023843011 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023843253 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023843541 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023843592 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023843593 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1620023844764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddd72711f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddd72711f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slddd72711f/alt_sld_fab.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/ip/slddd72711f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023845146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023845146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddd72711f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddd72711f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slddd72711f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/ip/slddd72711f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023845258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023845258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddd72711f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddd72711f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slddd72711f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/ip/slddd72711f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023845285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023845285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddd72711f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddd72711f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slddd72711f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/ip/slddd72711f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023845370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023845370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddd72711f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slddd72711f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slddd72711f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/ip/slddd72711f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023845494 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slddd72711f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/ip/slddd72711f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023845494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023845494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddd72711f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddd72711f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slddd72711f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/ip/slddd72711f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023845614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023845614 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "7452 " "Ignored 7452 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "7452 " "Ignored 7452 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1620023851128 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1620023851128 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ADS805:u2_signal\|adc_delay1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ADS805:u2_signal\|adc_delay1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620023857402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620023857402 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 24 " "Parameter WIDTH set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620023857402 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023857402 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1620023857402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADS805:u2_signal\|altshift_taps:adc_delay1_rtl_0 " "Elaborated megafunction instantiation \"ADS805:u2_signal\|altshift_taps:adc_delay1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023857799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADS805:u2_signal\|altshift_taps:adc_delay1_rtl_0 " "Instantiated megafunction \"ADS805:u2_signal\|altshift_taps:adc_delay1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023857799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023857799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 24 " "Parameter \"WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023857799 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620023857799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_b6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_b6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_b6m " "Found entity 1: shift_taps_b6m" {  } { { "db/shift_taps_b6m.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/shift_taps_b6m.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023857925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023857925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1l31 " "Found entity 1: altsyncram_1l31" {  } { { "db/altsyncram_1l31.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/altsyncram_1l31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023858110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023858110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023858294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023858294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023858438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023858438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023858563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023858563 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "44 " "Converted 44 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 160 " "Used 160 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 160 160 " "Used 160 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 160 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1620023859620 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "44 " "Converted the following 44 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[56\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[56\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[56\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[56\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[56\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[56\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[20\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[20\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[20\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[20\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[20\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[20\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[73\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[73\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[73\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[73\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[73\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[73\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[3\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[3\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[3\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[3\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[3\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[3\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[38\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[38\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[38\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[38\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[38\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[38\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[47\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[47\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[47\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[47\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[47\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[47\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[12\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[12\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[12\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[12\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[12\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[12\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[64\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[64\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[64\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[64\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[64\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[64\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[44\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[44\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[44\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[44\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[44\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[44\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[29\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[29\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[29\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[29\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[29\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[29\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[51\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[51\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[51\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[51\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[51\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[51\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[16\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[16\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[16\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[16\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[16\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[16\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[78\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[78\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[78\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[78\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[78\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[78\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[69\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[69\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[69\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[69\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[69\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[69\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[34\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[34\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[34\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[34\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[34\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[34\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[42\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[42\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[42\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[42\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[42\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[42\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[7\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[7\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[7\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[7\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[7\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[7\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[60\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[60\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[60\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[60\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[60\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[60\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[11\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[11\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[11\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[11\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[11\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[11\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[25\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[25\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[25\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[25\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[25\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[25\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[59\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[59\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[59\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[59\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[59\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[59\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[24\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[24\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[24\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[24\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[24\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[24\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[76\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[76\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[76\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[76\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[76\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[76\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[6\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[6\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[6\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[6\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[6\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[6\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[41\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[41\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[41\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[41\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[41\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[41\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[50\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[50\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[50\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[50\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[50\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[50\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[15\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[15\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[15\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[15\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[15\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[15\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[77\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[77\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[77\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[77\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[77\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[77\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[68\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[68\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[68\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[68\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[68\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[68\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[32\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[32\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[32\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[32\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[32\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[32\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[54\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[54\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[54\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[54\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[54\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[54\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[19\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[19\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[19\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[19\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[19\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[19\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[72\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[72\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[72\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[72\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[72\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[72\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[2\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[2\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[2\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[2\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[2\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[2\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[37\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[37\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[37\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[37\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[37\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[37\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[46\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[46\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[46\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[46\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[46\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[46\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[10\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[10\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[10\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[10\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[10\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[10\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[63\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[63\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[63\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[63\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[63\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[63\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[33\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[33\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[33\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[33\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[33\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[33\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[28\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[28\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[28\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[28\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[28\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[28\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[57\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[57\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[57\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[57\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[57\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[57\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[21\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[21\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[21\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[21\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[21\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[21\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[74\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[74\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[74\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[74\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[74\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[74\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) LMS:LMS_inst\|LMScircle:u0\[4\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"LMS:LMS_inst\|LMScircle:u0\[4\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "LMS:LMS_inst\|LMScircle:u0\[4\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2 " "DSP block output node \"LMS:LMS_inst\|LMScircle:u0\[4\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "LMS:LMS_inst\|LMScircle:u0\[4\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1 " "DSP block multiplier node \"LMS:LMS_inst\|LMScircle:u0\[4\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } } { "lpm_mult.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "mult_s_1314.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/mult_s_1314.v" 60 0 0 } } { "LMScircle.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMScircle.v" 29 0 0 } } { "LMS.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/LMS.v" 44 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 54 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859620 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1620023859620 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 116 " "Used 116 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 116 116 " "Used 116 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 116 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1620023859620 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1620023859620 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1620023859620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LMS:LMS_inst\|LMScircle:u0\[56\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"LMS:LMS_inst\|LMScircle:u0\[56\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023859960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LMS:LMS_inst\|LMScircle:u0\[56\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"LMS:LMS_inst\|LMScircle:u0\[56\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 12 " "Parameter \"dataa_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 14 " "Parameter \"datab_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 26 " "Parameter \"output_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023859960 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620023859960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_i9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_i9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_i9h1 " "Found entity 1: mac_mult_i9h1" {  } { { "db/mac_mult_i9h1.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mac_mult_i9h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023860043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023860043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cgo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_cgo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cgo " "Found entity 1: mult_cgo" {  } { { "db/mult_cgo.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_cgo.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023860209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023860209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LMS:LMS_inst\|LMScircle:u0\[56\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"LMS:LMS_inst\|LMScircle:u0\[56\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023860587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LMS:LMS_inst\|LMScircle:u0\[56\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"LMS:LMS_inst\|LMScircle:u0\[56\].LMScircle_inst\|mult_s_1314:u_en_xn\|lpm_mult:lpm_mult_component\|mult_i8n:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 26 " "Parameter \"dataa_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 26 " "Parameter \"output_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620023860587 ""}  } { { "db/mult_i8n.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mult_i8n.tdf" 45 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620023860587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_0s82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_0s82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_0s82 " "Found entity 1: mac_out_0s82" {  } { { "db/mac_out_0s82.tdf" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/mac_out_0s82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620023860682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023860682 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1620023865522 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "12408 " "Ignored 12408 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "440 " "Ignored 440 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1620023866415 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "11968 " "Ignored 11968 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1620023866415 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1620023866415 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_PF\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_PF\[1\]\" and its non-tri-state driver." {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1620023866646 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_PF\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_PF\[2\]\" and its non-tri-state driver." {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1620023866646 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_PF\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_PF\[3\]\" and its non-tri-state driver." {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1620023866646 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_PF\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_PF\[4\]\" and its non-tri-state driver." {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1620023866646 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_PF\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_PF\[5\]\" and its non-tri-state driver." {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1620023866646 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_PF\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_PF\[6\]\" and its non-tri-state driver." {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1620023866646 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_PF\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_PF\[7\]\" and its non-tri-state driver." {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1620023866646 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_PF\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_PF\[8\]\" and its non-tri-state driver." {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1620023866646 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_PF\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_PF\[9\]\" and its non-tri-state driver." {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1620023866646 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_PF\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_PF\[10\]\" and its non-tri-state driver." {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1620023866646 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_PF\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_PF\[11\]\" and its non-tri-state driver." {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1620023866646 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_PF\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_PF\[12\]\" and its non-tri-state driver." {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1620023866646 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_PF\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_PF\[13\]\" and its non-tri-state driver." {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1620023866646 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_PF\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_PF\[14\]\" and its non-tri-state driver." {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1620023866646 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1620023866646 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[4\] " "bidirectional pin \"GPIO_PB\[4\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[5\] " "bidirectional pin \"GPIO_PB\[5\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[6\] " "bidirectional pin \"GPIO_PB\[6\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[7\] " "bidirectional pin \"GPIO_PB\[7\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[8\] " "bidirectional pin \"GPIO_PB\[8\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[9\] " "bidirectional pin \"GPIO_PB\[9\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[10\] " "bidirectional pin \"GPIO_PB\[10\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[11\] " "bidirectional pin \"GPIO_PB\[11\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[12\] " "bidirectional pin \"GPIO_PB\[12\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[13\] " "bidirectional pin \"GPIO_PB\[13\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[14\] " "bidirectional pin \"GPIO_PB\[14\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[15\] " "bidirectional pin \"GPIO_PB\[15\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[2\] " "bidirectional pin \"GPIO_PD\[2\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[3\] " "bidirectional pin \"GPIO_PD\[3\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[4\] " "bidirectional pin \"GPIO_PD\[4\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[5\] " "bidirectional pin \"GPIO_PD\[5\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[6\] " "bidirectional pin \"GPIO_PD\[6\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[7\] " "bidirectional pin \"GPIO_PD\[7\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[8\] " "bidirectional pin \"GPIO_PD\[8\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[9\] " "bidirectional pin \"GPIO_PD\[9\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[10\] " "bidirectional pin \"GPIO_PD\[10\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[11\] " "bidirectional pin \"GPIO_PD\[11\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[12\] " "bidirectional pin \"GPIO_PD\[12\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[13\] " "bidirectional pin \"GPIO_PD\[13\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[0\] " "bidirectional pin \"GPIO_PA\[0\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[1\] " "bidirectional pin \"GPIO_PA\[1\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[2\] " "bidirectional pin \"GPIO_PA\[2\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[3\] " "bidirectional pin \"GPIO_PA\[3\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[4\] " "bidirectional pin \"GPIO_PA\[4\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[5\] " "bidirectional pin \"GPIO_PA\[5\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[6\] " "bidirectional pin \"GPIO_PA\[6\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[7\] " "bidirectional pin \"GPIO_PA\[7\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[8\] " "bidirectional pin \"GPIO_PA\[8\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[9\] " "bidirectional pin \"GPIO_PA\[9\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[10\] " "bidirectional pin \"GPIO_PA\[10\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[11\] " "bidirectional pin \"GPIO_PA\[11\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[12\] " "bidirectional pin \"GPIO_PA\[12\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[13\] " "bidirectional pin \"GPIO_PA\[13\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[14\] " "bidirectional pin \"GPIO_PA\[14\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PA\[15\] " "bidirectional pin \"GPIO_PA\[15\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[0\] " "bidirectional pin \"GPIO_PB\[0\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[1\] " "bidirectional pin \"GPIO_PB\[1\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[2\] " "bidirectional pin \"GPIO_PB\[2\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PB\[3\] " "bidirectional pin \"GPIO_PB\[3\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PC\[0\] " "bidirectional pin \"GPIO_PC\[0\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PC\[1\] " "bidirectional pin \"GPIO_PC\[1\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PC\[2\] " "bidirectional pin \"GPIO_PC\[2\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PC\[3\] " "bidirectional pin \"GPIO_PC\[3\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PC\[4\] " "bidirectional pin \"GPIO_PC\[4\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PC\[5\] " "bidirectional pin \"GPIO_PC\[5\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PC\[6\] " "bidirectional pin \"GPIO_PC\[6\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PC\[7\] " "bidirectional pin \"GPIO_PC\[7\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PC\[8\] " "bidirectional pin \"GPIO_PC\[8\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PC\[9\] " "bidirectional pin \"GPIO_PC\[9\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PC\[10\] " "bidirectional pin \"GPIO_PC\[10\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PC\[11\] " "bidirectional pin \"GPIO_PC\[11\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PC\[12\] " "bidirectional pin \"GPIO_PC\[12\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PC\[13\] " "bidirectional pin \"GPIO_PC\[13\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PC\[14\] " "bidirectional pin \"GPIO_PC\[14\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PC\[15\] " "bidirectional pin \"GPIO_PC\[15\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[0\] " "bidirectional pin \"GPIO_PD\[0\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[1\] " "bidirectional pin \"GPIO_PD\[1\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[14\] " "bidirectional pin \"GPIO_PD\[14\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PD\[15\] " "bidirectional pin \"GPIO_PD\[15\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PE\[0\] " "bidirectional pin \"GPIO_PE\[0\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PE\[1\] " "bidirectional pin \"GPIO_PE\[1\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PE\[2\] " "bidirectional pin \"GPIO_PE\[2\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PE\[3\] " "bidirectional pin \"GPIO_PE\[3\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PE\[4\] " "bidirectional pin \"GPIO_PE\[4\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PE\[5\] " "bidirectional pin \"GPIO_PE\[5\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PE\[6\] " "bidirectional pin \"GPIO_PE\[6\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PE\[7\] " "bidirectional pin \"GPIO_PE\[7\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PE\[8\] " "bidirectional pin \"GPIO_PE\[8\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PE\[9\] " "bidirectional pin \"GPIO_PE\[9\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PE\[10\] " "bidirectional pin \"GPIO_PE\[10\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PE\[11\] " "bidirectional pin \"GPIO_PE\[11\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PE\[12\] " "bidirectional pin \"GPIO_PE\[12\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PE\[13\] " "bidirectional pin \"GPIO_PE\[13\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PE\[14\] " "bidirectional pin \"GPIO_PE\[14\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PE\[15\] " "bidirectional pin \"GPIO_PE\[15\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PF\[0\] " "bidirectional pin \"GPIO_PF\[0\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_PF\[15\] " "bidirectional pin \"GPIO_PF\[15\]\" has no driver" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620023866647 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1620023866647 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_PF\[1\]~synth " "Node \"GPIO_PF\[1\]~synth\"" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023885116 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_PF\[2\]~synth " "Node \"GPIO_PF\[2\]~synth\"" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023885116 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_PF\[3\]~synth " "Node \"GPIO_PF\[3\]~synth\"" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023885116 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_PF\[4\]~synth " "Node \"GPIO_PF\[4\]~synth\"" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023885116 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_PF\[5\]~synth " "Node \"GPIO_PF\[5\]~synth\"" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023885116 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_PF\[6\]~synth " "Node \"GPIO_PF\[6\]~synth\"" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023885116 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_PF\[7\]~synth " "Node \"GPIO_PF\[7\]~synth\"" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023885116 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_PF\[8\]~synth " "Node \"GPIO_PF\[8\]~synth\"" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023885116 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_PF\[9\]~synth " "Node \"GPIO_PF\[9\]~synth\"" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023885116 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_PF\[10\]~synth " "Node \"GPIO_PF\[10\]~synth\"" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023885116 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_PF\[11\]~synth " "Node \"GPIO_PF\[11\]~synth\"" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023885116 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_PF\[12\]~synth " "Node \"GPIO_PF\[12\]~synth\"" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023885116 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_PF\[13\]~synth " "Node \"GPIO_PF\[13\]~synth\"" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023885116 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_PF\[14\]~synth " "Node \"GPIO_PF\[14\]~synth\"" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023885116 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620023885116 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620023885118 "|adjusted_filter|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620023885118 "|adjusted_filter|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620023885118 "|adjusted_filter|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620023885118 "|adjusted_filter|LED[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620023885118 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023887283 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 185 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 185 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1620023917881 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620023918803 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620023918803 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "pll_1:pll_1_inst\|altpll:altpll_component\|pll_1_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"pll_1:pll_1_inst\|altpll:altpll_component\|pll_1_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/pll_1_altpll.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/pll_1_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_1.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/pll_1.v" 107 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 34 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1620023921468 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll_1:pll_1_inst\|altpll:altpll_component\|pll_1_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"pll_1:pll_1_inst\|altpll:altpll_component\|pll_1_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/pll_1_altpll.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/db/pll_1_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "f:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_1.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/pll_1.v" 107 0 0 } } { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 34 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1620023921468 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_IN " "No output dependent on input pin \"CLK_IN\"" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023923884 "|adjusted_filter|CLK_IN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST_N " "No output dependent on input pin \"RST_N\"" {  } { { "adjusted_filter.v" "" { Text "F:/intelFPGA/17.0/project/Adjusted_filter/0501_adjfilter_modelsim/adjusted_filter.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620023923884 "|adjusted_filter|RST_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1620023923884 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18462 " "Implemented 18462 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620023923914 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620023923914 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "96 " "Implemented 96 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1620023923914 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18020 " "Implemented 18020 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620023923914 ""} { "Info" "ICUT_CUT_TM_RAMS" "100 " "Implemented 100 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1620023923914 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1620023923914 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "232 " "Implemented 232 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1620023923914 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620023923914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 129 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 129 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5033 " "Peak virtual memory: 5033 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620023924268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 03 14:38:44 2021 " "Processing ended: Mon May 03 14:38:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620023924268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:05 " "Elapsed time: 00:03:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620023924268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:43 " "Total CPU time (on all processors): 00:03:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620023924268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620023924268 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620023936398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620023936413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 03 14:38:56 2021 " "Processing started: Mon May 03 14:38:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620023936413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1620023936413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp adjusted_filter -c adjusted_filter --netlist_type=sgate " "Command: quartus_npp adjusted_filter -c adjusted_filter --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1620023936413 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "nios2/synthesis/nios2.qip " "Tcl Script File nios2/synthesis/nios2.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE nios2/synthesis/nios2.qip " "set_global_assignment -name QIP_FILE nios2/synthesis/nios2.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1620023936858 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Netlist Viewers Preprocess" 0 -1 1620023936858 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1620023937069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 2 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620023939427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 03 14:38:59 2021 " "Processing ended: Mon May 03 14:38:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620023939427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620023939427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620023939427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1620023939427 ""}
