
*** Running vivado
    with args -log design_1_CSI_RX_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_CSI_RX_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_CSI_RX_0_0.tcl -notrace
Command: synth_design -top design_1_CSI_RX_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26334 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1311.434 ; gain = 65.988 ; free physical = 138 ; free virtual = 1620
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_CSI_RX_0_0' [/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/bd/design_1/ip/design_1_CSI_RX_0_0/synth/design_1_CSI_RX_0_0.vhd:67]
INFO: [Synth 8-3491] module 'CSI_RX' declared at '/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/imports/src/csi_rx.vhd:34' bound to instance 'U0' of component 'CSI_RX' [/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/bd/design_1/ip/design_1_CSI_RX_0_0/synth/design_1_CSI_RX_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'CSI_RX' [/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/imports/src/csi_rx.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'CSI_RX' (1#1) [/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/imports/src/csi_rx.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'design_1_CSI_RX_0_0' (2#1) [/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.srcs/sources_1/bd/design_1/ip/design_1_CSI_RX_0_0/synth/design_1_CSI_RX_0_0.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1356.043 ; gain = 110.598 ; free physical = 224 ; free virtual = 1650
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1356.043 ; gain = 110.598 ; free physical = 225 ; free virtual = 1649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1356.043 ; gain = 110.598 ; free physical = 223 ; free virtual = 1647
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1656.035 ; gain = 0.000 ; free physical = 165 ; free virtual = 973
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:01:10 . Memory (MB): peak = 1656.035 ; gain = 410.590 ; free physical = 294 ; free virtual = 1107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:01:10 . Memory (MB): peak = 1656.035 ; gain = 410.590 ; free physical = 293 ; free virtual = 1106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:10 . Memory (MB): peak = 1656.035 ; gain = 410.590 ; free physical = 295 ; free virtual = 1108
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "data_out" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_clk" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_clk" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:01:11 . Memory (MB): peak = 1656.035 ; gain = 410.590 ; free physical = 274 ; free virtual = 1089
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CSI_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "U0/data_clk" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/data_clk" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/data_out" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[28]' (FDRE) to 'U0/pix_counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[30]' (FDRE) to 'U0/pix_counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[29]' (FDRE) to 'U0/pix_counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[24]' (FDRE) to 'U0/pix_counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[25]' (FDRE) to 'U0/pix_counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[26]' (FDRE) to 'U0/pix_counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[27]' (FDRE) to 'U0/pix_counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[18]' (FDRE) to 'U0/pix_counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[19]' (FDRE) to 'U0/pix_counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[16]' (FDRE) to 'U0/pix_counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[17]' (FDRE) to 'U0/pix_counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[22]' (FDRE) to 'U0/pix_counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[23]' (FDRE) to 'U0/pix_counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[20]' (FDRE) to 'U0/pix_counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[21]' (FDRE) to 'U0/pix_counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[6]' (FDRE) to 'U0/pix_counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[7]' (FDRE) to 'U0/pix_counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[4]' (FDRE) to 'U0/pix_counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[5]' (FDRE) to 'U0/pix_counter_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[1]' (FDRE) to 'U0/pix_counter_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[2]' (FDRE) to 'U0/pix_counter_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[3]' (FDRE) to 'U0/pix_counter_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[14]' (FDRE) to 'U0/pix_counter_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[15]' (FDRE) to 'U0/pix_counter_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[12]' (FDRE) to 'U0/pix_counter_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[13]' (FDRE) to 'U0/pix_counter_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[8]' (FDRE) to 'U0/pix_counter_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[9]' (FDRE) to 'U0/pix_counter_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/pix_counter_reg[10]' (FDRE) to 'U0/pix_counter_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/pix_counter_reg[11] )
INFO: [Synth 8-3332] Sequential element (U0/pix_counter_reg[11]) is unused and will be removed from module design_1_CSI_RX_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:11 . Memory (MB): peak = 1656.035 ; gain = 410.590 ; free physical = 246 ; free virtual = 1080
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:25 . Memory (MB): peak = 1656.035 ; gain = 410.590 ; free physical = 124 ; free virtual = 777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:25 . Memory (MB): peak = 1656.035 ; gain = 410.590 ; free physical = 124 ; free virtual = 777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:25 . Memory (MB): peak = 1657.043 ; gain = 411.598 ; free physical = 123 ; free virtual = 766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:26 . Memory (MB): peak = 1657.043 ; gain = 411.598 ; free physical = 116 ; free virtual = 713
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:26 . Memory (MB): peak = 1657.043 ; gain = 411.598 ; free physical = 116 ; free virtual = 713
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:26 . Memory (MB): peak = 1657.043 ; gain = 411.598 ; free physical = 116 ; free virtual = 713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:26 . Memory (MB): peak = 1657.043 ; gain = 411.598 ; free physical = 116 ; free virtual = 713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:26 . Memory (MB): peak = 1657.043 ; gain = 411.598 ; free physical = 116 ; free virtual = 713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:26 . Memory (MB): peak = 1657.043 ; gain = 411.598 ; free physical = 116 ; free virtual = 713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |FDRE |     2|
|5     |FDSE |    12|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    18|
|2     |  U0     |CSI_RX |    18|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:26 . Memory (MB): peak = 1657.043 ; gain = 411.598 ; free physical = 116 ; free virtual = 714
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 1657.043 ; gain = 111.605 ; free physical = 229 ; free virtual = 827
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:26 . Memory (MB): peak = 1657.051 ; gain = 411.598 ; free physical = 246 ; free virtual = 846
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:30 . Memory (MB): peak = 1657.051 ; gain = 471.082 ; free physical = 275 ; free virtual = 851
INFO: [Common 17-1381] The checkpoint '/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.runs/design_1_CSI_RX_0_0_synth_1/design_1_CSI_RX_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint '/home/gabriel/xilinx_projects/csi_bram_axi/csi_bram_axi.runs/design_1_CSI_RX_0_0_synth_1/design_1_CSI_RX_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_CSI_RX_0_0_utilization_synth.rpt -pb design_1_CSI_RX_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1681.055 ; gain = 0.000 ; free physical = 216 ; free virtual = 846
INFO: [Common 17-206] Exiting Vivado at Thu Sep 13 13:03:18 2018...
