Info: Generated by version: 21.1 build 169
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/common/emif_interface/emif_avmm_interface.qsys --block-symbol-file --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/common/emif_interface/emif_avmm_interface --family="Arria 10" --part=10AX115S2F45I1SG
Progress: Loading emif_interface/emif_avmm_interface.qsys
Progress: Reading input file
Progress: Adding emif_clk [altera_generic_component 1.0]
Progress: Parameterizing module emif_clk
Progress: Adding emif_usr_rst [altera_generic_component 1.0]
Progress: Parameterizing module emif_usr_rst
Progress: Adding global_reset [altera_generic_component 1.0]
Progress: Parameterizing module global_reset
Progress: Adding pr_region_clock [altera_generic_component 1.0]
Progress: Parameterizing module pr_region_clock
Progress: Adding pr_to_emif_avmm_cc_bridge [altera_generic_component 1.0]
Progress: Parameterizing module pr_to_emif_avmm_cc_bridge
Progress: Adding pr_to_emif_pipeline_bridge [altera_generic_component 1.0]
Progress: Parameterizing module pr_to_emif_pipeline_bridge
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/common/emif_interface/emif_avmm_interface.qsys --synthesis=VERILOG --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/common/emif_interface/emif_avmm_interface --family="Arria 10" --part=10AX115S2F45I1SG
Progress: Loading emif_interface/emif_avmm_interface.qsys
Progress: Reading input file
Progress: Adding emif_clk [altera_generic_component 1.0]
Progress: Parameterizing module emif_clk
Progress: Adding emif_usr_rst [altera_generic_component 1.0]
Progress: Parameterizing module emif_usr_rst
Progress: Adding global_reset [altera_generic_component 1.0]
Progress: Parameterizing module global_reset
Progress: Adding pr_region_clock [altera_generic_component 1.0]
Progress: Parameterizing module pr_region_clock
Progress: Adding pr_to_emif_avmm_cc_bridge [altera_generic_component 1.0]
Progress: Parameterizing module pr_to_emif_avmm_cc_bridge
Progress: Adding pr_to_emif_pipeline_bridge [altera_generic_component 1.0]
Progress: Parameterizing module pr_to_emif_pipeline_bridge
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: emif_avmm_interface: "Transforming system: emif_avmm_interface"
Info: emif_avmm_interface: "Naming system components in system: emif_avmm_interface"
Info: emif_avmm_interface: "Processing generation queue"
Info: emif_avmm_interface: "Generating: emif_avmm_interface"
Info: emif_avmm_interface: "Generating: emif_avmm_interface_clock_in"
Info: emif_avmm_interface: "Generating: emif_avmm_interface_reset_in"
Info: emif_avmm_interface: "Generating: emif_global_reset"
Info: emif_avmm_interface: "Generating: pr_region_clock"
Info: emif_avmm_interface: "Generating: emif_avmm_interface_mm_clock_crossing_bridge"
Info: emif_avmm_interface: "Generating: emif_avmm_interface_mm_bridge_0"
Info: emif_avmm_interface: "Generating: altera_reset_controller"
Info: emif_avmm_interface: Done "emif_avmm_interface" with 8 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
