
UART_test.elf:     file format elf32-littlenios2
UART_test.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x000081bc

Program Header:
    LOAD off    0x00001000 vaddr 0x00008000 paddr 0x00008000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00008020 paddr 0x00008020 align 2**12
         filesz 0x00002e98 memsz 0x00002e98 flags r-x
    LOAD off    0x00003eb8 vaddr 0x0000aeb8 paddr 0x0000b1c4 align 2**12
         filesz 0x0000030c memsz 0x0000030c flags rw-
    LOAD off    0x000044d0 vaddr 0x0000b4d0 paddr 0x0000b4d0 align 2**12
         filesz 0x00000000 memsz 0x0000112c flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00008000  00008000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   0000019c  00008020  00008020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00002c94  000081bc  000081bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000068  0000ae50  0000ae50  00003e50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       0000030c  0000aeb8  0000b1c4  00003eb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0000112c  0000b4d0  0000b4d0  000044d0  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000023  00000000  00000000  000041c4  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000610  00000000  00000000  000041e8  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00008c97  00000000  00000000  000047f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002d9d  00000000  00000000  0000d48f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000035a4  00000000  00000000  0001022c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00000a48  00000000  00000000  000137d0  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0000193f  00000000  00000000  00014218  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000020a3  00000000  00000000  00015b57  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_alt_sim_info 00000020  00000000  00000000  00017bfc  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000002a0  00000000  00000000  00017c20  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .thread_model 00000003  00000000  00000000  00019bc3  2**0
                  CONTENTS, READONLY
 17 .cpu          00000003  00000000  00000000  00019bc6  2**0
                  CONTENTS, READONLY
 18 .qsys         00000001  00000000  00000000  00019bc9  2**0
                  CONTENTS, READONLY
 19 .simulation_enabled 00000001  00000000  00000000  00019bca  2**0
                  CONTENTS, READONLY
 20 .sysid_hash   00000004  00000000  00000000  00019bcb  2**0
                  CONTENTS, READONLY
 21 .sysid_base   00000004  00000000  00000000  00019bcf  2**0
                  CONTENTS, READONLY
 22 .sysid_time   00000004  00000000  00000000  00019bd3  2**0
                  CONTENTS, READONLY
 23 .stderr_dev   00000009  00000000  00000000  00019bd7  2**0
                  CONTENTS, READONLY
 24 .stdin_dev    00000009  00000000  00000000  00019be0  2**0
                  CONTENTS, READONLY
 25 .stdout_dev   00000009  00000000  00000000  00019be9  2**0
                  CONTENTS, READONLY
 26 .sopc_system_name 00000012  00000000  00000000  00019bf2  2**0
                  CONTENTS, READONLY
 27 .quartus_project_dir 00000050  00000000  00000000  00019c04  2**0
                  CONTENTS, READONLY
 28 .jdi          00005585  00000000  00000000  00019c54  2**0
                  CONTENTS, READONLY
 29 .sopcinfo     0003c049  00000000  00000000  0001f1d9  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00008000 l    d  .entry	00000000 .entry
00008020 l    d  .exceptions	00000000 .exceptions
000081bc l    d  .text	00000000 .text
0000ae50 l    d  .rodata	00000000 .rodata
0000aeb8 l    d  .rwdata	00000000 .rwdata
0000b4d0 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../UART_test_bsp//obj/HAL/src/crt0.o
000081f4 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_exception_entry.o
00008094 l       .exceptions	00000000 alt_exception_unknown
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 InterruptHandlerForUart.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00008998 l     F .text	00000074 udivmodsi4
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
00000000 l    df *ABS*	00000000 fvwrite_small_dev.c
00000000 l    df *ABS*	00000000 impure.c
0000aeb8 l     O .rwdata	000000e0 impure_data
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_load.c
00009688 l     F .text	0000006c alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_write.c
000097dc l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
0000991c l     F .text	00000038 alt_dev_reg
0000af98 l     O .rwdata	0000002c jtag_uart
0000afc4 l     O .rwdata	0000002c uart_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00009c2c l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00009de4 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00009ef4 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_close.c
0000a020 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
0000a158 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
0000a184 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
0000a2a4 l     F .text	000000e0 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
0000a3fc l     F .text	00000050 alt_get_errno
0000a44c l     F .text	000000f0 alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00000000 l    df *ABS*	00000000 
00009774 g     F .text	00000068 alt_main
00008b50 g     F .text	00000080 _puts_r
0000c4fc g     O .bss	00000100 alt_irq
0000b4d8 g     O .bss	00000002 TxHead_2
0000b1c4 g       *ABS*	00000000 __flash_rwdata_start
00008b04 g     F .text	0000004c printf
0000b4d6 g     O .bss	00000002 RxTail_1
00000000  w      *UND*	00000000 __errno
00008000 g     F .entry	0000001c __reset
00008020 g       *ABS*	00000000 __flash_exceptions_start
0000b4e0 g     O .bss	00000004 errno
0000b4ec g     O .bss	00000004 alt_argv
00013198 g       *ABS*	00000000 _gp
0000b018 g     O .rwdata	00000180 alt_fd_list
0000a8d0 g     F .text	00000090 alt_find_dev
0000a384 g     F .text	00000078 alt_io_redirect
00008bd0 g     F .text	00000014 puts
00009aa0 g     F .text	000000f4 altera_avalon_jtag_uart_read
00008ac8 g     F .text	0000003c _printf_r
00008ab8 g     F .text	00000008 __udivsi3
0000ab48 g     F .text	0000008c alt_icache_flush
0000b1b4 g     O .rwdata	00000004 alt_max_fd
000094d8 g     F .text	000001b0 alt_irq_register
0000b4fc g     O .bss	00000400 rx_buffer_2
000082b8 g     F .text	00000124 IsrUart1
0000874c g     F .text	0000011c PutUart2
0000b198 g     O .rwdata	00000004 _global_impure_ptr
0000c5fc g       *ABS*	00000000 __bss_end
0000a7ac g     F .text	00000104 alt_tick
0000a714 g     F .text	00000098 alt_alarm_stop
0000b4e4 g     O .bss	00000004 alt_irq_active
00008000 g       *ABS*	00000000 __alt_mem_onchip_mem
000080ec g     F .exceptions	000000d0 alt_irq_handler
0000aff0 g     O .rwdata	00000028 alt_dev_null
0000a13c g     F .text	0000001c alt_dcache_flush_all
00008578 g     F .text	0000005c GetUart1
0000b1c4 g       *ABS*	00000000 __ram_rwdata_end
0000b1ac g     O .rwdata	00000008 alt_dev_list
0000982c g     F .text	000000f0 write
0000aeb8 g       *ABS*	00000000 __ram_rodata_end
00008ac0 g     F .text	00000008 __umodsi3
0000c5fc g       *ABS*	00000000 end
00009f44 g     F .text	000000dc altera_avalon_uart_write
0000b4da g     O .bss	00000002 TxTail_2
0000d000 g       *ABS*	00000000 __alt_stack_pointer
00009ca4 g     F .text	00000080 alt_avalon_timer_sc_init
00009d84 g     F .text	00000060 altera_avalon_uart_write_fd
00009b94 g     F .text	00000098 altera_avalon_jtag_uart_write
00008c0c g     F .text	00000734 ___vfprintf_internal_r
0000ac3c g     F .text	000001d8 __call_exitprocs
000081bc g     F .text	0000003c _start
0000b4f4 g     O .bss	00000004 _alt_tick_rate
0000b4f8 g     O .bss	00000004 _alt_nticks
00009988 g     F .text	00000058 alt_sys_init
0000b4d2 g     O .bss	00000002 TxTail_1
000094b0 g     F .text	00000028 __mulsi3
0000aeb8 g       *ABS*	00000000 __ram_rwdata_start
0000ae50 g       *ABS*	00000000 __ram_rodata_start
000099e0 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
0000aa74 g     F .text	000000d4 alt_get_fd
0000abf4 g     F .text	00000048 memcmp
0000c5fc g       *ABS*	00000000 __alt_stack_base
0000a960 g     F .text	00000114 alt_find_file
0000a1d4 g     F .text	000000a0 alt_dev_llist_insert
00009364 g     F .text	000000e0 __sfvwrite_small_dev
0000b4d0 g       *ABS*	00000000 __bss_start
0000b8fc g     O .bss	00000400 tx_buffer_2
00008920 g     F .text	00000078 main
0000b4f0 g     O .bss	00000004 alt_envp
00009a40 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
0000bcfc g     O .bss	00000400 rx_buffer_1
0000b4d0 g     O .bss	00000002 TxHead_1
0000b4dc g     O .bss	00000002 RxHead_2
0000b1b8 g     O .rwdata	00000004 alt_errno
00008a0c g     F .text	00000050 __divsi3
0000b4d4 g     O .bss	00000002 RxHead_1
0000ae50 g       *ABS*	00000000 __flash_rodata_start
00008258 g     F .text	00000060 InitUart2
00009954 g     F .text	00000034 alt_irq_init
0000a694 g     F .text	00000080 alt_release_fd
0000c0fc g     O .bss	00000400 tx_buffer_1
00009444 g     F .text	0000006c _write_r
0000b4de g     O .bss	00000002 RxTail_2
0000b19c g     O .rwdata	00000004 _impure_ptr
0000b4e8 g     O .bss	00000004 alt_argc
00008868 g     F .text	000000b8 InitUart
00008020 g       .exceptions	00000000 alt_irq_entry
000085d4 g     F .text	0000005c GetUart2
0000b1a4 g     O .rwdata	00000008 alt_fs_list
00008020 g       *ABS*	00000000 __ram_exceptions_start
0000b1c4 g       *ABS*	00000000 _edata
00009d24 g     F .text	00000060 altera_avalon_uart_read_fd
0000c5fc g       *ABS*	00000000 _end
000081bc g       *ABS*	00000000 __ram_exceptions_end
000081f8 g     F .text	00000060 InitUart1
0000a8b0 g     F .text	00000020 altera_nios2_qsys_irq_init
0000abd4 g     F .text	00000020 exit
00008a5c g     F .text	0000005c __modsi3
0000d000 g       *ABS*	00000000 __alt_data_end
00008020 g     F .exceptions	00000000 alt_exception
00008630 g     F .text	0000011c PutUart1
0000ae14 g     F .text	0000003c _exit
00008be4 g     F .text	00000028 strlen
00008500 g     F .text	0000003c EmptyUart1
0000a53c g     F .text	00000158 open
0000a274 g     F .text	00000030 alt_icache_flush_all
0000b1a0 g     O .rwdata	00000004 alt_priority_mask
00009340 g     F .text	00000024 __vfprintf_internal
00009e34 g     F .text	000000c0 altera_avalon_uart_read
0000b1bc g     O .rwdata	00000008 alt_alarm_list
0000a070 g     F .text	000000cc close
0000853c g     F .text	0000003c EmptyUart2
000083dc g     F .text	00000124 IsrUart2
000096f4 g     F .text	00000080 alt_load
00000000  w      *UND*	00000000 free



Disassembly of section .entry:

00008000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && !defined(ALT_SIM_OPTIMIZE)
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
    8000:	00820014 	movui	r2,2048
#endif

0:
    initi r2
    8004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
    8008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
    800c:	00bffd16 	blt	zero,r2,8004 <__reset+0x4>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
    8010:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
    8014:	08606f14 	ori	at,at,33212
    jmp r1
    8018:	0800683a 	jmp	at
    801c:	00000000 	call	0 <__alt_mem_onchip_mem-0x8000>

Disassembly of section .exceptions:

00008020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
    8020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
    8024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
    8028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
    802c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
    8030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
    8034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
    8038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
    803c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
    8040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
    8044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
    8048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
    804c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
    8050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
    8054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
    8058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
    805c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
    8060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
    8064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
    8068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
    806c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
    8070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
    8074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
    8078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
    807c:	10000326 	beq	r2,zero,808c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
    8080:	20000226 	beq	r4,zero,808c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
    8084:	00080ec0 	call	80ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
    8088:	00000306 	br	8098 <alt_exception_unknown+0x4>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
    808c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
    8090:	e8bfff17 	ldw	r2,-4(ea)

00008094 <alt_exception_unknown>:
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
    8094:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
    8098:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
    809c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
    80a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
    80a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
    80a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
    80ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
    80b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
    80b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
    80b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
    80bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
    80c0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
    80c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
    80c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
    80cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
    80d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
    80d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
    80d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
    80dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
    80e0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
    80e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
    80e8:	ef80083a 	eret

000080ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
    80ec:	defff904 	addi	sp,sp,-28
    80f0:	dfc00615 	stw	ra,24(sp)
    80f4:	df000515 	stw	fp,20(sp)
    80f8:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
    80fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
    8100:	0005313a 	rdctl	r2,ipending
    8104:	e0bffe15 	stw	r2,-8(fp)

  return active;
    8108:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
    810c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
    8110:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
    8114:	00800044 	movi	r2,1
    8118:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
    811c:	e0fffb17 	ldw	r3,-20(fp)
    8120:	e0bffc17 	ldw	r2,-16(fp)
    8124:	1884703a 	and	r2,r3,r2
    8128:	10001826 	beq	r2,zero,818c <alt_irq_handler+0xa0>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
    812c:	00c00074 	movhi	r3,1
    8130:	18f13f04 	addi	r3,r3,-15108
    8134:	e0bffd17 	ldw	r2,-12(fp)
    8138:	100490fa 	slli	r2,r2,3
    813c:	1885883a 	add	r2,r3,r2
    8140:	10c00017 	ldw	r3,0(r2)
    8144:	01000074 	movhi	r4,1
    8148:	21313f04 	addi	r4,r4,-15108
    814c:	e0bffd17 	ldw	r2,-12(fp)
    8150:	100490fa 	slli	r2,r2,3
    8154:	2085883a 	add	r2,r4,r2
    8158:	10800104 	addi	r2,r2,4
    815c:	10800017 	ldw	r2,0(r2)
    8160:	1009883a 	mov	r4,r2
    8164:	e17ffd17 	ldw	r5,-12(fp)
    8168:	183ee83a 	callr	r3
#endif
        break;
    816c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
    8170:	0005313a 	rdctl	r2,ipending
    8174:	e0bfff15 	stw	r2,-4(fp)

  return active;
    8178:	e0bfff17 	ldw	r2,-4(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
    817c:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
    8180:	e0bffb17 	ldw	r2,-20(fp)
    8184:	103fe21e 	bne	r2,zero,8110 <alt_irq_handler+0x24>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
    8188:	00000706 	br	81a8 <alt_irq_handler+0xbc>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
    818c:	e0bffc17 	ldw	r2,-16(fp)
    8190:	1085883a 	add	r2,r2,r2
    8194:	e0bffc15 	stw	r2,-16(fp)
      i++;
    8198:	e0bffd17 	ldw	r2,-12(fp)
    819c:	10800044 	addi	r2,r2,1
    81a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
    81a4:	003fdd06 	br	811c <alt_irq_handler+0x30>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
    81a8:	e037883a 	mov	sp,fp
    81ac:	dfc00117 	ldw	ra,4(sp)
    81b0:	df000017 	ldw	fp,0(sp)
    81b4:	dec00204 	addi	sp,sp,8
    81b8:	f800283a 	ret

Disassembly of section .text:

000081bc <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
    81bc:	06c00034 	movhi	sp,0
    ori sp, sp, %lo(__alt_stack_pointer)
    81c0:	def40014 	ori	sp,sp,53248
    movhi gp, %hi(_gp)
    81c4:	06800074 	movhi	gp,1
    ori gp, gp, %lo(_gp)
    81c8:	d68c6614 	ori	gp,gp,12696
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
    81cc:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
    81d0:	10ad3414 	ori	r2,r2,46288

    movhi r3, %hi(__bss_end)
    81d4:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
    81d8:	18f17f14 	ori	r3,r3,50684

    beq r2, r3, 1f
    81dc:	10c00326 	beq	r2,r3,81ec <_start+0x30>

0:
    stw zero, (r2)
    81e0:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
    81e4:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
    81e8:	10fffd36 	bltu	r2,r3,81e0 <_start+0x24>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
    81ec:	00096f40 	call	96f4 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
    81f0:	00097740 	call	9774 <alt_main>

000081f4 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
    81f4:	003fff06 	br	81f4 <alt_after_alt_main>

000081f8 <InitUart1>:
unsigned short RxHead_2=0;
unsigned short RxTail_2=0;
unsigned char rx_buffer_2[RX_BUFFER_SIZE_2];
 
void InitUart1(unsigned int BaudRate)
{
    81f8:	defffc04 	addi	sp,sp,-16
    81fc:	dfc00315 	stw	ra,12(sp)
    8200:	df000215 	stw	fp,8(sp)
    8204:	df000204 	addi	fp,sp,8
    8208:	e13fff15 	stw	r4,-4(fp)
unsigned int divisor;
 
divisor = (ALT_CPU_FREQ/BaudRate) +1;
    820c:	0100bef4 	movhi	r4,763
    8210:	213c2004 	addi	r4,r4,-3968
    8214:	e17fff17 	ldw	r5,-4(fp)
    8218:	0008ab80 	call	8ab8 <__udivsi3>
    821c:	10800044 	addi	r2,r2,1
    8220:	e0bffe15 	stw	r2,-8(fp)
IOWR_ALTERA_AVALON_UART_DIVISOR(UART_0_BASE, divisor);
    8224:	e0fffe17 	ldw	r3,-8(fp)
    8228:	00800074 	movhi	r2,1
    822c:	10850404 	addi	r2,r2,5136
    8230:	10c00035 	stwio	r3,0(r2)
IOWR_ALTERA_AVALON_UART_CONTROL(UART_0_BASE, ALTERA_AVALON_UART_CONTROL_RRDY_MSK);
    8234:	00c02004 	movi	r3,128
    8238:	00800074 	movhi	r2,1
    823c:	10850304 	addi	r2,r2,5132
    8240:	10c00035 	stwio	r3,0(r2)
}
    8244:	e037883a 	mov	sp,fp
    8248:	dfc00117 	ldw	ra,4(sp)
    824c:	df000017 	ldw	fp,0(sp)
    8250:	dec00204 	addi	sp,sp,8
    8254:	f800283a 	ret

00008258 <InitUart2>:
 
void InitUart2(unsigned int BaudRate)
{
    8258:	defffc04 	addi	sp,sp,-16
    825c:	dfc00315 	stw	ra,12(sp)
    8260:	df000215 	stw	fp,8(sp)
    8264:	df000204 	addi	fp,sp,8
    8268:	e13fff15 	stw	r4,-4(fp)
unsigned int divisor;
 
divisor = (ALT_CPU_FREQ/BaudRate) +1;
    826c:	0100bef4 	movhi	r4,763
    8270:	213c2004 	addi	r4,r4,-3968
    8274:	e17fff17 	ldw	r5,-4(fp)
    8278:	0008ab80 	call	8ab8 <__udivsi3>
    827c:	10800044 	addi	r2,r2,1
    8280:	e0bffe15 	stw	r2,-8(fp)
IOWR_ALTERA_AVALON_UART_DIVISOR(UART_0_BASE, divisor);
    8284:	e0fffe17 	ldw	r3,-8(fp)
    8288:	00800074 	movhi	r2,1
    828c:	10850404 	addi	r2,r2,5136
    8290:	10c00035 	stwio	r3,0(r2)
IOWR_ALTERA_AVALON_UART_CONTROL(UART_0_BASE, ALTERA_AVALON_UART_CONTROL_RRDY_MSK);
    8294:	00c02004 	movi	r3,128
    8298:	00800074 	movhi	r2,1
    829c:	10850304 	addi	r2,r2,5132
    82a0:	10c00035 	stwio	r3,0(r2)
}
    82a4:	e037883a 	mov	sp,fp
    82a8:	dfc00117 	ldw	ra,4(sp)
    82ac:	df000017 	ldw	fp,0(sp)
    82b0:	dec00204 	addi	sp,sp,8
    82b4:	f800283a 	ret

000082b8 <IsrUart1>:
 
void IsrUart1(void* context, unsigned int id)
{
    82b8:	defffc04 	addi	sp,sp,-16
    82bc:	df000315 	stw	fp,12(sp)
    82c0:	df000304 	addi	fp,sp,12
    82c4:	e13ffe15 	stw	r4,-8(fp)
    82c8:	e17fff15 	stw	r5,-4(fp)
int sr;
 
sr = IORD_ALTERA_AVALON_UART_STATUS(UART_0_BASE);
    82cc:	00800074 	movhi	r2,1
    82d0:	10850204 	addi	r2,r2,5128
    82d4:	10800037 	ldwio	r2,0(r2)
    82d8:	e0bffd15 	stw	r2,-12(fp)
if(sr & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
    82dc:	e0bffd17 	ldw	r2,-12(fp)
    82e0:	1080200c 	andi	r2,r2,128
    82e4:	10001526 	beq	r2,zero,833c <IsrUart1+0x84>
{
rx_buffer_1[RxHead_1] = IORD_ALTERA_AVALON_UART_RXDATA(UART_0_BASE);
    82e8:	d0a0cf0b 	ldhu	r2,-31940(gp)
    82ec:	10bfffcc 	andi	r2,r2,65535
    82f0:	00c00074 	movhi	r3,1
    82f4:	18c50004 	addi	r3,r3,5120
    82f8:	18c00037 	ldwio	r3,0(r3)
    82fc:	01000074 	movhi	r4,1
    8300:	212f3f04 	addi	r4,r4,-17156
    8304:	2085883a 	add	r2,r4,r2
    8308:	10c00005 	stb	r3,0(r2)
IOWR_ALTERA_AVALON_UART_STATUS(UART_0_BASE, 0);
    830c:	0007883a 	mov	r3,zero
    8310:	00800074 	movhi	r2,1
    8314:	10850204 	addi	r2,r2,5128
    8318:	10c00035 	stwio	r3,0(r2)
if (++RxHead_1 > (RX_BUFFER_SIZE_1-1)) RxHead_1 = 0;
    831c:	d0a0cf0b 	ldhu	r2,-31940(gp)
    8320:	10800044 	addi	r2,r2,1
    8324:	d0a0cf0d 	sth	r2,-31940(gp)
    8328:	d0a0cf0b 	ldhu	r2,-31940(gp)
    832c:	10bfffcc 	andi	r2,r2,65535
    8330:	10810030 	cmpltui	r2,r2,1024
    8334:	1000011e 	bne	r2,zero,833c <IsrUart1+0x84>
    8338:	d020cf0d 	sth	zero,-31940(gp)
}
if(sr & ALTERA_AVALON_UART_STATUS_TRDY_MSK)
    833c:	e0bffd17 	ldw	r2,-12(fp)
    8340:	1080100c 	andi	r2,r2,64
    8344:	10002126 	beq	r2,zero,83cc <IsrUart1+0x114>
{
if(IORD_ALTERA_AVALON_UART_CONTROL(UART_0_BASE) & ALTERA_AVALON_UART_CONTROL_TRDY_MSK)
    8348:	00800074 	movhi	r2,1
    834c:	10850304 	addi	r2,r2,5132
    8350:	10800037 	ldwio	r2,0(r2)
    8354:	1080100c 	andi	r2,r2,64
    8358:	10001c26 	beq	r2,zero,83cc <IsrUart1+0x114>
{
if (TxTail_1 != TxHead_1)
    835c:	d0e0ce8b 	ldhu	r3,-31942(gp)
    8360:	d0a0ce0b 	ldhu	r2,-31944(gp)
    8364:	18ffffcc 	andi	r3,r3,65535
    8368:	10bfffcc 	andi	r2,r2,65535
    836c:	18801326 	beq	r3,r2,83bc <IsrUart1+0x104>
{
IOWR_ALTERA_AVALON_UART_TXDATA(UART_0_BASE, tx_buffer_1[TxTail_1]);
    8370:	d0a0ce8b 	ldhu	r2,-31942(gp)
    8374:	10bfffcc 	andi	r2,r2,65535
    8378:	00c00074 	movhi	r3,1
    837c:	18f03f04 	addi	r3,r3,-16132
    8380:	1885883a 	add	r2,r3,r2
    8384:	10800003 	ldbu	r2,0(r2)
    8388:	10c03fcc 	andi	r3,r2,255
    838c:	00800074 	movhi	r2,1
    8390:	10850104 	addi	r2,r2,5124
    8394:	10c00035 	stwio	r3,0(r2)
if (++TxTail_1 > (TX_BUFFER_SIZE_1 -1)) TxTail_1 = 0;
    8398:	d0a0ce8b 	ldhu	r2,-31942(gp)
    839c:	10800044 	addi	r2,r2,1
    83a0:	d0a0ce8d 	sth	r2,-31942(gp)
    83a4:	d0a0ce8b 	ldhu	r2,-31942(gp)
    83a8:	10bfffcc 	andi	r2,r2,65535
    83ac:	10810030 	cmpltui	r2,r2,1024
    83b0:	1000061e 	bne	r2,zero,83cc <IsrUart1+0x114>
    83b4:	d020ce8d 	sth	zero,-31942(gp)
    83b8:	00000406 	br	83cc <IsrUart1+0x114>
}
else IOWR_ALTERA_AVALON_UART_CONTROL(UART_0_BASE, ALTERA_AVALON_UART_CONTROL_RRDY_MSK);
    83bc:	00c02004 	movi	r3,128
    83c0:	00800074 	movhi	r2,1
    83c4:	10850304 	addi	r2,r2,5132
    83c8:	10c00035 	stwio	r3,0(r2)
}
}
}
    83cc:	e037883a 	mov	sp,fp
    83d0:	df000017 	ldw	fp,0(sp)
    83d4:	dec00104 	addi	sp,sp,4
    83d8:	f800283a 	ret

000083dc <IsrUart2>:
 
void IsrUart2(void* context, unsigned int id)
{
    83dc:	defffc04 	addi	sp,sp,-16
    83e0:	df000315 	stw	fp,12(sp)
    83e4:	df000304 	addi	fp,sp,12
    83e8:	e13ffe15 	stw	r4,-8(fp)
    83ec:	e17fff15 	stw	r5,-4(fp)
int sr;
 
sr = IORD_ALTERA_AVALON_UART_STATUS(UART_0_BASE);
    83f0:	00800074 	movhi	r2,1
    83f4:	10850204 	addi	r2,r2,5128
    83f8:	10800037 	ldwio	r2,0(r2)
    83fc:	e0bffd15 	stw	r2,-12(fp)
if(sr & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
    8400:	e0bffd17 	ldw	r2,-12(fp)
    8404:	1080200c 	andi	r2,r2,128
    8408:	10001526 	beq	r2,zero,8460 <IsrUart2+0x84>
{
rx_buffer_2[RxHead_2] = IORD_ALTERA_AVALON_UART_RXDATA(UART_0_BASE);
    840c:	d0a0d10b 	ldhu	r2,-31932(gp)
    8410:	10bfffcc 	andi	r2,r2,65535
    8414:	00c00074 	movhi	r3,1
    8418:	18c50004 	addi	r3,r3,5120
    841c:	18c00037 	ldwio	r3,0(r3)
    8420:	01000074 	movhi	r4,1
    8424:	212d3f04 	addi	r4,r4,-19204
    8428:	2085883a 	add	r2,r4,r2
    842c:	10c00005 	stb	r3,0(r2)
IOWR_ALTERA_AVALON_UART_STATUS(UART_0_BASE, 0);
    8430:	0007883a 	mov	r3,zero
    8434:	00800074 	movhi	r2,1
    8438:	10850204 	addi	r2,r2,5128
    843c:	10c00035 	stwio	r3,0(r2)
if (++RxHead_2 > (RX_BUFFER_SIZE_2-1)) RxHead_2 = 0;
    8440:	d0a0d10b 	ldhu	r2,-31932(gp)
    8444:	10800044 	addi	r2,r2,1
    8448:	d0a0d10d 	sth	r2,-31932(gp)
    844c:	d0a0d10b 	ldhu	r2,-31932(gp)
    8450:	10bfffcc 	andi	r2,r2,65535
    8454:	10810030 	cmpltui	r2,r2,1024
    8458:	1000011e 	bne	r2,zero,8460 <IsrUart2+0x84>
    845c:	d020d10d 	sth	zero,-31932(gp)
}
if(sr & ALTERA_AVALON_UART_STATUS_TRDY_MSK)
    8460:	e0bffd17 	ldw	r2,-12(fp)
    8464:	1080100c 	andi	r2,r2,64
    8468:	10002126 	beq	r2,zero,84f0 <IsrUart2+0x114>
{
if(IORD_ALTERA_AVALON_UART_CONTROL(UART_0_BASE) & ALTERA_AVALON_UART_CONTROL_TRDY_MSK)
    846c:	00800074 	movhi	r2,1
    8470:	10850304 	addi	r2,r2,5132
    8474:	10800037 	ldwio	r2,0(r2)
    8478:	1080100c 	andi	r2,r2,64
    847c:	10001c26 	beq	r2,zero,84f0 <IsrUart2+0x114>
{
if (TxTail_2 != TxHead_2)
    8480:	d0e0d08b 	ldhu	r3,-31934(gp)
    8484:	d0a0d00b 	ldhu	r2,-31936(gp)
    8488:	18ffffcc 	andi	r3,r3,65535
    848c:	10bfffcc 	andi	r2,r2,65535
    8490:	18801326 	beq	r3,r2,84e0 <IsrUart2+0x104>
{
IOWR_ALTERA_AVALON_UART_TXDATA(UART_0_BASE, tx_buffer_2[TxTail_2]);
    8494:	d0a0d08b 	ldhu	r2,-31934(gp)
    8498:	10bfffcc 	andi	r2,r2,65535
    849c:	00c00074 	movhi	r3,1
    84a0:	18ee3f04 	addi	r3,r3,-18180
    84a4:	1885883a 	add	r2,r3,r2
    84a8:	10800003 	ldbu	r2,0(r2)
    84ac:	10c03fcc 	andi	r3,r2,255
    84b0:	00800074 	movhi	r2,1
    84b4:	10850104 	addi	r2,r2,5124
    84b8:	10c00035 	stwio	r3,0(r2)
if (++TxTail_2 > (TX_BUFFER_SIZE_2 -1)) TxTail_2 = 0;
    84bc:	d0a0d08b 	ldhu	r2,-31934(gp)
    84c0:	10800044 	addi	r2,r2,1
    84c4:	d0a0d08d 	sth	r2,-31934(gp)
    84c8:	d0a0d08b 	ldhu	r2,-31934(gp)
    84cc:	10bfffcc 	andi	r2,r2,65535
    84d0:	10810030 	cmpltui	r2,r2,1024
    84d4:	1000061e 	bne	r2,zero,84f0 <IsrUart2+0x114>
    84d8:	d020d08d 	sth	zero,-31934(gp)
    84dc:	00000406 	br	84f0 <IsrUart2+0x114>
}
else IOWR_ALTERA_AVALON_UART_CONTROL(UART_0_BASE, ALTERA_AVALON_UART_CONTROL_RRDY_MSK);
    84e0:	00c02004 	movi	r3,128
    84e4:	00800074 	movhi	r2,1
    84e8:	10850304 	addi	r2,r2,5132
    84ec:	10c00035 	stwio	r3,0(r2)
}
}
}
    84f0:	e037883a 	mov	sp,fp
    84f4:	df000017 	ldw	fp,0(sp)
    84f8:	dec00104 	addi	sp,sp,4
    84fc:	f800283a 	ret

00008500 <EmptyUart1>:
 
unsigned char EmptyUart1()
{
    8500:	deffff04 	addi	sp,sp,-4
    8504:	df000015 	stw	fp,0(sp)
    8508:	d839883a 	mov	fp,sp
if(RxHead_1 == RxTail_1) return 1;
    850c:	d0e0cf0b 	ldhu	r3,-31940(gp)
    8510:	d0a0cf8b 	ldhu	r2,-31938(gp)
    8514:	18ffffcc 	andi	r3,r3,65535
    8518:	10bfffcc 	andi	r2,r2,65535
    851c:	1880021e 	bne	r3,r2,8528 <EmptyUart1+0x28>
    8520:	00800044 	movi	r2,1
    8524:	00000106 	br	852c <EmptyUart1+0x2c>
return 0;
    8528:	0005883a 	mov	r2,zero
} 
    852c:	e037883a 	mov	sp,fp
    8530:	df000017 	ldw	fp,0(sp)
    8534:	dec00104 	addi	sp,sp,4
    8538:	f800283a 	ret

0000853c <EmptyUart2>:
 
unsigned char EmptyUart2()
{
    853c:	deffff04 	addi	sp,sp,-4
    8540:	df000015 	stw	fp,0(sp)
    8544:	d839883a 	mov	fp,sp
    if(RxHead_2 == RxTail_2) 
    8548:	d0e0d10b 	ldhu	r3,-31932(gp)
    854c:	d0a0d18b 	ldhu	r2,-31930(gp)
    8550:	18ffffcc 	andi	r3,r3,65535
    8554:	10bfffcc 	andi	r2,r2,65535
    8558:	1880021e 	bne	r3,r2,8564 <EmptyUart2+0x28>
        return 1;
    855c:	00800044 	movi	r2,1
    8560:	00000106 	br	8568 <EmptyUart2+0x2c>

    return 0;
    8564:	0005883a 	mov	r2,zero
} 
    8568:	e037883a 	mov	sp,fp
    856c:	df000017 	ldw	fp,0(sp)
    8570:	dec00104 	addi	sp,sp,4
    8574:	f800283a 	ret

00008578 <GetUart1>:
    
unsigned char GetUart1(void)
{
    8578:	defffe04 	addi	sp,sp,-8
    857c:	df000115 	stw	fp,4(sp)
    8580:	df000104 	addi	fp,sp,4
    unsigned char rxChar; 
    
    /* buffer is empty */
    
    rxChar=rx_buffer_1[RxTail_1];
    8584:	d0a0cf8b 	ldhu	r2,-31938(gp)
    8588:	10bfffcc 	andi	r2,r2,65535
    858c:	00c00074 	movhi	r3,1
    8590:	18ef3f04 	addi	r3,r3,-17156
    8594:	1885883a 	add	r2,r3,r2
    8598:	10800003 	ldbu	r2,0(r2)
    859c:	e0bfff05 	stb	r2,-4(fp)
    if (++RxTail_1 > (RX_BUFFER_SIZE_1-1)) RxTail_1=0;
    85a0:	d0a0cf8b 	ldhu	r2,-31938(gp)
    85a4:	10800044 	addi	r2,r2,1
    85a8:	d0a0cf8d 	sth	r2,-31938(gp)
    85ac:	d0a0cf8b 	ldhu	r2,-31938(gp)
    85b0:	10bfffcc 	andi	r2,r2,65535
    85b4:	10810030 	cmpltui	r2,r2,1024
    85b8:	1000011e 	bne	r2,zero,85c0 <GetUart1+0x48>
    85bc:	d020cf8d 	sth	zero,-31938(gp)
    
    return rxChar;
    85c0:	e0bfff03 	ldbu	r2,-4(fp)
}
    85c4:	e037883a 	mov	sp,fp
    85c8:	df000017 	ldw	fp,0(sp)
    85cc:	dec00104 	addi	sp,sp,4
    85d0:	f800283a 	ret

000085d4 <GetUart2>:
 
unsigned char GetUart2(void)
{
    85d4:	defffe04 	addi	sp,sp,-8
    85d8:	df000115 	stw	fp,4(sp)
    85dc:	df000104 	addi	fp,sp,4
    unsigned char rxChar; 
    
    /* buffer is empty */
    
    rxChar=rx_buffer_2[RxTail_2];
    85e0:	d0a0d18b 	ldhu	r2,-31930(gp)
    85e4:	10bfffcc 	andi	r2,r2,65535
    85e8:	00c00074 	movhi	r3,1
    85ec:	18ed3f04 	addi	r3,r3,-19204
    85f0:	1885883a 	add	r2,r3,r2
    85f4:	10800003 	ldbu	r2,0(r2)
    85f8:	e0bfff05 	stb	r2,-4(fp)
    if (++RxTail_2 > (RX_BUFFER_SIZE_2-1)) 
    85fc:	d0a0d18b 	ldhu	r2,-31930(gp)
    8600:	10800044 	addi	r2,r2,1
    8604:	d0a0d18d 	sth	r2,-31930(gp)
    8608:	d0a0d18b 	ldhu	r2,-31930(gp)
    860c:	10bfffcc 	andi	r2,r2,65535
    8610:	10810030 	cmpltui	r2,r2,1024
    8614:	1000011e 	bne	r2,zero,861c <GetUart2+0x48>
        RxTail_2=0;
    8618:	d020d18d 	sth	zero,-31930(gp)
    
    return rxChar;
    861c:	e0bfff03 	ldbu	r2,-4(fp)
}
    8620:	e037883a 	mov	sp,fp
    8624:	df000017 	ldw	fp,0(sp)
    8628:	dec00104 	addi	sp,sp,4
    862c:	f800283a 	ret

00008630 <PutUart1>:
 
unsigned char PutUart1(unsigned char in_char)
{
    8630:	defffc04 	addi	sp,sp,-16
    8634:	df000315 	stw	fp,12(sp)
    8638:	df000304 	addi	fp,sp,12
    863c:	2005883a 	mov	r2,r4
    8640:	e0bfff05 	stb	r2,-4(fp)
    unsigned short size;
    unsigned int z;
    
    z = IORD_ALTERA_AVALON_UART_STATUS(UART_0_BASE) & ALTERA_AVALON_UART_STATUS_TRDY_MSK;
    8644:	00800074 	movhi	r2,1
    8648:	10850204 	addi	r2,r2,5128
    864c:	10800037 	ldwio	r2,0(r2)
    8650:	1080100c 	andi	r2,r2,64
    8654:	e0bffe15 	stw	r2,-8(fp)
    
    if ((TxHead_1==TxTail_1) && z) 
    8658:	d0e0ce0b 	ldhu	r3,-31944(gp)
    865c:	d0a0ce8b 	ldhu	r2,-31942(gp)
    8660:	18ffffcc 	andi	r3,r3,65535
    8664:	10bfffcc 	andi	r2,r2,65535
    8668:	1880071e 	bne	r3,r2,8688 <PutUart1+0x58>
    866c:	e0bffe17 	ldw	r2,-8(fp)
    8670:	10000526 	beq	r2,zero,8688 <PutUart1+0x58>
        IOWR_ALTERA_AVALON_UART_TXDATA(UART_0_BASE, in_char);
    8674:	e0ffff03 	ldbu	r3,-4(fp)
    8678:	00800074 	movhi	r2,1
    867c:	10850104 	addi	r2,r2,5124
    8680:	10c00035 	stwio	r3,0(r2)
    8684:	00002c06 	br	8738 <PutUart1+0x108>
    else
    {
        if (TxHead_1 >= TxTail_1) 
    8688:	d0e0ce0b 	ldhu	r3,-31944(gp)
    868c:	d0a0ce8b 	ldhu	r2,-31942(gp)
    8690:	18ffffcc 	andi	r3,r3,65535
    8694:	10bfffcc 	andi	r2,r2,65535
    8698:	18800536 	bltu	r3,r2,86b0 <PutUart1+0x80>
            size = TxHead_1 - TxTail_1;
    869c:	d0e0ce0b 	ldhu	r3,-31944(gp)
    86a0:	d0a0ce8b 	ldhu	r2,-31942(gp)
    86a4:	1885c83a 	sub	r2,r3,r2
    86a8:	e0bffd0d 	sth	r2,-12(fp)
    86ac:	00000506 	br	86c4 <PutUart1+0x94>
        else 
            size = ((TX_BUFFER_SIZE_1-1) - TxTail_1) + TxHead_1;
    86b0:	d0e0ce0b 	ldhu	r3,-31944(gp)
    86b4:	d0a0ce8b 	ldhu	r2,-31942(gp)
    86b8:	1885c83a 	sub	r2,r3,r2
    86bc:	1080ffc4 	addi	r2,r2,1023
    86c0:	e0bffd0d 	sth	r2,-12(fp)

        if (size > (TX_BUFFER_SIZE_1 - 3)) 
    86c4:	e0bffd0b 	ldhu	r2,-12(fp)
    86c8:	1080ffb0 	cmpltui	r2,r2,1022
    86cc:	1000021e 	bne	r2,zero,86d8 <PutUart1+0xa8>
            return (-1);
    86d0:	00bfffc4 	movi	r2,-1
    86d4:	00001906 	br	873c <PutUart1+0x10c>
        
        tx_buffer_1[TxHead_1] = in_char;
    86d8:	d0a0ce0b 	ldhu	r2,-31944(gp)
    86dc:	10bfffcc 	andi	r2,r2,65535
    86e0:	00c00074 	movhi	r3,1
    86e4:	18f03f04 	addi	r3,r3,-16132
    86e8:	1885883a 	add	r2,r3,r2
    86ec:	e0ffff03 	ldbu	r3,-4(fp)
    86f0:	10c00005 	stb	r3,0(r2)

        if (++TxHead_1 > (TX_BUFFER_SIZE_1-1)) 
    86f4:	d0a0ce0b 	ldhu	r2,-31944(gp)
    86f8:	10800044 	addi	r2,r2,1
    86fc:	d0a0ce0d 	sth	r2,-31944(gp)
    8700:	d0a0ce0b 	ldhu	r2,-31944(gp)
    8704:	10bfffcc 	andi	r2,r2,65535
    8708:	10810030 	cmpltui	r2,r2,1024
    870c:	1000011e 	bne	r2,zero,8714 <PutUart1+0xe4>
            TxHead_1 = 0;
    8710:	d020ce0d 	sth	zero,-31944(gp)

        z = IORD_ALTERA_AVALON_UART_CONTROL(UART_0_BASE) | ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    8714:	00800074 	movhi	r2,1
    8718:	10850304 	addi	r2,r2,5132
    871c:	10800037 	ldwio	r2,0(r2)
    8720:	10801014 	ori	r2,r2,64
    8724:	e0bffe15 	stw	r2,-8(fp)
        IOWR_ALTERA_AVALON_UART_CONTROL(UART_0_BASE, z);
    8728:	e0fffe17 	ldw	r3,-8(fp)
    872c:	00800074 	movhi	r2,1
    8730:	10850304 	addi	r2,r2,5132
    8734:	10c00035 	stwio	r3,0(r2)
    }
    return(1);
    8738:	00800044 	movi	r2,1
}
    873c:	e037883a 	mov	sp,fp
    8740:	df000017 	ldw	fp,0(sp)
    8744:	dec00104 	addi	sp,sp,4
    8748:	f800283a 	ret

0000874c <PutUart2>:
 
unsigned char PutUart2(unsigned char in_char)
{
    874c:	defffc04 	addi	sp,sp,-16
    8750:	df000315 	stw	fp,12(sp)
    8754:	df000304 	addi	fp,sp,12
    8758:	2005883a 	mov	r2,r4
    875c:	e0bfff05 	stb	r2,-4(fp)
    unsigned short size;
    unsigned int z;
    
    z = IORD_ALTERA_AVALON_UART_STATUS(UART_0_BASE) & ALTERA_AVALON_UART_STATUS_TRDY_MSK;
    8760:	00800074 	movhi	r2,1
    8764:	10850204 	addi	r2,r2,5128
    8768:	10800037 	ldwio	r2,0(r2)
    876c:	1080100c 	andi	r2,r2,64
    8770:	e0bffe15 	stw	r2,-8(fp)
    
    if ((TxHead_2==TxTail_2) && z) 
    8774:	d0e0d00b 	ldhu	r3,-31936(gp)
    8778:	d0a0d08b 	ldhu	r2,-31934(gp)
    877c:	18ffffcc 	andi	r3,r3,65535
    8780:	10bfffcc 	andi	r2,r2,65535
    8784:	1880071e 	bne	r3,r2,87a4 <PutUart2+0x58>
    8788:	e0bffe17 	ldw	r2,-8(fp)
    878c:	10000526 	beq	r2,zero,87a4 <PutUart2+0x58>
        IOWR_ALTERA_AVALON_UART_TXDATA(UART_0_BASE, in_char);
    8790:	e0ffff03 	ldbu	r3,-4(fp)
    8794:	00800074 	movhi	r2,1
    8798:	10850104 	addi	r2,r2,5124
    879c:	10c00035 	stwio	r3,0(r2)
    87a0:	00002c06 	br	8854 <PutUart2+0x108>
    else
    {
        if (TxHead_2 >= TxTail_2) 
    87a4:	d0e0d00b 	ldhu	r3,-31936(gp)
    87a8:	d0a0d08b 	ldhu	r2,-31934(gp)
    87ac:	18ffffcc 	andi	r3,r3,65535
    87b0:	10bfffcc 	andi	r2,r2,65535
    87b4:	18800536 	bltu	r3,r2,87cc <PutUart2+0x80>
            size = TxHead_2 - TxTail_2;
    87b8:	d0e0d00b 	ldhu	r3,-31936(gp)
    87bc:	d0a0d08b 	ldhu	r2,-31934(gp)
    87c0:	1885c83a 	sub	r2,r3,r2
    87c4:	e0bffd0d 	sth	r2,-12(fp)
    87c8:	00000506 	br	87e0 <PutUart2+0x94>
        else 
            size = ((TX_BUFFER_SIZE_2-1) - TxTail_2) + TxHead_2;
    87cc:	d0e0d00b 	ldhu	r3,-31936(gp)
    87d0:	d0a0d08b 	ldhu	r2,-31934(gp)
    87d4:	1885c83a 	sub	r2,r3,r2
    87d8:	1080ffc4 	addi	r2,r2,1023
    87dc:	e0bffd0d 	sth	r2,-12(fp)

        if (size > (TX_BUFFER_SIZE_2 - 3)) 
    87e0:	e0bffd0b 	ldhu	r2,-12(fp)
    87e4:	1080ffb0 	cmpltui	r2,r2,1022
    87e8:	1000021e 	bne	r2,zero,87f4 <PutUart2+0xa8>
            return (-1);
    87ec:	00bfffc4 	movi	r2,-1
    87f0:	00001906 	br	8858 <PutUart2+0x10c>

        tx_buffer_2[TxHead_2] = in_char;
    87f4:	d0a0d00b 	ldhu	r2,-31936(gp)
    87f8:	10bfffcc 	andi	r2,r2,65535
    87fc:	00c00074 	movhi	r3,1
    8800:	18ee3f04 	addi	r3,r3,-18180
    8804:	1885883a 	add	r2,r3,r2
    8808:	e0ffff03 	ldbu	r3,-4(fp)
    880c:	10c00005 	stb	r3,0(r2)

        if (++TxHead_2 > (TX_BUFFER_SIZE_2-1)) 
    8810:	d0a0d00b 	ldhu	r2,-31936(gp)
    8814:	10800044 	addi	r2,r2,1
    8818:	d0a0d00d 	sth	r2,-31936(gp)
    881c:	d0a0d00b 	ldhu	r2,-31936(gp)
    8820:	10bfffcc 	andi	r2,r2,65535
    8824:	10810030 	cmpltui	r2,r2,1024
    8828:	1000011e 	bne	r2,zero,8830 <PutUart2+0xe4>
            TxHead_2 = 0;
    882c:	d020d00d 	sth	zero,-31936(gp)

        z = IORD_ALTERA_AVALON_UART_CONTROL(UART_0_BASE) | ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    8830:	00800074 	movhi	r2,1
    8834:	10850304 	addi	r2,r2,5132
    8838:	10800037 	ldwio	r2,0(r2)
    883c:	10801014 	ori	r2,r2,64
    8840:	e0bffe15 	stw	r2,-8(fp)
        IOWR_ALTERA_AVALON_UART_CONTROL(UART_0_BASE, z);
    8844:	e0fffe17 	ldw	r3,-8(fp)
    8848:	00800074 	movhi	r2,1
    884c:	10850304 	addi	r2,r2,5132
    8850:	10c00035 	stwio	r3,0(r2)
    }
    return(1);
    8854:	00800044 	movi	r2,1
}
    8858:	e037883a 	mov	sp,fp
    885c:	df000017 	ldw	fp,0(sp)
    8860:	dec00104 	addi	sp,sp,4
    8864:	f800283a 	ret

00008868 <InitUart>:

#define BAUD_RATE_0 115200
#define BAUD_RATE_1 115200

void InitUart()
{
    8868:	defff904 	addi	sp,sp,-28
    886c:	dfc00615 	stw	ra,24(sp)
    8870:	df000515 	stw	fp,20(sp)
    8874:	df000504 	addi	fp,sp,20
    int context_uart1,context_uart2;

    InitUart1(BAUD_RATE_0);
    8878:	010000b4 	movhi	r4,2
    887c:	21308004 	addi	r4,r4,-15872
    8880:	00081f80 	call	81f8 <InitUart1>
    //InitUart2(BAUD_RATE_1);

    //alt_ic_isr_register(UART_0_IRQ_INTERRUPT_CONTROLLER_ID,UART_0_IRQ,&context_uart1,IsrUart1,NULL); // install UART1 ISR
    alt_irq_register(UART_0_IRQ,&context_uart1,IsrUart1 ); // install UART1 ISR
    8884:	e0bfff04 	addi	r2,fp,-4
    8888:	0009883a 	mov	r4,zero
    888c:	100b883a 	mov	r5,r2
    8890:	01800074 	movhi	r6,1
    8894:	31a0ae04 	addi	r6,r6,-32072
    8898:	00094d80 	call	94d8 <alt_irq_register>
    889c:	e03ffb15 	stw	zero,-20(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    88a0:	0005303a 	rdctl	r2,status
    88a4:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    88a8:	e0fffc17 	ldw	r3,-16(fp)
    88ac:	00bfff84 	movi	r2,-2
    88b0:	1884703a 	and	r2,r3,r2
    88b4:	1001703a 	wrctl	status,r2
  
  return context;
    88b8:	e0bffc17 	ldw	r2,-16(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    88bc:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
    88c0:	e0bffb17 	ldw	r2,-20(fp)
    88c4:	00c00044 	movi	r3,1
    88c8:	1884983a 	sll	r2,r3,r2
    88cc:	1007883a 	mov	r3,r2
    88d0:	00800074 	movhi	r2,1
    88d4:	10ad3904 	addi	r2,r2,-19228
    88d8:	10800017 	ldw	r2,0(r2)
    88dc:	1886b03a 	or	r3,r3,r2
    88e0:	00800074 	movhi	r2,1
    88e4:	10ad3904 	addi	r2,r2,-19228
    88e8:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    88ec:	00800074 	movhi	r2,1
    88f0:	10ad3904 	addi	r2,r2,-19228
    88f4:	10800017 	ldw	r2,0(r2)
    88f8:	100170fa 	wrctl	ienable,r2
    88fc:	e0bffd17 	ldw	r2,-12(fp)
    8900:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    8904:	e0bffe17 	ldw	r2,-8(fp)
    8908:	1001703a 	wrctl	status,r2

    //alt_ic_irq_enable (UART_0_IRQ_INTERRUPT_CONTROLLER_ID,UART_0_IRQ);
    alt_irq_enable (UART_0_IRQ);
}
    890c:	e037883a 	mov	sp,fp
    8910:	dfc00117 	ldw	ra,4(sp)
    8914:	df000017 	ldw	fp,0(sp)
    8918:	dec00204 	addi	sp,sp,8
    891c:	f800283a 	ret

00008920 <main>:


int main()
{
    8920:	defffd04 	addi	sp,sp,-12
    8924:	dfc00215 	stw	ra,8(sp)
    8928:	df000115 	stw	fp,4(sp)
    892c:	df000104 	addi	fp,sp,4
unsigned char ch;
printf("\n\nHello NiosII!!!!!\n");
    8930:	01000074 	movhi	r4,1
    8934:	212b9404 	addi	r4,r4,-20912
    8938:	0008bd00 	call	8bd0 <puts>

InitUart();
    893c:	00088680 	call	8868 <InitUart>
    8940:	00000106 	br	8948 <main+0x28>
    }
    if(!EmptyUart2()) {
        ch = GetUart2();
        PutUart1(ch);
    }*/
} //while
    8944:	0001883a 	nop

while(1) {
	//IOWR_ALTERA_AVALON_UART_CONTROL(UART_0_BASE, 'A');
	//PutUart1('a');
	//usleep(10000);
	if(!EmptyUart1()){
    8948:	00085000 	call	8500 <EmptyUart1>
    894c:	10803fcc 	andi	r2,r2,255
    8950:	103ffc1e 	bne	r2,zero,8944 <main+0x24>
		ch = GetUart1();
    8954:	00085780 	call	8578 <GetUart1>
    8958:	e0bfff05 	stb	r2,-4(fp)
		printf("received message: %c\n",ch);
    895c:	e0bfff03 	ldbu	r2,-4(fp)
    8960:	01000074 	movhi	r4,1
    8964:	212b9904 	addi	r4,r4,-20892
    8968:	100b883a 	mov	r5,r2
    896c:	0008b040 	call	8b04 <printf>
		PutUart1(':');
    8970:	01000e84 	movi	r4,58
    8974:	00086300 	call	8630 <PutUart1>
		PutUart1(ch);
    8978:	e0bfff03 	ldbu	r2,-4(fp)
    897c:	1009883a 	mov	r4,r2
    8980:	00086300 	call	8630 <PutUart1>
		PutUart1('\r');
    8984:	01000344 	movi	r4,13
    8988:	00086300 	call	8630 <PutUart1>
		PutUart1('\n');
    898c:	01000284 	movi	r4,10
    8990:	00086300 	call	8630 <PutUart1>
    }
    if(!EmptyUart2()) {
        ch = GetUart2();
        PutUart1(ch);
    }*/
} //while
    8994:	003feb06 	br	8944 <main+0x24>

00008998 <udivmodsi4>:
    8998:	2005883a 	mov	r2,r4
    899c:	2900182e 	bgeu	r5,r4,8a00 <udivmodsi4+0x68>
    89a0:	28001716 	blt	r5,zero,8a00 <udivmodsi4+0x68>
    89a4:	01000804 	movi	r4,32
    89a8:	00c00044 	movi	r3,1
    89ac:	00000206 	br	89b8 <udivmodsi4+0x20>
    89b0:	20001126 	beq	r4,zero,89f8 <udivmodsi4+0x60>
    89b4:	28000516 	blt	r5,zero,89cc <udivmodsi4+0x34>
    89b8:	294b883a 	add	r5,r5,r5
    89bc:	213fffc4 	addi	r4,r4,-1
    89c0:	18c7883a 	add	r3,r3,r3
    89c4:	28bffa36 	bltu	r5,r2,89b0 <udivmodsi4+0x18>
    89c8:	18000b26 	beq	r3,zero,89f8 <udivmodsi4+0x60>
    89cc:	0009883a 	mov	r4,zero
    89d0:	11400236 	bltu	r2,r5,89dc <udivmodsi4+0x44>
    89d4:	1145c83a 	sub	r2,r2,r5
    89d8:	20c8b03a 	or	r4,r4,r3
    89dc:	1806d07a 	srli	r3,r3,1
    89e0:	280ad07a 	srli	r5,r5,1
    89e4:	183ffa1e 	bne	r3,zero,89d0 <udivmodsi4+0x38>
    89e8:	3000021e 	bne	r6,zero,89f4 <udivmodsi4+0x5c>
    89ec:	2005883a 	mov	r2,r4
    89f0:	f800283a 	ret
    89f4:	f800283a 	ret
    89f8:	0009883a 	mov	r4,zero
    89fc:	003ffa06 	br	89e8 <udivmodsi4+0x50>
    8a00:	00c00044 	movi	r3,1
    8a04:	0009883a 	mov	r4,zero
    8a08:	003ff106 	br	89d0 <udivmodsi4+0x38>

00008a0c <__divsi3>:
    8a0c:	defffe04 	addi	sp,sp,-8
    8a10:	dfc00115 	stw	ra,4(sp)
    8a14:	dc000015 	stw	r16,0(sp)
    8a18:	20000a16 	blt	r4,zero,8a44 <__divsi3+0x38>
    8a1c:	0021883a 	mov	r16,zero
    8a20:	28000b16 	blt	r5,zero,8a50 <__divsi3+0x44>
    8a24:	000d883a 	mov	r6,zero
    8a28:	00089980 	call	8998 <udivmodsi4>
    8a2c:	80000126 	beq	r16,zero,8a34 <__divsi3+0x28>
    8a30:	0085c83a 	sub	r2,zero,r2
    8a34:	dfc00117 	ldw	ra,4(sp)
    8a38:	dc000017 	ldw	r16,0(sp)
    8a3c:	dec00204 	addi	sp,sp,8
    8a40:	f800283a 	ret
    8a44:	0109c83a 	sub	r4,zero,r4
    8a48:	04000044 	movi	r16,1
    8a4c:	283ff50e 	bge	r5,zero,8a24 <__divsi3+0x18>
    8a50:	014bc83a 	sub	r5,zero,r5
    8a54:	8400005c 	xori	r16,r16,1
    8a58:	003ff206 	br	8a24 <__divsi3+0x18>

00008a5c <__modsi3>:
    8a5c:	deffff04 	addi	sp,sp,-4
    8a60:	dfc00015 	stw	ra,0(sp)
    8a64:	20000516 	blt	r4,zero,8a7c <__modsi3+0x20>
    8a68:	28000c16 	blt	r5,zero,8a9c <__modsi3+0x40>
    8a6c:	01800044 	movi	r6,1
    8a70:	dfc00017 	ldw	ra,0(sp)
    8a74:	dec00104 	addi	sp,sp,4
    8a78:	00089981 	jmpi	8998 <udivmodsi4>
    8a7c:	0109c83a 	sub	r4,zero,r4
    8a80:	28000b16 	blt	r5,zero,8ab0 <__modsi3+0x54>
    8a84:	01800044 	movi	r6,1
    8a88:	00089980 	call	8998 <udivmodsi4>
    8a8c:	0085c83a 	sub	r2,zero,r2
    8a90:	dfc00017 	ldw	ra,0(sp)
    8a94:	dec00104 	addi	sp,sp,4
    8a98:	f800283a 	ret
    8a9c:	014bc83a 	sub	r5,zero,r5
    8aa0:	01800044 	movi	r6,1
    8aa4:	dfc00017 	ldw	ra,0(sp)
    8aa8:	dec00104 	addi	sp,sp,4
    8aac:	00089981 	jmpi	8998 <udivmodsi4>
    8ab0:	014bc83a 	sub	r5,zero,r5
    8ab4:	003ff306 	br	8a84 <__modsi3+0x28>

00008ab8 <__udivsi3>:
    8ab8:	000d883a 	mov	r6,zero
    8abc:	00089981 	jmpi	8998 <udivmodsi4>

00008ac0 <__umodsi3>:
    8ac0:	01800044 	movi	r6,1
    8ac4:	00089981 	jmpi	8998 <udivmodsi4>

00008ac8 <_printf_r>:
    8ac8:	defffd04 	addi	sp,sp,-12
    8acc:	dfc00015 	stw	ra,0(sp)
    8ad0:	d9800115 	stw	r6,4(sp)
    8ad4:	d9c00215 	stw	r7,8(sp)
    8ad8:	20800217 	ldw	r2,8(r4)
    8adc:	00c00074 	movhi	r3,1
    8ae0:	18e4d904 	addi	r3,r3,-27804
    8ae4:	280d883a 	mov	r6,r5
    8ae8:	10c00115 	stw	r3,4(r2)
    8aec:	100b883a 	mov	r5,r2
    8af0:	d9c00104 	addi	r7,sp,4
    8af4:	0008c0c0 	call	8c0c <___vfprintf_internal_r>
    8af8:	dfc00017 	ldw	ra,0(sp)
    8afc:	dec00304 	addi	sp,sp,12
    8b00:	f800283a 	ret

00008b04 <printf>:
    8b04:	defffc04 	addi	sp,sp,-16
    8b08:	dfc00015 	stw	ra,0(sp)
    8b0c:	d9400115 	stw	r5,4(sp)
    8b10:	d9800215 	stw	r6,8(sp)
    8b14:	d9c00315 	stw	r7,12(sp)
    8b18:	00800074 	movhi	r2,1
    8b1c:	10ac6704 	addi	r2,r2,-20068
    8b20:	10800017 	ldw	r2,0(r2)
    8b24:	00c00074 	movhi	r3,1
    8b28:	18e4d904 	addi	r3,r3,-27804
    8b2c:	200b883a 	mov	r5,r4
    8b30:	10800217 	ldw	r2,8(r2)
    8b34:	d9800104 	addi	r6,sp,4
    8b38:	10c00115 	stw	r3,4(r2)
    8b3c:	1009883a 	mov	r4,r2
    8b40:	00093400 	call	9340 <__vfprintf_internal>
    8b44:	dfc00017 	ldw	ra,0(sp)
    8b48:	dec00404 	addi	sp,sp,16
    8b4c:	f800283a 	ret

00008b50 <_puts_r>:
    8b50:	defffd04 	addi	sp,sp,-12
    8b54:	dc000015 	stw	r16,0(sp)
    8b58:	2021883a 	mov	r16,r4
    8b5c:	2809883a 	mov	r4,r5
    8b60:	dfc00215 	stw	ra,8(sp)
    8b64:	dc400115 	stw	r17,4(sp)
    8b68:	2823883a 	mov	r17,r5
    8b6c:	0008be40 	call	8be4 <strlen>
    8b70:	81400217 	ldw	r5,8(r16)
    8b74:	00c00074 	movhi	r3,1
    8b78:	18e4d904 	addi	r3,r3,-27804
    8b7c:	880d883a 	mov	r6,r17
    8b80:	8009883a 	mov	r4,r16
    8b84:	28c00115 	stw	r3,4(r5)
    8b88:	100f883a 	mov	r7,r2
    8b8c:	183ee83a 	callr	r3
    8b90:	047fffc4 	movi	r17,-1
    8b94:	14400926 	beq	r2,r17,8bbc <_puts_r+0x6c>
    8b98:	81400217 	ldw	r5,8(r16)
    8b9c:	8009883a 	mov	r4,r16
    8ba0:	01800074 	movhi	r6,1
    8ba4:	31ab9f04 	addi	r6,r6,-20868
    8ba8:	28800117 	ldw	r2,4(r5)
    8bac:	01c00044 	movi	r7,1
    8bb0:	103ee83a 	callr	r2
    8bb4:	14400126 	beq	r2,r17,8bbc <_puts_r+0x6c>
    8bb8:	0005883a 	mov	r2,zero
    8bbc:	dfc00217 	ldw	ra,8(sp)
    8bc0:	dc400117 	ldw	r17,4(sp)
    8bc4:	dc000017 	ldw	r16,0(sp)
    8bc8:	dec00304 	addi	sp,sp,12
    8bcc:	f800283a 	ret

00008bd0 <puts>:
    8bd0:	00800074 	movhi	r2,1
    8bd4:	10ac6704 	addi	r2,r2,-20068
    8bd8:	200b883a 	mov	r5,r4
    8bdc:	11000017 	ldw	r4,0(r2)
    8be0:	0008b501 	jmpi	8b50 <_puts_r>

00008be4 <strlen>:
    8be4:	20800007 	ldb	r2,0(r4)
    8be8:	10000626 	beq	r2,zero,8c04 <strlen+0x20>
    8bec:	2005883a 	mov	r2,r4
    8bf0:	10800044 	addi	r2,r2,1
    8bf4:	10c00007 	ldb	r3,0(r2)
    8bf8:	183ffd1e 	bne	r3,zero,8bf0 <strlen+0xc>
    8bfc:	1105c83a 	sub	r2,r2,r4
    8c00:	f800283a 	ret
    8c04:	0005883a 	mov	r2,zero
    8c08:	f800283a 	ret

00008c0c <___vfprintf_internal_r>:
    8c0c:	deffe004 	addi	sp,sp,-128
    8c10:	d8c00804 	addi	r3,sp,32
    8c14:	ddc01d15 	stw	r23,116(sp)
    8c18:	dd401b15 	stw	r21,108(sp)
    8c1c:	dd001a15 	stw	r20,104(sp)
    8c20:	dcc01915 	stw	r19,100(sp)
    8c24:	dc801815 	stw	r18,96(sp)
    8c28:	dc001615 	stw	r16,88(sp)
    8c2c:	dfc01f15 	stw	ra,124(sp)
    8c30:	df001e15 	stw	fp,120(sp)
    8c34:	dd801c15 	stw	r22,112(sp)
    8c38:	dc401715 	stw	r17,92(sp)
    8c3c:	d9000f15 	stw	r4,60(sp)
    8c40:	d9c00e15 	stw	r7,56(sp)
    8c44:	3021883a 	mov	r16,r6
    8c48:	0025883a 	mov	r18,zero
    8c4c:	d8001415 	stw	zero,80(sp)
    8c50:	d8000d15 	stw	zero,52(sp)
    8c54:	0029883a 	mov	r20,zero
    8c58:	d8000b15 	stw	zero,44(sp)
    8c5c:	d8000c15 	stw	zero,48(sp)
    8c60:	d8001315 	stw	zero,76(sp)
    8c64:	d8001015 	stw	zero,64(sp)
    8c68:	002b883a 	mov	r21,zero
    8c6c:	04c00044 	movi	r19,1
    8c70:	d8c00a15 	stw	r3,40(sp)
    8c74:	282f883a 	mov	r23,r5
    8c78:	80c00003 	ldbu	r3,0(r16)
    8c7c:	84000044 	addi	r16,r16,1
    8c80:	18803fcc 	andi	r2,r3,255
    8c84:	1080201c 	xori	r2,r2,128
    8c88:	10bfe004 	addi	r2,r2,-128
    8c8c:	10001426 	beq	r2,zero,8ce0 <___vfprintf_internal_r+0xd4>
    8c90:	acc03026 	beq	r21,r19,8d54 <___vfprintf_internal_r+0x148>
    8c94:	9d401f16 	blt	r19,r21,8d14 <___vfprintf_internal_r+0x108>
    8c98:	a83ff71e 	bne	r21,zero,8c78 <___vfprintf_internal_r+0x6c>
    8c9c:	01000944 	movi	r4,37
    8ca0:	1100d926 	beq	r2,r4,9008 <___vfprintf_internal_r+0x3fc>
    8ca4:	b8800117 	ldw	r2,4(r23)
    8ca8:	d9000f17 	ldw	r4,60(sp)
    8cac:	d8c00905 	stb	r3,36(sp)
    8cb0:	b80b883a 	mov	r5,r23
    8cb4:	d9800904 	addi	r6,sp,36
    8cb8:	01c00044 	movi	r7,1
    8cbc:	103ee83a 	callr	r2
    8cc0:	1000a31e 	bne	r2,zero,8f50 <___vfprintf_internal_r+0x344>
    8cc4:	80c00003 	ldbu	r3,0(r16)
    8cc8:	94800044 	addi	r18,r18,1
    8ccc:	84000044 	addi	r16,r16,1
    8cd0:	18803fcc 	andi	r2,r3,255
    8cd4:	1080201c 	xori	r2,r2,128
    8cd8:	10bfe004 	addi	r2,r2,-128
    8cdc:	103fec1e 	bne	r2,zero,8c90 <___vfprintf_internal_r+0x84>
    8ce0:	9005883a 	mov	r2,r18
    8ce4:	dfc01f17 	ldw	ra,124(sp)
    8ce8:	df001e17 	ldw	fp,120(sp)
    8cec:	ddc01d17 	ldw	r23,116(sp)
    8cf0:	dd801c17 	ldw	r22,112(sp)
    8cf4:	dd401b17 	ldw	r21,108(sp)
    8cf8:	dd001a17 	ldw	r20,104(sp)
    8cfc:	dcc01917 	ldw	r19,100(sp)
    8d00:	dc801817 	ldw	r18,96(sp)
    8d04:	dc401717 	ldw	r17,92(sp)
    8d08:	dc001617 	ldw	r16,88(sp)
    8d0c:	dec02004 	addi	sp,sp,128
    8d10:	f800283a 	ret
    8d14:	01000084 	movi	r4,2
    8d18:	a9001226 	beq	r21,r4,8d64 <___vfprintf_internal_r+0x158>
    8d1c:	010000c4 	movi	r4,3
    8d20:	a93fd51e 	bne	r21,r4,8c78 <___vfprintf_internal_r+0x6c>
    8d24:	1c7ff404 	addi	r17,r3,-48
    8d28:	8c403fcc 	andi	r17,r17,255
    8d2c:	01000244 	movi	r4,9
    8d30:	24401b36 	bltu	r4,r17,8da0 <___vfprintf_internal_r+0x194>
    8d34:	d9000b17 	ldw	r4,44(sp)
    8d38:	00bfffc4 	movi	r2,-1
    8d3c:	2080ea26 	beq	r4,r2,90e8 <___vfprintf_internal_r+0x4dc>
    8d40:	01400284 	movi	r5,10
    8d44:	00094b00 	call	94b0 <__mulsi3>
    8d48:	88a3883a 	add	r17,r17,r2
    8d4c:	dc400b15 	stw	r17,44(sp)
    8d50:	003fc906 	br	8c78 <___vfprintf_internal_r+0x6c>
    8d54:	01000c04 	movi	r4,48
    8d58:	1100de26 	beq	r2,r4,90d4 <___vfprintf_internal_r+0x4c8>
    8d5c:	01000944 	movi	r4,37
    8d60:	1100fd26 	beq	r2,r4,9158 <___vfprintf_internal_r+0x54c>
    8d64:	1c7ff404 	addi	r17,r3,-48
    8d68:	8c403fcc 	andi	r17,r17,255
    8d6c:	01000244 	movi	r4,9
    8d70:	24400936 	bltu	r4,r17,8d98 <___vfprintf_internal_r+0x18c>
    8d74:	d9000c17 	ldw	r4,48(sp)
    8d78:	00bfffc4 	movi	r2,-1
    8d7c:	2080d826 	beq	r4,r2,90e0 <___vfprintf_internal_r+0x4d4>
    8d80:	01400284 	movi	r5,10
    8d84:	00094b00 	call	94b0 <__mulsi3>
    8d88:	88a3883a 	add	r17,r17,r2
    8d8c:	dc400c15 	stw	r17,48(sp)
    8d90:	05400084 	movi	r21,2
    8d94:	003fb806 	br	8c78 <___vfprintf_internal_r+0x6c>
    8d98:	01000b84 	movi	r4,46
    8d9c:	1100a726 	beq	r2,r4,903c <___vfprintf_internal_r+0x430>
    8da0:	01401b04 	movi	r5,108
    8da4:	1140a326 	beq	r2,r5,9034 <___vfprintf_internal_r+0x428>
    8da8:	d9000b17 	ldw	r4,44(sp)
    8dac:	00bfffc4 	movi	r2,-1
    8db0:	2080e626 	beq	r4,r2,914c <___vfprintf_internal_r+0x540>
    8db4:	d8001015 	stw	zero,64(sp)
    8db8:	18ffea04 	addi	r3,r3,-88
    8dbc:	18c03fcc 	andi	r3,r3,255
    8dc0:	00800804 	movi	r2,32
    8dc4:	10c0022e 	bgeu	r2,r3,8dd0 <___vfprintf_internal_r+0x1c4>
    8dc8:	002b883a 	mov	r21,zero
    8dcc:	003faa06 	br	8c78 <___vfprintf_internal_r+0x6c>
    8dd0:	18c7883a 	add	r3,r3,r3
    8dd4:	18c7883a 	add	r3,r3,r3
    8dd8:	01400074 	movhi	r5,1
    8ddc:	29637b04 	addi	r5,r5,-29204
    8de0:	1947883a 	add	r3,r3,r5
    8de4:	18800017 	ldw	r2,0(r3)
    8de8:	1000683a 	jmp	r2
    8dec:	00009184 	movi	zero,582
    8df0:	00008dc8 	cmpgei	zero,zero,567
    8df4:	00008dc8 	cmpgei	zero,zero,567
    8df8:	00008dc8 	cmpgei	zero,zero,567
    8dfc:	00008dc8 	cmpgei	zero,zero,567
    8e00:	00008dc8 	cmpgei	zero,zero,567
    8e04:	00008dc8 	cmpgei	zero,zero,567
    8e08:	00008dc8 	cmpgei	zero,zero,567
    8e0c:	00008dc8 	cmpgei	zero,zero,567
    8e10:	00008dc8 	cmpgei	zero,zero,567
    8e14:	00008dc8 	cmpgei	zero,zero,567
    8e18:	00009194 	movui	zero,582
    8e1c:	00008e70 	cmpltui	zero,zero,569
    8e20:	00008dc8 	cmpgei	zero,zero,567
    8e24:	00008dc8 	cmpgei	zero,zero,567
    8e28:	00008dc8 	cmpgei	zero,zero,567
    8e2c:	00008dc8 	cmpgei	zero,zero,567
    8e30:	00008e70 	cmpltui	zero,zero,569
    8e34:	00008dc8 	cmpgei	zero,zero,567
    8e38:	00008dc8 	cmpgei	zero,zero,567
    8e3c:	00008dc8 	cmpgei	zero,zero,567
    8e40:	00008dc8 	cmpgei	zero,zero,567
    8e44:	00008dc8 	cmpgei	zero,zero,567
    8e48:	00008f58 	cmpnei	zero,zero,573
    8e4c:	00008dc8 	cmpgei	zero,zero,567
    8e50:	00008dc8 	cmpgei	zero,zero,567
    8e54:	00008dc8 	cmpgei	zero,zero,567
    8e58:	000091e0 	cmpeqi	zero,zero,583
    8e5c:	00008dc8 	cmpgei	zero,zero,567
    8e60:	00008f5c 	xori	zero,zero,573
    8e64:	00008dc8 	cmpgei	zero,zero,567
    8e68:	00008dc8 	cmpgei	zero,zero,567
    8e6c:	0000918c 	andi	zero,zero,582
    8e70:	d8c00d17 	ldw	r3,52(sp)
    8e74:	18003926 	beq	r3,zero,8f5c <___vfprintf_internal_r+0x350>
    8e78:	d9000e17 	ldw	r4,56(sp)
    8e7c:	00c00044 	movi	r3,1
    8e80:	25400017 	ldw	r21,0(r4)
    8e84:	21000104 	addi	r4,r4,4
    8e88:	d9000e15 	stw	r4,56(sp)
    8e8c:	d8c00d15 	stw	r3,52(sp)
    8e90:	a8012116 	blt	r21,zero,9318 <___vfprintf_internal_r+0x70c>
    8e94:	d8001215 	stw	zero,72(sp)
    8e98:	d823883a 	mov	r17,sp
    8e9c:	a800371e 	bne	r21,zero,8f7c <___vfprintf_internal_r+0x370>
    8ea0:	d9400b17 	ldw	r5,44(sp)
    8ea4:	d809883a 	mov	r4,sp
    8ea8:	01400b0e 	bge	zero,r5,8ed8 <___vfprintf_internal_r+0x2cc>
    8eac:	d8800b17 	ldw	r2,44(sp)
    8eb0:	d823883a 	mov	r17,sp
    8eb4:	00c00c04 	movi	r3,48
    8eb8:	00000206 	br	8ec4 <___vfprintf_internal_r+0x2b8>
    8ebc:	d9400a17 	ldw	r5,40(sp)
    8ec0:	89400426 	beq	r17,r5,8ed4 <___vfprintf_internal_r+0x2c8>
    8ec4:	88c00005 	stb	r3,0(r17)
    8ec8:	10bfffc4 	addi	r2,r2,-1
    8ecc:	8c400044 	addi	r17,r17,1
    8ed0:	103ffa1e 	bne	r2,zero,8ebc <___vfprintf_internal_r+0x2b0>
    8ed4:	892bc83a 	sub	r21,r17,r4
    8ed8:	d8c01217 	ldw	r3,72(sp)
    8edc:	d9000c17 	ldw	r4,48(sp)
    8ee0:	a8c5883a 	add	r2,r21,r3
    8ee4:	d8c01017 	ldw	r3,64(sp)
    8ee8:	2085c83a 	sub	r2,r4,r2
    8eec:	d8801115 	stw	r2,68(sp)
    8ef0:	18007f26 	beq	r3,zero,90f0 <___vfprintf_internal_r+0x4e4>
    8ef4:	d8c01217 	ldw	r3,72(sp)
    8ef8:	1800fa1e 	bne	r3,zero,92e4 <___vfprintf_internal_r+0x6d8>
    8efc:	d8c01117 	ldw	r3,68(sp)
    8f00:	00c0620e 	bge	zero,r3,908c <___vfprintf_internal_r+0x480>
    8f04:	00800c04 	movi	r2,48
    8f08:	d88008c5 	stb	r2,35(sp)
    8f0c:	b805883a 	mov	r2,r23
    8f10:	dc001215 	stw	r16,72(sp)
    8f14:	882f883a 	mov	r23,r17
    8f18:	1f3fffc4 	addi	fp,r3,-1
    8f1c:	05bfffc4 	movi	r22,-1
    8f20:	dc000f17 	ldw	r16,60(sp)
    8f24:	1023883a 	mov	r17,r2
    8f28:	00000206 	br	8f34 <___vfprintf_internal_r+0x328>
    8f2c:	e73fffc4 	addi	fp,fp,-1
    8f30:	e580fc26 	beq	fp,r22,9324 <___vfprintf_internal_r+0x718>
    8f34:	88800117 	ldw	r2,4(r17)
    8f38:	8009883a 	mov	r4,r16
    8f3c:	880b883a 	mov	r5,r17
    8f40:	d98008c4 	addi	r6,sp,35
    8f44:	01c00044 	movi	r7,1
    8f48:	103ee83a 	callr	r2
    8f4c:	103ff726 	beq	r2,zero,8f2c <___vfprintf_internal_r+0x320>
    8f50:	04bfffc4 	movi	r18,-1
    8f54:	003f6206 	br	8ce0 <___vfprintf_internal_r+0xd4>
    8f58:	05000204 	movi	r20,8
    8f5c:	d9400e17 	ldw	r5,56(sp)
    8f60:	2d400017 	ldw	r21,0(r5)
    8f64:	29400104 	addi	r5,r5,4
    8f68:	d9400e15 	stw	r5,56(sp)
    8f6c:	d8000d15 	stw	zero,52(sp)
    8f70:	d8001215 	stw	zero,72(sp)
    8f74:	d823883a 	mov	r17,sp
    8f78:	a83fc926 	beq	r21,zero,8ea0 <___vfprintf_internal_r+0x294>
    8f7c:	05800244 	movi	r22,9
    8f80:	dc001115 	stw	r16,68(sp)
    8f84:	df001417 	ldw	fp,80(sp)
    8f88:	00000506 	br	8fa0 <___vfprintf_internal_r+0x394>
    8f8c:	15400c04 	addi	r21,r2,48
    8f90:	8d400005 	stb	r21,0(r17)
    8f94:	802b883a 	mov	r21,r16
    8f98:	8c400044 	addi	r17,r17,1
    8f9c:	80000f26 	beq	r16,zero,8fdc <___vfprintf_internal_r+0x3d0>
    8fa0:	a809883a 	mov	r4,r21
    8fa4:	a00b883a 	mov	r5,r20
    8fa8:	0008ab80 	call	8ab8 <__udivsi3>
    8fac:	a009883a 	mov	r4,r20
    8fb0:	100b883a 	mov	r5,r2
    8fb4:	1021883a 	mov	r16,r2
    8fb8:	00094b00 	call	94b0 <__mulsi3>
    8fbc:	a885c83a 	sub	r2,r21,r2
    8fc0:	b0bff20e 	bge	r22,r2,8f8c <___vfprintf_internal_r+0x380>
    8fc4:	e0000e26 	beq	fp,zero,9000 <___vfprintf_internal_r+0x3f4>
    8fc8:	15400dc4 	addi	r21,r2,55
    8fcc:	8d400005 	stb	r21,0(r17)
    8fd0:	802b883a 	mov	r21,r16
    8fd4:	8c400044 	addi	r17,r17,1
    8fd8:	803ff11e 	bne	r16,zero,8fa0 <___vfprintf_internal_r+0x394>
    8fdc:	d9000b17 	ldw	r4,44(sp)
    8fe0:	8eebc83a 	sub	r21,r17,sp
    8fe4:	dc001117 	ldw	r16,68(sp)
    8fe8:	2545c83a 	sub	r2,r4,r21
    8fec:	d809883a 	mov	r4,sp
    8ff0:	00bfb90e 	bge	zero,r2,8ed8 <___vfprintf_internal_r+0x2cc>
    8ff4:	d8c00a17 	ldw	r3,40(sp)
    8ff8:	88ffae36 	bltu	r17,r3,8eb4 <___vfprintf_internal_r+0x2a8>
    8ffc:	003fb606 	br	8ed8 <___vfprintf_internal_r+0x2cc>
    9000:	154015c4 	addi	r21,r2,87
    9004:	003fe206 	br	8f90 <___vfprintf_internal_r+0x384>
    9008:	00c00044 	movi	r3,1
    900c:	013fffc4 	movi	r4,-1
    9010:	d8c00d15 	stw	r3,52(sp)
    9014:	d9000b15 	stw	r4,44(sp)
    9018:	d8001415 	stw	zero,80(sp)
    901c:	05000284 	movi	r20,10
    9020:	d9000c15 	stw	r4,48(sp)
    9024:	d8001315 	stw	zero,76(sp)
    9028:	d8001015 	stw	zero,64(sp)
    902c:	182b883a 	mov	r21,r3
    9030:	003f1106 	br	8c78 <___vfprintf_internal_r+0x6c>
    9034:	00c00044 	movi	r3,1
    9038:	d8c01315 	stw	r3,76(sp)
    903c:	054000c4 	movi	r21,3
    9040:	003f0d06 	br	8c78 <___vfprintf_internal_r+0x6c>
    9044:	d8c01117 	ldw	r3,68(sp)
    9048:	dc001517 	ldw	r16,84(sp)
    904c:	8805883a 	mov	r2,r17
    9050:	90e5883a 	add	r18,r18,r3
    9054:	b823883a 	mov	r17,r23
    9058:	102f883a 	mov	r23,r2
    905c:	d8c01217 	ldw	r3,72(sp)
    9060:	18000a26 	beq	r3,zero,908c <___vfprintf_internal_r+0x480>
    9064:	b8800117 	ldw	r2,4(r23)
    9068:	d9000f17 	ldw	r4,60(sp)
    906c:	00c00b44 	movi	r3,45
    9070:	d8c00905 	stb	r3,36(sp)
    9074:	b80b883a 	mov	r5,r23
    9078:	d9800904 	addi	r6,sp,36
    907c:	01c00044 	movi	r7,1
    9080:	103ee83a 	callr	r2
    9084:	103fb21e 	bne	r2,zero,8f50 <___vfprintf_internal_r+0x344>
    9088:	94800044 	addi	r18,r18,1
    908c:	8d6dc83a 	sub	r22,r17,r21
    9090:	057f4d0e 	bge	zero,r21,8dc8 <___vfprintf_internal_r+0x1bc>
    9094:	dd400f17 	ldw	r21,60(sp)
    9098:	00000206 	br	90a4 <___vfprintf_internal_r+0x498>
    909c:	94800044 	addi	r18,r18,1
    90a0:	8dbf4926 	beq	r17,r22,8dc8 <___vfprintf_internal_r+0x1bc>
    90a4:	8c7fffc4 	addi	r17,r17,-1
    90a8:	88c00003 	ldbu	r3,0(r17)
    90ac:	b8800117 	ldw	r2,4(r23)
    90b0:	a809883a 	mov	r4,r21
    90b4:	d8c00905 	stb	r3,36(sp)
    90b8:	b80b883a 	mov	r5,r23
    90bc:	d9800904 	addi	r6,sp,36
    90c0:	01c00044 	movi	r7,1
    90c4:	103ee83a 	callr	r2
    90c8:	103ff426 	beq	r2,zero,909c <___vfprintf_internal_r+0x490>
    90cc:	04bfffc4 	movi	r18,-1
    90d0:	003f0306 	br	8ce0 <___vfprintf_internal_r+0xd4>
    90d4:	dd401015 	stw	r21,64(sp)
    90d8:	05400084 	movi	r21,2
    90dc:	003ee606 	br	8c78 <___vfprintf_internal_r+0x6c>
    90e0:	0005883a 	mov	r2,zero
    90e4:	003f2806 	br	8d88 <___vfprintf_internal_r+0x17c>
    90e8:	0005883a 	mov	r2,zero
    90ec:	003f1606 	br	8d48 <___vfprintf_internal_r+0x13c>
    90f0:	d8c01117 	ldw	r3,68(sp)
    90f4:	00ffd90e 	bge	zero,r3,905c <___vfprintf_internal_r+0x450>
    90f8:	00800804 	movi	r2,32
    90fc:	d8800885 	stb	r2,34(sp)
    9100:	b805883a 	mov	r2,r23
    9104:	dc001515 	stw	r16,84(sp)
    9108:	882f883a 	mov	r23,r17
    910c:	1f3fffc4 	addi	fp,r3,-1
    9110:	05bfffc4 	movi	r22,-1
    9114:	dc000f17 	ldw	r16,60(sp)
    9118:	1023883a 	mov	r17,r2
    911c:	00000206 	br	9128 <___vfprintf_internal_r+0x51c>
    9120:	e73fffc4 	addi	fp,fp,-1
    9124:	e5bfc726 	beq	fp,r22,9044 <___vfprintf_internal_r+0x438>
    9128:	88800117 	ldw	r2,4(r17)
    912c:	8009883a 	mov	r4,r16
    9130:	880b883a 	mov	r5,r17
    9134:	d9800884 	addi	r6,sp,34
    9138:	01c00044 	movi	r7,1
    913c:	103ee83a 	callr	r2
    9140:	103ff726 	beq	r2,zero,9120 <___vfprintf_internal_r+0x514>
    9144:	04bfffc4 	movi	r18,-1
    9148:	003ee506 	br	8ce0 <___vfprintf_internal_r+0xd4>
    914c:	01000044 	movi	r4,1
    9150:	d9000b15 	stw	r4,44(sp)
    9154:	003f1806 	br	8db8 <___vfprintf_internal_r+0x1ac>
    9158:	b8c00117 	ldw	r3,4(r23)
    915c:	d9000f17 	ldw	r4,60(sp)
    9160:	d8800905 	stb	r2,36(sp)
    9164:	b80b883a 	mov	r5,r23
    9168:	d9800904 	addi	r6,sp,36
    916c:	a80f883a 	mov	r7,r21
    9170:	183ee83a 	callr	r3
    9174:	103f761e 	bne	r2,zero,8f50 <___vfprintf_internal_r+0x344>
    9178:	94800044 	addi	r18,r18,1
    917c:	002b883a 	mov	r21,zero
    9180:	003ebd06 	br	8c78 <___vfprintf_internal_r+0x6c>
    9184:	00c00044 	movi	r3,1
    9188:	d8c01415 	stw	r3,80(sp)
    918c:	05000404 	movi	r20,16
    9190:	003f7206 	br	8f5c <___vfprintf_internal_r+0x350>
    9194:	d9000c17 	ldw	r4,48(sp)
    9198:	9900420e 	bge	r19,r4,92a4 <___vfprintf_internal_r+0x698>
    919c:	df000f17 	ldw	fp,60(sp)
    91a0:	25bfffc4 	addi	r22,r4,-1
    91a4:	00800804 	movi	r2,32
    91a8:	d8800845 	stb	r2,33(sp)
    91ac:	b023883a 	mov	r17,r22
    91b0:	057fffc4 	movi	r21,-1
    91b4:	8c7fffc4 	addi	r17,r17,-1
    91b8:	8d403926 	beq	r17,r21,92a0 <___vfprintf_internal_r+0x694>
    91bc:	b8800117 	ldw	r2,4(r23)
    91c0:	e009883a 	mov	r4,fp
    91c4:	b80b883a 	mov	r5,r23
    91c8:	d9800844 	addi	r6,sp,33
    91cc:	01c00044 	movi	r7,1
    91d0:	103ee83a 	callr	r2
    91d4:	103ff726 	beq	r2,zero,91b4 <___vfprintf_internal_r+0x5a8>
    91d8:	04bfffc4 	movi	r18,-1
    91dc:	003ec006 	br	8ce0 <___vfprintf_internal_r+0xd4>
    91e0:	d9000e17 	ldw	r4,56(sp)
    91e4:	d8c00e17 	ldw	r3,56(sp)
    91e8:	21000017 	ldw	r4,0(r4)
    91ec:	18c00104 	addi	r3,r3,4
    91f0:	d8c00e15 	stw	r3,56(sp)
    91f4:	d9001215 	stw	r4,72(sp)
    91f8:	0008be40 	call	8be4 <strlen>
    91fc:	d9000c17 	ldw	r4,48(sp)
    9200:	102d883a 	mov	r22,r2
    9204:	20b9c83a 	sub	fp,r4,r2
    9208:	07001b0e 	bge	zero,fp,9278 <___vfprintf_internal_r+0x66c>
    920c:	00800804 	movi	r2,32
    9210:	d8800805 	stb	r2,32(sp)
    9214:	b805883a 	mov	r2,r23
    9218:	dc001115 	stw	r16,68(sp)
    921c:	b02f883a 	mov	r23,r22
    9220:	e47fffc4 	addi	r17,fp,-1
    9224:	902d883a 	mov	r22,r18
    9228:	057fffc4 	movi	r21,-1
    922c:	dc000f17 	ldw	r16,60(sp)
    9230:	1025883a 	mov	r18,r2
    9234:	00000206 	br	9240 <___vfprintf_internal_r+0x634>
    9238:	8c7fffc4 	addi	r17,r17,-1
    923c:	8d400826 	beq	r17,r21,9260 <___vfprintf_internal_r+0x654>
    9240:	90800117 	ldw	r2,4(r18)
    9244:	8009883a 	mov	r4,r16
    9248:	900b883a 	mov	r5,r18
    924c:	d9800804 	addi	r6,sp,32
    9250:	01c00044 	movi	r7,1
    9254:	103ee83a 	callr	r2
    9258:	103ff726 	beq	r2,zero,9238 <___vfprintf_internal_r+0x62c>
    925c:	003f3c06 	br	8f50 <___vfprintf_internal_r+0x344>
    9260:	dc001117 	ldw	r16,68(sp)
    9264:	9005883a 	mov	r2,r18
    9268:	b025883a 	mov	r18,r22
    926c:	9725883a 	add	r18,r18,fp
    9270:	b82d883a 	mov	r22,r23
    9274:	102f883a 	mov	r23,r2
    9278:	b8800117 	ldw	r2,4(r23)
    927c:	d9000f17 	ldw	r4,60(sp)
    9280:	d9801217 	ldw	r6,72(sp)
    9284:	b80b883a 	mov	r5,r23
    9288:	b00f883a 	mov	r7,r22
    928c:	103ee83a 	callr	r2
    9290:	103f2f1e 	bne	r2,zero,8f50 <___vfprintf_internal_r+0x344>
    9294:	95a5883a 	add	r18,r18,r22
    9298:	002b883a 	mov	r21,zero
    929c:	003e7606 	br	8c78 <___vfprintf_internal_r+0x6c>
    92a0:	95a5883a 	add	r18,r18,r22
    92a4:	d9400e17 	ldw	r5,56(sp)
    92a8:	b8800117 	ldw	r2,4(r23)
    92ac:	d9000f17 	ldw	r4,60(sp)
    92b0:	28c00017 	ldw	r3,0(r5)
    92b4:	d9800904 	addi	r6,sp,36
    92b8:	b80b883a 	mov	r5,r23
    92bc:	d8c00905 	stb	r3,36(sp)
    92c0:	d8c00e17 	ldw	r3,56(sp)
    92c4:	01c00044 	movi	r7,1
    92c8:	1c400104 	addi	r17,r3,4
    92cc:	103ee83a 	callr	r2
    92d0:	103f1f1e 	bne	r2,zero,8f50 <___vfprintf_internal_r+0x344>
    92d4:	94800044 	addi	r18,r18,1
    92d8:	dc400e15 	stw	r17,56(sp)
    92dc:	002b883a 	mov	r21,zero
    92e0:	003e6506 	br	8c78 <___vfprintf_internal_r+0x6c>
    92e4:	b8800117 	ldw	r2,4(r23)
    92e8:	d9000f17 	ldw	r4,60(sp)
    92ec:	00c00b44 	movi	r3,45
    92f0:	d8c00905 	stb	r3,36(sp)
    92f4:	b80b883a 	mov	r5,r23
    92f8:	d9800904 	addi	r6,sp,36
    92fc:	01c00044 	movi	r7,1
    9300:	103ee83a 	callr	r2
    9304:	103f121e 	bne	r2,zero,8f50 <___vfprintf_internal_r+0x344>
    9308:	d8c01117 	ldw	r3,68(sp)
    930c:	94800044 	addi	r18,r18,1
    9310:	00fefc16 	blt	zero,r3,8f04 <___vfprintf_internal_r+0x2f8>
    9314:	003f5d06 	br	908c <___vfprintf_internal_r+0x480>
    9318:	056bc83a 	sub	r21,zero,r21
    931c:	d8c01215 	stw	r3,72(sp)
    9320:	003f1406 	br	8f74 <___vfprintf_internal_r+0x368>
    9324:	d8c01117 	ldw	r3,68(sp)
    9328:	8805883a 	mov	r2,r17
    932c:	dc001217 	ldw	r16,72(sp)
    9330:	b823883a 	mov	r17,r23
    9334:	90e5883a 	add	r18,r18,r3
    9338:	102f883a 	mov	r23,r2
    933c:	003f5306 	br	908c <___vfprintf_internal_r+0x480>

00009340 <__vfprintf_internal>:
    9340:	00800074 	movhi	r2,1
    9344:	10ac6704 	addi	r2,r2,-20068
    9348:	2007883a 	mov	r3,r4
    934c:	11000017 	ldw	r4,0(r2)
    9350:	2805883a 	mov	r2,r5
    9354:	300f883a 	mov	r7,r6
    9358:	180b883a 	mov	r5,r3
    935c:	100d883a 	mov	r6,r2
    9360:	0008c0c1 	jmpi	8c0c <___vfprintf_internal_r>

00009364 <__sfvwrite_small_dev>:
    9364:	2880000b 	ldhu	r2,0(r5)
    9368:	defffa04 	addi	sp,sp,-24
    936c:	dcc00315 	stw	r19,12(sp)
    9370:	10c0020c 	andi	r3,r2,8
    9374:	18ffffcc 	andi	r3,r3,65535
    9378:	18e0001c 	xori	r3,r3,32768
    937c:	dc800215 	stw	r18,8(sp)
    9380:	dc400115 	stw	r17,4(sp)
    9384:	dfc00515 	stw	ra,20(sp)
    9388:	dd000415 	stw	r20,16(sp)
    938c:	dc000015 	stw	r16,0(sp)
    9390:	18e00004 	addi	r3,r3,-32768
    9394:	2825883a 	mov	r18,r5
    9398:	2027883a 	mov	r19,r4
    939c:	3023883a 	mov	r17,r6
    93a0:	18002626 	beq	r3,zero,943c <__sfvwrite_small_dev+0xd8>
    93a4:	2940008f 	ldh	r5,2(r5)
    93a8:	28001016 	blt	r5,zero,93ec <__sfvwrite_small_dev+0x88>
    93ac:	01c01a0e 	bge	zero,r7,9418 <__sfvwrite_small_dev+0xb4>
    93b0:	3821883a 	mov	r16,r7
    93b4:	05010004 	movi	r20,1024
    93b8:	00000306 	br	93c8 <__sfvwrite_small_dev+0x64>
    93bc:	88a3883a 	add	r17,r17,r2
    93c0:	0400150e 	bge	zero,r16,9418 <__sfvwrite_small_dev+0xb4>
    93c4:	9140008f 	ldh	r5,2(r18)
    93c8:	880d883a 	mov	r6,r17
    93cc:	9809883a 	mov	r4,r19
    93d0:	800f883a 	mov	r7,r16
    93d4:	a400010e 	bge	r20,r16,93dc <__sfvwrite_small_dev+0x78>
    93d8:	01c10004 	movi	r7,1024
    93dc:	00094440 	call	9444 <_write_r>
    93e0:	80a1c83a 	sub	r16,r16,r2
    93e4:	00bff516 	blt	zero,r2,93bc <__sfvwrite_small_dev+0x58>
    93e8:	9080000b 	ldhu	r2,0(r18)
    93ec:	10801014 	ori	r2,r2,64
    93f0:	9080000d 	sth	r2,0(r18)
    93f4:	00bfffc4 	movi	r2,-1
    93f8:	dfc00517 	ldw	ra,20(sp)
    93fc:	dd000417 	ldw	r20,16(sp)
    9400:	dcc00317 	ldw	r19,12(sp)
    9404:	dc800217 	ldw	r18,8(sp)
    9408:	dc400117 	ldw	r17,4(sp)
    940c:	dc000017 	ldw	r16,0(sp)
    9410:	dec00604 	addi	sp,sp,24
    9414:	f800283a 	ret
    9418:	0005883a 	mov	r2,zero
    941c:	dfc00517 	ldw	ra,20(sp)
    9420:	dd000417 	ldw	r20,16(sp)
    9424:	dcc00317 	ldw	r19,12(sp)
    9428:	dc800217 	ldw	r18,8(sp)
    942c:	dc400117 	ldw	r17,4(sp)
    9430:	dc000017 	ldw	r16,0(sp)
    9434:	dec00604 	addi	sp,sp,24
    9438:	f800283a 	ret
    943c:	00bfffc4 	movi	r2,-1
    9440:	003fed06 	br	93f8 <__sfvwrite_small_dev+0x94>

00009444 <_write_r>:
    9444:	defffd04 	addi	sp,sp,-12
    9448:	dc400115 	stw	r17,4(sp)
    944c:	dc000015 	stw	r16,0(sp)
    9450:	2023883a 	mov	r17,r4
    9454:	04000074 	movhi	r16,1
    9458:	842d3804 	addi	r16,r16,-19232
    945c:	2809883a 	mov	r4,r5
    9460:	300b883a 	mov	r5,r6
    9464:	380d883a 	mov	r6,r7
    9468:	dfc00215 	stw	ra,8(sp)
    946c:	80000015 	stw	zero,0(r16)
    9470:	000982c0 	call	982c <write>
    9474:	00ffffc4 	movi	r3,-1
    9478:	10c00526 	beq	r2,r3,9490 <_write_r+0x4c>
    947c:	dfc00217 	ldw	ra,8(sp)
    9480:	dc400117 	ldw	r17,4(sp)
    9484:	dc000017 	ldw	r16,0(sp)
    9488:	dec00304 	addi	sp,sp,12
    948c:	f800283a 	ret
    9490:	80c00017 	ldw	r3,0(r16)
    9494:	183ff926 	beq	r3,zero,947c <_write_r+0x38>
    9498:	88c00015 	stw	r3,0(r17)
    949c:	dfc00217 	ldw	ra,8(sp)
    94a0:	dc400117 	ldw	r17,4(sp)
    94a4:	dc000017 	ldw	r16,0(sp)
    94a8:	dec00304 	addi	sp,sp,12
    94ac:	f800283a 	ret

000094b0 <__mulsi3>:
    94b0:	0005883a 	mov	r2,zero
    94b4:	20000726 	beq	r4,zero,94d4 <__mulsi3+0x24>
    94b8:	20c0004c 	andi	r3,r4,1
    94bc:	2008d07a 	srli	r4,r4,1
    94c0:	18000126 	beq	r3,zero,94c8 <__mulsi3+0x18>
    94c4:	1145883a 	add	r2,r2,r5
    94c8:	294b883a 	add	r5,r5,r5
    94cc:	203ffa1e 	bne	r4,zero,94b8 <__mulsi3+0x8>
    94d0:	f800283a 	ret
    94d4:	f800283a 	ret

000094d8 <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
    94d8:	defff004 	addi	sp,sp,-64
    94dc:	df000f15 	stw	fp,60(sp)
    94e0:	df000f04 	addi	fp,sp,60
    94e4:	e13ffd15 	stw	r4,-12(fp)
    94e8:	e17ffe15 	stw	r5,-8(fp)
    94ec:	e1bfff15 	stw	r6,-4(fp)
  int rc = -EINVAL;  
    94f0:	00bffa84 	movi	r2,-22
    94f4:	e0bff115 	stw	r2,-60(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
    94f8:	e0bffd17 	ldw	r2,-12(fp)
    94fc:	10800828 	cmpgeui	r2,r2,32
    9500:	10005c1e 	bne	r2,zero,9674 <alt_irq_register+0x19c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    9504:	0005303a 	rdctl	r2,status
    9508:	e0bff315 	stw	r2,-52(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    950c:	e0fff317 	ldw	r3,-52(fp)
    9510:	00bfff84 	movi	r2,-2
    9514:	1884703a 	and	r2,r3,r2
    9518:	1001703a 	wrctl	status,r2
  
  return context;
    951c:	e0bff317 	ldw	r2,-52(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
    9520:	e0bff215 	stw	r2,-56(fp)

    alt_irq[id].handler = handler;
    9524:	00c00074 	movhi	r3,1
    9528:	18f13f04 	addi	r3,r3,-15108
    952c:	e0bffd17 	ldw	r2,-12(fp)
    9530:	100490fa 	slli	r2,r2,3
    9534:	1885883a 	add	r2,r3,r2
    9538:	e0ffff17 	ldw	r3,-4(fp)
    953c:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = context;
    9540:	00c00074 	movhi	r3,1
    9544:	18f13f04 	addi	r3,r3,-15108
    9548:	e0bffd17 	ldw	r2,-12(fp)
    954c:	100490fa 	slli	r2,r2,3
    9550:	1885883a 	add	r2,r3,r2
    9554:	10800104 	addi	r2,r2,4
    9558:	e0fffe17 	ldw	r3,-8(fp)
    955c:	10c00015 	stw	r3,0(r2)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    9560:	e0bfff17 	ldw	r2,-4(fp)
    9564:	10001f26 	beq	r2,zero,95e4 <alt_irq_register+0x10c>
    9568:	e0bffd17 	ldw	r2,-12(fp)
    956c:	e0bff415 	stw	r2,-48(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    9570:	0005303a 	rdctl	r2,status
    9574:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    9578:	e0fff517 	ldw	r3,-44(fp)
    957c:	00bfff84 	movi	r2,-2
    9580:	1884703a 	and	r2,r3,r2
    9584:	1001703a 	wrctl	status,r2
  
  return context;
    9588:	e0bff517 	ldw	r2,-44(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    958c:	e0bff615 	stw	r2,-40(fp)

  alt_irq_active |= (1 << id);
    9590:	e0bff417 	ldw	r2,-48(fp)
    9594:	00c00044 	movi	r3,1
    9598:	1884983a 	sll	r2,r3,r2
    959c:	1007883a 	mov	r3,r2
    95a0:	00800074 	movhi	r2,1
    95a4:	10ad3904 	addi	r2,r2,-19228
    95a8:	10800017 	ldw	r2,0(r2)
    95ac:	1886b03a 	or	r3,r3,r2
    95b0:	00800074 	movhi	r2,1
    95b4:	10ad3904 	addi	r2,r2,-19228
    95b8:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    95bc:	00800074 	movhi	r2,1
    95c0:	10ad3904 	addi	r2,r2,-19228
    95c4:	10800017 	ldw	r2,0(r2)
    95c8:	100170fa 	wrctl	ienable,r2
    95cc:	e0bff617 	ldw	r2,-40(fp)
    95d0:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    95d4:	e0bff717 	ldw	r2,-36(fp)
    95d8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    95dc:	0005883a 	mov	r2,zero
    95e0:	00001f06 	br	9660 <alt_irq_register+0x188>
    95e4:	e0bffd17 	ldw	r2,-12(fp)
    95e8:	e0bff815 	stw	r2,-32(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    95ec:	0005303a 	rdctl	r2,status
    95f0:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    95f4:	e0fff917 	ldw	r3,-28(fp)
    95f8:	00bfff84 	movi	r2,-2
    95fc:	1884703a 	and	r2,r3,r2
    9600:	1001703a 	wrctl	status,r2
  
  return context;
    9604:	e0bff917 	ldw	r2,-28(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    9608:	e0bffa15 	stw	r2,-24(fp)

  alt_irq_active &= ~(1 << id);
    960c:	e0bff817 	ldw	r2,-32(fp)
    9610:	00c00044 	movi	r3,1
    9614:	1884983a 	sll	r2,r3,r2
    9618:	0084303a 	nor	r2,zero,r2
    961c:	1007883a 	mov	r3,r2
    9620:	00800074 	movhi	r2,1
    9624:	10ad3904 	addi	r2,r2,-19228
    9628:	10800017 	ldw	r2,0(r2)
    962c:	1886703a 	and	r3,r3,r2
    9630:	00800074 	movhi	r2,1
    9634:	10ad3904 	addi	r2,r2,-19228
    9638:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    963c:	00800074 	movhi	r2,1
    9640:	10ad3904 	addi	r2,r2,-19228
    9644:	10800017 	ldw	r2,0(r2)
    9648:	100170fa 	wrctl	ienable,r2
    964c:	e0bffa17 	ldw	r2,-24(fp)
    9650:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    9654:	e0bffb17 	ldw	r2,-20(fp)
    9658:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    965c:	0005883a 	mov	r2,zero
    9660:	e0bff115 	stw	r2,-60(fp)
    9664:	e0bff217 	ldw	r2,-56(fp)
    9668:	e0bffc15 	stw	r2,-16(fp)
    966c:	e0bffc17 	ldw	r2,-16(fp)
    9670:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
    9674:	e0bff117 	ldw	r2,-60(fp)
}
    9678:	e037883a 	mov	sp,fp
    967c:	df000017 	ldw	fp,0(sp)
    9680:	dec00104 	addi	sp,sp,4
    9684:	f800283a 	ret

00009688 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
    9688:	defffc04 	addi	sp,sp,-16
    968c:	df000315 	stw	fp,12(sp)
    9690:	df000304 	addi	fp,sp,12
    9694:	e13ffd15 	stw	r4,-12(fp)
    9698:	e17ffe15 	stw	r5,-8(fp)
    969c:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
    96a0:	e0fffe17 	ldw	r3,-8(fp)
    96a4:	e0bffd17 	ldw	r2,-12(fp)
    96a8:	18800e26 	beq	r3,r2,96e4 <alt_load_section+0x5c>
  {
    while( to != end )
    96ac:	00000a06 	br	96d8 <alt_load_section+0x50>
    {
      *to++ = *from++;
    96b0:	e0bffd17 	ldw	r2,-12(fp)
    96b4:	10c00017 	ldw	r3,0(r2)
    96b8:	e0bffe17 	ldw	r2,-8(fp)
    96bc:	10c00015 	stw	r3,0(r2)
    96c0:	e0bffe17 	ldw	r2,-8(fp)
    96c4:	10800104 	addi	r2,r2,4
    96c8:	e0bffe15 	stw	r2,-8(fp)
    96cc:	e0bffd17 	ldw	r2,-12(fp)
    96d0:	10800104 	addi	r2,r2,4
    96d4:	e0bffd15 	stw	r2,-12(fp)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
    96d8:	e0fffe17 	ldw	r3,-8(fp)
    96dc:	e0bfff17 	ldw	r2,-4(fp)
    96e0:	18bff31e 	bne	r3,r2,96b0 <alt_load_section+0x28>
    {
      *to++ = *from++;
    }
  }
}
    96e4:	e037883a 	mov	sp,fp
    96e8:	df000017 	ldw	fp,0(sp)
    96ec:	dec00104 	addi	sp,sp,4
    96f0:	f800283a 	ret

000096f4 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
    96f4:	defffe04 	addi	sp,sp,-8
    96f8:	dfc00115 	stw	ra,4(sp)
    96fc:	df000015 	stw	fp,0(sp)
    9700:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
    9704:	01000074 	movhi	r4,1
    9708:	212c7104 	addi	r4,r4,-20028
    970c:	01400074 	movhi	r5,1
    9710:	296bae04 	addi	r5,r5,-20808
    9714:	01800074 	movhi	r6,1
    9718:	31ac7104 	addi	r6,r6,-20028
    971c:	00096880 	call	9688 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
    9720:	01000074 	movhi	r4,1
    9724:	21200804 	addi	r4,r4,-32736
    9728:	01400074 	movhi	r5,1
    972c:	29600804 	addi	r5,r5,-32736
    9730:	01800074 	movhi	r6,1
    9734:	31a06f04 	addi	r6,r6,-32324
    9738:	00096880 	call	9688 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
    973c:	01000074 	movhi	r4,1
    9740:	212b9404 	addi	r4,r4,-20912
    9744:	01400074 	movhi	r5,1
    9748:	296b9404 	addi	r5,r5,-20912
    974c:	01800074 	movhi	r6,1
    9750:	31abae04 	addi	r6,r6,-20808
    9754:	00096880 	call	9688 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
    9758:	000a13c0 	call	a13c <alt_dcache_flush_all>
  alt_icache_flush_all();
    975c:	000a2740 	call	a274 <alt_icache_flush_all>
}
    9760:	e037883a 	mov	sp,fp
    9764:	dfc00117 	ldw	ra,4(sp)
    9768:	df000017 	ldw	fp,0(sp)
    976c:	dec00204 	addi	sp,sp,8
    9770:	f800283a 	ret

00009774 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    9774:	defffd04 	addi	sp,sp,-12
    9778:	dfc00215 	stw	ra,8(sp)
    977c:	df000115 	stw	fp,4(sp)
    9780:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    9784:	0009883a 	mov	r4,zero
    9788:	00099540 	call	9954 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
    978c:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    9790:	00099880 	call	9988 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
    9794:	01000074 	movhi	r4,1
    9798:	212ba004 	addi	r4,r4,-20864
    979c:	01400074 	movhi	r5,1
    97a0:	296ba004 	addi	r5,r5,-20864
    97a4:	01800074 	movhi	r6,1
    97a8:	31aba004 	addi	r6,r6,-20864
    97ac:	000a3840 	call	a384 <alt_io_redirect>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
    97b0:	d120d417 	ldw	r4,-31920(gp)
    97b4:	d0e0d517 	ldw	r3,-31916(gp)
    97b8:	d0a0d617 	ldw	r2,-31912(gp)
    97bc:	180b883a 	mov	r5,r3
    97c0:	100d883a 	mov	r6,r2
    97c4:	00089200 	call	8920 <main>
    97c8:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
    97cc:	01000044 	movi	r4,1
    97d0:	000a0700 	call	a070 <close>
  exit (result);
    97d4:	e13fff17 	ldw	r4,-4(fp)
    97d8:	000abd40 	call	abd4 <exit>

000097dc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    97dc:	defffe04 	addi	sp,sp,-8
    97e0:	dfc00115 	stw	ra,4(sp)
    97e4:	df000015 	stw	fp,0(sp)
    97e8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    97ec:	00800074 	movhi	r2,1
    97f0:	10ac6e04 	addi	r2,r2,-20040
    97f4:	10800017 	ldw	r2,0(r2)
    97f8:	10000526 	beq	r2,zero,9810 <alt_get_errno+0x34>
    97fc:	00800074 	movhi	r2,1
    9800:	10ac6e04 	addi	r2,r2,-20040
    9804:	10800017 	ldw	r2,0(r2)
    9808:	103ee83a 	callr	r2
    980c:	00000206 	br	9818 <alt_get_errno+0x3c>
    9810:	00800074 	movhi	r2,1
    9814:	10ad3804 	addi	r2,r2,-19232
}
    9818:	e037883a 	mov	sp,fp
    981c:	dfc00117 	ldw	ra,4(sp)
    9820:	df000017 	ldw	fp,0(sp)
    9824:	dec00204 	addi	sp,sp,8
    9828:	f800283a 	ret

0000982c <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
    982c:	defff904 	addi	sp,sp,-28
    9830:	dfc00615 	stw	ra,24(sp)
    9834:	df000515 	stw	fp,20(sp)
    9838:	df000504 	addi	fp,sp,20
    983c:	e13ffd15 	stw	r4,-12(fp)
    9840:	e17ffe15 	stw	r5,-8(fp)
    9844:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    9848:	e0bffd17 	ldw	r2,-12(fp)
    984c:	10000716 	blt	r2,zero,986c <write+0x40>
    9850:	e13ffd17 	ldw	r4,-12(fp)
    9854:	01400304 	movi	r5,12
    9858:	00094b00 	call	94b0 <__mulsi3>
    985c:	00c00074 	movhi	r3,1
    9860:	18ec0604 	addi	r3,r3,-20456
    9864:	10c5883a 	add	r2,r2,r3
    9868:	00000106 	br	9870 <write+0x44>
    986c:	0005883a 	mov	r2,zero
    9870:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
    9874:	e0bffb17 	ldw	r2,-20(fp)
    9878:	10001f26 	beq	r2,zero,98f8 <write+0xcc>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
    987c:	e0bffb17 	ldw	r2,-20(fp)
    9880:	10800217 	ldw	r2,8(r2)
    9884:	108000cc 	andi	r2,r2,3
    9888:	10001726 	beq	r2,zero,98e8 <write+0xbc>
    988c:	e0bffb17 	ldw	r2,-20(fp)
    9890:	10800017 	ldw	r2,0(r2)
    9894:	10800617 	ldw	r2,24(r2)
    9898:	10001326 	beq	r2,zero,98e8 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
    989c:	e0bffb17 	ldw	r2,-20(fp)
    98a0:	10800017 	ldw	r2,0(r2)
    98a4:	10c00617 	ldw	r3,24(r2)
    98a8:	e0bfff17 	ldw	r2,-4(fp)
    98ac:	e13ffb17 	ldw	r4,-20(fp)
    98b0:	e17ffe17 	ldw	r5,-8(fp)
    98b4:	100d883a 	mov	r6,r2
    98b8:	183ee83a 	callr	r3
    98bc:	e0bffc15 	stw	r2,-16(fp)
    98c0:	e0bffc17 	ldw	r2,-16(fp)
    98c4:	1000060e 	bge	r2,zero,98e0 <write+0xb4>
      {
        ALT_ERRNO = -rval;
    98c8:	00097dc0 	call	97dc <alt_get_errno>
    98cc:	e0fffc17 	ldw	r3,-16(fp)
    98d0:	00c7c83a 	sub	r3,zero,r3
    98d4:	10c00015 	stw	r3,0(r2)
        return -1;
    98d8:	00bfffc4 	movi	r2,-1
    98dc:	00000a06 	br	9908 <write+0xdc>
      }
      return rval;
    98e0:	e0bffc17 	ldw	r2,-16(fp)
    98e4:	00000806 	br	9908 <write+0xdc>
    }
    else
    {
      ALT_ERRNO = EACCES;
    98e8:	00097dc0 	call	97dc <alt_get_errno>
    98ec:	00c00344 	movi	r3,13
    98f0:	10c00015 	stw	r3,0(r2)
    98f4:	00000306 	br	9904 <write+0xd8>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
    98f8:	00097dc0 	call	97dc <alt_get_errno>
    98fc:	00c01444 	movi	r3,81
    9900:	10c00015 	stw	r3,0(r2)
  }
  return -1;
    9904:	00bfffc4 	movi	r2,-1
}
    9908:	e037883a 	mov	sp,fp
    990c:	dfc00117 	ldw	ra,4(sp)
    9910:	df000017 	ldw	fp,0(sp)
    9914:	dec00204 	addi	sp,sp,8
    9918:	f800283a 	ret

0000991c <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
    991c:	defffd04 	addi	sp,sp,-12
    9920:	dfc00215 	stw	ra,8(sp)
    9924:	df000115 	stw	fp,4(sp)
    9928:	df000104 	addi	fp,sp,4
    992c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
    9930:	e13fff17 	ldw	r4,-4(fp)
    9934:	01400074 	movhi	r5,1
    9938:	296c6b04 	addi	r5,r5,-20052
    993c:	000a1d40 	call	a1d4 <alt_dev_llist_insert>
}
    9940:	e037883a 	mov	sp,fp
    9944:	dfc00117 	ldw	ra,4(sp)
    9948:	df000017 	ldw	fp,0(sp)
    994c:	dec00204 	addi	sp,sp,8
    9950:	f800283a 	ret

00009954 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    9954:	defffd04 	addi	sp,sp,-12
    9958:	dfc00215 	stw	ra,8(sp)
    995c:	df000115 	stw	fp,4(sp)
    9960:	df000104 	addi	fp,sp,4
    9964:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( CPU, cpu);
    9968:	000a8b00 	call	a8b0 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    996c:	00800044 	movi	r2,1
    9970:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    9974:	e037883a 	mov	sp,fp
    9978:	dfc00117 	ldw	ra,4(sp)
    997c:	df000017 	ldw	fp,0(sp)
    9980:	dec00204 	addi	sp,sp,8
    9984:	f800283a 	ret

00009988 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    9988:	defffe04 	addi	sp,sp,-8
    998c:	dfc00115 	stw	ra,4(sp)
    9990:	df000015 	stw	fp,0(sp)
    9994:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( SYS_CLOCK_TIMER, sys_clock_timer);
    9998:	01000074 	movhi	r4,1
    999c:	21050804 	addi	r4,r4,5152
    99a0:	000b883a 	mov	r5,zero
    99a4:	01800044 	movi	r6,1
    99a8:	01c0fa04 	movi	r7,1000
    99ac:	0009ca40 	call	9ca4 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
    99b0:	01000074 	movhi	r4,1
    99b4:	212be604 	addi	r4,r4,-20584
    99b8:	000991c0 	call	991c <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID, sysid);
    99bc:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART_0, uart_0);
    99c0:	01000074 	movhi	r4,1
    99c4:	212bf104 	addi	r4,r4,-20540
    99c8:	000991c0 	call	991c <alt_dev_reg>
}
    99cc:	e037883a 	mov	sp,fp
    99d0:	dfc00117 	ldw	ra,4(sp)
    99d4:	df000017 	ldw	fp,0(sp)
    99d8:	dec00204 	addi	sp,sp,8
    99dc:	f800283a 	ret

000099e0 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    99e0:	defffa04 	addi	sp,sp,-24
    99e4:	dfc00515 	stw	ra,20(sp)
    99e8:	df000415 	stw	fp,16(sp)
    99ec:	df000404 	addi	fp,sp,16
    99f0:	e13ffd15 	stw	r4,-12(fp)
    99f4:	e17ffe15 	stw	r5,-8(fp)
    99f8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    99fc:	e0bffd17 	ldw	r2,-12(fp)
    9a00:	10800017 	ldw	r2,0(r2)
    9a04:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
    9a08:	e0bffc17 	ldw	r2,-16(fp)
    9a0c:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
    9a10:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
    9a14:	10800217 	ldw	r2,8(r2)
    9a18:	1809883a 	mov	r4,r3
    9a1c:	e17ffe17 	ldw	r5,-8(fp)
    9a20:	e1bfff17 	ldw	r6,-4(fp)
    9a24:	100f883a 	mov	r7,r2
    9a28:	0009aa00 	call	9aa0 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
    9a2c:	e037883a 	mov	sp,fp
    9a30:	dfc00117 	ldw	ra,4(sp)
    9a34:	df000017 	ldw	fp,0(sp)
    9a38:	dec00204 	addi	sp,sp,8
    9a3c:	f800283a 	ret

00009a40 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    9a40:	defffa04 	addi	sp,sp,-24
    9a44:	dfc00515 	stw	ra,20(sp)
    9a48:	df000415 	stw	fp,16(sp)
    9a4c:	df000404 	addi	fp,sp,16
    9a50:	e13ffd15 	stw	r4,-12(fp)
    9a54:	e17ffe15 	stw	r5,-8(fp)
    9a58:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    9a5c:	e0bffd17 	ldw	r2,-12(fp)
    9a60:	10800017 	ldw	r2,0(r2)
    9a64:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
    9a68:	e0bffc17 	ldw	r2,-16(fp)
    9a6c:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
    9a70:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
    9a74:	10800217 	ldw	r2,8(r2)
    9a78:	1809883a 	mov	r4,r3
    9a7c:	e17ffe17 	ldw	r5,-8(fp)
    9a80:	e1bfff17 	ldw	r6,-4(fp)
    9a84:	100f883a 	mov	r7,r2
    9a88:	0009b940 	call	9b94 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
    9a8c:	e037883a 	mov	sp,fp
    9a90:	dfc00117 	ldw	ra,4(sp)
    9a94:	df000017 	ldw	fp,0(sp)
    9a98:	dec00204 	addi	sp,sp,8
    9a9c:	f800283a 	ret

00009aa0 <altera_avalon_jtag_uart_read>:
 */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char* buffer, int space, int flags)
{
    9aa0:	defff704 	addi	sp,sp,-36
    9aa4:	df000815 	stw	fp,32(sp)
    9aa8:	df000804 	addi	fp,sp,32
    9aac:	e13ffc15 	stw	r4,-16(fp)
    9ab0:	e17ffd15 	stw	r5,-12(fp)
    9ab4:	e1bffe15 	stw	r6,-8(fp)
    9ab8:	e1ffff15 	stw	r7,-4(fp)
  unsigned int base = sp->base;
    9abc:	e0bffc17 	ldw	r2,-16(fp)
    9ac0:	10800017 	ldw	r2,0(r2)
    9ac4:	e0bff915 	stw	r2,-28(fp)

  char * ptr = buffer;
    9ac8:	e0bffd17 	ldw	r2,-12(fp)
    9acc:	e0bff815 	stw	r2,-32(fp)
  char * end = buffer + space;
    9ad0:	e0bffe17 	ldw	r2,-8(fp)
    9ad4:	e0fffd17 	ldw	r3,-12(fp)
    9ad8:	1885883a 	add	r2,r3,r2
    9adc:	e0bffa15 	stw	r2,-24(fp)

  while (ptr < end)
    9ae0:	00001406 	br	9b34 <altera_avalon_jtag_uart_read+0x94>
  {
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
    9ae4:	e0bff917 	ldw	r2,-28(fp)
    9ae8:	10800037 	ldwio	r2,0(r2)
    9aec:	e0bffb15 	stw	r2,-20(fp)

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
    9af0:	e0bffb17 	ldw	r2,-20(fp)
    9af4:	10a0000c 	andi	r2,r2,32768
    9af8:	10000826 	beq	r2,zero,9b1c <altera_avalon_jtag_uart_read+0x7c>
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    9afc:	e0bffb17 	ldw	r2,-20(fp)
    9b00:	1007883a 	mov	r3,r2
    9b04:	e0bff817 	ldw	r2,-32(fp)
    9b08:	10c00005 	stb	r3,0(r2)
    9b0c:	e0bff817 	ldw	r2,-32(fp)
    9b10:	10800044 	addi	r2,r2,1
    9b14:	e0bff815 	stw	r2,-32(fp)
    9b18:	00000606 	br	9b34 <altera_avalon_jtag_uart_read+0x94>
    else if (ptr != buffer)
    9b1c:	e0fff817 	ldw	r3,-32(fp)
    9b20:	e0bffd17 	ldw	r2,-12(fp)
    9b24:	1880071e 	bne	r3,r2,9b44 <altera_avalon_jtag_uart_read+0xa4>
      break;
    else if(flags & O_NONBLOCK)
    9b28:	e0bfff17 	ldw	r2,-4(fp)
    9b2c:	1090000c 	andi	r2,r2,16384
    9b30:	1000061e 	bne	r2,zero,9b4c <altera_avalon_jtag_uart_read+0xac>
  unsigned int base = sp->base;

  char * ptr = buffer;
  char * end = buffer + space;

  while (ptr < end)
    9b34:	e0fff817 	ldw	r3,-32(fp)
    9b38:	e0bffa17 	ldw	r2,-24(fp)
    9b3c:	18bfe936 	bltu	r3,r2,9ae4 <altera_avalon_jtag_uart_read+0x44>
    9b40:	00000306 	br	9b50 <altera_avalon_jtag_uart_read+0xb0>
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    else if (ptr != buffer)
      break;
    9b44:	0001883a 	nop
    9b48:	00000106 	br	9b50 <altera_avalon_jtag_uart_read+0xb0>
    else if(flags & O_NONBLOCK)
      break;   
    9b4c:	0001883a 	nop
    
  }

  if (ptr != buffer)
    9b50:	e0fff817 	ldw	r3,-32(fp)
    9b54:	e0bffd17 	ldw	r2,-12(fp)
    9b58:	18800426 	beq	r3,r2,9b6c <altera_avalon_jtag_uart_read+0xcc>
    return ptr - buffer;
    9b5c:	e0fff817 	ldw	r3,-32(fp)
    9b60:	e0bffd17 	ldw	r2,-12(fp)
    9b64:	1885c83a 	sub	r2,r3,r2
    9b68:	00000606 	br	9b84 <altera_avalon_jtag_uart_read+0xe4>
  else if (flags & O_NONBLOCK)
    9b6c:	e0bfff17 	ldw	r2,-4(fp)
    9b70:	1090000c 	andi	r2,r2,16384
    9b74:	10000226 	beq	r2,zero,9b80 <altera_avalon_jtag_uart_read+0xe0>
    return -EWOULDBLOCK;
    9b78:	00bffd44 	movi	r2,-11
    9b7c:	00000106 	br	9b84 <altera_avalon_jtag_uart_read+0xe4>
  else
    return -EIO;
    9b80:	00bffec4 	movi	r2,-5
}
    9b84:	e037883a 	mov	sp,fp
    9b88:	df000017 	ldw	fp,0(sp)
    9b8c:	dec00104 	addi	sp,sp,4
    9b90:	f800283a 	ret

00009b94 <altera_avalon_jtag_uart_write>:
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
    9b94:	defff904 	addi	sp,sp,-28
    9b98:	df000615 	stw	fp,24(sp)
    9b9c:	df000604 	addi	fp,sp,24
    9ba0:	e13ffc15 	stw	r4,-16(fp)
    9ba4:	e17ffd15 	stw	r5,-12(fp)
    9ba8:	e1bffe15 	stw	r6,-8(fp)
    9bac:	e1ffff15 	stw	r7,-4(fp)
  unsigned int base = sp->base;
    9bb0:	e0bffc17 	ldw	r2,-16(fp)
    9bb4:	10800017 	ldw	r2,0(r2)
    9bb8:	e0bffa15 	stw	r2,-24(fp)

  const char * end = ptr + count;
    9bbc:	e0bffe17 	ldw	r2,-8(fp)
    9bc0:	e0fffd17 	ldw	r3,-12(fp)
    9bc4:	1885883a 	add	r2,r3,r2
    9bc8:	e0bffb15 	stw	r2,-20(fp)

  while (ptr < end)
    9bcc:	00000f06 	br	9c0c <altera_avalon_jtag_uart_write+0x78>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
    9bd0:	e0bffa17 	ldw	r2,-24(fp)
    9bd4:	10800104 	addi	r2,r2,4
    9bd8:	10800037 	ldwio	r2,0(r2)
    9bdc:	10bfffec 	andhi	r2,r2,65535
    9be0:	10000a26 	beq	r2,zero,9c0c <altera_avalon_jtag_uart_write+0x78>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
    9be4:	e0bffa17 	ldw	r2,-24(fp)
    9be8:	e0fffd17 	ldw	r3,-12(fp)
    9bec:	18c00003 	ldbu	r3,0(r3)
    9bf0:	18c03fcc 	andi	r3,r3,255
    9bf4:	18c0201c 	xori	r3,r3,128
    9bf8:	18ffe004 	addi	r3,r3,-128
    9bfc:	e13ffd17 	ldw	r4,-12(fp)
    9c00:	21000044 	addi	r4,r4,1
    9c04:	e13ffd15 	stw	r4,-12(fp)
    9c08:	10c00035 	stwio	r3,0(r2)
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
    9c0c:	e0fffd17 	ldw	r3,-12(fp)
    9c10:	e0bffb17 	ldw	r2,-20(fp)
    9c14:	18bfee36 	bltu	r3,r2,9bd0 <altera_avalon_jtag_uart_write+0x3c>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);

  return count;
    9c18:	e0bffe17 	ldw	r2,-8(fp)
}
    9c1c:	e037883a 	mov	sp,fp
    9c20:	df000017 	ldw	fp,0(sp)
    9c24:	dec00104 	addi	sp,sp,4
    9c28:	f800283a 	ret

00009c2c <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
    9c2c:	defff904 	addi	sp,sp,-28
    9c30:	dfc00615 	stw	ra,24(sp)
    9c34:	df000515 	stw	fp,20(sp)
    9c38:	df000504 	addi	fp,sp,20
    9c3c:	e13ffe15 	stw	r4,-8(fp)
    9c40:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
    9c44:	0007883a 	mov	r3,zero
    9c48:	e0bffe17 	ldw	r2,-8(fp)
    9c4c:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
    9c50:	e0bffe17 	ldw	r2,-8(fp)
    9c54:	10800104 	addi	r2,r2,4
    9c58:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    9c5c:	0005303a 	rdctl	r2,status
    9c60:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    9c64:	e0fffc17 	ldw	r3,-16(fp)
    9c68:	00bfff84 	movi	r2,-2
    9c6c:	1884703a 	and	r2,r3,r2
    9c70:	1001703a 	wrctl	status,r2
  
  return context;
    9c74:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
    9c78:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
    9c7c:	000a7ac0 	call	a7ac <alt_tick>
    9c80:	e0bffb17 	ldw	r2,-20(fp)
    9c84:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    9c88:	e0bffd17 	ldw	r2,-12(fp)
    9c8c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
    9c90:	e037883a 	mov	sp,fp
    9c94:	dfc00117 	ldw	ra,4(sp)
    9c98:	df000017 	ldw	fp,0(sp)
    9c9c:	dec00204 	addi	sp,sp,8
    9ca0:	f800283a 	ret

00009ca4 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
    9ca4:	defff904 	addi	sp,sp,-28
    9ca8:	dfc00615 	stw	ra,24(sp)
    9cac:	df000515 	stw	fp,20(sp)
    9cb0:	df000504 	addi	fp,sp,20
    9cb4:	e13ffc15 	stw	r4,-16(fp)
    9cb8:	e17ffd15 	stw	r5,-12(fp)
    9cbc:	e1bffe15 	stw	r6,-8(fp)
    9cc0:	e1ffff15 	stw	r7,-4(fp)
    9cc4:	e0bfff17 	ldw	r2,-4(fp)
    9cc8:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
    9ccc:	00800074 	movhi	r2,1
    9cd0:	10ad3d04 	addi	r2,r2,-19212
    9cd4:	10800017 	ldw	r2,0(r2)
    9cd8:	1000041e 	bne	r2,zero,9cec <alt_avalon_timer_sc_init+0x48>
  {
    _alt_tick_rate = nticks;
    9cdc:	00800074 	movhi	r2,1
    9ce0:	10ad3d04 	addi	r2,r2,-19212
    9ce4:	e0fffb17 	ldw	r3,-20(fp)
    9ce8:	10c00015 	stw	r3,0(r2)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
    9cec:	e0bffc17 	ldw	r2,-16(fp)
    9cf0:	10800104 	addi	r2,r2,4
    9cf4:	00c001c4 	movi	r3,7
    9cf8:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
    9cfc:	e13ffe17 	ldw	r4,-8(fp)
    9d00:	e17ffc17 	ldw	r5,-16(fp)
    9d04:	01800074 	movhi	r6,1
    9d08:	31a70b04 	addi	r6,r6,-25556
    9d0c:	00094d80 	call	94d8 <alt_irq_register>
#endif  
}
    9d10:	e037883a 	mov	sp,fp
    9d14:	dfc00117 	ldw	ra,4(sp)
    9d18:	df000017 	ldw	fp,0(sp)
    9d1c:	dec00204 	addi	sp,sp,8
    9d20:	f800283a 	ret

00009d24 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    9d24:	defffa04 	addi	sp,sp,-24
    9d28:	dfc00515 	stw	ra,20(sp)
    9d2c:	df000415 	stw	fp,16(sp)
    9d30:	df000404 	addi	fp,sp,16
    9d34:	e13ffd15 	stw	r4,-12(fp)
    9d38:	e17ffe15 	stw	r5,-8(fp)
    9d3c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    9d40:	e0bffd17 	ldw	r2,-12(fp)
    9d44:	10800017 	ldw	r2,0(r2)
    9d48:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
    9d4c:	e0bffc17 	ldw	r2,-16(fp)
    9d50:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
    9d54:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_read(&dev->state, buffer, space,
    9d58:	10800217 	ldw	r2,8(r2)
    9d5c:	1809883a 	mov	r4,r3
    9d60:	e17ffe17 	ldw	r5,-8(fp)
    9d64:	e1bfff17 	ldw	r6,-4(fp)
    9d68:	100f883a 	mov	r7,r2
    9d6c:	0009e340 	call	9e34 <altera_avalon_uart_read>
      fd->fd_flags);
}
    9d70:	e037883a 	mov	sp,fp
    9d74:	dfc00117 	ldw	ra,4(sp)
    9d78:	df000017 	ldw	fp,0(sp)
    9d7c:	dec00204 	addi	sp,sp,8
    9d80:	f800283a 	ret

00009d84 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    9d84:	defffa04 	addi	sp,sp,-24
    9d88:	dfc00515 	stw	ra,20(sp)
    9d8c:	df000415 	stw	fp,16(sp)
    9d90:	df000404 	addi	fp,sp,16
    9d94:	e13ffd15 	stw	r4,-12(fp)
    9d98:	e17ffe15 	stw	r5,-8(fp)
    9d9c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    9da0:	e0bffd17 	ldw	r2,-12(fp)
    9da4:	10800017 	ldw	r2,0(r2)
    9da8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
    9dac:	e0bffc17 	ldw	r2,-16(fp)
    9db0:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
    9db4:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_write(&dev->state, buffer, space,
    9db8:	10800217 	ldw	r2,8(r2)
    9dbc:	1809883a 	mov	r4,r3
    9dc0:	e17ffe17 	ldw	r5,-8(fp)
    9dc4:	e1bfff17 	ldw	r6,-4(fp)
    9dc8:	100f883a 	mov	r7,r2
    9dcc:	0009f440 	call	9f44 <altera_avalon_uart_write>
      fd->fd_flags);
}
    9dd0:	e037883a 	mov	sp,fp
    9dd4:	dfc00117 	ldw	ra,4(sp)
    9dd8:	df000017 	ldw	fp,0(sp)
    9ddc:	dec00204 	addi	sp,sp,8
    9de0:	f800283a 	ret

00009de4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    9de4:	defffe04 	addi	sp,sp,-8
    9de8:	dfc00115 	stw	ra,4(sp)
    9dec:	df000015 	stw	fp,0(sp)
    9df0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    9df4:	00800074 	movhi	r2,1
    9df8:	10ac6e04 	addi	r2,r2,-20040
    9dfc:	10800017 	ldw	r2,0(r2)
    9e00:	10000526 	beq	r2,zero,9e18 <alt_get_errno+0x34>
    9e04:	00800074 	movhi	r2,1
    9e08:	10ac6e04 	addi	r2,r2,-20040
    9e0c:	10800017 	ldw	r2,0(r2)
    9e10:	103ee83a 	callr	r2
    9e14:	00000206 	br	9e20 <alt_get_errno+0x3c>
    9e18:	00800074 	movhi	r2,1
    9e1c:	10ad3804 	addi	r2,r2,-19232
}
    9e20:	e037883a 	mov	sp,fp
    9e24:	dfc00117 	ldw	ra,4(sp)
    9e28:	df000017 	ldw	fp,0(sp)
    9e2c:	dec00204 	addi	sp,sp,8
    9e30:	f800283a 	ret

00009e34 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
    9e34:	defff804 	addi	sp,sp,-32
    9e38:	dfc00715 	stw	ra,28(sp)
    9e3c:	df000615 	stw	fp,24(sp)
    9e40:	df000604 	addi	fp,sp,24
    9e44:	e13ffc15 	stw	r4,-16(fp)
    9e48:	e17ffd15 	stw	r5,-12(fp)
    9e4c:	e1bffe15 	stw	r6,-8(fp)
    9e50:	e1ffff15 	stw	r7,-4(fp)
  int block;
  unsigned int status;

  block = !(flags & O_NONBLOCK);
    9e54:	e0bfff17 	ldw	r2,-4(fp)
    9e58:	1090000c 	andi	r2,r2,16384
    9e5c:	1005003a 	cmpeq	r2,r2,zero
    9e60:	10803fcc 	andi	r2,r2,255
    9e64:	e0bffa15 	stw	r2,-24(fp)

  do
  {
    status = IORD_ALTERA_AVALON_UART_STATUS(sp->base);
    9e68:	e0bffc17 	ldw	r2,-16(fp)
    9e6c:	10800017 	ldw	r2,0(r2)
    9e70:	10800204 	addi	r2,r2,8
    9e74:	10800037 	ldwio	r2,0(r2)
    9e78:	e0bffb15 	stw	r2,-20(fp)

    /* clear any error flags */

    IOWR_ALTERA_AVALON_UART_STATUS(sp->base, 0);
    9e7c:	e0bffc17 	ldw	r2,-16(fp)
    9e80:	10800017 	ldw	r2,0(r2)
    9e84:	10800204 	addi	r2,r2,8
    9e88:	0007883a 	mov	r3,zero
    9e8c:	10c00035 	stwio	r3,0(r2)

    if (status & ALTERA_AVALON_UART_CONTROL_RRDY_MSK)
    9e90:	e0bffb17 	ldw	r2,-20(fp)
    9e94:	1080200c 	andi	r2,r2,128
    9e98:	10000b26 	beq	r2,zero,9ec8 <altera_avalon_uart_read+0x94>
    {
      ptr[0] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
    9e9c:	e0bffc17 	ldw	r2,-16(fp)
    9ea0:	10800017 	ldw	r2,0(r2)
    9ea4:	10800037 	ldwio	r2,0(r2)
    9ea8:	1007883a 	mov	r3,r2
    9eac:	e0bffd17 	ldw	r2,-12(fp)
    9eb0:	10c00005 	stb	r3,0(r2)

      if (!(status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
    9eb4:	e0bffb17 	ldw	r2,-20(fp)
    9eb8:	108000cc 	andi	r2,r2,3
    9ebc:	1000021e 	bne	r2,zero,9ec8 <altera_avalon_uart_read+0x94>
      ALTERA_AVALON_UART_STATUS_FE_MSK)))
      {
        return 1;
    9ec0:	00800044 	movi	r2,1
    9ec4:	00000606 	br	9ee0 <altera_avalon_uart_read+0xac>
      }
    }
  }
  while (block);
    9ec8:	e0bffa17 	ldw	r2,-24(fp)
    9ecc:	103fe61e 	bne	r2,zero,9e68 <altera_avalon_uart_read+0x34>

  ALT_ERRNO = EWOULDBLOCK;
    9ed0:	0009de40 	call	9de4 <alt_get_errno>
    9ed4:	00c002c4 	movi	r3,11
    9ed8:	10c00015 	stw	r3,0(r2)
 
  return 0;
    9edc:	0005883a 	mov	r2,zero
}
    9ee0:	e037883a 	mov	sp,fp
    9ee4:	dfc00117 	ldw	ra,4(sp)
    9ee8:	df000017 	ldw	fp,0(sp)
    9eec:	dec00204 	addi	sp,sp,8
    9ef0:	f800283a 	ret

00009ef4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    9ef4:	defffe04 	addi	sp,sp,-8
    9ef8:	dfc00115 	stw	ra,4(sp)
    9efc:	df000015 	stw	fp,0(sp)
    9f00:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    9f04:	00800074 	movhi	r2,1
    9f08:	10ac6e04 	addi	r2,r2,-20040
    9f0c:	10800017 	ldw	r2,0(r2)
    9f10:	10000526 	beq	r2,zero,9f28 <alt_get_errno+0x34>
    9f14:	00800074 	movhi	r2,1
    9f18:	10ac6e04 	addi	r2,r2,-20040
    9f1c:	10800017 	ldw	r2,0(r2)
    9f20:	103ee83a 	callr	r2
    9f24:	00000206 	br	9f30 <alt_get_errno+0x3c>
    9f28:	00800074 	movhi	r2,1
    9f2c:	10ad3804 	addi	r2,r2,-19232
}
    9f30:	e037883a 	mov	sp,fp
    9f34:	dfc00117 	ldw	ra,4(sp)
    9f38:	df000017 	ldw	fp,0(sp)
    9f3c:	dec00204 	addi	sp,sp,8
    9f40:	f800283a 	ret

00009f44 <altera_avalon_uart_write>:
 */

int 
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
    9f44:	defff704 	addi	sp,sp,-36
    9f48:	dfc00815 	stw	ra,32(sp)
    9f4c:	df000715 	stw	fp,28(sp)
    9f50:	df000704 	addi	fp,sp,28
    9f54:	e13ffc15 	stw	r4,-16(fp)
    9f58:	e17ffd15 	stw	r5,-12(fp)
    9f5c:	e1bffe15 	stw	r6,-8(fp)
    9f60:	e1ffff15 	stw	r7,-4(fp)
  int block;
  unsigned int status;
  int count;

  block = !(flags & O_NONBLOCK);
    9f64:	e0bfff17 	ldw	r2,-4(fp)
    9f68:	1090000c 	andi	r2,r2,16384
    9f6c:	1005003a 	cmpeq	r2,r2,zero
    9f70:	10803fcc 	andi	r2,r2,255
    9f74:	e0bffa15 	stw	r2,-24(fp)
  count = len;
    9f78:	e0bffe17 	ldw	r2,-8(fp)
    9f7c:	e0bff915 	stw	r2,-28(fp)

  do
  {
    status = IORD_ALTERA_AVALON_UART_STATUS(sp->base);
    9f80:	e0bffc17 	ldw	r2,-16(fp)
    9f84:	10800017 	ldw	r2,0(r2)
    9f88:	10800204 	addi	r2,r2,8
    9f8c:	10800037 	ldwio	r2,0(r2)
    9f90:	e0bffb15 	stw	r2,-20(fp)
   
    if (status & ALTERA_AVALON_UART_STATUS_TRDY_MSK)
    9f94:	e0bffb17 	ldw	r2,-20(fp)
    9f98:	1080100c 	andi	r2,r2,64
    9f9c:	10000f26 	beq	r2,zero,9fdc <altera_avalon_uart_write+0x98>
    {
      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, *ptr++);
    9fa0:	e0bffc17 	ldw	r2,-16(fp)
    9fa4:	10800017 	ldw	r2,0(r2)
    9fa8:	10800104 	addi	r2,r2,4
    9fac:	e0fffd17 	ldw	r3,-12(fp)
    9fb0:	18c00003 	ldbu	r3,0(r3)
    9fb4:	18c03fcc 	andi	r3,r3,255
    9fb8:	18c0201c 	xori	r3,r3,128
    9fbc:	18ffe004 	addi	r3,r3,-128
    9fc0:	e13ffd17 	ldw	r4,-12(fp)
    9fc4:	21000044 	addi	r4,r4,1
    9fc8:	e13ffd15 	stw	r4,-12(fp)
    9fcc:	10c00035 	stwio	r3,0(r2)
      count--;
    9fd0:	e0bff917 	ldw	r2,-28(fp)
    9fd4:	10bfffc4 	addi	r2,r2,-1
    9fd8:	e0bff915 	stw	r2,-28(fp)
    }
  }
  while (block && count);
    9fdc:	e0bffa17 	ldw	r2,-24(fp)
    9fe0:	10000226 	beq	r2,zero,9fec <altera_avalon_uart_write+0xa8>
    9fe4:	e0bff917 	ldw	r2,-28(fp)
    9fe8:	103fe51e 	bne	r2,zero,9f80 <altera_avalon_uart_write+0x3c>

  if (count)
    9fec:	e0bff917 	ldw	r2,-28(fp)
    9ff0:	10000326 	beq	r2,zero,a000 <altera_avalon_uart_write+0xbc>
  {
    ALT_ERRNO = EWOULDBLOCK;
    9ff4:	0009ef40 	call	9ef4 <alt_get_errno>
    9ff8:	00c002c4 	movi	r3,11
    9ffc:	10c00015 	stw	r3,0(r2)
  }

  return (len - count);
    a000:	e0fffe17 	ldw	r3,-8(fp)
    a004:	e0bff917 	ldw	r2,-28(fp)
    a008:	1885c83a 	sub	r2,r3,r2
}
    a00c:	e037883a 	mov	sp,fp
    a010:	dfc00117 	ldw	ra,4(sp)
    a014:	df000017 	ldw	fp,0(sp)
    a018:	dec00204 	addi	sp,sp,8
    a01c:	f800283a 	ret

0000a020 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    a020:	defffe04 	addi	sp,sp,-8
    a024:	dfc00115 	stw	ra,4(sp)
    a028:	df000015 	stw	fp,0(sp)
    a02c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    a030:	00800074 	movhi	r2,1
    a034:	10ac6e04 	addi	r2,r2,-20040
    a038:	10800017 	ldw	r2,0(r2)
    a03c:	10000526 	beq	r2,zero,a054 <alt_get_errno+0x34>
    a040:	00800074 	movhi	r2,1
    a044:	10ac6e04 	addi	r2,r2,-20040
    a048:	10800017 	ldw	r2,0(r2)
    a04c:	103ee83a 	callr	r2
    a050:	00000206 	br	a05c <alt_get_errno+0x3c>
    a054:	00800074 	movhi	r2,1
    a058:	10ad3804 	addi	r2,r2,-19232
}
    a05c:	e037883a 	mov	sp,fp
    a060:	dfc00117 	ldw	ra,4(sp)
    a064:	df000017 	ldw	fp,0(sp)
    a068:	dec00204 	addi	sp,sp,8
    a06c:	f800283a 	ret

0000a070 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    a070:	defffb04 	addi	sp,sp,-20
    a074:	dfc00415 	stw	ra,16(sp)
    a078:	df000315 	stw	fp,12(sp)
    a07c:	df000304 	addi	fp,sp,12
    a080:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    a084:	e0bfff17 	ldw	r2,-4(fp)
    a088:	10000716 	blt	r2,zero,a0a8 <close+0x38>
    a08c:	e13fff17 	ldw	r4,-4(fp)
    a090:	01400304 	movi	r5,12
    a094:	00094b00 	call	94b0 <__mulsi3>
    a098:	00c00074 	movhi	r3,1
    a09c:	18ec0604 	addi	r3,r3,-20456
    a0a0:	10c5883a 	add	r2,r2,r3
    a0a4:	00000106 	br	a0ac <close+0x3c>
    a0a8:	0005883a 	mov	r2,zero
    a0ac:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
    a0b0:	e0bffd17 	ldw	r2,-12(fp)
    a0b4:	10001826 	beq	r2,zero,a118 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    a0b8:	e0bffd17 	ldw	r2,-12(fp)
    a0bc:	10800017 	ldw	r2,0(r2)
    a0c0:	10800417 	ldw	r2,16(r2)
    a0c4:	10000626 	beq	r2,zero,a0e0 <close+0x70>
    a0c8:	e0bffd17 	ldw	r2,-12(fp)
    a0cc:	10800017 	ldw	r2,0(r2)
    a0d0:	10800417 	ldw	r2,16(r2)
    a0d4:	e13ffd17 	ldw	r4,-12(fp)
    a0d8:	103ee83a 	callr	r2
    a0dc:	00000106 	br	a0e4 <close+0x74>
    a0e0:	0005883a 	mov	r2,zero
    a0e4:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    a0e8:	e13fff17 	ldw	r4,-4(fp)
    a0ec:	000a6940 	call	a694 <alt_release_fd>
    if (rval < 0)
    a0f0:	e0bffe17 	ldw	r2,-8(fp)
    a0f4:	1000060e 	bge	r2,zero,a110 <close+0xa0>
    {
      ALT_ERRNO = -rval;
    a0f8:	000a0200 	call	a020 <alt_get_errno>
    a0fc:	e0fffe17 	ldw	r3,-8(fp)
    a100:	00c7c83a 	sub	r3,zero,r3
    a104:	10c00015 	stw	r3,0(r2)
      return -1;
    a108:	00bfffc4 	movi	r2,-1
    a10c:	00000606 	br	a128 <close+0xb8>
    }
    return 0;
    a110:	0005883a 	mov	r2,zero
    a114:	00000406 	br	a128 <close+0xb8>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    a118:	000a0200 	call	a020 <alt_get_errno>
    a11c:	00c01444 	movi	r3,81
    a120:	10c00015 	stw	r3,0(r2)
    return -1;
    a124:	00bfffc4 	movi	r2,-1
  }
}
    a128:	e037883a 	mov	sp,fp
    a12c:	dfc00117 	ldw	ra,4(sp)
    a130:	df000017 	ldw	fp,0(sp)
    a134:	dec00204 	addi	sp,sp,8
    a138:	f800283a 	ret

0000a13c <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
    a13c:	deffff04 	addi	sp,sp,-4
    a140:	df000015 	stw	fp,0(sp)
    a144:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    a148:	e037883a 	mov	sp,fp
    a14c:	df000017 	ldw	fp,0(sp)
    a150:	dec00104 	addi	sp,sp,4
    a154:	f800283a 	ret

0000a158 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    a158:	defffc04 	addi	sp,sp,-16
    a15c:	df000315 	stw	fp,12(sp)
    a160:	df000304 	addi	fp,sp,12
    a164:	e13ffd15 	stw	r4,-12(fp)
    a168:	e17ffe15 	stw	r5,-8(fp)
    a16c:	e1bfff15 	stw	r6,-4(fp)
  return len;
    a170:	e0bfff17 	ldw	r2,-4(fp)
}
    a174:	e037883a 	mov	sp,fp
    a178:	df000017 	ldw	fp,0(sp)
    a17c:	dec00104 	addi	sp,sp,4
    a180:	f800283a 	ret

0000a184 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    a184:	defffe04 	addi	sp,sp,-8
    a188:	dfc00115 	stw	ra,4(sp)
    a18c:	df000015 	stw	fp,0(sp)
    a190:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    a194:	00800074 	movhi	r2,1
    a198:	10ac6e04 	addi	r2,r2,-20040
    a19c:	10800017 	ldw	r2,0(r2)
    a1a0:	10000526 	beq	r2,zero,a1b8 <alt_get_errno+0x34>
    a1a4:	00800074 	movhi	r2,1
    a1a8:	10ac6e04 	addi	r2,r2,-20040
    a1ac:	10800017 	ldw	r2,0(r2)
    a1b0:	103ee83a 	callr	r2
    a1b4:	00000206 	br	a1c0 <alt_get_errno+0x3c>
    a1b8:	00800074 	movhi	r2,1
    a1bc:	10ad3804 	addi	r2,r2,-19232
}
    a1c0:	e037883a 	mov	sp,fp
    a1c4:	dfc00117 	ldw	ra,4(sp)
    a1c8:	df000017 	ldw	fp,0(sp)
    a1cc:	dec00204 	addi	sp,sp,8
    a1d0:	f800283a 	ret

0000a1d4 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
    a1d4:	defffa04 	addi	sp,sp,-24
    a1d8:	dfc00515 	stw	ra,20(sp)
    a1dc:	df000415 	stw	fp,16(sp)
    a1e0:	df000404 	addi	fp,sp,16
    a1e4:	e13ffe15 	stw	r4,-8(fp)
    a1e8:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
    a1ec:	e0bffe17 	ldw	r2,-8(fp)
    a1f0:	10000326 	beq	r2,zero,a200 <alt_dev_llist_insert+0x2c>
    a1f4:	e0bffe17 	ldw	r2,-8(fp)
    a1f8:	10800217 	ldw	r2,8(r2)
    a1fc:	1000051e 	bne	r2,zero,a214 <alt_dev_llist_insert+0x40>
  {
    ALT_ERRNO = EINVAL;
    a200:	000a1840 	call	a184 <alt_get_errno>
    a204:	00c00584 	movi	r3,22
    a208:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
    a20c:	00bffa84 	movi	r2,-22
    a210:	00001306 	br	a260 <alt_dev_llist_insert+0x8c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
    a214:	e0bffe17 	ldw	r2,-8(fp)
    a218:	e0ffff17 	ldw	r3,-4(fp)
    a21c:	e0fffc15 	stw	r3,-16(fp)
    a220:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    a224:	e0bffd17 	ldw	r2,-12(fp)
    a228:	e0fffc17 	ldw	r3,-16(fp)
    a22c:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
    a230:	e0bffc17 	ldw	r2,-16(fp)
    a234:	10c00017 	ldw	r3,0(r2)
    a238:	e0bffd17 	ldw	r2,-12(fp)
    a23c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    a240:	e0bffc17 	ldw	r2,-16(fp)
    a244:	10800017 	ldw	r2,0(r2)
    a248:	e0fffd17 	ldw	r3,-12(fp)
    a24c:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
    a250:	e0bffc17 	ldw	r2,-16(fp)
    a254:	e0fffd17 	ldw	r3,-12(fp)
    a258:	10c00015 	stw	r3,0(r2)

  return 0;  
    a25c:	0005883a 	mov	r2,zero
}
    a260:	e037883a 	mov	sp,fp
    a264:	dfc00117 	ldw	ra,4(sp)
    a268:	df000017 	ldw	fp,0(sp)
    a26c:	dec00204 	addi	sp,sp,8
    a270:	f800283a 	ret

0000a274 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
    a274:	defffe04 	addi	sp,sp,-8
    a278:	dfc00115 	stw	ra,4(sp)
    a27c:	df000015 	stw	fp,0(sp)
    a280:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
    a284:	0009883a 	mov	r4,zero
    a288:	01420004 	movi	r5,2048
    a28c:	000ab480 	call	ab48 <alt_icache_flush>
#endif
}
    a290:	e037883a 	mov	sp,fp
    a294:	dfc00117 	ldw	ra,4(sp)
    a298:	df000017 	ldw	fp,0(sp)
    a29c:	dec00204 	addi	sp,sp,8
    a2a0:	f800283a 	ret

0000a2a4 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
    a2a4:	defff804 	addi	sp,sp,-32
    a2a8:	dfc00715 	stw	ra,28(sp)
    a2ac:	df000615 	stw	fp,24(sp)
    a2b0:	dc000515 	stw	r16,20(sp)
    a2b4:	df000504 	addi	fp,sp,20
    a2b8:	e13ffc15 	stw	r4,-16(fp)
    a2bc:	e17ffd15 	stw	r5,-12(fp)
    a2c0:	e1bffe15 	stw	r6,-8(fp)
    a2c4:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
    a2c8:	e13ffd17 	ldw	r4,-12(fp)
    a2cc:	e17ffe17 	ldw	r5,-8(fp)
    a2d0:	e1bfff17 	ldw	r6,-4(fp)
    a2d4:	000a53c0 	call	a53c <open>
    a2d8:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
    a2dc:	e0bffb17 	ldw	r2,-20(fp)
    a2e0:	10002216 	blt	r2,zero,a36c <alt_open_fd+0xc8>
  {
    fd->dev      = alt_fd_list[old].dev;
    a2e4:	04000074 	movhi	r16,1
    a2e8:	842c0604 	addi	r16,r16,-20456
    a2ec:	e0bffb17 	ldw	r2,-20(fp)
    a2f0:	1009883a 	mov	r4,r2
    a2f4:	01400304 	movi	r5,12
    a2f8:	00094b00 	call	94b0 <__mulsi3>
    a2fc:	8085883a 	add	r2,r16,r2
    a300:	10c00017 	ldw	r3,0(r2)
    a304:	e0bffc17 	ldw	r2,-16(fp)
    a308:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    a30c:	04000074 	movhi	r16,1
    a310:	842c0604 	addi	r16,r16,-20456
    a314:	e0bffb17 	ldw	r2,-20(fp)
    a318:	1009883a 	mov	r4,r2
    a31c:	01400304 	movi	r5,12
    a320:	00094b00 	call	94b0 <__mulsi3>
    a324:	8085883a 	add	r2,r16,r2
    a328:	10800104 	addi	r2,r2,4
    a32c:	10c00017 	ldw	r3,0(r2)
    a330:	e0bffc17 	ldw	r2,-16(fp)
    a334:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    a338:	04000074 	movhi	r16,1
    a33c:	842c0604 	addi	r16,r16,-20456
    a340:	e0bffb17 	ldw	r2,-20(fp)
    a344:	1009883a 	mov	r4,r2
    a348:	01400304 	movi	r5,12
    a34c:	00094b00 	call	94b0 <__mulsi3>
    a350:	8085883a 	add	r2,r16,r2
    a354:	10800204 	addi	r2,r2,8
    a358:	10c00017 	ldw	r3,0(r2)
    a35c:	e0bffc17 	ldw	r2,-16(fp)
    a360:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
    a364:	e13ffb17 	ldw	r4,-20(fp)
    a368:	000a6940 	call	a694 <alt_release_fd>
  }
} 
    a36c:	e037883a 	mov	sp,fp
    a370:	dfc00217 	ldw	ra,8(sp)
    a374:	df000117 	ldw	fp,4(sp)
    a378:	dc000017 	ldw	r16,0(sp)
    a37c:	dec00304 	addi	sp,sp,12
    a380:	f800283a 	ret

0000a384 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    a384:	defffb04 	addi	sp,sp,-20
    a388:	dfc00415 	stw	ra,16(sp)
    a38c:	df000315 	stw	fp,12(sp)
    a390:	df000304 	addi	fp,sp,12
    a394:	e13ffd15 	stw	r4,-12(fp)
    a398:	e17ffe15 	stw	r5,-8(fp)
    a39c:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    a3a0:	01000074 	movhi	r4,1
    a3a4:	212c0904 	addi	r4,r4,-20444
    a3a8:	e17ffd17 	ldw	r5,-12(fp)
    a3ac:	01800044 	movi	r6,1
    a3b0:	01c07fc4 	movi	r7,511
    a3b4:	000a2a40 	call	a2a4 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
    a3b8:	01000074 	movhi	r4,1
    a3bc:	212c0604 	addi	r4,r4,-20456
    a3c0:	e17ffe17 	ldw	r5,-8(fp)
    a3c4:	000d883a 	mov	r6,zero
    a3c8:	01c07fc4 	movi	r7,511
    a3cc:	000a2a40 	call	a2a4 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    a3d0:	01000074 	movhi	r4,1
    a3d4:	212c0c04 	addi	r4,r4,-20432
    a3d8:	e17fff17 	ldw	r5,-4(fp)
    a3dc:	01800044 	movi	r6,1
    a3e0:	01c07fc4 	movi	r7,511
    a3e4:	000a2a40 	call	a2a4 <alt_open_fd>
}  
    a3e8:	e037883a 	mov	sp,fp
    a3ec:	dfc00117 	ldw	ra,4(sp)
    a3f0:	df000017 	ldw	fp,0(sp)
    a3f4:	dec00204 	addi	sp,sp,8
    a3f8:	f800283a 	ret

0000a3fc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    a3fc:	defffe04 	addi	sp,sp,-8
    a400:	dfc00115 	stw	ra,4(sp)
    a404:	df000015 	stw	fp,0(sp)
    a408:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    a40c:	00800074 	movhi	r2,1
    a410:	10ac6e04 	addi	r2,r2,-20040
    a414:	10800017 	ldw	r2,0(r2)
    a418:	10000526 	beq	r2,zero,a430 <alt_get_errno+0x34>
    a41c:	00800074 	movhi	r2,1
    a420:	10ac6e04 	addi	r2,r2,-20040
    a424:	10800017 	ldw	r2,0(r2)
    a428:	103ee83a 	callr	r2
    a42c:	00000206 	br	a438 <alt_get_errno+0x3c>
    a430:	00800074 	movhi	r2,1
    a434:	10ad3804 	addi	r2,r2,-19232
}
    a438:	e037883a 	mov	sp,fp
    a43c:	dfc00117 	ldw	ra,4(sp)
    a440:	df000017 	ldw	fp,0(sp)
    a444:	dec00204 	addi	sp,sp,8
    a448:	f800283a 	ret

0000a44c <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
    a44c:	defffb04 	addi	sp,sp,-20
    a450:	dfc00415 	stw	ra,16(sp)
    a454:	df000315 	stw	fp,12(sp)
    a458:	dc000215 	stw	r16,8(sp)
    a45c:	df000204 	addi	fp,sp,8
    a460:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    a464:	e0bfff17 	ldw	r2,-4(fp)
    a468:	10800217 	ldw	r2,8(r2)
    a46c:	10d00034 	orhi	r3,r2,16384
    a470:	e0bfff17 	ldw	r2,-4(fp)
    a474:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    a478:	e03ffe15 	stw	zero,-8(fp)
    a47c:	00002206 	br	a508 <alt_file_locked+0xbc>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    a480:	04000074 	movhi	r16,1
    a484:	842c0604 	addi	r16,r16,-20456
    a488:	e0bffe17 	ldw	r2,-8(fp)
    a48c:	1009883a 	mov	r4,r2
    a490:	01400304 	movi	r5,12
    a494:	00094b00 	call	94b0 <__mulsi3>
    a498:	8085883a 	add	r2,r16,r2
    a49c:	10c00017 	ldw	r3,0(r2)
    a4a0:	e0bfff17 	ldw	r2,-4(fp)
    a4a4:	10800017 	ldw	r2,0(r2)
    a4a8:	1880141e 	bne	r3,r2,a4fc <alt_file_locked+0xb0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    a4ac:	04000074 	movhi	r16,1
    a4b0:	842c0604 	addi	r16,r16,-20456
    a4b4:	e0bffe17 	ldw	r2,-8(fp)
    a4b8:	1009883a 	mov	r4,r2
    a4bc:	01400304 	movi	r5,12
    a4c0:	00094b00 	call	94b0 <__mulsi3>
    a4c4:	8085883a 	add	r2,r16,r2
    a4c8:	10800204 	addi	r2,r2,8
    a4cc:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    a4d0:	10000a0e 	bge	r2,zero,a4fc <alt_file_locked+0xb0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    a4d4:	e13ffe17 	ldw	r4,-8(fp)
    a4d8:	01400304 	movi	r5,12
    a4dc:	00094b00 	call	94b0 <__mulsi3>
    a4e0:	00c00074 	movhi	r3,1
    a4e4:	18ec0604 	addi	r3,r3,-20456
    a4e8:	10c7883a 	add	r3,r2,r3
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    a4ec:	e0bfff17 	ldw	r2,-4(fp)
    a4f0:	18800226 	beq	r3,r2,a4fc <alt_file_locked+0xb0>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
    a4f4:	00bffcc4 	movi	r2,-13
    a4f8:	00000a06 	br	a524 <alt_file_locked+0xd8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    a4fc:	e0bffe17 	ldw	r2,-8(fp)
    a500:	10800044 	addi	r2,r2,1
    a504:	e0bffe15 	stw	r2,-8(fp)
    a508:	00800074 	movhi	r2,1
    a50c:	10ac6d04 	addi	r2,r2,-20044
    a510:	10800017 	ldw	r2,0(r2)
    a514:	1007883a 	mov	r3,r2
    a518:	e0bffe17 	ldw	r2,-8(fp)
    a51c:	18bfd82e 	bgeu	r3,r2,a480 <alt_file_locked+0x34>
    }
  }
  
  /* The device is not locked */
 
  return 0;
    a520:	0005883a 	mov	r2,zero
}
    a524:	e037883a 	mov	sp,fp
    a528:	dfc00217 	ldw	ra,8(sp)
    a52c:	df000117 	ldw	fp,4(sp)
    a530:	dc000017 	ldw	r16,0(sp)
    a534:	dec00304 	addi	sp,sp,12
    a538:	f800283a 	ret

0000a53c <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    a53c:	defff604 	addi	sp,sp,-40
    a540:	dfc00915 	stw	ra,36(sp)
    a544:	df000815 	stw	fp,32(sp)
    a548:	df000804 	addi	fp,sp,32
    a54c:	e13ffd15 	stw	r4,-12(fp)
    a550:	e17ffe15 	stw	r5,-8(fp)
    a554:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
    a558:	00bfffc4 	movi	r2,-1
    a55c:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
    a560:	00bffb44 	movi	r2,-19
    a564:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
    a568:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    a56c:	e13ffd17 	ldw	r4,-12(fp)
    a570:	01400074 	movhi	r5,1
    a574:	296c6b04 	addi	r5,r5,-20052
    a578:	000a8d00 	call	a8d0 <alt_find_dev>
    a57c:	e0bff815 	stw	r2,-32(fp)
    a580:	e0bff817 	ldw	r2,-32(fp)
    a584:	1000051e 	bne	r2,zero,a59c <open+0x60>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    a588:	e13ffd17 	ldw	r4,-12(fp)
    a58c:	000a9600 	call	a960 <alt_find_file>
    a590:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
    a594:	00800044 	movi	r2,1
    a598:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    a59c:	e0bff817 	ldw	r2,-32(fp)
    a5a0:	10002a26 	beq	r2,zero,a64c <open+0x110>
  {
    if ((index = alt_get_fd (dev)) < 0)
    a5a4:	e13ff817 	ldw	r4,-32(fp)
    a5a8:	000aa740 	call	aa74 <alt_get_fd>
    a5ac:	e0bff915 	stw	r2,-28(fp)
    a5b0:	e0bff917 	ldw	r2,-28(fp)
    a5b4:	1000030e 	bge	r2,zero,a5c4 <open+0x88>
    {
      status = index;
    a5b8:	e0bff917 	ldw	r2,-28(fp)
    a5bc:	e0bffa15 	stw	r2,-24(fp)
    a5c0:	00002406 	br	a654 <open+0x118>
    }
    else
    {
      fd = &alt_fd_list[index];
    a5c4:	e13ff917 	ldw	r4,-28(fp)
    a5c8:	01400304 	movi	r5,12
    a5cc:	00094b00 	call	94b0 <__mulsi3>
    a5d0:	00c00074 	movhi	r3,1
    a5d4:	18ec0604 	addi	r3,r3,-20456
    a5d8:	10c5883a 	add	r2,r2,r3
    a5dc:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    a5e0:	e0fffe17 	ldw	r3,-8(fp)
    a5e4:	00900034 	movhi	r2,16384
    a5e8:	10bfffc4 	addi	r2,r2,-1
    a5ec:	1886703a 	and	r3,r3,r2
    a5f0:	e0bffc17 	ldw	r2,-16(fp)
    a5f4:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
    a5f8:	e0bffb17 	ldw	r2,-20(fp)
    a5fc:	1000051e 	bne	r2,zero,a614 <open+0xd8>
    a600:	e13ffc17 	ldw	r4,-16(fp)
    a604:	000a44c0 	call	a44c <alt_file_locked>
    a608:	e0bffa15 	stw	r2,-24(fp)
    a60c:	e0bffa17 	ldw	r2,-24(fp)
    a610:	10001016 	blt	r2,zero,a654 <open+0x118>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
    a614:	e0bff817 	ldw	r2,-32(fp)
    a618:	10800317 	ldw	r2,12(r2)
    a61c:	10000826 	beq	r2,zero,a640 <open+0x104>
    a620:	e0bff817 	ldw	r2,-32(fp)
    a624:	10800317 	ldw	r2,12(r2)
    a628:	e13ffc17 	ldw	r4,-16(fp)
    a62c:	e17ffd17 	ldw	r5,-12(fp)
    a630:	e1bffe17 	ldw	r6,-8(fp)
    a634:	e1ffff17 	ldw	r7,-4(fp)
    a638:	103ee83a 	callr	r2
    a63c:	00000106 	br	a644 <open+0x108>
    a640:	0005883a 	mov	r2,zero
    a644:	e0bffa15 	stw	r2,-24(fp)
    a648:	00000206 	br	a654 <open+0x118>
      }
    }
  }
  else
  {
    status = -ENODEV;
    a64c:	00bffb44 	movi	r2,-19
    a650:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
    a654:	e0bffa17 	ldw	r2,-24(fp)
    a658:	1000080e 	bge	r2,zero,a67c <open+0x140>
  {
    alt_release_fd (index);  
    a65c:	e13ff917 	ldw	r4,-28(fp)
    a660:	000a6940 	call	a694 <alt_release_fd>
    ALT_ERRNO = -status;
    a664:	000a3fc0 	call	a3fc <alt_get_errno>
    a668:	e0fffa17 	ldw	r3,-24(fp)
    a66c:	00c7c83a 	sub	r3,zero,r3
    a670:	10c00015 	stw	r3,0(r2)
    return -1;
    a674:	00bfffc4 	movi	r2,-1
    a678:	00000106 	br	a680 <open+0x144>
  }
  
  /* return the reference upon success */

  return index;
    a67c:	e0bff917 	ldw	r2,-28(fp)
}
    a680:	e037883a 	mov	sp,fp
    a684:	dfc00117 	ldw	ra,4(sp)
    a688:	df000017 	ldw	fp,0(sp)
    a68c:	dec00204 	addi	sp,sp,8
    a690:	f800283a 	ret

0000a694 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    a694:	defffc04 	addi	sp,sp,-16
    a698:	dfc00315 	stw	ra,12(sp)
    a69c:	df000215 	stw	fp,8(sp)
    a6a0:	dc000115 	stw	r16,4(sp)
    a6a4:	df000104 	addi	fp,sp,4
    a6a8:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
    a6ac:	e0bfff17 	ldw	r2,-4(fp)
    a6b0:	108000d0 	cmplti	r2,r2,3
    a6b4:	1000111e 	bne	r2,zero,a6fc <alt_release_fd+0x68>
  {
    alt_fd_list[fd].fd_flags = 0;
    a6b8:	04000074 	movhi	r16,1
    a6bc:	842c0604 	addi	r16,r16,-20456
    a6c0:	e0bfff17 	ldw	r2,-4(fp)
    a6c4:	1009883a 	mov	r4,r2
    a6c8:	01400304 	movi	r5,12
    a6cc:	00094b00 	call	94b0 <__mulsi3>
    a6d0:	8085883a 	add	r2,r16,r2
    a6d4:	10800204 	addi	r2,r2,8
    a6d8:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    a6dc:	04000074 	movhi	r16,1
    a6e0:	842c0604 	addi	r16,r16,-20456
    a6e4:	e0bfff17 	ldw	r2,-4(fp)
    a6e8:	1009883a 	mov	r4,r2
    a6ec:	01400304 	movi	r5,12
    a6f0:	00094b00 	call	94b0 <__mulsi3>
    a6f4:	8085883a 	add	r2,r16,r2
    a6f8:	10000015 	stw	zero,0(r2)
  }
}
    a6fc:	e037883a 	mov	sp,fp
    a700:	dfc00217 	ldw	ra,8(sp)
    a704:	df000117 	ldw	fp,4(sp)
    a708:	dc000017 	ldw	r16,0(sp)
    a70c:	dec00304 	addi	sp,sp,12
    a710:	f800283a 	ret

0000a714 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
    a714:	defffa04 	addi	sp,sp,-24
    a718:	df000515 	stw	fp,20(sp)
    a71c:	df000504 	addi	fp,sp,20
    a720:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    a724:	0005303a 	rdctl	r2,status
    a728:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    a72c:	e0fffc17 	ldw	r3,-16(fp)
    a730:	00bfff84 	movi	r2,-2
    a734:	1884703a 	and	r2,r3,r2
    a738:	1001703a 	wrctl	status,r2
  
  return context;
    a73c:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
    a740:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
    a744:	e0bfff17 	ldw	r2,-4(fp)
    a748:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    a74c:	e0bffd17 	ldw	r2,-12(fp)
    a750:	10800017 	ldw	r2,0(r2)
    a754:	e0fffd17 	ldw	r3,-12(fp)
    a758:	18c00117 	ldw	r3,4(r3)
    a75c:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
    a760:	e0bffd17 	ldw	r2,-12(fp)
    a764:	10800117 	ldw	r2,4(r2)
    a768:	e0fffd17 	ldw	r3,-12(fp)
    a76c:	18c00017 	ldw	r3,0(r3)
    a770:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    a774:	e0bffd17 	ldw	r2,-12(fp)
    a778:	e0fffd17 	ldw	r3,-12(fp)
    a77c:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
    a780:	e0bffd17 	ldw	r2,-12(fp)
    a784:	e0fffd17 	ldw	r3,-12(fp)
    a788:	10c00015 	stw	r3,0(r2)
    a78c:	e0bffb17 	ldw	r2,-20(fp)
    a790:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    a794:	e0bffe17 	ldw	r2,-8(fp)
    a798:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
    a79c:	e037883a 	mov	sp,fp
    a7a0:	df000017 	ldw	fp,0(sp)
    a7a4:	dec00104 	addi	sp,sp,4
    a7a8:	f800283a 	ret

0000a7ac <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    a7ac:	defffb04 	addi	sp,sp,-20
    a7b0:	dfc00415 	stw	ra,16(sp)
    a7b4:	df000315 	stw	fp,12(sp)
    a7b8:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    a7bc:	d0a00917 	ldw	r2,-32732(gp)
    a7c0:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    a7c4:	d0a0d817 	ldw	r2,-31904(gp)
    a7c8:	10800044 	addi	r2,r2,1
    a7cc:	d0a0d815 	stw	r2,-31904(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    a7d0:	00002e06 	br	a88c <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
    a7d4:	e0bffd17 	ldw	r2,-12(fp)
    a7d8:	10800017 	ldw	r2,0(r2)
    a7dc:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    a7e0:	e0bffd17 	ldw	r2,-12(fp)
    a7e4:	10800403 	ldbu	r2,16(r2)
    a7e8:	10803fcc 	andi	r2,r2,255
    a7ec:	10000426 	beq	r2,zero,a800 <alt_tick+0x54>
    a7f0:	d0a0d817 	ldw	r2,-31904(gp)
    a7f4:	1000021e 	bne	r2,zero,a800 <alt_tick+0x54>
    {
      alarm->rollover = 0;
    a7f8:	e0bffd17 	ldw	r2,-12(fp)
    a7fc:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    a800:	e0bffd17 	ldw	r2,-12(fp)
    a804:	10800217 	ldw	r2,8(r2)
    a808:	d0e0d817 	ldw	r3,-31904(gp)
    a80c:	18801d36 	bltu	r3,r2,a884 <alt_tick+0xd8>
    a810:	e0bffd17 	ldw	r2,-12(fp)
    a814:	10800403 	ldbu	r2,16(r2)
    a818:	10803fcc 	andi	r2,r2,255
    a81c:	1000191e 	bne	r2,zero,a884 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
    a820:	e0bffd17 	ldw	r2,-12(fp)
    a824:	10c00317 	ldw	r3,12(r2)
    a828:	e0bffd17 	ldw	r2,-12(fp)
    a82c:	10800517 	ldw	r2,20(r2)
    a830:	1009883a 	mov	r4,r2
    a834:	183ee83a 	callr	r3
    a838:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
    a83c:	e0bfff17 	ldw	r2,-4(fp)
    a840:	1000031e 	bne	r2,zero,a850 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
    a844:	e13ffd17 	ldw	r4,-12(fp)
    a848:	000a7140 	call	a714 <alt_alarm_stop>
    a84c:	00000d06 	br	a884 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
    a850:	e0bffd17 	ldw	r2,-12(fp)
    a854:	10c00217 	ldw	r3,8(r2)
    a858:	e0bfff17 	ldw	r2,-4(fp)
    a85c:	1887883a 	add	r3,r3,r2
    a860:	e0bffd17 	ldw	r2,-12(fp)
    a864:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    a868:	e0bffd17 	ldw	r2,-12(fp)
    a86c:	10c00217 	ldw	r3,8(r2)
    a870:	d0a0d817 	ldw	r2,-31904(gp)
    a874:	1880032e 	bgeu	r3,r2,a884 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
    a878:	e0bffd17 	ldw	r2,-12(fp)
    a87c:	00c00044 	movi	r3,1
    a880:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
    a884:	e0bffe17 	ldw	r2,-8(fp)
    a888:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    a88c:	e0fffd17 	ldw	r3,-12(fp)
    a890:	d0a00904 	addi	r2,gp,-32732
    a894:	18bfcf1e 	bne	r3,r2,a7d4 <alt_tick+0x28>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
    a898:	0001883a 	nop
}
    a89c:	e037883a 	mov	sp,fp
    a8a0:	dfc00117 	ldw	ra,4(sp)
    a8a4:	df000017 	ldw	fp,0(sp)
    a8a8:	dec00204 	addi	sp,sp,8
    a8ac:	f800283a 	ret

0000a8b0 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
    a8b0:	deffff04 	addi	sp,sp,-4
    a8b4:	df000015 	stw	fp,0(sp)
    a8b8:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
    a8bc:	000170fa 	wrctl	ienable,zero
}
    a8c0:	e037883a 	mov	sp,fp
    a8c4:	df000017 	ldw	fp,0(sp)
    a8c8:	dec00104 	addi	sp,sp,4
    a8cc:	f800283a 	ret

0000a8d0 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    a8d0:	defffa04 	addi	sp,sp,-24
    a8d4:	dfc00515 	stw	ra,20(sp)
    a8d8:	df000415 	stw	fp,16(sp)
    a8dc:	df000404 	addi	fp,sp,16
    a8e0:	e13ffe15 	stw	r4,-8(fp)
    a8e4:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
    a8e8:	e0bfff17 	ldw	r2,-4(fp)
    a8ec:	10800017 	ldw	r2,0(r2)
    a8f0:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
    a8f4:	e13ffe17 	ldw	r4,-8(fp)
    a8f8:	0008be40 	call	8be4 <strlen>
    a8fc:	10800044 	addi	r2,r2,1
    a900:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    a904:	00000d06 	br	a93c <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    a908:	e0bffc17 	ldw	r2,-16(fp)
    a90c:	10c00217 	ldw	r3,8(r2)
    a910:	e0bffd17 	ldw	r2,-12(fp)
    a914:	1809883a 	mov	r4,r3
    a918:	e17ffe17 	ldw	r5,-8(fp)
    a91c:	100d883a 	mov	r6,r2
    a920:	000abf40 	call	abf4 <memcmp>
    a924:	1000021e 	bne	r2,zero,a930 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
    a928:	e0bffc17 	ldw	r2,-16(fp)
    a92c:	00000706 	br	a94c <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
    a930:	e0bffc17 	ldw	r2,-16(fp)
    a934:	10800017 	ldw	r2,0(r2)
    a938:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    a93c:	e0fffc17 	ldw	r3,-16(fp)
    a940:	e0bfff17 	ldw	r2,-4(fp)
    a944:	18bff01e 	bne	r3,r2,a908 <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
    a948:	0005883a 	mov	r2,zero
}
    a94c:	e037883a 	mov	sp,fp
    a950:	dfc00117 	ldw	ra,4(sp)
    a954:	df000017 	ldw	fp,0(sp)
    a958:	dec00204 	addi	sp,sp,8
    a95c:	f800283a 	ret

0000a960 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    a960:	defffb04 	addi	sp,sp,-20
    a964:	dfc00415 	stw	ra,16(sp)
    a968:	df000315 	stw	fp,12(sp)
    a96c:	df000304 	addi	fp,sp,12
    a970:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    a974:	00800074 	movhi	r2,1
    a978:	10ac6904 	addi	r2,r2,-20060
    a97c:	10800017 	ldw	r2,0(r2)
    a980:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    a984:	00003106 	br	aa4c <alt_find_file+0xec>
  {
    len = strlen(next->name);
    a988:	e0bffd17 	ldw	r2,-12(fp)
    a98c:	10800217 	ldw	r2,8(r2)
    a990:	1009883a 	mov	r4,r2
    a994:	0008be40 	call	8be4 <strlen>
    a998:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
    a99c:	e0bffd17 	ldw	r2,-12(fp)
    a9a0:	10c00217 	ldw	r3,8(r2)
    a9a4:	e0bffe17 	ldw	r2,-8(fp)
    a9a8:	10bfffc4 	addi	r2,r2,-1
    a9ac:	1885883a 	add	r2,r3,r2
    a9b0:	10800003 	ldbu	r2,0(r2)
    a9b4:	10803fcc 	andi	r2,r2,255
    a9b8:	1080201c 	xori	r2,r2,128
    a9bc:	10bfe004 	addi	r2,r2,-128
    a9c0:	10800bd8 	cmpnei	r2,r2,47
    a9c4:	1000031e 	bne	r2,zero,a9d4 <alt_find_file+0x74>
    {
      len -= 1;
    a9c8:	e0bffe17 	ldw	r2,-8(fp)
    a9cc:	10bfffc4 	addi	r2,r2,-1
    a9d0:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    a9d4:	e0bffe17 	ldw	r2,-8(fp)
    a9d8:	e0ffff17 	ldw	r3,-4(fp)
    a9dc:	1885883a 	add	r2,r3,r2
    a9e0:	10800003 	ldbu	r2,0(r2)
    a9e4:	10803fcc 	andi	r2,r2,255
    a9e8:	1080201c 	xori	r2,r2,128
    a9ec:	10bfe004 	addi	r2,r2,-128
    a9f0:	10800be0 	cmpeqi	r2,r2,47
    a9f4:	1000081e 	bne	r2,zero,aa18 <alt_find_file+0xb8>
    a9f8:	e0bffe17 	ldw	r2,-8(fp)
    a9fc:	e0ffff17 	ldw	r3,-4(fp)
    aa00:	1885883a 	add	r2,r3,r2
    aa04:	10800003 	ldbu	r2,0(r2)
    aa08:	10803fcc 	andi	r2,r2,255
    aa0c:	1080201c 	xori	r2,r2,128
    aa10:	10bfe004 	addi	r2,r2,-128
    aa14:	10000a1e 	bne	r2,zero,aa40 <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    aa18:	e0bffd17 	ldw	r2,-12(fp)
    aa1c:	10c00217 	ldw	r3,8(r2)
    aa20:	e0bffe17 	ldw	r2,-8(fp)
    aa24:	1809883a 	mov	r4,r3
    aa28:	e17fff17 	ldw	r5,-4(fp)
    aa2c:	100d883a 	mov	r6,r2
    aa30:	000abf40 	call	abf4 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    aa34:	1000021e 	bne	r2,zero,aa40 <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
    aa38:	e0bffd17 	ldw	r2,-12(fp)
    aa3c:	00000806 	br	aa60 <alt_find_file+0x100>
    }
    next = (alt_dev*) next->llist.next;
    aa40:	e0bffd17 	ldw	r2,-12(fp)
    aa44:	10800017 	ldw	r2,0(r2)
    aa48:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    aa4c:	e0fffd17 	ldw	r3,-12(fp)
    aa50:	00800074 	movhi	r2,1
    aa54:	10ac6904 	addi	r2,r2,-20060
    aa58:	18bfcb1e 	bne	r3,r2,a988 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
    aa5c:	0005883a 	mov	r2,zero
}
    aa60:	e037883a 	mov	sp,fp
    aa64:	dfc00117 	ldw	ra,4(sp)
    aa68:	df000017 	ldw	fp,0(sp)
    aa6c:	dec00204 	addi	sp,sp,8
    aa70:	f800283a 	ret

0000aa74 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
    aa74:	defffa04 	addi	sp,sp,-24
    aa78:	dfc00515 	stw	ra,20(sp)
    aa7c:	df000415 	stw	fp,16(sp)
    aa80:	dc000315 	stw	r16,12(sp)
    aa84:	df000304 	addi	fp,sp,12
    aa88:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
    aa8c:	00bffa04 	movi	r2,-24
    aa90:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    aa94:	e03ffd15 	stw	zero,-12(fp)
    aa98:	00002106 	br	ab20 <alt_get_fd+0xac>
  {
    if (!alt_fd_list[i].dev)
    aa9c:	04000074 	movhi	r16,1
    aaa0:	842c0604 	addi	r16,r16,-20456
    aaa4:	e0bffd17 	ldw	r2,-12(fp)
    aaa8:	1009883a 	mov	r4,r2
    aaac:	01400304 	movi	r5,12
    aab0:	00094b00 	call	94b0 <__mulsi3>
    aab4:	8085883a 	add	r2,r16,r2
    aab8:	10800017 	ldw	r2,0(r2)
    aabc:	1000151e 	bne	r2,zero,ab14 <alt_get_fd+0xa0>
    {
      alt_fd_list[i].dev = dev;
    aac0:	04000074 	movhi	r16,1
    aac4:	842c0604 	addi	r16,r16,-20456
    aac8:	e0bffd17 	ldw	r2,-12(fp)
    aacc:	1009883a 	mov	r4,r2
    aad0:	01400304 	movi	r5,12
    aad4:	00094b00 	call	94b0 <__mulsi3>
    aad8:	8085883a 	add	r2,r16,r2
    aadc:	e0ffff17 	ldw	r3,-4(fp)
    aae0:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
    aae4:	00800074 	movhi	r2,1
    aae8:	10ac6d04 	addi	r2,r2,-20044
    aaec:	10c00017 	ldw	r3,0(r2)
    aaf0:	e0bffd17 	ldw	r2,-12(fp)
    aaf4:	1880040e 	bge	r3,r2,ab08 <alt_get_fd+0x94>
      {
        alt_max_fd = i;
    aaf8:	00800074 	movhi	r2,1
    aafc:	10ac6d04 	addi	r2,r2,-20044
    ab00:	e0fffd17 	ldw	r3,-12(fp)
    ab04:	10c00015 	stw	r3,0(r2)
      }
      rc = i;
    ab08:	e0bffd17 	ldw	r2,-12(fp)
    ab0c:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
    ab10:	00000606 	br	ab2c <alt_get_fd+0xb8>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    ab14:	e0bffd17 	ldw	r2,-12(fp)
    ab18:	10800044 	addi	r2,r2,1
    ab1c:	e0bffd15 	stw	r2,-12(fp)
    ab20:	e0bffd17 	ldw	r2,-12(fp)
    ab24:	10800810 	cmplti	r2,r2,32
    ab28:	103fdc1e 	bne	r2,zero,aa9c <alt_get_fd+0x28>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
    ab2c:	e0bffe17 	ldw	r2,-8(fp)
}
    ab30:	e037883a 	mov	sp,fp
    ab34:	dfc00217 	ldw	ra,8(sp)
    ab38:	df000117 	ldw	fp,4(sp)
    ab3c:	dc000017 	ldw	r16,0(sp)
    ab40:	dec00304 	addi	sp,sp,12
    ab44:	f800283a 	ret

0000ab48 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
    ab48:	defffb04 	addi	sp,sp,-20
    ab4c:	df000415 	stw	fp,16(sp)
    ab50:	df000404 	addi	fp,sp,16
    ab54:	e13ffe15 	stw	r4,-8(fp)
    ab58:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
    ab5c:	e0bfff17 	ldw	r2,-4(fp)
    ab60:	10820070 	cmpltui	r2,r2,2049
    ab64:	1000021e 	bne	r2,zero,ab70 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
    ab68:	00820004 	movi	r2,2048
    ab6c:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
    ab70:	e0fffe17 	ldw	r3,-8(fp)
    ab74:	e0bfff17 	ldw	r2,-4(fp)
    ab78:	1885883a 	add	r2,r3,r2
    ab7c:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    ab80:	e0bffe17 	ldw	r2,-8(fp)
    ab84:	e0bffc15 	stw	r2,-16(fp)
    ab88:	00000506 	br	aba0 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
    ab8c:	e0bffc17 	ldw	r2,-16(fp)
    ab90:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    ab94:	e0bffc17 	ldw	r2,-16(fp)
    ab98:	10800804 	addi	r2,r2,32
    ab9c:	e0bffc15 	stw	r2,-16(fp)
    aba0:	e0fffc17 	ldw	r3,-16(fp)
    aba4:	e0bffd17 	ldw	r2,-12(fp)
    aba8:	18bff836 	bltu	r3,r2,ab8c <alt_icache_flush+0x44>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
    abac:	e0bffe17 	ldw	r2,-8(fp)
    abb0:	108007cc 	andi	r2,r2,31
    abb4:	10000226 	beq	r2,zero,abc0 <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
    abb8:	e0bffc17 	ldw	r2,-16(fp)
    abbc:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
    abc0:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
    abc4:	e037883a 	mov	sp,fp
    abc8:	df000017 	ldw	fp,0(sp)
    abcc:	dec00104 	addi	sp,sp,4
    abd0:	f800283a 	ret

0000abd4 <exit>:
    abd4:	defffe04 	addi	sp,sp,-8
    abd8:	000b883a 	mov	r5,zero
    abdc:	dc000015 	stw	r16,0(sp)
    abe0:	dfc00115 	stw	ra,4(sp)
    abe4:	2021883a 	mov	r16,r4
    abe8:	000ac3c0 	call	ac3c <__call_exitprocs>
    abec:	8009883a 	mov	r4,r16
    abf0:	000ae140 	call	ae14 <_exit>

0000abf4 <memcmp>:
    abf4:	30000d26 	beq	r6,zero,ac2c <memcmp+0x38>
    abf8:	20c00003 	ldbu	r3,0(r4)
    abfc:	28800003 	ldbu	r2,0(r5)
    ac00:	18800c1e 	bne	r3,r2,ac34 <memcmp+0x40>
    ac04:	31bfff84 	addi	r6,r6,-2
    ac08:	01ffffc4 	movi	r7,-1
    ac0c:	00000406 	br	ac20 <memcmp+0x2c>
    ac10:	20c00003 	ldbu	r3,0(r4)
    ac14:	28800003 	ldbu	r2,0(r5)
    ac18:	31bfffc4 	addi	r6,r6,-1
    ac1c:	1880051e 	bne	r3,r2,ac34 <memcmp+0x40>
    ac20:	21000044 	addi	r4,r4,1
    ac24:	29400044 	addi	r5,r5,1
    ac28:	31fff91e 	bne	r6,r7,ac10 <memcmp+0x1c>
    ac2c:	0005883a 	mov	r2,zero
    ac30:	f800283a 	ret
    ac34:	1885c83a 	sub	r2,r3,r2
    ac38:	f800283a 	ret

0000ac3c <__call_exitprocs>:
    ac3c:	00800074 	movhi	r2,1
    ac40:	10ac6604 	addi	r2,r2,-20072
    ac44:	10800017 	ldw	r2,0(r2)
    ac48:	defff204 	addi	sp,sp,-56
    ac4c:	df000c15 	stw	fp,48(sp)
    ac50:	d8800015 	stw	r2,0(sp)
    ac54:	10800c04 	addi	r2,r2,48
    ac58:	dd400915 	stw	r21,36(sp)
    ac5c:	dfc00d15 	stw	ra,52(sp)
    ac60:	ddc00b15 	stw	r23,44(sp)
    ac64:	dd800a15 	stw	r22,40(sp)
    ac68:	dd000815 	stw	r20,32(sp)
    ac6c:	dcc00715 	stw	r19,28(sp)
    ac70:	dc800615 	stw	r18,24(sp)
    ac74:	dc400515 	stw	r17,20(sp)
    ac78:	dc000415 	stw	r16,16(sp)
    ac7c:	d9000115 	stw	r4,4(sp)
    ac80:	2839883a 	mov	fp,r5
    ac84:	d8800215 	stw	r2,8(sp)
    ac88:	057fffc4 	movi	r21,-1
    ac8c:	d8800017 	ldw	r2,0(sp)
    ac90:	dd800217 	ldw	r22,8(sp)
    ac94:	15c00c17 	ldw	r23,48(r2)
    ac98:	b8001b26 	beq	r23,zero,ad08 <__call_exitprocs+0xcc>
    ac9c:	b9000117 	ldw	r4,4(r23)
    aca0:	bd002217 	ldw	r20,136(r23)
    aca4:	243fffc4 	addi	r16,r4,-1
    aca8:	80001416 	blt	r16,zero,acfc <__call_exitprocs+0xc0>
    acac:	244007c4 	addi	r17,r4,31
    acb0:	21000044 	addi	r4,r4,1
    acb4:	8c63883a 	add	r17,r17,r17
    acb8:	8427883a 	add	r19,r16,r16
    acbc:	2109883a 	add	r4,r4,r4
    acc0:	8c63883a 	add	r17,r17,r17
    acc4:	9ce7883a 	add	r19,r19,r19
    acc8:	2109883a 	add	r4,r4,r4
    accc:	a463883a 	add	r17,r20,r17
    acd0:	a4e7883a 	add	r19,r20,r19
    acd4:	b925883a 	add	r18,r23,r4
    acd8:	e0001726 	beq	fp,zero,ad38 <__call_exitprocs+0xfc>
    acdc:	a0000226 	beq	r20,zero,ace8 <__call_exitprocs+0xac>
    ace0:	89400017 	ldw	r5,0(r17)
    ace4:	2f001426 	beq	r5,fp,ad38 <__call_exitprocs+0xfc>
    ace8:	843fffc4 	addi	r16,r16,-1
    acec:	8c7fff04 	addi	r17,r17,-4
    acf0:	9cffff04 	addi	r19,r19,-4
    acf4:	94bfff04 	addi	r18,r18,-4
    acf8:	857ff71e 	bne	r16,r21,acd8 <__call_exitprocs+0x9c>
    acfc:	00800034 	movhi	r2,0
    ad00:	10800004 	addi	r2,r2,0
    ad04:	1000311e 	bne	r2,zero,adcc <__call_exitprocs+0x190>
    ad08:	dfc00d17 	ldw	ra,52(sp)
    ad0c:	df000c17 	ldw	fp,48(sp)
    ad10:	ddc00b17 	ldw	r23,44(sp)
    ad14:	dd800a17 	ldw	r22,40(sp)
    ad18:	dd400917 	ldw	r21,36(sp)
    ad1c:	dd000817 	ldw	r20,32(sp)
    ad20:	dcc00717 	ldw	r19,28(sp)
    ad24:	dc800617 	ldw	r18,24(sp)
    ad28:	dc400517 	ldw	r17,20(sp)
    ad2c:	dc000417 	ldw	r16,16(sp)
    ad30:	dec00e04 	addi	sp,sp,56
    ad34:	f800283a 	ret
    ad38:	b9000117 	ldw	r4,4(r23)
    ad3c:	92000017 	ldw	r8,0(r18)
    ad40:	213fffc4 	addi	r4,r4,-1
    ad44:	24001a26 	beq	r4,r16,adb0 <__call_exitprocs+0x174>
    ad48:	90000015 	stw	zero,0(r18)
    ad4c:	403fe626 	beq	r8,zero,ace8 <__call_exitprocs+0xac>
    ad50:	ba400117 	ldw	r9,4(r23)
    ad54:	a0001226 	beq	r20,zero,ada0 <__call_exitprocs+0x164>
    ad58:	00800044 	movi	r2,1
    ad5c:	1408983a 	sll	r4,r2,r16
    ad60:	a1404017 	ldw	r5,256(r20)
    ad64:	214a703a 	and	r5,r4,r5
    ad68:	28000d26 	beq	r5,zero,ada0 <__call_exitprocs+0x164>
    ad6c:	a1404117 	ldw	r5,260(r20)
    ad70:	2148703a 	and	r4,r4,r5
    ad74:	2000101e 	bne	r4,zero,adb8 <__call_exitprocs+0x17c>
    ad78:	99400017 	ldw	r5,0(r19)
    ad7c:	d9000117 	ldw	r4,4(sp)
    ad80:	da400315 	stw	r9,12(sp)
    ad84:	403ee83a 	callr	r8
    ad88:	da400317 	ldw	r9,12(sp)
    ad8c:	b9000117 	ldw	r4,4(r23)
    ad90:	227fbe1e 	bne	r4,r9,ac8c <__call_exitprocs+0x50>
    ad94:	b1000017 	ldw	r4,0(r22)
    ad98:	25ffd326 	beq	r4,r23,ace8 <__call_exitprocs+0xac>
    ad9c:	003fbb06 	br	ac8c <__call_exitprocs+0x50>
    ada0:	da400315 	stw	r9,12(sp)
    ada4:	403ee83a 	callr	r8
    ada8:	da400317 	ldw	r9,12(sp)
    adac:	003ff706 	br	ad8c <__call_exitprocs+0x150>
    adb0:	bc000115 	stw	r16,4(r23)
    adb4:	003fe506 	br	ad4c <__call_exitprocs+0x110>
    adb8:	99000017 	ldw	r4,0(r19)
    adbc:	da400315 	stw	r9,12(sp)
    adc0:	403ee83a 	callr	r8
    adc4:	da400317 	ldw	r9,12(sp)
    adc8:	003ff006 	br	ad8c <__call_exitprocs+0x150>
    adcc:	b9000117 	ldw	r4,4(r23)
    add0:	20000e1e 	bne	r4,zero,ae0c <__call_exitprocs+0x1d0>
    add4:	b9000017 	ldw	r4,0(r23)
    add8:	20000826 	beq	r4,zero,adfc <__call_exitprocs+0x1c0>
    addc:	b1000015 	stw	r4,0(r22)
    ade0:	a0000226 	beq	r20,zero,adec <__call_exitprocs+0x1b0>
    ade4:	a009883a 	mov	r4,r20
    ade8:	00000000 	call	0 <__alt_mem_onchip_mem-0x8000>
    adec:	b809883a 	mov	r4,r23
    adf0:	00000000 	call	0 <__alt_mem_onchip_mem-0x8000>
    adf4:	b5c00017 	ldw	r23,0(r22)
    adf8:	003fa706 	br	ac98 <__call_exitprocs+0x5c>
    adfc:	0007883a 	mov	r3,zero
    ae00:	b82d883a 	mov	r22,r23
    ae04:	182f883a 	mov	r23,r3
    ae08:	003fa306 	br	ac98 <__call_exitprocs+0x5c>
    ae0c:	b8c00017 	ldw	r3,0(r23)
    ae10:	003ffb06 	br	ae00 <__call_exitprocs+0x1c4>

0000ae14 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
    ae14:	defffc04 	addi	sp,sp,-16
    ae18:	df000315 	stw	fp,12(sp)
    ae1c:	df000304 	addi	fp,sp,12
    ae20:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
    ae24:	0001883a 	nop
    ae28:	e0bfff17 	ldw	r2,-4(fp)
    ae2c:	e0bffd15 	stw	r2,-12(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  int r2 = exit_code;
    ae30:	e0bffd17 	ldw	r2,-12(fp)
    ae34:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
    ae38:	e0bffe17 	ldw	r2,-8(fp)
    ae3c:	10000226 	beq	r2,zero,ae48 <_exit+0x34>
    ALT_SIM_FAIL();
    ae40:	002af070 	cmpltui	zero,zero,43969
    ae44:	00000106 	br	ae4c <_exit+0x38>
  } else {
    ALT_SIM_PASS();
    ae48:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
    ae4c:	003fff06 	br	ae4c <_exit+0x38>
