<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td><a id="l1" class='ln'>1</a></td><td><span class="ct">/**</span></td></tr>
<tr name="2" id="2">
<td><a id="l2" class='ln'>2</a></td><td><span class="ct"> ******************************************************************************</span></td></tr>
<tr name="3" id="3">
<td><a id="l3" class='ln'>3</a></td><td><span class="ct"> * @file    stm32f4xx.h</span></td></tr>
<tr name="4" id="4">
<td><a id="l4" class='ln'>4</a></td><td><span class="ct"> * @author  MCD Application Team</span></td></tr>
<tr name="5" id="5">
<td><a id="l5" class='ln'>5</a></td><td><span class="ct"> * @version V1.7.0</span></td></tr>
<tr name="6" id="6">
<td><a id="l6" class='ln'>6</a></td><td><span class="ct"> * @date    22-April-2016</span></td></tr>
<tr name="7" id="7">
<td><a id="l7" class='ln'>7</a></td><td><span class="ct"> * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer Header File.</span></td></tr>
<tr name="8" id="8">
<td><a id="l8" class='ln'>8</a></td><td><span class="ct"> *          This file contains all the peripheral register's definitions, bits</span></td></tr>
<tr name="9" id="9">
<td><a id="l9" class='ln'>9</a></td><td><span class="ct"> *          definitions and memory mapping for STM32F4xx devices.</span></td></tr>
<tr name="10" id="10">
<td><a id="l10" class='ln'>10</a></td><td><span class="ct"> *</span></td></tr>
<tr name="11" id="11">
<td><a id="l11" class='ln'>11</a></td><td><span class="ct"> *          The file is the unique include file that the application programmer</span></td></tr>
<tr name="12" id="12">
<td><a id="l12" class='ln'>12</a></td><td><span class="ct"> *          is using in the C source code, usually in main.c. This file contains:</span></td></tr>
<tr name="13" id="13">
<td><a id="l13" class='ln'>13</a></td><td><span class="ct"> *           - Configuration section that allows to select:</span></td></tr>
<tr name="14" id="14">
<td><a id="l14" class='ln'>14</a></td><td><span class="ct"> *              - The device used in the target application</span></td></tr>
<tr name="15" id="15">
<td><a id="l15" class='ln'>15</a></td><td><span class="ct"> *              - To use or not the peripheral’s drivers in application code(i.e.</span></td></tr>
<tr name="16" id="16">
<td><a id="l16" class='ln'>16</a></td><td><span class="ct"> *                code will be based on direct access to peripheral’s registers</span></td></tr>
<tr name="17" id="17">
<td><a id="l17" class='ln'>17</a></td><td><span class="ct"> *                rather than drivers API), this option is controlled by</span></td></tr>
<tr name="18" id="18">
<td><a id="l18" class='ln'>18</a></td><td><span class="ct"> *                "#define USE_STDPERIPH_DRIVER"</span></td></tr>
<tr name="19" id="19">
<td><a id="l19" class='ln'>19</a></td><td><span class="ct"> *              - To change few application-specific parameters such as the HSE</span></td></tr>
<tr name="20" id="20">
<td><a id="l20" class='ln'>20</a></td><td><span class="ct"> *                crystal frequency</span></td></tr>
<tr name="21" id="21">
<td><a id="l21" class='ln'>21</a></td><td><span class="ct"> *           - Data structures and the address mapping for all peripherals</span></td></tr>
<tr name="22" id="22">
<td><a id="l22" class='ln'>22</a></td><td><span class="ct"> *           - Peripherals registers declarations and bits definition</span></td></tr>
<tr name="23" id="23">
<td><a id="l23" class='ln'>23</a></td><td><span class="ct"> *           - Macros to access peripheral’s registers hardware</span></td></tr>
<tr name="24" id="24">
<td><a id="l24" class='ln'>24</a></td><td><span class="ct"> *</span></td></tr>
<tr name="25" id="25">
<td><a id="l25" class='ln'>25</a></td><td><span class="ct"> ******************************************************************************</span></td></tr>
<tr name="26" id="26">
<td><a id="l26" class='ln'>26</a></td><td><span class="ct"> * @attention</span></td></tr>
<tr name="27" id="27">
<td><a id="l27" class='ln'>27</a></td><td><span class="ct"> *</span></td></tr>
<tr name="28" id="28">
<td><a id="l28" class='ln'>28</a></td><td><span class="ct"> * &lt;h2&gt;&lt;center&gt;&amp;copy; COPYRIGHT 2016 STMicroelectronics&lt;/center&gt;&lt;/h2&gt;</span></td></tr>
<tr name="29" id="29">
<td><a id="l29" class='ln'>29</a></td><td><span class="ct"> *</span></td></tr>
<tr name="30" id="30">
<td><a id="l30" class='ln'>30</a></td><td><span class="ct"> * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");</span></td></tr>
<tr name="31" id="31">
<td><a id="l31" class='ln'>31</a></td><td><span class="ct"> * You may not use this file except in compliance with the License.</span></td></tr>
<tr name="32" id="32">
<td><a id="l32" class='ln'>32</a></td><td><span class="ct"> * You may obtain a copy of the License at:</span></td></tr>
<tr name="33" id="33">
<td><a id="l33" class='ln'>33</a></td><td><span class="ct"> *</span></td></tr>
<tr name="34" id="34">
<td><a id="l34" class='ln'>34</a></td><td><span class="ct"> *        http://www.st.com/software_license_agreement_liberty_v2</span></td></tr>
<tr name="35" id="35">
<td><a id="l35" class='ln'>35</a></td><td><span class="ct"> *</span></td></tr>
<tr name="36" id="36">
<td><a id="l36" class='ln'>36</a></td><td><span class="ct"> * Unless required by applicable law or agreed to in writing, software</span></td></tr>
<tr name="37" id="37">
<td><a id="l37" class='ln'>37</a></td><td><span class="ct"> * distributed under the License is distributed on an "AS IS" BASIS,</span></td></tr>
<tr name="38" id="38">
<td><a id="l38" class='ln'>38</a></td><td><span class="ct"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></td></tr>
<tr name="39" id="39">
<td><a id="l39" class='ln'>39</a></td><td><span class="ct"> * See the License for the specific language governing permissions and</span></td></tr>
<tr name="40" id="40">
<td><a id="l40" class='ln'>40</a></td><td><span class="ct"> * limitations under the License.</span></td></tr>
<tr name="41" id="41">
<td><a id="l41" class='ln'>41</a></td><td><span class="ct"> *</span></td></tr>
<tr name="42" id="42">
<td><a id="l42" class='ln'>42</a></td><td><span class="ct"> ******************************************************************************</span></td></tr>
<tr name="43" id="43">
<td><a id="l43" class='ln'>43</a></td><td><span class="ct"> */</span></td></tr>
<tr name="44" id="44">
<td><a id="l44" class='ln'>44</a></td><td></td></tr>
<tr name="45" id="45">
<td><a id="l45" class='ln'>45</a></td><td><span class="ct">/** @addtogroup CMSIS</span></td></tr>
<tr name="46" id="46">
<td><a id="l46" class='ln'>46</a></td><td><span class="ct"> * @{</span></td></tr>
<tr name="47" id="47">
<td><a id="l47" class='ln'>47</a></td><td><span class="ct"> */</span></td></tr>
<tr name="48" id="48">
<td><a id="l48" class='ln'>48</a></td><td></td></tr>
<tr name="49" id="49">
<td><a id="l49" class='ln'>49</a></td><td><span class="ct">/** @addtogroup stm32f4xx</span></td></tr>
<tr name="50" id="50">
<td><a id="l50" class='ln'>50</a></td><td><span class="ct"> * @{</span></td></tr>
<tr name="51" id="51">
<td><a id="l51" class='ln'>51</a></td><td><span class="ct"> */</span></td></tr>
<tr name="52" id="52">
<td><a id="l52" class='ln'>52</a></td><td><span class="pp">#ifndef</span> <a id="52c9" class="tk">__STM32F4xx_H</a></td></tr>
<tr name="53" id="53">
<td><a id="l53" class='ln'>53</a></td><td><span class="pp">#define</span> <a id="53c9" class="tk">__STM32F4xx_H</a></td></tr>
<tr name="54" id="54">
<td><a id="l54" class='ln'>54</a></td><td><span class="pp">#ifdef</span> <a id="54c8" class="tk">__cplusplus</a></td></tr>
<tr name="55" id="55">
<td><a id="l55" class='ln'>55</a></td><td></td></tr>
<tr name="56" id="56">
<td><a id="l56" class='ln'>56</a></td><td><span class="kw">extern</span> "C" <span class="br">{</span></td></tr>
<tr name="57" id="57">
<td><a id="l57" class='ln'>57</a></td><td></td></tr>
<tr name="58" id="58">
<td><a id="l58" class='ln'>58</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* __cplusplus */</span></td></tr>
<tr name="59" id="59">
<td><a id="l59" class='ln'>59</a></td><td></td></tr>
<tr name="60" id="60">
<td><a id="l60" class='ln'>60</a></td><td>  <span class="ct">/** @addtogroup Library_configuration_section</span></td></tr>
<tr name="61" id="61">
<td><a id="l61" class='ln'>61</a></td><td><span class="ct">   * @{</span></td></tr>
<tr name="62" id="62">
<td><a id="l62" class='ln'>62</a></td><td><span class="ct">   */</span></td></tr>
<tr name="63" id="63">
<td><a id="l63" class='ln'>63</a></td><td></td></tr>
<tr name="64" id="64">
<td><a id="l64" class='ln'>64</a></td><td>  <span class="ct">/* Uncomment the line below according to the target STM32 device used in your</span></td></tr>
<tr name="65" id="65">
<td><a id="l65" class='ln'>65</a></td><td><span class="ct">     application</span></td></tr>
<tr name="66" id="66">
<td><a id="l66" class='ln'>66</a></td><td><span class="ct">   */</span></td></tr>
<tr name="67" id="67">
<td><a id="l67" class='ln'>67</a></td><td><span class="pp">#define</span> <a id="67c9" class="tk">STM32F40_41xxx</a></td></tr>
<tr name="68" id="68">
<td><a id="l68" class='ln'>68</a></td><td><span class="pp">#if</span> <a id="68c5" class="tk">!</a><a id="68c6" class="tk">defined</a>(<a id="68c14" class="tk">STM32F40_41xxx</a>) <a id="68c30" class="tk">&amp;&amp;</a> <a id="68c33" class="tk">!</a><a id="68c34" class="tk">defined</a>(<a id="68c42" class="tk">STM32F427_437xx</a>) <a id="68c59" class="tk">&amp;&amp;</a> <a id="68c62" class="tk">!</a><a id="68c63" class="tk">defined</a>(<a id="68c71" class="tk">STM32F429_439xx</a>) <a id="68c88" class="tk">&amp;&amp;</a> <a id="68c91" class="tk">!</a><a id="68c92" class="tk">defined</a>(<a id="68c100" class="tk">STM32F401xx</a>) <a id="68c113" class="tk">&amp;&amp;</a> <a id="68c116" class="tk">!</a><a id="68c117" class="tk">defined</a>(<a id="68c125" class="tk">STM32F410xx</a>) <a id="68c138" class="tk">&amp;&amp;</a> <a id="68c141" class="tk">!</a><a id="68c142" class="tk">defined</a>(<a id="68c150" class="tk">STM32F411xE</a>) <a id="68c163" class="tk">&amp;&amp;</a> <a id="68c166" class="tk">!</a><a id="68c167" class="tk">defined</a>(<a id="68c175" class="tk">STM32F412xG</a>) <a id="68c188" class="tk">&amp;&amp;</a> <a id="68c191" class="tk">!</a><a id="68c192" class="tk">defined</a>(<a id="68c200" class="tk">STM32F446xx</a>) <a id="68c213" class="tk">&amp;&amp;</a> <a id="68c216" class="tk">!</a><a id="68c217" class="tk">defined</a>(<a id="68c225" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="69" id="69">
<td><a id="l69" class='ln'>69</a></td><td></td></tr>
<tr name="70" id="70">
<td><a id="l70" class='ln'>70</a></td><td>  <span class="ct">/* #define STM32F40_41xxx */</span></td></tr>
<tr name="71" id="71">
<td><a id="l71" class='ln'>71</a></td><td>  <span class="ct">/*!&lt; STM32F405RG, STM32F405VG, STM32F405ZG, STM32F415RG, STM32F415VG, STM32F415ZG,</span></td></tr>
<tr name="72" id="72">
<td><a id="l72" class='ln'>72</a></td><td><span class="ct">     STM32F407VG, STM32F407VE, STM32F407ZG, STM32F407ZE, STM32F407IG, STM32F407IE,</span></td></tr>
<tr name="73" id="73">
<td><a id="l73" class='ln'>73</a></td><td><span class="ct">     STM32F417VG, STM32F417VE, STM32F417ZG, STM32F417ZE, STM32F417IG and STM32F417IE Devices */</span></td></tr>
<tr name="74" id="74">
<td><a id="l74" class='ln'>74</a></td><td></td></tr>
<tr name="75" id="75">
<td><a id="l75" class='ln'>75</a></td><td>  <span class="ct">/* #define STM32F427_437xx */</span></td></tr>
<tr name="76" id="76">
<td><a id="l76" class='ln'>76</a></td><td>  <span class="ct">/*!&lt; STM32F427VG, STM32F427VI, STM32F427ZG, STM32F427ZI, STM32F427IG, STM32F427II,</span></td></tr>
<tr name="77" id="77">
<td><a id="l77" class='ln'>77</a></td><td><span class="ct">     STM32F437VG, STM32F437VI, STM32F437ZG, STM32F437ZI, STM32F437IG, STM32F437II Devices */</span></td></tr>
<tr name="78" id="78">
<td><a id="l78" class='ln'>78</a></td><td></td></tr>
<tr name="79" id="79">
<td><a id="l79" class='ln'>79</a></td><td>  <span class="ct">/* #define STM32F429_439xx */</span></td></tr>
<tr name="80" id="80">
<td><a id="l80" class='ln'>80</a></td><td>  <span class="ct">/*!&lt; STM32F429VG, STM32F429VI, STM32F429ZG, STM32F429ZI, STM32F429BG, STM32F429BI,</span></td></tr>
<tr name="81" id="81">
<td><a id="l81" class='ln'>81</a></td><td><span class="ct">     STM32F429NG, STM32F439NI, STM32F429IG, STM32F429II, STM32F439VG, STM32F439VI,</span></td></tr>
<tr name="82" id="82">
<td><a id="l82" class='ln'>82</a></td><td><span class="ct">     STM32F439ZG, STM32F439ZI, STM32F439BG, STM32F439BI, STM32F439NG, STM32F439NI,</span></td></tr>
<tr name="83" id="83">
<td><a id="l83" class='ln'>83</a></td><td><span class="ct">     STM32F439IG and STM32F439II Devices */</span></td></tr>
<tr name="84" id="84">
<td><a id="l84" class='ln'>84</a></td><td></td></tr>
<tr name="85" id="85">
<td><a id="l85" class='ln'>85</a></td><td>  <span class="ct">/* #define STM32F401xx */</span></td></tr>
<tr name="86" id="86">
<td><a id="l86" class='ln'>86</a></td><td>  <span class="ct">/*!&lt; STM32F401CB, STM32F401CC,  STM32F401RB, STM32F401RC, STM32F401VB, STM32F401VC,</span></td></tr>
<tr name="87" id="87">
<td><a id="l87" class='ln'>87</a></td><td><span class="ct">     STM32F401CD, STM32F401RD, STM32F401VD, STM32F401CExx, STM32F401RE and STM32F401VE Devices */</span></td></tr>
<tr name="88" id="88">
<td><a id="l88" class='ln'>88</a></td><td></td></tr>
<tr name="89" id="89">
<td><a id="l89" class='ln'>89</a></td><td>  <span class="ct">/* #define STM32F410xx */</span></td></tr>
<tr name="90" id="90">
<td><a id="l90" class='ln'>90</a></td><td>  <span class="ct">/*!&lt; STM32F410Tx, STM32F410Cx and STM32F410Rx */</span></td></tr>
<tr name="91" id="91">
<td><a id="l91" class='ln'>91</a></td><td></td></tr>
<tr name="92" id="92">
<td><a id="l92" class='ln'>92</a></td><td>  <span class="ct">/* #define STM32F411xE */</span></td></tr>
<tr name="93" id="93">
<td><a id="l93" class='ln'>93</a></td><td>  <span class="ct">/*!&lt; STM32F411CC, STM32F411RC, STM32F411VC, STM32F411CE, STM32F411RE and STM32F411VE Devices */</span></td></tr>
<tr name="94" id="94">
<td><a id="l94" class='ln'>94</a></td><td></td></tr>
<tr name="95" id="95">
<td><a id="l95" class='ln'>95</a></td><td>  <span class="ct">/* #define STM32F412xG */</span></td></tr>
<tr name="96" id="96">
<td><a id="l96" class='ln'>96</a></td><td>  <span class="ct">/*!&lt; STM32F412CEU, STM32F412CGU, STM32F412ZET, STM32F412ZGT, STM32F412ZEJ, STM32F412ZGJ,</span></td></tr>
<tr name="97" id="97">
<td><a id="l97" class='ln'>97</a></td><td><span class="ct">     STM32F412VET, STM32F412VGT, STM32F412VEH, STM32F412VGH, STM32F412RET, STM32F412RGT,</span></td></tr>
<tr name="98" id="98">
<td><a id="l98" class='ln'>98</a></td><td><span class="ct">     STM32F412REY and STM32F412RGY Devices */</span></td></tr>
<tr name="99" id="99">
<td><a id="l99" class='ln'>99</a></td><td></td></tr>
<tr name="100" id="100">
<td><a id="l100" class='ln'>100</a></td><td>  <span class="ct">/* #define STM32F446xx */</span></td></tr>
<tr name="101" id="101">
<td><a id="l101" class='ln'>101</a></td><td>  <span class="ct">/*!&lt; STM32F446MC, STM32F446ME, STM32F446RC, STM32F446RE, STM32F446VC, STM32F446VE, STM32F446ZC</span></td></tr>
<tr name="102" id="102">
<td><a id="l102" class='ln'>102</a></td><td><span class="ct">     and STM32F446ZE Devices */</span></td></tr>
<tr name="103" id="103">
<td><a id="l103" class='ln'>103</a></td><td></td></tr>
<tr name="104" id="104">
<td><a id="l104" class='ln'>104</a></td><td>  <span class="ct">/* #define STM32F469_479xx */</span></td></tr>
<tr name="105" id="105">
<td><a id="l105" class='ln'>105</a></td><td>  <span class="ct">/*!&lt; STM32F479AI, STM32F479II, STM32F479BI, STM32F479NI, STM32F479AG, STM32F479IG, STM32F479BG,</span></td></tr>
<tr name="106" id="106">
<td><a id="l106" class='ln'>106</a></td><td><span class="ct">     STM32F479NG, STM32F479AE, STM32F479IE, STM32F479BE, STM32F479NE Devices */</span></td></tr>
<tr name="107" id="107">
<td><a id="l107" class='ln'>107</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F40_41xxx &amp;&amp; STM32F427_437xx &amp;&amp; STM32F429_439xx &amp;&amp; STM32F401xx &amp;&amp; STM32F410xx &amp;&amp; STM32F411xE &amp;&amp; STM32F412xG &amp;&amp; STM32F446xx &amp;&amp; STM32F469_479xx */</span></td></tr>
<tr name="108" id="108">
<td><a id="l108" class='ln'>108</a></td><td></td></tr>
<tr name="109" id="109">
<td><a id="l109" class='ln'>109</a></td><td>  <span class="ct">/* Old STM32F40XX definition, maintained for legacy purpose */</span></td></tr>
<tr name="110" id="110">
<td><a id="l110" class='ln'>110</a></td><td><span class="pp">#ifdef</span> <a id="110c8" class="tk">STM32F40XX</a></td></tr>
<tr name="111" id="111">
<td><a id="l111" class='ln'>111</a></td><td><span class="pp">#define</span> <a id="111c9" class="tk">STM32F40_41xxx</a></td></tr>
<tr name="112" id="112">
<td><a id="l112" class='ln'>112</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F40XX */</span></td></tr>
<tr name="113" id="113">
<td><a id="l113" class='ln'>113</a></td><td></td></tr>
<tr name="114" id="114">
<td><a id="l114" class='ln'>114</a></td><td>  <span class="ct">/* Old STM32F427X definition, maintained for legacy purpose */</span></td></tr>
<tr name="115" id="115">
<td><a id="l115" class='ln'>115</a></td><td><span class="pp">#ifdef</span> <a id="115c8" class="tk">STM32F427X</a></td></tr>
<tr name="116" id="116">
<td><a id="l116" class='ln'>116</a></td><td><span class="pp">#define</span> <a id="116c9" class="tk">STM32F427_437xx</a></td></tr>
<tr name="117" id="117">
<td><a id="l117" class='ln'>117</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F427X */</span></td></tr>
<tr name="118" id="118">
<td><a id="l118" class='ln'>118</a></td><td></td></tr>
<tr name="119" id="119">
<td><a id="l119" class='ln'>119</a></td><td>  <span class="ct">/*  Tip: To avoid modifying this file each time you need to switch between these</span></td></tr>
<tr name="120" id="120">
<td><a id="l120" class='ln'>120</a></td><td><span class="ct">     devices, you can define the device in your toolchain compiler preprocessor.</span></td></tr>
<tr name="121" id="121">
<td><a id="l121" class='ln'>121</a></td><td><span class="ct">   */</span></td></tr>
<tr name="122" id="122">
<td><a id="l122" class='ln'>122</a></td><td><span class="pp">#if</span> <a id="122c5" class="tk">!</a><a id="122c6" class="tk">defined</a>(<a id="122c14" class="tk">STM32F40_41xxx</a>) <a id="122c30" class="tk">&amp;&amp;</a> <a id="122c33" class="tk">!</a><a id="122c34" class="tk">defined</a>(<a id="122c42" class="tk">STM32F427_437xx</a>) <a id="122c59" class="tk">&amp;&amp;</a> <a id="122c62" class="tk">!</a><a id="122c63" class="tk">defined</a>(<a id="122c71" class="tk">STM32F429_439xx</a>) <a id="122c88" class="tk">&amp;&amp;</a> <a id="122c91" class="tk">!</a><a id="122c92" class="tk">defined</a>(<a id="122c100" class="tk">STM32F401xx</a>) <a id="122c113" class="tk">&amp;&amp;</a> <a id="122c116" class="tk">!</a><a id="122c117" class="tk">defined</a>(<a id="122c125" class="tk">STM32F410xx</a>) <a id="122c138" class="tk">&amp;&amp;</a> <a id="122c141" class="tk">!</a><a id="122c142" class="tk">defined</a>(<a id="122c150" class="tk">STM32F411xE</a>) <a id="122c163" class="tk">&amp;&amp;</a> <a id="122c166" class="tk">!</a><a id="122c167" class="tk">defined</a>(<a id="122c175" class="tk">STM32F412xG</a>) <a id="122c188" class="tk">&amp;&amp;</a> <a id="122c191" class="tk">!</a><a id="122c192" class="tk">defined</a>(<a id="122c200" class="tk">STM32F446xx</a>) <a id="122c213" class="tk">&amp;&amp;</a> <a id="122c216" class="tk">!</a><a id="122c217" class="tk">defined</a>(<a id="122c225" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="123" id="123">
<td><a id="l123" class='ln'>123</a></td><td><span class="pp">#error</span> "Please select first the target STM32F4xx device used in your application (in stm32f4xx.h file)"</td></tr>
<tr name="124" id="124">
<td><a id="l124" class='ln'>124</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F40_41xxx &amp;&amp; STM32F427_437xx &amp;&amp; STM32F429_439xx &amp;&amp; STM32F401xx &amp;&amp; STM32F410xx &amp;&amp; STM32F411xE &amp;&amp; STM32F412xG &amp;&amp; STM32F446xx &amp;&amp; STM32F469_479xx */</span></td></tr>
<tr name="125" id="125">
<td><a id="l125" class='ln'>125</a></td><td></td></tr>
<tr name="126" id="126">
<td><a id="l126" class='ln'>126</a></td><td><span class="pp">#if</span> <a id="126c5" class="tk">!</a><a id="126c6" class="tk">defined</a> (<a id="126c15" class="tk">USE_STDPERIPH_DRIVER</a>)</td></tr>
<tr name="127" id="127">
<td><a id="l127" class='ln'>127</a></td><td></td></tr>
<tr name="128" id="128">
<td><a id="l128" class='ln'>128</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="129" id="129">
<td><a id="l129" class='ln'>129</a></td><td><span class="ct">   * @brief Comment the line below if you will not use the peripherals drivers.</span></td></tr>
<tr name="130" id="130">
<td><a id="l130" class='ln'>130</a></td><td><span class="ct">     In this case, these drivers will not be included and the application code will</span></td></tr>
<tr name="131" id="131">
<td><a id="l131" class='ln'>131</a></td><td><span class="ct">     be based on direct access to peripherals registers</span></td></tr>
<tr name="132" id="132">
<td><a id="l132" class='ln'>132</a></td><td><span class="ct">   */</span></td></tr>
<tr name="133" id="133">
<td><a id="l133" class='ln'>133</a></td><td><span class="pp">#define</span> <a id="133c9" class="tk">USE_STDPERIPH_DRIVER</a></td></tr>
<tr name="134" id="134">
<td><a id="l134" class='ln'>134</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* USE_STDPERIPH_DRIVER */</span></td></tr>
<tr name="135" id="135">
<td><a id="l135" class='ln'>135</a></td><td></td></tr>
<tr name="136" id="136">
<td><a id="l136" class='ln'>136</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="137" id="137">
<td><a id="l137" class='ln'>137</a></td><td><span class="ct">   * @brief In the following line adjust the value of External High Speed oscillator (HSE)</span></td></tr>
<tr name="138" id="138">
<td><a id="l138" class='ln'>138</a></td><td><span class="ct">     used in your application</span></td></tr>
<tr name="139" id="139">
<td><a id="l139" class='ln'>139</a></td><td><span class="ct"></span></td></tr>
<tr name="140" id="140">
<td><a id="l140" class='ln'>140</a></td><td><span class="ct">     Tip: To avoid modifying this file each time you need to use different HSE, you</span></td></tr>
<tr name="141" id="141">
<td><a id="l141" class='ln'>141</a></td><td><span class="ct">     can define the HSE value in your toolchain compiler preprocessor.</span></td></tr>
<tr name="142" id="142">
<td><a id="l142" class='ln'>142</a></td><td><span class="ct">   */</span></td></tr>
<tr name="143" id="143">
<td><a id="l143" class='ln'>143</a></td><td></td></tr>
<tr name="144" id="144">
<td><a id="l144" class='ln'>144</a></td><td>  <span class="ct">/*!&lt; Value of the External oscillator in Hz */</span></td></tr>
<tr name="145" id="145">
<td><a id="l145" class='ln'>145</a></td><td><span class="pp">#define</span> <a id="145c9" class="tk">HSE_VALUE</a>                      ((<a id="145c42" class="tk">uint32_t</a>)8000000)</td></tr>
<tr name="146" id="146">
<td><a id="l146" class='ln'>146</a></td><td><span class="pp">#if</span> <a id="146c5" class="tk">defined</a>(<a id="146c13" class="tk">STM32F40_41xxx</a>) <a id="146c29" class="tk">||</a> <a id="146c32" class="tk">defined</a>(<a id="146c40" class="tk">STM32F427_437xx</a>) <a id="146c57" class="tk">||</a> <a id="146c60" class="tk">defined</a>(<a id="146c68" class="tk">STM32F429_439xx</a>) <a id="146c85" class="tk">||</a> <a id="146c88" class="tk">defined</a>(<a id="146c96" class="tk">STM32F401xx</a>) <a id="146c109" class="tk">||</a> <a id="146c112" class="tk">defined</a>(<a id="146c120" class="tk">STM32F410xx</a>) <a id="146c133" class="tk">||</a> <a id="146c136" class="tk">defined</a>(<a id="146c144" class="tk">STM32F411xE</a>) <a id="146c157" class="tk">||</a> <a id="146c160" class="tk">defined</a>(<a id="146c168" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="147" id="147">
<td><a id="l147" class='ln'>147</a></td><td><span class="pp">#if</span> <a id="147c5" class="tk">!</a><a id="147c6" class="tk">defined</a> (<a id="147c15" class="tk">HSE_VALUE</a>)</td></tr>
<tr name="148" id="148">
<td><a id="l148" class='ln'>148</a></td><td><span class="pp">#define</span> <a id="148c9" class="tk">HSE_VALUE</a>                      ((<a id="148c42" class="tk">uint32_t</a>)25000000)      <span class="ct">/*!&lt; Value of the External oscillator in Hz */</span></td></tr>
<tr name="149" id="149">
<td><a id="l149" class='ln'>149</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* HSE_VALUE */</span></td></tr>
<tr name="150" id="150">
<td><a id="l150" class='ln'>150</a></td><td></td></tr>
<tr name="151" id="151">
<td><a id="l151" class='ln'>151</a></td><td><span class="pp">#elif</span> <a id="151c7" class="tk">defined</a> (<a id="151c16" class="tk">STM32F412xG</a>) <a id="151c29" class="tk">||</a> <a id="151c32" class="tk">defined</a>(<a id="151c40" class="tk">STM32F446xx</a>)</td></tr>
<tr name="152" id="152">
<td><a id="l152" class='ln'>152</a></td><td><span class="pp">#if</span> <a id="152c5" class="tk">!</a><a id="152c6" class="tk">defined</a> (<a id="152c15" class="tk">HSE_VALUE</a>)</td></tr>
<tr name="153" id="153">
<td><a id="l153" class='ln'>153</a></td><td><span class="pp">#define</span> <a id="153c9" class="tk">HSE_VALUE</a>                      ((<a id="153c42" class="tk">uint32_t</a>)8000000)       <span class="ct">/*!&lt; Value of the External oscillator in Hz */</span></td></tr>
<tr name="154" id="154">
<td><a id="l154" class='ln'>154</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* HSE_VALUE */</span></td></tr>
<tr name="155" id="155">
<td><a id="l155" class='ln'>155</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM32F469_479xx */</span></td></tr>
<tr name="156" id="156">
<td><a id="l156" class='ln'>156</a></td><td></td></tr>
<tr name="157" id="157">
<td><a id="l157" class='ln'>157</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="158" id="158">
<td><a id="l158" class='ln'>158</a></td><td><span class="ct">   * @brief In the following line adjust the External High Speed oscillator (HSE) Startup</span></td></tr>
<tr name="159" id="159">
<td><a id="l159" class='ln'>159</a></td><td><span class="ct">     Timeout value</span></td></tr>
<tr name="160" id="160">
<td><a id="l160" class='ln'>160</a></td><td><span class="ct">   */</span></td></tr>
<tr name="161" id="161">
<td><a id="l161" class='ln'>161</a></td><td><span class="pp">#if</span> <a id="161c5" class="tk">!</a><a id="161c6" class="tk">defined</a> (<a id="161c15" class="tk">HSE_STARTUP_TIMEOUT</a>)</td></tr>
<tr name="162" id="162">
<td><a id="l162" class='ln'>162</a></td><td><span class="pp">#define</span> <a id="162c9" class="tk">HSE_STARTUP_TIMEOUT</a>            ((<a id="162c42" class="tk">uint16_t</a>)0x05000)       <span class="ct">/*!&lt; Time out for HSE start up */</span></td></tr>
<tr name="163" id="163">
<td><a id="l163" class='ln'>163</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* HSE_STARTUP_TIMEOUT */</span></td></tr>
<tr name="164" id="164">
<td><a id="l164" class='ln'>164</a></td><td></td></tr>
<tr name="165" id="165">
<td><a id="l165" class='ln'>165</a></td><td><span class="pp">#if</span> <a id="165c5" class="tk">!</a><a id="165c6" class="tk">defined</a> (<a id="165c15" class="tk">HSI_VALUE</a>)</td></tr>
<tr name="166" id="166">
<td><a id="l166" class='ln'>166</a></td><td><span class="pp">#define</span> <a id="166c9" class="tk">HSI_VALUE</a>                      ((<a id="166c42" class="tk">uint32_t</a>)16000000)      <span class="ct">/*!&lt; Value of the Internal oscillator in Hz*/</span></td></tr>
<tr name="167" id="167">
<td><a id="l167" class='ln'>167</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* HSI_VALUE */</span></td></tr>
<tr name="168" id="168">
<td><a id="l168" class='ln'>168</a></td><td></td></tr>
<tr name="169" id="169">
<td><a id="l169" class='ln'>169</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="170" id="170">
<td><a id="l170" class='ln'>170</a></td><td><span class="ct">   * @brief STM32F4XX Standard Peripherals Library version number V1.7.0</span></td></tr>
<tr name="171" id="171">
<td><a id="l171" class='ln'>171</a></td><td><span class="ct">   */</span></td></tr>
<tr name="172" id="172">
<td><a id="l172" class='ln'>172</a></td><td><span class="pp">#define</span> <a id="172c9" class="tk">__STM32F4XX_STDPERIPH_VERSION_MAIN</a> (0x01)                <span class="ct">/*!&lt; [31:24] main version */</span></td></tr>
<tr name="173" id="173">
<td><a id="l173" class='ln'>173</a></td><td><span class="pp">#define</span> <a id="173c9" class="tk">__STM32F4XX_STDPERIPH_VERSION_SUB1</a> (0x07)                <span class="ct">/*!&lt; [23:16] sub1 version */</span></td></tr>
<tr name="174" id="174">
<td><a id="l174" class='ln'>174</a></td><td><span class="pp">#define</span> <a id="174c9" class="tk">__STM32F4XX_STDPERIPH_VERSION_SUB2</a> (0x00)                <span class="ct">/*!&lt; [15:8]  sub2 version */</span></td></tr>
<tr name="175" id="175">
<td><a id="l175" class='ln'>175</a></td><td><span class="pp">#define</span> <a id="175c9" class="tk">__STM32F4XX_STDPERIPH_VERSION_RC</a> (0x00)                  <span class="ct">/*!&lt; [7:0]  release candidate */</span></td></tr>
<tr name="176" id="176">
<td><a id="l176" class='ln'>176</a></td><td><span class="pp">#define</span> <a id="176c9" class="tk">__STM32F4XX_STDPERIPH_VERSION</a>  ((<a id="176c42" class="tk">__STM32F4XX_STDPERIPH_VERSION_MAIN</a> <a id="176c77" class="tk">&lt;&lt;</a> 24) <a id="176c84" class="tk">|</a>(<a id="176c86" class="tk">__STM32F4XX_STDPERIPH_VERSION_SUB1</a> <a id="176c121" class="tk">&lt;&lt;</a> 16) <a id="176c128" class="tk">|</a>(<a id="176c130" class="tk">__STM32F4XX_STDPERIPH_VERSION_SUB2</a> <a id="176c165" class="tk">&lt;&lt;</a> 8) <a id="176c171" class="tk">|</a>(<a id="176c173" class="tk">__STM32F4XX_STDPERIPH_VERSION_RC</a>))</td></tr>
<tr name="177" id="177">
<td><a id="l177" class='ln'>177</a></td><td></td></tr>
<tr name="178" id="178">
<td><a id="l178" class='ln'>178</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="179" id="179">
<td><a id="l179" class='ln'>179</a></td><td><span class="ct">   * @}</span></td></tr>
<tr name="180" id="180">
<td><a id="l180" class='ln'>180</a></td><td><span class="ct">   */</span></td></tr>
<tr name="181" id="181">
<td><a id="l181" class='ln'>181</a></td><td></td></tr>
<tr name="182" id="182">
<td><a id="l182" class='ln'>182</a></td><td>  <span class="ct">/** @addtogroup Configuration_section_for_CMSIS</span></td></tr>
<tr name="183" id="183">
<td><a id="l183" class='ln'>183</a></td><td><span class="ct">   * @{</span></td></tr>
<tr name="184" id="184">
<td><a id="l184" class='ln'>184</a></td><td><span class="ct">   */</span></td></tr>
<tr name="185" id="185">
<td><a id="l185" class='ln'>185</a></td><td></td></tr>
<tr name="186" id="186">
<td><a id="l186" class='ln'>186</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="187" id="187">
<td><a id="l187" class='ln'>187</a></td><td><span class="ct">   * @brief Configuration of the Cortex-M4 Processor and Core Peripherals</span></td></tr>
<tr name="188" id="188">
<td><a id="l188" class='ln'>188</a></td><td><span class="ct">   */</span></td></tr>
<tr name="189" id="189">
<td><a id="l189" class='ln'>189</a></td><td><span class="pp">#define</span> <a id="189c9" class="tk">__CM4_REV</a>                      0x0001                    <span class="ct">/*!&lt; Core revision r0p1                            */</span></td></tr>
<tr name="190" id="190">
<td><a id="l190" class='ln'>190</a></td><td><span class="pp">#define</span> <a id="190c9" class="tk">__MPU_PRESENT</a>                  1                         <span class="ct">/*!&lt; STM32F4XX provides an MPU                     */</span></td></tr>
<tr name="191" id="191">
<td><a id="l191" class='ln'>191</a></td><td><span class="pp">#define</span> <a id="191c9" class="tk">__NVIC_PRIO_BITS</a>               4                         <span class="ct">/*!&lt; STM32F4XX uses 4 Bits for the Priority Levels */</span></td></tr>
<tr name="192" id="192">
<td><a id="l192" class='ln'>192</a></td><td><span class="pp">#define</span> <a id="192c9" class="tk">__Vendor_SysTickConfig</a>         0                         <span class="ct">/*!&lt; Set to 1 if different SysTick Config is used  */</span></td></tr>
<tr name="193" id="193">
<td><a id="l193" class='ln'>193</a></td><td><span class="pp">#define</span> <a id="193c9" class="tk">__FPU_PRESENT</a>                  1                         <span class="ct">/*!&lt; FPU present                                   */</span></td></tr>
<tr name="194" id="194">
<td><a id="l194" class='ln'>194</a></td><td></td></tr>
<tr name="195" id="195">
<td><a id="l195" class='ln'>195</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="196" id="196">
<td><a id="l196" class='ln'>196</a></td><td><span class="ct">   * @brief STM32F4XX Interrupt Number Definition, according to the selected device</span></td></tr>
<tr name="197" id="197">
<td><a id="l197" class='ln'>197</a></td><td><span class="ct">   *        in @ref Library_configuration_section</span></td></tr>
<tr name="198" id="198">
<td><a id="l198" class='ln'>198</a></td><td><span class="ct">   */</span></td></tr>
<tr name="199" id="199">
<td><a id="l199" class='ln'>199</a></td><td>  <span class="kw">typedef</span> <span class="kw">enum</span> <a id="199c16" class="tk">IRQn</a></td></tr>
<tr name="200" id="200">
<td><a id="l200" class='ln'>200</a></td><td>  <span class="br">{</span></td></tr>
<tr name="201" id="201">
<td><a id="l201" class='ln'>201</a></td><td></td></tr>
<tr name="202" id="202">
<td><a id="l202" class='ln'>202</a></td><td>    <span class="ct">/******  Cortex-M4 Processor Exceptions Numbers ****************************************************************/</span></td></tr>
<tr name="203" id="203">
<td><a id="l203" class='ln'>203</a></td><td>    <a id="203c5" class="tk">NonMaskableInt_IRQn</a> = <a id="203c27" class="tk">-</a>14,         <span class="ct">/*!&lt; 2 Non Maskable Interrupt                                          */</span></td></tr>
<tr name="204" id="204">
<td><a id="l204" class='ln'>204</a></td><td>    <a id="204c5" class="tk">MemoryManagement_IRQn</a> = <a id="204c29" class="tk">-</a>12,       <span class="ct">/*!&lt; 4 Cortex-M4 Memory Management Interrupt                           */</span></td></tr>
<tr name="205" id="205">
<td><a id="l205" class='ln'>205</a></td><td>    <a id="205c5" class="tk">BusFault_IRQn</a> = <a id="205c21" class="tk">-</a>11,               <span class="ct">/*!&lt; 5 Cortex-M4 Bus Fault Interrupt                                   */</span></td></tr>
<tr name="206" id="206">
<td><a id="l206" class='ln'>206</a></td><td>    <a id="206c5" class="tk">UsageFault_IRQn</a> = <a id="206c23" class="tk">-</a>10,             <span class="ct">/*!&lt; 6 Cortex-M4 Usage Fault Interrupt                                 */</span></td></tr>
<tr name="207" id="207">
<td><a id="l207" class='ln'>207</a></td><td>    <a id="207c5" class="tk">SVCall_IRQn</a> = <a id="207c19" class="tk">-</a>5,                  <span class="ct">/*!&lt; 11 Cortex-M4 SV Call Interrupt                                    */</span></td></tr>
<tr name="208" id="208">
<td><a id="l208" class='ln'>208</a></td><td>    <a id="208c5" class="tk">DebugMonitor_IRQn</a> = <a id="208c25" class="tk">-</a>4,            <span class="ct">/*!&lt; 12 Cortex-M4 Debug Monitor Interrupt                              */</span></td></tr>
<tr name="209" id="209">
<td><a id="l209" class='ln'>209</a></td><td>    <a id="209c5" class="tk">PendSV_IRQn</a> = <a id="209c19" class="tk">-</a>2,                  <span class="ct">/*!&lt; 14 Cortex-M4 Pend SV Interrupt                                    */</span></td></tr>
<tr name="210" id="210">
<td><a id="l210" class='ln'>210</a></td><td>    <a id="210c5" class="tk">SysTick_IRQn</a> = <a id="210c20" class="tk">-</a>1,                 <span class="ct">/*!&lt; 15 Cortex-M4 System Tick Interrupt                                */</span></td></tr>
<tr name="211" id="211">
<td><a id="l211" class='ln'>211</a></td><td></td></tr>
<tr name="212" id="212">
<td><a id="l212" class='ln'>212</a></td><td>    <span class="ct">/******  STM32 specific Interrupt Numbers **********************************************************************/</span></td></tr>
<tr name="213" id="213">
<td><a id="l213" class='ln'>213</a></td><td>    <a id="213c5" class="tk">WWDG_IRQn</a> = 0,                     <span class="ct">/*!&lt; Window WatchDog Interrupt                                         */</span></td></tr>
<tr name="214" id="214">
<td><a id="l214" class='ln'>214</a></td><td>    <a id="214c5" class="tk">PVD_IRQn</a> = 1,                      <span class="ct">/*!&lt; PVD through EXTI Line detection Interrupt                         */</span></td></tr>
<tr name="215" id="215">
<td><a id="l215" class='ln'>215</a></td><td>    <a id="215c5" class="tk">TAMP_STAMP_IRQn</a> = 2,               <span class="ct">/*!&lt; Tamper and TimeStamp interrupts through the EXTI line             */</span></td></tr>
<tr name="216" id="216">
<td><a id="l216" class='ln'>216</a></td><td>    <a id="216c5" class="tk">RTC_WKUP_IRQn</a> = 3,                 <span class="ct">/*!&lt; RTC Wakeup interrupt through the EXTI line                        */</span></td></tr>
<tr name="217" id="217">
<td><a id="l217" class='ln'>217</a></td><td>    <a id="217c5" class="tk">FLASH_IRQn</a> = 4,                    <span class="ct">/*!&lt; FLASH global Interrupt                                            */</span></td></tr>
<tr name="218" id="218">
<td><a id="l218" class='ln'>218</a></td><td>    <a id="218c5" class="tk">RCC_IRQn</a> = 5,                      <span class="ct">/*!&lt; RCC global Interrupt                                              */</span></td></tr>
<tr name="219" id="219">
<td><a id="l219" class='ln'>219</a></td><td>    <a id="219c5" class="tk">EXTI0_IRQn</a> = 6,                    <span class="ct">/*!&lt; EXTI Line0 Interrupt                                              */</span></td></tr>
<tr name="220" id="220">
<td><a id="l220" class='ln'>220</a></td><td>    <a id="220c5" class="tk">EXTI1_IRQn</a> = 7,                    <span class="ct">/*!&lt; EXTI Line1 Interrupt                                              */</span></td></tr>
<tr name="221" id="221">
<td><a id="l221" class='ln'>221</a></td><td>    <a id="221c5" class="tk">EXTI2_IRQn</a> = 8,                    <span class="ct">/*!&lt; EXTI Line2 Interrupt                                              */</span></td></tr>
<tr name="222" id="222">
<td><a id="l222" class='ln'>222</a></td><td>    <a id="222c5" class="tk">EXTI3_IRQn</a> = 9,                    <span class="ct">/*!&lt; EXTI Line3 Interrupt                                              */</span></td></tr>
<tr name="223" id="223">
<td><a id="l223" class='ln'>223</a></td><td>    <a id="223c5" class="tk">EXTI4_IRQn</a> = 10,                   <span class="ct">/*!&lt; EXTI Line4 Interrupt                                              */</span></td></tr>
<tr name="224" id="224">
<td><a id="l224" class='ln'>224</a></td><td>    <a id="224c5" class="tk">DMA1_Stream0_IRQn</a> = 11,            <span class="ct">/*!&lt; DMA1 Stream 0 global Interrupt                                    */</span></td></tr>
<tr name="225" id="225">
<td><a id="l225" class='ln'>225</a></td><td>    <a id="225c5" class="tk">DMA1_Stream1_IRQn</a> = 12,            <span class="ct">/*!&lt; DMA1 Stream 1 global Interrupt                                    */</span></td></tr>
<tr name="226" id="226">
<td><a id="l226" class='ln'>226</a></td><td>    <a id="226c5" class="tk">DMA1_Stream2_IRQn</a> = 13,            <span class="ct">/*!&lt; DMA1 Stream 2 global Interrupt                                    */</span></td></tr>
<tr name="227" id="227">
<td><a id="l227" class='ln'>227</a></td><td>    <a id="227c5" class="tk">DMA1_Stream3_IRQn</a> = 14,            <span class="ct">/*!&lt; DMA1 Stream 3 global Interrupt                                    */</span></td></tr>
<tr name="228" id="228">
<td><a id="l228" class='ln'>228</a></td><td>    <a id="228c5" class="tk">DMA1_Stream4_IRQn</a> = 15,            <span class="ct">/*!&lt; DMA1 Stream 4 global Interrupt                                    */</span></td></tr>
<tr name="229" id="229">
<td><a id="l229" class='ln'>229</a></td><td>    <a id="229c5" class="tk">DMA1_Stream5_IRQn</a> = 16,            <span class="ct">/*!&lt; DMA1 Stream 5 global Interrupt                                    */</span></td></tr>
<tr name="230" id="230">
<td><a id="l230" class='ln'>230</a></td><td>    <a id="230c5" class="tk">DMA1_Stream6_IRQn</a> = 17,            <span class="ct">/*!&lt; DMA1 Stream 6 global Interrupt                                    */</span></td></tr>
<tr name="231" id="231">
<td><a id="l231" class='ln'>231</a></td><td>    <a id="231c5" class="tk">ADC_IRQn</a> = 18,                     <span class="ct">/*!&lt; ADC1, ADC2 and ADC3 global Interrupts                             */</span></td></tr>
<tr name="232" id="232">
<td><a id="l232" class='ln'>232</a></td><td></td></tr>
<tr name="233" id="233">
<td><a id="l233" class='ln'>233</a></td><td><span class="pp">#if</span> <a id="233c5" class="tk">defined</a>(<a id="233c13" class="tk">STM32F40_41xxx</a>)</td></tr>
<tr name="234" id="234">
<td><a id="l234" class='ln'>234</a></td><td></td></tr>
<tr name="235" id="235">
<td><a id="l235" class='ln'>235</a></td><td>    <a id="235c5" class="tk">CAN1_TX_IRQn</a> = 19,                 <span class="ct">/*!&lt; CAN1 TX Interrupt                                                 */</span></td></tr>
<tr name="236" id="236">
<td><a id="l236" class='ln'>236</a></td><td>    <a id="236c5" class="tk">CAN1_RX0_IRQn</a> = 20,                <span class="ct">/*!&lt; CAN1 RX0 Interrupt                                                */</span></td></tr>
<tr name="237" id="237">
<td><a id="l237" class='ln'>237</a></td><td>    <a id="237c5" class="tk">CAN1_RX1_IRQn</a> = 21,                <span class="ct">/*!&lt; CAN1 RX1 Interrupt                                                */</span></td></tr>
<tr name="238" id="238">
<td><a id="l238" class='ln'>238</a></td><td>    <a id="238c5" class="tk">CAN1_SCE_IRQn</a> = 22,                <span class="ct">/*!&lt; CAN1 SCE Interrupt                                                */</span></td></tr>
<tr name="239" id="239">
<td><a id="l239" class='ln'>239</a></td><td>    <a id="239c5" class="tk">EXTI9_5_IRQn</a> = 23,                 <span class="ct">/*!&lt; External Line[9:5] Interrupts                                     */</span></td></tr>
<tr name="240" id="240">
<td><a id="l240" class='ln'>240</a></td><td>    <a id="240c5" class="tk">TIM1_BRK_TIM9_IRQn</a> = 24,           <span class="ct">/*!&lt; TIM1 Break interrupt and TIM9 global interrupt                    */</span></td></tr>
<tr name="241" id="241">
<td><a id="l241" class='ln'>241</a></td><td>    <a id="241c5" class="tk">TIM1_UP_TIM10_IRQn</a> = 25,           <span class="ct">/*!&lt; TIM1 Update Interrupt and TIM10 global interrupt                  */</span></td></tr>
<tr name="242" id="242">
<td><a id="l242" class='ln'>242</a></td><td>    <a id="242c5" class="tk">TIM1_TRG_COM_TIM11_IRQn</a> = 26,      <span class="ct">/*!&lt; TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */</span></td></tr>
<tr name="243" id="243">
<td><a id="l243" class='ln'>243</a></td><td>    <a id="243c5" class="tk">TIM1_CC_IRQn</a> = 27,                 <span class="ct">/*!&lt; TIM1 Capture Compare Interrupt                                    */</span></td></tr>
<tr name="244" id="244">
<td><a id="l244" class='ln'>244</a></td><td>    <a id="244c5" class="tk">TIM2_IRQn</a> = 28,                    <span class="ct">/*!&lt; TIM2 global Interrupt                                             */</span></td></tr>
<tr name="245" id="245">
<td><a id="l245" class='ln'>245</a></td><td>    <a id="245c5" class="tk">TIM3_IRQn</a> = 29,                    <span class="ct">/*!&lt; TIM3 global Interrupt                                             */</span></td></tr>
<tr name="246" id="246">
<td><a id="l246" class='ln'>246</a></td><td>    <a id="246c5" class="tk">TIM4_IRQn</a> = 30,                    <span class="ct">/*!&lt; TIM4 global Interrupt                                             */</span></td></tr>
<tr name="247" id="247">
<td><a id="l247" class='ln'>247</a></td><td>    <a id="247c5" class="tk">I2C1_EV_IRQn</a> = 31,                 <span class="ct">/*!&lt; I2C1 Event Interrupt                                              */</span></td></tr>
<tr name="248" id="248">
<td><a id="l248" class='ln'>248</a></td><td>    <a id="248c5" class="tk">I2C1_ER_IRQn</a> = 32,                 <span class="ct">/*!&lt; I2C1 Error Interrupt                                              */</span></td></tr>
<tr name="249" id="249">
<td><a id="l249" class='ln'>249</a></td><td>    <a id="249c5" class="tk">I2C2_EV_IRQn</a> = 33,                 <span class="ct">/*!&lt; I2C2 Event Interrupt                                              */</span></td></tr>
<tr name="250" id="250">
<td><a id="l250" class='ln'>250</a></td><td>    <a id="250c5" class="tk">I2C2_ER_IRQn</a> = 34,                 <span class="ct">/*!&lt; I2C2 Error Interrupt                                              */</span></td></tr>
<tr name="251" id="251">
<td><a id="l251" class='ln'>251</a></td><td>    <a id="251c5" class="tk">SPI1_IRQn</a> = 35,                    <span class="ct">/*!&lt; SPI1 global Interrupt                                             */</span></td></tr>
<tr name="252" id="252">
<td><a id="l252" class='ln'>252</a></td><td>    <a id="252c5" class="tk">SPI2_IRQn</a> = 36,                    <span class="ct">/*!&lt; SPI2 global Interrupt                                             */</span></td></tr>
<tr name="253" id="253">
<td><a id="l253" class='ln'>253</a></td><td>    <a id="253c5" class="tk">USART1_IRQn</a> = 37,                  <span class="ct">/*!&lt; USART1 global Interrupt                                           */</span></td></tr>
<tr name="254" id="254">
<td><a id="l254" class='ln'>254</a></td><td>    <a id="254c5" class="tk">USART2_IRQn</a> = 38,                  <span class="ct">/*!&lt; USART2 global Interrupt                                           */</span></td></tr>
<tr name="255" id="255">
<td><a id="l255" class='ln'>255</a></td><td>    <a id="255c5" class="tk">USART3_IRQn</a> = 39,                  <span class="ct">/*!&lt; USART3 global Interrupt                                           */</span></td></tr>
<tr name="256" id="256">
<td><a id="l256" class='ln'>256</a></td><td>    <a id="256c5" class="tk">EXTI15_10_IRQn</a> = 40,               <span class="ct">/*!&lt; External Line[15:10] Interrupts                                   */</span></td></tr>
<tr name="257" id="257">
<td><a id="l257" class='ln'>257</a></td><td>    <a id="257c5" class="tk">RTC_Alarm_IRQn</a> = 41,               <span class="ct">/*!&lt; RTC Alarm (A and B) through EXTI Line Interrupt                   */</span></td></tr>
<tr name="258" id="258">
<td><a id="l258" class='ln'>258</a></td><td>    <a id="258c5" class="tk">OTG_FS_WKUP_IRQn</a> = 42,             <span class="ct">/*!&lt; USB OTG FS Wakeup through EXTI line interrupt                     */</span></td></tr>
<tr name="259" id="259">
<td><a id="l259" class='ln'>259</a></td><td>    <a id="259c5" class="tk">TIM8_BRK_TIM12_IRQn</a> = 43,          <span class="ct">/*!&lt; TIM8 Break Interrupt and TIM12 global interrupt                   */</span></td></tr>
<tr name="260" id="260">
<td><a id="l260" class='ln'>260</a></td><td>    <a id="260c5" class="tk">TIM8_UP_TIM13_IRQn</a> = 44,           <span class="ct">/*!&lt; TIM8 Update Interrupt and TIM13 global interrupt                  */</span></td></tr>
<tr name="261" id="261">
<td><a id="l261" class='ln'>261</a></td><td>    <a id="261c5" class="tk">TIM8_TRG_COM_TIM14_IRQn</a> = 45,      <span class="ct">/*!&lt; TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */</span></td></tr>
<tr name="262" id="262">
<td><a id="l262" class='ln'>262</a></td><td>    <a id="262c5" class="tk">TIM8_CC_IRQn</a> = 46,                 <span class="ct">/*!&lt; TIM8 Capture Compare Interrupt                                    */</span></td></tr>
<tr name="263" id="263">
<td><a id="l263" class='ln'>263</a></td><td>    <a id="263c5" class="tk">DMA1_Stream7_IRQn</a> = 47,            <span class="ct">/*!&lt; DMA1 Stream7 Interrupt                                            */</span></td></tr>
<tr name="264" id="264">
<td><a id="l264" class='ln'>264</a></td><td>    <a id="264c5" class="tk">FSMC_IRQn</a> = 48,                    <span class="ct">/*!&lt; FSMC global Interrupt                                             */</span></td></tr>
<tr name="265" id="265">
<td><a id="l265" class='ln'>265</a></td><td>    <a id="265c5" class="tk">SDIO_IRQn</a> = 49,                    <span class="ct">/*!&lt; SDIO global Interrupt                                             */</span></td></tr>
<tr name="266" id="266">
<td><a id="l266" class='ln'>266</a></td><td>    <a id="266c5" class="tk">TIM5_IRQn</a> = 50,                    <span class="ct">/*!&lt; TIM5 global Interrupt                                             */</span></td></tr>
<tr name="267" id="267">
<td><a id="l267" class='ln'>267</a></td><td>    <a id="267c5" class="tk">SPI3_IRQn</a> = 51,                    <span class="ct">/*!&lt; SPI3 global Interrupt                                             */</span></td></tr>
<tr name="268" id="268">
<td><a id="l268" class='ln'>268</a></td><td>    <a id="268c5" class="tk">UART4_IRQn</a> = 52,                   <span class="ct">/*!&lt; UART4 global Interrupt                                            */</span></td></tr>
<tr name="269" id="269">
<td><a id="l269" class='ln'>269</a></td><td>    <a id="269c5" class="tk">UART5_IRQn</a> = 53,                   <span class="ct">/*!&lt; UART5 global Interrupt                                            */</span></td></tr>
<tr name="270" id="270">
<td><a id="l270" class='ln'>270</a></td><td>    <a id="270c5" class="tk">TIM6_DAC_IRQn</a> = 54,                <span class="ct">/*!&lt; TIM6 global and DAC1&amp;2 underrun error  interrupts                 */</span></td></tr>
<tr name="271" id="271">
<td><a id="l271" class='ln'>271</a></td><td>    <a id="271c5" class="tk">TIM7_IRQn</a> = 55,                    <span class="ct">/*!&lt; TIM7 global interrupt                                             */</span></td></tr>
<tr name="272" id="272">
<td><a id="l272" class='ln'>272</a></td><td>    <a id="272c5" class="tk">DMA2_Stream0_IRQn</a> = 56,            <span class="ct">/*!&lt; DMA2 Stream 0 global Interrupt                                    */</span></td></tr>
<tr name="273" id="273">
<td><a id="l273" class='ln'>273</a></td><td>    <a id="273c5" class="tk">DMA2_Stream1_IRQn</a> = 57,            <span class="ct">/*!&lt; DMA2 Stream 1 global Interrupt                                    */</span></td></tr>
<tr name="274" id="274">
<td><a id="l274" class='ln'>274</a></td><td>    <a id="274c5" class="tk">DMA2_Stream2_IRQn</a> = 58,            <span class="ct">/*!&lt; DMA2 Stream 2 global Interrupt                                    */</span></td></tr>
<tr name="275" id="275">
<td><a id="l275" class='ln'>275</a></td><td>    <a id="275c5" class="tk">DMA2_Stream3_IRQn</a> = 59,            <span class="ct">/*!&lt; DMA2 Stream 3 global Interrupt                                    */</span></td></tr>
<tr name="276" id="276">
<td><a id="l276" class='ln'>276</a></td><td>    <a id="276c5" class="tk">DMA2_Stream4_IRQn</a> = 60,            <span class="ct">/*!&lt; DMA2 Stream 4 global Interrupt                                    */</span></td></tr>
<tr name="277" id="277">
<td><a id="l277" class='ln'>277</a></td><td>    <a id="277c5" class="tk">ETH_IRQn</a> = 61,                     <span class="ct">/*!&lt; Ethernet global Interrupt                                         */</span></td></tr>
<tr name="278" id="278">
<td><a id="l278" class='ln'>278</a></td><td>    <a id="278c5" class="tk">ETH_WKUP_IRQn</a> = 62,                <span class="ct">/*!&lt; Ethernet Wakeup through EXTI line Interrupt                       */</span></td></tr>
<tr name="279" id="279">
<td><a id="l279" class='ln'>279</a></td><td>    <a id="279c5" class="tk">CAN2_TX_IRQn</a> = 63,                 <span class="ct">/*!&lt; CAN2 TX Interrupt                                                 */</span></td></tr>
<tr name="280" id="280">
<td><a id="l280" class='ln'>280</a></td><td>    <a id="280c5" class="tk">CAN2_RX0_IRQn</a> = 64,                <span class="ct">/*!&lt; CAN2 RX0 Interrupt                                                */</span></td></tr>
<tr name="281" id="281">
<td><a id="l281" class='ln'>281</a></td><td>    <a id="281c5" class="tk">CAN2_RX1_IRQn</a> = 65,                <span class="ct">/*!&lt; CAN2 RX1 Interrupt                                                */</span></td></tr>
<tr name="282" id="282">
<td><a id="l282" class='ln'>282</a></td><td>    <a id="282c5" class="tk">CAN2_SCE_IRQn</a> = 66,                <span class="ct">/*!&lt; CAN2 SCE Interrupt                                                */</span></td></tr>
<tr name="283" id="283">
<td><a id="l283" class='ln'>283</a></td><td>    <a id="283c5" class="tk">OTG_FS_IRQn</a> = 67,                  <span class="ct">/*!&lt; USB OTG FS global Interrupt                                       */</span></td></tr>
<tr name="284" id="284">
<td><a id="l284" class='ln'>284</a></td><td>    <a id="284c5" class="tk">DMA2_Stream5_IRQn</a> = 68,            <span class="ct">/*!&lt; DMA2 Stream 5 global interrupt                                    */</span></td></tr>
<tr name="285" id="285">
<td><a id="l285" class='ln'>285</a></td><td>    <a id="285c5" class="tk">DMA2_Stream6_IRQn</a> = 69,            <span class="ct">/*!&lt; DMA2 Stream 6 global interrupt                                    */</span></td></tr>
<tr name="286" id="286">
<td><a id="l286" class='ln'>286</a></td><td>    <a id="286c5" class="tk">DMA2_Stream7_IRQn</a> = 70,            <span class="ct">/*!&lt; DMA2 Stream 7 global interrupt                                    */</span></td></tr>
<tr name="287" id="287">
<td><a id="l287" class='ln'>287</a></td><td>    <a id="287c5" class="tk">USART6_IRQn</a> = 71,                  <span class="ct">/*!&lt; USART6 global interrupt                                           */</span></td></tr>
<tr name="288" id="288">
<td><a id="l288" class='ln'>288</a></td><td>    <a id="288c5" class="tk">I2C3_EV_IRQn</a> = 72,                 <span class="ct">/*!&lt; I2C3 event interrupt                                              */</span></td></tr>
<tr name="289" id="289">
<td><a id="l289" class='ln'>289</a></td><td>    <a id="289c5" class="tk">I2C3_ER_IRQn</a> = 73,                 <span class="ct">/*!&lt; I2C3 error interrupt                                              */</span></td></tr>
<tr name="290" id="290">
<td><a id="l290" class='ln'>290</a></td><td>    <a id="290c5" class="tk">OTG_HS_EP1_OUT_IRQn</a> = 74,          <span class="ct">/*!&lt; USB OTG HS End Point 1 Out global interrupt                       */</span></td></tr>
<tr name="291" id="291">
<td><a id="l291" class='ln'>291</a></td><td>    <a id="291c5" class="tk">OTG_HS_EP1_IN_IRQn</a> = 75,           <span class="ct">/*!&lt; USB OTG HS End Point 1 In global interrupt                        */</span></td></tr>
<tr name="292" id="292">
<td><a id="l292" class='ln'>292</a></td><td>    <a id="292c5" class="tk">OTG_HS_WKUP_IRQn</a> = 76,             <span class="ct">/*!&lt; USB OTG HS Wakeup through EXTI interrupt                          */</span></td></tr>
<tr name="293" id="293">
<td><a id="l293" class='ln'>293</a></td><td>    <a id="293c5" class="tk">OTG_HS_IRQn</a> = 77,                  <span class="ct">/*!&lt; USB OTG HS global interrupt                                       */</span></td></tr>
<tr name="294" id="294">
<td><a id="l294" class='ln'>294</a></td><td>    <a id="294c5" class="tk">DCMI_IRQn</a> = 78,                    <span class="ct">/*!&lt; DCMI global interrupt                                             */</span></td></tr>
<tr name="295" id="295">
<td><a id="l295" class='ln'>295</a></td><td>    <a id="295c5" class="tk">CRYP_IRQn</a> = 79,                    <span class="ct">/*!&lt; CRYP crypto global interrupt                                      */</span></td></tr>
<tr name="296" id="296">
<td><a id="l296" class='ln'>296</a></td><td>    <a id="296c5" class="tk">HASH_RNG_IRQn</a> = 80,                <span class="ct">/*!&lt; Hash and Rng global interrupt                                     */</span></td></tr>
<tr name="297" id="297">
<td><a id="l297" class='ln'>297</a></td><td>    <a id="297c5" class="tk">FPU_IRQn</a> = 81                      <span class="ct">/*!&lt; FPU global interrupt                                              */</span></td></tr>
<tr name="298" id="298">
<td><a id="l298" class='ln'>298</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F40_41xxx */</span></td></tr>
<tr name="299" id="299">
<td><a id="l299" class='ln'>299</a></td><td><span class="pp">#if</span> <a id="299c5" class="tk">defined</a>(<a id="299c13" class="tk">STM32F427_437xx</a>)</td></tr>
<tr name="300" id="300">
<td><a id="l300" class='ln'>300</a></td><td>    <a id="300c5" class="tk">CAN1_TX_IRQn</a> = 19,                 <span class="ct">/*!&lt; CAN1 TX Interrupt                                                 */</span></td></tr>
<tr name="301" id="301">
<td><a id="l301" class='ln'>301</a></td><td>    <a id="301c5" class="tk">CAN1_RX0_IRQn</a> = 20,                <span class="ct">/*!&lt; CAN1 RX0 Interrupt                                                */</span></td></tr>
<tr name="302" id="302">
<td><a id="l302" class='ln'>302</a></td><td>    <a id="302c5" class="tk">CAN1_RX1_IRQn</a> = 21,                <span class="ct">/*!&lt; CAN1 RX1 Interrupt                                                */</span></td></tr>
<tr name="303" id="303">
<td><a id="l303" class='ln'>303</a></td><td>    <a id="303c5" class="tk">CAN1_SCE_IRQn</a> = 22,                <span class="ct">/*!&lt; CAN1 SCE Interrupt                                                */</span></td></tr>
<tr name="304" id="304">
<td><a id="l304" class='ln'>304</a></td><td>    <a id="304c5" class="tk">EXTI9_5_IRQn</a> = 23,                 <span class="ct">/*!&lt; External Line[9:5] Interrupts                                     */</span></td></tr>
<tr name="305" id="305">
<td><a id="l305" class='ln'>305</a></td><td>    <a id="305c5" class="tk">TIM1_BRK_TIM9_IRQn</a> = 24,           <span class="ct">/*!&lt; TIM1 Break interrupt and TIM9 global interrupt                    */</span></td></tr>
<tr name="306" id="306">
<td><a id="l306" class='ln'>306</a></td><td>    <a id="306c5" class="tk">TIM1_UP_TIM10_IRQn</a> = 25,           <span class="ct">/*!&lt; TIM1 Update Interrupt and TIM10 global interrupt                  */</span></td></tr>
<tr name="307" id="307">
<td><a id="l307" class='ln'>307</a></td><td>    <a id="307c5" class="tk">TIM1_TRG_COM_TIM11_IRQn</a> = 26,      <span class="ct">/*!&lt; TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */</span></td></tr>
<tr name="308" id="308">
<td><a id="l308" class='ln'>308</a></td><td>    <a id="308c5" class="tk">TIM1_CC_IRQn</a> = 27,                 <span class="ct">/*!&lt; TIM1 Capture Compare Interrupt                                    */</span></td></tr>
<tr name="309" id="309">
<td><a id="l309" class='ln'>309</a></td><td>    <a id="309c5" class="tk">TIM2_IRQn</a> = 28,                    <span class="ct">/*!&lt; TIM2 global Interrupt                                             */</span></td></tr>
<tr name="310" id="310">
<td><a id="l310" class='ln'>310</a></td><td>    <a id="310c5" class="tk">TIM3_IRQn</a> = 29,                    <span class="ct">/*!&lt; TIM3 global Interrupt                                             */</span></td></tr>
<tr name="311" id="311">
<td><a id="l311" class='ln'>311</a></td><td>    <a id="311c5" class="tk">TIM4_IRQn</a> = 30,                    <span class="ct">/*!&lt; TIM4 global Interrupt                                             */</span></td></tr>
<tr name="312" id="312">
<td><a id="l312" class='ln'>312</a></td><td>    <a id="312c5" class="tk">I2C1_EV_IRQn</a> = 31,                 <span class="ct">/*!&lt; I2C1 Event Interrupt                                              */</span></td></tr>
<tr name="313" id="313">
<td><a id="l313" class='ln'>313</a></td><td>    <a id="313c5" class="tk">I2C1_ER_IRQn</a> = 32,                 <span class="ct">/*!&lt; I2C1 Error Interrupt                                              */</span></td></tr>
<tr name="314" id="314">
<td><a id="l314" class='ln'>314</a></td><td>    <a id="314c5" class="tk">I2C2_EV_IRQn</a> = 33,                 <span class="ct">/*!&lt; I2C2 Event Interrupt                                              */</span></td></tr>
<tr name="315" id="315">
<td><a id="l315" class='ln'>315</a></td><td>    <a id="315c5" class="tk">I2C2_ER_IRQn</a> = 34,                 <span class="ct">/*!&lt; I2C2 Error Interrupt                                              */</span></td></tr>
<tr name="316" id="316">
<td><a id="l316" class='ln'>316</a></td><td>    <a id="316c5" class="tk">SPI1_IRQn</a> = 35,                    <span class="ct">/*!&lt; SPI1 global Interrupt                                             */</span></td></tr>
<tr name="317" id="317">
<td><a id="l317" class='ln'>317</a></td><td>    <a id="317c5" class="tk">SPI2_IRQn</a> = 36,                    <span class="ct">/*!&lt; SPI2 global Interrupt                                             */</span></td></tr>
<tr name="318" id="318">
<td><a id="l318" class='ln'>318</a></td><td>    <a id="318c5" class="tk">USART1_IRQn</a> = 37,                  <span class="ct">/*!&lt; USART1 global Interrupt                                           */</span></td></tr>
<tr name="319" id="319">
<td><a id="l319" class='ln'>319</a></td><td>    <a id="319c5" class="tk">USART2_IRQn</a> = 38,                  <span class="ct">/*!&lt; USART2 global Interrupt                                           */</span></td></tr>
<tr name="320" id="320">
<td><a id="l320" class='ln'>320</a></td><td>    <a id="320c5" class="tk">USART3_IRQn</a> = 39,                  <span class="ct">/*!&lt; USART3 global Interrupt                                           */</span></td></tr>
<tr name="321" id="321">
<td><a id="l321" class='ln'>321</a></td><td>    <a id="321c5" class="tk">EXTI15_10_IRQn</a> = 40,               <span class="ct">/*!&lt; External Line[15:10] Interrupts                                   */</span></td></tr>
<tr name="322" id="322">
<td><a id="l322" class='ln'>322</a></td><td>    <a id="322c5" class="tk">RTC_Alarm_IRQn</a> = 41,               <span class="ct">/*!&lt; RTC Alarm (A and B) through EXTI Line Interrupt                   */</span></td></tr>
<tr name="323" id="323">
<td><a id="l323" class='ln'>323</a></td><td>    <a id="323c5" class="tk">OTG_FS_WKUP_IRQn</a> = 42,             <span class="ct">/*!&lt; USB OTG FS Wakeup through EXTI line interrupt                     */</span></td></tr>
<tr name="324" id="324">
<td><a id="l324" class='ln'>324</a></td><td>    <a id="324c5" class="tk">TIM8_BRK_TIM12_IRQn</a> = 43,          <span class="ct">/*!&lt; TIM8 Break Interrupt and TIM12 global interrupt                   */</span></td></tr>
<tr name="325" id="325">
<td><a id="l325" class='ln'>325</a></td><td>    <a id="325c5" class="tk">TIM8_UP_TIM13_IRQn</a> = 44,           <span class="ct">/*!&lt; TIM8 Update Interrupt and TIM13 global interrupt                  */</span></td></tr>
<tr name="326" id="326">
<td><a id="l326" class='ln'>326</a></td><td>    <a id="326c5" class="tk">TIM8_TRG_COM_TIM14_IRQn</a> = 45,      <span class="ct">/*!&lt; TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */</span></td></tr>
<tr name="327" id="327">
<td><a id="l327" class='ln'>327</a></td><td>    <a id="327c5" class="tk">TIM8_CC_IRQn</a> = 46,                 <span class="ct">/*!&lt; TIM8 Capture Compare Interrupt                                    */</span></td></tr>
<tr name="328" id="328">
<td><a id="l328" class='ln'>328</a></td><td>    <a id="328c5" class="tk">DMA1_Stream7_IRQn</a> = 47,            <span class="ct">/*!&lt; DMA1 Stream7 Interrupt                                            */</span></td></tr>
<tr name="329" id="329">
<td><a id="l329" class='ln'>329</a></td><td>    <a id="329c5" class="tk">FMC_IRQn</a> = 48,                     <span class="ct">/*!&lt; FMC global Interrupt                                              */</span></td></tr>
<tr name="330" id="330">
<td><a id="l330" class='ln'>330</a></td><td>    <a id="330c5" class="tk">SDIO_IRQn</a> = 49,                    <span class="ct">/*!&lt; SDIO global Interrupt                                             */</span></td></tr>
<tr name="331" id="331">
<td><a id="l331" class='ln'>331</a></td><td>    <a id="331c5" class="tk">TIM5_IRQn</a> = 50,                    <span class="ct">/*!&lt; TIM5 global Interrupt                                             */</span></td></tr>
<tr name="332" id="332">
<td><a id="l332" class='ln'>332</a></td><td>    <a id="332c5" class="tk">SPI3_IRQn</a> = 51,                    <span class="ct">/*!&lt; SPI3 global Interrupt                                             */</span></td></tr>
<tr name="333" id="333">
<td><a id="l333" class='ln'>333</a></td><td>    <a id="333c5" class="tk">UART4_IRQn</a> = 52,                   <span class="ct">/*!&lt; UART4 global Interrupt                                            */</span></td></tr>
<tr name="334" id="334">
<td><a id="l334" class='ln'>334</a></td><td>    <a id="334c5" class="tk">UART5_IRQn</a> = 53,                   <span class="ct">/*!&lt; UART5 global Interrupt                                            */</span></td></tr>
<tr name="335" id="335">
<td><a id="l335" class='ln'>335</a></td><td>    <a id="335c5" class="tk">TIM6_DAC_IRQn</a> = 54,                <span class="ct">/*!&lt; TIM6 global and DAC1&amp;2 underrun error  interrupts                 */</span></td></tr>
<tr name="336" id="336">
<td><a id="l336" class='ln'>336</a></td><td>    <a id="336c5" class="tk">TIM7_IRQn</a> = 55,                    <span class="ct">/*!&lt; TIM7 global interrupt                                             */</span></td></tr>
<tr name="337" id="337">
<td><a id="l337" class='ln'>337</a></td><td>    <a id="337c5" class="tk">DMA2_Stream0_IRQn</a> = 56,            <span class="ct">/*!&lt; DMA2 Stream 0 global Interrupt                                    */</span></td></tr>
<tr name="338" id="338">
<td><a id="l338" class='ln'>338</a></td><td>    <a id="338c5" class="tk">DMA2_Stream1_IRQn</a> = 57,            <span class="ct">/*!&lt; DMA2 Stream 1 global Interrupt                                    */</span></td></tr>
<tr name="339" id="339">
<td><a id="l339" class='ln'>339</a></td><td>    <a id="339c5" class="tk">DMA2_Stream2_IRQn</a> = 58,            <span class="ct">/*!&lt; DMA2 Stream 2 global Interrupt                                    */</span></td></tr>
<tr name="340" id="340">
<td><a id="l340" class='ln'>340</a></td><td>    <a id="340c5" class="tk">DMA2_Stream3_IRQn</a> = 59,            <span class="ct">/*!&lt; DMA2 Stream 3 global Interrupt                                    */</span></td></tr>
<tr name="341" id="341">
<td><a id="l341" class='ln'>341</a></td><td>    <a id="341c5" class="tk">DMA2_Stream4_IRQn</a> = 60,            <span class="ct">/*!&lt; DMA2 Stream 4 global Interrupt                                    */</span></td></tr>
<tr name="342" id="342">
<td><a id="l342" class='ln'>342</a></td><td>    <a id="342c5" class="tk">ETH_IRQn</a> = 61,                     <span class="ct">/*!&lt; Ethernet global Interrupt                                         */</span></td></tr>
<tr name="343" id="343">
<td><a id="l343" class='ln'>343</a></td><td>    <a id="343c5" class="tk">ETH_WKUP_IRQn</a> = 62,                <span class="ct">/*!&lt; Ethernet Wakeup through EXTI line Interrupt                       */</span></td></tr>
<tr name="344" id="344">
<td><a id="l344" class='ln'>344</a></td><td>    <a id="344c5" class="tk">CAN2_TX_IRQn</a> = 63,                 <span class="ct">/*!&lt; CAN2 TX Interrupt                                                 */</span></td></tr>
<tr name="345" id="345">
<td><a id="l345" class='ln'>345</a></td><td>    <a id="345c5" class="tk">CAN2_RX0_IRQn</a> = 64,                <span class="ct">/*!&lt; CAN2 RX0 Interrupt                                                */</span></td></tr>
<tr name="346" id="346">
<td><a id="l346" class='ln'>346</a></td><td>    <a id="346c5" class="tk">CAN2_RX1_IRQn</a> = 65,                <span class="ct">/*!&lt; CAN2 RX1 Interrupt                                                */</span></td></tr>
<tr name="347" id="347">
<td><a id="l347" class='ln'>347</a></td><td>    <a id="347c5" class="tk">CAN2_SCE_IRQn</a> = 66,                <span class="ct">/*!&lt; CAN2 SCE Interrupt                                                */</span></td></tr>
<tr name="348" id="348">
<td><a id="l348" class='ln'>348</a></td><td>    <a id="348c5" class="tk">OTG_FS_IRQn</a> = 67,                  <span class="ct">/*!&lt; USB OTG FS global Interrupt                                       */</span></td></tr>
<tr name="349" id="349">
<td><a id="l349" class='ln'>349</a></td><td>    <a id="349c5" class="tk">DMA2_Stream5_IRQn</a> = 68,            <span class="ct">/*!&lt; DMA2 Stream 5 global interrupt                                    */</span></td></tr>
<tr name="350" id="350">
<td><a id="l350" class='ln'>350</a></td><td>    <a id="350c5" class="tk">DMA2_Stream6_IRQn</a> = 69,            <span class="ct">/*!&lt; DMA2 Stream 6 global interrupt                                    */</span></td></tr>
<tr name="351" id="351">
<td><a id="l351" class='ln'>351</a></td><td>    <a id="351c5" class="tk">DMA2_Stream7_IRQn</a> = 70,            <span class="ct">/*!&lt; DMA2 Stream 7 global interrupt                                    */</span></td></tr>
<tr name="352" id="352">
<td><a id="l352" class='ln'>352</a></td><td>    <a id="352c5" class="tk">USART6_IRQn</a> = 71,                  <span class="ct">/*!&lt; USART6 global interrupt                                           */</span></td></tr>
<tr name="353" id="353">
<td><a id="l353" class='ln'>353</a></td><td>    <a id="353c5" class="tk">I2C3_EV_IRQn</a> = 72,                 <span class="ct">/*!&lt; I2C3 event interrupt                                              */</span></td></tr>
<tr name="354" id="354">
<td><a id="l354" class='ln'>354</a></td><td>    <a id="354c5" class="tk">I2C3_ER_IRQn</a> = 73,                 <span class="ct">/*!&lt; I2C3 error interrupt                                              */</span></td></tr>
<tr name="355" id="355">
<td><a id="l355" class='ln'>355</a></td><td>    <a id="355c5" class="tk">OTG_HS_EP1_OUT_IRQn</a> = 74,          <span class="ct">/*!&lt; USB OTG HS End Point 1 Out global interrupt                       */</span></td></tr>
<tr name="356" id="356">
<td><a id="l356" class='ln'>356</a></td><td>    <a id="356c5" class="tk">OTG_HS_EP1_IN_IRQn</a> = 75,           <span class="ct">/*!&lt; USB OTG HS End Point 1 In global interrupt                        */</span></td></tr>
<tr name="357" id="357">
<td><a id="l357" class='ln'>357</a></td><td>    <a id="357c5" class="tk">OTG_HS_WKUP_IRQn</a> = 76,             <span class="ct">/*!&lt; USB OTG HS Wakeup through EXTI interrupt                          */</span></td></tr>
<tr name="358" id="358">
<td><a id="l358" class='ln'>358</a></td><td>    <a id="358c5" class="tk">OTG_HS_IRQn</a> = 77,                  <span class="ct">/*!&lt; USB OTG HS global interrupt                                       */</span></td></tr>
<tr name="359" id="359">
<td><a id="l359" class='ln'>359</a></td><td>    <a id="359c5" class="tk">DCMI_IRQn</a> = 78,                    <span class="ct">/*!&lt; DCMI global interrupt                                             */</span></td></tr>
<tr name="360" id="360">
<td><a id="l360" class='ln'>360</a></td><td>    <a id="360c5" class="tk">CRYP_IRQn</a> = 79,                    <span class="ct">/*!&lt; CRYP crypto global interrupt                                      */</span></td></tr>
<tr name="361" id="361">
<td><a id="l361" class='ln'>361</a></td><td>    <a id="361c5" class="tk">HASH_RNG_IRQn</a> = 80,                <span class="ct">/*!&lt; Hash and Rng global interrupt                                     */</span></td></tr>
<tr name="362" id="362">
<td><a id="l362" class='ln'>362</a></td><td>    <a id="362c5" class="tk">FPU_IRQn</a> = 81,                     <span class="ct">/*!&lt; FPU global interrupt                                              */</span></td></tr>
<tr name="363" id="363">
<td><a id="l363" class='ln'>363</a></td><td>    <a id="363c5" class="tk">UART7_IRQn</a> = 82,                   <span class="ct">/*!&lt; UART7 global interrupt                                            */</span></td></tr>
<tr name="364" id="364">
<td><a id="l364" class='ln'>364</a></td><td>    <a id="364c5" class="tk">UART8_IRQn</a> = 83,                   <span class="ct">/*!&lt; UART8 global interrupt                                            */</span></td></tr>
<tr name="365" id="365">
<td><a id="l365" class='ln'>365</a></td><td>    <a id="365c5" class="tk">SPI4_IRQn</a> = 84,                    <span class="ct">/*!&lt; SPI4 global Interrupt                                             */</span></td></tr>
<tr name="366" id="366">
<td><a id="l366" class='ln'>366</a></td><td>    <a id="366c5" class="tk">SPI5_IRQn</a> = 85,                    <span class="ct">/*!&lt; SPI5 global Interrupt                                             */</span></td></tr>
<tr name="367" id="367">
<td><a id="l367" class='ln'>367</a></td><td>    <a id="367c5" class="tk">SPI6_IRQn</a> = 86,                    <span class="ct">/*!&lt; SPI6 global Interrupt                                             */</span></td></tr>
<tr name="368" id="368">
<td><a id="l368" class='ln'>368</a></td><td>    <a id="368c5" class="tk">SAI1_IRQn</a> = 87,                    <span class="ct">/*!&lt; SAI1 global Interrupt                                             */</span></td></tr>
<tr name="369" id="369">
<td><a id="l369" class='ln'>369</a></td><td>    <a id="369c5" class="tk">DMA2D_IRQn</a> = 90                    <span class="ct">/*!&lt; DMA2D global Interrupt                                            */</span></td></tr>
<tr name="370" id="370">
<td><a id="l370" class='ln'>370</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F427_437xx */</span></td></tr>
<tr name="371" id="371">
<td><a id="l371" class='ln'>371</a></td><td><span class="pp">#if</span> <a id="371c5" class="tk">defined</a>(<a id="371c13" class="tk">STM32F429_439xx</a>)</td></tr>
<tr name="372" id="372">
<td><a id="l372" class='ln'>372</a></td><td>    <a id="372c5" class="tk">CAN1_TX_IRQn</a> = 19,                 <span class="ct">/*!&lt; CAN1 TX Interrupt                                                 */</span></td></tr>
<tr name="373" id="373">
<td><a id="l373" class='ln'>373</a></td><td>    <a id="373c5" class="tk">CAN1_RX0_IRQn</a> = 20,                <span class="ct">/*!&lt; CAN1 RX0 Interrupt                                                */</span></td></tr>
<tr name="374" id="374">
<td><a id="l374" class='ln'>374</a></td><td>    <a id="374c5" class="tk">CAN1_RX1_IRQn</a> = 21,                <span class="ct">/*!&lt; CAN1 RX1 Interrupt                                                */</span></td></tr>
<tr name="375" id="375">
<td><a id="l375" class='ln'>375</a></td><td>    <a id="375c5" class="tk">CAN1_SCE_IRQn</a> = 22,                <span class="ct">/*!&lt; CAN1 SCE Interrupt                                                */</span></td></tr>
<tr name="376" id="376">
<td><a id="l376" class='ln'>376</a></td><td>    <a id="376c5" class="tk">EXTI9_5_IRQn</a> = 23,                 <span class="ct">/*!&lt; External Line[9:5] Interrupts                                     */</span></td></tr>
<tr name="377" id="377">
<td><a id="l377" class='ln'>377</a></td><td>    <a id="377c5" class="tk">TIM1_BRK_TIM9_IRQn</a> = 24,           <span class="ct">/*!&lt; TIM1 Break interrupt and TIM9 global interrupt                    */</span></td></tr>
<tr name="378" id="378">
<td><a id="l378" class='ln'>378</a></td><td>    <a id="378c5" class="tk">TIM1_UP_TIM10_IRQn</a> = 25,           <span class="ct">/*!&lt; TIM1 Update Interrupt and TIM10 global interrupt                  */</span></td></tr>
<tr name="379" id="379">
<td><a id="l379" class='ln'>379</a></td><td>    <a id="379c5" class="tk">TIM1_TRG_COM_TIM11_IRQn</a> = 26,      <span class="ct">/*!&lt; TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */</span></td></tr>
<tr name="380" id="380">
<td><a id="l380" class='ln'>380</a></td><td>    <a id="380c5" class="tk">TIM1_CC_IRQn</a> = 27,                 <span class="ct">/*!&lt; TIM1 Capture Compare Interrupt                                    */</span></td></tr>
<tr name="381" id="381">
<td><a id="l381" class='ln'>381</a></td><td>    <a id="381c5" class="tk">TIM2_IRQn</a> = 28,                    <span class="ct">/*!&lt; TIM2 global Interrupt                                             */</span></td></tr>
<tr name="382" id="382">
<td><a id="l382" class='ln'>382</a></td><td>    <a id="382c5" class="tk">TIM3_IRQn</a> = 29,                    <span class="ct">/*!&lt; TIM3 global Interrupt                                             */</span></td></tr>
<tr name="383" id="383">
<td><a id="l383" class='ln'>383</a></td><td>    <a id="383c5" class="tk">TIM4_IRQn</a> = 30,                    <span class="ct">/*!&lt; TIM4 global Interrupt                                             */</span></td></tr>
<tr name="384" id="384">
<td><a id="l384" class='ln'>384</a></td><td>    <a id="384c5" class="tk">I2C1_EV_IRQn</a> = 31,                 <span class="ct">/*!&lt; I2C1 Event Interrupt                                              */</span></td></tr>
<tr name="385" id="385">
<td><a id="l385" class='ln'>385</a></td><td>    <a id="385c5" class="tk">I2C1_ER_IRQn</a> = 32,                 <span class="ct">/*!&lt; I2C1 Error Interrupt                                              */</span></td></tr>
<tr name="386" id="386">
<td><a id="l386" class='ln'>386</a></td><td>    <a id="386c5" class="tk">I2C2_EV_IRQn</a> = 33,                 <span class="ct">/*!&lt; I2C2 Event Interrupt                                              */</span></td></tr>
<tr name="387" id="387">
<td><a id="l387" class='ln'>387</a></td><td>    <a id="387c5" class="tk">I2C2_ER_IRQn</a> = 34,                 <span class="ct">/*!&lt; I2C2 Error Interrupt                                              */</span></td></tr>
<tr name="388" id="388">
<td><a id="l388" class='ln'>388</a></td><td>    <a id="388c5" class="tk">SPI1_IRQn</a> = 35,                    <span class="ct">/*!&lt; SPI1 global Interrupt                                             */</span></td></tr>
<tr name="389" id="389">
<td><a id="l389" class='ln'>389</a></td><td>    <a id="389c5" class="tk">SPI2_IRQn</a> = 36,                    <span class="ct">/*!&lt; SPI2 global Interrupt                                             */</span></td></tr>
<tr name="390" id="390">
<td><a id="l390" class='ln'>390</a></td><td>    <a id="390c5" class="tk">USART1_IRQn</a> = 37,                  <span class="ct">/*!&lt; USART1 global Interrupt                                           */</span></td></tr>
<tr name="391" id="391">
<td><a id="l391" class='ln'>391</a></td><td>    <a id="391c5" class="tk">USART2_IRQn</a> = 38,                  <span class="ct">/*!&lt; USART2 global Interrupt                                           */</span></td></tr>
<tr name="392" id="392">
<td><a id="l392" class='ln'>392</a></td><td>    <a id="392c5" class="tk">USART3_IRQn</a> = 39,                  <span class="ct">/*!&lt; USART3 global Interrupt                                           */</span></td></tr>
<tr name="393" id="393">
<td><a id="l393" class='ln'>393</a></td><td>    <a id="393c5" class="tk">EXTI15_10_IRQn</a> = 40,               <span class="ct">/*!&lt; External Line[15:10] Interrupts                                   */</span></td></tr>
<tr name="394" id="394">
<td><a id="l394" class='ln'>394</a></td><td>    <a id="394c5" class="tk">RTC_Alarm_IRQn</a> = 41,               <span class="ct">/*!&lt; RTC Alarm (A and B) through EXTI Line Interrupt                   */</span></td></tr>
<tr name="395" id="395">
<td><a id="l395" class='ln'>395</a></td><td>    <a id="395c5" class="tk">OTG_FS_WKUP_IRQn</a> = 42,             <span class="ct">/*!&lt; USB OTG FS Wakeup through EXTI line interrupt                     */</span></td></tr>
<tr name="396" id="396">
<td><a id="l396" class='ln'>396</a></td><td>    <a id="396c5" class="tk">TIM8_BRK_TIM12_IRQn</a> = 43,          <span class="ct">/*!&lt; TIM8 Break Interrupt and TIM12 global interrupt                   */</span></td></tr>
<tr name="397" id="397">
<td><a id="l397" class='ln'>397</a></td><td>    <a id="397c5" class="tk">TIM8_UP_TIM13_IRQn</a> = 44,           <span class="ct">/*!&lt; TIM8 Update Interrupt and TIM13 global interrupt                  */</span></td></tr>
<tr name="398" id="398">
<td><a id="l398" class='ln'>398</a></td><td>    <a id="398c5" class="tk">TIM8_TRG_COM_TIM14_IRQn</a> = 45,      <span class="ct">/*!&lt; TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */</span></td></tr>
<tr name="399" id="399">
<td><a id="l399" class='ln'>399</a></td><td>    <a id="399c5" class="tk">TIM8_CC_IRQn</a> = 46,                 <span class="ct">/*!&lt; TIM8 Capture Compare Interrupt                                    */</span></td></tr>
<tr name="400" id="400">
<td><a id="l400" class='ln'>400</a></td><td>    <a id="400c5" class="tk">DMA1_Stream7_IRQn</a> = 47,            <span class="ct">/*!&lt; DMA1 Stream7 Interrupt                                            */</span></td></tr>
<tr name="401" id="401">
<td><a id="l401" class='ln'>401</a></td><td>    <a id="401c5" class="tk">FMC_IRQn</a> = 48,                     <span class="ct">/*!&lt; FMC global Interrupt                                              */</span></td></tr>
<tr name="402" id="402">
<td><a id="l402" class='ln'>402</a></td><td>    <a id="402c5" class="tk">SDIO_IRQn</a> = 49,                    <span class="ct">/*!&lt; SDIO global Interrupt                                             */</span></td></tr>
<tr name="403" id="403">
<td><a id="l403" class='ln'>403</a></td><td>    <a id="403c5" class="tk">TIM5_IRQn</a> = 50,                    <span class="ct">/*!&lt; TIM5 global Interrupt                                             */</span></td></tr>
<tr name="404" id="404">
<td><a id="l404" class='ln'>404</a></td><td>    <a id="404c5" class="tk">SPI3_IRQn</a> = 51,                    <span class="ct">/*!&lt; SPI3 global Interrupt                                             */</span></td></tr>
<tr name="405" id="405">
<td><a id="l405" class='ln'>405</a></td><td>    <a id="405c5" class="tk">UART4_IRQn</a> = 52,                   <span class="ct">/*!&lt; UART4 global Interrupt                                            */</span></td></tr>
<tr name="406" id="406">
<td><a id="l406" class='ln'>406</a></td><td>    <a id="406c5" class="tk">UART5_IRQn</a> = 53,                   <span class="ct">/*!&lt; UART5 global Interrupt                                            */</span></td></tr>
<tr name="407" id="407">
<td><a id="l407" class='ln'>407</a></td><td>    <a id="407c5" class="tk">TIM6_DAC_IRQn</a> = 54,                <span class="ct">/*!&lt; TIM6 global and DAC1&amp;2 underrun error  interrupts                 */</span></td></tr>
<tr name="408" id="408">
<td><a id="l408" class='ln'>408</a></td><td>    <a id="408c5" class="tk">TIM7_IRQn</a> = 55,                    <span class="ct">/*!&lt; TIM7 global interrupt                                             */</span></td></tr>
<tr name="409" id="409">
<td><a id="l409" class='ln'>409</a></td><td>    <a id="409c5" class="tk">DMA2_Stream0_IRQn</a> = 56,            <span class="ct">/*!&lt; DMA2 Stream 0 global Interrupt                                    */</span></td></tr>
<tr name="410" id="410">
<td><a id="l410" class='ln'>410</a></td><td>    <a id="410c5" class="tk">DMA2_Stream1_IRQn</a> = 57,            <span class="ct">/*!&lt; DMA2 Stream 1 global Interrupt                                    */</span></td></tr>
<tr name="411" id="411">
<td><a id="l411" class='ln'>411</a></td><td>    <a id="411c5" class="tk">DMA2_Stream2_IRQn</a> = 58,            <span class="ct">/*!&lt; DMA2 Stream 2 global Interrupt                                    */</span></td></tr>
<tr name="412" id="412">
<td><a id="l412" class='ln'>412</a></td><td>    <a id="412c5" class="tk">DMA2_Stream3_IRQn</a> = 59,            <span class="ct">/*!&lt; DMA2 Stream 3 global Interrupt                                    */</span></td></tr>
<tr name="413" id="413">
<td><a id="l413" class='ln'>413</a></td><td>    <a id="413c5" class="tk">DMA2_Stream4_IRQn</a> = 60,            <span class="ct">/*!&lt; DMA2 Stream 4 global Interrupt                                    */</span></td></tr>
<tr name="414" id="414">
<td><a id="l414" class='ln'>414</a></td><td>    <a id="414c5" class="tk">ETH_IRQn</a> = 61,                     <span class="ct">/*!&lt; Ethernet global Interrupt                                         */</span></td></tr>
<tr name="415" id="415">
<td><a id="l415" class='ln'>415</a></td><td>    <a id="415c5" class="tk">ETH_WKUP_IRQn</a> = 62,                <span class="ct">/*!&lt; Ethernet Wakeup through EXTI line Interrupt                       */</span></td></tr>
<tr name="416" id="416">
<td><a id="l416" class='ln'>416</a></td><td>    <a id="416c5" class="tk">CAN2_TX_IRQn</a> = 63,                 <span class="ct">/*!&lt; CAN2 TX Interrupt                                                 */</span></td></tr>
<tr name="417" id="417">
<td><a id="l417" class='ln'>417</a></td><td>    <a id="417c5" class="tk">CAN2_RX0_IRQn</a> = 64,                <span class="ct">/*!&lt; CAN2 RX0 Interrupt                                                */</span></td></tr>
<tr name="418" id="418">
<td><a id="l418" class='ln'>418</a></td><td>    <a id="418c5" class="tk">CAN2_RX1_IRQn</a> = 65,                <span class="ct">/*!&lt; CAN2 RX1 Interrupt                                                */</span></td></tr>
<tr name="419" id="419">
<td><a id="l419" class='ln'>419</a></td><td>    <a id="419c5" class="tk">CAN2_SCE_IRQn</a> = 66,                <span class="ct">/*!&lt; CAN2 SCE Interrupt                                                */</span></td></tr>
<tr name="420" id="420">
<td><a id="l420" class='ln'>420</a></td><td>    <a id="420c5" class="tk">OTG_FS_IRQn</a> = 67,                  <span class="ct">/*!&lt; USB OTG FS global Interrupt                                       */</span></td></tr>
<tr name="421" id="421">
<td><a id="l421" class='ln'>421</a></td><td>    <a id="421c5" class="tk">DMA2_Stream5_IRQn</a> = 68,            <span class="ct">/*!&lt; DMA2 Stream 5 global interrupt                                    */</span></td></tr>
<tr name="422" id="422">
<td><a id="l422" class='ln'>422</a></td><td>    <a id="422c5" class="tk">DMA2_Stream6_IRQn</a> = 69,            <span class="ct">/*!&lt; DMA2 Stream 6 global interrupt                                    */</span></td></tr>
<tr name="423" id="423">
<td><a id="l423" class='ln'>423</a></td><td>    <a id="423c5" class="tk">DMA2_Stream7_IRQn</a> = 70,            <span class="ct">/*!&lt; DMA2 Stream 7 global interrupt                                    */</span></td></tr>
<tr name="424" id="424">
<td><a id="l424" class='ln'>424</a></td><td>    <a id="424c5" class="tk">USART6_IRQn</a> = 71,                  <span class="ct">/*!&lt; USART6 global interrupt                                           */</span></td></tr>
<tr name="425" id="425">
<td><a id="l425" class='ln'>425</a></td><td>    <a id="425c5" class="tk">I2C3_EV_IRQn</a> = 72,                 <span class="ct">/*!&lt; I2C3 event interrupt                                              */</span></td></tr>
<tr name="426" id="426">
<td><a id="l426" class='ln'>426</a></td><td>    <a id="426c5" class="tk">I2C3_ER_IRQn</a> = 73,                 <span class="ct">/*!&lt; I2C3 error interrupt                                              */</span></td></tr>
<tr name="427" id="427">
<td><a id="l427" class='ln'>427</a></td><td>    <a id="427c5" class="tk">OTG_HS_EP1_OUT_IRQn</a> = 74,          <span class="ct">/*!&lt; USB OTG HS End Point 1 Out global interrupt                       */</span></td></tr>
<tr name="428" id="428">
<td><a id="l428" class='ln'>428</a></td><td>    <a id="428c5" class="tk">OTG_HS_EP1_IN_IRQn</a> = 75,           <span class="ct">/*!&lt; USB OTG HS End Point 1 In global interrupt                        */</span></td></tr>
<tr name="429" id="429">
<td><a id="l429" class='ln'>429</a></td><td>    <a id="429c5" class="tk">OTG_HS_WKUP_IRQn</a> = 76,             <span class="ct">/*!&lt; USB OTG HS Wakeup through EXTI interrupt                          */</span></td></tr>
<tr name="430" id="430">
<td><a id="l430" class='ln'>430</a></td><td>    <a id="430c5" class="tk">OTG_HS_IRQn</a> = 77,                  <span class="ct">/*!&lt; USB OTG HS global interrupt                                       */</span></td></tr>
<tr name="431" id="431">
<td><a id="l431" class='ln'>431</a></td><td>    <a id="431c5" class="tk">DCMI_IRQn</a> = 78,                    <span class="ct">/*!&lt; DCMI global interrupt                                             */</span></td></tr>
<tr name="432" id="432">
<td><a id="l432" class='ln'>432</a></td><td>    <a id="432c5" class="tk">CRYP_IRQn</a> = 79,                    <span class="ct">/*!&lt; CRYP crypto global interrupt                                      */</span></td></tr>
<tr name="433" id="433">
<td><a id="l433" class='ln'>433</a></td><td>    <a id="433c5" class="tk">HASH_RNG_IRQn</a> = 80,                <span class="ct">/*!&lt; Hash and Rng global interrupt                                     */</span></td></tr>
<tr name="434" id="434">
<td><a id="l434" class='ln'>434</a></td><td>    <a id="434c5" class="tk">FPU_IRQn</a> = 81,                     <span class="ct">/*!&lt; FPU global interrupt                                              */</span></td></tr>
<tr name="435" id="435">
<td><a id="l435" class='ln'>435</a></td><td>    <a id="435c5" class="tk">UART7_IRQn</a> = 82,                   <span class="ct">/*!&lt; UART7 global interrupt                                            */</span></td></tr>
<tr name="436" id="436">
<td><a id="l436" class='ln'>436</a></td><td>    <a id="436c5" class="tk">UART8_IRQn</a> = 83,                   <span class="ct">/*!&lt; UART8 global interrupt                                            */</span></td></tr>
<tr name="437" id="437">
<td><a id="l437" class='ln'>437</a></td><td>    <a id="437c5" class="tk">SPI4_IRQn</a> = 84,                    <span class="ct">/*!&lt; SPI4 global Interrupt                                             */</span></td></tr>
<tr name="438" id="438">
<td><a id="l438" class='ln'>438</a></td><td>    <a id="438c5" class="tk">SPI5_IRQn</a> = 85,                    <span class="ct">/*!&lt; SPI5 global Interrupt                                             */</span></td></tr>
<tr name="439" id="439">
<td><a id="l439" class='ln'>439</a></td><td>    <a id="439c5" class="tk">SPI6_IRQn</a> = 86,                    <span class="ct">/*!&lt; SPI6 global Interrupt                                             */</span></td></tr>
<tr name="440" id="440">
<td><a id="l440" class='ln'>440</a></td><td>    <a id="440c5" class="tk">SAI1_IRQn</a> = 87,                    <span class="ct">/*!&lt; SAI1 global Interrupt                                             */</span></td></tr>
<tr name="441" id="441">
<td><a id="l441" class='ln'>441</a></td><td>    <a id="441c5" class="tk">LTDC_IRQn</a> = 88,                    <span class="ct">/*!&lt; LTDC global Interrupt                                             */</span></td></tr>
<tr name="442" id="442">
<td><a id="l442" class='ln'>442</a></td><td>    <a id="442c5" class="tk">LTDC_ER_IRQn</a> = 89,                 <span class="ct">/*!&lt; LTDC Error global Interrupt                                       */</span></td></tr>
<tr name="443" id="443">
<td><a id="l443" class='ln'>443</a></td><td>    <a id="443c5" class="tk">DMA2D_IRQn</a> = 90                    <span class="ct">/*!&lt; DMA2D global Interrupt                                            */</span></td></tr>
<tr name="444" id="444">
<td><a id="l444" class='ln'>444</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F429_439xx */</span></td></tr>
<tr name="445" id="445">
<td><a id="l445" class='ln'>445</a></td><td><span class="pp">#if</span> <a id="445c5" class="tk">defined</a>(<a id="445c13" class="tk">STM32F410xx</a>)</td></tr>
<tr name="446" id="446">
<td><a id="l446" class='ln'>446</a></td><td>    <a id="446c5" class="tk">EXTI9_5_IRQn</a> = 23,                 <span class="ct">/*!&lt; External Line[9:5] Interrupts                                     */</span></td></tr>
<tr name="447" id="447">
<td><a id="l447" class='ln'>447</a></td><td>    <a id="447c5" class="tk">TIM1_BRK_TIM9_IRQn</a> = 24,           <span class="ct">/*!&lt; TIM1 Break interrupt and TIM9 global interrupt                    */</span></td></tr>
<tr name="448" id="448">
<td><a id="l448" class='ln'>448</a></td><td>    <a id="448c5" class="tk">TIM1_UP_IRQn</a> = 25,                 <span class="ct">/*!&lt; TIM1 Update Interrupt                                             */</span></td></tr>
<tr name="449" id="449">
<td><a id="l449" class='ln'>449</a></td><td>    <a id="449c5" class="tk">TIM1_TRG_COM_TIM11_IRQn</a> = 26,      <span class="ct">/*!&lt; TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */</span></td></tr>
<tr name="450" id="450">
<td><a id="l450" class='ln'>450</a></td><td>    <a id="450c5" class="tk">TIM1_CC_IRQn</a> = 27,                 <span class="ct">/*!&lt; TIM1 Capture Compare Interrupt                                    */</span></td></tr>
<tr name="451" id="451">
<td><a id="l451" class='ln'>451</a></td><td>    <a id="451c5" class="tk">I2C1_EV_IRQn</a> = 31,                 <span class="ct">/*!&lt; I2C1 Event Interrupt                                              */</span></td></tr>
<tr name="452" id="452">
<td><a id="l452" class='ln'>452</a></td><td>    <a id="452c5" class="tk">I2C1_ER_IRQn</a> = 32,                 <span class="ct">/*!&lt; I2C1 Error Interrupt                                              */</span></td></tr>
<tr name="453" id="453">
<td><a id="l453" class='ln'>453</a></td><td>    <a id="453c5" class="tk">I2C2_EV_IRQn</a> = 33,                 <span class="ct">/*!&lt; I2C2 Event Interrupt                                              */</span></td></tr>
<tr name="454" id="454">
<td><a id="l454" class='ln'>454</a></td><td>    <a id="454c5" class="tk">I2C2_ER_IRQn</a> = 34,                 <span class="ct">/*!&lt; I2C2 Error Interrupt                                              */</span></td></tr>
<tr name="455" id="455">
<td><a id="l455" class='ln'>455</a></td><td>    <a id="455c5" class="tk">SPI1_IRQn</a> = 35,                    <span class="ct">/*!&lt; SPI1 global Interrupt                                             */</span></td></tr>
<tr name="456" id="456">
<td><a id="l456" class='ln'>456</a></td><td>    <a id="456c5" class="tk">SPI2_IRQn</a> = 36,                    <span class="ct">/*!&lt; SPI2 global Interrupt                                             */</span></td></tr>
<tr name="457" id="457">
<td><a id="l457" class='ln'>457</a></td><td>    <a id="457c5" class="tk">USART1_IRQn</a> = 37,                  <span class="ct">/*!&lt; USART1 global Interrupt                                           */</span></td></tr>
<tr name="458" id="458">
<td><a id="l458" class='ln'>458</a></td><td>    <a id="458c5" class="tk">USART2_IRQn</a> = 38,                  <span class="ct">/*!&lt; USART2 global Interrupt                                           */</span></td></tr>
<tr name="459" id="459">
<td><a id="l459" class='ln'>459</a></td><td>    <a id="459c5" class="tk">EXTI15_10_IRQn</a> = 40,               <span class="ct">/*!&lt; External Line[15:10] Interrupts                                   */</span></td></tr>
<tr name="460" id="460">
<td><a id="l460" class='ln'>460</a></td><td>    <a id="460c5" class="tk">RTC_Alarm_IRQn</a> = 41,               <span class="ct">/*!&lt; RTC Alarm (A and B) through EXTI Line Interrupt                   */</span></td></tr>
<tr name="461" id="461">
<td><a id="l461" class='ln'>461</a></td><td>    <a id="461c5" class="tk">DMA1_Stream7_IRQn</a> = 47,            <span class="ct">/*!&lt; DMA1 Stream7 Interrupt                                            */</span></td></tr>
<tr name="462" id="462">
<td><a id="l462" class='ln'>462</a></td><td>    <a id="462c5" class="tk">TIM5_IRQn</a> = 50,                    <span class="ct">/*!&lt; TIM5 global Interrupt                                             */</span></td></tr>
<tr name="463" id="463">
<td><a id="l463" class='ln'>463</a></td><td>    <a id="463c5" class="tk">TIM6_DAC_IRQn</a> = 54,                <span class="ct">/*!&lt; TIM6 global Interrupt and DAC Global Interrupt                    */</span></td></tr>
<tr name="464" id="464">
<td><a id="l464" class='ln'>464</a></td><td>    <a id="464c5" class="tk">DMA2_Stream0_IRQn</a> = 56,            <span class="ct">/*!&lt; DMA2 Stream 0 global Interrupt                                    */</span></td></tr>
<tr name="465" id="465">
<td><a id="l465" class='ln'>465</a></td><td>    <a id="465c5" class="tk">DMA2_Stream1_IRQn</a> = 57,            <span class="ct">/*!&lt; DMA2 Stream 1 global Interrupt                                    */</span></td></tr>
<tr name="466" id="466">
<td><a id="l466" class='ln'>466</a></td><td>    <a id="466c5" class="tk">DMA2_Stream2_IRQn</a> = 58,            <span class="ct">/*!&lt; DMA2 Stream 2 global Interrupt                                    */</span></td></tr>
<tr name="467" id="467">
<td><a id="l467" class='ln'>467</a></td><td>    <a id="467c5" class="tk">DMA2_Stream3_IRQn</a> = 59,            <span class="ct">/*!&lt; DMA2 Stream 3 global Interrupt                                    */</span></td></tr>
<tr name="468" id="468">
<td><a id="l468" class='ln'>468</a></td><td>    <a id="468c5" class="tk">DMA2_Stream4_IRQn</a> = 60,            <span class="ct">/*!&lt; DMA2 Stream 4 global Interrupt                                    */</span></td></tr>
<tr name="469" id="469">
<td><a id="l469" class='ln'>469</a></td><td>    <a id="469c5" class="tk">DMA2_Stream5_IRQn</a> = 68,            <span class="ct">/*!&lt; DMA2 Stream 5 global interrupt                                    */</span></td></tr>
<tr name="470" id="470">
<td><a id="l470" class='ln'>470</a></td><td>    <a id="470c5" class="tk">DMA2_Stream6_IRQn</a> = 69,            <span class="ct">/*!&lt; DMA2 Stream 6 global interrupt                                    */</span></td></tr>
<tr name="471" id="471">
<td><a id="l471" class='ln'>471</a></td><td>    <a id="471c5" class="tk">DMA2_Stream7_IRQn</a> = 70,            <span class="ct">/*!&lt; DMA2 Stream 7 global interrupt                                    */</span></td></tr>
<tr name="472" id="472">
<td><a id="l472" class='ln'>472</a></td><td>    <a id="472c5" class="tk">USART6_IRQn</a> = 71,                  <span class="ct">/*!&lt; USART6 global interrupt                                           */</span></td></tr>
<tr name="473" id="473">
<td><a id="l473" class='ln'>473</a></td><td>    <a id="473c5" class="tk">RNG_IRQn</a> = 80,                     <span class="ct">/*!&lt; RNG global Interrupt                                              */</span></td></tr>
<tr name="474" id="474">
<td><a id="l474" class='ln'>474</a></td><td>    <a id="474c5" class="tk">FPU_IRQn</a> = 81,                     <span class="ct">/*!&lt; FPU global interrupt                                              */</span></td></tr>
<tr name="475" id="475">
<td><a id="l475" class='ln'>475</a></td><td>    <a id="475c5" class="tk">SPI5_IRQn</a> = 85,                    <span class="ct">/*!&lt; SPI5 global Interrupt                                             */</span></td></tr>
<tr name="476" id="476">
<td><a id="l476" class='ln'>476</a></td><td>    <a id="476c5" class="tk">FMPI2C1_EV_IRQn</a> = 95,              <span class="ct">/*!&lt; FMPI2C1 Event Interrupt                                           */</span></td></tr>
<tr name="477" id="477">
<td><a id="l477" class='ln'>477</a></td><td>    <a id="477c5" class="tk">FMPI2C1_ER_IRQn</a> = 96,              <span class="ct">/*!&lt; FMPI2C1 Error Interrupt                                           */</span></td></tr>
<tr name="478" id="478">
<td><a id="l478" class='ln'>478</a></td><td>    <a id="478c5" class="tk">LPTIM1_IRQn</a> = 97                   <span class="ct">/*!&lt; LPTIM1 interrupt                                                  */</span></td></tr>
<tr name="479" id="479">
<td><a id="l479" class='ln'>479</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F410xx */</span></td></tr>
<tr name="480" id="480">
<td><a id="l480" class='ln'>480</a></td><td><span class="pp">#if</span> <a id="480c5" class="tk">defined</a>(<a id="480c13" class="tk">STM32F401xx</a>) <a id="480c26" class="tk">||</a> <a id="480c29" class="tk">defined</a>(<a id="480c37" class="tk">STM32F411xE</a>)</td></tr>
<tr name="481" id="481">
<td><a id="l481" class='ln'>481</a></td><td>    <a id="481c5" class="tk">EXTI9_5_IRQn</a> = 23,                 <span class="ct">/*!&lt; External Line[9:5] Interrupts                                     */</span></td></tr>
<tr name="482" id="482">
<td><a id="l482" class='ln'>482</a></td><td>    <a id="482c5" class="tk">TIM1_BRK_TIM9_IRQn</a> = 24,           <span class="ct">/*!&lt; TIM1 Break interrupt and TIM9 global interrupt                    */</span></td></tr>
<tr name="483" id="483">
<td><a id="l483" class='ln'>483</a></td><td>    <a id="483c5" class="tk">TIM1_UP_TIM10_IRQn</a> = 25,           <span class="ct">/*!&lt; TIM1 Update Interrupt and TIM10 global interrupt                  */</span></td></tr>
<tr name="484" id="484">
<td><a id="l484" class='ln'>484</a></td><td>    <a id="484c5" class="tk">TIM1_TRG_COM_TIM11_IRQn</a> = 26,      <span class="ct">/*!&lt; TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */</span></td></tr>
<tr name="485" id="485">
<td><a id="l485" class='ln'>485</a></td><td>    <a id="485c5" class="tk">TIM1_CC_IRQn</a> = 27,                 <span class="ct">/*!&lt; TIM1 Capture Compare Interrupt                                    */</span></td></tr>
<tr name="486" id="486">
<td><a id="l486" class='ln'>486</a></td><td>    <a id="486c5" class="tk">TIM2_IRQn</a> = 28,                    <span class="ct">/*!&lt; TIM2 global Interrupt                                             */</span></td></tr>
<tr name="487" id="487">
<td><a id="l487" class='ln'>487</a></td><td>    <a id="487c5" class="tk">TIM3_IRQn</a> = 29,                    <span class="ct">/*!&lt; TIM3 global Interrupt                                             */</span></td></tr>
<tr name="488" id="488">
<td><a id="l488" class='ln'>488</a></td><td>    <a id="488c5" class="tk">TIM4_IRQn</a> = 30,                    <span class="ct">/*!&lt; TIM4 global Interrupt                                             */</span></td></tr>
<tr name="489" id="489">
<td><a id="l489" class='ln'>489</a></td><td>    <a id="489c5" class="tk">I2C1_EV_IRQn</a> = 31,                 <span class="ct">/*!&lt; I2C1 Event Interrupt                                              */</span></td></tr>
<tr name="490" id="490">
<td><a id="l490" class='ln'>490</a></td><td>    <a id="490c5" class="tk">I2C1_ER_IRQn</a> = 32,                 <span class="ct">/*!&lt; I2C1 Error Interrupt                                              */</span></td></tr>
<tr name="491" id="491">
<td><a id="l491" class='ln'>491</a></td><td>    <a id="491c5" class="tk">I2C2_EV_IRQn</a> = 33,                 <span class="ct">/*!&lt; I2C2 Event Interrupt                                              */</span></td></tr>
<tr name="492" id="492">
<td><a id="l492" class='ln'>492</a></td><td>    <a id="492c5" class="tk">I2C2_ER_IRQn</a> = 34,                 <span class="ct">/*!&lt; I2C2 Error Interrupt                                              */</span></td></tr>
<tr name="493" id="493">
<td><a id="l493" class='ln'>493</a></td><td>    <a id="493c5" class="tk">SPI1_IRQn</a> = 35,                    <span class="ct">/*!&lt; SPI1 global Interrupt                                             */</span></td></tr>
<tr name="494" id="494">
<td><a id="l494" class='ln'>494</a></td><td>    <a id="494c5" class="tk">SPI2_IRQn</a> = 36,                    <span class="ct">/*!&lt; SPI2 global Interrupt                                             */</span></td></tr>
<tr name="495" id="495">
<td><a id="l495" class='ln'>495</a></td><td>    <a id="495c5" class="tk">USART1_IRQn</a> = 37,                  <span class="ct">/*!&lt; USART1 global Interrupt                                           */</span></td></tr>
<tr name="496" id="496">
<td><a id="l496" class='ln'>496</a></td><td>    <a id="496c5" class="tk">USART2_IRQn</a> = 38,                  <span class="ct">/*!&lt; USART2 global Interrupt                                           */</span></td></tr>
<tr name="497" id="497">
<td><a id="l497" class='ln'>497</a></td><td>    <a id="497c5" class="tk">EXTI15_10_IRQn</a> = 40,               <span class="ct">/*!&lt; External Line[15:10] Interrupts                                   */</span></td></tr>
<tr name="498" id="498">
<td><a id="l498" class='ln'>498</a></td><td>    <a id="498c5" class="tk">RTC_Alarm_IRQn</a> = 41,               <span class="ct">/*!&lt; RTC Alarm (A and B) through EXTI Line Interrupt                   */</span></td></tr>
<tr name="499" id="499">
<td><a id="l499" class='ln'>499</a></td><td>    <a id="499c5" class="tk">OTG_FS_WKUP_IRQn</a> = 42,             <span class="ct">/*!&lt; USB OTG FS Wakeup through EXTI line interrupt                     */</span></td></tr>
<tr name="500" id="500">
<td><a id="l500" class='ln'>500</a></td><td>    <a id="500c5" class="tk">DMA1_Stream7_IRQn</a> = 47,            <span class="ct">/*!&lt; DMA1 Stream7 Interrupt                                            */</span></td></tr>
<tr name="501" id="501">
<td><a id="l501" class='ln'>501</a></td><td>    <a id="501c5" class="tk">SDIO_IRQn</a> = 49,                    <span class="ct">/*!&lt; SDIO global Interrupt                                             */</span></td></tr>
<tr name="502" id="502">
<td><a id="l502" class='ln'>502</a></td><td>    <a id="502c5" class="tk">TIM5_IRQn</a> = 50,                    <span class="ct">/*!&lt; TIM5 global Interrupt                                             */</span></td></tr>
<tr name="503" id="503">
<td><a id="l503" class='ln'>503</a></td><td>    <a id="503c5" class="tk">SPI3_IRQn</a> = 51,                    <span class="ct">/*!&lt; SPI3 global Interrupt                                             */</span></td></tr>
<tr name="504" id="504">
<td><a id="l504" class='ln'>504</a></td><td>    <a id="504c5" class="tk">DMA2_Stream0_IRQn</a> = 56,            <span class="ct">/*!&lt; DMA2 Stream 0 global Interrupt                                    */</span></td></tr>
<tr name="505" id="505">
<td><a id="l505" class='ln'>505</a></td><td>    <a id="505c5" class="tk">DMA2_Stream1_IRQn</a> = 57,            <span class="ct">/*!&lt; DMA2 Stream 1 global Interrupt                                    */</span></td></tr>
<tr name="506" id="506">
<td><a id="l506" class='ln'>506</a></td><td>    <a id="506c5" class="tk">DMA2_Stream2_IRQn</a> = 58,            <span class="ct">/*!&lt; DMA2 Stream 2 global Interrupt                                    */</span></td></tr>
<tr name="507" id="507">
<td><a id="l507" class='ln'>507</a></td><td>    <a id="507c5" class="tk">DMA2_Stream3_IRQn</a> = 59,            <span class="ct">/*!&lt; DMA2 Stream 3 global Interrupt                                    */</span></td></tr>
<tr name="508" id="508">
<td><a id="l508" class='ln'>508</a></td><td>    <a id="508c5" class="tk">DMA2_Stream4_IRQn</a> = 60,            <span class="ct">/*!&lt; DMA2 Stream 4 global Interrupt                                    */</span></td></tr>
<tr name="509" id="509">
<td><a id="l509" class='ln'>509</a></td><td>    <a id="509c5" class="tk">OTG_FS_IRQn</a> = 67,                  <span class="ct">/*!&lt; USB OTG FS global Interrupt                                       */</span></td></tr>
<tr name="510" id="510">
<td><a id="l510" class='ln'>510</a></td><td>    <a id="510c5" class="tk">DMA2_Stream5_IRQn</a> = 68,            <span class="ct">/*!&lt; DMA2 Stream 5 global interrupt                                    */</span></td></tr>
<tr name="511" id="511">
<td><a id="l511" class='ln'>511</a></td><td>    <a id="511c5" class="tk">DMA2_Stream6_IRQn</a> = 69,            <span class="ct">/*!&lt; DMA2 Stream 6 global interrupt                                    */</span></td></tr>
<tr name="512" id="512">
<td><a id="l512" class='ln'>512</a></td><td>    <a id="512c5" class="tk">DMA2_Stream7_IRQn</a> = 70,            <span class="ct">/*!&lt; DMA2 Stream 7 global interrupt                                    */</span></td></tr>
<tr name="513" id="513">
<td><a id="l513" class='ln'>513</a></td><td>    <a id="513c5" class="tk">USART6_IRQn</a> = 71,                  <span class="ct">/*!&lt; USART6 global interrupt                                           */</span></td></tr>
<tr name="514" id="514">
<td><a id="l514" class='ln'>514</a></td><td>    <a id="514c5" class="tk">I2C3_EV_IRQn</a> = 72,                 <span class="ct">/*!&lt; I2C3 event interrupt                                              */</span></td></tr>
<tr name="515" id="515">
<td><a id="l515" class='ln'>515</a></td><td>    <a id="515c5" class="tk">I2C3_ER_IRQn</a> = 73,                 <span class="ct">/*!&lt; I2C3 error interrupt                                              */</span></td></tr>
<tr name="516" id="516">
<td><a id="l516" class='ln'>516</a></td><td>    <a id="516c5" class="tk">FPU_IRQn</a> = 81,                     <span class="ct">/*!&lt; FPU global interrupt                                             */</span></td></tr>
<tr name="517" id="517">
<td><a id="l517" class='ln'>517</a></td><td></td></tr>
<tr name="518" id="518">
<td><a id="l518" class='ln'>518</a></td><td><span class="pp">#if</span> <a id="518c5" class="tk">defined</a>(<a id="518c13" class="tk">STM32F401xx</a>)</td></tr>
<tr name="519" id="519">
<td><a id="l519" class='ln'>519</a></td><td></td></tr>
<tr name="520" id="520">
<td><a id="l520" class='ln'>520</a></td><td>    <a id="520c5" class="tk">SPI4_IRQn</a> = 84                     <span class="ct">/*!&lt; SPI4 global Interrupt                                            */</span></td></tr>
<tr name="521" id="521">
<td><a id="l521" class='ln'>521</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F411xE */</span></td></tr>
<tr name="522" id="522">
<td><a id="l522" class='ln'>522</a></td><td><span class="pp">#if</span> <a id="522c5" class="tk">defined</a>(<a id="522c13" class="tk">STM32F411xE</a>)</td></tr>
<tr name="523" id="523">
<td><a id="l523" class='ln'>523</a></td><td>    <a id="523c5" class="tk">SPI4_IRQn</a> = 84,                    <span class="ct">/*!&lt; SPI4 global Interrupt                                             */</span></td></tr>
<tr name="524" id="524">
<td><a id="l524" class='ln'>524</a></td><td>    <a id="524c5" class="tk">SPI5_IRQn</a> = 85                     <span class="ct">/*!&lt; SPI5 global Interrupt                                             */</span></td></tr>
<tr name="525" id="525">
<td><a id="l525" class='ln'>525</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F411xE */</span></td></tr>
<tr name="526" id="526">
<td><a id="l526" class='ln'>526</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F401xx || STM32F411xE */</span></td></tr>
<tr name="527" id="527">
<td><a id="l527" class='ln'>527</a></td><td><span class="pp">#if</span> <a id="527c5" class="tk">defined</a>(<a id="527c13" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="528" id="528">
<td><a id="l528" class='ln'>528</a></td><td>    <a id="528c5" class="tk">CAN1_TX_IRQn</a> = 19,                 <span class="ct">/*!&lt; CAN1 TX Interrupt                                                 */</span></td></tr>
<tr name="529" id="529">
<td><a id="l529" class='ln'>529</a></td><td>    <a id="529c5" class="tk">CAN1_RX0_IRQn</a> = 20,                <span class="ct">/*!&lt; CAN1 RX0 Interrupt                                                */</span></td></tr>
<tr name="530" id="530">
<td><a id="l530" class='ln'>530</a></td><td>    <a id="530c5" class="tk">CAN1_RX1_IRQn</a> = 21,                <span class="ct">/*!&lt; CAN1 RX1 Interrupt                                                */</span></td></tr>
<tr name="531" id="531">
<td><a id="l531" class='ln'>531</a></td><td>    <a id="531c5" class="tk">CAN1_SCE_IRQn</a> = 22,                <span class="ct">/*!&lt; CAN1 SCE Interrupt                                                */</span></td></tr>
<tr name="532" id="532">
<td><a id="l532" class='ln'>532</a></td><td>    <a id="532c5" class="tk">EXTI9_5_IRQn</a> = 23,                 <span class="ct">/*!&lt; External Line[9:5] Interrupts                                     */</span></td></tr>
<tr name="533" id="533">
<td><a id="l533" class='ln'>533</a></td><td>    <a id="533c5" class="tk">TIM1_BRK_TIM9_IRQn</a> = 24,           <span class="ct">/*!&lt; TIM1 Break interrupt and TIM9 global interrupt                    */</span></td></tr>
<tr name="534" id="534">
<td><a id="l534" class='ln'>534</a></td><td>    <a id="534c5" class="tk">TIM1_UP_TIM10_IRQn</a> = 25,           <span class="ct">/*!&lt; TIM1 Update Interrupt and TIM10 global interrupt                  */</span></td></tr>
<tr name="535" id="535">
<td><a id="l535" class='ln'>535</a></td><td>    <a id="535c5" class="tk">TIM1_TRG_COM_TIM11_IRQn</a> = 26,      <span class="ct">/*!&lt; TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */</span></td></tr>
<tr name="536" id="536">
<td><a id="l536" class='ln'>536</a></td><td>    <a id="536c5" class="tk">TIM1_CC_IRQn</a> = 27,                 <span class="ct">/*!&lt; TIM1 Capture Compare Interrupt                                    */</span></td></tr>
<tr name="537" id="537">
<td><a id="l537" class='ln'>537</a></td><td>    <a id="537c5" class="tk">TIM2_IRQn</a> = 28,                    <span class="ct">/*!&lt; TIM2 global Interrupt                                             */</span></td></tr>
<tr name="538" id="538">
<td><a id="l538" class='ln'>538</a></td><td>    <a id="538c5" class="tk">TIM3_IRQn</a> = 29,                    <span class="ct">/*!&lt; TIM3 global Interrupt                                             */</span></td></tr>
<tr name="539" id="539">
<td><a id="l539" class='ln'>539</a></td><td>    <a id="539c5" class="tk">TIM4_IRQn</a> = 30,                    <span class="ct">/*!&lt; TIM4 global Interrupt                                             */</span></td></tr>
<tr name="540" id="540">
<td><a id="l540" class='ln'>540</a></td><td>    <a id="540c5" class="tk">I2C1_EV_IRQn</a> = 31,                 <span class="ct">/*!&lt; I2C1 Event Interrupt                                              */</span></td></tr>
<tr name="541" id="541">
<td><a id="l541" class='ln'>541</a></td><td>    <a id="541c5" class="tk">I2C1_ER_IRQn</a> = 32,                 <span class="ct">/*!&lt; I2C1 Error Interrupt                                              */</span></td></tr>
<tr name="542" id="542">
<td><a id="l542" class='ln'>542</a></td><td>    <a id="542c5" class="tk">I2C2_EV_IRQn</a> = 33,                 <span class="ct">/*!&lt; I2C2 Event Interrupt                                              */</span></td></tr>
<tr name="543" id="543">
<td><a id="l543" class='ln'>543</a></td><td>    <a id="543c5" class="tk">I2C2_ER_IRQn</a> = 34,                 <span class="ct">/*!&lt; I2C2 Error Interrupt                                              */</span></td></tr>
<tr name="544" id="544">
<td><a id="l544" class='ln'>544</a></td><td>    <a id="544c5" class="tk">SPI1_IRQn</a> = 35,                    <span class="ct">/*!&lt; SPI1 global Interrupt                                             */</span></td></tr>
<tr name="545" id="545">
<td><a id="l545" class='ln'>545</a></td><td>    <a id="545c5" class="tk">SPI2_IRQn</a> = 36,                    <span class="ct">/*!&lt; SPI2 global Interrupt                                             */</span></td></tr>
<tr name="546" id="546">
<td><a id="l546" class='ln'>546</a></td><td>    <a id="546c5" class="tk">USART1_IRQn</a> = 37,                  <span class="ct">/*!&lt; USART1 global Interrupt                                           */</span></td></tr>
<tr name="547" id="547">
<td><a id="l547" class='ln'>547</a></td><td>    <a id="547c5" class="tk">USART2_IRQn</a> = 38,                  <span class="ct">/*!&lt; USART2 global Interrupt                                           */</span></td></tr>
<tr name="548" id="548">
<td><a id="l548" class='ln'>548</a></td><td>    <a id="548c5" class="tk">USART3_IRQn</a> = 39,                  <span class="ct">/*!&lt; USART3 global Interrupt                                           */</span></td></tr>
<tr name="549" id="549">
<td><a id="l549" class='ln'>549</a></td><td>    <a id="549c5" class="tk">EXTI15_10_IRQn</a> = 40,               <span class="ct">/*!&lt; External Line[15:10] Interrupts                                   */</span></td></tr>
<tr name="550" id="550">
<td><a id="l550" class='ln'>550</a></td><td>    <a id="550c5" class="tk">RTC_Alarm_IRQn</a> = 41,               <span class="ct">/*!&lt; RTC Alarm (A and B) through EXTI Line Interrupt                   */</span></td></tr>
<tr name="551" id="551">
<td><a id="l551" class='ln'>551</a></td><td>    <a id="551c5" class="tk">OTG_FS_WKUP_IRQn</a> = 42,             <span class="ct">/*!&lt; USB OTG FS Wakeup through EXTI line interrupt                     */</span></td></tr>
<tr name="552" id="552">
<td><a id="l552" class='ln'>552</a></td><td>    <a id="552c5" class="tk">TIM8_BRK_TIM12_IRQn</a> = 43,          <span class="ct">/*!&lt; TIM8 Break Interrupt and TIM12 global interrupt                   */</span></td></tr>
<tr name="553" id="553">
<td><a id="l553" class='ln'>553</a></td><td>    <a id="553c5" class="tk">TIM8_UP_TIM13_IRQn</a> = 44,           <span class="ct">/*!&lt; TIM8 Update Interrupt and TIM13 global interrupt                  */</span></td></tr>
<tr name="554" id="554">
<td><a id="l554" class='ln'>554</a></td><td>    <a id="554c5" class="tk">TIM8_TRG_COM_TIM14_IRQn</a> = 45,      <span class="ct">/*!&lt; TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */</span></td></tr>
<tr name="555" id="555">
<td><a id="l555" class='ln'>555</a></td><td>    <a id="555c5" class="tk">TIM8_CC_IRQn</a> = 46,                 <span class="ct">/*!&lt; TIM8 Capture Compare Interrupt                                    */</span></td></tr>
<tr name="556" id="556">
<td><a id="l556" class='ln'>556</a></td><td>    <a id="556c5" class="tk">DMA1_Stream7_IRQn</a> = 47,            <span class="ct">/*!&lt; DMA1 Stream7 Interrupt                                            */</span></td></tr>
<tr name="557" id="557">
<td><a id="l557" class='ln'>557</a></td><td>    <a id="557c5" class="tk">FMC_IRQn</a> = 48,                     <span class="ct">/*!&lt; FMC global Interrupt                                              */</span></td></tr>
<tr name="558" id="558">
<td><a id="l558" class='ln'>558</a></td><td>    <a id="558c5" class="tk">SDIO_IRQn</a> = 49,                    <span class="ct">/*!&lt; SDIO global Interrupt                                             */</span></td></tr>
<tr name="559" id="559">
<td><a id="l559" class='ln'>559</a></td><td>    <a id="559c5" class="tk">TIM5_IRQn</a> = 50,                    <span class="ct">/*!&lt; TIM5 global Interrupt                                             */</span></td></tr>
<tr name="560" id="560">
<td><a id="l560" class='ln'>560</a></td><td>    <a id="560c5" class="tk">SPI3_IRQn</a> = 51,                    <span class="ct">/*!&lt; SPI3 global Interrupt                                             */</span></td></tr>
<tr name="561" id="561">
<td><a id="l561" class='ln'>561</a></td><td>    <a id="561c5" class="tk">UART4_IRQn</a> = 52,                   <span class="ct">/*!&lt; UART4 global Interrupt                                            */</span></td></tr>
<tr name="562" id="562">
<td><a id="l562" class='ln'>562</a></td><td>    <a id="562c5" class="tk">UART5_IRQn</a> = 53,                   <span class="ct">/*!&lt; UART5 global Interrupt                                            */</span></td></tr>
<tr name="563" id="563">
<td><a id="l563" class='ln'>563</a></td><td>    <a id="563c5" class="tk">TIM6_DAC_IRQn</a> = 54,                <span class="ct">/*!&lt; TIM6 global and DAC1&amp;2 underrun error  interrupts                 */</span></td></tr>
<tr name="564" id="564">
<td><a id="l564" class='ln'>564</a></td><td>    <a id="564c5" class="tk">TIM7_IRQn</a> = 55,                    <span class="ct">/*!&lt; TIM7 global interrupt                                             */</span></td></tr>
<tr name="565" id="565">
<td><a id="l565" class='ln'>565</a></td><td>    <a id="565c5" class="tk">DMA2_Stream0_IRQn</a> = 56,            <span class="ct">/*!&lt; DMA2 Stream 0 global Interrupt                                    */</span></td></tr>
<tr name="566" id="566">
<td><a id="l566" class='ln'>566</a></td><td>    <a id="566c5" class="tk">DMA2_Stream1_IRQn</a> = 57,            <span class="ct">/*!&lt; DMA2 Stream 1 global Interrupt                                    */</span></td></tr>
<tr name="567" id="567">
<td><a id="l567" class='ln'>567</a></td><td>    <a id="567c5" class="tk">DMA2_Stream2_IRQn</a> = 58,            <span class="ct">/*!&lt; DMA2 Stream 2 global Interrupt                                    */</span></td></tr>
<tr name="568" id="568">
<td><a id="l568" class='ln'>568</a></td><td>    <a id="568c5" class="tk">DMA2_Stream3_IRQn</a> = 59,            <span class="ct">/*!&lt; DMA2 Stream 3 global Interrupt                                    */</span></td></tr>
<tr name="569" id="569">
<td><a id="l569" class='ln'>569</a></td><td>    <a id="569c5" class="tk">DMA2_Stream4_IRQn</a> = 60,            <span class="ct">/*!&lt; DMA2 Stream 4 global Interrupt                                    */</span></td></tr>
<tr name="570" id="570">
<td><a id="l570" class='ln'>570</a></td><td>    <a id="570c5" class="tk">ETH_IRQn</a> = 61,                     <span class="ct">/*!&lt; Ethernet global Interrupt                                         */</span></td></tr>
<tr name="571" id="571">
<td><a id="l571" class='ln'>571</a></td><td>    <a id="571c5" class="tk">ETH_WKUP_IRQn</a> = 62,                <span class="ct">/*!&lt; Ethernet Wakeup through EXTI line Interrupt                       */</span></td></tr>
<tr name="572" id="572">
<td><a id="l572" class='ln'>572</a></td><td>    <a id="572c5" class="tk">CAN2_TX_IRQn</a> = 63,                 <span class="ct">/*!&lt; CAN2 TX Interrupt                                                 */</span></td></tr>
<tr name="573" id="573">
<td><a id="l573" class='ln'>573</a></td><td>    <a id="573c5" class="tk">CAN2_RX0_IRQn</a> = 64,                <span class="ct">/*!&lt; CAN2 RX0 Interrupt                                                */</span></td></tr>
<tr name="574" id="574">
<td><a id="l574" class='ln'>574</a></td><td>    <a id="574c5" class="tk">CAN2_RX1_IRQn</a> = 65,                <span class="ct">/*!&lt; CAN2 RX1 Interrupt                                                */</span></td></tr>
<tr name="575" id="575">
<td><a id="l575" class='ln'>575</a></td><td>    <a id="575c5" class="tk">CAN2_SCE_IRQn</a> = 66,                <span class="ct">/*!&lt; CAN2 SCE Interrupt                                                */</span></td></tr>
<tr name="576" id="576">
<td><a id="l576" class='ln'>576</a></td><td>    <a id="576c5" class="tk">OTG_FS_IRQn</a> = 67,                  <span class="ct">/*!&lt; USB OTG FS global Interrupt                                       */</span></td></tr>
<tr name="577" id="577">
<td><a id="l577" class='ln'>577</a></td><td>    <a id="577c5" class="tk">DMA2_Stream5_IRQn</a> = 68,            <span class="ct">/*!&lt; DMA2 Stream 5 global interrupt                                    */</span></td></tr>
<tr name="578" id="578">
<td><a id="l578" class='ln'>578</a></td><td>    <a id="578c5" class="tk">DMA2_Stream6_IRQn</a> = 69,            <span class="ct">/*!&lt; DMA2 Stream 6 global interrupt                                    */</span></td></tr>
<tr name="579" id="579">
<td><a id="l579" class='ln'>579</a></td><td>    <a id="579c5" class="tk">DMA2_Stream7_IRQn</a> = 70,            <span class="ct">/*!&lt; DMA2 Stream 7 global interrupt                                    */</span></td></tr>
<tr name="580" id="580">
<td><a id="l580" class='ln'>580</a></td><td>    <a id="580c5" class="tk">USART6_IRQn</a> = 71,                  <span class="ct">/*!&lt; USART6 global interrupt                                           */</span></td></tr>
<tr name="581" id="581">
<td><a id="l581" class='ln'>581</a></td><td>    <a id="581c5" class="tk">I2C3_EV_IRQn</a> = 72,                 <span class="ct">/*!&lt; I2C3 event interrupt                                              */</span></td></tr>
<tr name="582" id="582">
<td><a id="l582" class='ln'>582</a></td><td>    <a id="582c5" class="tk">I2C3_ER_IRQn</a> = 73,                 <span class="ct">/*!&lt; I2C3 error interrupt                                              */</span></td></tr>
<tr name="583" id="583">
<td><a id="l583" class='ln'>583</a></td><td>    <a id="583c5" class="tk">OTG_HS_EP1_OUT_IRQn</a> = 74,          <span class="ct">/*!&lt; USB OTG HS End Point 1 Out global interrupt                       */</span></td></tr>
<tr name="584" id="584">
<td><a id="l584" class='ln'>584</a></td><td>    <a id="584c5" class="tk">OTG_HS_EP1_IN_IRQn</a> = 75,           <span class="ct">/*!&lt; USB OTG HS End Point 1 In global interrupt                        */</span></td></tr>
<tr name="585" id="585">
<td><a id="l585" class='ln'>585</a></td><td>    <a id="585c5" class="tk">OTG_HS_WKUP_IRQn</a> = 76,             <span class="ct">/*!&lt; USB OTG HS Wakeup through EXTI interrupt                          */</span></td></tr>
<tr name="586" id="586">
<td><a id="l586" class='ln'>586</a></td><td>    <a id="586c5" class="tk">OTG_HS_IRQn</a> = 77,                  <span class="ct">/*!&lt; USB OTG HS global interrupt                                       */</span></td></tr>
<tr name="587" id="587">
<td><a id="l587" class='ln'>587</a></td><td>    <a id="587c5" class="tk">DCMI_IRQn</a> = 78,                    <span class="ct">/*!&lt; DCMI global interrupt                                             */</span></td></tr>
<tr name="588" id="588">
<td><a id="l588" class='ln'>588</a></td><td>    <a id="588c5" class="tk">CRYP_IRQn</a> = 79,                    <span class="ct">/*!&lt; CRYP crypto global interrupt                                      */</span></td></tr>
<tr name="589" id="589">
<td><a id="l589" class='ln'>589</a></td><td>    <a id="589c5" class="tk">HASH_RNG_IRQn</a> = 80,                <span class="ct">/*!&lt; Hash and Rng global interrupt                                     */</span></td></tr>
<tr name="590" id="590">
<td><a id="l590" class='ln'>590</a></td><td>    <a id="590c5" class="tk">FPU_IRQn</a> = 81,                     <span class="ct">/*!&lt; FPU global interrupt                                              */</span></td></tr>
<tr name="591" id="591">
<td><a id="l591" class='ln'>591</a></td><td>    <a id="591c5" class="tk">UART7_IRQn</a> = 82,                   <span class="ct">/*!&lt; UART7 global interrupt                                            */</span></td></tr>
<tr name="592" id="592">
<td><a id="l592" class='ln'>592</a></td><td>    <a id="592c5" class="tk">UART8_IRQn</a> = 83,                   <span class="ct">/*!&lt; UART8 global interrupt                                            */</span></td></tr>
<tr name="593" id="593">
<td><a id="l593" class='ln'>593</a></td><td>    <a id="593c5" class="tk">SPI4_IRQn</a> = 84,                    <span class="ct">/*!&lt; SPI4 global Interrupt                                             */</span></td></tr>
<tr name="594" id="594">
<td><a id="l594" class='ln'>594</a></td><td>    <a id="594c5" class="tk">SPI5_IRQn</a> = 85,                    <span class="ct">/*!&lt; SPI5 global Interrupt                                             */</span></td></tr>
<tr name="595" id="595">
<td><a id="l595" class='ln'>595</a></td><td>    <a id="595c5" class="tk">SPI6_IRQn</a> = 86,                    <span class="ct">/*!&lt; SPI6 global Interrupt                                             */</span></td></tr>
<tr name="596" id="596">
<td><a id="l596" class='ln'>596</a></td><td>    <a id="596c5" class="tk">SAI1_IRQn</a> = 87,                    <span class="ct">/*!&lt; SAI1 global Interrupt                                             */</span></td></tr>
<tr name="597" id="597">
<td><a id="l597" class='ln'>597</a></td><td>    <a id="597c5" class="tk">LTDC_IRQn</a> = 88,                    <span class="ct">/*!&lt; LTDC global Interrupt                                             */</span></td></tr>
<tr name="598" id="598">
<td><a id="l598" class='ln'>598</a></td><td>    <a id="598c5" class="tk">LTDC_ER_IRQn</a> = 89,                 <span class="ct">/*!&lt; LTDC Error global Interrupt                                       */</span></td></tr>
<tr name="599" id="599">
<td><a id="l599" class='ln'>599</a></td><td>    <a id="599c5" class="tk">DMA2D_IRQn</a> = 90,                   <span class="ct">/*!&lt; DMA2D global Interrupt                                            */</span></td></tr>
<tr name="600" id="600">
<td><a id="l600" class='ln'>600</a></td><td>    <a id="600c5" class="tk">QUADSPI_IRQn</a> = 91,                 <span class="ct">/*!&lt; QUADSPI global Interrupt                                          */</span></td></tr>
<tr name="601" id="601">
<td><a id="l601" class='ln'>601</a></td><td>    <a id="601c5" class="tk">DSI_IRQn</a> = 92                      <span class="ct">/*!&lt; DSI global Interrupt                                              */</span></td></tr>
<tr name="602" id="602">
<td><a id="l602" class='ln'>602</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F469_479xx */</span></td></tr>
<tr name="603" id="603">
<td><a id="l603" class='ln'>603</a></td><td><span class="pp">#if</span> <a id="603c5" class="tk">defined</a>(<a id="603c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="604" id="604">
<td><a id="l604" class='ln'>604</a></td><td>    <a id="604c5" class="tk">CAN1_TX_IRQn</a> = 19,                 <span class="ct">/*!&lt; CAN1 TX Interrupt                                                 */</span></td></tr>
<tr name="605" id="605">
<td><a id="l605" class='ln'>605</a></td><td>    <a id="605c5" class="tk">CAN1_RX0_IRQn</a> = 20,                <span class="ct">/*!&lt; CAN1 RX0 Interrupt                                                */</span></td></tr>
<tr name="606" id="606">
<td><a id="l606" class='ln'>606</a></td><td>    <a id="606c5" class="tk">CAN1_RX1_IRQn</a> = 21,                <span class="ct">/*!&lt; CAN1 RX1 Interrupt                                                */</span></td></tr>
<tr name="607" id="607">
<td><a id="l607" class='ln'>607</a></td><td>    <a id="607c5" class="tk">CAN1_SCE_IRQn</a> = 22,                <span class="ct">/*!&lt; CAN1 SCE Interrupt                                                */</span></td></tr>
<tr name="608" id="608">
<td><a id="l608" class='ln'>608</a></td><td>    <a id="608c5" class="tk">EXTI9_5_IRQn</a> = 23,                 <span class="ct">/*!&lt; External Line[9:5] Interrupts                                     */</span></td></tr>
<tr name="609" id="609">
<td><a id="l609" class='ln'>609</a></td><td>    <a id="609c5" class="tk">TIM1_BRK_TIM9_IRQn</a> = 24,           <span class="ct">/*!&lt; TIM1 Break interrupt and TIM9 global interrupt                    */</span></td></tr>
<tr name="610" id="610">
<td><a id="l610" class='ln'>610</a></td><td>    <a id="610c5" class="tk">TIM1_UP_TIM10_IRQn</a> = 25,           <span class="ct">/*!&lt; TIM1 Update Interrupt and TIM10 global interrupt                  */</span></td></tr>
<tr name="611" id="611">
<td><a id="l611" class='ln'>611</a></td><td>    <a id="611c5" class="tk">TIM1_TRG_COM_TIM11_IRQn</a> = 26,      <span class="ct">/*!&lt; TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */</span></td></tr>
<tr name="612" id="612">
<td><a id="l612" class='ln'>612</a></td><td>    <a id="612c5" class="tk">TIM1_CC_IRQn</a> = 27,                 <span class="ct">/*!&lt; TIM1 Capture Compare Interrupt                                    */</span></td></tr>
<tr name="613" id="613">
<td><a id="l613" class='ln'>613</a></td><td>    <a id="613c5" class="tk">TIM2_IRQn</a> = 28,                    <span class="ct">/*!&lt; TIM2 global Interrupt                                             */</span></td></tr>
<tr name="614" id="614">
<td><a id="l614" class='ln'>614</a></td><td>    <a id="614c5" class="tk">TIM3_IRQn</a> = 29,                    <span class="ct">/*!&lt; TIM3 global Interrupt                                             */</span></td></tr>
<tr name="615" id="615">
<td><a id="l615" class='ln'>615</a></td><td>    <a id="615c5" class="tk">TIM4_IRQn</a> = 30,                    <span class="ct">/*!&lt; TIM4 global Interrupt                                             */</span></td></tr>
<tr name="616" id="616">
<td><a id="l616" class='ln'>616</a></td><td>    <a id="616c5" class="tk">I2C1_EV_IRQn</a> = 31,                 <span class="ct">/*!&lt; I2C1 Event Interrupt                                              */</span></td></tr>
<tr name="617" id="617">
<td><a id="l617" class='ln'>617</a></td><td>    <a id="617c5" class="tk">I2C1_ER_IRQn</a> = 32,                 <span class="ct">/*!&lt; I2C1 Error Interrupt                                              */</span></td></tr>
<tr name="618" id="618">
<td><a id="l618" class='ln'>618</a></td><td>    <a id="618c5" class="tk">I2C2_EV_IRQn</a> = 33,                 <span class="ct">/*!&lt; I2C2 Event Interrupt                                              */</span></td></tr>
<tr name="619" id="619">
<td><a id="l619" class='ln'>619</a></td><td>    <a id="619c5" class="tk">I2C2_ER_IRQn</a> = 34,                 <span class="ct">/*!&lt; I2C2 Error Interrupt                                              */</span></td></tr>
<tr name="620" id="620">
<td><a id="l620" class='ln'>620</a></td><td>    <a id="620c5" class="tk">SPI1_IRQn</a> = 35,                    <span class="ct">/*!&lt; SPI1 global Interrupt                                             */</span></td></tr>
<tr name="621" id="621">
<td><a id="l621" class='ln'>621</a></td><td>    <a id="621c5" class="tk">SPI2_IRQn</a> = 36,                    <span class="ct">/*!&lt; SPI2 global Interrupt                                             */</span></td></tr>
<tr name="622" id="622">
<td><a id="l622" class='ln'>622</a></td><td>    <a id="622c5" class="tk">USART1_IRQn</a> = 37,                  <span class="ct">/*!&lt; USART1 global Interrupt                                           */</span></td></tr>
<tr name="623" id="623">
<td><a id="l623" class='ln'>623</a></td><td>    <a id="623c5" class="tk">USART2_IRQn</a> = 38,                  <span class="ct">/*!&lt; USART2 global Interrupt                                           */</span></td></tr>
<tr name="624" id="624">
<td><a id="l624" class='ln'>624</a></td><td>    <a id="624c5" class="tk">USART3_IRQn</a> = 39,                  <span class="ct">/*!&lt; USART3 global Interrupt                                           */</span></td></tr>
<tr name="625" id="625">
<td><a id="l625" class='ln'>625</a></td><td>    <a id="625c5" class="tk">EXTI15_10_IRQn</a> = 40,               <span class="ct">/*!&lt; External Line[15:10] Interrupts                                   */</span></td></tr>
<tr name="626" id="626">
<td><a id="l626" class='ln'>626</a></td><td>    <a id="626c5" class="tk">RTC_Alarm_IRQn</a> = 41,               <span class="ct">/*!&lt; RTC Alarm (A and B) through EXTI Line Interrupt                   */</span></td></tr>
<tr name="627" id="627">
<td><a id="l627" class='ln'>627</a></td><td>    <a id="627c5" class="tk">OTG_FS_WKUP_IRQn</a> = 42,             <span class="ct">/*!&lt; USB OTG FS Wakeup through EXTI line interrupt                     */</span></td></tr>
<tr name="628" id="628">
<td><a id="l628" class='ln'>628</a></td><td>    <a id="628c5" class="tk">TIM8_BRK_IRQn</a> = 43,                <span class="ct">/*!&lt; TIM8 Break Interrupt                                              */</span></td></tr>
<tr name="629" id="629">
<td><a id="l629" class='ln'>629</a></td><td>    <a id="629c5" class="tk">TIM8_BRK_TIM12_IRQn</a> = 43,          <span class="ct">/*!&lt; TIM8 Break Interrupt and TIM12 global interrupt                   */</span></td></tr>
<tr name="630" id="630">
<td><a id="l630" class='ln'>630</a></td><td>    <a id="630c5" class="tk">TIM8_UP_TIM13_IRQn</a> = 44,           <span class="ct">/*!&lt; TIM8 Update Interrupt and TIM13 global interrupt                  */</span></td></tr>
<tr name="631" id="631">
<td><a id="l631" class='ln'>631</a></td><td>    <a id="631c5" class="tk">TIM8_TRG_COM_TIM14_IRQn</a> = 45,      <span class="ct">/*!&lt; TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */</span></td></tr>
<tr name="632" id="632">
<td><a id="l632" class='ln'>632</a></td><td>    <a id="632c5" class="tk">DMA1_Stream7_IRQn</a> = 47,            <span class="ct">/*!&lt; DMA1 Stream7 Interrupt                                            */</span></td></tr>
<tr name="633" id="633">
<td><a id="l633" class='ln'>633</a></td><td>    <a id="633c5" class="tk">FMC_IRQn</a> = 48,                     <span class="ct">/*!&lt; FMC global Interrupt                                              */</span></td></tr>
<tr name="634" id="634">
<td><a id="l634" class='ln'>634</a></td><td>    <a id="634c5" class="tk">SDIO_IRQn</a> = 49,                    <span class="ct">/*!&lt; SDIO global Interrupt                                             */</span></td></tr>
<tr name="635" id="635">
<td><a id="l635" class='ln'>635</a></td><td>    <a id="635c5" class="tk">TIM5_IRQn</a> = 50,                    <span class="ct">/*!&lt; TIM5 global Interrupt                                             */</span></td></tr>
<tr name="636" id="636">
<td><a id="l636" class='ln'>636</a></td><td>    <a id="636c5" class="tk">SPI3_IRQn</a> = 51,                    <span class="ct">/*!&lt; SPI3 global Interrupt                                             */</span></td></tr>
<tr name="637" id="637">
<td><a id="l637" class='ln'>637</a></td><td>    <a id="637c5" class="tk">UART4_IRQn</a> = 52,                   <span class="ct">/*!&lt; UART4 global Interrupt                                            */</span></td></tr>
<tr name="638" id="638">
<td><a id="l638" class='ln'>638</a></td><td>    <a id="638c5" class="tk">UART5_IRQn</a> = 53,                   <span class="ct">/*!&lt; UART5 global Interrupt                                            */</span></td></tr>
<tr name="639" id="639">
<td><a id="l639" class='ln'>639</a></td><td>    <a id="639c5" class="tk">TIM6_DAC_IRQn</a> = 54,                <span class="ct">/*!&lt; TIM6 global and DAC1&amp;2 underrun error  interrupts                 */</span></td></tr>
<tr name="640" id="640">
<td><a id="l640" class='ln'>640</a></td><td>    <a id="640c5" class="tk">TIM7_IRQn</a> = 55,                    <span class="ct">/*!&lt; TIM7 global interrupt                                             */</span></td></tr>
<tr name="641" id="641">
<td><a id="l641" class='ln'>641</a></td><td>    <a id="641c5" class="tk">DMA2_Stream0_IRQn</a> = 56,            <span class="ct">/*!&lt; DMA2 Stream 0 global Interrupt                                    */</span></td></tr>
<tr name="642" id="642">
<td><a id="l642" class='ln'>642</a></td><td>    <a id="642c5" class="tk">DMA2_Stream1_IRQn</a> = 57,            <span class="ct">/*!&lt; DMA2 Stream 1 global Interrupt                                    */</span></td></tr>
<tr name="643" id="643">
<td><a id="l643" class='ln'>643</a></td><td>    <a id="643c5" class="tk">DMA2_Stream2_IRQn</a> = 58,            <span class="ct">/*!&lt; DMA2 Stream 2 global Interrupt                                    */</span></td></tr>
<tr name="644" id="644">
<td><a id="l644" class='ln'>644</a></td><td>    <a id="644c5" class="tk">DMA2_Stream3_IRQn</a> = 59,            <span class="ct">/*!&lt; DMA2 Stream 3 global Interrupt                                    */</span></td></tr>
<tr name="645" id="645">
<td><a id="l645" class='ln'>645</a></td><td>    <a id="645c5" class="tk">DMA2_Stream4_IRQn</a> = 60,            <span class="ct">/*!&lt; DMA2 Stream 4 global Interrupt                                    */</span></td></tr>
<tr name="646" id="646">
<td><a id="l646" class='ln'>646</a></td><td>    <a id="646c5" class="tk">CAN2_TX_IRQn</a> = 63,                 <span class="ct">/*!&lt; CAN2 TX Interrupt                                                 */</span></td></tr>
<tr name="647" id="647">
<td><a id="l647" class='ln'>647</a></td><td>    <a id="647c5" class="tk">CAN2_RX0_IRQn</a> = 64,                <span class="ct">/*!&lt; CAN2 RX0 Interrupt                                                */</span></td></tr>
<tr name="648" id="648">
<td><a id="l648" class='ln'>648</a></td><td>    <a id="648c5" class="tk">CAN2_RX1_IRQn</a> = 65,                <span class="ct">/*!&lt; CAN2 RX1 Interrupt                                                */</span></td></tr>
<tr name="649" id="649">
<td><a id="l649" class='ln'>649</a></td><td>    <a id="649c5" class="tk">CAN2_SCE_IRQn</a> = 66,                <span class="ct">/*!&lt; CAN2 SCE Interrupt                                                */</span></td></tr>
<tr name="650" id="650">
<td><a id="l650" class='ln'>650</a></td><td>    <a id="650c5" class="tk">OTG_FS_IRQn</a> = 67,                  <span class="ct">/*!&lt; USB OTG FS global Interrupt                                       */</span></td></tr>
<tr name="651" id="651">
<td><a id="l651" class='ln'>651</a></td><td>    <a id="651c5" class="tk">DMA2_Stream5_IRQn</a> = 68,            <span class="ct">/*!&lt; DMA2 Stream 5 global interrupt                                    */</span></td></tr>
<tr name="652" id="652">
<td><a id="l652" class='ln'>652</a></td><td>    <a id="652c5" class="tk">DMA2_Stream6_IRQn</a> = 69,            <span class="ct">/*!&lt; DMA2 Stream 6 global interrupt                                    */</span></td></tr>
<tr name="653" id="653">
<td><a id="l653" class='ln'>653</a></td><td>    <a id="653c5" class="tk">DMA2_Stream7_IRQn</a> = 70,            <span class="ct">/*!&lt; DMA2 Stream 7 global interrupt                                    */</span></td></tr>
<tr name="654" id="654">
<td><a id="l654" class='ln'>654</a></td><td>    <a id="654c5" class="tk">USART6_IRQn</a> = 71,                  <span class="ct">/*!&lt; USART6 global interrupt                                           */</span></td></tr>
<tr name="655" id="655">
<td><a id="l655" class='ln'>655</a></td><td>    <a id="655c5" class="tk">I2C3_EV_IRQn</a> = 72,                 <span class="ct">/*!&lt; I2C3 event interrupt                                              */</span></td></tr>
<tr name="656" id="656">
<td><a id="l656" class='ln'>656</a></td><td>    <a id="656c5" class="tk">I2C3_ER_IRQn</a> = 73,                 <span class="ct">/*!&lt; I2C3 error interrupt                                              */</span></td></tr>
<tr name="657" id="657">
<td><a id="l657" class='ln'>657</a></td><td>    <a id="657c5" class="tk">OTG_HS_EP1_OUT_IRQn</a> = 74,          <span class="ct">/*!&lt; USB OTG HS End Point 1 Out global interrupt                       */</span></td></tr>
<tr name="658" id="658">
<td><a id="l658" class='ln'>658</a></td><td>    <a id="658c5" class="tk">OTG_HS_EP1_IN_IRQn</a> = 75,           <span class="ct">/*!&lt; USB OTG HS End Point 1 In global interrupt                        */</span></td></tr>
<tr name="659" id="659">
<td><a id="l659" class='ln'>659</a></td><td>    <a id="659c5" class="tk">OTG_HS_WKUP_IRQn</a> = 76,             <span class="ct">/*!&lt; USB OTG HS Wakeup through EXTI interrupt                          */</span></td></tr>
<tr name="660" id="660">
<td><a id="l660" class='ln'>660</a></td><td>    <a id="660c5" class="tk">OTG_HS_IRQn</a> = 77,                  <span class="ct">/*!&lt; USB OTG HS global interrupt                                       */</span></td></tr>
<tr name="661" id="661">
<td><a id="l661" class='ln'>661</a></td><td>    <a id="661c5" class="tk">DCMI_IRQn</a> = 78,                    <span class="ct">/*!&lt; DCMI global interrupt                                             */</span></td></tr>
<tr name="662" id="662">
<td><a id="l662" class='ln'>662</a></td><td>    <a id="662c5" class="tk">FPU_IRQn</a> = 81,                     <span class="ct">/*!&lt; FPU global interrupt                                              */</span></td></tr>
<tr name="663" id="663">
<td><a id="l663" class='ln'>663</a></td><td>    <a id="663c5" class="tk">SPI4_IRQn</a> = 84,                    <span class="ct">/*!&lt; SPI4 global Interrupt                                             */</span></td></tr>
<tr name="664" id="664">
<td><a id="l664" class='ln'>664</a></td><td>    <a id="664c5" class="tk">SAI1_IRQn</a> = 87,                    <span class="ct">/*!&lt; SAI1 global Interrupt                                             */</span></td></tr>
<tr name="665" id="665">
<td><a id="l665" class='ln'>665</a></td><td>    <a id="665c5" class="tk">SAI2_IRQn</a> = 91,                    <span class="ct">/*!&lt; SAI2 global Interrupt                                             */</span></td></tr>
<tr name="666" id="666">
<td><a id="l666" class='ln'>666</a></td><td>    <a id="666c5" class="tk">QUADSPI_IRQn</a> = 92,                 <span class="ct">/*!&lt; QuadSPI global Interrupt                                          */</span></td></tr>
<tr name="667" id="667">
<td><a id="l667" class='ln'>667</a></td><td>    <a id="667c5" class="tk">CEC_IRQn</a> = 93,                     <span class="ct">/*!&lt; QuadSPI global Interrupt                                          */</span></td></tr>
<tr name="668" id="668">
<td><a id="l668" class='ln'>668</a></td><td>    <a id="668c5" class="tk">SPDIF_RX_IRQn</a> = 94,                <span class="ct">/*!&lt; QuadSPI global Interrupt                                          */</span></td></tr>
<tr name="669" id="669">
<td><a id="l669" class='ln'>669</a></td><td>    <a id="669c5" class="tk">FMPI2C1_EV_IRQn</a> = 95,              <span class="ct">/*!&lt; FMPI2C Event Interrupt                                            */</span></td></tr>
<tr name="670" id="670">
<td><a id="l670" class='ln'>670</a></td><td>    <a id="670c5" class="tk">FMPI2C1_ER_IRQn</a> = 96               <span class="ct">/*!&lt; FMPCI2C Error Interrupt                                           */</span></td></tr>
<tr name="671" id="671">
<td><a id="l671" class='ln'>671</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="672" id="672">
<td><a id="l672" class='ln'>672</a></td><td><span class="pp">#if</span> <a id="672c5" class="tk">defined</a>(<a id="672c13" class="tk">STM32F412xG</a>)</td></tr>
<tr name="673" id="673">
<td><a id="l673" class='ln'>673</a></td><td>    <a id="673c5" class="tk">CAN1_TX_IRQn</a> = 19,                 <span class="ct">/*!&lt; CAN1 TX Interrupt                                                 */</span></td></tr>
<tr name="674" id="674">
<td><a id="l674" class='ln'>674</a></td><td>    <a id="674c5" class="tk">CAN1_RX0_IRQn</a> = 20,                <span class="ct">/*!&lt; CAN1 RX0 Interrupt                                                */</span></td></tr>
<tr name="675" id="675">
<td><a id="l675" class='ln'>675</a></td><td>    <a id="675c5" class="tk">CAN1_RX1_IRQn</a> = 21,                <span class="ct">/*!&lt; CAN1 RX1 Interrupt                                                */</span></td></tr>
<tr name="676" id="676">
<td><a id="l676" class='ln'>676</a></td><td>    <a id="676c5" class="tk">CAN1_SCE_IRQn</a> = 22,                <span class="ct">/*!&lt; CAN1 SCE Interrupt                                                */</span></td></tr>
<tr name="677" id="677">
<td><a id="l677" class='ln'>677</a></td><td>    <a id="677c5" class="tk">EXTI9_5_IRQn</a> = 23,                 <span class="ct">/*!&lt; External Line[9:5] Interrupts                                     */</span></td></tr>
<tr name="678" id="678">
<td><a id="l678" class='ln'>678</a></td><td>    <a id="678c5" class="tk">TIM1_BRK_TIM9_IRQn</a> = 24,           <span class="ct">/*!&lt; TIM1 Break interrupt and TIM9 global interrupt                    */</span></td></tr>
<tr name="679" id="679">
<td><a id="l679" class='ln'>679</a></td><td>    <a id="679c5" class="tk">TIM1_UP_TIM10_IRQn</a> = 25,           <span class="ct">/*!&lt; TIM1 Update Interrupt and TIM10 global interrupt                  */</span></td></tr>
<tr name="680" id="680">
<td><a id="l680" class='ln'>680</a></td><td>    <a id="680c5" class="tk">TIM1_TRG_COM_TIM11_IRQn</a> = 26,      <span class="ct">/*!&lt; TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */</span></td></tr>
<tr name="681" id="681">
<td><a id="l681" class='ln'>681</a></td><td>    <a id="681c5" class="tk">TIM1_CC_IRQn</a> = 27,                 <span class="ct">/*!&lt; TIM1 Capture Compare Interrupt                                    */</span></td></tr>
<tr name="682" id="682">
<td><a id="l682" class='ln'>682</a></td><td>    <a id="682c5" class="tk">TIM2_IRQn</a> = 28,                    <span class="ct">/*!&lt; TIM2 global Interrupt                                             */</span></td></tr>
<tr name="683" id="683">
<td><a id="l683" class='ln'>683</a></td><td>    <a id="683c5" class="tk">TIM3_IRQn</a> = 29,                    <span class="ct">/*!&lt; TIM3 global Interrupt                                             */</span></td></tr>
<tr name="684" id="684">
<td><a id="l684" class='ln'>684</a></td><td>    <a id="684c5" class="tk">TIM4_IRQn</a> = 30,                    <span class="ct">/*!&lt; TIM4 global Interrupt                                             */</span></td></tr>
<tr name="685" id="685">
<td><a id="l685" class='ln'>685</a></td><td>    <a id="685c5" class="tk">I2C1_EV_IRQn</a> = 31,                 <span class="ct">/*!&lt; I2C1 Event Interrupt                                              */</span></td></tr>
<tr name="686" id="686">
<td><a id="l686" class='ln'>686</a></td><td>    <a id="686c5" class="tk">I2C1_ER_IRQn</a> = 32,                 <span class="ct">/*!&lt; I2C1 Error Interrupt                                              */</span></td></tr>
<tr name="687" id="687">
<td><a id="l687" class='ln'>687</a></td><td>    <a id="687c5" class="tk">I2C2_EV_IRQn</a> = 33,                 <span class="ct">/*!&lt; I2C2 Event Interrupt                                              */</span></td></tr>
<tr name="688" id="688">
<td><a id="l688" class='ln'>688</a></td><td>    <a id="688c5" class="tk">I2C2_ER_IRQn</a> = 34,                 <span class="ct">/*!&lt; I2C2 Error Interrupt                                              */</span></td></tr>
<tr name="689" id="689">
<td><a id="l689" class='ln'>689</a></td><td>    <a id="689c5" class="tk">SPI1_IRQn</a> = 35,                    <span class="ct">/*!&lt; SPI1 global Interrupt                                             */</span></td></tr>
<tr name="690" id="690">
<td><a id="l690" class='ln'>690</a></td><td>    <a id="690c5" class="tk">SPI2_IRQn</a> = 36,                    <span class="ct">/*!&lt; SPI2 global Interrupt                                             */</span></td></tr>
<tr name="691" id="691">
<td><a id="l691" class='ln'>691</a></td><td>    <a id="691c5" class="tk">USART1_IRQn</a> = 37,                  <span class="ct">/*!&lt; USART1 global Interrupt                                           */</span></td></tr>
<tr name="692" id="692">
<td><a id="l692" class='ln'>692</a></td><td>    <a id="692c5" class="tk">USART2_IRQn</a> = 38,                  <span class="ct">/*!&lt; USART2 global Interrupt                                           */</span></td></tr>
<tr name="693" id="693">
<td><a id="l693" class='ln'>693</a></td><td>    <a id="693c5" class="tk">USART3_IRQn</a> = 39,                  <span class="ct">/*!&lt; USART3 global Interrupt                                           */</span></td></tr>
<tr name="694" id="694">
<td><a id="l694" class='ln'>694</a></td><td>    <a id="694c5" class="tk">EXTI15_10_IRQn</a> = 40,               <span class="ct">/*!&lt; External Line[15:10] Interrupts                                   */</span></td></tr>
<tr name="695" id="695">
<td><a id="l695" class='ln'>695</a></td><td>    <a id="695c5" class="tk">RTC_Alarm_IRQn</a> = 41,               <span class="ct">/*!&lt; RTC Alarm (A and B) through EXTI Line Interrupt                   */</span></td></tr>
<tr name="696" id="696">
<td><a id="l696" class='ln'>696</a></td><td>    <a id="696c5" class="tk">OTG_FS_WKUP_IRQn</a> = 42,             <span class="ct">/*!&lt; USB OTG FS Wakeup through EXTI line interrupt                     */</span></td></tr>
<tr name="697" id="697">
<td><a id="l697" class='ln'>697</a></td><td>    <a id="697c5" class="tk">TIM8_BRK_TIM12_IRQn</a> = 43,          <span class="ct">/*!&lt; TIM8 Break Interrupt and TIM12 global interrupt                   */</span></td></tr>
<tr name="698" id="698">
<td><a id="l698" class='ln'>698</a></td><td>    <a id="698c5" class="tk">TIM8_UP_TIM13_IRQn</a> = 44,           <span class="ct">/*!&lt; TIM8 Update Interrupt and TIM13 global interrupt                  */</span></td></tr>
<tr name="699" id="699">
<td><a id="l699" class='ln'>699</a></td><td>    <a id="699c5" class="tk">TIM8_TRG_COM_TIM14_IRQn</a> = 45,      <span class="ct">/*!&lt; TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */</span></td></tr>
<tr name="700" id="700">
<td><a id="l700" class='ln'>700</a></td><td>    <a id="700c5" class="tk">TIM8_CC_IRQn</a> = 46,                 <span class="ct">/*!&lt; TIM8 Capture Compare Interrupt                                    */</span></td></tr>
<tr name="701" id="701">
<td><a id="l701" class='ln'>701</a></td><td>    <a id="701c5" class="tk">DMA1_Stream7_IRQn</a> = 47,            <span class="ct">/*!&lt; DMA1 Stream7 Interrupt                                            */</span></td></tr>
<tr name="702" id="702">
<td><a id="l702" class='ln'>702</a></td><td>    <a id="702c5" class="tk">FSMC_IRQn</a> = 48,                    <span class="ct">/*!&lt; FSMC global Interrupt                                              */</span></td></tr>
<tr name="703" id="703">
<td><a id="l703" class='ln'>703</a></td><td>    <a id="703c5" class="tk">SDIO_IRQn</a> = 49,                    <span class="ct">/*!&lt; SDIO global Interrupt                                             */</span></td></tr>
<tr name="704" id="704">
<td><a id="l704" class='ln'>704</a></td><td>    <a id="704c5" class="tk">TIM5_IRQn</a> = 50,                    <span class="ct">/*!&lt; TIM5 global Interrupt                                             */</span></td></tr>
<tr name="705" id="705">
<td><a id="l705" class='ln'>705</a></td><td>    <a id="705c5" class="tk">SPI3_IRQn</a> = 51,                    <span class="ct">/*!&lt; SPI3 global Interrupt                                             */</span></td></tr>
<tr name="706" id="706">
<td><a id="l706" class='ln'>706</a></td><td>    <a id="706c5" class="tk">TIM6_IRQn</a> = 54,                    <span class="ct">/*!&lt; TIM6 global interrupt                                             */</span></td></tr>
<tr name="707" id="707">
<td><a id="l707" class='ln'>707</a></td><td>    <a id="707c5" class="tk">TIM7_IRQn</a> = 55,                    <span class="ct">/*!&lt; TIM7 global interrupt                                             */</span></td></tr>
<tr name="708" id="708">
<td><a id="l708" class='ln'>708</a></td><td>    <a id="708c5" class="tk">DMA2_Stream0_IRQn</a> = 56,            <span class="ct">/*!&lt; DMA2 Stream 0 global Interrupt                                    */</span></td></tr>
<tr name="709" id="709">
<td><a id="l709" class='ln'>709</a></td><td>    <a id="709c5" class="tk">DMA2_Stream1_IRQn</a> = 57,            <span class="ct">/*!&lt; DMA2 Stream 1 global Interrupt                                    */</span></td></tr>
<tr name="710" id="710">
<td><a id="l710" class='ln'>710</a></td><td>    <a id="710c5" class="tk">DMA2_Stream2_IRQn</a> = 58,            <span class="ct">/*!&lt; DMA2 Stream 2 global Interrupt                                    */</span></td></tr>
<tr name="711" id="711">
<td><a id="l711" class='ln'>711</a></td><td>    <a id="711c5" class="tk">DMA2_Stream3_IRQn</a> = 59,            <span class="ct">/*!&lt; DMA2 Stream 3 global Interrupt                                    */</span></td></tr>
<tr name="712" id="712">
<td><a id="l712" class='ln'>712</a></td><td>    <a id="712c5" class="tk">DMA2_Stream4_IRQn</a> = 60,            <span class="ct">/*!&lt; DMA2 Stream 4 global Interrupt                                    */</span></td></tr>
<tr name="713" id="713">
<td><a id="l713" class='ln'>713</a></td><td>    <a id="713c5" class="tk">DFSDM1_FLT0_IRQn</a> = 61,             <span class="ct">/*!&lt; DFSDM1 Filter 0 global Interrupt                                  */</span></td></tr>
<tr name="714" id="714">
<td><a id="l714" class='ln'>714</a></td><td>    <a id="714c5" class="tk">DFSDM1_FLT1_IRQn</a> = 62,             <span class="ct">/*!&lt; DFSDM1 Filter 1 global Interrupt                                  */</span></td></tr>
<tr name="715" id="715">
<td><a id="l715" class='ln'>715</a></td><td>    <a id="715c5" class="tk">CAN2_TX_IRQn</a> = 63,                 <span class="ct">/*!&lt; CAN2 TX Interrupt                                                 */</span></td></tr>
<tr name="716" id="716">
<td><a id="l716" class='ln'>716</a></td><td>    <a id="716c5" class="tk">CAN2_RX0_IRQn</a> = 64,                <span class="ct">/*!&lt; CAN2 RX0 Interrupt                                                */</span></td></tr>
<tr name="717" id="717">
<td><a id="l717" class='ln'>717</a></td><td>    <a id="717c5" class="tk">CAN2_RX1_IRQn</a> = 65,                <span class="ct">/*!&lt; CAN2 RX1 Interrupt                                                */</span></td></tr>
<tr name="718" id="718">
<td><a id="l718" class='ln'>718</a></td><td>    <a id="718c5" class="tk">CAN2_SCE_IRQn</a> = 66,                <span class="ct">/*!&lt; CAN2 SCE Interrupt                                                */</span></td></tr>
<tr name="719" id="719">
<td><a id="l719" class='ln'>719</a></td><td>    <a id="719c5" class="tk">OTG_FS_IRQn</a> = 67,                  <span class="ct">/*!&lt; USB OTG FS global Interrupt                                       */</span></td></tr>
<tr name="720" id="720">
<td><a id="l720" class='ln'>720</a></td><td>    <a id="720c5" class="tk">DMA2_Stream5_IRQn</a> = 68,            <span class="ct">/*!&lt; DMA2 Stream 5 global interrupt                                    */</span></td></tr>
<tr name="721" id="721">
<td><a id="l721" class='ln'>721</a></td><td>    <a id="721c5" class="tk">DMA2_Stream6_IRQn</a> = 69,            <span class="ct">/*!&lt; DMA2 Stream 6 global interrupt                                    */</span></td></tr>
<tr name="722" id="722">
<td><a id="l722" class='ln'>722</a></td><td>    <a id="722c5" class="tk">DMA2_Stream7_IRQn</a> = 70,            <span class="ct">/*!&lt; DMA2 Stream 7 global interrupt                                    */</span></td></tr>
<tr name="723" id="723">
<td><a id="l723" class='ln'>723</a></td><td>    <a id="723c5" class="tk">USART6_IRQn</a> = 71,                  <span class="ct">/*!&lt; USART6 global interrupt                                           */</span></td></tr>
<tr name="724" id="724">
<td><a id="l724" class='ln'>724</a></td><td>    <a id="724c5" class="tk">I2C3_EV_IRQn</a> = 72,                 <span class="ct">/*!&lt; I2C3 event interrupt                                              */</span></td></tr>
<tr name="725" id="725">
<td><a id="l725" class='ln'>725</a></td><td>    <a id="725c5" class="tk">I2C3_ER_IRQn</a> = 73,                 <span class="ct">/*!&lt; I2C3 error interrupt                                              */</span></td></tr>
<tr name="726" id="726">
<td><a id="l726" class='ln'>726</a></td><td>    <a id="726c5" class="tk">RNG_IRQn</a> = 80,                     <span class="ct">/*!&lt; RNG global Interrupt                                              */</span></td></tr>
<tr name="727" id="727">
<td><a id="l727" class='ln'>727</a></td><td>    <a id="727c5" class="tk">FPU_IRQn</a> = 81,                     <span class="ct">/*!&lt; FPU global interrupt                                              */</span></td></tr>
<tr name="728" id="728">
<td><a id="l728" class='ln'>728</a></td><td>    <a id="728c5" class="tk">SPI4_IRQn</a> = 84,                    <span class="ct">/*!&lt; SPI4 global Interrupt                                             */</span></td></tr>
<tr name="729" id="729">
<td><a id="l729" class='ln'>729</a></td><td>    <a id="729c5" class="tk">SPI5_IRQn</a> = 85,                    <span class="ct">/*!&lt; SPI5 global Interrupt                                            */</span></td></tr>
<tr name="730" id="730">
<td><a id="l730" class='ln'>730</a></td><td>    <a id="730c5" class="tk">QUADSPI_IRQn</a> = 92,                 <span class="ct">/*!&lt; QuadSPI global Interrupt                                          */</span></td></tr>
<tr name="731" id="731">
<td><a id="l731" class='ln'>731</a></td><td>    <a id="731c5" class="tk">FMPI2C1_EV_IRQn</a> = 95,              <span class="ct">/*!&lt; FMPI2C1 Event Interrupt                                           */</span></td></tr>
<tr name="732" id="732">
<td><a id="l732" class='ln'>732</a></td><td>    <a id="732c5" class="tk">FMPI2C1_ER_IRQn</a> = 96               <span class="ct">/*!&lt; FMPI2C1 Error Interrupt                                           */</span></td></tr>
<tr name="733" id="733">
<td><a id="l733" class='ln'>733</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F412xG */</span></td></tr>
<tr name="734" id="734">
<td><a id="l734" class='ln'>734</a></td><td>  <span class="br">}</span> <a id="734c5" class="tk">IRQn_Type</a>;</td></tr>
<tr name="735" id="735">
<td><a id="l735" class='ln'>735</a></td><td></td></tr>
<tr name="736" id="736">
<td><a id="l736" class='ln'>736</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="737" id="737">
<td><a id="l737" class='ln'>737</a></td><td><span class="ct">   * @}</span></td></tr>
<tr name="738" id="738">
<td><a id="l738" class='ln'>738</a></td><td><span class="ct">   */</span></td></tr>
<tr name="739" id="739">
<td><a id="l739" class='ln'>739</a></td><td><span class="pp">#include "core_cm4.h"</span>                  <span class="ct">/* Cortex-M4 processor and core peripherals */</span></td></tr>
<tr name="740" id="740">
<td><a id="l740" class='ln'>740</a></td><td><span class="pp">#include "system_stm32f4xx.h"</span></td></tr>
<tr name="741" id="741">
<td><a id="l741" class='ln'>741</a></td><td><span class="pp">#include &lt;stdint.h&gt;</span></td></tr>
<tr name="742" id="742">
<td><a id="l742" class='ln'>742</a></td><td></td></tr>
<tr name="743" id="743">
<td><a id="l743" class='ln'>743</a></td><td>  <span class="ct">/** @addtogroup Exported_types</span></td></tr>
<tr name="744" id="744">
<td><a id="l744" class='ln'>744</a></td><td><span class="ct">   * @{</span></td></tr>
<tr name="745" id="745">
<td><a id="l745" class='ln'>745</a></td><td><span class="ct">   */</span></td></tr>
<tr name="746" id="746">
<td><a id="l746" class='ln'>746</a></td><td>  <span class="ct">/*!&lt; STM32F10x Standard Peripheral Library old types (maintained for legacy purpose) */</span></td></tr>
<tr name="747" id="747">
<td><a id="l747" class='ln'>747</a></td><td>  <span class="kw">typedef</span> <a id="747c11" class="tk">int32_t</a> <a id="747c19" class="tk">s32</a>;</td></tr>
<tr name="748" id="748">
<td><a id="l748" class='ln'>748</a></td><td>  <span class="kw">typedef</span> <a id="748c11" class="tk">int16_t</a> <a id="748c19" class="tk">s16</a>;</td></tr>
<tr name="749" id="749">
<td><a id="l749" class='ln'>749</a></td><td>  <span class="kw">typedef</span> <a id="749c11" class="tk">int8_t</a> <a id="749c18" class="tk">s8</a>;</td></tr>
<tr name="750" id="750">
<td><a id="l750" class='ln'>750</a></td><td>  <span class="kw">typedef</span> <span class="kw">const</span> <a id="750c17" class="tk">int32_t</a> <a id="750c25" class="tk">sc32</a>;          <span class="ct">/*!&lt; Read Only */</span></td></tr>
<tr name="751" id="751">
<td><a id="l751" class='ln'>751</a></td><td>  <span class="kw">typedef</span> <span class="kw">const</span> <a id="751c17" class="tk">int16_t</a> <a id="751c25" class="tk">sc16</a>;          <span class="ct">/*!&lt; Read Only */</span></td></tr>
<tr name="752" id="752">
<td><a id="l752" class='ln'>752</a></td><td>  <span class="kw">typedef</span> <span class="kw">const</span> <a id="752c17" class="tk">int8_t</a> <a id="752c24" class="tk">sc8</a>;            <span class="ct">/*!&lt; Read Only */</span></td></tr>
<tr name="753" id="753">
<td><a id="l753" class='ln'>753</a></td><td>  <span class="kw">typedef</span> <a id="753c11" class="tk">__IO</a> <a id="753c16" class="tk">int32_t</a> <a id="753c24" class="tk">vs32</a>;</td></tr>
<tr name="754" id="754">
<td><a id="l754" class='ln'>754</a></td><td>  <span class="kw">typedef</span> <a id="754c11" class="tk">__IO</a> <a id="754c16" class="tk">int16_t</a> <a id="754c24" class="tk">vs16</a>;</td></tr>
<tr name="755" id="755">
<td><a id="l755" class='ln'>755</a></td><td>  <span class="kw">typedef</span> <a id="755c11" class="tk">__IO</a> <a id="755c16" class="tk">int8_t</a> <a id="755c23" class="tk">vs8</a>;</td></tr>
<tr name="756" id="756">
<td><a id="l756" class='ln'>756</a></td><td>  <span class="kw">typedef</span> <a id="756c11" class="tk">__I</a> <a id="756c15" class="tk">int32_t</a> <a id="756c23" class="tk">vsc32</a>;           <span class="ct">/*!&lt; Read Only */</span></td></tr>
<tr name="757" id="757">
<td><a id="l757" class='ln'>757</a></td><td>  <span class="kw">typedef</span> <a id="757c11" class="tk">__I</a> <a id="757c15" class="tk">int16_t</a> <a id="757c23" class="tk">vsc16</a>;           <span class="ct">/*!&lt; Read Only */</span></td></tr>
<tr name="758" id="758">
<td><a id="l758" class='ln'>758</a></td><td>  <span class="kw">typedef</span> <a id="758c11" class="tk">__I</a> <a id="758c15" class="tk">int8_t</a> <a id="758c22" class="tk">vsc8</a>;             <span class="ct">/*!&lt; Read Only */</span></td></tr>
<tr name="759" id="759">
<td><a id="l759" class='ln'>759</a></td><td>  <span class="kw">typedef</span> <a id="759c11" class="tk">uint32_t</a> <a id="759c20" class="tk">u32</a>;</td></tr>
<tr name="760" id="760">
<td><a id="l760" class='ln'>760</a></td><td>  <span class="kw">typedef</span> <a id="760c11" class="tk">uint16_t</a> <a id="760c20" class="tk">u16</a>;</td></tr>
<tr name="761" id="761">
<td><a id="l761" class='ln'>761</a></td><td>  <span class="kw">typedef</span> <a id="761c11" class="tk">uint8_t</a> <a id="761c19" class="tk">u8</a>;</td></tr>
<tr name="762" id="762">
<td><a id="l762" class='ln'>762</a></td><td>  <span class="kw">typedef</span> <span class="kw">const</span> <a id="762c17" class="tk">uint32_t</a> <a id="762c26" class="tk">uc32</a>;         <span class="ct">/*!&lt; Read Only */</span></td></tr>
<tr name="763" id="763">
<td><a id="l763" class='ln'>763</a></td><td>  <span class="kw">typedef</span> <span class="kw">const</span> <a id="763c17" class="tk">uint16_t</a> <a id="763c26" class="tk">uc16</a>;         <span class="ct">/*!&lt; Read Only */</span></td></tr>
<tr name="764" id="764">
<td><a id="l764" class='ln'>764</a></td><td>  <span class="kw">typedef</span> <span class="kw">const</span> <a id="764c17" class="tk">uint8_t</a> <a id="764c25" class="tk">uc8</a>;           <span class="ct">/*!&lt; Read Only */</span></td></tr>
<tr name="765" id="765">
<td><a id="l765" class='ln'>765</a></td><td>  <span class="kw">typedef</span> <a id="765c11" class="tk">__IO</a> <a id="765c16" class="tk">uint32_t</a> <a id="765c25" class="tk">vu32</a>;</td></tr>
<tr name="766" id="766">
<td><a id="l766" class='ln'>766</a></td><td>  <span class="kw">typedef</span> <a id="766c11" class="tk">__IO</a> <a id="766c16" class="tk">uint16_t</a> <a id="766c25" class="tk">vu16</a>;</td></tr>
<tr name="767" id="767">
<td><a id="l767" class='ln'>767</a></td><td>  <span class="kw">typedef</span> <a id="767c11" class="tk">__IO</a> <a id="767c16" class="tk">uint8_t</a> <a id="767c24" class="tk">vu8</a>;</td></tr>
<tr name="768" id="768">
<td><a id="l768" class='ln'>768</a></td><td>  <span class="kw">typedef</span> <a id="768c11" class="tk">__I</a> <a id="768c15" class="tk">uint32_t</a> <a id="768c24" class="tk">vuc32</a>;          <span class="ct">/*!&lt; Read Only */</span></td></tr>
<tr name="769" id="769">
<td><a id="l769" class='ln'>769</a></td><td>  <span class="kw">typedef</span> <a id="769c11" class="tk">__I</a> <a id="769c15" class="tk">uint16_t</a> <a id="769c24" class="tk">vuc16</a>;          <span class="ct">/*!&lt; Read Only */</span></td></tr>
<tr name="770" id="770">
<td><a id="l770" class='ln'>770</a></td><td>  <span class="kw">typedef</span> <a id="770c11" class="tk">__I</a> <a id="770c15" class="tk">uint8_t</a> <a id="770c23" class="tk">vuc8</a>;            <span class="ct">/*!&lt; Read Only */</span></td></tr>
<tr name="771" id="771">
<td><a id="l771" class='ln'>771</a></td><td>  <span class="kw">typedef</span> <span class="kw">enum</span> <span class="br">{</span> <a id="771c18" class="tk">RESET</a> = 0, <a id="771c29" class="tk">SET</a> = <a id="771c35" class="tk">!</a><a id="771c36" class="tk">RESET</a> <span class="br">}</span> <a id="771c44" class="tk">FlagStatus</a>, <a id="771c56" class="tk">ITStatus</a>;</td></tr>
<tr name="772" id="772">
<td><a id="l772" class='ln'>772</a></td><td></td></tr>
<tr name="773" id="773">
<td><a id="l773" class='ln'>773</a></td><td>  <span class="kw">typedef</span> <span class="kw">enum</span> <span class="br">{</span> <a id="773c18" class="tk">DISABLE</a> = 0, <a id="773c31" class="tk">ENABLE</a> = <a id="773c40" class="tk">!</a><a id="773c41" class="tk">DISABLE</a> <span class="br">}</span> <a id="773c51" class="tk">FunctionalState</a>;</td></tr>
<tr name="774" id="774">
<td><a id="l774" class='ln'>774</a></td><td></td></tr>
<tr name="775" id="775">
<td><a id="l775" class='ln'>775</a></td><td><span class="pp">#define</span> <a id="775c9" class="tk">IS_FUNCTIONAL_STATE</a>(<a id="775c29" class="tk">STATE</a>)     (((<a id="775c43" class="tk">STATE</a>) <a id="775c50" class="tk">==</a> <a id="775c53" class="tk">DISABLE</a>) <a id="775c62" class="tk">||</a> ((<a id="775c67" class="tk">STATE</a>) <a id="775c74" class="tk">==</a> <a id="775c77" class="tk">ENABLE</a>))</td></tr>
<tr name="776" id="776">
<td><a id="l776" class='ln'>776</a></td><td></td></tr>
<tr name="777" id="777">
<td><a id="l777" class='ln'>777</a></td><td>  <span class="kw">typedef</span> <span class="kw">enum</span> <span class="br">{</span> <a id="777c18" class="tk">ERROR</a> = 0, <a id="777c29" class="tk">SUCCESS</a> = <a id="777c39" class="tk">!</a><a id="777c40" class="tk">ERROR</a> <span class="br">}</span> <a id="777c48" class="tk">ErrorStatus</a>;</td></tr>
<tr name="778" id="778">
<td><a id="l778" class='ln'>778</a></td><td></td></tr>
<tr name="779" id="779">
<td><a id="l779" class='ln'>779</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="780" id="780">
<td><a id="l780" class='ln'>780</a></td><td><span class="ct">   * @}</span></td></tr>
<tr name="781" id="781">
<td><a id="l781" class='ln'>781</a></td><td><span class="ct">   */</span></td></tr>
<tr name="782" id="782">
<td><a id="l782" class='ln'>782</a></td><td></td></tr>
<tr name="783" id="783">
<td><a id="l783" class='ln'>783</a></td><td>  <span class="ct">/** @addtogroup Peripheral_registers_structures</span></td></tr>
<tr name="784" id="784">
<td><a id="l784" class='ln'>784</a></td><td><span class="ct">   * @{</span></td></tr>
<tr name="785" id="785">
<td><a id="l785" class='ln'>785</a></td><td><span class="ct">   */</span></td></tr>
<tr name="786" id="786">
<td><a id="l786" class='ln'>786</a></td><td></td></tr>
<tr name="787" id="787">
<td><a id="l787" class='ln'>787</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="788" id="788">
<td><a id="l788" class='ln'>788</a></td><td><span class="ct">   * @brief Analog to Digital Converter</span></td></tr>
<tr name="789" id="789">
<td><a id="l789" class='ln'>789</a></td><td><span class="ct">   */</span></td></tr>
<tr name="790" id="790">
<td><a id="l790" class='ln'>790</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="791" id="791">
<td><a id="l791" class='ln'>791</a></td><td>    <a id="791c5" class="tk">__IO</a> <a id="791c10" class="tk">uint32_t</a> <a id="791c19" class="tk">SR</a>;                  <span class="ct">/*!&lt; ADC status register,                         Address offset: 0x00 */</span></td></tr>
<tr name="792" id="792">
<td><a id="l792" class='ln'>792</a></td><td>    <a id="792c5" class="tk">__IO</a> <a id="792c10" class="tk">uint32_t</a> <a id="792c19" class="tk">CR1</a>;                 <span class="ct">/*!&lt; ADC control register 1,                      Address offset: 0x04 */</span></td></tr>
<tr name="793" id="793">
<td><a id="l793" class='ln'>793</a></td><td>    <a id="793c5" class="tk">__IO</a> <a id="793c10" class="tk">uint32_t</a> <a id="793c19" class="tk">CR2</a>;                 <span class="ct">/*!&lt; ADC control register 2,                      Address offset: 0x08 */</span></td></tr>
<tr name="794" id="794">
<td><a id="l794" class='ln'>794</a></td><td>    <a id="794c5" class="tk">__IO</a> <a id="794c10" class="tk">uint32_t</a> <a id="794c19" class="tk">SMPR1</a>;               <span class="ct">/*!&lt; ADC sample time register 1,                  Address offset: 0x0C */</span></td></tr>
<tr name="795" id="795">
<td><a id="l795" class='ln'>795</a></td><td>    <a id="795c5" class="tk">__IO</a> <a id="795c10" class="tk">uint32_t</a> <a id="795c19" class="tk">SMPR2</a>;               <span class="ct">/*!&lt; ADC sample time register 2,                  Address offset: 0x10 */</span></td></tr>
<tr name="796" id="796">
<td><a id="l796" class='ln'>796</a></td><td>    <a id="796c5" class="tk">__IO</a> <a id="796c10" class="tk">uint32_t</a> <a id="796c19" class="tk">JOFR1</a>;               <span class="ct">/*!&lt; ADC injected channel data offset register 1, Address offset: 0x14 */</span></td></tr>
<tr name="797" id="797">
<td><a id="l797" class='ln'>797</a></td><td>    <a id="797c5" class="tk">__IO</a> <a id="797c10" class="tk">uint32_t</a> <a id="797c19" class="tk">JOFR2</a>;               <span class="ct">/*!&lt; ADC injected channel data offset register 2, Address offset: 0x18 */</span></td></tr>
<tr name="798" id="798">
<td><a id="l798" class='ln'>798</a></td><td>    <a id="798c5" class="tk">__IO</a> <a id="798c10" class="tk">uint32_t</a> <a id="798c19" class="tk">JOFR3</a>;               <span class="ct">/*!&lt; ADC injected channel data offset register 3, Address offset: 0x1C */</span></td></tr>
<tr name="799" id="799">
<td><a id="l799" class='ln'>799</a></td><td>    <a id="799c5" class="tk">__IO</a> <a id="799c10" class="tk">uint32_t</a> <a id="799c19" class="tk">JOFR4</a>;               <span class="ct">/*!&lt; ADC injected channel data offset register 4, Address offset: 0x20 */</span></td></tr>
<tr name="800" id="800">
<td><a id="l800" class='ln'>800</a></td><td>    <a id="800c5" class="tk">__IO</a> <a id="800c10" class="tk">uint32_t</a> <a id="800c19" class="tk">HTR</a>;                 <span class="ct">/*!&lt; ADC watchdog higher threshold register,      Address offset: 0x24 */</span></td></tr>
<tr name="801" id="801">
<td><a id="l801" class='ln'>801</a></td><td>    <a id="801c5" class="tk">__IO</a> <a id="801c10" class="tk">uint32_t</a> <a id="801c19" class="tk">LTR</a>;                 <span class="ct">/*!&lt; ADC watchdog lower threshold register,       Address offset: 0x28 */</span></td></tr>
<tr name="802" id="802">
<td><a id="l802" class='ln'>802</a></td><td>    <a id="802c5" class="tk">__IO</a> <a id="802c10" class="tk">uint32_t</a> <a id="802c19" class="tk">SQR1</a>;                <span class="ct">/*!&lt; ADC regular sequence register 1,             Address offset: 0x2C */</span></td></tr>
<tr name="803" id="803">
<td><a id="l803" class='ln'>803</a></td><td>    <a id="803c5" class="tk">__IO</a> <a id="803c10" class="tk">uint32_t</a> <a id="803c19" class="tk">SQR2</a>;                <span class="ct">/*!&lt; ADC regular sequence register 2,             Address offset: 0x30 */</span></td></tr>
<tr name="804" id="804">
<td><a id="l804" class='ln'>804</a></td><td>    <a id="804c5" class="tk">__IO</a> <a id="804c10" class="tk">uint32_t</a> <a id="804c19" class="tk">SQR3</a>;                <span class="ct">/*!&lt; ADC regular sequence register 3,             Address offset: 0x34 */</span></td></tr>
<tr name="805" id="805">
<td><a id="l805" class='ln'>805</a></td><td>    <a id="805c5" class="tk">__IO</a> <a id="805c10" class="tk">uint32_t</a> <a id="805c19" class="tk">JSQR</a>;                <span class="ct">/*!&lt; ADC injected sequence register,              Address offset: 0x38 */</span></td></tr>
<tr name="806" id="806">
<td><a id="l806" class='ln'>806</a></td><td>    <a id="806c5" class="tk">__IO</a> <a id="806c10" class="tk">uint32_t</a> <a id="806c19" class="tk">JDR1</a>;                <span class="ct">/*!&lt; ADC injected data register 1,                Address offset: 0x3C */</span></td></tr>
<tr name="807" id="807">
<td><a id="l807" class='ln'>807</a></td><td>    <a id="807c5" class="tk">__IO</a> <a id="807c10" class="tk">uint32_t</a> <a id="807c19" class="tk">JDR2</a>;                <span class="ct">/*!&lt; ADC injected data register 2,                Address offset: 0x40 */</span></td></tr>
<tr name="808" id="808">
<td><a id="l808" class='ln'>808</a></td><td>    <a id="808c5" class="tk">__IO</a> <a id="808c10" class="tk">uint32_t</a> <a id="808c19" class="tk">JDR3</a>;                <span class="ct">/*!&lt; ADC injected data register 3,                Address offset: 0x44 */</span></td></tr>
<tr name="809" id="809">
<td><a id="l809" class='ln'>809</a></td><td>    <a id="809c5" class="tk">__IO</a> <a id="809c10" class="tk">uint32_t</a> <a id="809c19" class="tk">JDR4</a>;                <span class="ct">/*!&lt; ADC injected data register 4,                Address offset: 0x48 */</span></td></tr>
<tr name="810" id="810">
<td><a id="l810" class='ln'>810</a></td><td>    <a id="810c5" class="tk">__IO</a> <a id="810c10" class="tk">uint32_t</a> <a id="810c19" class="tk">DR</a>;                  <span class="ct">/*!&lt; ADC regular data register,                   Address offset: 0x4C */</span></td></tr>
<tr name="811" id="811">
<td><a id="l811" class='ln'>811</a></td><td>  <span class="br">}</span> <a id="811c5" class="tk">ADC_TypeDef</a>;</td></tr>
<tr name="812" id="812">
<td><a id="l812" class='ln'>812</a></td><td></td></tr>
<tr name="813" id="813">
<td><a id="l813" class='ln'>813</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="814" id="814">
<td><a id="l814" class='ln'>814</a></td><td>    <a id="814c5" class="tk">__IO</a> <a id="814c10" class="tk">uint32_t</a> <a id="814c19" class="tk">CSR</a>;                 <span class="ct">/*!&lt; ADC Common status register,                  Address offset: ADC1 base address + 0x300 */</span></td></tr>
<tr name="815" id="815">
<td><a id="l815" class='ln'>815</a></td><td>    <a id="815c5" class="tk">__IO</a> <a id="815c10" class="tk">uint32_t</a> <a id="815c19" class="tk">CCR</a>;                 <span class="ct">/*!&lt; ADC common control register,                 Address offset: ADC1 base address + 0x304 */</span></td></tr>
<tr name="816" id="816">
<td><a id="l816" class='ln'>816</a></td><td>    <a id="816c5" class="tk">__IO</a> <a id="816c10" class="tk">uint32_t</a> <a id="816c19" class="tk">CDR</a>;                 <span class="ct">/*!&lt; ADC common regular data register for dual</span></td></tr>
<tr name="817" id="817">
<td><a id="l817" class='ln'>817</a></td><td><span class="ct">                                          AND triple modes,                            Address offset: ADC1 base address + 0x308 */</span></td></tr>
<tr name="818" id="818">
<td><a id="l818" class='ln'>818</a></td><td>  <span class="br">}</span> <a id="818c5" class="tk">ADC_Common_TypeDef</a>;</td></tr>
<tr name="819" id="819">
<td><a id="l819" class='ln'>819</a></td><td></td></tr>
<tr name="820" id="820">
<td><a id="l820" class='ln'>820</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="821" id="821">
<td><a id="l821" class='ln'>821</a></td><td><span class="ct">   * @brief Controller Area Network TxMailBox</span></td></tr>
<tr name="822" id="822">
<td><a id="l822" class='ln'>822</a></td><td><span class="ct">   */</span></td></tr>
<tr name="823" id="823">
<td><a id="l823" class='ln'>823</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="824" id="824">
<td><a id="l824" class='ln'>824</a></td><td>    <a id="824c5" class="tk">__IO</a> <a id="824c10" class="tk">uint32_t</a> <a id="824c19" class="tk">TIR</a>;                 <span class="ct">/*!&lt; CAN TX mailbox identifier register */</span></td></tr>
<tr name="825" id="825">
<td><a id="l825" class='ln'>825</a></td><td>    <a id="825c5" class="tk">__IO</a> <a id="825c10" class="tk">uint32_t</a> <a id="825c19" class="tk">TDTR</a>;                <span class="ct">/*!&lt; CAN mailbox data length control and time stamp register */</span></td></tr>
<tr name="826" id="826">
<td><a id="l826" class='ln'>826</a></td><td>    <a id="826c5" class="tk">__IO</a> <a id="826c10" class="tk">uint32_t</a> <a id="826c19" class="tk">TDLR</a>;                <span class="ct">/*!&lt; CAN mailbox data low register */</span></td></tr>
<tr name="827" id="827">
<td><a id="l827" class='ln'>827</a></td><td>    <a id="827c5" class="tk">__IO</a> <a id="827c10" class="tk">uint32_t</a> <a id="827c19" class="tk">TDHR</a>;                <span class="ct">/*!&lt; CAN mailbox data high register */</span></td></tr>
<tr name="828" id="828">
<td><a id="l828" class='ln'>828</a></td><td>  <span class="br">}</span> <a id="828c5" class="tk">CAN_TxMailBox_TypeDef</a>;</td></tr>
<tr name="829" id="829">
<td><a id="l829" class='ln'>829</a></td><td></td></tr>
<tr name="830" id="830">
<td><a id="l830" class='ln'>830</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="831" id="831">
<td><a id="l831" class='ln'>831</a></td><td><span class="ct">   * @brief Controller Area Network FIFOMailBox</span></td></tr>
<tr name="832" id="832">
<td><a id="l832" class='ln'>832</a></td><td><span class="ct">   */</span></td></tr>
<tr name="833" id="833">
<td><a id="l833" class='ln'>833</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="834" id="834">
<td><a id="l834" class='ln'>834</a></td><td>    <a id="834c5" class="tk">__IO</a> <a id="834c10" class="tk">uint32_t</a> <a id="834c19" class="tk">RIR</a>;                 <span class="ct">/*!&lt; CAN receive FIFO mailbox identifier register */</span></td></tr>
<tr name="835" id="835">
<td><a id="l835" class='ln'>835</a></td><td>    <a id="835c5" class="tk">__IO</a> <a id="835c10" class="tk">uint32_t</a> <a id="835c19" class="tk">RDTR</a>;                <span class="ct">/*!&lt; CAN receive FIFO mailbox data length control and time stamp register */</span></td></tr>
<tr name="836" id="836">
<td><a id="l836" class='ln'>836</a></td><td>    <a id="836c5" class="tk">__IO</a> <a id="836c10" class="tk">uint32_t</a> <a id="836c19" class="tk">RDLR</a>;                <span class="ct">/*!&lt; CAN receive FIFO mailbox data low register */</span></td></tr>
<tr name="837" id="837">
<td><a id="l837" class='ln'>837</a></td><td>    <a id="837c5" class="tk">__IO</a> <a id="837c10" class="tk">uint32_t</a> <a id="837c19" class="tk">RDHR</a>;                <span class="ct">/*!&lt; CAN receive FIFO mailbox data high register */</span></td></tr>
<tr name="838" id="838">
<td><a id="l838" class='ln'>838</a></td><td>  <span class="br">}</span> <a id="838c5" class="tk">CAN_FIFOMailBox_TypeDef</a>;</td></tr>
<tr name="839" id="839">
<td><a id="l839" class='ln'>839</a></td><td></td></tr>
<tr name="840" id="840">
<td><a id="l840" class='ln'>840</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="841" id="841">
<td><a id="l841" class='ln'>841</a></td><td><span class="ct">   * @brief Controller Area Network FilterRegister</span></td></tr>
<tr name="842" id="842">
<td><a id="l842" class='ln'>842</a></td><td><span class="ct">   */</span></td></tr>
<tr name="843" id="843">
<td><a id="l843" class='ln'>843</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="844" id="844">
<td><a id="l844" class='ln'>844</a></td><td>    <a id="844c5" class="tk">__IO</a> <a id="844c10" class="tk">uint32_t</a> <a id="844c19" class="tk">FR1</a>;                 <span class="ct">/*!&lt; CAN Filter bank register 1 */</span></td></tr>
<tr name="845" id="845">
<td><a id="l845" class='ln'>845</a></td><td>    <a id="845c5" class="tk">__IO</a> <a id="845c10" class="tk">uint32_t</a> <a id="845c19" class="tk">FR2</a>;                 <span class="ct">/*!&lt; CAN Filter bank register 1 */</span></td></tr>
<tr name="846" id="846">
<td><a id="l846" class='ln'>846</a></td><td>  <span class="br">}</span> <a id="846c5" class="tk">CAN_FilterRegister_TypeDef</a>;</td></tr>
<tr name="847" id="847">
<td><a id="l847" class='ln'>847</a></td><td></td></tr>
<tr name="848" id="848">
<td><a id="l848" class='ln'>848</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="849" id="849">
<td><a id="l849" class='ln'>849</a></td><td><span class="ct">   * @brief Controller Area Network</span></td></tr>
<tr name="850" id="850">
<td><a id="l850" class='ln'>850</a></td><td><span class="ct">   */</span></td></tr>
<tr name="851" id="851">
<td><a id="l851" class='ln'>851</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="852" id="852">
<td><a id="l852" class='ln'>852</a></td><td>    <a id="852c5" class="tk">__IO</a> <a id="852c10" class="tk">uint32_t</a> <a id="852c19" class="tk">MCR</a>;                 <span class="ct">/*!&lt; CAN master control register,         Address offset: 0x00          */</span></td></tr>
<tr name="853" id="853">
<td><a id="l853" class='ln'>853</a></td><td>    <a id="853c5" class="tk">__IO</a> <a id="853c10" class="tk">uint32_t</a> <a id="853c19" class="tk">MSR</a>;                 <span class="ct">/*!&lt; CAN master status register,          Address offset: 0x04          */</span></td></tr>
<tr name="854" id="854">
<td><a id="l854" class='ln'>854</a></td><td>    <a id="854c5" class="tk">__IO</a> <a id="854c10" class="tk">uint32_t</a> <a id="854c19" class="tk">TSR</a>;                 <span class="ct">/*!&lt; CAN transmit status register,        Address offset: 0x08          */</span></td></tr>
<tr name="855" id="855">
<td><a id="l855" class='ln'>855</a></td><td>    <a id="855c5" class="tk">__IO</a> <a id="855c10" class="tk">uint32_t</a> <a id="855c19" class="tk">RF0R</a>;                <span class="ct">/*!&lt; CAN receive FIFO 0 register,         Address offset: 0x0C          */</span></td></tr>
<tr name="856" id="856">
<td><a id="l856" class='ln'>856</a></td><td>    <a id="856c5" class="tk">__IO</a> <a id="856c10" class="tk">uint32_t</a> <a id="856c19" class="tk">RF1R</a>;                <span class="ct">/*!&lt; CAN receive FIFO 1 register,         Address offset: 0x10          */</span></td></tr>
<tr name="857" id="857">
<td><a id="l857" class='ln'>857</a></td><td>    <a id="857c5" class="tk">__IO</a> <a id="857c10" class="tk">uint32_t</a> <a id="857c19" class="tk">IER</a>;                 <span class="ct">/*!&lt; CAN interrupt enable register,       Address offset: 0x14          */</span></td></tr>
<tr name="858" id="858">
<td><a id="l858" class='ln'>858</a></td><td>    <a id="858c5" class="tk">__IO</a> <a id="858c10" class="tk">uint32_t</a> <a id="858c19" class="tk">ESR</a>;                 <span class="ct">/*!&lt; CAN error status register,           Address offset: 0x18          */</span></td></tr>
<tr name="859" id="859">
<td><a id="l859" class='ln'>859</a></td><td>    <a id="859c5" class="tk">__IO</a> <a id="859c10" class="tk">uint32_t</a> <a id="859c19" class="tk">BTR</a>;                 <span class="ct">/*!&lt; CAN bit timing register,             Address offset: 0x1C          */</span></td></tr>
<tr name="860" id="860">
<td><a id="l860" class='ln'>860</a></td><td>    <a id="860c5" class="tk">uint32_t</a> <a id="860c14" class="tk">RESERVED0</a>[88];            <span class="ct">/*!&lt; Reserved, 0x020 - 0x17F                                            */</span></td></tr>
<tr name="861" id="861">
<td><a id="l861" class='ln'>861</a></td><td>    <a id="861c5" class="tk">CAN_TxMailBox_TypeDef</a> <a id="861c27" class="tk">sTxMailBox</a>[3];<span class="ct">/*!&lt; CAN Tx MailBox,                      Address offset: 0x180 - 0x1AC */</span></td></tr>
<tr name="862" id="862">
<td><a id="l862" class='ln'>862</a></td><td>    <a id="862c5" class="tk">CAN_FIFOMailBox_TypeDef</a> <a id="862c29" class="tk">sFIFOMailBox</a>[2];<span class="ct">/*!&lt; CAN FIFO MailBox,                    Address offset: 0x1B0 - 0x1CC */</span></td></tr>
<tr name="863" id="863">
<td><a id="l863" class='ln'>863</a></td><td>    <a id="863c5" class="tk">uint32_t</a> <a id="863c14" class="tk">RESERVED1</a>[12];            <span class="ct">/*!&lt; Reserved, 0x1D0 - 0x1FF                                            */</span></td></tr>
<tr name="864" id="864">
<td><a id="l864" class='ln'>864</a></td><td>    <a id="864c5" class="tk">__IO</a> <a id="864c10" class="tk">uint32_t</a> <a id="864c19" class="tk">FMR</a>;                 <span class="ct">/*!&lt; CAN filter master register,          Address offset: 0x200         */</span></td></tr>
<tr name="865" id="865">
<td><a id="l865" class='ln'>865</a></td><td>    <a id="865c5" class="tk">__IO</a> <a id="865c10" class="tk">uint32_t</a> <a id="865c19" class="tk">FM1R</a>;                <span class="ct">/*!&lt; CAN filter mode register,            Address offset: 0x204         */</span></td></tr>
<tr name="866" id="866">
<td><a id="l866" class='ln'>866</a></td><td>    <a id="866c5" class="tk">uint32_t</a> <a id="866c14" class="tk">RESERVED2</a>;                <span class="ct">/*!&lt; Reserved, 0x208                                                    */</span></td></tr>
<tr name="867" id="867">
<td><a id="l867" class='ln'>867</a></td><td>    <a id="867c5" class="tk">__IO</a> <a id="867c10" class="tk">uint32_t</a> <a id="867c19" class="tk">FS1R</a>;                <span class="ct">/*!&lt; CAN filter scale register,           Address offset: 0x20C         */</span></td></tr>
<tr name="868" id="868">
<td><a id="l868" class='ln'>868</a></td><td>    <a id="868c5" class="tk">uint32_t</a> <a id="868c14" class="tk">RESERVED3</a>;                <span class="ct">/*!&lt; Reserved, 0x210                                                    */</span></td></tr>
<tr name="869" id="869">
<td><a id="l869" class='ln'>869</a></td><td>    <a id="869c5" class="tk">__IO</a> <a id="869c10" class="tk">uint32_t</a> <a id="869c19" class="tk">FFA1R</a>;               <span class="ct">/*!&lt; CAN filter FIFO assignment register, Address offset: 0x214         */</span></td></tr>
<tr name="870" id="870">
<td><a id="l870" class='ln'>870</a></td><td>    <a id="870c5" class="tk">uint32_t</a> <a id="870c14" class="tk">RESERVED4</a>;                <span class="ct">/*!&lt; Reserved, 0x218                                                    */</span></td></tr>
<tr name="871" id="871">
<td><a id="l871" class='ln'>871</a></td><td>    <a id="871c5" class="tk">__IO</a> <a id="871c10" class="tk">uint32_t</a> <a id="871c19" class="tk">FA1R</a>;                <span class="ct">/*!&lt; CAN filter activation register,      Address offset: 0x21C         */</span></td></tr>
<tr name="872" id="872">
<td><a id="l872" class='ln'>872</a></td><td>    <a id="872c5" class="tk">uint32_t</a> <a id="872c14" class="tk">RESERVED5</a>[8];             <span class="ct">/*!&lt; Reserved, 0x220-0x23F                                              */</span></td></tr>
<tr name="873" id="873">
<td><a id="l873" class='ln'>873</a></td><td>    <a id="873c5" class="tk">CAN_FilterRegister_TypeDef</a> <a id="873c32" class="tk">sFilterRegister</a>[28];<span class="ct">/*!&lt; CAN Filter Register,                 Address offset: 0x240-0x31C   */</span></td></tr>
<tr name="874" id="874">
<td><a id="l874" class='ln'>874</a></td><td>  <span class="br">}</span> <a id="874c5" class="tk">CAN_TypeDef</a>;</td></tr>
<tr name="875" id="875">
<td><a id="l875" class='ln'>875</a></td><td></td></tr>
<tr name="876" id="876">
<td><a id="l876" class='ln'>876</a></td><td><span class="pp">#if</span> <a id="876c5" class="tk">defined</a>(<a id="876c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="877" id="877">
<td><a id="l877" class='ln'>877</a></td><td></td></tr>
<tr name="878" id="878">
<td><a id="l878" class='ln'>878</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="879" id="879">
<td><a id="l879" class='ln'>879</a></td><td><span class="ct">   * @brief Consumer Electronics Control</span></td></tr>
<tr name="880" id="880">
<td><a id="l880" class='ln'>880</a></td><td><span class="ct">   */</span></td></tr>
<tr name="881" id="881">
<td><a id="l881" class='ln'>881</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="882" id="882">
<td><a id="l882" class='ln'>882</a></td><td>    <a id="882c5" class="tk">__IO</a> <a id="882c10" class="tk">uint32_t</a> <a id="882c19" class="tk">CR</a>;                  <span class="ct">/*!&lt; CEC control register,              Address offset:0x00 */</span></td></tr>
<tr name="883" id="883">
<td><a id="l883" class='ln'>883</a></td><td>    <a id="883c5" class="tk">__IO</a> <a id="883c10" class="tk">uint32_t</a> <a id="883c19" class="tk">CFGR</a>;                <span class="ct">/*!&lt; CEC configuration register,        Address offset:0x04 */</span></td></tr>
<tr name="884" id="884">
<td><a id="l884" class='ln'>884</a></td><td>    <a id="884c5" class="tk">__IO</a> <a id="884c10" class="tk">uint32_t</a> <a id="884c19" class="tk">TXDR</a>;                <span class="ct">/*!&lt; CEC Tx data register ,             Address offset:0x08 */</span></td></tr>
<tr name="885" id="885">
<td><a id="l885" class='ln'>885</a></td><td>    <a id="885c5" class="tk">__IO</a> <a id="885c10" class="tk">uint32_t</a> <a id="885c19" class="tk">RXDR</a>;                <span class="ct">/*!&lt; CEC Rx Data Register,              Address offset:0x0C */</span></td></tr>
<tr name="886" id="886">
<td><a id="l886" class='ln'>886</a></td><td>    <a id="886c5" class="tk">__IO</a> <a id="886c10" class="tk">uint32_t</a> <a id="886c19" class="tk">ISR</a>;                 <span class="ct">/*!&lt; CEC Interrupt and Status Register, Address offset:0x10 */</span></td></tr>
<tr name="887" id="887">
<td><a id="l887" class='ln'>887</a></td><td>    <a id="887c5" class="tk">__IO</a> <a id="887c10" class="tk">uint32_t</a> <a id="887c19" class="tk">IER</a>;                 <span class="ct">/*!&lt; CEC interrupt enable register,     Address offset:0x14 */</span></td></tr>
<tr name="888" id="888">
<td><a id="l888" class='ln'>888</a></td><td>  <span class="br">}</span> <a id="888c5" class="tk">CEC_TypeDef</a>;</td></tr>
<tr name="889" id="889">
<td><a id="l889" class='ln'>889</a></td><td></td></tr>
<tr name="890" id="890">
<td><a id="l890" class='ln'>890</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="891" id="891">
<td><a id="l891" class='ln'>891</a></td><td></td></tr>
<tr name="892" id="892">
<td><a id="l892" class='ln'>892</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="893" id="893">
<td><a id="l893" class='ln'>893</a></td><td><span class="ct">   * @brief CRC calculation unit</span></td></tr>
<tr name="894" id="894">
<td><a id="l894" class='ln'>894</a></td><td><span class="ct">   */</span></td></tr>
<tr name="895" id="895">
<td><a id="l895" class='ln'>895</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="896" id="896">
<td><a id="l896" class='ln'>896</a></td><td>    <a id="896c5" class="tk">__IO</a> <a id="896c10" class="tk">uint32_t</a> <a id="896c19" class="tk">DR</a>;                  <span class="ct">/*!&lt; CRC Data register,             Address offset: 0x00 */</span></td></tr>
<tr name="897" id="897">
<td><a id="l897" class='ln'>897</a></td><td>    <a id="897c5" class="tk">__IO</a> <a id="897c10" class="tk">uint8_t</a> <a id="897c18" class="tk">IDR</a>;                  <span class="ct">/*!&lt; CRC Independent data register, Address offset: 0x04 */</span></td></tr>
<tr name="898" id="898">
<td><a id="l898" class='ln'>898</a></td><td>    <a id="898c5" class="tk">uint8_t</a> <a id="898c13" class="tk">RESERVED0</a>;                 <span class="ct">/*!&lt; Reserved, 0x05                                      */</span></td></tr>
<tr name="899" id="899">
<td><a id="l899" class='ln'>899</a></td><td>    <a id="899c5" class="tk">uint16_t</a> <a id="899c14" class="tk">RESERVED1</a>;                <span class="ct">/*!&lt; Reserved, 0x06                                      */</span></td></tr>
<tr name="900" id="900">
<td><a id="l900" class='ln'>900</a></td><td>    <a id="900c5" class="tk">__IO</a> <a id="900c10" class="tk">uint32_t</a> <a id="900c19" class="tk">CR</a>;                  <span class="ct">/*!&lt; CRC Control register,          Address offset: 0x08 */</span></td></tr>
<tr name="901" id="901">
<td><a id="l901" class='ln'>901</a></td><td>  <span class="br">}</span> <a id="901c5" class="tk">CRC_TypeDef</a>;</td></tr>
<tr name="902" id="902">
<td><a id="l902" class='ln'>902</a></td><td></td></tr>
<tr name="903" id="903">
<td><a id="l903" class='ln'>903</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="904" id="904">
<td><a id="l904" class='ln'>904</a></td><td><span class="ct">   * @brief Digital to Analog Converter</span></td></tr>
<tr name="905" id="905">
<td><a id="l905" class='ln'>905</a></td><td><span class="ct">   */</span></td></tr>
<tr name="906" id="906">
<td><a id="l906" class='ln'>906</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="907" id="907">
<td><a id="l907" class='ln'>907</a></td><td>    <a id="907c5" class="tk">__IO</a> <a id="907c10" class="tk">uint32_t</a> <a id="907c19" class="tk">CR</a>;                  <span class="ct">/*!&lt; DAC control register,                                    Address offset: 0x00 */</span></td></tr>
<tr name="908" id="908">
<td><a id="l908" class='ln'>908</a></td><td>    <a id="908c5" class="tk">__IO</a> <a id="908c10" class="tk">uint32_t</a> <a id="908c19" class="tk">SWTRIGR</a>;             <span class="ct">/*!&lt; DAC software trigger register,                           Address offset: 0x04 */</span></td></tr>
<tr name="909" id="909">
<td><a id="l909" class='ln'>909</a></td><td>    <a id="909c5" class="tk">__IO</a> <a id="909c10" class="tk">uint32_t</a> <a id="909c19" class="tk">DHR12R1</a>;             <span class="ct">/*!&lt; DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */</span></td></tr>
<tr name="910" id="910">
<td><a id="l910" class='ln'>910</a></td><td>    <a id="910c5" class="tk">__IO</a> <a id="910c10" class="tk">uint32_t</a> <a id="910c19" class="tk">DHR12L1</a>;             <span class="ct">/*!&lt; DAC channel1 12-bit left aligned data holding register,  Address offset: 0x0C */</span></td></tr>
<tr name="911" id="911">
<td><a id="l911" class='ln'>911</a></td><td>    <a id="911c5" class="tk">__IO</a> <a id="911c10" class="tk">uint32_t</a> <a id="911c19" class="tk">DHR8R1</a>;              <span class="ct">/*!&lt; DAC channel1 8-bit right aligned data holding register,  Address offset: 0x10 */</span></td></tr>
<tr name="912" id="912">
<td><a id="l912" class='ln'>912</a></td><td>    <a id="912c5" class="tk">__IO</a> <a id="912c10" class="tk">uint32_t</a> <a id="912c19" class="tk">DHR12R2</a>;             <span class="ct">/*!&lt; DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */</span></td></tr>
<tr name="913" id="913">
<td><a id="l913" class='ln'>913</a></td><td>    <a id="913c5" class="tk">__IO</a> <a id="913c10" class="tk">uint32_t</a> <a id="913c19" class="tk">DHR12L2</a>;             <span class="ct">/*!&lt; DAC channel2 12-bit left aligned data holding register,  Address offset: 0x18 */</span></td></tr>
<tr name="914" id="914">
<td><a id="l914" class='ln'>914</a></td><td>    <a id="914c5" class="tk">__IO</a> <a id="914c10" class="tk">uint32_t</a> <a id="914c19" class="tk">DHR8R2</a>;              <span class="ct">/*!&lt; DAC channel2 8-bit right-aligned data holding register,  Address offset: 0x1C */</span></td></tr>
<tr name="915" id="915">
<td><a id="l915" class='ln'>915</a></td><td>    <a id="915c5" class="tk">__IO</a> <a id="915c10" class="tk">uint32_t</a> <a id="915c19" class="tk">DHR12RD</a>;             <span class="ct">/*!&lt; Dual DAC 12-bit right-aligned data holding register,     Address offset: 0x20 */</span></td></tr>
<tr name="916" id="916">
<td><a id="l916" class='ln'>916</a></td><td>    <a id="916c5" class="tk">__IO</a> <a id="916c10" class="tk">uint32_t</a> <a id="916c19" class="tk">DHR12LD</a>;             <span class="ct">/*!&lt; DUAL DAC 12-bit left aligned data holding register,      Address offset: 0x24 */</span></td></tr>
<tr name="917" id="917">
<td><a id="l917" class='ln'>917</a></td><td>    <a id="917c5" class="tk">__IO</a> <a id="917c10" class="tk">uint32_t</a> <a id="917c19" class="tk">DHR8RD</a>;              <span class="ct">/*!&lt; DUAL DAC 8-bit right aligned data holding register,      Address offset: 0x28 */</span></td></tr>
<tr name="918" id="918">
<td><a id="l918" class='ln'>918</a></td><td>    <a id="918c5" class="tk">__IO</a> <a id="918c10" class="tk">uint32_t</a> <a id="918c19" class="tk">DOR1</a>;                <span class="ct">/*!&lt; DAC channel1 data output register,                       Address offset: 0x2C */</span></td></tr>
<tr name="919" id="919">
<td><a id="l919" class='ln'>919</a></td><td>    <a id="919c5" class="tk">__IO</a> <a id="919c10" class="tk">uint32_t</a> <a id="919c19" class="tk">DOR2</a>;                <span class="ct">/*!&lt; DAC channel2 data output register,                       Address offset: 0x30 */</span></td></tr>
<tr name="920" id="920">
<td><a id="l920" class='ln'>920</a></td><td>    <a id="920c5" class="tk">__IO</a> <a id="920c10" class="tk">uint32_t</a> <a id="920c19" class="tk">SR</a>;                  <span class="ct">/*!&lt; DAC status register,                                     Address offset: 0x34 */</span></td></tr>
<tr name="921" id="921">
<td><a id="l921" class='ln'>921</a></td><td>  <span class="br">}</span> <a id="921c5" class="tk">DAC_TypeDef</a>;</td></tr>
<tr name="922" id="922">
<td><a id="l922" class='ln'>922</a></td><td></td></tr>
<tr name="923" id="923">
<td><a id="l923" class='ln'>923</a></td><td><span class="pp">#if</span> <a id="923c5" class="tk">defined</a>(<a id="923c13" class="tk">STM32F412xG</a>)</td></tr>
<tr name="924" id="924">
<td><a id="l924" class='ln'>924</a></td><td></td></tr>
<tr name="925" id="925">
<td><a id="l925" class='ln'>925</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="926" id="926">
<td><a id="l926" class='ln'>926</a></td><td><span class="ct">   * @brief DFSDM module registers</span></td></tr>
<tr name="927" id="927">
<td><a id="l927" class='ln'>927</a></td><td><span class="ct">   */</span></td></tr>
<tr name="928" id="928">
<td><a id="l928" class='ln'>928</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="929" id="929">
<td><a id="l929" class='ln'>929</a></td><td>    <a id="929c5" class="tk">__IO</a> <a id="929c10" class="tk">uint32_t</a> <a id="929c19" class="tk">FLTCR1</a>;              <span class="ct">/*!&lt; DFSDM control register1,                          Address offset: 0x100 */</span></td></tr>
<tr name="930" id="930">
<td><a id="l930" class='ln'>930</a></td><td>    <a id="930c5" class="tk">__IO</a> <a id="930c10" class="tk">uint32_t</a> <a id="930c19" class="tk">FLTCR2</a>;              <span class="ct">/*!&lt; DFSDM control register2,                          Address offset: 0x104 */</span></td></tr>
<tr name="931" id="931">
<td><a id="l931" class='ln'>931</a></td><td>    <a id="931c5" class="tk">__IO</a> <a id="931c10" class="tk">uint32_t</a> <a id="931c19" class="tk">FLTISR</a>;              <span class="ct">/*!&lt; DFSDM interrupt and status register,              Address offset: 0x108 */</span></td></tr>
<tr name="932" id="932">
<td><a id="l932" class='ln'>932</a></td><td>    <a id="932c5" class="tk">__IO</a> <a id="932c10" class="tk">uint32_t</a> <a id="932c19" class="tk">FLTICR</a>;              <span class="ct">/*!&lt; DFSDM interrupt flag clear register,              Address offset: 0x10C */</span></td></tr>
<tr name="933" id="933">
<td><a id="l933" class='ln'>933</a></td><td>    <a id="933c5" class="tk">__IO</a> <a id="933c10" class="tk">uint32_t</a> <a id="933c19" class="tk">FLTJCHGR</a>;            <span class="ct">/*!&lt; DFSDM injected channel group selection register,  Address offset: 0x110 */</span></td></tr>
<tr name="934" id="934">
<td><a id="l934" class='ln'>934</a></td><td>    <a id="934c5" class="tk">__IO</a> <a id="934c10" class="tk">uint32_t</a> <a id="934c19" class="tk">FLTFCR</a>;              <span class="ct">/*!&lt; DFSDM filter control register,                    Address offset: 0x114 */</span></td></tr>
<tr name="935" id="935">
<td><a id="l935" class='ln'>935</a></td><td>    <a id="935c5" class="tk">__IO</a> <a id="935c10" class="tk">uint32_t</a> <a id="935c19" class="tk">FLTJDATAR</a>;           <span class="ct">/*!&lt; DFSDM data register for injected group,           Address offset: 0x118 */</span></td></tr>
<tr name="936" id="936">
<td><a id="l936" class='ln'>936</a></td><td>    <a id="936c5" class="tk">__IO</a> <a id="936c10" class="tk">uint32_t</a> <a id="936c19" class="tk">FLTRDATAR</a>;           <span class="ct">/*!&lt; DFSDM data register for regular group,            Address offset: 0x11C */</span></td></tr>
<tr name="937" id="937">
<td><a id="l937" class='ln'>937</a></td><td>    <a id="937c5" class="tk">__IO</a> <a id="937c10" class="tk">uint32_t</a> <a id="937c19" class="tk">FLTAWHTR</a>;            <span class="ct">/*!&lt; DFSDM analog watchdog high threshold register,    Address offset: 0x120 */</span></td></tr>
<tr name="938" id="938">
<td><a id="l938" class='ln'>938</a></td><td>    <a id="938c5" class="tk">__IO</a> <a id="938c10" class="tk">uint32_t</a> <a id="938c19" class="tk">FLTAWLTR</a>;            <span class="ct">/*!&lt; DFSDM analog watchdog low threshold register,     Address offset: 0x124 */</span></td></tr>
<tr name="939" id="939">
<td><a id="l939" class='ln'>939</a></td><td>    <a id="939c5" class="tk">__IO</a> <a id="939c10" class="tk">uint32_t</a> <a id="939c19" class="tk">FLTAWSR</a>;             <span class="ct">/*!&lt; DFSDM analog watchdog status register             Address offset: 0x128 */</span></td></tr>
<tr name="940" id="940">
<td><a id="l940" class='ln'>940</a></td><td>    <a id="940c5" class="tk">__IO</a> <a id="940c10" class="tk">uint32_t</a> <a id="940c19" class="tk">FLTAWCFR</a>;            <span class="ct">/*!&lt; DFSDM analog watchdog clear flag register         Address offset: 0x12C */</span></td></tr>
<tr name="941" id="941">
<td><a id="l941" class='ln'>941</a></td><td>    <a id="941c5" class="tk">__IO</a> <a id="941c10" class="tk">uint32_t</a> <a id="941c19" class="tk">FLTEXMAX</a>;            <span class="ct">/*!&lt; DFSDM extreme detector maximum register,          Address offset: 0x130 */</span></td></tr>
<tr name="942" id="942">
<td><a id="l942" class='ln'>942</a></td><td>    <a id="942c5" class="tk">__IO</a> <a id="942c10" class="tk">uint32_t</a> <a id="942c19" class="tk">FLTEXMIN</a>;            <span class="ct">/*!&lt; DFSDM extreme detector minimum register           Address offset: 0x134 */</span></td></tr>
<tr name="943" id="943">
<td><a id="l943" class='ln'>943</a></td><td>    <a id="943c5" class="tk">__IO</a> <a id="943c10" class="tk">uint32_t</a> <a id="943c19" class="tk">FLTCNVTIMR</a>;          <span class="ct">/*!&lt; DFSDM conversion timer,                           Address offset: 0x138 */</span></td></tr>
<tr name="944" id="944">
<td><a id="l944" class='ln'>944</a></td><td>  <span class="br">}</span> <a id="944c5" class="tk">DFSDM_TypeDef</a>;</td></tr>
<tr name="945" id="945">
<td><a id="l945" class='ln'>945</a></td><td></td></tr>
<tr name="946" id="946">
<td><a id="l946" class='ln'>946</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="947" id="947">
<td><a id="l947" class='ln'>947</a></td><td><span class="ct">   * @brief DFSDM channel configuration registers</span></td></tr>
<tr name="948" id="948">
<td><a id="l948" class='ln'>948</a></td><td><span class="ct">   */</span></td></tr>
<tr name="949" id="949">
<td><a id="l949" class='ln'>949</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="950" id="950">
<td><a id="l950" class='ln'>950</a></td><td>    <a id="950c5" class="tk">__IO</a> <a id="950c10" class="tk">uint32_t</a> <a id="950c19" class="tk">CHCFGR1</a>;             <span class="ct">/*!&lt; DFSDM channel configuration register1,            Address offset: 0x00 */</span></td></tr>
<tr name="951" id="951">
<td><a id="l951" class='ln'>951</a></td><td>    <a id="951c5" class="tk">__IO</a> <a id="951c10" class="tk">uint32_t</a> <a id="951c19" class="tk">CHCFGR2</a>;             <span class="ct">/*!&lt; DFSDM channel configuration register2,            Address offset: 0x04 */</span></td></tr>
<tr name="952" id="952">
<td><a id="l952" class='ln'>952</a></td><td>    <a id="952c5" class="tk">__IO</a> <a id="952c10" class="tk">uint32_t</a> <a id="952c19" class="tk">CHAWSCDR</a>;            <span class="ct">/*!&lt; DFSDM channel analog watchdog and</span></td></tr>
<tr name="953" id="953">
<td><a id="l953" class='ln'>953</a></td><td><span class="ct">                                          short circuit detector register,                  Address offset: 0x08 */</span></td></tr>
<tr name="954" id="954">
<td><a id="l954" class='ln'>954</a></td><td>    <a id="954c5" class="tk">__IO</a> <a id="954c10" class="tk">uint32_t</a> <a id="954c19" class="tk">CHWDATAR</a>;            <span class="ct">/*!&lt; DFSDM channel watchdog filter data register,      Address offset: 0x0C */</span></td></tr>
<tr name="955" id="955">
<td><a id="l955" class='ln'>955</a></td><td>    <a id="955c5" class="tk">__IO</a> <a id="955c10" class="tk">uint32_t</a> <a id="955c19" class="tk">CHDATINR</a>;            <span class="ct">/*!&lt; DFSDM channel data input register,                Address offset: 0x10 */</span></td></tr>
<tr name="956" id="956">
<td><a id="l956" class='ln'>956</a></td><td>  <span class="br">}</span> <a id="956c5" class="tk">DFSDM_Channel_TypeDef</a>;</td></tr>
<tr name="957" id="957">
<td><a id="l957" class='ln'>957</a></td><td></td></tr>
<tr name="958" id="958">
<td><a id="l958" class='ln'>958</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F412xG */</span></td></tr>
<tr name="959" id="959">
<td><a id="l959" class='ln'>959</a></td><td></td></tr>
<tr name="960" id="960">
<td><a id="l960" class='ln'>960</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="961" id="961">
<td><a id="l961" class='ln'>961</a></td><td><span class="ct">   * @brief Debug MCU</span></td></tr>
<tr name="962" id="962">
<td><a id="l962" class='ln'>962</a></td><td><span class="ct">   */</span></td></tr>
<tr name="963" id="963">
<td><a id="l963" class='ln'>963</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="964" id="964">
<td><a id="l964" class='ln'>964</a></td><td>    <a id="964c5" class="tk">__IO</a> <a id="964c10" class="tk">uint32_t</a> <a id="964c19" class="tk">IDCODE</a>;              <span class="ct">/*!&lt; MCU device ID code,               Address offset: 0x00 */</span></td></tr>
<tr name="965" id="965">
<td><a id="l965" class='ln'>965</a></td><td>    <a id="965c5" class="tk">__IO</a> <a id="965c10" class="tk">uint32_t</a> <a id="965c19" class="tk">CR</a>;                  <span class="ct">/*!&lt; Debug MCU configuration register, Address offset: 0x04 */</span></td></tr>
<tr name="966" id="966">
<td><a id="l966" class='ln'>966</a></td><td>    <a id="966c5" class="tk">__IO</a> <a id="966c10" class="tk">uint32_t</a> <a id="966c19" class="tk">APB1FZ</a>;              <span class="ct">/*!&lt; Debug MCU APB1 freeze register,   Address offset: 0x08 */</span></td></tr>
<tr name="967" id="967">
<td><a id="l967" class='ln'>967</a></td><td>    <a id="967c5" class="tk">__IO</a> <a id="967c10" class="tk">uint32_t</a> <a id="967c19" class="tk">APB2FZ</a>;              <span class="ct">/*!&lt; Debug MCU APB2 freeze register,   Address offset: 0x0C */</span></td></tr>
<tr name="968" id="968">
<td><a id="l968" class='ln'>968</a></td><td>  <span class="br">}</span> <a id="968c5" class="tk">DBGMCU_TypeDef</a>;</td></tr>
<tr name="969" id="969">
<td><a id="l969" class='ln'>969</a></td><td></td></tr>
<tr name="970" id="970">
<td><a id="l970" class='ln'>970</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="971" id="971">
<td><a id="l971" class='ln'>971</a></td><td><span class="ct">   * @brief DCMI</span></td></tr>
<tr name="972" id="972">
<td><a id="l972" class='ln'>972</a></td><td><span class="ct">   */</span></td></tr>
<tr name="973" id="973">
<td><a id="l973" class='ln'>973</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="974" id="974">
<td><a id="l974" class='ln'>974</a></td><td>    <a id="974c5" class="tk">__IO</a> <a id="974c10" class="tk">uint32_t</a> <a id="974c19" class="tk">CR</a>;                  <span class="ct">/*!&lt; DCMI control register 1,                       Address offset: 0x00 */</span></td></tr>
<tr name="975" id="975">
<td><a id="l975" class='ln'>975</a></td><td>    <a id="975c5" class="tk">__IO</a> <a id="975c10" class="tk">uint32_t</a> <a id="975c19" class="tk">SR</a>;                  <span class="ct">/*!&lt; DCMI status register,                          Address offset: 0x04 */</span></td></tr>
<tr name="976" id="976">
<td><a id="l976" class='ln'>976</a></td><td>    <a id="976c5" class="tk">__IO</a> <a id="976c10" class="tk">uint32_t</a> <a id="976c19" class="tk">RISR</a>;                <span class="ct">/*!&lt; DCMI raw interrupt status register,            Address offset: 0x08 */</span></td></tr>
<tr name="977" id="977">
<td><a id="l977" class='ln'>977</a></td><td>    <a id="977c5" class="tk">__IO</a> <a id="977c10" class="tk">uint32_t</a> <a id="977c19" class="tk">IER</a>;                 <span class="ct">/*!&lt; DCMI interrupt enable register,                Address offset: 0x0C */</span></td></tr>
<tr name="978" id="978">
<td><a id="l978" class='ln'>978</a></td><td>    <a id="978c5" class="tk">__IO</a> <a id="978c10" class="tk">uint32_t</a> <a id="978c19" class="tk">MISR</a>;                <span class="ct">/*!&lt; DCMI masked interrupt status register,         Address offset: 0x10 */</span></td></tr>
<tr name="979" id="979">
<td><a id="l979" class='ln'>979</a></td><td>    <a id="979c5" class="tk">__IO</a> <a id="979c10" class="tk">uint32_t</a> <a id="979c19" class="tk">ICR</a>;                 <span class="ct">/*!&lt; DCMI interrupt clear register,                 Address offset: 0x14 */</span></td></tr>
<tr name="980" id="980">
<td><a id="l980" class='ln'>980</a></td><td>    <a id="980c5" class="tk">__IO</a> <a id="980c10" class="tk">uint32_t</a> <a id="980c19" class="tk">ESCR</a>;                <span class="ct">/*!&lt; DCMI embedded synchronization code register,   Address offset: 0x18 */</span></td></tr>
<tr name="981" id="981">
<td><a id="l981" class='ln'>981</a></td><td>    <a id="981c5" class="tk">__IO</a> <a id="981c10" class="tk">uint32_t</a> <a id="981c19" class="tk">ESUR</a>;                <span class="ct">/*!&lt; DCMI embedded synchronization unmask register, Address offset: 0x1C */</span></td></tr>
<tr name="982" id="982">
<td><a id="l982" class='ln'>982</a></td><td>    <a id="982c5" class="tk">__IO</a> <a id="982c10" class="tk">uint32_t</a> <a id="982c19" class="tk">CWSTRTR</a>;             <span class="ct">/*!&lt; DCMI crop window start,                        Address offset: 0x20 */</span></td></tr>
<tr name="983" id="983">
<td><a id="l983" class='ln'>983</a></td><td>    <a id="983c5" class="tk">__IO</a> <a id="983c10" class="tk">uint32_t</a> <a id="983c19" class="tk">CWSIZER</a>;             <span class="ct">/*!&lt; DCMI crop window size,                         Address offset: 0x24 */</span></td></tr>
<tr name="984" id="984">
<td><a id="l984" class='ln'>984</a></td><td>    <a id="984c5" class="tk">__IO</a> <a id="984c10" class="tk">uint32_t</a> <a id="984c19" class="tk">DR</a>;                  <span class="ct">/*!&lt; DCMI data register,                            Address offset: 0x28 */</span></td></tr>
<tr name="985" id="985">
<td><a id="l985" class='ln'>985</a></td><td>  <span class="br">}</span> <a id="985c5" class="tk">DCMI_TypeDef</a>;</td></tr>
<tr name="986" id="986">
<td><a id="l986" class='ln'>986</a></td><td></td></tr>
<tr name="987" id="987">
<td><a id="l987" class='ln'>987</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="988" id="988">
<td><a id="l988" class='ln'>988</a></td><td><span class="ct">   * @brief DMA Controller</span></td></tr>
<tr name="989" id="989">
<td><a id="l989" class='ln'>989</a></td><td><span class="ct">   */</span></td></tr>
<tr name="990" id="990">
<td><a id="l990" class='ln'>990</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="991" id="991">
<td><a id="l991" class='ln'>991</a></td><td>    <a id="991c5" class="tk">__IO</a> <a id="991c10" class="tk">uint32_t</a> <a id="991c19" class="tk">CR</a>;                  <span class="ct">/*!&lt; DMA stream x configuration register      */</span></td></tr>
<tr name="992" id="992">
<td><a id="l992" class='ln'>992</a></td><td>    <a id="992c5" class="tk">__IO</a> <a id="992c10" class="tk">uint32_t</a> <a id="992c19" class="tk">NDTR</a>;                <span class="ct">/*!&lt; DMA stream x number of data register     */</span></td></tr>
<tr name="993" id="993">
<td><a id="l993" class='ln'>993</a></td><td>    <a id="993c5" class="tk">__IO</a> <a id="993c10" class="tk">uint32_t</a> <a id="993c19" class="tk">PAR</a>;                 <span class="ct">/*!&lt; DMA stream x peripheral address register */</span></td></tr>
<tr name="994" id="994">
<td><a id="l994" class='ln'>994</a></td><td>    <a id="994c5" class="tk">__IO</a> <a id="994c10" class="tk">uint32_t</a> <a id="994c19" class="tk">M0AR</a>;                <span class="ct">/*!&lt; DMA stream x memory 0 address register   */</span></td></tr>
<tr name="995" id="995">
<td><a id="l995" class='ln'>995</a></td><td>    <a id="995c5" class="tk">__IO</a> <a id="995c10" class="tk">uint32_t</a> <a id="995c19" class="tk">M1AR</a>;                <span class="ct">/*!&lt; DMA stream x memory 1 address register   */</span></td></tr>
<tr name="996" id="996">
<td><a id="l996" class='ln'>996</a></td><td>    <a id="996c5" class="tk">__IO</a> <a id="996c10" class="tk">uint32_t</a> <a id="996c19" class="tk">FCR</a>;                 <span class="ct">/*!&lt; DMA stream x FIFO control register       */</span></td></tr>
<tr name="997" id="997">
<td><a id="l997" class='ln'>997</a></td><td>  <span class="br">}</span> <a id="997c5" class="tk">DMA_Stream_TypeDef</a>;</td></tr>
<tr name="998" id="998">
<td><a id="l998" class='ln'>998</a></td><td></td></tr>
<tr name="999" id="999">
<td><a id="l999" class='ln'>999</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1000" id="1000">
<td><a id="l1000" class='ln'>1000</a></td><td>    <a id="1000c5" class="tk">__IO</a> <a id="1000c10" class="tk">uint32_t</a> <a id="1000c19" class="tk">LISR</a>;                <span class="ct">/*!&lt; DMA low interrupt status register,      Address offset: 0x00 */</span></td></tr>
<tr name="1001" id="1001">
<td><a id="l1001" class='ln'>1001</a></td><td>    <a id="1001c5" class="tk">__IO</a> <a id="1001c10" class="tk">uint32_t</a> <a id="1001c19" class="tk">HISR</a>;                <span class="ct">/*!&lt; DMA high interrupt status register,     Address offset: 0x04 */</span></td></tr>
<tr name="1002" id="1002">
<td><a id="l1002" class='ln'>1002</a></td><td>    <a id="1002c5" class="tk">__IO</a> <a id="1002c10" class="tk">uint32_t</a> <a id="1002c19" class="tk">LIFCR</a>;               <span class="ct">/*!&lt; DMA low interrupt flag clear register,  Address offset: 0x08 */</span></td></tr>
<tr name="1003" id="1003">
<td><a id="l1003" class='ln'>1003</a></td><td>    <a id="1003c5" class="tk">__IO</a> <a id="1003c10" class="tk">uint32_t</a> <a id="1003c19" class="tk">HIFCR</a>;               <span class="ct">/*!&lt; DMA high interrupt flag clear register, Address offset: 0x0C */</span></td></tr>
<tr name="1004" id="1004">
<td><a id="l1004" class='ln'>1004</a></td><td>  <span class="br">}</span> <a id="1004c5" class="tk">DMA_TypeDef</a>;</td></tr>
<tr name="1005" id="1005">
<td><a id="l1005" class='ln'>1005</a></td><td></td></tr>
<tr name="1006" id="1006">
<td><a id="l1006" class='ln'>1006</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1007" id="1007">
<td><a id="l1007" class='ln'>1007</a></td><td><span class="ct">   * @brief DMA2D Controller</span></td></tr>
<tr name="1008" id="1008">
<td><a id="l1008" class='ln'>1008</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1009" id="1009">
<td><a id="l1009" class='ln'>1009</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1010" id="1010">
<td><a id="l1010" class='ln'>1010</a></td><td>    <a id="1010c5" class="tk">__IO</a> <a id="1010c10" class="tk">uint32_t</a> <a id="1010c19" class="tk">CR</a>;                  <span class="ct">/*!&lt; DMA2D Control Register,                         Address offset: 0x00 */</span></td></tr>
<tr name="1011" id="1011">
<td><a id="l1011" class='ln'>1011</a></td><td>    <a id="1011c5" class="tk">__IO</a> <a id="1011c10" class="tk">uint32_t</a> <a id="1011c19" class="tk">ISR</a>;                 <span class="ct">/*!&lt; DMA2D Interrupt Status Register,                Address offset: 0x04 */</span></td></tr>
<tr name="1012" id="1012">
<td><a id="l1012" class='ln'>1012</a></td><td>    <a id="1012c5" class="tk">__IO</a> <a id="1012c10" class="tk">uint32_t</a> <a id="1012c19" class="tk">IFCR</a>;                <span class="ct">/*!&lt; DMA2D Interrupt Flag Clear Register,            Address offset: 0x08 */</span></td></tr>
<tr name="1013" id="1013">
<td><a id="l1013" class='ln'>1013</a></td><td>    <a id="1013c5" class="tk">__IO</a> <a id="1013c10" class="tk">uint32_t</a> <a id="1013c19" class="tk">FGMAR</a>;               <span class="ct">/*!&lt; DMA2D Foreground Memory Address Register,       Address offset: 0x0C */</span></td></tr>
<tr name="1014" id="1014">
<td><a id="l1014" class='ln'>1014</a></td><td>    <a id="1014c5" class="tk">__IO</a> <a id="1014c10" class="tk">uint32_t</a> <a id="1014c19" class="tk">FGOR</a>;                <span class="ct">/*!&lt; DMA2D Foreground Offset Register,               Address offset: 0x10 */</span></td></tr>
<tr name="1015" id="1015">
<td><a id="l1015" class='ln'>1015</a></td><td>    <a id="1015c5" class="tk">__IO</a> <a id="1015c10" class="tk">uint32_t</a> <a id="1015c19" class="tk">BGMAR</a>;               <span class="ct">/*!&lt; DMA2D Background Memory Address Register,       Address offset: 0x14 */</span></td></tr>
<tr name="1016" id="1016">
<td><a id="l1016" class='ln'>1016</a></td><td>    <a id="1016c5" class="tk">__IO</a> <a id="1016c10" class="tk">uint32_t</a> <a id="1016c19" class="tk">BGOR</a>;                <span class="ct">/*!&lt; DMA2D Background Offset Register,               Address offset: 0x18 */</span></td></tr>
<tr name="1017" id="1017">
<td><a id="l1017" class='ln'>1017</a></td><td>    <a id="1017c5" class="tk">__IO</a> <a id="1017c10" class="tk">uint32_t</a> <a id="1017c19" class="tk">FGPFCCR</a>;             <span class="ct">/*!&lt; DMA2D Foreground PFC Control Register,          Address offset: 0x1C */</span></td></tr>
<tr name="1018" id="1018">
<td><a id="l1018" class='ln'>1018</a></td><td>    <a id="1018c5" class="tk">__IO</a> <a id="1018c10" class="tk">uint32_t</a> <a id="1018c19" class="tk">FGCOLR</a>;              <span class="ct">/*!&lt; DMA2D Foreground Color Register,                Address offset: 0x20 */</span></td></tr>
<tr name="1019" id="1019">
<td><a id="l1019" class='ln'>1019</a></td><td>    <a id="1019c5" class="tk">__IO</a> <a id="1019c10" class="tk">uint32_t</a> <a id="1019c19" class="tk">BGPFCCR</a>;             <span class="ct">/*!&lt; DMA2D Background PFC Control Register,          Address offset: 0x24 */</span></td></tr>
<tr name="1020" id="1020">
<td><a id="l1020" class='ln'>1020</a></td><td>    <a id="1020c5" class="tk">__IO</a> <a id="1020c10" class="tk">uint32_t</a> <a id="1020c19" class="tk">BGCOLR</a>;              <span class="ct">/*!&lt; DMA2D Background Color Register,                Address offset: 0x28 */</span></td></tr>
<tr name="1021" id="1021">
<td><a id="l1021" class='ln'>1021</a></td><td>    <a id="1021c5" class="tk">__IO</a> <a id="1021c10" class="tk">uint32_t</a> <a id="1021c19" class="tk">FGCMAR</a>;              <span class="ct">/*!&lt; DMA2D Foreground CLUT Memory Address Register,  Address offset: 0x2C */</span></td></tr>
<tr name="1022" id="1022">
<td><a id="l1022" class='ln'>1022</a></td><td>    <a id="1022c5" class="tk">__IO</a> <a id="1022c10" class="tk">uint32_t</a> <a id="1022c19" class="tk">BGCMAR</a>;              <span class="ct">/*!&lt; DMA2D Background CLUT Memory Address Register,  Address offset: 0x30 */</span></td></tr>
<tr name="1023" id="1023">
<td><a id="l1023" class='ln'>1023</a></td><td>    <a id="1023c5" class="tk">__IO</a> <a id="1023c10" class="tk">uint32_t</a> <a id="1023c19" class="tk">OPFCCR</a>;              <span class="ct">/*!&lt; DMA2D Output PFC Control Register,              Address offset: 0x34 */</span></td></tr>
<tr name="1024" id="1024">
<td><a id="l1024" class='ln'>1024</a></td><td>    <a id="1024c5" class="tk">__IO</a> <a id="1024c10" class="tk">uint32_t</a> <a id="1024c19" class="tk">OCOLR</a>;               <span class="ct">/*!&lt; DMA2D Output Color Register,                    Address offset: 0x38 */</span></td></tr>
<tr name="1025" id="1025">
<td><a id="l1025" class='ln'>1025</a></td><td>    <a id="1025c5" class="tk">__IO</a> <a id="1025c10" class="tk">uint32_t</a> <a id="1025c19" class="tk">OMAR</a>;                <span class="ct">/*!&lt; DMA2D Output Memory Address Register,           Address offset: 0x3C */</span></td></tr>
<tr name="1026" id="1026">
<td><a id="l1026" class='ln'>1026</a></td><td>    <a id="1026c5" class="tk">__IO</a> <a id="1026c10" class="tk">uint32_t</a> <a id="1026c19" class="tk">OOR</a>;                 <span class="ct">/*!&lt; DMA2D Output Offset Register,                   Address offset: 0x40 */</span></td></tr>
<tr name="1027" id="1027">
<td><a id="l1027" class='ln'>1027</a></td><td>    <a id="1027c5" class="tk">__IO</a> <a id="1027c10" class="tk">uint32_t</a> <a id="1027c19" class="tk">NLR</a>;                 <span class="ct">/*!&lt; DMA2D Number of Line Register,                  Address offset: 0x44 */</span></td></tr>
<tr name="1028" id="1028">
<td><a id="l1028" class='ln'>1028</a></td><td>    <a id="1028c5" class="tk">__IO</a> <a id="1028c10" class="tk">uint32_t</a> <a id="1028c19" class="tk">LWR</a>;                 <span class="ct">/*!&lt; DMA2D Line Watermark Register,                  Address offset: 0x48 */</span></td></tr>
<tr name="1029" id="1029">
<td><a id="l1029" class='ln'>1029</a></td><td>    <a id="1029c5" class="tk">__IO</a> <a id="1029c10" class="tk">uint32_t</a> <a id="1029c19" class="tk">AMTCR</a>;               <span class="ct">/*!&lt; DMA2D AHB Master Timer Configuration Register,  Address offset: 0x4C */</span></td></tr>
<tr name="1030" id="1030">
<td><a id="l1030" class='ln'>1030</a></td><td>    <a id="1030c5" class="tk">uint32_t</a> <a id="1030c14" class="tk">RESERVED</a>[236];            <span class="ct">/*!&lt; Reserved, 0x50-0x3FF */</span></td></tr>
<tr name="1031" id="1031">
<td><a id="l1031" class='ln'>1031</a></td><td>    <a id="1031c5" class="tk">__IO</a> <a id="1031c10" class="tk">uint32_t</a> <a id="1031c19" class="tk">FGCLUT</a>[256];         <span class="ct">/*!&lt; DMA2D Foreground CLUT,                          Address offset:400-7FF */</span></td></tr>
<tr name="1032" id="1032">
<td><a id="l1032" class='ln'>1032</a></td><td>    <a id="1032c5" class="tk">__IO</a> <a id="1032c10" class="tk">uint32_t</a> <a id="1032c19" class="tk">BGCLUT</a>[256];         <span class="ct">/*!&lt; DMA2D Background CLUT,                          Address offset:800-BFF */</span></td></tr>
<tr name="1033" id="1033">
<td><a id="l1033" class='ln'>1033</a></td><td>  <span class="br">}</span> <a id="1033c5" class="tk">DMA2D_TypeDef</a>;</td></tr>
<tr name="1034" id="1034">
<td><a id="l1034" class='ln'>1034</a></td><td></td></tr>
<tr name="1035" id="1035">
<td><a id="l1035" class='ln'>1035</a></td><td><span class="pp">#if</span> <a id="1035c5" class="tk">defined</a>(<a id="1035c13" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="1036" id="1036">
<td><a id="l1036" class='ln'>1036</a></td><td></td></tr>
<tr name="1037" id="1037">
<td><a id="l1037" class='ln'>1037</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1038" id="1038">
<td><a id="l1038" class='ln'>1038</a></td><td><span class="ct">   * @brief DSI Controller</span></td></tr>
<tr name="1039" id="1039">
<td><a id="l1039" class='ln'>1039</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1040" id="1040">
<td><a id="l1040" class='ln'>1040</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1041" id="1041">
<td><a id="l1041" class='ln'>1041</a></td><td>    <a id="1041c5" class="tk">__IO</a> <a id="1041c10" class="tk">uint32_t</a> <a id="1041c19" class="tk">VR</a>;                  <span class="ct">/*!&lt; DSI Host Version Register,                                 Address offset: 0x00       */</span></td></tr>
<tr name="1042" id="1042">
<td><a id="l1042" class='ln'>1042</a></td><td>    <a id="1042c5" class="tk">__IO</a> <a id="1042c10" class="tk">uint32_t</a> <a id="1042c19" class="tk">CR</a>;                  <span class="ct">/*!&lt; DSI Host Control Register,                                 Address offset: 0x04       */</span></td></tr>
<tr name="1043" id="1043">
<td><a id="l1043" class='ln'>1043</a></td><td>    <a id="1043c5" class="tk">__IO</a> <a id="1043c10" class="tk">uint32_t</a> <a id="1043c19" class="tk">CCR</a>;                 <span class="ct">/*!&lt; DSI HOST Clock Control Register,                           Address offset: 0x08       */</span></td></tr>
<tr name="1044" id="1044">
<td><a id="l1044" class='ln'>1044</a></td><td>    <a id="1044c5" class="tk">__IO</a> <a id="1044c10" class="tk">uint32_t</a> <a id="1044c19" class="tk">LVCIDR</a>;              <span class="ct">/*!&lt; DSI Host LTDC VCID Register,                               Address offset: 0x0C       */</span></td></tr>
<tr name="1045" id="1045">
<td><a id="l1045" class='ln'>1045</a></td><td>    <a id="1045c5" class="tk">__IO</a> <a id="1045c10" class="tk">uint32_t</a> <a id="1045c19" class="tk">LCOLCR</a>;              <span class="ct">/*!&lt; DSI Host LTDC Color Coding Register,                       Address offset: 0x10       */</span></td></tr>
<tr name="1046" id="1046">
<td><a id="l1046" class='ln'>1046</a></td><td>    <a id="1046c5" class="tk">__IO</a> <a id="1046c10" class="tk">uint32_t</a> <a id="1046c19" class="tk">LPCR</a>;                <span class="ct">/*!&lt; DSI Host LTDC Polarity Configuration Register,             Address offset: 0x14       */</span></td></tr>
<tr name="1047" id="1047">
<td><a id="l1047" class='ln'>1047</a></td><td>    <a id="1047c5" class="tk">__IO</a> <a id="1047c10" class="tk">uint32_t</a> <a id="1047c19" class="tk">LPMCR</a>;               <span class="ct">/*!&lt; DSI Host Low-Power Mode Configuration Register,            Address offset: 0x18       */</span></td></tr>
<tr name="1048" id="1048">
<td><a id="l1048" class='ln'>1048</a></td><td>    <a id="1048c5" class="tk">uint32_t</a> <a id="1048c14" class="tk">RESERVED0</a>[4];             <span class="ct">/*!&lt; Reserved, 0x1C - 0x2B                                                                 */</span></td></tr>
<tr name="1049" id="1049">
<td><a id="l1049" class='ln'>1049</a></td><td>    <a id="1049c5" class="tk">__IO</a> <a id="1049c10" class="tk">uint32_t</a> <a id="1049c19" class="tk">PCR</a>;                 <span class="ct">/*!&lt; DSI Host Protocol Configuration Register,                  Address offset: 0x2C       */</span></td></tr>
<tr name="1050" id="1050">
<td><a id="l1050" class='ln'>1050</a></td><td>    <a id="1050c5" class="tk">__IO</a> <a id="1050c10" class="tk">uint32_t</a> <a id="1050c19" class="tk">GVCIDR</a>;              <span class="ct">/*!&lt; DSI Host Generic VCID Register,                            Address offset: 0x30       */</span></td></tr>
<tr name="1051" id="1051">
<td><a id="l1051" class='ln'>1051</a></td><td>    <a id="1051c5" class="tk">__IO</a> <a id="1051c10" class="tk">uint32_t</a> <a id="1051c19" class="tk">MCR</a>;                 <span class="ct">/*!&lt; DSI Host Mode Configuration Register,                      Address offset: 0x34       */</span></td></tr>
<tr name="1052" id="1052">
<td><a id="l1052" class='ln'>1052</a></td><td>    <a id="1052c5" class="tk">__IO</a> <a id="1052c10" class="tk">uint32_t</a> <a id="1052c19" class="tk">VMCR</a>;                <span class="ct">/*!&lt; DSI Host Video Mode Configuration Register,                Address offset: 0x38       */</span></td></tr>
<tr name="1053" id="1053">
<td><a id="l1053" class='ln'>1053</a></td><td>    <a id="1053c5" class="tk">__IO</a> <a id="1053c10" class="tk">uint32_t</a> <a id="1053c19" class="tk">VPCR</a>;                <span class="ct">/*!&lt; DSI Host Video Packet Configuration Register,              Address offset: 0x3C       */</span></td></tr>
<tr name="1054" id="1054">
<td><a id="l1054" class='ln'>1054</a></td><td>    <a id="1054c5" class="tk">__IO</a> <a id="1054c10" class="tk">uint32_t</a> <a id="1054c19" class="tk">VCCR</a>;                <span class="ct">/*!&lt; DSI Host Video Chunks Configuration Register,              Address offset: 0x40       */</span></td></tr>
<tr name="1055" id="1055">
<td><a id="l1055" class='ln'>1055</a></td><td>    <a id="1055c5" class="tk">__IO</a> <a id="1055c10" class="tk">uint32_t</a> <a id="1055c19" class="tk">VNPCR</a>;               <span class="ct">/*!&lt; DSI Host Video Null Packet Configuration Register,         Address offset: 0x44       */</span></td></tr>
<tr name="1056" id="1056">
<td><a id="l1056" class='ln'>1056</a></td><td>    <a id="1056c5" class="tk">__IO</a> <a id="1056c10" class="tk">uint32_t</a> <a id="1056c19" class="tk">VHSACR</a>;              <span class="ct">/*!&lt; DSI Host Video HSA Configuration Register,                 Address offset: 0x48       */</span></td></tr>
<tr name="1057" id="1057">
<td><a id="l1057" class='ln'>1057</a></td><td>    <a id="1057c5" class="tk">__IO</a> <a id="1057c10" class="tk">uint32_t</a> <a id="1057c19" class="tk">VHBPCR</a>;              <span class="ct">/*!&lt; DSI Host Video HBP Configuration Register,                 Address offset: 0x4C       */</span></td></tr>
<tr name="1058" id="1058">
<td><a id="l1058" class='ln'>1058</a></td><td>    <a id="1058c5" class="tk">__IO</a> <a id="1058c10" class="tk">uint32_t</a> <a id="1058c19" class="tk">VLCR</a>;                <span class="ct">/*!&lt; DSI Host Video Line Configuration Register,                Address offset: 0x50       */</span></td></tr>
<tr name="1059" id="1059">
<td><a id="l1059" class='ln'>1059</a></td><td>    <a id="1059c5" class="tk">__IO</a> <a id="1059c10" class="tk">uint32_t</a> <a id="1059c19" class="tk">VVSACR</a>;              <span class="ct">/*!&lt; DSI Host Video VSA Configuration Register,                 Address offset: 0x54       */</span></td></tr>
<tr name="1060" id="1060">
<td><a id="l1060" class='ln'>1060</a></td><td>    <a id="1060c5" class="tk">__IO</a> <a id="1060c10" class="tk">uint32_t</a> <a id="1060c19" class="tk">VVBPCR</a>;              <span class="ct">/*!&lt; DSI Host Video VBP Configuration Register,                 Address offset: 0x58       */</span></td></tr>
<tr name="1061" id="1061">
<td><a id="l1061" class='ln'>1061</a></td><td>    <a id="1061c5" class="tk">__IO</a> <a id="1061c10" class="tk">uint32_t</a> <a id="1061c19" class="tk">VVFPCR</a>;              <span class="ct">/*!&lt; DSI Host Video VFP Configuration Register,                 Address offset: 0x5C       */</span></td></tr>
<tr name="1062" id="1062">
<td><a id="l1062" class='ln'>1062</a></td><td>    <a id="1062c5" class="tk">__IO</a> <a id="1062c10" class="tk">uint32_t</a> <a id="1062c19" class="tk">VVACR</a>;               <span class="ct">/*!&lt; DSI Host Video VA Configuration Register,                  Address offset: 0x60       */</span></td></tr>
<tr name="1063" id="1063">
<td><a id="l1063" class='ln'>1063</a></td><td>    <a id="1063c5" class="tk">__IO</a> <a id="1063c10" class="tk">uint32_t</a> <a id="1063c19" class="tk">LCCR</a>;                <span class="ct">/*!&lt; DSI Host LTDC Command Configuration Register,              Address offset: 0x64       */</span></td></tr>
<tr name="1064" id="1064">
<td><a id="l1064" class='ln'>1064</a></td><td>    <a id="1064c5" class="tk">__IO</a> <a id="1064c10" class="tk">uint32_t</a> <a id="1064c19" class="tk">CMCR</a>;                <span class="ct">/*!&lt; DSI Host Command Mode Configuration Register,              Address offset: 0x68       */</span></td></tr>
<tr name="1065" id="1065">
<td><a id="l1065" class='ln'>1065</a></td><td>    <a id="1065c5" class="tk">__IO</a> <a id="1065c10" class="tk">uint32_t</a> <a id="1065c19" class="tk">GHCR</a>;                <span class="ct">/*!&lt; DSI Host Generic Header Configuration Register,            Address offset: 0x6C       */</span></td></tr>
<tr name="1066" id="1066">
<td><a id="l1066" class='ln'>1066</a></td><td>    <a id="1066c5" class="tk">__IO</a> <a id="1066c10" class="tk">uint32_t</a> <a id="1066c19" class="tk">GPDR</a>;                <span class="ct">/*!&lt; DSI Host Generic Payload Data Register,                    Address offset: 0x70       */</span></td></tr>
<tr name="1067" id="1067">
<td><a id="l1067" class='ln'>1067</a></td><td>    <a id="1067c5" class="tk">__IO</a> <a id="1067c10" class="tk">uint32_t</a> <a id="1067c19" class="tk">GPSR</a>;                <span class="ct">/*!&lt; DSI Host Generic Packet Status Register,                   Address offset: 0x74       */</span></td></tr>
<tr name="1068" id="1068">
<td><a id="l1068" class='ln'>1068</a></td><td>    <a id="1068c5" class="tk">__IO</a> <a id="1068c10" class="tk">uint32_t</a> <a id="1068c19" class="tk">TCCR</a>[6];             <span class="ct">/*!&lt; DSI Host Timeout Counter Configuration Register,           Address offset: 0x78-0x8F  */</span></td></tr>
<tr name="1069" id="1069">
<td><a id="l1069" class='ln'>1069</a></td><td>    <a id="1069c5" class="tk">__IO</a> <a id="1069c10" class="tk">uint32_t</a> <a id="1069c19" class="tk">TDCR</a>;                <span class="ct">/*!&lt; DSI Host 3D Configuration Register,                        Address offset: 0x90       */</span></td></tr>
<tr name="1070" id="1070">
<td><a id="l1070" class='ln'>1070</a></td><td>    <a id="1070c5" class="tk">__IO</a> <a id="1070c10" class="tk">uint32_t</a> <a id="1070c19" class="tk">CLCR</a>;                <span class="ct">/*!&lt; DSI Host Clock Lane Configuration Register,                Address offset: 0x94       */</span></td></tr>
<tr name="1071" id="1071">
<td><a id="l1071" class='ln'>1071</a></td><td>    <a id="1071c5" class="tk">__IO</a> <a id="1071c10" class="tk">uint32_t</a> <a id="1071c19" class="tk">CLTCR</a>;               <span class="ct">/*!&lt; DSI Host Clock Lane Timer Configuration Register,          Address offset: 0x98       */</span></td></tr>
<tr name="1072" id="1072">
<td><a id="l1072" class='ln'>1072</a></td><td>    <a id="1072c5" class="tk">__IO</a> <a id="1072c10" class="tk">uint32_t</a> <a id="1072c19" class="tk">DLTCR</a>;               <span class="ct">/*!&lt; DSI Host Data Lane Timer Configuration Register,           Address offset: 0x9C       */</span></td></tr>
<tr name="1073" id="1073">
<td><a id="l1073" class='ln'>1073</a></td><td>    <a id="1073c5" class="tk">__IO</a> <a id="1073c10" class="tk">uint32_t</a> <a id="1073c19" class="tk">PCTLR</a>;               <span class="ct">/*!&lt; DSI Host PHY Control Register,                             Address offset: 0xA0       */</span></td></tr>
<tr name="1074" id="1074">
<td><a id="l1074" class='ln'>1074</a></td><td>    <a id="1074c5" class="tk">__IO</a> <a id="1074c10" class="tk">uint32_t</a> <a id="1074c19" class="tk">PCONFR</a>;              <span class="ct">/*!&lt; DSI Host PHY Configuration Register,                       Address offset: 0xA4       */</span></td></tr>
<tr name="1075" id="1075">
<td><a id="l1075" class='ln'>1075</a></td><td>    <a id="1075c5" class="tk">__IO</a> <a id="1075c10" class="tk">uint32_t</a> <a id="1075c19" class="tk">PUCR</a>;                <span class="ct">/*!&lt; DSI Host PHY ULPS Control Register,                        Address offset: 0xA8       */</span></td></tr>
<tr name="1076" id="1076">
<td><a id="l1076" class='ln'>1076</a></td><td>    <a id="1076c5" class="tk">__IO</a> <a id="1076c10" class="tk">uint32_t</a> <a id="1076c19" class="tk">PTTCR</a>;               <span class="ct">/*!&lt; DSI Host PHY TX Triggers Configuration Register,           Address offset: 0xAC       */</span></td></tr>
<tr name="1077" id="1077">
<td><a id="l1077" class='ln'>1077</a></td><td>    <a id="1077c5" class="tk">__IO</a> <a id="1077c10" class="tk">uint32_t</a> <a id="1077c19" class="tk">PSR</a>;                 <span class="ct">/*!&lt; DSI Host PHY Status Register,                              Address offset: 0xB0       */</span></td></tr>
<tr name="1078" id="1078">
<td><a id="l1078" class='ln'>1078</a></td><td>    <a id="1078c5" class="tk">uint32_t</a> <a id="1078c14" class="tk">RESERVED1</a>[2];             <span class="ct">/*!&lt; Reserved, 0xB4 - 0xBB                                                                 */</span></td></tr>
<tr name="1079" id="1079">
<td><a id="l1079" class='ln'>1079</a></td><td>    <a id="1079c5" class="tk">__IO</a> <a id="1079c10" class="tk">uint32_t</a> <a id="1079c19" class="tk">ISR</a>[2];              <span class="ct">/*!&lt; DSI Host Interrupt &amp; Status Register,                      Address offset: 0xBC-0xC3  */</span></td></tr>
<tr name="1080" id="1080">
<td><a id="l1080" class='ln'>1080</a></td><td>    <a id="1080c5" class="tk">__IO</a> <a id="1080c10" class="tk">uint32_t</a> <a id="1080c19" class="tk">IER</a>[2];              <span class="ct">/*!&lt; DSI Host Interrupt Enable Register,                        Address offset: 0xC4-0xCB  */</span></td></tr>
<tr name="1081" id="1081">
<td><a id="l1081" class='ln'>1081</a></td><td>    <a id="1081c5" class="tk">uint32_t</a> <a id="1081c14" class="tk">RESERVED2</a>[3];             <span class="ct">/*!&lt; Reserved, 0xD0 - 0xD7                                                                 */</span></td></tr>
<tr name="1082" id="1082">
<td><a id="l1082" class='ln'>1082</a></td><td>    <a id="1082c5" class="tk">__IO</a> <a id="1082c10" class="tk">uint32_t</a> <a id="1082c19" class="tk">FIR</a>[2];              <span class="ct">/*!&lt; DSI Host Force Interrupt Register,                         Address offset: 0xD8-0xDF  */</span></td></tr>
<tr name="1083" id="1083">
<td><a id="l1083" class='ln'>1083</a></td><td>    <a id="1083c5" class="tk">uint32_t</a> <a id="1083c14" class="tk">RESERVED3</a>[8];             <span class="ct">/*!&lt; Reserved, 0xE0 - 0xFF                                                                 */</span></td></tr>
<tr name="1084" id="1084">
<td><a id="l1084" class='ln'>1084</a></td><td>    <a id="1084c5" class="tk">__IO</a> <a id="1084c10" class="tk">uint32_t</a> <a id="1084c19" class="tk">VSCR</a>;                <span class="ct">/*!&lt; DSI Host Video Shadow Control Register,                    Address offset: 0x100      */</span></td></tr>
<tr name="1085" id="1085">
<td><a id="l1085" class='ln'>1085</a></td><td>    <a id="1085c5" class="tk">uint32_t</a> <a id="1085c14" class="tk">RESERVED4</a>[2];             <span class="ct">/*!&lt; Reserved, 0x104 - 0x10B                                                               */</span></td></tr>
<tr name="1086" id="1086">
<td><a id="l1086" class='ln'>1086</a></td><td>    <a id="1086c5" class="tk">__IO</a> <a id="1086c10" class="tk">uint32_t</a> <a id="1086c19" class="tk">LCVCIDR</a>;             <span class="ct">/*!&lt; DSI Host LTDC Current VCID Register,                       Address offset: 0x10C      */</span></td></tr>
<tr name="1087" id="1087">
<td><a id="l1087" class='ln'>1087</a></td><td>    <a id="1087c5" class="tk">__IO</a> <a id="1087c10" class="tk">uint32_t</a> <a id="1087c19" class="tk">LCCCR</a>;               <span class="ct">/*!&lt; DSI Host LTDC Current Color Coding Register,               Address offset: 0x110      */</span></td></tr>
<tr name="1088" id="1088">
<td><a id="l1088" class='ln'>1088</a></td><td>    <a id="1088c5" class="tk">uint32_t</a> <a id="1088c14" class="tk">RESERVED5</a>;                <span class="ct">/*!&lt; Reserved, 0x114                                                                       */</span></td></tr>
<tr name="1089" id="1089">
<td><a id="l1089" class='ln'>1089</a></td><td>    <a id="1089c5" class="tk">__IO</a> <a id="1089c10" class="tk">uint32_t</a> <a id="1089c19" class="tk">LPMCCR</a>;              <span class="ct">/*!&lt; DSI Host Low-power Mode Current Configuration Register,    Address offset: 0x118      */</span></td></tr>
<tr name="1090" id="1090">
<td><a id="l1090" class='ln'>1090</a></td><td>    <a id="1090c5" class="tk">uint32_t</a> <a id="1090c14" class="tk">RESERVED6</a>[7];             <span class="ct">/*!&lt; Reserved, 0x11C - 0x137                                                               */</span></td></tr>
<tr name="1091" id="1091">
<td><a id="l1091" class='ln'>1091</a></td><td>    <a id="1091c5" class="tk">__IO</a> <a id="1091c10" class="tk">uint32_t</a> <a id="1091c19" class="tk">VMCCR</a>;               <span class="ct">/*!&lt; DSI Host Video Mode Current Configuration Register,        Address offset: 0x138      */</span></td></tr>
<tr name="1092" id="1092">
<td><a id="l1092" class='ln'>1092</a></td><td>    <a id="1092c5" class="tk">__IO</a> <a id="1092c10" class="tk">uint32_t</a> <a id="1092c19" class="tk">VPCCR</a>;               <span class="ct">/*!&lt; DSI Host Video Packet Current Configuration Register,      Address offset: 0x13C      */</span></td></tr>
<tr name="1093" id="1093">
<td><a id="l1093" class='ln'>1093</a></td><td>    <a id="1093c5" class="tk">__IO</a> <a id="1093c10" class="tk">uint32_t</a> <a id="1093c19" class="tk">VCCCR</a>;               <span class="ct">/*!&lt; DSI Host Video Chuncks Current Configuration Register,     Address offset: 0x140      */</span></td></tr>
<tr name="1094" id="1094">
<td><a id="l1094" class='ln'>1094</a></td><td>    <a id="1094c5" class="tk">__IO</a> <a id="1094c10" class="tk">uint32_t</a> <a id="1094c19" class="tk">VNPCCR</a>;              <span class="ct">/*!&lt; DSI Host Video Null Packet Current Configuration Register, Address offset: 0x144      */</span></td></tr>
<tr name="1095" id="1095">
<td><a id="l1095" class='ln'>1095</a></td><td>    <a id="1095c5" class="tk">__IO</a> <a id="1095c10" class="tk">uint32_t</a> <a id="1095c19" class="tk">VHSACCR</a>;             <span class="ct">/*!&lt; DSI Host Video HSA Current Configuration Register,         Address offset: 0x148      */</span></td></tr>
<tr name="1096" id="1096">
<td><a id="l1096" class='ln'>1096</a></td><td>    <a id="1096c5" class="tk">__IO</a> <a id="1096c10" class="tk">uint32_t</a> <a id="1096c19" class="tk">VHBPCCR</a>;             <span class="ct">/*!&lt; DSI Host Video HBP Current Configuration Register,         Address offset: 0x14C      */</span></td></tr>
<tr name="1097" id="1097">
<td><a id="l1097" class='ln'>1097</a></td><td>    <a id="1097c5" class="tk">__IO</a> <a id="1097c10" class="tk">uint32_t</a> <a id="1097c19" class="tk">VLCCR</a>;               <span class="ct">/*!&lt; DSI Host Video Line Current Configuration Register,        Address offset: 0x150      */</span></td></tr>
<tr name="1098" id="1098">
<td><a id="l1098" class='ln'>1098</a></td><td>    <a id="1098c5" class="tk">__IO</a> <a id="1098c10" class="tk">uint32_t</a> <a id="1098c19" class="tk">VVSACCR</a>;             <span class="ct">/*!&lt; DSI Host Video VSA Current Configuration Register,         Address offset: 0x154      */</span></td></tr>
<tr name="1099" id="1099">
<td><a id="l1099" class='ln'>1099</a></td><td>    <a id="1099c5" class="tk">__IO</a> <a id="1099c10" class="tk">uint32_t</a> <a id="1099c19" class="tk">VVBPCCR</a>;             <span class="ct">/*!&lt; DSI Host Video VBP Current Configuration Register,         Address offset: 0x158      */</span></td></tr>
<tr name="1100" id="1100">
<td><a id="l1100" class='ln'>1100</a></td><td>    <a id="1100c5" class="tk">__IO</a> <a id="1100c10" class="tk">uint32_t</a> <a id="1100c19" class="tk">VVFPCCR</a>;             <span class="ct">/*!&lt; DSI Host Video VFP Current Configuration Register,         Address offset: 0x15C      */</span></td></tr>
<tr name="1101" id="1101">
<td><a id="l1101" class='ln'>1101</a></td><td>    <a id="1101c5" class="tk">__IO</a> <a id="1101c10" class="tk">uint32_t</a> <a id="1101c19" class="tk">VVACCR</a>;              <span class="ct">/*!&lt; DSI Host Video VA Current Configuration Register,          Address offset: 0x160      */</span></td></tr>
<tr name="1102" id="1102">
<td><a id="l1102" class='ln'>1102</a></td><td>    <a id="1102c5" class="tk">uint32_t</a> <a id="1102c14" class="tk">RESERVED7</a>[11];            <span class="ct">/*!&lt; Reserved, 0x164 - 0x18F                                                               */</span></td></tr>
<tr name="1103" id="1103">
<td><a id="l1103" class='ln'>1103</a></td><td>    <a id="1103c5" class="tk">__IO</a> <a id="1103c10" class="tk">uint32_t</a> <a id="1103c19" class="tk">TDCCR</a>;               <span class="ct">/*!&lt; DSI Host 3D Current Configuration Register,                Address offset: 0x190      */</span></td></tr>
<tr name="1104" id="1104">
<td><a id="l1104" class='ln'>1104</a></td><td>    <a id="1104c5" class="tk">uint32_t</a> <a id="1104c14" class="tk">RESERVED8</a>[155];           <span class="ct">/*!&lt; Reserved, 0x194 - 0x3FF                                                               */</span></td></tr>
<tr name="1105" id="1105">
<td><a id="l1105" class='ln'>1105</a></td><td>    <a id="1105c5" class="tk">__IO</a> <a id="1105c10" class="tk">uint32_t</a> <a id="1105c19" class="tk">WCFGR</a>;               <span class="ct">/*!&lt; DSI Wrapper Configuration Register,                       Address offset: 0x400       */</span></td></tr>
<tr name="1106" id="1106">
<td><a id="l1106" class='ln'>1106</a></td><td>    <a id="1106c5" class="tk">__IO</a> <a id="1106c10" class="tk">uint32_t</a> <a id="1106c19" class="tk">WCR</a>;                 <span class="ct">/*!&lt; DSI Wrapper Control Register,                             Address offset: 0x404       */</span></td></tr>
<tr name="1107" id="1107">
<td><a id="l1107" class='ln'>1107</a></td><td>    <a id="1107c5" class="tk">__IO</a> <a id="1107c10" class="tk">uint32_t</a> <a id="1107c19" class="tk">WIER</a>;                <span class="ct">/*!&lt; DSI Wrapper Interrupt Enable Register,                    Address offset: 0x408       */</span></td></tr>
<tr name="1108" id="1108">
<td><a id="l1108" class='ln'>1108</a></td><td>    <a id="1108c5" class="tk">__IO</a> <a id="1108c10" class="tk">uint32_t</a> <a id="1108c19" class="tk">WISR</a>;                <span class="ct">/*!&lt; DSI Wrapper Interrupt and Status Register,                Address offset: 0x40C       */</span></td></tr>
<tr name="1109" id="1109">
<td><a id="l1109" class='ln'>1109</a></td><td>    <a id="1109c5" class="tk">__IO</a> <a id="1109c10" class="tk">uint32_t</a> <a id="1109c19" class="tk">WIFCR</a>;               <span class="ct">/*!&lt; DSI Wrapper Interrupt Flag Clear Register,                Address offset: 0x410       */</span></td></tr>
<tr name="1110" id="1110">
<td><a id="l1110" class='ln'>1110</a></td><td>    <a id="1110c5" class="tk">uint32_t</a> <a id="1110c14" class="tk">RESERVED9</a>;                <span class="ct">/*!&lt; Reserved, 0x414                                                                       */</span></td></tr>
<tr name="1111" id="1111">
<td><a id="l1111" class='ln'>1111</a></td><td>    <a id="1111c5" class="tk">__IO</a> <a id="1111c10" class="tk">uint32_t</a> <a id="1111c19" class="tk">WPCR</a>[5];             <span class="ct">/*!&lt; DSI Wrapper PHY Configuration Register,                   Address offset: 0x418-0x42B */</span></td></tr>
<tr name="1112" id="1112">
<td><a id="l1112" class='ln'>1112</a></td><td>    <a id="1112c5" class="tk">uint32_t</a> <a id="1112c14" class="tk">RESERVED10</a>;               <span class="ct">/*!&lt; Reserved, 0x42C                                                                       */</span></td></tr>
<tr name="1113" id="1113">
<td><a id="l1113" class='ln'>1113</a></td><td>    <a id="1113c5" class="tk">__IO</a> <a id="1113c10" class="tk">uint32_t</a> <a id="1113c19" class="tk">WRPCR</a>;               <span class="ct">/*!&lt; DSI Wrapper Regulator and PLL Control Register, Address offset: 0x430                 */</span></td></tr>
<tr name="1114" id="1114">
<td><a id="l1114" class='ln'>1114</a></td><td>  <span class="br">}</span> <a id="1114c5" class="tk">DSI_TypeDef</a>;</td></tr>
<tr name="1115" id="1115">
<td><a id="l1115" class='ln'>1115</a></td><td></td></tr>
<tr name="1116" id="1116">
<td><a id="l1116" class='ln'>1116</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F469_479xx */</span></td></tr>
<tr name="1117" id="1117">
<td><a id="l1117" class='ln'>1117</a></td><td></td></tr>
<tr name="1118" id="1118">
<td><a id="l1118" class='ln'>1118</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1119" id="1119">
<td><a id="l1119" class='ln'>1119</a></td><td><span class="ct">   * @brief Ethernet MAC</span></td></tr>
<tr name="1120" id="1120">
<td><a id="l1120" class='ln'>1120</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1121" id="1121">
<td><a id="l1121" class='ln'>1121</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1122" id="1122">
<td><a id="l1122" class='ln'>1122</a></td><td>    <a id="1122c5" class="tk">__IO</a> <a id="1122c10" class="tk">uint32_t</a> <a id="1122c19" class="tk">MACCR</a>;</td></tr>
<tr name="1123" id="1123">
<td><a id="l1123" class='ln'>1123</a></td><td>    <a id="1123c5" class="tk">__IO</a> <a id="1123c10" class="tk">uint32_t</a> <a id="1123c19" class="tk">MACFFR</a>;</td></tr>
<tr name="1124" id="1124">
<td><a id="l1124" class='ln'>1124</a></td><td>    <a id="1124c5" class="tk">__IO</a> <a id="1124c10" class="tk">uint32_t</a> <a id="1124c19" class="tk">MACHTHR</a>;</td></tr>
<tr name="1125" id="1125">
<td><a id="l1125" class='ln'>1125</a></td><td>    <a id="1125c5" class="tk">__IO</a> <a id="1125c10" class="tk">uint32_t</a> <a id="1125c19" class="tk">MACHTLR</a>;</td></tr>
<tr name="1126" id="1126">
<td><a id="l1126" class='ln'>1126</a></td><td>    <a id="1126c5" class="tk">__IO</a> <a id="1126c10" class="tk">uint32_t</a> <a id="1126c19" class="tk">MACMIIAR</a>;</td></tr>
<tr name="1127" id="1127">
<td><a id="l1127" class='ln'>1127</a></td><td>    <a id="1127c5" class="tk">__IO</a> <a id="1127c10" class="tk">uint32_t</a> <a id="1127c19" class="tk">MACMIIDR</a>;</td></tr>
<tr name="1128" id="1128">
<td><a id="l1128" class='ln'>1128</a></td><td>    <a id="1128c5" class="tk">__IO</a> <a id="1128c10" class="tk">uint32_t</a> <a id="1128c19" class="tk">MACFCR</a>;</td></tr>
<tr name="1129" id="1129">
<td><a id="l1129" class='ln'>1129</a></td><td>    <a id="1129c5" class="tk">__IO</a> <a id="1129c10" class="tk">uint32_t</a> <a id="1129c19" class="tk">MACVLANTR</a>;           <span class="ct">/*    8 */</span></td></tr>
<tr name="1130" id="1130">
<td><a id="l1130" class='ln'>1130</a></td><td>    <a id="1130c5" class="tk">uint32_t</a> <a id="1130c14" class="tk">RESERVED0</a>[2];</td></tr>
<tr name="1131" id="1131">
<td><a id="l1131" class='ln'>1131</a></td><td>    <a id="1131c5" class="tk">__IO</a> <a id="1131c10" class="tk">uint32_t</a> <a id="1131c19" class="tk">MACRWUFFR</a>;           <span class="ct">/*   11 */</span></td></tr>
<tr name="1132" id="1132">
<td><a id="l1132" class='ln'>1132</a></td><td>    <a id="1132c5" class="tk">__IO</a> <a id="1132c10" class="tk">uint32_t</a> <a id="1132c19" class="tk">MACPMTCSR</a>;</td></tr>
<tr name="1133" id="1133">
<td><a id="l1133" class='ln'>1133</a></td><td>    <a id="1133c5" class="tk">uint32_t</a> <a id="1133c14" class="tk">RESERVED1</a>[2];</td></tr>
<tr name="1134" id="1134">
<td><a id="l1134" class='ln'>1134</a></td><td>    <a id="1134c5" class="tk">__IO</a> <a id="1134c10" class="tk">uint32_t</a> <a id="1134c19" class="tk">MACSR</a>;               <span class="ct">/*   15 */</span></td></tr>
<tr name="1135" id="1135">
<td><a id="l1135" class='ln'>1135</a></td><td>    <a id="1135c5" class="tk">__IO</a> <a id="1135c10" class="tk">uint32_t</a> <a id="1135c19" class="tk">MACIMR</a>;</td></tr>
<tr name="1136" id="1136">
<td><a id="l1136" class='ln'>1136</a></td><td>    <a id="1136c5" class="tk">__IO</a> <a id="1136c10" class="tk">uint32_t</a> <a id="1136c19" class="tk">MACA0HR</a>;</td></tr>
<tr name="1137" id="1137">
<td><a id="l1137" class='ln'>1137</a></td><td>    <a id="1137c5" class="tk">__IO</a> <a id="1137c10" class="tk">uint32_t</a> <a id="1137c19" class="tk">MACA0LR</a>;</td></tr>
<tr name="1138" id="1138">
<td><a id="l1138" class='ln'>1138</a></td><td>    <a id="1138c5" class="tk">__IO</a> <a id="1138c10" class="tk">uint32_t</a> <a id="1138c19" class="tk">MACA1HR</a>;</td></tr>
<tr name="1139" id="1139">
<td><a id="l1139" class='ln'>1139</a></td><td>    <a id="1139c5" class="tk">__IO</a> <a id="1139c10" class="tk">uint32_t</a> <a id="1139c19" class="tk">MACA1LR</a>;</td></tr>
<tr name="1140" id="1140">
<td><a id="l1140" class='ln'>1140</a></td><td>    <a id="1140c5" class="tk">__IO</a> <a id="1140c10" class="tk">uint32_t</a> <a id="1140c19" class="tk">MACA2HR</a>;</td></tr>
<tr name="1141" id="1141">
<td><a id="l1141" class='ln'>1141</a></td><td>    <a id="1141c5" class="tk">__IO</a> <a id="1141c10" class="tk">uint32_t</a> <a id="1141c19" class="tk">MACA2LR</a>;</td></tr>
<tr name="1142" id="1142">
<td><a id="l1142" class='ln'>1142</a></td><td>    <a id="1142c5" class="tk">__IO</a> <a id="1142c10" class="tk">uint32_t</a> <a id="1142c19" class="tk">MACA3HR</a>;</td></tr>
<tr name="1143" id="1143">
<td><a id="l1143" class='ln'>1143</a></td><td>    <a id="1143c5" class="tk">__IO</a> <a id="1143c10" class="tk">uint32_t</a> <a id="1143c19" class="tk">MACA3LR</a>;             <span class="ct">/*   24 */</span></td></tr>
<tr name="1144" id="1144">
<td><a id="l1144" class='ln'>1144</a></td><td>    <a id="1144c5" class="tk">uint32_t</a> <a id="1144c14" class="tk">RESERVED2</a>[40];</td></tr>
<tr name="1145" id="1145">
<td><a id="l1145" class='ln'>1145</a></td><td>    <a id="1145c5" class="tk">__IO</a> <a id="1145c10" class="tk">uint32_t</a> <a id="1145c19" class="tk">MMCCR</a>;               <span class="ct">/*   65 */</span></td></tr>
<tr name="1146" id="1146">
<td><a id="l1146" class='ln'>1146</a></td><td>    <a id="1146c5" class="tk">__IO</a> <a id="1146c10" class="tk">uint32_t</a> <a id="1146c19" class="tk">MMCRIR</a>;</td></tr>
<tr name="1147" id="1147">
<td><a id="l1147" class='ln'>1147</a></td><td>    <a id="1147c5" class="tk">__IO</a> <a id="1147c10" class="tk">uint32_t</a> <a id="1147c19" class="tk">MMCTIR</a>;</td></tr>
<tr name="1148" id="1148">
<td><a id="l1148" class='ln'>1148</a></td><td>    <a id="1148c5" class="tk">__IO</a> <a id="1148c10" class="tk">uint32_t</a> <a id="1148c19" class="tk">MMCRIMR</a>;</td></tr>
<tr name="1149" id="1149">
<td><a id="l1149" class='ln'>1149</a></td><td>    <a id="1149c5" class="tk">__IO</a> <a id="1149c10" class="tk">uint32_t</a> <a id="1149c19" class="tk">MMCTIMR</a>;             <span class="ct">/*   69 */</span></td></tr>
<tr name="1150" id="1150">
<td><a id="l1150" class='ln'>1150</a></td><td>    <a id="1150c5" class="tk">uint32_t</a> <a id="1150c14" class="tk">RESERVED3</a>[14];</td></tr>
<tr name="1151" id="1151">
<td><a id="l1151" class='ln'>1151</a></td><td>    <a id="1151c5" class="tk">__IO</a> <a id="1151c10" class="tk">uint32_t</a> <a id="1151c19" class="tk">MMCTGFSCCR</a>;          <span class="ct">/*   84 */</span></td></tr>
<tr name="1152" id="1152">
<td><a id="l1152" class='ln'>1152</a></td><td>    <a id="1152c5" class="tk">__IO</a> <a id="1152c10" class="tk">uint32_t</a> <a id="1152c19" class="tk">MMCTGFMSCCR</a>;</td></tr>
<tr name="1153" id="1153">
<td><a id="l1153" class='ln'>1153</a></td><td>    <a id="1153c5" class="tk">uint32_t</a> <a id="1153c14" class="tk">RESERVED4</a>[5];</td></tr>
<tr name="1154" id="1154">
<td><a id="l1154" class='ln'>1154</a></td><td>    <a id="1154c5" class="tk">__IO</a> <a id="1154c10" class="tk">uint32_t</a> <a id="1154c19" class="tk">MMCTGFCR</a>;</td></tr>
<tr name="1155" id="1155">
<td><a id="l1155" class='ln'>1155</a></td><td>    <a id="1155c5" class="tk">uint32_t</a> <a id="1155c14" class="tk">RESERVED5</a>[10];</td></tr>
<tr name="1156" id="1156">
<td><a id="l1156" class='ln'>1156</a></td><td>    <a id="1156c5" class="tk">__IO</a> <a id="1156c10" class="tk">uint32_t</a> <a id="1156c19" class="tk">MMCRFCECR</a>;</td></tr>
<tr name="1157" id="1157">
<td><a id="l1157" class='ln'>1157</a></td><td>    <a id="1157c5" class="tk">__IO</a> <a id="1157c10" class="tk">uint32_t</a> <a id="1157c19" class="tk">MMCRFAECR</a>;</td></tr>
<tr name="1158" id="1158">
<td><a id="l1158" class='ln'>1158</a></td><td>    <a id="1158c5" class="tk">uint32_t</a> <a id="1158c14" class="tk">RESERVED6</a>[10];</td></tr>
<tr name="1159" id="1159">
<td><a id="l1159" class='ln'>1159</a></td><td>    <a id="1159c5" class="tk">__IO</a> <a id="1159c10" class="tk">uint32_t</a> <a id="1159c19" class="tk">MMCRGUFCR</a>;</td></tr>
<tr name="1160" id="1160">
<td><a id="l1160" class='ln'>1160</a></td><td>    <a id="1160c5" class="tk">uint32_t</a> <a id="1160c14" class="tk">RESERVED7</a>[334];</td></tr>
<tr name="1161" id="1161">
<td><a id="l1161" class='ln'>1161</a></td><td>    <a id="1161c5" class="tk">__IO</a> <a id="1161c10" class="tk">uint32_t</a> <a id="1161c19" class="tk">PTPTSCR</a>;</td></tr>
<tr name="1162" id="1162">
<td><a id="l1162" class='ln'>1162</a></td><td>    <a id="1162c5" class="tk">__IO</a> <a id="1162c10" class="tk">uint32_t</a> <a id="1162c19" class="tk">PTPSSIR</a>;</td></tr>
<tr name="1163" id="1163">
<td><a id="l1163" class='ln'>1163</a></td><td>    <a id="1163c5" class="tk">__IO</a> <a id="1163c10" class="tk">uint32_t</a> <a id="1163c19" class="tk">PTPTSHR</a>;</td></tr>
<tr name="1164" id="1164">
<td><a id="l1164" class='ln'>1164</a></td><td>    <a id="1164c5" class="tk">__IO</a> <a id="1164c10" class="tk">uint32_t</a> <a id="1164c19" class="tk">PTPTSLR</a>;</td></tr>
<tr name="1165" id="1165">
<td><a id="l1165" class='ln'>1165</a></td><td>    <a id="1165c5" class="tk">__IO</a> <a id="1165c10" class="tk">uint32_t</a> <a id="1165c19" class="tk">PTPTSHUR</a>;</td></tr>
<tr name="1166" id="1166">
<td><a id="l1166" class='ln'>1166</a></td><td>    <a id="1166c5" class="tk">__IO</a> <a id="1166c10" class="tk">uint32_t</a> <a id="1166c19" class="tk">PTPTSLUR</a>;</td></tr>
<tr name="1167" id="1167">
<td><a id="l1167" class='ln'>1167</a></td><td>    <a id="1167c5" class="tk">__IO</a> <a id="1167c10" class="tk">uint32_t</a> <a id="1167c19" class="tk">PTPTSAR</a>;</td></tr>
<tr name="1168" id="1168">
<td><a id="l1168" class='ln'>1168</a></td><td>    <a id="1168c5" class="tk">__IO</a> <a id="1168c10" class="tk">uint32_t</a> <a id="1168c19" class="tk">PTPTTHR</a>;</td></tr>
<tr name="1169" id="1169">
<td><a id="l1169" class='ln'>1169</a></td><td>    <a id="1169c5" class="tk">__IO</a> <a id="1169c10" class="tk">uint32_t</a> <a id="1169c19" class="tk">PTPTTLR</a>;</td></tr>
<tr name="1170" id="1170">
<td><a id="l1170" class='ln'>1170</a></td><td>    <a id="1170c5" class="tk">__IO</a> <a id="1170c10" class="tk">uint32_t</a> <a id="1170c19" class="tk">RESERVED8</a>;</td></tr>
<tr name="1171" id="1171">
<td><a id="l1171" class='ln'>1171</a></td><td>    <a id="1171c5" class="tk">__IO</a> <a id="1171c10" class="tk">uint32_t</a> <a id="1171c19" class="tk">PTPTSSR</a>;</td></tr>
<tr name="1172" id="1172">
<td><a id="l1172" class='ln'>1172</a></td><td>    <a id="1172c5" class="tk">uint32_t</a> <a id="1172c14" class="tk">RESERVED9</a>[565];</td></tr>
<tr name="1173" id="1173">
<td><a id="l1173" class='ln'>1173</a></td><td>    <a id="1173c5" class="tk">__IO</a> <a id="1173c10" class="tk">uint32_t</a> <a id="1173c19" class="tk">DMABMR</a>;</td></tr>
<tr name="1174" id="1174">
<td><a id="l1174" class='ln'>1174</a></td><td>    <a id="1174c5" class="tk">__IO</a> <a id="1174c10" class="tk">uint32_t</a> <a id="1174c19" class="tk">DMATPDR</a>;</td></tr>
<tr name="1175" id="1175">
<td><a id="l1175" class='ln'>1175</a></td><td>    <a id="1175c5" class="tk">__IO</a> <a id="1175c10" class="tk">uint32_t</a> <a id="1175c19" class="tk">DMARPDR</a>;</td></tr>
<tr name="1176" id="1176">
<td><a id="l1176" class='ln'>1176</a></td><td>    <a id="1176c5" class="tk">__IO</a> <a id="1176c10" class="tk">uint32_t</a> <a id="1176c19" class="tk">DMARDLAR</a>;</td></tr>
<tr name="1177" id="1177">
<td><a id="l1177" class='ln'>1177</a></td><td>    <a id="1177c5" class="tk">__IO</a> <a id="1177c10" class="tk">uint32_t</a> <a id="1177c19" class="tk">DMATDLAR</a>;</td></tr>
<tr name="1178" id="1178">
<td><a id="l1178" class='ln'>1178</a></td><td>    <a id="1178c5" class="tk">__IO</a> <a id="1178c10" class="tk">uint32_t</a> <a id="1178c19" class="tk">DMASR</a>;</td></tr>
<tr name="1179" id="1179">
<td><a id="l1179" class='ln'>1179</a></td><td>    <a id="1179c5" class="tk">__IO</a> <a id="1179c10" class="tk">uint32_t</a> <a id="1179c19" class="tk">DMAOMR</a>;</td></tr>
<tr name="1180" id="1180">
<td><a id="l1180" class='ln'>1180</a></td><td>    <a id="1180c5" class="tk">__IO</a> <a id="1180c10" class="tk">uint32_t</a> <a id="1180c19" class="tk">DMAIER</a>;</td></tr>
<tr name="1181" id="1181">
<td><a id="l1181" class='ln'>1181</a></td><td>    <a id="1181c5" class="tk">__IO</a> <a id="1181c10" class="tk">uint32_t</a> <a id="1181c19" class="tk">DMAMFBOCR</a>;</td></tr>
<tr name="1182" id="1182">
<td><a id="l1182" class='ln'>1182</a></td><td>    <a id="1182c5" class="tk">__IO</a> <a id="1182c10" class="tk">uint32_t</a> <a id="1182c19" class="tk">DMARSWTR</a>;</td></tr>
<tr name="1183" id="1183">
<td><a id="l1183" class='ln'>1183</a></td><td>    <a id="1183c5" class="tk">uint32_t</a> <a id="1183c14" class="tk">RESERVED10</a>[8];</td></tr>
<tr name="1184" id="1184">
<td><a id="l1184" class='ln'>1184</a></td><td>    <a id="1184c5" class="tk">__IO</a> <a id="1184c10" class="tk">uint32_t</a> <a id="1184c19" class="tk">DMACHTDR</a>;</td></tr>
<tr name="1185" id="1185">
<td><a id="l1185" class='ln'>1185</a></td><td>    <a id="1185c5" class="tk">__IO</a> <a id="1185c10" class="tk">uint32_t</a> <a id="1185c19" class="tk">DMACHRDR</a>;</td></tr>
<tr name="1186" id="1186">
<td><a id="l1186" class='ln'>1186</a></td><td>    <a id="1186c5" class="tk">__IO</a> <a id="1186c10" class="tk">uint32_t</a> <a id="1186c19" class="tk">DMACHTBAR</a>;</td></tr>
<tr name="1187" id="1187">
<td><a id="l1187" class='ln'>1187</a></td><td>    <a id="1187c5" class="tk">__IO</a> <a id="1187c10" class="tk">uint32_t</a> <a id="1187c19" class="tk">DMACHRBAR</a>;</td></tr>
<tr name="1188" id="1188">
<td><a id="l1188" class='ln'>1188</a></td><td>  <span class="br">}</span> <a id="1188c5" class="tk">ETH_TypeDef</a>;</td></tr>
<tr name="1189" id="1189">
<td><a id="l1189" class='ln'>1189</a></td><td></td></tr>
<tr name="1190" id="1190">
<td><a id="l1190" class='ln'>1190</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1191" id="1191">
<td><a id="l1191" class='ln'>1191</a></td><td><span class="ct">   * @brief External Interrupt/Event Controller</span></td></tr>
<tr name="1192" id="1192">
<td><a id="l1192" class='ln'>1192</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1193" id="1193">
<td><a id="l1193" class='ln'>1193</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1194" id="1194">
<td><a id="l1194" class='ln'>1194</a></td><td>    <a id="1194c5" class="tk">__IO</a> <a id="1194c10" class="tk">uint32_t</a> <a id="1194c19" class="tk">IMR</a>;                 <span class="ct">/*!&lt; EXTI Interrupt mask register,            Address offset: 0x00 */</span></td></tr>
<tr name="1195" id="1195">
<td><a id="l1195" class='ln'>1195</a></td><td>    <a id="1195c5" class="tk">__IO</a> <a id="1195c10" class="tk">uint32_t</a> <a id="1195c19" class="tk">EMR</a>;                 <span class="ct">/*!&lt; EXTI Event mask register,                Address offset: 0x04 */</span></td></tr>
<tr name="1196" id="1196">
<td><a id="l1196" class='ln'>1196</a></td><td>    <a id="1196c5" class="tk">__IO</a> <a id="1196c10" class="tk">uint32_t</a> <a id="1196c19" class="tk">RTSR</a>;                <span class="ct">/*!&lt; EXTI Rising trigger selection register,  Address offset: 0x08 */</span></td></tr>
<tr name="1197" id="1197">
<td><a id="l1197" class='ln'>1197</a></td><td>    <a id="1197c5" class="tk">__IO</a> <a id="1197c10" class="tk">uint32_t</a> <a id="1197c19" class="tk">FTSR</a>;                <span class="ct">/*!&lt; EXTI Falling trigger selection register, Address offset: 0x0C */</span></td></tr>
<tr name="1198" id="1198">
<td><a id="l1198" class='ln'>1198</a></td><td>    <a id="1198c5" class="tk">__IO</a> <a id="1198c10" class="tk">uint32_t</a> <a id="1198c19" class="tk">SWIER</a>;               <span class="ct">/*!&lt; EXTI Software interrupt event register,  Address offset: 0x10 */</span></td></tr>
<tr name="1199" id="1199">
<td><a id="l1199" class='ln'>1199</a></td><td>    <a id="1199c5" class="tk">__IO</a> <a id="1199c10" class="tk">uint32_t</a> <a id="1199c19" class="tk">PR</a>;                  <span class="ct">/*!&lt; EXTI Pending register,                   Address offset: 0x14 */</span></td></tr>
<tr name="1200" id="1200">
<td><a id="l1200" class='ln'>1200</a></td><td>  <span class="br">}</span> <a id="1200c5" class="tk">EXTI_TypeDef</a>;</td></tr>
<tr name="1201" id="1201">
<td><a id="l1201" class='ln'>1201</a></td><td></td></tr>
<tr name="1202" id="1202">
<td><a id="l1202" class='ln'>1202</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1203" id="1203">
<td><a id="l1203" class='ln'>1203</a></td><td><span class="ct">   * @brief FLASH Registers</span></td></tr>
<tr name="1204" id="1204">
<td><a id="l1204" class='ln'>1204</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1205" id="1205">
<td><a id="l1205" class='ln'>1205</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1206" id="1206">
<td><a id="l1206" class='ln'>1206</a></td><td>    <a id="1206c5" class="tk">__IO</a> <a id="1206c10" class="tk">uint32_t</a> <a id="1206c19" class="tk">ACR</a>;                 <span class="ct">/*!&lt; FLASH access control register,   Address offset: 0x00 */</span></td></tr>
<tr name="1207" id="1207">
<td><a id="l1207" class='ln'>1207</a></td><td>    <a id="1207c5" class="tk">__IO</a> <a id="1207c10" class="tk">uint32_t</a> <a id="1207c19" class="tk">KEYR</a>;                <span class="ct">/*!&lt; FLASH key register,              Address offset: 0x04 */</span></td></tr>
<tr name="1208" id="1208">
<td><a id="l1208" class='ln'>1208</a></td><td>    <a id="1208c5" class="tk">__IO</a> <a id="1208c10" class="tk">uint32_t</a> <a id="1208c19" class="tk">OPTKEYR</a>;             <span class="ct">/*!&lt; FLASH option key register,       Address offset: 0x08 */</span></td></tr>
<tr name="1209" id="1209">
<td><a id="l1209" class='ln'>1209</a></td><td>    <a id="1209c5" class="tk">__IO</a> <a id="1209c10" class="tk">uint32_t</a> <a id="1209c19" class="tk">SR</a>;                  <span class="ct">/*!&lt; FLASH status register,           Address offset: 0x0C */</span></td></tr>
<tr name="1210" id="1210">
<td><a id="l1210" class='ln'>1210</a></td><td>    <a id="1210c5" class="tk">__IO</a> <a id="1210c10" class="tk">uint32_t</a> <a id="1210c19" class="tk">CR</a>;                  <span class="ct">/*!&lt; FLASH control register,          Address offset: 0x10 */</span></td></tr>
<tr name="1211" id="1211">
<td><a id="l1211" class='ln'>1211</a></td><td>    <a id="1211c5" class="tk">__IO</a> <a id="1211c10" class="tk">uint32_t</a> <a id="1211c19" class="tk">OPTCR</a>;               <span class="ct">/*!&lt; FLASH option control register ,  Address offset: 0x14 */</span></td></tr>
<tr name="1212" id="1212">
<td><a id="l1212" class='ln'>1212</a></td><td>    <a id="1212c5" class="tk">__IO</a> <a id="1212c10" class="tk">uint32_t</a> <a id="1212c19" class="tk">OPTCR1</a>;              <span class="ct">/*!&lt; FLASH option control register 1, Address offset: 0x18 */</span></td></tr>
<tr name="1213" id="1213">
<td><a id="l1213" class='ln'>1213</a></td><td>  <span class="br">}</span> <a id="1213c5" class="tk">FLASH_TypeDef</a>;</td></tr>
<tr name="1214" id="1214">
<td><a id="l1214" class='ln'>1214</a></td><td></td></tr>
<tr name="1215" id="1215">
<td><a id="l1215" class='ln'>1215</a></td><td><span class="pp">#if</span> <a id="1215c5" class="tk">defined</a>(<a id="1215c13" class="tk">STM32F40_41xxx</a>) <a id="1215c29" class="tk">||</a> <a id="1215c32" class="tk">defined</a>(<a id="1215c40" class="tk">STM32F412xG</a>)</td></tr>
<tr name="1216" id="1216">
<td><a id="l1216" class='ln'>1216</a></td><td></td></tr>
<tr name="1217" id="1217">
<td><a id="l1217" class='ln'>1217</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1218" id="1218">
<td><a id="l1218" class='ln'>1218</a></td><td><span class="ct">   * @brief Flexible Static Memory Controller</span></td></tr>
<tr name="1219" id="1219">
<td><a id="l1219" class='ln'>1219</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1220" id="1220">
<td><a id="l1220" class='ln'>1220</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1221" id="1221">
<td><a id="l1221" class='ln'>1221</a></td><td>    <a id="1221c5" class="tk">__IO</a> <a id="1221c10" class="tk">uint32_t</a> <a id="1221c19" class="tk">BTCR</a>[8];             <span class="ct">/*!&lt; NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C */</span></td></tr>
<tr name="1222" id="1222">
<td><a id="l1222" class='ln'>1222</a></td><td>  <span class="br">}</span> <a id="1222c5" class="tk">FSMC_Bank1_TypeDef</a>;</td></tr>
<tr name="1223" id="1223">
<td><a id="l1223" class='ln'>1223</a></td><td></td></tr>
<tr name="1224" id="1224">
<td><a id="l1224" class='ln'>1224</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1225" id="1225">
<td><a id="l1225" class='ln'>1225</a></td><td><span class="ct">   * @brief Flexible Static Memory Controller Bank1E</span></td></tr>
<tr name="1226" id="1226">
<td><a id="l1226" class='ln'>1226</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1227" id="1227">
<td><a id="l1227" class='ln'>1227</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1228" id="1228">
<td><a id="l1228" class='ln'>1228</a></td><td>    <a id="1228c5" class="tk">__IO</a> <a id="1228c10" class="tk">uint32_t</a> <a id="1228c19" class="tk">BWTR</a>[7];             <span class="ct">/*!&lt; NOR/PSRAM write timing registers, Address offset: 0x104-0x11C */</span></td></tr>
<tr name="1229" id="1229">
<td><a id="l1229" class='ln'>1229</a></td><td>  <span class="br">}</span> <a id="1229c5" class="tk">FSMC_Bank1E_TypeDef</a>;</td></tr>
<tr name="1230" id="1230">
<td><a id="l1230" class='ln'>1230</a></td><td></td></tr>
<tr name="1231" id="1231">
<td><a id="l1231" class='ln'>1231</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1232" id="1232">
<td><a id="l1232" class='ln'>1232</a></td><td><span class="ct">   * @brief Flexible Static Memory Controller Bank2</span></td></tr>
<tr name="1233" id="1233">
<td><a id="l1233" class='ln'>1233</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1234" id="1234">
<td><a id="l1234" class='ln'>1234</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1235" id="1235">
<td><a id="l1235" class='ln'>1235</a></td><td>    <a id="1235c5" class="tk">__IO</a> <a id="1235c10" class="tk">uint32_t</a> <a id="1235c19" class="tk">PCR2</a>;                <span class="ct">/*!&lt; NAND Flash control register 2,                       Address offset: 0x60 */</span></td></tr>
<tr name="1236" id="1236">
<td><a id="l1236" class='ln'>1236</a></td><td>    <a id="1236c5" class="tk">__IO</a> <a id="1236c10" class="tk">uint32_t</a> <a id="1236c19" class="tk">SR2</a>;                 <span class="ct">/*!&lt; NAND Flash FIFO status and interrupt register 2,     Address offset: 0x64 */</span></td></tr>
<tr name="1237" id="1237">
<td><a id="l1237" class='ln'>1237</a></td><td>    <a id="1237c5" class="tk">__IO</a> <a id="1237c10" class="tk">uint32_t</a> <a id="1237c19" class="tk">PMEM2</a>;               <span class="ct">/*!&lt; NAND Flash Common memory space timing register 2,    Address offset: 0x68 */</span></td></tr>
<tr name="1238" id="1238">
<td><a id="l1238" class='ln'>1238</a></td><td>    <a id="1238c5" class="tk">__IO</a> <a id="1238c10" class="tk">uint32_t</a> <a id="1238c19" class="tk">PATT2</a>;               <span class="ct">/*!&lt; NAND Flash Attribute memory space timing register 2, Address offset: 0x6C */</span></td></tr>
<tr name="1239" id="1239">
<td><a id="l1239" class='ln'>1239</a></td><td>    <a id="1239c5" class="tk">uint32_t</a> <a id="1239c14" class="tk">RESERVED0</a>;                <span class="ct">/*!&lt; Reserved, 0x70                                                            */</span></td></tr>
<tr name="1240" id="1240">
<td><a id="l1240" class='ln'>1240</a></td><td>    <a id="1240c5" class="tk">__IO</a> <a id="1240c10" class="tk">uint32_t</a> <a id="1240c19" class="tk">ECCR2</a>;               <span class="ct">/*!&lt; NAND Flash ECC result registers 2,                   Address offset: 0x74 */</span></td></tr>
<tr name="1241" id="1241">
<td><a id="l1241" class='ln'>1241</a></td><td>  <span class="br">}</span> <a id="1241c5" class="tk">FSMC_Bank2_TypeDef</a>;</td></tr>
<tr name="1242" id="1242">
<td><a id="l1242" class='ln'>1242</a></td><td></td></tr>
<tr name="1243" id="1243">
<td><a id="l1243" class='ln'>1243</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1244" id="1244">
<td><a id="l1244" class='ln'>1244</a></td><td><span class="ct">   * @brief Flexible Static Memory Controller Bank3</span></td></tr>
<tr name="1245" id="1245">
<td><a id="l1245" class='ln'>1245</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1246" id="1246">
<td><a id="l1246" class='ln'>1246</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1247" id="1247">
<td><a id="l1247" class='ln'>1247</a></td><td>    <a id="1247c5" class="tk">__IO</a> <a id="1247c10" class="tk">uint32_t</a> <a id="1247c19" class="tk">PCR3</a>;                <span class="ct">/*!&lt; NAND Flash control register 3,                       Address offset: 0x80 */</span></td></tr>
<tr name="1248" id="1248">
<td><a id="l1248" class='ln'>1248</a></td><td>    <a id="1248c5" class="tk">__IO</a> <a id="1248c10" class="tk">uint32_t</a> <a id="1248c19" class="tk">SR3</a>;                 <span class="ct">/*!&lt; NAND Flash FIFO status and interrupt register 3,     Address offset: 0x84 */</span></td></tr>
<tr name="1249" id="1249">
<td><a id="l1249" class='ln'>1249</a></td><td>    <a id="1249c5" class="tk">__IO</a> <a id="1249c10" class="tk">uint32_t</a> <a id="1249c19" class="tk">PMEM3</a>;               <span class="ct">/*!&lt; NAND Flash Common memory space timing register 3,    Address offset: 0x88 */</span></td></tr>
<tr name="1250" id="1250">
<td><a id="l1250" class='ln'>1250</a></td><td>    <a id="1250c5" class="tk">__IO</a> <a id="1250c10" class="tk">uint32_t</a> <a id="1250c19" class="tk">PATT3</a>;               <span class="ct">/*!&lt; NAND Flash Attribute memory space timing register 3, Address offset: 0x8C */</span></td></tr>
<tr name="1251" id="1251">
<td><a id="l1251" class='ln'>1251</a></td><td>    <a id="1251c5" class="tk">uint32_t</a> <a id="1251c14" class="tk">RESERVED0</a>;                <span class="ct">/*!&lt; Reserved, 0x90                                                            */</span></td></tr>
<tr name="1252" id="1252">
<td><a id="l1252" class='ln'>1252</a></td><td>    <a id="1252c5" class="tk">__IO</a> <a id="1252c10" class="tk">uint32_t</a> <a id="1252c19" class="tk">ECCR3</a>;               <span class="ct">/*!&lt; NAND Flash ECC result registers 3,                   Address offset: 0x94 */</span></td></tr>
<tr name="1253" id="1253">
<td><a id="l1253" class='ln'>1253</a></td><td>  <span class="br">}</span> <a id="1253c5" class="tk">FSMC_Bank3_TypeDef</a>;</td></tr>
<tr name="1254" id="1254">
<td><a id="l1254" class='ln'>1254</a></td><td></td></tr>
<tr name="1255" id="1255">
<td><a id="l1255" class='ln'>1255</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1256" id="1256">
<td><a id="l1256" class='ln'>1256</a></td><td><span class="ct">   * @brief Flexible Static Memory Controller Bank4</span></td></tr>
<tr name="1257" id="1257">
<td><a id="l1257" class='ln'>1257</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1258" id="1258">
<td><a id="l1258" class='ln'>1258</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1259" id="1259">
<td><a id="l1259" class='ln'>1259</a></td><td>    <a id="1259c5" class="tk">__IO</a> <a id="1259c10" class="tk">uint32_t</a> <a id="1259c19" class="tk">PCR4</a>;                <span class="ct">/*!&lt; PC Card  control register 4,                       Address offset: 0xA0 */</span></td></tr>
<tr name="1260" id="1260">
<td><a id="l1260" class='ln'>1260</a></td><td>    <a id="1260c5" class="tk">__IO</a> <a id="1260c10" class="tk">uint32_t</a> <a id="1260c19" class="tk">SR4</a>;                 <span class="ct">/*!&lt; PC Card  FIFO status and interrupt register 4,     Address offset: 0xA4 */</span></td></tr>
<tr name="1261" id="1261">
<td><a id="l1261" class='ln'>1261</a></td><td>    <a id="1261c5" class="tk">__IO</a> <a id="1261c10" class="tk">uint32_t</a> <a id="1261c19" class="tk">PMEM4</a>;               <span class="ct">/*!&lt; PC Card  Common memory space timing register 4,    Address offset: 0xA8 */</span></td></tr>
<tr name="1262" id="1262">
<td><a id="l1262" class='ln'>1262</a></td><td>    <a id="1262c5" class="tk">__IO</a> <a id="1262c10" class="tk">uint32_t</a> <a id="1262c19" class="tk">PATT4</a>;               <span class="ct">/*!&lt; PC Card  Attribute memory space timing register 4, Address offset: 0xAC */</span></td></tr>
<tr name="1263" id="1263">
<td><a id="l1263" class='ln'>1263</a></td><td>    <a id="1263c5" class="tk">__IO</a> <a id="1263c10" class="tk">uint32_t</a> <a id="1263c19" class="tk">PIO4</a>;                <span class="ct">/*!&lt; PC Card  I/O space timing register 4,              Address offset: 0xB0 */</span></td></tr>
<tr name="1264" id="1264">
<td><a id="l1264" class='ln'>1264</a></td><td>  <span class="br">}</span> <a id="1264c5" class="tk">FSMC_Bank4_TypeDef</a>;</td></tr>
<tr name="1265" id="1265">
<td><a id="l1265" class='ln'>1265</a></td><td></td></tr>
<tr name="1266" id="1266">
<td><a id="l1266" class='ln'>1266</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F40_41xxx || STM32F412xG */</span></td></tr>
<tr name="1267" id="1267">
<td><a id="l1267" class='ln'>1267</a></td><td></td></tr>
<tr name="1268" id="1268">
<td><a id="l1268" class='ln'>1268</a></td><td><span class="pp">#if</span> <a id="1268c5" class="tk">defined</a>(<a id="1268c13" class="tk">STM32F427_437xx</a>) <a id="1268c30" class="tk">||</a> <a id="1268c33" class="tk">defined</a>(<a id="1268c41" class="tk">STM32F429_439xx</a>) <a id="1268c58" class="tk">||</a> <a id="1268c61" class="tk">defined</a>(<a id="1268c69" class="tk">STM32F446xx</a>) <a id="1268c82" class="tk">||</a> <a id="1268c85" class="tk">defined</a>(<a id="1268c93" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="1269" id="1269">
<td><a id="l1269" class='ln'>1269</a></td><td></td></tr>
<tr name="1270" id="1270">
<td><a id="l1270" class='ln'>1270</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1271" id="1271">
<td><a id="l1271" class='ln'>1271</a></td><td><span class="ct">   * @brief Flexible Memory Controller</span></td></tr>
<tr name="1272" id="1272">
<td><a id="l1272" class='ln'>1272</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1273" id="1273">
<td><a id="l1273" class='ln'>1273</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1274" id="1274">
<td><a id="l1274" class='ln'>1274</a></td><td>    <a id="1274c5" class="tk">__IO</a> <a id="1274c10" class="tk">uint32_t</a> <a id="1274c19" class="tk">BTCR</a>[8];             <span class="ct">/*!&lt; NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C */</span></td></tr>
<tr name="1275" id="1275">
<td><a id="l1275" class='ln'>1275</a></td><td>  <span class="br">}</span> <a id="1275c5" class="tk">FMC_Bank1_TypeDef</a>;</td></tr>
<tr name="1276" id="1276">
<td><a id="l1276" class='ln'>1276</a></td><td></td></tr>
<tr name="1277" id="1277">
<td><a id="l1277" class='ln'>1277</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1278" id="1278">
<td><a id="l1278" class='ln'>1278</a></td><td><span class="ct">   * @brief Flexible Memory Controller Bank1E</span></td></tr>
<tr name="1279" id="1279">
<td><a id="l1279" class='ln'>1279</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1280" id="1280">
<td><a id="l1280" class='ln'>1280</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1281" id="1281">
<td><a id="l1281" class='ln'>1281</a></td><td>    <a id="1281c5" class="tk">__IO</a> <a id="1281c10" class="tk">uint32_t</a> <a id="1281c19" class="tk">BWTR</a>[7];             <span class="ct">/*!&lt; NOR/PSRAM write timing registers, Address offset: 0x104-0x11C */</span></td></tr>
<tr name="1282" id="1282">
<td><a id="l1282" class='ln'>1282</a></td><td>  <span class="br">}</span> <a id="1282c5" class="tk">FMC_Bank1E_TypeDef</a>;</td></tr>
<tr name="1283" id="1283">
<td><a id="l1283" class='ln'>1283</a></td><td></td></tr>
<tr name="1284" id="1284">
<td><a id="l1284" class='ln'>1284</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1285" id="1285">
<td><a id="l1285" class='ln'>1285</a></td><td><span class="ct">   * @brief Flexible Memory Controller Bank2</span></td></tr>
<tr name="1286" id="1286">
<td><a id="l1286" class='ln'>1286</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1287" id="1287">
<td><a id="l1287" class='ln'>1287</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1288" id="1288">
<td><a id="l1288" class='ln'>1288</a></td><td>    <a id="1288c5" class="tk">__IO</a> <a id="1288c10" class="tk">uint32_t</a> <a id="1288c19" class="tk">PCR2</a>;                <span class="ct">/*!&lt; NAND Flash control register 2,                       Address offset: 0x60 */</span></td></tr>
<tr name="1289" id="1289">
<td><a id="l1289" class='ln'>1289</a></td><td>    <a id="1289c5" class="tk">__IO</a> <a id="1289c10" class="tk">uint32_t</a> <a id="1289c19" class="tk">SR2</a>;                 <span class="ct">/*!&lt; NAND Flash FIFO status and interrupt register 2,     Address offset: 0x64 */</span></td></tr>
<tr name="1290" id="1290">
<td><a id="l1290" class='ln'>1290</a></td><td>    <a id="1290c5" class="tk">__IO</a> <a id="1290c10" class="tk">uint32_t</a> <a id="1290c19" class="tk">PMEM2</a>;               <span class="ct">/*!&lt; NAND Flash Common memory space timing register 2,    Address offset: 0x68 */</span></td></tr>
<tr name="1291" id="1291">
<td><a id="l1291" class='ln'>1291</a></td><td>    <a id="1291c5" class="tk">__IO</a> <a id="1291c10" class="tk">uint32_t</a> <a id="1291c19" class="tk">PATT2</a>;               <span class="ct">/*!&lt; NAND Flash Attribute memory space timing register 2, Address offset: 0x6C */</span></td></tr>
<tr name="1292" id="1292">
<td><a id="l1292" class='ln'>1292</a></td><td>    <a id="1292c5" class="tk">uint32_t</a> <a id="1292c14" class="tk">RESERVED0</a>;                <span class="ct">/*!&lt; Reserved, 0x70                                                            */</span></td></tr>
<tr name="1293" id="1293">
<td><a id="l1293" class='ln'>1293</a></td><td>    <a id="1293c5" class="tk">__IO</a> <a id="1293c10" class="tk">uint32_t</a> <a id="1293c19" class="tk">ECCR2</a>;               <span class="ct">/*!&lt; NAND Flash ECC result registers 2,                   Address offset: 0x74 */</span></td></tr>
<tr name="1294" id="1294">
<td><a id="l1294" class='ln'>1294</a></td><td>  <span class="br">}</span> <a id="1294c5" class="tk">FMC_Bank2_TypeDef</a>;</td></tr>
<tr name="1295" id="1295">
<td><a id="l1295" class='ln'>1295</a></td><td></td></tr>
<tr name="1296" id="1296">
<td><a id="l1296" class='ln'>1296</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1297" id="1297">
<td><a id="l1297" class='ln'>1297</a></td><td><span class="ct">   * @brief Flexible Memory Controller Bank3</span></td></tr>
<tr name="1298" id="1298">
<td><a id="l1298" class='ln'>1298</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1299" id="1299">
<td><a id="l1299" class='ln'>1299</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1300" id="1300">
<td><a id="l1300" class='ln'>1300</a></td><td>    <a id="1300c5" class="tk">__IO</a> <a id="1300c10" class="tk">uint32_t</a> <a id="1300c19" class="tk">PCR3</a>;                <span class="ct">/*!&lt; NAND Flash control register 3,                       Address offset: 0x80 */</span></td></tr>
<tr name="1301" id="1301">
<td><a id="l1301" class='ln'>1301</a></td><td>    <a id="1301c5" class="tk">__IO</a> <a id="1301c10" class="tk">uint32_t</a> <a id="1301c19" class="tk">SR3</a>;                 <span class="ct">/*!&lt; NAND Flash FIFO status and interrupt register 3,     Address offset: 0x84 */</span></td></tr>
<tr name="1302" id="1302">
<td><a id="l1302" class='ln'>1302</a></td><td>    <a id="1302c5" class="tk">__IO</a> <a id="1302c10" class="tk">uint32_t</a> <a id="1302c19" class="tk">PMEM3</a>;               <span class="ct">/*!&lt; NAND Flash Common memory space timing register 3,    Address offset: 0x88 */</span></td></tr>
<tr name="1303" id="1303">
<td><a id="l1303" class='ln'>1303</a></td><td>    <a id="1303c5" class="tk">__IO</a> <a id="1303c10" class="tk">uint32_t</a> <a id="1303c19" class="tk">PATT3</a>;               <span class="ct">/*!&lt; NAND Flash Attribute memory space timing register 3, Address offset: 0x8C */</span></td></tr>
<tr name="1304" id="1304">
<td><a id="l1304" class='ln'>1304</a></td><td>    <a id="1304c5" class="tk">uint32_t</a> <a id="1304c14" class="tk">RESERVED0</a>;                <span class="ct">/*!&lt; Reserved, 0x90                                                            */</span></td></tr>
<tr name="1305" id="1305">
<td><a id="l1305" class='ln'>1305</a></td><td>    <a id="1305c5" class="tk">__IO</a> <a id="1305c10" class="tk">uint32_t</a> <a id="1305c19" class="tk">ECCR3</a>;               <span class="ct">/*!&lt; NAND Flash ECC result registers 3,                   Address offset: 0x94 */</span></td></tr>
<tr name="1306" id="1306">
<td><a id="l1306" class='ln'>1306</a></td><td>  <span class="br">}</span> <a id="1306c5" class="tk">FMC_Bank3_TypeDef</a>;</td></tr>
<tr name="1307" id="1307">
<td><a id="l1307" class='ln'>1307</a></td><td></td></tr>
<tr name="1308" id="1308">
<td><a id="l1308" class='ln'>1308</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1309" id="1309">
<td><a id="l1309" class='ln'>1309</a></td><td><span class="ct">   * @brief Flexible Memory Controller Bank4</span></td></tr>
<tr name="1310" id="1310">
<td><a id="l1310" class='ln'>1310</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1311" id="1311">
<td><a id="l1311" class='ln'>1311</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1312" id="1312">
<td><a id="l1312" class='ln'>1312</a></td><td>    <a id="1312c5" class="tk">__IO</a> <a id="1312c10" class="tk">uint32_t</a> <a id="1312c19" class="tk">PCR4</a>;                <span class="ct">/*!&lt; PC Card  control register 4,                       Address offset: 0xA0 */</span></td></tr>
<tr name="1313" id="1313">
<td><a id="l1313" class='ln'>1313</a></td><td>    <a id="1313c5" class="tk">__IO</a> <a id="1313c10" class="tk">uint32_t</a> <a id="1313c19" class="tk">SR4</a>;                 <span class="ct">/*!&lt; PC Card  FIFO status and interrupt register 4,     Address offset: 0xA4 */</span></td></tr>
<tr name="1314" id="1314">
<td><a id="l1314" class='ln'>1314</a></td><td>    <a id="1314c5" class="tk">__IO</a> <a id="1314c10" class="tk">uint32_t</a> <a id="1314c19" class="tk">PMEM4</a>;               <span class="ct">/*!&lt; PC Card  Common memory space timing register 4,    Address offset: 0xA8 */</span></td></tr>
<tr name="1315" id="1315">
<td><a id="l1315" class='ln'>1315</a></td><td>    <a id="1315c5" class="tk">__IO</a> <a id="1315c10" class="tk">uint32_t</a> <a id="1315c19" class="tk">PATT4</a>;               <span class="ct">/*!&lt; PC Card  Attribute memory space timing register 4, Address offset: 0xAC */</span></td></tr>
<tr name="1316" id="1316">
<td><a id="l1316" class='ln'>1316</a></td><td>    <a id="1316c5" class="tk">__IO</a> <a id="1316c10" class="tk">uint32_t</a> <a id="1316c19" class="tk">PIO4</a>;                <span class="ct">/*!&lt; PC Card  I/O space timing register 4,              Address offset: 0xB0 */</span></td></tr>
<tr name="1317" id="1317">
<td><a id="l1317" class='ln'>1317</a></td><td>  <span class="br">}</span> <a id="1317c5" class="tk">FMC_Bank4_TypeDef</a>;</td></tr>
<tr name="1318" id="1318">
<td><a id="l1318" class='ln'>1318</a></td><td></td></tr>
<tr name="1319" id="1319">
<td><a id="l1319" class='ln'>1319</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1320" id="1320">
<td><a id="l1320" class='ln'>1320</a></td><td><span class="ct">   * @brief Flexible Memory Controller Bank5_6</span></td></tr>
<tr name="1321" id="1321">
<td><a id="l1321" class='ln'>1321</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1322" id="1322">
<td><a id="l1322" class='ln'>1322</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1323" id="1323">
<td><a id="l1323" class='ln'>1323</a></td><td>    <a id="1323c5" class="tk">__IO</a> <a id="1323c10" class="tk">uint32_t</a> <a id="1323c19" class="tk">SDCR</a>[2];             <span class="ct">/*!&lt; SDRAM Control registers ,      Address offset: 0x140-0x144  */</span></td></tr>
<tr name="1324" id="1324">
<td><a id="l1324" class='ln'>1324</a></td><td>    <a id="1324c5" class="tk">__IO</a> <a id="1324c10" class="tk">uint32_t</a> <a id="1324c19" class="tk">SDTR</a>[2];             <span class="ct">/*!&lt; SDRAM Timing registers ,       Address offset: 0x148-0x14C  */</span></td></tr>
<tr name="1325" id="1325">
<td><a id="l1325" class='ln'>1325</a></td><td>    <a id="1325c5" class="tk">__IO</a> <a id="1325c10" class="tk">uint32_t</a> <a id="1325c19" class="tk">SDCMR</a>;               <span class="ct">/*!&lt; SDRAM Command Mode register,    Address offset: 0x150  */</span></td></tr>
<tr name="1326" id="1326">
<td><a id="l1326" class='ln'>1326</a></td><td>    <a id="1326c5" class="tk">__IO</a> <a id="1326c10" class="tk">uint32_t</a> <a id="1326c19" class="tk">SDRTR</a>;               <span class="ct">/*!&lt; SDRAM Refresh Timer register,   Address offset: 0x154  */</span></td></tr>
<tr name="1327" id="1327">
<td><a id="l1327" class='ln'>1327</a></td><td>    <a id="1327c5" class="tk">__IO</a> <a id="1327c10" class="tk">uint32_t</a> <a id="1327c19" class="tk">SDSR</a>;                <span class="ct">/*!&lt; SDRAM Status register,          Address offset: 0x158  */</span></td></tr>
<tr name="1328" id="1328">
<td><a id="l1328" class='ln'>1328</a></td><td>  <span class="br">}</span> <a id="1328c5" class="tk">FMC_Bank5_6_TypeDef</a>;</td></tr>
<tr name="1329" id="1329">
<td><a id="l1329" class='ln'>1329</a></td><td></td></tr>
<tr name="1330" id="1330">
<td><a id="l1330" class='ln'>1330</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F427_437xx ||  STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span></td></tr>
<tr name="1331" id="1331">
<td><a id="l1331" class='ln'>1331</a></td><td></td></tr>
<tr name="1332" id="1332">
<td><a id="l1332" class='ln'>1332</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1333" id="1333">
<td><a id="l1333" class='ln'>1333</a></td><td><span class="ct">   * @brief General Purpose I/O</span></td></tr>
<tr name="1334" id="1334">
<td><a id="l1334" class='ln'>1334</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1335" id="1335">
<td><a id="l1335" class='ln'>1335</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1336" id="1336">
<td><a id="l1336" class='ln'>1336</a></td><td>    <a id="1336c5" class="tk">__IO</a> <a id="1336c10" class="tk">uint32_t</a> <a id="1336c19" class="tk">MODER</a>;               <span class="ct">/*!&lt; GPIO port mode register,               Address offset: 0x00      */</span></td></tr>
<tr name="1337" id="1337">
<td><a id="l1337" class='ln'>1337</a></td><td>    <a id="1337c5" class="tk">__IO</a> <a id="1337c10" class="tk">uint32_t</a> <a id="1337c19" class="tk">OTYPER</a>;              <span class="ct">/*!&lt; GPIO port output type register,        Address offset: 0x04      */</span></td></tr>
<tr name="1338" id="1338">
<td><a id="l1338" class='ln'>1338</a></td><td>    <a id="1338c5" class="tk">__IO</a> <a id="1338c10" class="tk">uint32_t</a> <a id="1338c19" class="tk">OSPEEDR</a>;             <span class="ct">/*!&lt; GPIO port output speed register,       Address offset: 0x08      */</span></td></tr>
<tr name="1339" id="1339">
<td><a id="l1339" class='ln'>1339</a></td><td>    <a id="1339c5" class="tk">__IO</a> <a id="1339c10" class="tk">uint32_t</a> <a id="1339c19" class="tk">PUPDR</a>;               <span class="ct">/*!&lt; GPIO port pull-up/pull-down register,  Address offset: 0x0C      */</span></td></tr>
<tr name="1340" id="1340">
<td><a id="l1340" class='ln'>1340</a></td><td>    <a id="1340c5" class="tk">__IO</a> <a id="1340c10" class="tk">uint32_t</a> <a id="1340c19" class="tk">IDR</a>;                 <span class="ct">/*!&lt; GPIO port input data register,         Address offset: 0x10      */</span></td></tr>
<tr name="1341" id="1341">
<td><a id="l1341" class='ln'>1341</a></td><td>    <a id="1341c5" class="tk">__IO</a> <a id="1341c10" class="tk">uint32_t</a> <a id="1341c19" class="tk">ODR</a>;                 <span class="ct">/*!&lt; GPIO port output data register,        Address offset: 0x14      */</span></td></tr>
<tr name="1342" id="1342">
<td><a id="l1342" class='ln'>1342</a></td><td>    <a id="1342c5" class="tk">__IO</a> <a id="1342c10" class="tk">uint16_t</a> <a id="1342c19" class="tk">BSRRL</a>;               <span class="ct">/*!&lt; GPIO port bit set/reset low register,  Address offset: 0x18      */</span></td></tr>
<tr name="1343" id="1343">
<td><a id="l1343" class='ln'>1343</a></td><td>    <a id="1343c5" class="tk">__IO</a> <a id="1343c10" class="tk">uint16_t</a> <a id="1343c19" class="tk">BSRRH</a>;               <span class="ct">/*!&lt; GPIO port bit set/reset high register, Address offset: 0x1A      */</span></td></tr>
<tr name="1344" id="1344">
<td><a id="l1344" class='ln'>1344</a></td><td>    <a id="1344c5" class="tk">__IO</a> <a id="1344c10" class="tk">uint32_t</a> <a id="1344c19" class="tk">LCKR</a>;                <span class="ct">/*!&lt; GPIO port configuration lock register, Address offset: 0x1C      */</span></td></tr>
<tr name="1345" id="1345">
<td><a id="l1345" class='ln'>1345</a></td><td>    <a id="1345c5" class="tk">__IO</a> <a id="1345c10" class="tk">uint32_t</a> <a id="1345c19" class="tk">AFR</a>[2];              <span class="ct">/*!&lt; GPIO alternate function registers,     Address offset: 0x20-0x24 */</span></td></tr>
<tr name="1346" id="1346">
<td><a id="l1346" class='ln'>1346</a></td><td>  <span class="br">}</span> <a id="1346c5" class="tk">GPIO_TypeDef</a>;</td></tr>
<tr name="1347" id="1347">
<td><a id="l1347" class='ln'>1347</a></td><td></td></tr>
<tr name="1348" id="1348">
<td><a id="l1348" class='ln'>1348</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1349" id="1349">
<td><a id="l1349" class='ln'>1349</a></td><td><span class="ct">   * @brief System configuration controller</span></td></tr>
<tr name="1350" id="1350">
<td><a id="l1350" class='ln'>1350</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1351" id="1351">
<td><a id="l1351" class='ln'>1351</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1352" id="1352">
<td><a id="l1352" class='ln'>1352</a></td><td>    <a id="1352c5" class="tk">__IO</a> <a id="1352c10" class="tk">uint32_t</a> <a id="1352c19" class="tk">MEMRMP</a>;              <span class="ct">/*!&lt; SYSCFG memory remap register,                      Address offset: 0x00      */</span></td></tr>
<tr name="1353" id="1353">
<td><a id="l1353" class='ln'>1353</a></td><td>    <a id="1353c5" class="tk">__IO</a> <a id="1353c10" class="tk">uint32_t</a> <a id="1353c19" class="tk">PMC</a>;                 <span class="ct">/*!&lt; SYSCFG peripheral mode configuration register,     Address offset: 0x04      */</span></td></tr>
<tr name="1354" id="1354">
<td><a id="l1354" class='ln'>1354</a></td><td>    <a id="1354c5" class="tk">__IO</a> <a id="1354c10" class="tk">uint32_t</a> <a id="1354c19" class="tk">EXTICR</a>[4];           <span class="ct">/*!&lt; SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */</span></td></tr>
<tr name="1355" id="1355">
<td><a id="l1355" class='ln'>1355</a></td><td></td></tr>
<tr name="1356" id="1356">
<td><a id="l1356" class='ln'>1356</a></td><td><span class="pp">#if</span> <a id="1356c5" class="tk">defined</a> (<a id="1356c14" class="tk">STM32F410xx</a>) <a id="1356c27" class="tk">||</a> <a id="1356c30" class="tk">defined</a>(<a id="1356c38" class="tk">STM32F412xG</a>)</td></tr>
<tr name="1357" id="1357">
<td><a id="l1357" class='ln'>1357</a></td><td></td></tr>
<tr name="1358" id="1358">
<td><a id="l1358" class='ln'>1358</a></td><td>    <a id="1358c5" class="tk">uint32_t</a> <a id="1358c14" class="tk">RESERVED</a>;                 <span class="ct">/*!&lt; Reserved, 0x18                                                               */</span></td></tr>
<tr name="1359" id="1359">
<td><a id="l1359" class='ln'>1359</a></td><td>    <a id="1359c5" class="tk">uint32_t</a> <a id="1359c14" class="tk">CFGR2</a>;                    <span class="ct">/*!&lt; Reserved, 0x1C                                                               */</span></td></tr>
<tr name="1360" id="1360">
<td><a id="l1360" class='ln'>1360</a></td><td>    <a id="1360c5" class="tk">__IO</a> <a id="1360c10" class="tk">uint32_t</a> <a id="1360c19" class="tk">CMPCR</a>;               <span class="ct">/*!&lt; SYSCFG Compensation cell control register,         Address offset: 0x20      */</span></td></tr>
<tr name="1361" id="1361">
<td><a id="l1361" class='ln'>1361</a></td><td>    <a id="1361c5" class="tk">uint32_t</a> <a id="1361c14" class="tk">RESERVED1</a>[2];             <span class="ct">/*!&lt; Reserved, 0x24-0x28                                                          */</span></td></tr>
<tr name="1362" id="1362">
<td><a id="l1362" class='ln'>1362</a></td><td>    <a id="1362c5" class="tk">__IO</a> <a id="1362c10" class="tk">uint32_t</a> <a id="1362c19" class="tk">CFGR</a>;                <span class="ct">/*!&lt; SYSCFG Configuration register,                     Address offset: 0x2C      */</span></td></tr>
<tr name="1363" id="1363">
<td><a id="l1363" class='ln'>1363</a></td><td></td></tr>
<tr name="1364" id="1364">
<td><a id="l1364" class='ln'>1364</a></td><td><span class="pp">#else</span>                                  <span class="ct">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM32F412xG || STM32F446xx || STM32F469_479xx */</span></td></tr>
<tr name="1365" id="1365">
<td><a id="l1365" class='ln'>1365</a></td><td></td></tr>
<tr name="1366" id="1366">
<td><a id="l1366" class='ln'>1366</a></td><td>    <a id="1366c5" class="tk">uint32_t</a> <a id="1366c14" class="tk">RESERVED</a>[2];              <span class="ct">/*!&lt; Reserved, 0x18-0x1C                                                          */</span></td></tr>
<tr name="1367" id="1367">
<td><a id="l1367" class='ln'>1367</a></td><td>    <a id="1367c5" class="tk">__IO</a> <a id="1367c10" class="tk">uint32_t</a> <a id="1367c19" class="tk">CMPCR</a>;               <span class="ct">/*!&lt; SYSCFG Compensation cell control register,         Address offset: 0x20      */</span></td></tr>
<tr name="1368" id="1368">
<td><a id="l1368" class='ln'>1368</a></td><td></td></tr>
<tr name="1369" id="1369">
<td><a id="l1369" class='ln'>1369</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F410xx */</span></td></tr>
<tr name="1370" id="1370">
<td><a id="l1370" class='ln'>1370</a></td><td></td></tr>
<tr name="1371" id="1371">
<td><a id="l1371" class='ln'>1371</a></td><td>  <span class="br">}</span> <a id="1371c5" class="tk">SYSCFG_TypeDef</a>;</td></tr>
<tr name="1372" id="1372">
<td><a id="l1372" class='ln'>1372</a></td><td></td></tr>
<tr name="1373" id="1373">
<td><a id="l1373" class='ln'>1373</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1374" id="1374">
<td><a id="l1374" class='ln'>1374</a></td><td><span class="ct">   * @brief Inter-integrated Circuit Interface</span></td></tr>
<tr name="1375" id="1375">
<td><a id="l1375" class='ln'>1375</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1376" id="1376">
<td><a id="l1376" class='ln'>1376</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1377" id="1377">
<td><a id="l1377" class='ln'>1377</a></td><td>    <a id="1377c5" class="tk">__IO</a> <a id="1377c10" class="tk">uint16_t</a> <a id="1377c19" class="tk">CR1</a>;                 <span class="ct">/*!&lt; I2C Control register 1,     Address offset: 0x00 */</span></td></tr>
<tr name="1378" id="1378">
<td><a id="l1378" class='ln'>1378</a></td><td>    <a id="1378c5" class="tk">uint16_t</a> <a id="1378c14" class="tk">RESERVED0</a>;                <span class="ct">/*!&lt; Reserved, 0x02                                   */</span></td></tr>
<tr name="1379" id="1379">
<td><a id="l1379" class='ln'>1379</a></td><td>    <a id="1379c5" class="tk">__IO</a> <a id="1379c10" class="tk">uint16_t</a> <a id="1379c19" class="tk">CR2</a>;                 <span class="ct">/*!&lt; I2C Control register 2,     Address offset: 0x04 */</span></td></tr>
<tr name="1380" id="1380">
<td><a id="l1380" class='ln'>1380</a></td><td>    <a id="1380c5" class="tk">uint16_t</a> <a id="1380c14" class="tk">RESERVED1</a>;                <span class="ct">/*!&lt; Reserved, 0x06                                   */</span></td></tr>
<tr name="1381" id="1381">
<td><a id="l1381" class='ln'>1381</a></td><td>    <a id="1381c5" class="tk">__IO</a> <a id="1381c10" class="tk">uint16_t</a> <a id="1381c19" class="tk">OAR1</a>;                <span class="ct">/*!&lt; I2C Own address register 1, Address offset: 0x08 */</span></td></tr>
<tr name="1382" id="1382">
<td><a id="l1382" class='ln'>1382</a></td><td>    <a id="1382c5" class="tk">uint16_t</a> <a id="1382c14" class="tk">RESERVED2</a>;                <span class="ct">/*!&lt; Reserved, 0x0A                                   */</span></td></tr>
<tr name="1383" id="1383">
<td><a id="l1383" class='ln'>1383</a></td><td>    <a id="1383c5" class="tk">__IO</a> <a id="1383c10" class="tk">uint16_t</a> <a id="1383c19" class="tk">OAR2</a>;                <span class="ct">/*!&lt; I2C Own address register 2, Address offset: 0x0C */</span></td></tr>
<tr name="1384" id="1384">
<td><a id="l1384" class='ln'>1384</a></td><td>    <a id="1384c5" class="tk">uint16_t</a> <a id="1384c14" class="tk">RESERVED3</a>;                <span class="ct">/*!&lt; Reserved, 0x0E                                   */</span></td></tr>
<tr name="1385" id="1385">
<td><a id="l1385" class='ln'>1385</a></td><td>    <a id="1385c5" class="tk">__IO</a> <a id="1385c10" class="tk">uint16_t</a> <a id="1385c19" class="tk">DR</a>;                  <span class="ct">/*!&lt; I2C Data register,          Address offset: 0x10 */</span></td></tr>
<tr name="1386" id="1386">
<td><a id="l1386" class='ln'>1386</a></td><td>    <a id="1386c5" class="tk">uint16_t</a> <a id="1386c14" class="tk">RESERVED4</a>;                <span class="ct">/*!&lt; Reserved, 0x12                                   */</span></td></tr>
<tr name="1387" id="1387">
<td><a id="l1387" class='ln'>1387</a></td><td>    <a id="1387c5" class="tk">__IO</a> <a id="1387c10" class="tk">uint16_t</a> <a id="1387c19" class="tk">SR1</a>;                 <span class="ct">/*!&lt; I2C Status register 1,      Address offset: 0x14 */</span></td></tr>
<tr name="1388" id="1388">
<td><a id="l1388" class='ln'>1388</a></td><td>    <a id="1388c5" class="tk">uint16_t</a> <a id="1388c14" class="tk">RESERVED5</a>;                <span class="ct">/*!&lt; Reserved, 0x16                                   */</span></td></tr>
<tr name="1389" id="1389">
<td><a id="l1389" class='ln'>1389</a></td><td>    <a id="1389c5" class="tk">__IO</a> <a id="1389c10" class="tk">uint16_t</a> <a id="1389c19" class="tk">SR2</a>;                 <span class="ct">/*!&lt; I2C Status register 2,      Address offset: 0x18 */</span></td></tr>
<tr name="1390" id="1390">
<td><a id="l1390" class='ln'>1390</a></td><td>    <a id="1390c5" class="tk">uint16_t</a> <a id="1390c14" class="tk">RESERVED6</a>;                <span class="ct">/*!&lt; Reserved, 0x1A                                   */</span></td></tr>
<tr name="1391" id="1391">
<td><a id="l1391" class='ln'>1391</a></td><td>    <a id="1391c5" class="tk">__IO</a> <a id="1391c10" class="tk">uint16_t</a> <a id="1391c19" class="tk">CCR</a>;                 <span class="ct">/*!&lt; I2C Clock control register, Address offset: 0x1C */</span></td></tr>
<tr name="1392" id="1392">
<td><a id="l1392" class='ln'>1392</a></td><td>    <a id="1392c5" class="tk">uint16_t</a> <a id="1392c14" class="tk">RESERVED7</a>;                <span class="ct">/*!&lt; Reserved, 0x1E                                   */</span></td></tr>
<tr name="1393" id="1393">
<td><a id="l1393" class='ln'>1393</a></td><td>    <a id="1393c5" class="tk">__IO</a> <a id="1393c10" class="tk">uint16_t</a> <a id="1393c19" class="tk">TRISE</a>;               <span class="ct">/*!&lt; I2C TRISE register,         Address offset: 0x20 */</span></td></tr>
<tr name="1394" id="1394">
<td><a id="l1394" class='ln'>1394</a></td><td>    <a id="1394c5" class="tk">uint16_t</a> <a id="1394c14" class="tk">RESERVED8</a>;                <span class="ct">/*!&lt; Reserved, 0x22                                   */</span></td></tr>
<tr name="1395" id="1395">
<td><a id="l1395" class='ln'>1395</a></td><td>    <a id="1395c5" class="tk">__IO</a> <a id="1395c10" class="tk">uint16_t</a> <a id="1395c19" class="tk">FLTR</a>;                <span class="ct">/*!&lt; I2C FLTR register,          Address offset: 0x24 */</span></td></tr>
<tr name="1396" id="1396">
<td><a id="l1396" class='ln'>1396</a></td><td>    <a id="1396c5" class="tk">uint16_t</a> <a id="1396c14" class="tk">RESERVED9</a>;                <span class="ct">/*!&lt; Reserved, 0x26                                   */</span></td></tr>
<tr name="1397" id="1397">
<td><a id="l1397" class='ln'>1397</a></td><td>  <span class="br">}</span> <a id="1397c5" class="tk">I2C_TypeDef</a>;</td></tr>
<tr name="1398" id="1398">
<td><a id="l1398" class='ln'>1398</a></td><td></td></tr>
<tr name="1399" id="1399">
<td><a id="l1399" class='ln'>1399</a></td><td><span class="pp">#if</span> <a id="1399c5" class="tk">defined</a>(<a id="1399c13" class="tk">STM32F410xx</a>) <a id="1399c26" class="tk">||</a> <a id="1399c29" class="tk">defined</a>(<a id="1399c37" class="tk">STM32F412xG</a>) <a id="1399c50" class="tk">||</a> <a id="1399c53" class="tk">defined</a>(<a id="1399c61" class="tk">STM32F446xx</a>)</td></tr>
<tr name="1400" id="1400">
<td><a id="l1400" class='ln'>1400</a></td><td></td></tr>
<tr name="1401" id="1401">
<td><a id="l1401" class='ln'>1401</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1402" id="1402">
<td><a id="l1402" class='ln'>1402</a></td><td><span class="ct">   * @brief Inter-integrated Circuit Interface</span></td></tr>
<tr name="1403" id="1403">
<td><a id="l1403" class='ln'>1403</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1404" id="1404">
<td><a id="l1404" class='ln'>1404</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1405" id="1405">
<td><a id="l1405" class='ln'>1405</a></td><td>    <a id="1405c5" class="tk">__IO</a> <a id="1405c10" class="tk">uint32_t</a> <a id="1405c19" class="tk">CR1</a>;                 <span class="ct">/*!&lt; FMPI2C Control register 1,            Address offset: 0x00 */</span></td></tr>
<tr name="1406" id="1406">
<td><a id="l1406" class='ln'>1406</a></td><td>    <a id="1406c5" class="tk">__IO</a> <a id="1406c10" class="tk">uint32_t</a> <a id="1406c19" class="tk">CR2</a>;                 <span class="ct">/*!&lt; FMPI2C Control register 2,            Address offset: 0x04 */</span></td></tr>
<tr name="1407" id="1407">
<td><a id="l1407" class='ln'>1407</a></td><td>    <a id="1407c5" class="tk">__IO</a> <a id="1407c10" class="tk">uint32_t</a> <a id="1407c19" class="tk">OAR1</a>;                <span class="ct">/*!&lt; FMPI2C Own address 1 register,        Address offset: 0x08 */</span></td></tr>
<tr name="1408" id="1408">
<td><a id="l1408" class='ln'>1408</a></td><td>    <a id="1408c5" class="tk">__IO</a> <a id="1408c10" class="tk">uint32_t</a> <a id="1408c19" class="tk">OAR2</a>;                <span class="ct">/*!&lt; FMPI2C Own address 2 register,        Address offset: 0x0C */</span></td></tr>
<tr name="1409" id="1409">
<td><a id="l1409" class='ln'>1409</a></td><td>    <a id="1409c5" class="tk">__IO</a> <a id="1409c10" class="tk">uint32_t</a> <a id="1409c19" class="tk">TIMINGR</a>;             <span class="ct">/*!&lt; FMPI2C Timing register,               Address offset: 0x10 */</span></td></tr>
<tr name="1410" id="1410">
<td><a id="l1410" class='ln'>1410</a></td><td>    <a id="1410c5" class="tk">__IO</a> <a id="1410c10" class="tk">uint32_t</a> <a id="1410c19" class="tk">TIMEOUTR</a>;            <span class="ct">/*!&lt; FMPI2C Timeout register,              Address offset: 0x14 */</span></td></tr>
<tr name="1411" id="1411">
<td><a id="l1411" class='ln'>1411</a></td><td>    <a id="1411c5" class="tk">__IO</a> <a id="1411c10" class="tk">uint32_t</a> <a id="1411c19" class="tk">ISR</a>;                 <span class="ct">/*!&lt; FMPI2C Interrupt and status register, Address offset: 0x18 */</span></td></tr>
<tr name="1412" id="1412">
<td><a id="l1412" class='ln'>1412</a></td><td>    <a id="1412c5" class="tk">__IO</a> <a id="1412c10" class="tk">uint32_t</a> <a id="1412c19" class="tk">ICR</a>;                 <span class="ct">/*!&lt; FMPI2C Interrupt clear register,      Address offset: 0x1C */</span></td></tr>
<tr name="1413" id="1413">
<td><a id="l1413" class='ln'>1413</a></td><td>    <a id="1413c5" class="tk">__IO</a> <a id="1413c10" class="tk">uint32_t</a> <a id="1413c19" class="tk">PECR</a>;                <span class="ct">/*!&lt; FMPI2C PEC register,                  Address offset: 0x20 */</span></td></tr>
<tr name="1414" id="1414">
<td><a id="l1414" class='ln'>1414</a></td><td>    <a id="1414c5" class="tk">__IO</a> <a id="1414c10" class="tk">uint32_t</a> <a id="1414c19" class="tk">RXDR</a>;                <span class="ct">/*!&lt; FMPI2C Receive data register,         Address offset: 0x24 */</span></td></tr>
<tr name="1415" id="1415">
<td><a id="l1415" class='ln'>1415</a></td><td>    <a id="1415c5" class="tk">__IO</a> <a id="1415c10" class="tk">uint32_t</a> <a id="1415c19" class="tk">TXDR</a>;                <span class="ct">/*!&lt; FMPI2C Transmit data register,        Address offset: 0x28 */</span></td></tr>
<tr name="1416" id="1416">
<td><a id="l1416" class='ln'>1416</a></td><td>  <span class="br">}</span> <a id="1416c5" class="tk">FMPI2C_TypeDef</a>;</td></tr>
<tr name="1417" id="1417">
<td><a id="l1417" class='ln'>1417</a></td><td></td></tr>
<tr name="1418" id="1418">
<td><a id="l1418" class='ln'>1418</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F410xx || STM32F412xG || STM32F446xx */</span></td></tr>
<tr name="1419" id="1419">
<td><a id="l1419" class='ln'>1419</a></td><td></td></tr>
<tr name="1420" id="1420">
<td><a id="l1420" class='ln'>1420</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1421" id="1421">
<td><a id="l1421" class='ln'>1421</a></td><td><span class="ct">   * @brief Independent WATCHDOG</span></td></tr>
<tr name="1422" id="1422">
<td><a id="l1422" class='ln'>1422</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1423" id="1423">
<td><a id="l1423" class='ln'>1423</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1424" id="1424">
<td><a id="l1424" class='ln'>1424</a></td><td>    <a id="1424c5" class="tk">__IO</a> <a id="1424c10" class="tk">uint32_t</a> <a id="1424c19" class="tk">KR</a>;                  <span class="ct">/*!&lt; IWDG Key register,       Address offset: 0x00 */</span></td></tr>
<tr name="1425" id="1425">
<td><a id="l1425" class='ln'>1425</a></td><td>    <a id="1425c5" class="tk">__IO</a> <a id="1425c10" class="tk">uint32_t</a> <a id="1425c19" class="tk">PR</a>;                  <span class="ct">/*!&lt; IWDG Prescaler register, Address offset: 0x04 */</span></td></tr>
<tr name="1426" id="1426">
<td><a id="l1426" class='ln'>1426</a></td><td>    <a id="1426c5" class="tk">__IO</a> <a id="1426c10" class="tk">uint32_t</a> <a id="1426c19" class="tk">RLR</a>;                 <span class="ct">/*!&lt; IWDG Reload register,    Address offset: 0x08 */</span></td></tr>
<tr name="1427" id="1427">
<td><a id="l1427" class='ln'>1427</a></td><td>    <a id="1427c5" class="tk">__IO</a> <a id="1427c10" class="tk">uint32_t</a> <a id="1427c19" class="tk">SR</a>;                  <span class="ct">/*!&lt; IWDG Status register,    Address offset: 0x0C */</span></td></tr>
<tr name="1428" id="1428">
<td><a id="l1428" class='ln'>1428</a></td><td>  <span class="br">}</span> <a id="1428c5" class="tk">IWDG_TypeDef</a>;</td></tr>
<tr name="1429" id="1429">
<td><a id="l1429" class='ln'>1429</a></td><td></td></tr>
<tr name="1430" id="1430">
<td><a id="l1430" class='ln'>1430</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1431" id="1431">
<td><a id="l1431" class='ln'>1431</a></td><td><span class="ct">   * @brief LCD-TFT Display Controller</span></td></tr>
<tr name="1432" id="1432">
<td><a id="l1432" class='ln'>1432</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1433" id="1433">
<td><a id="l1433" class='ln'>1433</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1434" id="1434">
<td><a id="l1434" class='ln'>1434</a></td><td>    <a id="1434c5" class="tk">uint32_t</a> <a id="1434c14" class="tk">RESERVED0</a>[2];             <span class="ct">/*!&lt; Reserved, 0x00-0x04 */</span></td></tr>
<tr name="1435" id="1435">
<td><a id="l1435" class='ln'>1435</a></td><td>    <a id="1435c5" class="tk">__IO</a> <a id="1435c10" class="tk">uint32_t</a> <a id="1435c19" class="tk">SSCR</a>;                <span class="ct">/*!&lt; LTDC Synchronization Size Configuration Register,    Address offset: 0x08 */</span></td></tr>
<tr name="1436" id="1436">
<td><a id="l1436" class='ln'>1436</a></td><td>    <a id="1436c5" class="tk">__IO</a> <a id="1436c10" class="tk">uint32_t</a> <a id="1436c19" class="tk">BPCR</a>;                <span class="ct">/*!&lt; LTDC Back Porch Configuration Register,              Address offset: 0x0C */</span></td></tr>
<tr name="1437" id="1437">
<td><a id="l1437" class='ln'>1437</a></td><td>    <a id="1437c5" class="tk">__IO</a> <a id="1437c10" class="tk">uint32_t</a> <a id="1437c19" class="tk">AWCR</a>;                <span class="ct">/*!&lt; LTDC Active Width Configuration Register,            Address offset: 0x10 */</span></td></tr>
<tr name="1438" id="1438">
<td><a id="l1438" class='ln'>1438</a></td><td>    <a id="1438c5" class="tk">__IO</a> <a id="1438c10" class="tk">uint32_t</a> <a id="1438c19" class="tk">TWCR</a>;                <span class="ct">/*!&lt; LTDC Total Width Configuration Register,             Address offset: 0x14 */</span></td></tr>
<tr name="1439" id="1439">
<td><a id="l1439" class='ln'>1439</a></td><td>    <a id="1439c5" class="tk">__IO</a> <a id="1439c10" class="tk">uint32_t</a> <a id="1439c19" class="tk">GCR</a>;                 <span class="ct">/*!&lt; LTDC Global Control Register,                        Address offset: 0x18 */</span></td></tr>
<tr name="1440" id="1440">
<td><a id="l1440" class='ln'>1440</a></td><td>    <a id="1440c5" class="tk">uint32_t</a> <a id="1440c14" class="tk">RESERVED1</a>[2];             <span class="ct">/*!&lt; Reserved, 0x1C-0x20 */</span></td></tr>
<tr name="1441" id="1441">
<td><a id="l1441" class='ln'>1441</a></td><td>    <a id="1441c5" class="tk">__IO</a> <a id="1441c10" class="tk">uint32_t</a> <a id="1441c19" class="tk">SRCR</a>;                <span class="ct">/*!&lt; LTDC Shadow Reload Configuration Register,           Address offset: 0x24 */</span></td></tr>
<tr name="1442" id="1442">
<td><a id="l1442" class='ln'>1442</a></td><td>    <a id="1442c5" class="tk">uint32_t</a> <a id="1442c14" class="tk">RESERVED2</a>[1];             <span class="ct">/*!&lt; Reserved, 0x28 */</span></td></tr>
<tr name="1443" id="1443">
<td><a id="l1443" class='ln'>1443</a></td><td>    <a id="1443c5" class="tk">__IO</a> <a id="1443c10" class="tk">uint32_t</a> <a id="1443c19" class="tk">BCCR</a>;                <span class="ct">/*!&lt; LTDC Background Color Configuration Register,        Address offset: 0x2C */</span></td></tr>
<tr name="1444" id="1444">
<td><a id="l1444" class='ln'>1444</a></td><td>    <a id="1444c5" class="tk">uint32_t</a> <a id="1444c14" class="tk">RESERVED3</a>[1];             <span class="ct">/*!&lt; Reserved, 0x30 */</span></td></tr>
<tr name="1445" id="1445">
<td><a id="l1445" class='ln'>1445</a></td><td>    <a id="1445c5" class="tk">__IO</a> <a id="1445c10" class="tk">uint32_t</a> <a id="1445c19" class="tk">IER</a>;                 <span class="ct">/*!&lt; LTDC Interrupt Enable Register,                      Address offset: 0x34 */</span></td></tr>
<tr name="1446" id="1446">
<td><a id="l1446" class='ln'>1446</a></td><td>    <a id="1446c5" class="tk">__IO</a> <a id="1446c10" class="tk">uint32_t</a> <a id="1446c19" class="tk">ISR</a>;                 <span class="ct">/*!&lt; LTDC Interrupt Status Register,                      Address offset: 0x38 */</span></td></tr>
<tr name="1447" id="1447">
<td><a id="l1447" class='ln'>1447</a></td><td>    <a id="1447c5" class="tk">__IO</a> <a id="1447c10" class="tk">uint32_t</a> <a id="1447c19" class="tk">ICR</a>;                 <span class="ct">/*!&lt; LTDC Interrupt Clear Register,                       Address offset: 0x3C */</span></td></tr>
<tr name="1448" id="1448">
<td><a id="l1448" class='ln'>1448</a></td><td>    <a id="1448c5" class="tk">__IO</a> <a id="1448c10" class="tk">uint32_t</a> <a id="1448c19" class="tk">LIPCR</a>;               <span class="ct">/*!&lt; LTDC Line Interrupt Position Configuration Register, Address offset: 0x40 */</span></td></tr>
<tr name="1449" id="1449">
<td><a id="l1449" class='ln'>1449</a></td><td>    <a id="1449c5" class="tk">__IO</a> <a id="1449c10" class="tk">uint32_t</a> <a id="1449c19" class="tk">CPSR</a>;                <span class="ct">/*!&lt; LTDC Current Position Status Register,               Address offset: 0x44 */</span></td></tr>
<tr name="1450" id="1450">
<td><a id="l1450" class='ln'>1450</a></td><td>    <a id="1450c5" class="tk">__IO</a> <a id="1450c10" class="tk">uint32_t</a> <a id="1450c19" class="tk">CDSR</a>;                <span class="ct">/*!&lt; LTDC Current Display Status Register,                       Address offset: 0x48 */</span></td></tr>
<tr name="1451" id="1451">
<td><a id="l1451" class='ln'>1451</a></td><td>  <span class="br">}</span> <a id="1451c5" class="tk">LTDC_TypeDef</a>;</td></tr>
<tr name="1452" id="1452">
<td><a id="l1452" class='ln'>1452</a></td><td></td></tr>
<tr name="1453" id="1453">
<td><a id="l1453" class='ln'>1453</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1454" id="1454">
<td><a id="l1454" class='ln'>1454</a></td><td><span class="ct">   * @brief LCD-TFT Display layer x Controller</span></td></tr>
<tr name="1455" id="1455">
<td><a id="l1455" class='ln'>1455</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1456" id="1456">
<td><a id="l1456" class='ln'>1456</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1457" id="1457">
<td><a id="l1457" class='ln'>1457</a></td><td>    <a id="1457c5" class="tk">__IO</a> <a id="1457c10" class="tk">uint32_t</a> <a id="1457c19" class="tk">CR</a>;                  <span class="ct">/*!&lt; LTDC Layerx Control Register                                  Address offset: 0x84 */</span></td></tr>
<tr name="1458" id="1458">
<td><a id="l1458" class='ln'>1458</a></td><td>    <a id="1458c5" class="tk">__IO</a> <a id="1458c10" class="tk">uint32_t</a> <a id="1458c19" class="tk">WHPCR</a>;               <span class="ct">/*!&lt; LTDC Layerx Window Horizontal Position Configuration Register Address offset: 0x88 */</span></td></tr>
<tr name="1459" id="1459">
<td><a id="l1459" class='ln'>1459</a></td><td>    <a id="1459c5" class="tk">__IO</a> <a id="1459c10" class="tk">uint32_t</a> <a id="1459c19" class="tk">WVPCR</a>;               <span class="ct">/*!&lt; LTDC Layerx Window Vertical Position Configuration Register   Address offset: 0x8C */</span></td></tr>
<tr name="1460" id="1460">
<td><a id="l1460" class='ln'>1460</a></td><td>    <a id="1460c5" class="tk">__IO</a> <a id="1460c10" class="tk">uint32_t</a> <a id="1460c19" class="tk">CKCR</a>;                <span class="ct">/*!&lt; LTDC Layerx Color Keying Configuration Register               Address offset: 0x90 */</span></td></tr>
<tr name="1461" id="1461">
<td><a id="l1461" class='ln'>1461</a></td><td>    <a id="1461c5" class="tk">__IO</a> <a id="1461c10" class="tk">uint32_t</a> <a id="1461c19" class="tk">PFCR</a>;                <span class="ct">/*!&lt; LTDC Layerx Pixel Format Configuration Register               Address offset: 0x94 */</span></td></tr>
<tr name="1462" id="1462">
<td><a id="l1462" class='ln'>1462</a></td><td>    <a id="1462c5" class="tk">__IO</a> <a id="1462c10" class="tk">uint32_t</a> <a id="1462c19" class="tk">CACR</a>;                <span class="ct">/*!&lt; LTDC Layerx Constant Alpha Configuration Register             Address offset: 0x98 */</span></td></tr>
<tr name="1463" id="1463">
<td><a id="l1463" class='ln'>1463</a></td><td>    <a id="1463c5" class="tk">__IO</a> <a id="1463c10" class="tk">uint32_t</a> <a id="1463c19" class="tk">DCCR</a>;                <span class="ct">/*!&lt; LTDC Layerx Default Color Configuration Register              Address offset: 0x9C */</span></td></tr>
<tr name="1464" id="1464">
<td><a id="l1464" class='ln'>1464</a></td><td>    <a id="1464c5" class="tk">__IO</a> <a id="1464c10" class="tk">uint32_t</a> <a id="1464c19" class="tk">BFCR</a>;                <span class="ct">/*!&lt; LTDC Layerx Blending Factors Configuration Register           Address offset: 0xA0 */</span></td></tr>
<tr name="1465" id="1465">
<td><a id="l1465" class='ln'>1465</a></td><td>    <a id="1465c5" class="tk">uint32_t</a> <a id="1465c14" class="tk">RESERVED0</a>[2];             <span class="ct">/*!&lt; Reserved */</span></td></tr>
<tr name="1466" id="1466">
<td><a id="l1466" class='ln'>1466</a></td><td>    <a id="1466c5" class="tk">__IO</a> <a id="1466c10" class="tk">uint32_t</a> <a id="1466c19" class="tk">CFBAR</a>;               <span class="ct">/*!&lt; LTDC Layerx Color Frame Buffer Address Register               Address offset: 0xAC */</span></td></tr>
<tr name="1467" id="1467">
<td><a id="l1467" class='ln'>1467</a></td><td>    <a id="1467c5" class="tk">__IO</a> <a id="1467c10" class="tk">uint32_t</a> <a id="1467c19" class="tk">CFBLR</a>;               <span class="ct">/*!&lt; LTDC Layerx Color Frame Buffer Length Register                Address offset: 0xB0 */</span></td></tr>
<tr name="1468" id="1468">
<td><a id="l1468" class='ln'>1468</a></td><td>    <a id="1468c5" class="tk">__IO</a> <a id="1468c10" class="tk">uint32_t</a> <a id="1468c19" class="tk">CFBLNR</a>;              <span class="ct">/*!&lt; LTDC Layerx ColorFrame Buffer Line Number Register            Address offset: 0xB4 */</span></td></tr>
<tr name="1469" id="1469">
<td><a id="l1469" class='ln'>1469</a></td><td>    <a id="1469c5" class="tk">uint32_t</a> <a id="1469c14" class="tk">RESERVED1</a>[3];             <span class="ct">/*!&lt; Reserved */</span></td></tr>
<tr name="1470" id="1470">
<td><a id="l1470" class='ln'>1470</a></td><td>    <a id="1470c5" class="tk">__IO</a> <a id="1470c10" class="tk">uint32_t</a> <a id="1470c19" class="tk">CLUTWR</a>;              <span class="ct">/*!&lt; LTDC Layerx CLUT Write Register                               Address offset: 0x144 */</span></td></tr>
<tr name="1471" id="1471">
<td><a id="l1471" class='ln'>1471</a></td><td>  <span class="br">}</span> <a id="1471c5" class="tk">LTDC_Layer_TypeDef</a>;</td></tr>
<tr name="1472" id="1472">
<td><a id="l1472" class='ln'>1472</a></td><td></td></tr>
<tr name="1473" id="1473">
<td><a id="l1473" class='ln'>1473</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1474" id="1474">
<td><a id="l1474" class='ln'>1474</a></td><td><span class="ct">   * @brief Power Control</span></td></tr>
<tr name="1475" id="1475">
<td><a id="l1475" class='ln'>1475</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1476" id="1476">
<td><a id="l1476" class='ln'>1476</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1477" id="1477">
<td><a id="l1477" class='ln'>1477</a></td><td>    <a id="1477c5" class="tk">__IO</a> <a id="1477c10" class="tk">uint32_t</a> <a id="1477c19" class="tk">CR</a>;                  <span class="ct">/*!&lt; PWR power control register,        Address offset: 0x00 */</span></td></tr>
<tr name="1478" id="1478">
<td><a id="l1478" class='ln'>1478</a></td><td>    <a id="1478c5" class="tk">__IO</a> <a id="1478c10" class="tk">uint32_t</a> <a id="1478c19" class="tk">CSR</a>;                 <span class="ct">/*!&lt; PWR power control/status register, Address offset: 0x04 */</span></td></tr>
<tr name="1479" id="1479">
<td><a id="l1479" class='ln'>1479</a></td><td>  <span class="br">}</span> <a id="1479c5" class="tk">PWR_TypeDef</a>;</td></tr>
<tr name="1480" id="1480">
<td><a id="l1480" class='ln'>1480</a></td><td></td></tr>
<tr name="1481" id="1481">
<td><a id="l1481" class='ln'>1481</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1482" id="1482">
<td><a id="l1482" class='ln'>1482</a></td><td><span class="ct">   * @brief Reset and Clock Control</span></td></tr>
<tr name="1483" id="1483">
<td><a id="l1483" class='ln'>1483</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1484" id="1484">
<td><a id="l1484" class='ln'>1484</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1485" id="1485">
<td><a id="l1485" class='ln'>1485</a></td><td>    <a id="1485c5" class="tk">__IO</a> <a id="1485c10" class="tk">uint32_t</a> <a id="1485c19" class="tk">CR</a>;                  <span class="ct">/*!&lt; RCC clock control register,                                  Address offset: 0x00 */</span></td></tr>
<tr name="1486" id="1486">
<td><a id="l1486" class='ln'>1486</a></td><td>    <a id="1486c5" class="tk">__IO</a> <a id="1486c10" class="tk">uint32_t</a> <a id="1486c19" class="tk">PLLCFGR</a>;             <span class="ct">/*!&lt; RCC PLL configuration register,                              Address offset: 0x04 */</span></td></tr>
<tr name="1487" id="1487">
<td><a id="l1487" class='ln'>1487</a></td><td>    <a id="1487c5" class="tk">__IO</a> <a id="1487c10" class="tk">uint32_t</a> <a id="1487c19" class="tk">CFGR</a>;                <span class="ct">/*!&lt; RCC clock configuration register,                            Address offset: 0x08 */</span></td></tr>
<tr name="1488" id="1488">
<td><a id="l1488" class='ln'>1488</a></td><td>    <a id="1488c5" class="tk">__IO</a> <a id="1488c10" class="tk">uint32_t</a> <a id="1488c19" class="tk">CIR</a>;                 <span class="ct">/*!&lt; RCC clock interrupt register,                                Address offset: 0x0C */</span></td></tr>
<tr name="1489" id="1489">
<td><a id="l1489" class='ln'>1489</a></td><td>    <a id="1489c5" class="tk">__IO</a> <a id="1489c10" class="tk">uint32_t</a> <a id="1489c19" class="tk">AHB1RSTR</a>;            <span class="ct">/*!&lt; RCC AHB1 peripheral reset register,                          Address offset: 0x10 */</span></td></tr>
<tr name="1490" id="1490">
<td><a id="l1490" class='ln'>1490</a></td><td>    <a id="1490c5" class="tk">__IO</a> <a id="1490c10" class="tk">uint32_t</a> <a id="1490c19" class="tk">AHB2RSTR</a>;            <span class="ct">/*!&lt; RCC AHB2 peripheral reset register,                          Address offset: 0x14 */</span></td></tr>
<tr name="1491" id="1491">
<td><a id="l1491" class='ln'>1491</a></td><td>    <a id="1491c5" class="tk">__IO</a> <a id="1491c10" class="tk">uint32_t</a> <a id="1491c19" class="tk">AHB3RSTR</a>;            <span class="ct">/*!&lt; RCC AHB3 peripheral reset register,                          Address offset: 0x18 */</span></td></tr>
<tr name="1492" id="1492">
<td><a id="l1492" class='ln'>1492</a></td><td>    <a id="1492c5" class="tk">uint32_t</a> <a id="1492c14" class="tk">RESERVED0</a>;                <span class="ct">/*!&lt; Reserved, 0x1C                                                                    */</span></td></tr>
<tr name="1493" id="1493">
<td><a id="l1493" class='ln'>1493</a></td><td>    <a id="1493c5" class="tk">__IO</a> <a id="1493c10" class="tk">uint32_t</a> <a id="1493c19" class="tk">APB1RSTR</a>;            <span class="ct">/*!&lt; RCC APB1 peripheral reset register,                          Address offset: 0x20 */</span></td></tr>
<tr name="1494" id="1494">
<td><a id="l1494" class='ln'>1494</a></td><td>    <a id="1494c5" class="tk">__IO</a> <a id="1494c10" class="tk">uint32_t</a> <a id="1494c19" class="tk">APB2RSTR</a>;            <span class="ct">/*!&lt; RCC APB2 peripheral reset register,                          Address offset: 0x24 */</span></td></tr>
<tr name="1495" id="1495">
<td><a id="l1495" class='ln'>1495</a></td><td>    <a id="1495c5" class="tk">uint32_t</a> <a id="1495c14" class="tk">RESERVED1</a>[2];             <span class="ct">/*!&lt; Reserved, 0x28-0x2C                                                               */</span></td></tr>
<tr name="1496" id="1496">
<td><a id="l1496" class='ln'>1496</a></td><td>    <a id="1496c5" class="tk">__IO</a> <a id="1496c10" class="tk">uint32_t</a> <a id="1496c19" class="tk">AHB1ENR</a>;             <span class="ct">/*!&lt; RCC AHB1 peripheral clock register,                          Address offset: 0x30 */</span></td></tr>
<tr name="1497" id="1497">
<td><a id="l1497" class='ln'>1497</a></td><td>    <a id="1497c5" class="tk">__IO</a> <a id="1497c10" class="tk">uint32_t</a> <a id="1497c19" class="tk">AHB2ENR</a>;             <span class="ct">/*!&lt; RCC AHB2 peripheral clock register,                          Address offset: 0x34 */</span></td></tr>
<tr name="1498" id="1498">
<td><a id="l1498" class='ln'>1498</a></td><td>    <a id="1498c5" class="tk">__IO</a> <a id="1498c10" class="tk">uint32_t</a> <a id="1498c19" class="tk">AHB3ENR</a>;             <span class="ct">/*!&lt; RCC AHB3 peripheral clock register,                          Address offset: 0x38 */</span></td></tr>
<tr name="1499" id="1499">
<td><a id="l1499" class='ln'>1499</a></td><td>    <a id="1499c5" class="tk">uint32_t</a> <a id="1499c14" class="tk">RESERVED2</a>;                <span class="ct">/*!&lt; Reserved, 0x3C                                                                    */</span></td></tr>
<tr name="1500" id="1500">
<td><a id="l1500" class='ln'>1500</a></td><td>    <a id="1500c5" class="tk">__IO</a> <a id="1500c10" class="tk">uint32_t</a> <a id="1500c19" class="tk">APB1ENR</a>;             <span class="ct">/*!&lt; RCC APB1 peripheral clock enable register,                   Address offset: 0x40 */</span></td></tr>
<tr name="1501" id="1501">
<td><a id="l1501" class='ln'>1501</a></td><td>    <a id="1501c5" class="tk">__IO</a> <a id="1501c10" class="tk">uint32_t</a> <a id="1501c19" class="tk">APB2ENR</a>;             <span class="ct">/*!&lt; RCC APB2 peripheral clock enable register,                   Address offset: 0x44 */</span></td></tr>
<tr name="1502" id="1502">
<td><a id="l1502" class='ln'>1502</a></td><td>    <a id="1502c5" class="tk">uint32_t</a> <a id="1502c14" class="tk">RESERVED3</a>[2];             <span class="ct">/*!&lt; Reserved, 0x48-0x4C                                                               */</span></td></tr>
<tr name="1503" id="1503">
<td><a id="l1503" class='ln'>1503</a></td><td>    <a id="1503c5" class="tk">__IO</a> <a id="1503c10" class="tk">uint32_t</a> <a id="1503c19" class="tk">AHB1LPENR</a>;           <span class="ct">/*!&lt; RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 */</span></td></tr>
<tr name="1504" id="1504">
<td><a id="l1504" class='ln'>1504</a></td><td>    <a id="1504c5" class="tk">__IO</a> <a id="1504c10" class="tk">uint32_t</a> <a id="1504c19" class="tk">AHB2LPENR</a>;           <span class="ct">/*!&lt; RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 */</span></td></tr>
<tr name="1505" id="1505">
<td><a id="l1505" class='ln'>1505</a></td><td>    <a id="1505c5" class="tk">__IO</a> <a id="1505c10" class="tk">uint32_t</a> <a id="1505c19" class="tk">AHB3LPENR</a>;           <span class="ct">/*!&lt; RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 */</span></td></tr>
<tr name="1506" id="1506">
<td><a id="l1506" class='ln'>1506</a></td><td>    <a id="1506c5" class="tk">uint32_t</a> <a id="1506c14" class="tk">RESERVED4</a>;                <span class="ct">/*!&lt; Reserved, 0x5C                                                                    */</span></td></tr>
<tr name="1507" id="1507">
<td><a id="l1507" class='ln'>1507</a></td><td>    <a id="1507c5" class="tk">__IO</a> <a id="1507c10" class="tk">uint32_t</a> <a id="1507c19" class="tk">APB1LPENR</a>;           <span class="ct">/*!&lt; RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 */</span></td></tr>
<tr name="1508" id="1508">
<td><a id="l1508" class='ln'>1508</a></td><td>    <a id="1508c5" class="tk">__IO</a> <a id="1508c10" class="tk">uint32_t</a> <a id="1508c19" class="tk">APB2LPENR</a>;           <span class="ct">/*!&lt; RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 */</span></td></tr>
<tr name="1509" id="1509">
<td><a id="l1509" class='ln'>1509</a></td><td>    <a id="1509c5" class="tk">uint32_t</a> <a id="1509c14" class="tk">RESERVED5</a>[2];             <span class="ct">/*!&lt; Reserved, 0x68-0x6C                                                               */</span></td></tr>
<tr name="1510" id="1510">
<td><a id="l1510" class='ln'>1510</a></td><td>    <a id="1510c5" class="tk">__IO</a> <a id="1510c10" class="tk">uint32_t</a> <a id="1510c19" class="tk">BDCR</a>;                <span class="ct">/*!&lt; RCC Backup domain control register,                          Address offset: 0x70 */</span></td></tr>
<tr name="1511" id="1511">
<td><a id="l1511" class='ln'>1511</a></td><td>    <a id="1511c5" class="tk">__IO</a> <a id="1511c10" class="tk">uint32_t</a> <a id="1511c19" class="tk">CSR</a>;                 <span class="ct">/*!&lt; RCC clock control &amp; status register,                         Address offset: 0x74 */</span></td></tr>
<tr name="1512" id="1512">
<td><a id="l1512" class='ln'>1512</a></td><td>    <a id="1512c5" class="tk">uint32_t</a> <a id="1512c14" class="tk">RESERVED6</a>[2];             <span class="ct">/*!&lt; Reserved, 0x78-0x7C                                                               */</span></td></tr>
<tr name="1513" id="1513">
<td><a id="l1513" class='ln'>1513</a></td><td>    <a id="1513c5" class="tk">__IO</a> <a id="1513c10" class="tk">uint32_t</a> <a id="1513c19" class="tk">SSCGR</a>;               <span class="ct">/*!&lt; RCC spread spectrum clock generation register,               Address offset: 0x80 */</span></td></tr>
<tr name="1514" id="1514">
<td><a id="l1514" class='ln'>1514</a></td><td>    <a id="1514c5" class="tk">__IO</a> <a id="1514c10" class="tk">uint32_t</a> <a id="1514c19" class="tk">PLLI2SCFGR</a>;          <span class="ct">/*!&lt; RCC PLLI2S configuration register,                           Address offset: 0x84 */</span></td></tr>
<tr name="1515" id="1515">
<td><a id="l1515" class='ln'>1515</a></td><td>    <a id="1515c5" class="tk">__IO</a> <a id="1515c10" class="tk">uint32_t</a> <a id="1515c19" class="tk">PLLSAICFGR</a>;          <span class="ct">/*!&lt; RCC PLLSAI configuration register,                           Address offset: 0x88 */</span></td></tr>
<tr name="1516" id="1516">
<td><a id="l1516" class='ln'>1516</a></td><td>    <a id="1516c5" class="tk">__IO</a> <a id="1516c10" class="tk">uint32_t</a> <a id="1516c19" class="tk">DCKCFGR</a>;             <span class="ct">/*!&lt; RCC Dedicated Clocks configuration register,                 Address offset: 0x8C */</span></td></tr>
<tr name="1517" id="1517">
<td><a id="l1517" class='ln'>1517</a></td><td>    <a id="1517c5" class="tk">__IO</a> <a id="1517c10" class="tk">uint32_t</a> <a id="1517c19" class="tk">CKGATENR</a>;            <span class="ct">/*!&lt; RCC Clocks Gated Enable Register,                            Address offset: 0x90 */</span></td></tr>
<tr name="1518" id="1518">
<td><a id="l1518" class='ln'>1518</a></td><td></td></tr>
<tr name="1519" id="1519">
<td><a id="l1519" class='ln'>1519</a></td><td>    <span class="ct">/* Only for STM32F412xG and STM32F446xx devices */</span></td></tr>
<tr name="1520" id="1520">
<td><a id="l1520" class='ln'>1520</a></td><td>    <a id="1520c5" class="tk">__IO</a> <a id="1520c10" class="tk">uint32_t</a> <a id="1520c19" class="tk">DCKCFGR2</a>;            <span class="ct">/*!&lt; RCC Dedicated Clocks configuration register 2,               Address offset: 0x94 */</span></td></tr>
<tr name="1521" id="1521">
<td><a id="l1521" class='ln'>1521</a></td><td></td></tr>
<tr name="1522" id="1522">
<td><a id="l1522" class='ln'>1522</a></td><td>    <span class="ct">/* Only for STM32F410xx, STM32F412xG and STM32F446xx devices */</span></td></tr>
<tr name="1523" id="1523">
<td><a id="l1523" class='ln'>1523</a></td><td>  <span class="br">}</span> <a id="1523c5" class="tk">RCC_TypeDef</a>;</td></tr>
<tr name="1524" id="1524">
<td><a id="l1524" class='ln'>1524</a></td><td></td></tr>
<tr name="1525" id="1525">
<td><a id="l1525" class='ln'>1525</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1526" id="1526">
<td><a id="l1526" class='ln'>1526</a></td><td><span class="ct">   * @brief Real-Time Clock</span></td></tr>
<tr name="1527" id="1527">
<td><a id="l1527" class='ln'>1527</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1528" id="1528">
<td><a id="l1528" class='ln'>1528</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1529" id="1529">
<td><a id="l1529" class='ln'>1529</a></td><td>    <a id="1529c5" class="tk">__IO</a> <a id="1529c10" class="tk">uint32_t</a> <a id="1529c19" class="tk">TR</a>;                  <span class="ct">/*!&lt; RTC time register,                                        Address offset: 0x00 */</span></td></tr>
<tr name="1530" id="1530">
<td><a id="l1530" class='ln'>1530</a></td><td>    <a id="1530c5" class="tk">__IO</a> <a id="1530c10" class="tk">uint32_t</a> <a id="1530c19" class="tk">DR</a>;                  <span class="ct">/*!&lt; RTC date register,                                        Address offset: 0x04 */</span></td></tr>
<tr name="1531" id="1531">
<td><a id="l1531" class='ln'>1531</a></td><td>    <a id="1531c5" class="tk">__IO</a> <a id="1531c10" class="tk">uint32_t</a> <a id="1531c19" class="tk">CR</a>;                  <span class="ct">/*!&lt; RTC control register,                                     Address offset: 0x08 */</span></td></tr>
<tr name="1532" id="1532">
<td><a id="l1532" class='ln'>1532</a></td><td>    <a id="1532c5" class="tk">__IO</a> <a id="1532c10" class="tk">uint32_t</a> <a id="1532c19" class="tk">ISR</a>;                 <span class="ct">/*!&lt; RTC initialization and status register,                   Address offset: 0x0C */</span></td></tr>
<tr name="1533" id="1533">
<td><a id="l1533" class='ln'>1533</a></td><td>    <a id="1533c5" class="tk">__IO</a> <a id="1533c10" class="tk">uint32_t</a> <a id="1533c19" class="tk">PRER</a>;                <span class="ct">/*!&lt; RTC prescaler register,                                   Address offset: 0x10 */</span></td></tr>
<tr name="1534" id="1534">
<td><a id="l1534" class='ln'>1534</a></td><td>    <a id="1534c5" class="tk">__IO</a> <a id="1534c10" class="tk">uint32_t</a> <a id="1534c19" class="tk">WUTR</a>;                <span class="ct">/*!&lt; RTC wakeup timer register,                                Address offset: 0x14 */</span></td></tr>
<tr name="1535" id="1535">
<td><a id="l1535" class='ln'>1535</a></td><td>    <a id="1535c5" class="tk">__IO</a> <a id="1535c10" class="tk">uint32_t</a> <a id="1535c19" class="tk">CALIBR</a>;              <span class="ct">/*!&lt; RTC calibration register,                                 Address offset: 0x18 */</span></td></tr>
<tr name="1536" id="1536">
<td><a id="l1536" class='ln'>1536</a></td><td>    <a id="1536c5" class="tk">__IO</a> <a id="1536c10" class="tk">uint32_t</a> <a id="1536c19" class="tk">ALRMAR</a>;              <span class="ct">/*!&lt; RTC alarm A register,                                     Address offset: 0x1C */</span></td></tr>
<tr name="1537" id="1537">
<td><a id="l1537" class='ln'>1537</a></td><td>    <a id="1537c5" class="tk">__IO</a> <a id="1537c10" class="tk">uint32_t</a> <a id="1537c19" class="tk">ALRMBR</a>;              <span class="ct">/*!&lt; RTC alarm B register,                                     Address offset: 0x20 */</span></td></tr>
<tr name="1538" id="1538">
<td><a id="l1538" class='ln'>1538</a></td><td>    <a id="1538c5" class="tk">__IO</a> <a id="1538c10" class="tk">uint32_t</a> <a id="1538c19" class="tk">WPR</a>;                 <span class="ct">/*!&lt; RTC write protection register,                            Address offset: 0x24 */</span></td></tr>
<tr name="1539" id="1539">
<td><a id="l1539" class='ln'>1539</a></td><td>    <a id="1539c5" class="tk">__IO</a> <a id="1539c10" class="tk">uint32_t</a> <a id="1539c19" class="tk">SSR</a>;                 <span class="ct">/*!&lt; RTC sub second register,                                  Address offset: 0x28 */</span></td></tr>
<tr name="1540" id="1540">
<td><a id="l1540" class='ln'>1540</a></td><td>    <a id="1540c5" class="tk">__IO</a> <a id="1540c10" class="tk">uint32_t</a> <a id="1540c19" class="tk">SHIFTR</a>;              <span class="ct">/*!&lt; RTC shift control register,                               Address offset: 0x2C */</span></td></tr>
<tr name="1541" id="1541">
<td><a id="l1541" class='ln'>1541</a></td><td>    <a id="1541c5" class="tk">__IO</a> <a id="1541c10" class="tk">uint32_t</a> <a id="1541c19" class="tk">TSTR</a>;                <span class="ct">/*!&lt; RTC time stamp time register,                             Address offset: 0x30 */</span></td></tr>
<tr name="1542" id="1542">
<td><a id="l1542" class='ln'>1542</a></td><td>    <a id="1542c5" class="tk">__IO</a> <a id="1542c10" class="tk">uint32_t</a> <a id="1542c19" class="tk">TSDR</a>;                <span class="ct">/*!&lt; RTC time stamp date register,                             Address offset: 0x34 */</span></td></tr>
<tr name="1543" id="1543">
<td><a id="l1543" class='ln'>1543</a></td><td>    <a id="1543c5" class="tk">__IO</a> <a id="1543c10" class="tk">uint32_t</a> <a id="1543c19" class="tk">TSSSR</a>;               <span class="ct">/*!&lt; RTC time-stamp sub second register,                       Address offset: 0x38 */</span></td></tr>
<tr name="1544" id="1544">
<td><a id="l1544" class='ln'>1544</a></td><td>    <a id="1544c5" class="tk">__IO</a> <a id="1544c10" class="tk">uint32_t</a> <a id="1544c19" class="tk">CALR</a>;                <span class="ct">/*!&lt; RTC calibration register,                                 Address offset: 0x3C */</span></td></tr>
<tr name="1545" id="1545">
<td><a id="l1545" class='ln'>1545</a></td><td>    <a id="1545c5" class="tk">__IO</a> <a id="1545c10" class="tk">uint32_t</a> <a id="1545c19" class="tk">TAFCR</a>;               <span class="ct">/*!&lt; RTC tamper and alternate function configuration register, Address offset: 0x40 */</span></td></tr>
<tr name="1546" id="1546">
<td><a id="l1546" class='ln'>1546</a></td><td>    <a id="1546c5" class="tk">__IO</a> <a id="1546c10" class="tk">uint32_t</a> <a id="1546c19" class="tk">ALRMASSR</a>;            <span class="ct">/*!&lt; RTC alarm A sub second register,                          Address offset: 0x44 */</span></td></tr>
<tr name="1547" id="1547">
<td><a id="l1547" class='ln'>1547</a></td><td>    <a id="1547c5" class="tk">__IO</a> <a id="1547c10" class="tk">uint32_t</a> <a id="1547c19" class="tk">ALRMBSSR</a>;            <span class="ct">/*!&lt; RTC alarm B sub second register,                          Address offset: 0x48 */</span></td></tr>
<tr name="1548" id="1548">
<td><a id="l1548" class='ln'>1548</a></td><td>    <a id="1548c5" class="tk">uint32_t</a> <a id="1548c14" class="tk">RESERVED7</a>;                <span class="ct">/*!&lt; Reserved, 0x4C                                                                 */</span></td></tr>
<tr name="1549" id="1549">
<td><a id="l1549" class='ln'>1549</a></td><td>    <a id="1549c5" class="tk">__IO</a> <a id="1549c10" class="tk">uint32_t</a> <a id="1549c19" class="tk">BKP0R</a>;               <span class="ct">/*!&lt; RTC backup register 1,                                    Address offset: 0x50 */</span></td></tr>
<tr name="1550" id="1550">
<td><a id="l1550" class='ln'>1550</a></td><td>    <a id="1550c5" class="tk">__IO</a> <a id="1550c10" class="tk">uint32_t</a> <a id="1550c19" class="tk">BKP1R</a>;               <span class="ct">/*!&lt; RTC backup register 1,                                    Address offset: 0x54 */</span></td></tr>
<tr name="1551" id="1551">
<td><a id="l1551" class='ln'>1551</a></td><td>    <a id="1551c5" class="tk">__IO</a> <a id="1551c10" class="tk">uint32_t</a> <a id="1551c19" class="tk">BKP2R</a>;               <span class="ct">/*!&lt; RTC backup register 2,                                    Address offset: 0x58 */</span></td></tr>
<tr name="1552" id="1552">
<td><a id="l1552" class='ln'>1552</a></td><td>    <a id="1552c5" class="tk">__IO</a> <a id="1552c10" class="tk">uint32_t</a> <a id="1552c19" class="tk">BKP3R</a>;               <span class="ct">/*!&lt; RTC backup register 3,                                    Address offset: 0x5C */</span></td></tr>
<tr name="1553" id="1553">
<td><a id="l1553" class='ln'>1553</a></td><td>    <a id="1553c5" class="tk">__IO</a> <a id="1553c10" class="tk">uint32_t</a> <a id="1553c19" class="tk">BKP4R</a>;               <span class="ct">/*!&lt; RTC backup register 4,                                    Address offset: 0x60 */</span></td></tr>
<tr name="1554" id="1554">
<td><a id="l1554" class='ln'>1554</a></td><td>    <a id="1554c5" class="tk">__IO</a> <a id="1554c10" class="tk">uint32_t</a> <a id="1554c19" class="tk">BKP5R</a>;               <span class="ct">/*!&lt; RTC backup register 5,                                    Address offset: 0x64 */</span></td></tr>
<tr name="1555" id="1555">
<td><a id="l1555" class='ln'>1555</a></td><td>    <a id="1555c5" class="tk">__IO</a> <a id="1555c10" class="tk">uint32_t</a> <a id="1555c19" class="tk">BKP6R</a>;               <span class="ct">/*!&lt; RTC backup register 6,                                    Address offset: 0x68 */</span></td></tr>
<tr name="1556" id="1556">
<td><a id="l1556" class='ln'>1556</a></td><td>    <a id="1556c5" class="tk">__IO</a> <a id="1556c10" class="tk">uint32_t</a> <a id="1556c19" class="tk">BKP7R</a>;               <span class="ct">/*!&lt; RTC backup register 7,                                    Address offset: 0x6C */</span></td></tr>
<tr name="1557" id="1557">
<td><a id="l1557" class='ln'>1557</a></td><td>    <a id="1557c5" class="tk">__IO</a> <a id="1557c10" class="tk">uint32_t</a> <a id="1557c19" class="tk">BKP8R</a>;               <span class="ct">/*!&lt; RTC backup register 8,                                    Address offset: 0x70 */</span></td></tr>
<tr name="1558" id="1558">
<td><a id="l1558" class='ln'>1558</a></td><td>    <a id="1558c5" class="tk">__IO</a> <a id="1558c10" class="tk">uint32_t</a> <a id="1558c19" class="tk">BKP9R</a>;               <span class="ct">/*!&lt; RTC backup register 9,                                    Address offset: 0x74 */</span></td></tr>
<tr name="1559" id="1559">
<td><a id="l1559" class='ln'>1559</a></td><td>    <a id="1559c5" class="tk">__IO</a> <a id="1559c10" class="tk">uint32_t</a> <a id="1559c19" class="tk">BKP10R</a>;              <span class="ct">/*!&lt; RTC backup register 10,                                   Address offset: 0x78 */</span></td></tr>
<tr name="1560" id="1560">
<td><a id="l1560" class='ln'>1560</a></td><td>    <a id="1560c5" class="tk">__IO</a> <a id="1560c10" class="tk">uint32_t</a> <a id="1560c19" class="tk">BKP11R</a>;              <span class="ct">/*!&lt; RTC backup register 11,                                   Address offset: 0x7C */</span></td></tr>
<tr name="1561" id="1561">
<td><a id="l1561" class='ln'>1561</a></td><td>    <a id="1561c5" class="tk">__IO</a> <a id="1561c10" class="tk">uint32_t</a> <a id="1561c19" class="tk">BKP12R</a>;              <span class="ct">/*!&lt; RTC backup register 12,                                   Address offset: 0x80 */</span></td></tr>
<tr name="1562" id="1562">
<td><a id="l1562" class='ln'>1562</a></td><td>    <a id="1562c5" class="tk">__IO</a> <a id="1562c10" class="tk">uint32_t</a> <a id="1562c19" class="tk">BKP13R</a>;              <span class="ct">/*!&lt; RTC backup register 13,                                   Address offset: 0x84 */</span></td></tr>
<tr name="1563" id="1563">
<td><a id="l1563" class='ln'>1563</a></td><td>    <a id="1563c5" class="tk">__IO</a> <a id="1563c10" class="tk">uint32_t</a> <a id="1563c19" class="tk">BKP14R</a>;              <span class="ct">/*!&lt; RTC backup register 14,                                   Address offset: 0x88 */</span></td></tr>
<tr name="1564" id="1564">
<td><a id="l1564" class='ln'>1564</a></td><td>    <a id="1564c5" class="tk">__IO</a> <a id="1564c10" class="tk">uint32_t</a> <a id="1564c19" class="tk">BKP15R</a>;              <span class="ct">/*!&lt; RTC backup register 15,                                   Address offset: 0x8C */</span></td></tr>
<tr name="1565" id="1565">
<td><a id="l1565" class='ln'>1565</a></td><td>    <a id="1565c5" class="tk">__IO</a> <a id="1565c10" class="tk">uint32_t</a> <a id="1565c19" class="tk">BKP16R</a>;              <span class="ct">/*!&lt; RTC backup register 16,                                   Address offset: 0x90 */</span></td></tr>
<tr name="1566" id="1566">
<td><a id="l1566" class='ln'>1566</a></td><td>    <a id="1566c5" class="tk">__IO</a> <a id="1566c10" class="tk">uint32_t</a> <a id="1566c19" class="tk">BKP17R</a>;              <span class="ct">/*!&lt; RTC backup register 17,                                   Address offset: 0x94 */</span></td></tr>
<tr name="1567" id="1567">
<td><a id="l1567" class='ln'>1567</a></td><td>    <a id="1567c5" class="tk">__IO</a> <a id="1567c10" class="tk">uint32_t</a> <a id="1567c19" class="tk">BKP18R</a>;              <span class="ct">/*!&lt; RTC backup register 18,                                   Address offset: 0x98 */</span></td></tr>
<tr name="1568" id="1568">
<td><a id="l1568" class='ln'>1568</a></td><td>    <a id="1568c5" class="tk">__IO</a> <a id="1568c10" class="tk">uint32_t</a> <a id="1568c19" class="tk">BKP19R</a>;              <span class="ct">/*!&lt; RTC backup register 19,                                   Address offset: 0x9C */</span></td></tr>
<tr name="1569" id="1569">
<td><a id="l1569" class='ln'>1569</a></td><td>  <span class="br">}</span> <a id="1569c5" class="tk">RTC_TypeDef</a>;</td></tr>
<tr name="1570" id="1570">
<td><a id="l1570" class='ln'>1570</a></td><td></td></tr>
<tr name="1571" id="1571">
<td><a id="l1571" class='ln'>1571</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1572" id="1572">
<td><a id="l1572" class='ln'>1572</a></td><td><span class="ct">   * @brief Serial Audio Interface</span></td></tr>
<tr name="1573" id="1573">
<td><a id="l1573" class='ln'>1573</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1574" id="1574">
<td><a id="l1574" class='ln'>1574</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1575" id="1575">
<td><a id="l1575" class='ln'>1575</a></td><td>    <a id="1575c5" class="tk">__IO</a> <a id="1575c10" class="tk">uint32_t</a> <a id="1575c19" class="tk">GCR</a>;                 <span class="ct">/*!&lt; SAI global configuration register,        Address offset: 0x00 */</span></td></tr>
<tr name="1576" id="1576">
<td><a id="l1576" class='ln'>1576</a></td><td>  <span class="br">}</span> <a id="1576c5" class="tk">SAI_TypeDef</a>;</td></tr>
<tr name="1577" id="1577">
<td><a id="l1577" class='ln'>1577</a></td><td></td></tr>
<tr name="1578" id="1578">
<td><a id="l1578" class='ln'>1578</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1579" id="1579">
<td><a id="l1579" class='ln'>1579</a></td><td>    <a id="1579c5" class="tk">__IO</a> <a id="1579c10" class="tk">uint32_t</a> <a id="1579c19" class="tk">CR1</a>;                 <span class="ct">/*!&lt; SAI block x configuration register 1,     Address offset: 0x04 */</span></td></tr>
<tr name="1580" id="1580">
<td><a id="l1580" class='ln'>1580</a></td><td>    <a id="1580c5" class="tk">__IO</a> <a id="1580c10" class="tk">uint32_t</a> <a id="1580c19" class="tk">CR2</a>;                 <span class="ct">/*!&lt; SAI block x configuration register 2,     Address offset: 0x08 */</span></td></tr>
<tr name="1581" id="1581">
<td><a id="l1581" class='ln'>1581</a></td><td>    <a id="1581c5" class="tk">__IO</a> <a id="1581c10" class="tk">uint32_t</a> <a id="1581c19" class="tk">FRCR</a>;                <span class="ct">/*!&lt; SAI block x frame configuration register, Address offset: 0x0C */</span></td></tr>
<tr name="1582" id="1582">
<td><a id="l1582" class='ln'>1582</a></td><td>    <a id="1582c5" class="tk">__IO</a> <a id="1582c10" class="tk">uint32_t</a> <a id="1582c19" class="tk">SLOTR</a>;               <span class="ct">/*!&lt; SAI block x slot register,                Address offset: 0x10 */</span></td></tr>
<tr name="1583" id="1583">
<td><a id="l1583" class='ln'>1583</a></td><td>    <a id="1583c5" class="tk">__IO</a> <a id="1583c10" class="tk">uint32_t</a> <a id="1583c19" class="tk">IMR</a>;                 <span class="ct">/*!&lt; SAI block x interrupt mask register,      Address offset: 0x14 */</span></td></tr>
<tr name="1584" id="1584">
<td><a id="l1584" class='ln'>1584</a></td><td>    <a id="1584c5" class="tk">__IO</a> <a id="1584c10" class="tk">uint32_t</a> <a id="1584c19" class="tk">SR</a>;                  <span class="ct">/*!&lt; SAI block x status register,              Address offset: 0x18 */</span></td></tr>
<tr name="1585" id="1585">
<td><a id="l1585" class='ln'>1585</a></td><td>    <a id="1585c5" class="tk">__IO</a> <a id="1585c10" class="tk">uint32_t</a> <a id="1585c19" class="tk">CLRFR</a>;               <span class="ct">/*!&lt; SAI block x clear flag register,          Address offset: 0x1C */</span></td></tr>
<tr name="1586" id="1586">
<td><a id="l1586" class='ln'>1586</a></td><td>    <a id="1586c5" class="tk">__IO</a> <a id="1586c10" class="tk">uint32_t</a> <a id="1586c19" class="tk">DR</a>;                  <span class="ct">/*!&lt; SAI block x data register,                Address offset: 0x20 */</span></td></tr>
<tr name="1587" id="1587">
<td><a id="l1587" class='ln'>1587</a></td><td>  <span class="br">}</span> <a id="1587c5" class="tk">SAI_Block_TypeDef</a>;</td></tr>
<tr name="1588" id="1588">
<td><a id="l1588" class='ln'>1588</a></td><td></td></tr>
<tr name="1589" id="1589">
<td><a id="l1589" class='ln'>1589</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1590" id="1590">
<td><a id="l1590" class='ln'>1590</a></td><td><span class="ct">   * @brief SD host Interface</span></td></tr>
<tr name="1591" id="1591">
<td><a id="l1591" class='ln'>1591</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1592" id="1592">
<td><a id="l1592" class='ln'>1592</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1593" id="1593">
<td><a id="l1593" class='ln'>1593</a></td><td>    <a id="1593c5" class="tk">__IO</a> <a id="1593c10" class="tk">uint32_t</a> <a id="1593c19" class="tk">POWER</a>;               <span class="ct">/*!&lt; SDIO power control register,    Address offset: 0x00 */</span></td></tr>
<tr name="1594" id="1594">
<td><a id="l1594" class='ln'>1594</a></td><td>    <a id="1594c5" class="tk">__IO</a> <a id="1594c10" class="tk">uint32_t</a> <a id="1594c19" class="tk">CLKCR</a>;               <span class="ct">/*!&lt; SDI clock control register,     Address offset: 0x04 */</span></td></tr>
<tr name="1595" id="1595">
<td><a id="l1595" class='ln'>1595</a></td><td>    <a id="1595c5" class="tk">__IO</a> <a id="1595c10" class="tk">uint32_t</a> <a id="1595c19" class="tk">ARG</a>;                 <span class="ct">/*!&lt; SDIO argument register,         Address offset: 0x08 */</span></td></tr>
<tr name="1596" id="1596">
<td><a id="l1596" class='ln'>1596</a></td><td>    <a id="1596c5" class="tk">__IO</a> <a id="1596c10" class="tk">uint32_t</a> <a id="1596c19" class="tk">CMD</a>;                 <span class="ct">/*!&lt; SDIO command register,          Address offset: 0x0C */</span></td></tr>
<tr name="1597" id="1597">
<td><a id="l1597" class='ln'>1597</a></td><td>    <a id="1597c5" class="tk">__I</a> <a id="1597c9" class="tk">uint32_t</a> <a id="1597c18" class="tk">RESPCMD</a>;              <span class="ct">/*!&lt; SDIO command response register, Address offset: 0x10 */</span></td></tr>
<tr name="1598" id="1598">
<td><a id="l1598" class='ln'>1598</a></td><td>    <a id="1598c5" class="tk">__I</a> <a id="1598c9" class="tk">uint32_t</a> <a id="1598c18" class="tk">RESP1</a>;                <span class="ct">/*!&lt; SDIO response 1 register,       Address offset: 0x14 */</span></td></tr>
<tr name="1599" id="1599">
<td><a id="l1599" class='ln'>1599</a></td><td>    <a id="1599c5" class="tk">__I</a> <a id="1599c9" class="tk">uint32_t</a> <a id="1599c18" class="tk">RESP2</a>;                <span class="ct">/*!&lt; SDIO response 2 register,       Address offset: 0x18 */</span></td></tr>
<tr name="1600" id="1600">
<td><a id="l1600" class='ln'>1600</a></td><td>    <a id="1600c5" class="tk">__I</a> <a id="1600c9" class="tk">uint32_t</a> <a id="1600c18" class="tk">RESP3</a>;                <span class="ct">/*!&lt; SDIO response 3 register,       Address offset: 0x1C */</span></td></tr>
<tr name="1601" id="1601">
<td><a id="l1601" class='ln'>1601</a></td><td>    <a id="1601c5" class="tk">__I</a> <a id="1601c9" class="tk">uint32_t</a> <a id="1601c18" class="tk">RESP4</a>;                <span class="ct">/*!&lt; SDIO response 4 register,       Address offset: 0x20 */</span></td></tr>
<tr name="1602" id="1602">
<td><a id="l1602" class='ln'>1602</a></td><td>    <a id="1602c5" class="tk">__IO</a> <a id="1602c10" class="tk">uint32_t</a> <a id="1602c19" class="tk">DTIMER</a>;              <span class="ct">/*!&lt; SDIO data timer register,       Address offset: 0x24 */</span></td></tr>
<tr name="1603" id="1603">
<td><a id="l1603" class='ln'>1603</a></td><td>    <a id="1603c5" class="tk">__IO</a> <a id="1603c10" class="tk">uint32_t</a> <a id="1603c19" class="tk">DLEN</a>;                <span class="ct">/*!&lt; SDIO data length register,      Address offset: 0x28 */</span></td></tr>
<tr name="1604" id="1604">
<td><a id="l1604" class='ln'>1604</a></td><td>    <a id="1604c5" class="tk">__IO</a> <a id="1604c10" class="tk">uint32_t</a> <a id="1604c19" class="tk">DCTRL</a>;               <span class="ct">/*!&lt; SDIO data control register,     Address offset: 0x2C */</span></td></tr>
<tr name="1605" id="1605">
<td><a id="l1605" class='ln'>1605</a></td><td>    <a id="1605c5" class="tk">__I</a> <a id="1605c9" class="tk">uint32_t</a> <a id="1605c18" class="tk">DCOUNT</a>;               <span class="ct">/*!&lt; SDIO data counter register,     Address offset: 0x30 */</span></td></tr>
<tr name="1606" id="1606">
<td><a id="l1606" class='ln'>1606</a></td><td>    <a id="1606c5" class="tk">__I</a> <a id="1606c9" class="tk">uint32_t</a> <a id="1606c18" class="tk">STA</a>;                  <span class="ct">/*!&lt; SDIO status register,           Address offset: 0x34 */</span></td></tr>
<tr name="1607" id="1607">
<td><a id="l1607" class='ln'>1607</a></td><td>    <a id="1607c5" class="tk">__IO</a> <a id="1607c10" class="tk">uint32_t</a> <a id="1607c19" class="tk">ICR</a>;                 <span class="ct">/*!&lt; SDIO interrupt clear register,  Address offset: 0x38 */</span></td></tr>
<tr name="1608" id="1608">
<td><a id="l1608" class='ln'>1608</a></td><td>    <a id="1608c5" class="tk">__IO</a> <a id="1608c10" class="tk">uint32_t</a> <a id="1608c19" class="tk">MASK</a>;                <span class="ct">/*!&lt; SDIO mask register,             Address offset: 0x3C */</span></td></tr>
<tr name="1609" id="1609">
<td><a id="l1609" class='ln'>1609</a></td><td>    <a id="1609c5" class="tk">uint32_t</a> <a id="1609c14" class="tk">RESERVED0</a>[2];             <span class="ct">/*!&lt; Reserved, 0x40-0x44                                  */</span></td></tr>
<tr name="1610" id="1610">
<td><a id="l1610" class='ln'>1610</a></td><td>    <a id="1610c5" class="tk">__I</a> <a id="1610c9" class="tk">uint32_t</a> <a id="1610c18" class="tk">FIFOCNT</a>;              <span class="ct">/*!&lt; SDIO FIFO counter register,     Address offset: 0x48 */</span></td></tr>
<tr name="1611" id="1611">
<td><a id="l1611" class='ln'>1611</a></td><td>    <a id="1611c5" class="tk">uint32_t</a> <a id="1611c14" class="tk">RESERVED1</a>[13];            <span class="ct">/*!&lt; Reserved, 0x4C-0x7C                                  */</span></td></tr>
<tr name="1612" id="1612">
<td><a id="l1612" class='ln'>1612</a></td><td>    <a id="1612c5" class="tk">__IO</a> <a id="1612c10" class="tk">uint32_t</a> <a id="1612c19" class="tk">FIFO</a>;                <span class="ct">/*!&lt; SDIO data FIFO register,        Address offset: 0x80 */</span></td></tr>
<tr name="1613" id="1613">
<td><a id="l1613" class='ln'>1613</a></td><td>  <span class="br">}</span> <a id="1613c5" class="tk">SDIO_TypeDef</a>;</td></tr>
<tr name="1614" id="1614">
<td><a id="l1614" class='ln'>1614</a></td><td></td></tr>
<tr name="1615" id="1615">
<td><a id="l1615" class='ln'>1615</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1616" id="1616">
<td><a id="l1616" class='ln'>1616</a></td><td><span class="ct">   * @brief Serial Peripheral Interface</span></td></tr>
<tr name="1617" id="1617">
<td><a id="l1617" class='ln'>1617</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1618" id="1618">
<td><a id="l1618" class='ln'>1618</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1619" id="1619">
<td><a id="l1619" class='ln'>1619</a></td><td>    <a id="1619c5" class="tk">__IO</a> <a id="1619c10" class="tk">uint16_t</a> <a id="1619c19" class="tk">CR1</a>;                 <span class="ct">/*!&lt; SPI control register 1 (not used in I2S mode),      Address offset: 0x00 */</span></td></tr>
<tr name="1620" id="1620">
<td><a id="l1620" class='ln'>1620</a></td><td>    <a id="1620c5" class="tk">uint16_t</a> <a id="1620c14" class="tk">RESERVED0</a>;                <span class="ct">/*!&lt; Reserved, 0x02                                                           */</span></td></tr>
<tr name="1621" id="1621">
<td><a id="l1621" class='ln'>1621</a></td><td>    <a id="1621c5" class="tk">__IO</a> <a id="1621c10" class="tk">uint16_t</a> <a id="1621c19" class="tk">CR2</a>;                 <span class="ct">/*!&lt; SPI control register 2,                             Address offset: 0x04 */</span></td></tr>
<tr name="1622" id="1622">
<td><a id="l1622" class='ln'>1622</a></td><td>    <a id="1622c5" class="tk">uint16_t</a> <a id="1622c14" class="tk">RESERVED1</a>;                <span class="ct">/*!&lt; Reserved, 0x06                                                           */</span></td></tr>
<tr name="1623" id="1623">
<td><a id="l1623" class='ln'>1623</a></td><td>    <a id="1623c5" class="tk">__IO</a> <a id="1623c10" class="tk">uint16_t</a> <a id="1623c19" class="tk">SR</a>;                  <span class="ct">/*!&lt; SPI status register,                                Address offset: 0x08 */</span></td></tr>
<tr name="1624" id="1624">
<td><a id="l1624" class='ln'>1624</a></td><td>    <a id="1624c5" class="tk">uint16_t</a> <a id="1624c14" class="tk">RESERVED2</a>;                <span class="ct">/*!&lt; Reserved, 0x0A                                                           */</span></td></tr>
<tr name="1625" id="1625">
<td><a id="l1625" class='ln'>1625</a></td><td>    <a id="1625c5" class="tk">__IO</a> <a id="1625c10" class="tk">uint16_t</a> <a id="1625c19" class="tk">DR</a>;                  <span class="ct">/*!&lt; SPI data register,                                  Address offset: 0x0C */</span></td></tr>
<tr name="1626" id="1626">
<td><a id="l1626" class='ln'>1626</a></td><td>    <a id="1626c5" class="tk">uint16_t</a> <a id="1626c14" class="tk">RESERVED3</a>;                <span class="ct">/*!&lt; Reserved, 0x0E                                                           */</span></td></tr>
<tr name="1627" id="1627">
<td><a id="l1627" class='ln'>1627</a></td><td>    <a id="1627c5" class="tk">__IO</a> <a id="1627c10" class="tk">uint16_t</a> <a id="1627c19" class="tk">CRCPR</a>;               <span class="ct">/*!&lt; SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */</span></td></tr>
<tr name="1628" id="1628">
<td><a id="l1628" class='ln'>1628</a></td><td>    <a id="1628c5" class="tk">uint16_t</a> <a id="1628c14" class="tk">RESERVED4</a>;                <span class="ct">/*!&lt; Reserved, 0x12                                                           */</span></td></tr>
<tr name="1629" id="1629">
<td><a id="l1629" class='ln'>1629</a></td><td>    <a id="1629c5" class="tk">__IO</a> <a id="1629c10" class="tk">uint16_t</a> <a id="1629c19" class="tk">RXCRCR</a>;              <span class="ct">/*!&lt; SPI RX CRC register (not used in I2S mode),         Address offset: 0x14 */</span></td></tr>
<tr name="1630" id="1630">
<td><a id="l1630" class='ln'>1630</a></td><td>    <a id="1630c5" class="tk">uint16_t</a> <a id="1630c14" class="tk">RESERVED5</a>;                <span class="ct">/*!&lt; Reserved, 0x16                                                           */</span></td></tr>
<tr name="1631" id="1631">
<td><a id="l1631" class='ln'>1631</a></td><td>    <a id="1631c5" class="tk">__IO</a> <a id="1631c10" class="tk">uint16_t</a> <a id="1631c19" class="tk">TXCRCR</a>;              <span class="ct">/*!&lt; SPI TX CRC register (not used in I2S mode),         Address offset: 0x18 */</span></td></tr>
<tr name="1632" id="1632">
<td><a id="l1632" class='ln'>1632</a></td><td>    <a id="1632c5" class="tk">uint16_t</a> <a id="1632c14" class="tk">RESERVED6</a>;                <span class="ct">/*!&lt; Reserved, 0x1A                                                           */</span></td></tr>
<tr name="1633" id="1633">
<td><a id="l1633" class='ln'>1633</a></td><td>    <a id="1633c5" class="tk">__IO</a> <a id="1633c10" class="tk">uint16_t</a> <a id="1633c19" class="tk">I2SCFGR</a>;             <span class="ct">/*!&lt; SPI_I2S configuration register,                     Address offset: 0x1C */</span></td></tr>
<tr name="1634" id="1634">
<td><a id="l1634" class='ln'>1634</a></td><td>    <a id="1634c5" class="tk">uint16_t</a> <a id="1634c14" class="tk">RESERVED7</a>;                <span class="ct">/*!&lt; Reserved, 0x1E                                                           */</span></td></tr>
<tr name="1635" id="1635">
<td><a id="l1635" class='ln'>1635</a></td><td>    <a id="1635c5" class="tk">__IO</a> <a id="1635c10" class="tk">uint16_t</a> <a id="1635c19" class="tk">I2SPR</a>;               <span class="ct">/*!&lt; SPI_I2S prescaler register,                         Address offset: 0x20 */</span></td></tr>
<tr name="1636" id="1636">
<td><a id="l1636" class='ln'>1636</a></td><td>    <a id="1636c5" class="tk">uint16_t</a> <a id="1636c14" class="tk">RESERVED8</a>;                <span class="ct">/*!&lt; Reserved, 0x22                                                           */</span></td></tr>
<tr name="1637" id="1637">
<td><a id="l1637" class='ln'>1637</a></td><td>  <span class="br">}</span> <a id="1637c5" class="tk">SPI_TypeDef</a>;</td></tr>
<tr name="1638" id="1638">
<td><a id="l1638" class='ln'>1638</a></td><td></td></tr>
<tr name="1639" id="1639">
<td><a id="l1639" class='ln'>1639</a></td><td><span class="pp">#if</span> <a id="1639c5" class="tk">defined</a>(<a id="1639c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="1640" id="1640">
<td><a id="l1640" class='ln'>1640</a></td><td></td></tr>
<tr name="1641" id="1641">
<td><a id="l1641" class='ln'>1641</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1642" id="1642">
<td><a id="l1642" class='ln'>1642</a></td><td><span class="ct">   * @brief SPDIFRX Interface</span></td></tr>
<tr name="1643" id="1643">
<td><a id="l1643" class='ln'>1643</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1644" id="1644">
<td><a id="l1644" class='ln'>1644</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1645" id="1645">
<td><a id="l1645" class='ln'>1645</a></td><td>    <a id="1645c5" class="tk">__IO</a> <a id="1645c10" class="tk">uint32_t</a> <a id="1645c19" class="tk">CR</a>;                  <span class="ct">/*!&lt; Control register,                   Address offset: 0x00 */</span></td></tr>
<tr name="1646" id="1646">
<td><a id="l1646" class='ln'>1646</a></td><td>    <a id="1646c5" class="tk">__IO</a> <a id="1646c10" class="tk">uint16_t</a> <a id="1646c19" class="tk">IMR</a>;                 <span class="ct">/*!&lt; Interrupt mask register,            Address offset: 0x04 */</span></td></tr>
<tr name="1647" id="1647">
<td><a id="l1647" class='ln'>1647</a></td><td>    <a id="1647c5" class="tk">uint16_t</a> <a id="1647c14" class="tk">RESERVED0</a>;                <span class="ct">/*!&lt; Reserved,  0x06                                          */</span></td></tr>
<tr name="1648" id="1648">
<td><a id="l1648" class='ln'>1648</a></td><td>    <a id="1648c5" class="tk">__IO</a> <a id="1648c10" class="tk">uint32_t</a> <a id="1648c19" class="tk">SR</a>;                  <span class="ct">/*!&lt; Status register,                    Address offset: 0x08 */</span></td></tr>
<tr name="1649" id="1649">
<td><a id="l1649" class='ln'>1649</a></td><td>    <a id="1649c5" class="tk">__IO</a> <a id="1649c10" class="tk">uint16_t</a> <a id="1649c19" class="tk">IFCR</a>;                <span class="ct">/*!&lt; Interrupt Flag Clear register,      Address offset: 0x0C */</span></td></tr>
<tr name="1650" id="1650">
<td><a id="l1650" class='ln'>1650</a></td><td>    <a id="1650c5" class="tk">uint16_t</a> <a id="1650c14" class="tk">RESERVED1</a>;                <span class="ct">/*!&lt; Reserved,  0x0E                                          */</span></td></tr>
<tr name="1651" id="1651">
<td><a id="l1651" class='ln'>1651</a></td><td>    <a id="1651c5" class="tk">__IO</a> <a id="1651c10" class="tk">uint32_t</a> <a id="1651c19" class="tk">DR</a>;                  <span class="ct">/*!&lt; Data input register,                Address offset: 0x10 */</span></td></tr>
<tr name="1652" id="1652">
<td><a id="l1652" class='ln'>1652</a></td><td>    <a id="1652c5" class="tk">__IO</a> <a id="1652c10" class="tk">uint32_t</a> <a id="1652c19" class="tk">CSR</a>;                 <span class="ct">/*!&lt; Channel Status register,            Address offset: 0x14 */</span></td></tr>
<tr name="1653" id="1653">
<td><a id="l1653" class='ln'>1653</a></td><td>    <a id="1653c5" class="tk">__IO</a> <a id="1653c10" class="tk">uint32_t</a> <a id="1653c19" class="tk">DIR</a>;                 <span class="ct">/*!&lt; Debug Information register,         Address offset: 0x18 */</span></td></tr>
<tr name="1654" id="1654">
<td><a id="l1654" class='ln'>1654</a></td><td>    <a id="1654c5" class="tk">uint16_t</a> <a id="1654c14" class="tk">RESERVED2</a>;                <span class="ct">/*!&lt; Reserved,  0x1A                                          */</span></td></tr>
<tr name="1655" id="1655">
<td><a id="l1655" class='ln'>1655</a></td><td>  <span class="br">}</span> <a id="1655c5" class="tk">SPDIFRX_TypeDef</a>;</td></tr>
<tr name="1656" id="1656">
<td><a id="l1656" class='ln'>1656</a></td><td></td></tr>
<tr name="1657" id="1657">
<td><a id="l1657" class='ln'>1657</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="1658" id="1658">
<td><a id="l1658" class='ln'>1658</a></td><td></td></tr>
<tr name="1659" id="1659">
<td><a id="l1659" class='ln'>1659</a></td><td><span class="pp">#if</span> <a id="1659c5" class="tk">defined</a>(<a id="1659c13" class="tk">STM32F412xG</a>) <a id="1659c26" class="tk">||</a> <a id="1659c29" class="tk">defined</a>(<a id="1659c37" class="tk">STM32F446xx</a>) <a id="1659c50" class="tk">||</a> <a id="1659c53" class="tk">defined</a>(<a id="1659c61" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="1660" id="1660">
<td><a id="l1660" class='ln'>1660</a></td><td></td></tr>
<tr name="1661" id="1661">
<td><a id="l1661" class='ln'>1661</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1662" id="1662">
<td><a id="l1662" class='ln'>1662</a></td><td><span class="ct">   * @brief QUAD Serial Peripheral Interface</span></td></tr>
<tr name="1663" id="1663">
<td><a id="l1663" class='ln'>1663</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1664" id="1664">
<td><a id="l1664" class='ln'>1664</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1665" id="1665">
<td><a id="l1665" class='ln'>1665</a></td><td>    <a id="1665c5" class="tk">__IO</a> <a id="1665c10" class="tk">uint32_t</a> <a id="1665c19" class="tk">CR</a>;                  <span class="ct">/*!&lt; QUADSPI Control register,                           Address offset: 0x00 */</span></td></tr>
<tr name="1666" id="1666">
<td><a id="l1666" class='ln'>1666</a></td><td>    <a id="1666c5" class="tk">__IO</a> <a id="1666c10" class="tk">uint32_t</a> <a id="1666c19" class="tk">DCR</a>;                 <span class="ct">/*!&lt; QUADSPI Device Configuration register,              Address offset: 0x04 */</span></td></tr>
<tr name="1667" id="1667">
<td><a id="l1667" class='ln'>1667</a></td><td>    <a id="1667c5" class="tk">__IO</a> <a id="1667c10" class="tk">uint32_t</a> <a id="1667c19" class="tk">SR</a>;                  <span class="ct">/*!&lt; QUADSPI Status register,                            Address offset: 0x08 */</span></td></tr>
<tr name="1668" id="1668">
<td><a id="l1668" class='ln'>1668</a></td><td>    <a id="1668c5" class="tk">__IO</a> <a id="1668c10" class="tk">uint32_t</a> <a id="1668c19" class="tk">FCR</a>;                 <span class="ct">/*!&lt; QUADSPI Flag Clear register,                        Address offset: 0x0C */</span></td></tr>
<tr name="1669" id="1669">
<td><a id="l1669" class='ln'>1669</a></td><td>    <a id="1669c5" class="tk">__IO</a> <a id="1669c10" class="tk">uint32_t</a> <a id="1669c19" class="tk">DLR</a>;                 <span class="ct">/*!&lt; QUADSPI Data Length register,                       Address offset: 0x10 */</span></td></tr>
<tr name="1670" id="1670">
<td><a id="l1670" class='ln'>1670</a></td><td>    <a id="1670c5" class="tk">__IO</a> <a id="1670c10" class="tk">uint32_t</a> <a id="1670c19" class="tk">CCR</a>;                 <span class="ct">/*!&lt; QUADSPI Communication Configuration register,       Address offset: 0x14 */</span></td></tr>
<tr name="1671" id="1671">
<td><a id="l1671" class='ln'>1671</a></td><td>    <a id="1671c5" class="tk">__IO</a> <a id="1671c10" class="tk">uint32_t</a> <a id="1671c19" class="tk">AR</a>;                  <span class="ct">/*!&lt; QUADSPI Address register,                           Address offset: 0x18 */</span></td></tr>
<tr name="1672" id="1672">
<td><a id="l1672" class='ln'>1672</a></td><td>    <a id="1672c5" class="tk">__IO</a> <a id="1672c10" class="tk">uint32_t</a> <a id="1672c19" class="tk">ABR</a>;                 <span class="ct">/*!&lt; QUADSPI Alternate Bytes register,                   Address offset: 0x1C */</span></td></tr>
<tr name="1673" id="1673">
<td><a id="l1673" class='ln'>1673</a></td><td>    <a id="1673c5" class="tk">__IO</a> <a id="1673c10" class="tk">uint32_t</a> <a id="1673c19" class="tk">DR</a>;                  <span class="ct">/*!&lt; QUADSPI Data register,                              Address offset: 0x20 */</span></td></tr>
<tr name="1674" id="1674">
<td><a id="l1674" class='ln'>1674</a></td><td>    <a id="1674c5" class="tk">__IO</a> <a id="1674c10" class="tk">uint32_t</a> <a id="1674c19" class="tk">PSMKR</a>;               <span class="ct">/*!&lt; QUADSPI Polling Status Mask register,               Address offset: 0x24 */</span></td></tr>
<tr name="1675" id="1675">
<td><a id="l1675" class='ln'>1675</a></td><td>    <a id="1675c5" class="tk">__IO</a> <a id="1675c10" class="tk">uint32_t</a> <a id="1675c19" class="tk">PSMAR</a>;               <span class="ct">/*!&lt; QUADSPI Polling Status Match register,              Address offset: 0x28 */</span></td></tr>
<tr name="1676" id="1676">
<td><a id="l1676" class='ln'>1676</a></td><td>    <a id="1676c5" class="tk">__IO</a> <a id="1676c10" class="tk">uint32_t</a> <a id="1676c19" class="tk">PIR</a>;                 <span class="ct">/*!&lt; QUADSPI Polling Interval register,                  Address offset: 0x2C */</span></td></tr>
<tr name="1677" id="1677">
<td><a id="l1677" class='ln'>1677</a></td><td>    <a id="1677c5" class="tk">__IO</a> <a id="1677c10" class="tk">uint32_t</a> <a id="1677c19" class="tk">LPTR</a>;                <span class="ct">/*!&lt; QUADSPI Low Power Timeout register,                 Address offset: 0x30 */</span></td></tr>
<tr name="1678" id="1678">
<td><a id="l1678" class='ln'>1678</a></td><td>  <span class="br">}</span> <a id="1678c5" class="tk">QUADSPI_TypeDef</a>;</td></tr>
<tr name="1679" id="1679">
<td><a id="l1679" class='ln'>1679</a></td><td></td></tr>
<tr name="1680" id="1680">
<td><a id="l1680" class='ln'>1680</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F412xG || STM32F446xx || STM32F469_479xx */</span></td></tr>
<tr name="1681" id="1681">
<td><a id="l1681" class='ln'>1681</a></td><td></td></tr>
<tr name="1682" id="1682">
<td><a id="l1682" class='ln'>1682</a></td><td><span class="pp">#if</span> <a id="1682c5" class="tk">defined</a>(<a id="1682c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="1683" id="1683">
<td><a id="l1683" class='ln'>1683</a></td><td></td></tr>
<tr name="1684" id="1684">
<td><a id="l1684" class='ln'>1684</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1685" id="1685">
<td><a id="l1685" class='ln'>1685</a></td><td><span class="ct">   * @brief SPDIF-RX Interface</span></td></tr>
<tr name="1686" id="1686">
<td><a id="l1686" class='ln'>1686</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1687" id="1687">
<td><a id="l1687" class='ln'>1687</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1688" id="1688">
<td><a id="l1688" class='ln'>1688</a></td><td>    <a id="1688c5" class="tk">__IO</a> <a id="1688c10" class="tk">uint32_t</a> <a id="1688c19" class="tk">CR</a>;                  <span class="ct">/*!&lt; Control register,                   Address offset: 0x00 */</span></td></tr>
<tr name="1689" id="1689">
<td><a id="l1689" class='ln'>1689</a></td><td>    <a id="1689c5" class="tk">__IO</a> <a id="1689c10" class="tk">uint16_t</a> <a id="1689c19" class="tk">IMR</a>;                 <span class="ct">/*!&lt; Interrupt mask register,            Address offset: 0x04 */</span></td></tr>
<tr name="1690" id="1690">
<td><a id="l1690" class='ln'>1690</a></td><td>    <a id="1690c5" class="tk">uint16_t</a> <a id="1690c14" class="tk">RESERVED0</a>;                <span class="ct">/*!&lt; Reserved,  0x06                                          */</span></td></tr>
<tr name="1691" id="1691">
<td><a id="l1691" class='ln'>1691</a></td><td>    <a id="1691c5" class="tk">__IO</a> <a id="1691c10" class="tk">uint32_t</a> <a id="1691c19" class="tk">SR</a>;                  <span class="ct">/*!&lt; Status register,                    Address offset: 0x08 */</span></td></tr>
<tr name="1692" id="1692">
<td><a id="l1692" class='ln'>1692</a></td><td>    <a id="1692c5" class="tk">__IO</a> <a id="1692c10" class="tk">uint16_t</a> <a id="1692c19" class="tk">IFCR</a>;                <span class="ct">/*!&lt; Interrupt Flag Clear register,      Address offset: 0x0C */</span></td></tr>
<tr name="1693" id="1693">
<td><a id="l1693" class='ln'>1693</a></td><td>    <a id="1693c5" class="tk">uint16_t</a> <a id="1693c14" class="tk">RESERVED1</a>;                <span class="ct">/*!&lt; Reserved,  0x0E                                          */</span></td></tr>
<tr name="1694" id="1694">
<td><a id="l1694" class='ln'>1694</a></td><td>    <a id="1694c5" class="tk">__IO</a> <a id="1694c10" class="tk">uint32_t</a> <a id="1694c19" class="tk">DR</a>;                  <span class="ct">/*!&lt; Data input register,                Address offset: 0x10 */</span></td></tr>
<tr name="1695" id="1695">
<td><a id="l1695" class='ln'>1695</a></td><td>    <a id="1695c5" class="tk">__IO</a> <a id="1695c10" class="tk">uint32_t</a> <a id="1695c19" class="tk">CSR</a>;                 <span class="ct">/*!&lt; Channel Status register,            Address offset: 0x14 */</span></td></tr>
<tr name="1696" id="1696">
<td><a id="l1696" class='ln'>1696</a></td><td>    <a id="1696c5" class="tk">__IO</a> <a id="1696c10" class="tk">uint32_t</a> <a id="1696c19" class="tk">DIR</a>;                 <span class="ct">/*!&lt; Debug Information register,         Address offset: 0x18 */</span></td></tr>
<tr name="1697" id="1697">
<td><a id="l1697" class='ln'>1697</a></td><td>    <a id="1697c5" class="tk">uint16_t</a> <a id="1697c14" class="tk">RESERVED2</a>;                <span class="ct">/*!&lt; Reserved,  0x1A                                          */</span></td></tr>
<tr name="1698" id="1698">
<td><a id="l1698" class='ln'>1698</a></td><td>  <span class="br">}</span> <a id="1698c5" class="tk">SPDIF_TypeDef</a>;</td></tr>
<tr name="1699" id="1699">
<td><a id="l1699" class='ln'>1699</a></td><td></td></tr>
<tr name="1700" id="1700">
<td><a id="l1700" class='ln'>1700</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="1701" id="1701">
<td><a id="l1701" class='ln'>1701</a></td><td></td></tr>
<tr name="1702" id="1702">
<td><a id="l1702" class='ln'>1702</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1703" id="1703">
<td><a id="l1703" class='ln'>1703</a></td><td><span class="ct">   * @brief TIM</span></td></tr>
<tr name="1704" id="1704">
<td><a id="l1704" class='ln'>1704</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1705" id="1705">
<td><a id="l1705" class='ln'>1705</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1706" id="1706">
<td><a id="l1706" class='ln'>1706</a></td><td>    <a id="1706c5" class="tk">__IO</a> <a id="1706c10" class="tk">uint16_t</a> <a id="1706c19" class="tk">CR1</a>;                 <span class="ct">/*!&lt; TIM control register 1,              Address offset: 0x00 */</span></td></tr>
<tr name="1707" id="1707">
<td><a id="l1707" class='ln'>1707</a></td><td>    <a id="1707c5" class="tk">uint16_t</a> <a id="1707c14" class="tk">RESERVED0</a>;                <span class="ct">/*!&lt; Reserved, 0x02                                            */</span></td></tr>
<tr name="1708" id="1708">
<td><a id="l1708" class='ln'>1708</a></td><td>    <a id="1708c5" class="tk">__IO</a> <a id="1708c10" class="tk">uint16_t</a> <a id="1708c19" class="tk">CR2</a>;                 <span class="ct">/*!&lt; TIM control register 2,              Address offset: 0x04 */</span></td></tr>
<tr name="1709" id="1709">
<td><a id="l1709" class='ln'>1709</a></td><td>    <a id="1709c5" class="tk">uint16_t</a> <a id="1709c14" class="tk">RESERVED1</a>;                <span class="ct">/*!&lt; Reserved, 0x06                                            */</span></td></tr>
<tr name="1710" id="1710">
<td><a id="l1710" class='ln'>1710</a></td><td>    <a id="1710c5" class="tk">__IO</a> <a id="1710c10" class="tk">uint16_t</a> <a id="1710c19" class="tk">SMCR</a>;                <span class="ct">/*!&lt; TIM slave mode control register,     Address offset: 0x08 */</span></td></tr>
<tr name="1711" id="1711">
<td><a id="l1711" class='ln'>1711</a></td><td>    <a id="1711c5" class="tk">uint16_t</a> <a id="1711c14" class="tk">RESERVED2</a>;                <span class="ct">/*!&lt; Reserved, 0x0A                                            */</span></td></tr>
<tr name="1712" id="1712">
<td><a id="l1712" class='ln'>1712</a></td><td>    <a id="1712c5" class="tk">__IO</a> <a id="1712c10" class="tk">uint16_t</a> <a id="1712c19" class="tk">DIER</a>;                <span class="ct">/*!&lt; TIM DMA/interrupt enable register,   Address offset: 0x0C */</span></td></tr>
<tr name="1713" id="1713">
<td><a id="l1713" class='ln'>1713</a></td><td>    <a id="1713c5" class="tk">uint16_t</a> <a id="1713c14" class="tk">RESERVED3</a>;                <span class="ct">/*!&lt; Reserved, 0x0E                                            */</span></td></tr>
<tr name="1714" id="1714">
<td><a id="l1714" class='ln'>1714</a></td><td>    <a id="1714c5" class="tk">__IO</a> <a id="1714c10" class="tk">uint16_t</a> <a id="1714c19" class="tk">SR</a>;                  <span class="ct">/*!&lt; TIM status register,                 Address offset: 0x10 */</span></td></tr>
<tr name="1715" id="1715">
<td><a id="l1715" class='ln'>1715</a></td><td>    <a id="1715c5" class="tk">uint16_t</a> <a id="1715c14" class="tk">RESERVED4</a>;                <span class="ct">/*!&lt; Reserved, 0x12                                            */</span></td></tr>
<tr name="1716" id="1716">
<td><a id="l1716" class='ln'>1716</a></td><td>    <a id="1716c5" class="tk">__IO</a> <a id="1716c10" class="tk">uint16_t</a> <a id="1716c19" class="tk">EGR</a>;                 <span class="ct">/*!&lt; TIM event generation register,       Address offset: 0x14 */</span></td></tr>
<tr name="1717" id="1717">
<td><a id="l1717" class='ln'>1717</a></td><td>    <a id="1717c5" class="tk">uint16_t</a> <a id="1717c14" class="tk">RESERVED5</a>;                <span class="ct">/*!&lt; Reserved, 0x16                                            */</span></td></tr>
<tr name="1718" id="1718">
<td><a id="l1718" class='ln'>1718</a></td><td>    <a id="1718c5" class="tk">__IO</a> <a id="1718c10" class="tk">uint16_t</a> <a id="1718c19" class="tk">CCMR1</a>;               <span class="ct">/*!&lt; TIM capture/compare mode register 1, Address offset: 0x18 */</span></td></tr>
<tr name="1719" id="1719">
<td><a id="l1719" class='ln'>1719</a></td><td>    <a id="1719c5" class="tk">uint16_t</a> <a id="1719c14" class="tk">RESERVED6</a>;                <span class="ct">/*!&lt; Reserved, 0x1A                                            */</span></td></tr>
<tr name="1720" id="1720">
<td><a id="l1720" class='ln'>1720</a></td><td>    <a id="1720c5" class="tk">__IO</a> <a id="1720c10" class="tk">uint16_t</a> <a id="1720c19" class="tk">CCMR2</a>;               <span class="ct">/*!&lt; TIM capture/compare mode register 2, Address offset: 0x1C */</span></td></tr>
<tr name="1721" id="1721">
<td><a id="l1721" class='ln'>1721</a></td><td>    <a id="1721c5" class="tk">uint16_t</a> <a id="1721c14" class="tk">RESERVED7</a>;                <span class="ct">/*!&lt; Reserved, 0x1E                                            */</span></td></tr>
<tr name="1722" id="1722">
<td><a id="l1722" class='ln'>1722</a></td><td>    <a id="1722c5" class="tk">__IO</a> <a id="1722c10" class="tk">uint16_t</a> <a id="1722c19" class="tk">CCER</a>;                <span class="ct">/*!&lt; TIM capture/compare enable register, Address offset: 0x20 */</span></td></tr>
<tr name="1723" id="1723">
<td><a id="l1723" class='ln'>1723</a></td><td>    <a id="1723c5" class="tk">uint16_t</a> <a id="1723c14" class="tk">RESERVED8</a>;                <span class="ct">/*!&lt; Reserved, 0x22                                            */</span></td></tr>
<tr name="1724" id="1724">
<td><a id="l1724" class='ln'>1724</a></td><td>    <a id="1724c5" class="tk">__IO</a> <a id="1724c10" class="tk">uint32_t</a> <a id="1724c19" class="tk">CNT</a>;                 <span class="ct">/*!&lt; TIM counter register,                Address offset: 0x24 */</span></td></tr>
<tr name="1725" id="1725">
<td><a id="l1725" class='ln'>1725</a></td><td>    <a id="1725c5" class="tk">__IO</a> <a id="1725c10" class="tk">uint16_t</a> <a id="1725c19" class="tk">PSC</a>;                 <span class="ct">/*!&lt; TIM prescaler,                       Address offset: 0x28 */</span></td></tr>
<tr name="1726" id="1726">
<td><a id="l1726" class='ln'>1726</a></td><td>    <a id="1726c5" class="tk">uint16_t</a> <a id="1726c14" class="tk">RESERVED9</a>;                <span class="ct">/*!&lt; Reserved, 0x2A                                            */</span></td></tr>
<tr name="1727" id="1727">
<td><a id="l1727" class='ln'>1727</a></td><td>    <a id="1727c5" class="tk">__IO</a> <a id="1727c10" class="tk">uint32_t</a> <a id="1727c19" class="tk">ARR</a>;                 <span class="ct">/*!&lt; TIM auto-reload register,            Address offset: 0x2C */</span></td></tr>
<tr name="1728" id="1728">
<td><a id="l1728" class='ln'>1728</a></td><td>    <a id="1728c5" class="tk">__IO</a> <a id="1728c10" class="tk">uint16_t</a> <a id="1728c19" class="tk">RCR</a>;                 <span class="ct">/*!&lt; TIM repetition counter register,     Address offset: 0x30 */</span></td></tr>
<tr name="1729" id="1729">
<td><a id="l1729" class='ln'>1729</a></td><td>    <a id="1729c5" class="tk">uint16_t</a> <a id="1729c14" class="tk">RESERVED10</a>;               <span class="ct">/*!&lt; Reserved, 0x32                                            */</span></td></tr>
<tr name="1730" id="1730">
<td><a id="l1730" class='ln'>1730</a></td><td>    <a id="1730c5" class="tk">__IO</a> <a id="1730c10" class="tk">uint32_t</a> <a id="1730c19" class="tk">CCR1</a>;                <span class="ct">/*!&lt; TIM capture/compare register 1,      Address offset: 0x34 */</span></td></tr>
<tr name="1731" id="1731">
<td><a id="l1731" class='ln'>1731</a></td><td>    <a id="1731c5" class="tk">__IO</a> <a id="1731c10" class="tk">uint32_t</a> <a id="1731c19" class="tk">CCR2</a>;                <span class="ct">/*!&lt; TIM capture/compare register 2,      Address offset: 0x38 */</span></td></tr>
<tr name="1732" id="1732">
<td><a id="l1732" class='ln'>1732</a></td><td>    <a id="1732c5" class="tk">__IO</a> <a id="1732c10" class="tk">uint32_t</a> <a id="1732c19" class="tk">CCR3</a>;                <span class="ct">/*!&lt; TIM capture/compare register 3,      Address offset: 0x3C */</span></td></tr>
<tr name="1733" id="1733">
<td><a id="l1733" class='ln'>1733</a></td><td>    <a id="1733c5" class="tk">__IO</a> <a id="1733c10" class="tk">uint32_t</a> <a id="1733c19" class="tk">CCR4</a>;                <span class="ct">/*!&lt; TIM capture/compare register 4,      Address offset: 0x40 */</span></td></tr>
<tr name="1734" id="1734">
<td><a id="l1734" class='ln'>1734</a></td><td>    <a id="1734c5" class="tk">__IO</a> <a id="1734c10" class="tk">uint16_t</a> <a id="1734c19" class="tk">BDTR</a>;                <span class="ct">/*!&lt; TIM break and dead-time register,    Address offset: 0x44 */</span></td></tr>
<tr name="1735" id="1735">
<td><a id="l1735" class='ln'>1735</a></td><td>    <a id="1735c5" class="tk">uint16_t</a> <a id="1735c14" class="tk">RESERVED11</a>;               <span class="ct">/*!&lt; Reserved, 0x46                                            */</span></td></tr>
<tr name="1736" id="1736">
<td><a id="l1736" class='ln'>1736</a></td><td>    <a id="1736c5" class="tk">__IO</a> <a id="1736c10" class="tk">uint16_t</a> <a id="1736c19" class="tk">DCR</a>;                 <span class="ct">/*!&lt; TIM DMA control register,            Address offset: 0x48 */</span></td></tr>
<tr name="1737" id="1737">
<td><a id="l1737" class='ln'>1737</a></td><td>    <a id="1737c5" class="tk">uint16_t</a> <a id="1737c14" class="tk">RESERVED12</a>;               <span class="ct">/*!&lt; Reserved, 0x4A                                            */</span></td></tr>
<tr name="1738" id="1738">
<td><a id="l1738" class='ln'>1738</a></td><td>    <a id="1738c5" class="tk">__IO</a> <a id="1738c10" class="tk">uint16_t</a> <a id="1738c19" class="tk">DMAR</a>;                <span class="ct">/*!&lt; TIM DMA address for full transfer,   Address offset: 0x4C */</span></td></tr>
<tr name="1739" id="1739">
<td><a id="l1739" class='ln'>1739</a></td><td>    <a id="1739c5" class="tk">uint16_t</a> <a id="1739c14" class="tk">RESERVED13</a>;               <span class="ct">/*!&lt; Reserved, 0x4E                                            */</span></td></tr>
<tr name="1740" id="1740">
<td><a id="l1740" class='ln'>1740</a></td><td>    <a id="1740c5" class="tk">__IO</a> <a id="1740c10" class="tk">uint16_t</a> <a id="1740c19" class="tk">OR</a>;                  <span class="ct">/*!&lt; TIM option register,                 Address offset: 0x50 */</span></td></tr>
<tr name="1741" id="1741">
<td><a id="l1741" class='ln'>1741</a></td><td>    <a id="1741c5" class="tk">uint16_t</a> <a id="1741c14" class="tk">RESERVED14</a>;               <span class="ct">/*!&lt; Reserved, 0x52                                            */</span></td></tr>
<tr name="1742" id="1742">
<td><a id="l1742" class='ln'>1742</a></td><td>  <span class="br">}</span> <a id="1742c5" class="tk">TIM_TypeDef</a>;</td></tr>
<tr name="1743" id="1743">
<td><a id="l1743" class='ln'>1743</a></td><td></td></tr>
<tr name="1744" id="1744">
<td><a id="l1744" class='ln'>1744</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1745" id="1745">
<td><a id="l1745" class='ln'>1745</a></td><td><span class="ct">   * @brief Universal Synchronous Asynchronous Receiver Transmitter</span></td></tr>
<tr name="1746" id="1746">
<td><a id="l1746" class='ln'>1746</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1747" id="1747">
<td><a id="l1747" class='ln'>1747</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1748" id="1748">
<td><a id="l1748" class='ln'>1748</a></td><td>    <a id="1748c5" class="tk">__IO</a> <a id="1748c10" class="tk">uint16_t</a> <a id="1748c19" class="tk">SR</a>;                  <span class="ct">/*!&lt; USART Status register,                   Address offset: 0x00 */</span></td></tr>
<tr name="1749" id="1749">
<td><a id="l1749" class='ln'>1749</a></td><td>    <a id="1749c5" class="tk">uint16_t</a> <a id="1749c14" class="tk">RESERVED0</a>;                <span class="ct">/*!&lt; Reserved, 0x02                                                */</span></td></tr>
<tr name="1750" id="1750">
<td><a id="l1750" class='ln'>1750</a></td><td>    <a id="1750c5" class="tk">__IO</a> <a id="1750c10" class="tk">uint16_t</a> <a id="1750c19" class="tk">DR</a>;                  <span class="ct">/*!&lt; USART Data register,                     Address offset: 0x04 */</span></td></tr>
<tr name="1751" id="1751">
<td><a id="l1751" class='ln'>1751</a></td><td>    <a id="1751c5" class="tk">uint16_t</a> <a id="1751c14" class="tk">RESERVED1</a>;                <span class="ct">/*!&lt; Reserved, 0x06                                                */</span></td></tr>
<tr name="1752" id="1752">
<td><a id="l1752" class='ln'>1752</a></td><td>    <a id="1752c5" class="tk">__IO</a> <a id="1752c10" class="tk">uint16_t</a> <a id="1752c19" class="tk">BRR</a>;                 <span class="ct">/*!&lt; USART Baud rate register,                Address offset: 0x08 */</span></td></tr>
<tr name="1753" id="1753">
<td><a id="l1753" class='ln'>1753</a></td><td>    <a id="1753c5" class="tk">uint16_t</a> <a id="1753c14" class="tk">RESERVED2</a>;                <span class="ct">/*!&lt; Reserved, 0x0A                                                */</span></td></tr>
<tr name="1754" id="1754">
<td><a id="l1754" class='ln'>1754</a></td><td>    <a id="1754c5" class="tk">__IO</a> <a id="1754c10" class="tk">uint16_t</a> <a id="1754c19" class="tk">CR1</a>;                 <span class="ct">/*!&lt; USART Control register 1,                Address offset: 0x0C */</span></td></tr>
<tr name="1755" id="1755">
<td><a id="l1755" class='ln'>1755</a></td><td>    <a id="1755c5" class="tk">uint16_t</a> <a id="1755c14" class="tk">RESERVED3</a>;                <span class="ct">/*!&lt; Reserved, 0x0E                                                */</span></td></tr>
<tr name="1756" id="1756">
<td><a id="l1756" class='ln'>1756</a></td><td>    <a id="1756c5" class="tk">__IO</a> <a id="1756c10" class="tk">uint16_t</a> <a id="1756c19" class="tk">CR2</a>;                 <span class="ct">/*!&lt; USART Control register 2,                Address offset: 0x10 */</span></td></tr>
<tr name="1757" id="1757">
<td><a id="l1757" class='ln'>1757</a></td><td>    <a id="1757c5" class="tk">uint16_t</a> <a id="1757c14" class="tk">RESERVED4</a>;                <span class="ct">/*!&lt; Reserved, 0x12                                                */</span></td></tr>
<tr name="1758" id="1758">
<td><a id="l1758" class='ln'>1758</a></td><td>    <a id="1758c5" class="tk">__IO</a> <a id="1758c10" class="tk">uint16_t</a> <a id="1758c19" class="tk">CR3</a>;                 <span class="ct">/*!&lt; USART Control register 3,                Address offset: 0x14 */</span></td></tr>
<tr name="1759" id="1759">
<td><a id="l1759" class='ln'>1759</a></td><td>    <a id="1759c5" class="tk">uint16_t</a> <a id="1759c14" class="tk">RESERVED5</a>;                <span class="ct">/*!&lt; Reserved, 0x16                                                */</span></td></tr>
<tr name="1760" id="1760">
<td><a id="l1760" class='ln'>1760</a></td><td>    <a id="1760c5" class="tk">__IO</a> <a id="1760c10" class="tk">uint16_t</a> <a id="1760c19" class="tk">GTPR</a>;                <span class="ct">/*!&lt; USART Guard time and prescaler register, Address offset: 0x18 */</span></td></tr>
<tr name="1761" id="1761">
<td><a id="l1761" class='ln'>1761</a></td><td>    <a id="1761c5" class="tk">uint16_t</a> <a id="1761c14" class="tk">RESERVED6</a>;                <span class="ct">/*!&lt; Reserved, 0x1A                                                */</span></td></tr>
<tr name="1762" id="1762">
<td><a id="l1762" class='ln'>1762</a></td><td>  <span class="br">}</span> <a id="1762c5" class="tk">USART_TypeDef</a>;</td></tr>
<tr name="1763" id="1763">
<td><a id="l1763" class='ln'>1763</a></td><td></td></tr>
<tr name="1764" id="1764">
<td><a id="l1764" class='ln'>1764</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1765" id="1765">
<td><a id="l1765" class='ln'>1765</a></td><td><span class="ct">   * @brief Window WATCHDOG</span></td></tr>
<tr name="1766" id="1766">
<td><a id="l1766" class='ln'>1766</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1767" id="1767">
<td><a id="l1767" class='ln'>1767</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1768" id="1768">
<td><a id="l1768" class='ln'>1768</a></td><td>    <a id="1768c5" class="tk">__IO</a> <a id="1768c10" class="tk">uint32_t</a> <a id="1768c19" class="tk">CR</a>;                  <span class="ct">/*!&lt; WWDG Control register,       Address offset: 0x00 */</span></td></tr>
<tr name="1769" id="1769">
<td><a id="l1769" class='ln'>1769</a></td><td>    <a id="1769c5" class="tk">__IO</a> <a id="1769c10" class="tk">uint32_t</a> <a id="1769c19" class="tk">CFR</a>;                 <span class="ct">/*!&lt; WWDG Configuration register, Address offset: 0x04 */</span></td></tr>
<tr name="1770" id="1770">
<td><a id="l1770" class='ln'>1770</a></td><td>    <a id="1770c5" class="tk">__IO</a> <a id="1770c10" class="tk">uint32_t</a> <a id="1770c19" class="tk">SR</a>;                  <span class="ct">/*!&lt; WWDG Status register,        Address offset: 0x08 */</span></td></tr>
<tr name="1771" id="1771">
<td><a id="l1771" class='ln'>1771</a></td><td>  <span class="br">}</span> <a id="1771c5" class="tk">WWDG_TypeDef</a>;</td></tr>
<tr name="1772" id="1772">
<td><a id="l1772" class='ln'>1772</a></td><td></td></tr>
<tr name="1773" id="1773">
<td><a id="l1773" class='ln'>1773</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1774" id="1774">
<td><a id="l1774" class='ln'>1774</a></td><td><span class="ct">   * @brief Crypto Processor</span></td></tr>
<tr name="1775" id="1775">
<td><a id="l1775" class='ln'>1775</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1776" id="1776">
<td><a id="l1776" class='ln'>1776</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1777" id="1777">
<td><a id="l1777" class='ln'>1777</a></td><td>    <a id="1777c5" class="tk">__IO</a> <a id="1777c10" class="tk">uint32_t</a> <a id="1777c19" class="tk">CR</a>;                  <span class="ct">/*!&lt; CRYP control register,                                    Address offset: 0x00 */</span></td></tr>
<tr name="1778" id="1778">
<td><a id="l1778" class='ln'>1778</a></td><td>    <a id="1778c5" class="tk">__IO</a> <a id="1778c10" class="tk">uint32_t</a> <a id="1778c19" class="tk">SR</a>;                  <span class="ct">/*!&lt; CRYP status register,                                     Address offset: 0x04 */</span></td></tr>
<tr name="1779" id="1779">
<td><a id="l1779" class='ln'>1779</a></td><td>    <a id="1779c5" class="tk">__IO</a> <a id="1779c10" class="tk">uint32_t</a> <a id="1779c19" class="tk">DR</a>;                  <span class="ct">/*!&lt; CRYP data input register,                                 Address offset: 0x08 */</span></td></tr>
<tr name="1780" id="1780">
<td><a id="l1780" class='ln'>1780</a></td><td>    <a id="1780c5" class="tk">__IO</a> <a id="1780c10" class="tk">uint32_t</a> <a id="1780c19" class="tk">DOUT</a>;                <span class="ct">/*!&lt; CRYP data output register,                                Address offset: 0x0C */</span></td></tr>
<tr name="1781" id="1781">
<td><a id="l1781" class='ln'>1781</a></td><td>    <a id="1781c5" class="tk">__IO</a> <a id="1781c10" class="tk">uint32_t</a> <a id="1781c19" class="tk">DMACR</a>;               <span class="ct">/*!&lt; CRYP DMA control register,                                Address offset: 0x10 */</span></td></tr>
<tr name="1782" id="1782">
<td><a id="l1782" class='ln'>1782</a></td><td>    <a id="1782c5" class="tk">__IO</a> <a id="1782c10" class="tk">uint32_t</a> <a id="1782c19" class="tk">IMSCR</a>;               <span class="ct">/*!&lt; CRYP interrupt mask set/clear register,                   Address offset: 0x14 */</span></td></tr>
<tr name="1783" id="1783">
<td><a id="l1783" class='ln'>1783</a></td><td>    <a id="1783c5" class="tk">__IO</a> <a id="1783c10" class="tk">uint32_t</a> <a id="1783c19" class="tk">RISR</a>;                <span class="ct">/*!&lt; CRYP raw interrupt status register,                       Address offset: 0x18 */</span></td></tr>
<tr name="1784" id="1784">
<td><a id="l1784" class='ln'>1784</a></td><td>    <a id="1784c5" class="tk">__IO</a> <a id="1784c10" class="tk">uint32_t</a> <a id="1784c19" class="tk">MISR</a>;                <span class="ct">/*!&lt; CRYP masked interrupt status register,                    Address offset: 0x1C */</span></td></tr>
<tr name="1785" id="1785">
<td><a id="l1785" class='ln'>1785</a></td><td>    <a id="1785c5" class="tk">__IO</a> <a id="1785c10" class="tk">uint32_t</a> <a id="1785c19" class="tk">K0LR</a>;                <span class="ct">/*!&lt; CRYP key left  register 0,                                Address offset: 0x20 */</span></td></tr>
<tr name="1786" id="1786">
<td><a id="l1786" class='ln'>1786</a></td><td>    <a id="1786c5" class="tk">__IO</a> <a id="1786c10" class="tk">uint32_t</a> <a id="1786c19" class="tk">K0RR</a>;                <span class="ct">/*!&lt; CRYP key right register 0,                                Address offset: 0x24 */</span></td></tr>
<tr name="1787" id="1787">
<td><a id="l1787" class='ln'>1787</a></td><td>    <a id="1787c5" class="tk">__IO</a> <a id="1787c10" class="tk">uint32_t</a> <a id="1787c19" class="tk">K1LR</a>;                <span class="ct">/*!&lt; CRYP key left  register 1,                                Address offset: 0x28 */</span></td></tr>
<tr name="1788" id="1788">
<td><a id="l1788" class='ln'>1788</a></td><td>    <a id="1788c5" class="tk">__IO</a> <a id="1788c10" class="tk">uint32_t</a> <a id="1788c19" class="tk">K1RR</a>;                <span class="ct">/*!&lt; CRYP key right register 1,                                Address offset: 0x2C */</span></td></tr>
<tr name="1789" id="1789">
<td><a id="l1789" class='ln'>1789</a></td><td>    <a id="1789c5" class="tk">__IO</a> <a id="1789c10" class="tk">uint32_t</a> <a id="1789c19" class="tk">K2LR</a>;                <span class="ct">/*!&lt; CRYP key left  register 2,                                Address offset: 0x30 */</span></td></tr>
<tr name="1790" id="1790">
<td><a id="l1790" class='ln'>1790</a></td><td>    <a id="1790c5" class="tk">__IO</a> <a id="1790c10" class="tk">uint32_t</a> <a id="1790c19" class="tk">K2RR</a>;                <span class="ct">/*!&lt; CRYP key right register 2,                                Address offset: 0x34 */</span></td></tr>
<tr name="1791" id="1791">
<td><a id="l1791" class='ln'>1791</a></td><td>    <a id="1791c5" class="tk">__IO</a> <a id="1791c10" class="tk">uint32_t</a> <a id="1791c19" class="tk">K3LR</a>;                <span class="ct">/*!&lt; CRYP key left  register 3,                                Address offset: 0x38 */</span></td></tr>
<tr name="1792" id="1792">
<td><a id="l1792" class='ln'>1792</a></td><td>    <a id="1792c5" class="tk">__IO</a> <a id="1792c10" class="tk">uint32_t</a> <a id="1792c19" class="tk">K3RR</a>;                <span class="ct">/*!&lt; CRYP key right register 3,                                Address offset: 0x3C */</span></td></tr>
<tr name="1793" id="1793">
<td><a id="l1793" class='ln'>1793</a></td><td>    <a id="1793c5" class="tk">__IO</a> <a id="1793c10" class="tk">uint32_t</a> <a id="1793c19" class="tk">IV0LR</a>;               <span class="ct">/*!&lt; CRYP initialization vector left-word  register 0,         Address offset: 0x40 */</span></td></tr>
<tr name="1794" id="1794">
<td><a id="l1794" class='ln'>1794</a></td><td>    <a id="1794c5" class="tk">__IO</a> <a id="1794c10" class="tk">uint32_t</a> <a id="1794c19" class="tk">IV0RR</a>;               <span class="ct">/*!&lt; CRYP initialization vector right-word register 0,         Address offset: 0x44 */</span></td></tr>
<tr name="1795" id="1795">
<td><a id="l1795" class='ln'>1795</a></td><td>    <a id="1795c5" class="tk">__IO</a> <a id="1795c10" class="tk">uint32_t</a> <a id="1795c19" class="tk">IV1LR</a>;               <span class="ct">/*!&lt; CRYP initialization vector left-word  register 1,         Address offset: 0x48 */</span></td></tr>
<tr name="1796" id="1796">
<td><a id="l1796" class='ln'>1796</a></td><td>    <a id="1796c5" class="tk">__IO</a> <a id="1796c10" class="tk">uint32_t</a> <a id="1796c19" class="tk">IV1RR</a>;               <span class="ct">/*!&lt; CRYP initialization vector right-word register 1,         Address offset: 0x4C */</span></td></tr>
<tr name="1797" id="1797">
<td><a id="l1797" class='ln'>1797</a></td><td>    <a id="1797c5" class="tk">__IO</a> <a id="1797c10" class="tk">uint32_t</a> <a id="1797c19" class="tk">CSGCMCCM0R</a>;          <span class="ct">/*!&lt; CRYP GCM/GMAC or CCM/CMAC context swap register 0,        Address offset: 0x50 */</span></td></tr>
<tr name="1798" id="1798">
<td><a id="l1798" class='ln'>1798</a></td><td>    <a id="1798c5" class="tk">__IO</a> <a id="1798c10" class="tk">uint32_t</a> <a id="1798c19" class="tk">CSGCMCCM1R</a>;          <span class="ct">/*!&lt; CRYP GCM/GMAC or CCM/CMAC context swap register 1,        Address offset: 0x54 */</span></td></tr>
<tr name="1799" id="1799">
<td><a id="l1799" class='ln'>1799</a></td><td>    <a id="1799c5" class="tk">__IO</a> <a id="1799c10" class="tk">uint32_t</a> <a id="1799c19" class="tk">CSGCMCCM2R</a>;          <span class="ct">/*!&lt; CRYP GCM/GMAC or CCM/CMAC context swap register 2,        Address offset: 0x58 */</span></td></tr>
<tr name="1800" id="1800">
<td><a id="l1800" class='ln'>1800</a></td><td>    <a id="1800c5" class="tk">__IO</a> <a id="1800c10" class="tk">uint32_t</a> <a id="1800c19" class="tk">CSGCMCCM3R</a>;          <span class="ct">/*!&lt; CRYP GCM/GMAC or CCM/CMAC context swap register 3,        Address offset: 0x5C */</span></td></tr>
<tr name="1801" id="1801">
<td><a id="l1801" class='ln'>1801</a></td><td>    <a id="1801c5" class="tk">__IO</a> <a id="1801c10" class="tk">uint32_t</a> <a id="1801c19" class="tk">CSGCMCCM4R</a>;          <span class="ct">/*!&lt; CRYP GCM/GMAC or CCM/CMAC context swap register 4,        Address offset: 0x60 */</span></td></tr>
<tr name="1802" id="1802">
<td><a id="l1802" class='ln'>1802</a></td><td>    <a id="1802c5" class="tk">__IO</a> <a id="1802c10" class="tk">uint32_t</a> <a id="1802c19" class="tk">CSGCMCCM5R</a>;          <span class="ct">/*!&lt; CRYP GCM/GMAC or CCM/CMAC context swap register 5,        Address offset: 0x64 */</span></td></tr>
<tr name="1803" id="1803">
<td><a id="l1803" class='ln'>1803</a></td><td>    <a id="1803c5" class="tk">__IO</a> <a id="1803c10" class="tk">uint32_t</a> <a id="1803c19" class="tk">CSGCMCCM6R</a>;          <span class="ct">/*!&lt; CRYP GCM/GMAC or CCM/CMAC context swap register 6,        Address offset: 0x68 */</span></td></tr>
<tr name="1804" id="1804">
<td><a id="l1804" class='ln'>1804</a></td><td>    <a id="1804c5" class="tk">__IO</a> <a id="1804c10" class="tk">uint32_t</a> <a id="1804c19" class="tk">CSGCMCCM7R</a>;          <span class="ct">/*!&lt; CRYP GCM/GMAC or CCM/CMAC context swap register 7,        Address offset: 0x6C */</span></td></tr>
<tr name="1805" id="1805">
<td><a id="l1805" class='ln'>1805</a></td><td>    <a id="1805c5" class="tk">__IO</a> <a id="1805c10" class="tk">uint32_t</a> <a id="1805c19" class="tk">CSGCM0R</a>;             <span class="ct">/*!&lt; CRYP GCM/GMAC context swap register 0,                    Address offset: 0x70 */</span></td></tr>
<tr name="1806" id="1806">
<td><a id="l1806" class='ln'>1806</a></td><td>    <a id="1806c5" class="tk">__IO</a> <a id="1806c10" class="tk">uint32_t</a> <a id="1806c19" class="tk">CSGCM1R</a>;             <span class="ct">/*!&lt; CRYP GCM/GMAC context swap register 1,                    Address offset: 0x74 */</span></td></tr>
<tr name="1807" id="1807">
<td><a id="l1807" class='ln'>1807</a></td><td>    <a id="1807c5" class="tk">__IO</a> <a id="1807c10" class="tk">uint32_t</a> <a id="1807c19" class="tk">CSGCM2R</a>;             <span class="ct">/*!&lt; CRYP GCM/GMAC context swap register 2,                    Address offset: 0x78 */</span></td></tr>
<tr name="1808" id="1808">
<td><a id="l1808" class='ln'>1808</a></td><td>    <a id="1808c5" class="tk">__IO</a> <a id="1808c10" class="tk">uint32_t</a> <a id="1808c19" class="tk">CSGCM3R</a>;             <span class="ct">/*!&lt; CRYP GCM/GMAC context swap register 3,                    Address offset: 0x7C */</span></td></tr>
<tr name="1809" id="1809">
<td><a id="l1809" class='ln'>1809</a></td><td>    <a id="1809c5" class="tk">__IO</a> <a id="1809c10" class="tk">uint32_t</a> <a id="1809c19" class="tk">CSGCM4R</a>;             <span class="ct">/*!&lt; CRYP GCM/GMAC context swap register 4,                    Address offset: 0x80 */</span></td></tr>
<tr name="1810" id="1810">
<td><a id="l1810" class='ln'>1810</a></td><td>    <a id="1810c5" class="tk">__IO</a> <a id="1810c10" class="tk">uint32_t</a> <a id="1810c19" class="tk">CSGCM5R</a>;             <span class="ct">/*!&lt; CRYP GCM/GMAC context swap register 5,                    Address offset: 0x84 */</span></td></tr>
<tr name="1811" id="1811">
<td><a id="l1811" class='ln'>1811</a></td><td>    <a id="1811c5" class="tk">__IO</a> <a id="1811c10" class="tk">uint32_t</a> <a id="1811c19" class="tk">CSGCM6R</a>;             <span class="ct">/*!&lt; CRYP GCM/GMAC context swap register 6,                    Address offset: 0x88 */</span></td></tr>
<tr name="1812" id="1812">
<td><a id="l1812" class='ln'>1812</a></td><td>    <a id="1812c5" class="tk">__IO</a> <a id="1812c10" class="tk">uint32_t</a> <a id="1812c19" class="tk">CSGCM7R</a>;             <span class="ct">/*!&lt; CRYP GCM/GMAC context swap register 7,                    Address offset: 0x8C */</span></td></tr>
<tr name="1813" id="1813">
<td><a id="l1813" class='ln'>1813</a></td><td>  <span class="br">}</span> <a id="1813c5" class="tk">CRYP_TypeDef</a>;</td></tr>
<tr name="1814" id="1814">
<td><a id="l1814" class='ln'>1814</a></td><td></td></tr>
<tr name="1815" id="1815">
<td><a id="l1815" class='ln'>1815</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1816" id="1816">
<td><a id="l1816" class='ln'>1816</a></td><td><span class="ct">   * @brief HASH</span></td></tr>
<tr name="1817" id="1817">
<td><a id="l1817" class='ln'>1817</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1818" id="1818">
<td><a id="l1818" class='ln'>1818</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1819" id="1819">
<td><a id="l1819" class='ln'>1819</a></td><td>    <a id="1819c5" class="tk">__IO</a> <a id="1819c10" class="tk">uint32_t</a> <a id="1819c19" class="tk">CR</a>;                  <span class="ct">/*!&lt; HASH control register,          Address offset: 0x00        */</span></td></tr>
<tr name="1820" id="1820">
<td><a id="l1820" class='ln'>1820</a></td><td>    <a id="1820c5" class="tk">__IO</a> <a id="1820c10" class="tk">uint32_t</a> <a id="1820c19" class="tk">DIN</a>;                 <span class="ct">/*!&lt; HASH data input register,       Address offset: 0x04        */</span></td></tr>
<tr name="1821" id="1821">
<td><a id="l1821" class='ln'>1821</a></td><td>    <a id="1821c5" class="tk">__IO</a> <a id="1821c10" class="tk">uint32_t</a> <a id="1821c19" class="tk">STR</a>;                 <span class="ct">/*!&lt; HASH start register,            Address offset: 0x08        */</span></td></tr>
<tr name="1822" id="1822">
<td><a id="l1822" class='ln'>1822</a></td><td>    <a id="1822c5" class="tk">__IO</a> <a id="1822c10" class="tk">uint32_t</a> <a id="1822c19" class="tk">HR</a>[5];               <span class="ct">/*!&lt; HASH digest registers,          Address offset: 0x0C-0x1C   */</span></td></tr>
<tr name="1823" id="1823">
<td><a id="l1823" class='ln'>1823</a></td><td>    <a id="1823c5" class="tk">__IO</a> <a id="1823c10" class="tk">uint32_t</a> <a id="1823c19" class="tk">IMR</a>;                 <span class="ct">/*!&lt; HASH interrupt enable register, Address offset: 0x20        */</span></td></tr>
<tr name="1824" id="1824">
<td><a id="l1824" class='ln'>1824</a></td><td>    <a id="1824c5" class="tk">__IO</a> <a id="1824c10" class="tk">uint32_t</a> <a id="1824c19" class="tk">SR</a>;                  <span class="ct">/*!&lt; HASH status register,           Address offset: 0x24        */</span></td></tr>
<tr name="1825" id="1825">
<td><a id="l1825" class='ln'>1825</a></td><td>    <a id="1825c5" class="tk">uint32_t</a> <a id="1825c14" class="tk">RESERVED</a>[52];             <span class="ct">/*!&lt; Reserved, 0x28-0xF4                                         */</span></td></tr>
<tr name="1826" id="1826">
<td><a id="l1826" class='ln'>1826</a></td><td>    <a id="1826c5" class="tk">__IO</a> <a id="1826c10" class="tk">uint32_t</a> <a id="1826c19" class="tk">CSR</a>[54];             <span class="ct">/*!&lt; HASH context swap registers,    Address offset: 0x0F8-0x1CC */</span></td></tr>
<tr name="1827" id="1827">
<td><a id="l1827" class='ln'>1827</a></td><td>  <span class="br">}</span> <a id="1827c5" class="tk">HASH_TypeDef</a>;</td></tr>
<tr name="1828" id="1828">
<td><a id="l1828" class='ln'>1828</a></td><td></td></tr>
<tr name="1829" id="1829">
<td><a id="l1829" class='ln'>1829</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1830" id="1830">
<td><a id="l1830" class='ln'>1830</a></td><td><span class="ct">   * @brief HASH_DIGEST</span></td></tr>
<tr name="1831" id="1831">
<td><a id="l1831" class='ln'>1831</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1832" id="1832">
<td><a id="l1832" class='ln'>1832</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1833" id="1833">
<td><a id="l1833" class='ln'>1833</a></td><td>    <a id="1833c5" class="tk">__IO</a> <a id="1833c10" class="tk">uint32_t</a> <a id="1833c19" class="tk">HR</a>[8];               <span class="ct">/*!&lt; HASH digest registers,          Address offset: 0x310-0x32C */</span></td></tr>
<tr name="1834" id="1834">
<td><a id="l1834" class='ln'>1834</a></td><td>  <span class="br">}</span> <a id="1834c5" class="tk">HASH_DIGEST_TypeDef</a>;</td></tr>
<tr name="1835" id="1835">
<td><a id="l1835" class='ln'>1835</a></td><td></td></tr>
<tr name="1836" id="1836">
<td><a id="l1836" class='ln'>1836</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1837" id="1837">
<td><a id="l1837" class='ln'>1837</a></td><td><span class="ct">   * @brief RNG</span></td></tr>
<tr name="1838" id="1838">
<td><a id="l1838" class='ln'>1838</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1839" id="1839">
<td><a id="l1839" class='ln'>1839</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1840" id="1840">
<td><a id="l1840" class='ln'>1840</a></td><td>    <a id="1840c5" class="tk">__IO</a> <a id="1840c10" class="tk">uint32_t</a> <a id="1840c19" class="tk">CR</a>;                  <span class="ct">/*!&lt; RNG control register, Address offset: 0x00 */</span></td></tr>
<tr name="1841" id="1841">
<td><a id="l1841" class='ln'>1841</a></td><td>    <a id="1841c5" class="tk">__IO</a> <a id="1841c10" class="tk">uint32_t</a> <a id="1841c19" class="tk">SR</a>;                  <span class="ct">/*!&lt; RNG status register,  Address offset: 0x04 */</span></td></tr>
<tr name="1842" id="1842">
<td><a id="l1842" class='ln'>1842</a></td><td>    <a id="1842c5" class="tk">__IO</a> <a id="1842c10" class="tk">uint32_t</a> <a id="1842c19" class="tk">DR</a>;                  <span class="ct">/*!&lt; RNG data register,    Address offset: 0x08 */</span></td></tr>
<tr name="1843" id="1843">
<td><a id="l1843" class='ln'>1843</a></td><td>  <span class="br">}</span> <a id="1843c5" class="tk">RNG_TypeDef</a>;</td></tr>
<tr name="1844" id="1844">
<td><a id="l1844" class='ln'>1844</a></td><td></td></tr>
<tr name="1845" id="1845">
<td><a id="l1845" class='ln'>1845</a></td><td><span class="pp">#if</span> <a id="1845c5" class="tk">defined</a>(<a id="1845c13" class="tk">STM32F410xx</a>)</td></tr>
<tr name="1846" id="1846">
<td><a id="l1846" class='ln'>1846</a></td><td></td></tr>
<tr name="1847" id="1847">
<td><a id="l1847" class='ln'>1847</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1848" id="1848">
<td><a id="l1848" class='ln'>1848</a></td><td><span class="ct">   * @brief LPTIMER</span></td></tr>
<tr name="1849" id="1849">
<td><a id="l1849" class='ln'>1849</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1850" id="1850">
<td><a id="l1850" class='ln'>1850</a></td><td>  <span class="kw">typedef</span> <span class="kw">struct</span> <span class="br">{</span></td></tr>
<tr name="1851" id="1851">
<td><a id="l1851" class='ln'>1851</a></td><td>    <a id="1851c5" class="tk">__IO</a> <a id="1851c10" class="tk">uint32_t</a> <a id="1851c19" class="tk">ISR</a>;                 <span class="ct">/*!&lt; LPTIM Interrupt and Status register,                Address offset: 0x00 */</span></td></tr>
<tr name="1852" id="1852">
<td><a id="l1852" class='ln'>1852</a></td><td>    <a id="1852c5" class="tk">__IO</a> <a id="1852c10" class="tk">uint32_t</a> <a id="1852c19" class="tk">ICR</a>;                 <span class="ct">/*!&lt; LPTIM Interrupt Clear register,                     Address offset: 0x04 */</span></td></tr>
<tr name="1853" id="1853">
<td><a id="l1853" class='ln'>1853</a></td><td>    <a id="1853c5" class="tk">__IO</a> <a id="1853c10" class="tk">uint32_t</a> <a id="1853c19" class="tk">IER</a>;                 <span class="ct">/*!&lt; LPTIM Interrupt Enable register,                    Address offset: 0x08 */</span></td></tr>
<tr name="1854" id="1854">
<td><a id="l1854" class='ln'>1854</a></td><td>    <a id="1854c5" class="tk">__IO</a> <a id="1854c10" class="tk">uint32_t</a> <a id="1854c19" class="tk">CFGR</a>;                <span class="ct">/*!&lt; LPTIM Configuration register,                       Address offset: 0x0C */</span></td></tr>
<tr name="1855" id="1855">
<td><a id="l1855" class='ln'>1855</a></td><td>    <a id="1855c5" class="tk">__IO</a> <a id="1855c10" class="tk">uint32_t</a> <a id="1855c19" class="tk">CR</a>;                  <span class="ct">/*!&lt; LPTIM Control register,                             Address offset: 0x10 */</span></td></tr>
<tr name="1856" id="1856">
<td><a id="l1856" class='ln'>1856</a></td><td>    <a id="1856c5" class="tk">__IO</a> <a id="1856c10" class="tk">uint32_t</a> <a id="1856c19" class="tk">CMP</a>;                 <span class="ct">/*!&lt; LPTIM Compare register,                             Address offset: 0x14 */</span></td></tr>
<tr name="1857" id="1857">
<td><a id="l1857" class='ln'>1857</a></td><td>    <a id="1857c5" class="tk">__IO</a> <a id="1857c10" class="tk">uint32_t</a> <a id="1857c19" class="tk">ARR</a>;                 <span class="ct">/*!&lt; LPTIM Autoreload register,                          Address offset: 0x18 */</span></td></tr>
<tr name="1858" id="1858">
<td><a id="l1858" class='ln'>1858</a></td><td>    <a id="1858c5" class="tk">__IO</a> <a id="1858c10" class="tk">uint32_t</a> <a id="1858c19" class="tk">CNT</a>;                 <span class="ct">/*!&lt; LPTIM Counter register,                             Address offset: 0x1C */</span></td></tr>
<tr name="1859" id="1859">
<td><a id="l1859" class='ln'>1859</a></td><td>    <a id="1859c5" class="tk">__IO</a> <a id="1859c10" class="tk">uint32_t</a> <a id="1859c19" class="tk">OR</a>;                  <span class="ct">/*!&lt; LPTIM Option register,                              Address offset: 0x20 */</span></td></tr>
<tr name="1860" id="1860">
<td><a id="l1860" class='ln'>1860</a></td><td>  <span class="br">}</span> <a id="1860c5" class="tk">LPTIM_TypeDef</a>;</td></tr>
<tr name="1861" id="1861">
<td><a id="l1861" class='ln'>1861</a></td><td></td></tr>
<tr name="1862" id="1862">
<td><a id="l1862" class='ln'>1862</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F410xx */</span></td></tr>
<tr name="1863" id="1863">
<td><a id="l1863" class='ln'>1863</a></td><td></td></tr>
<tr name="1864" id="1864">
<td><a id="l1864" class='ln'>1864</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="1865" id="1865">
<td><a id="l1865" class='ln'>1865</a></td><td><span class="ct">   * @}</span></td></tr>
<tr name="1866" id="1866">
<td><a id="l1866" class='ln'>1866</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1867" id="1867">
<td><a id="l1867" class='ln'>1867</a></td><td></td></tr>
<tr name="1868" id="1868">
<td><a id="l1868" class='ln'>1868</a></td><td>  <span class="ct">/** @addtogroup Peripheral_memory_map</span></td></tr>
<tr name="1869" id="1869">
<td><a id="l1869" class='ln'>1869</a></td><td><span class="ct">   * @{</span></td></tr>
<tr name="1870" id="1870">
<td><a id="l1870" class='ln'>1870</a></td><td><span class="ct">   */</span></td></tr>
<tr name="1871" id="1871">
<td><a id="l1871" class='ln'>1871</a></td><td><span class="pp">#define</span> <a id="1871c9" class="tk">FLASH_BASE</a>                     ((<a id="1871c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt; FLASH(up to 1 MB) base address in the alias region                         */</span></td></tr>
<tr name="1872" id="1872">
<td><a id="l1872" class='ln'>1872</a></td><td><span class="pp">#define</span> <a id="1872c9" class="tk">CCMDATARAM_BASE</a>                ((<a id="1872c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt; CCM(core coupled memory) data RAM(64 KB) base address in the alias region  */</span></td></tr>
<tr name="1873" id="1873">
<td><a id="l1873" class='ln'>1873</a></td><td><span class="pp">#define</span> <a id="1873c9" class="tk">SRAM1_BASE</a>                     ((<a id="1873c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt; SRAM1(112 KB) base address in the alias region                             */</span></td></tr>
<tr name="1874" id="1874">
<td><a id="l1874" class='ln'>1874</a></td><td><span class="pp">#define</span> <a id="1874c9" class="tk">SRAM2_BASE</a>                     ((<a id="1874c42" class="tk">uint32_t</a>)0x2001C000)    <span class="ct">/*!&lt; SRAM2(16 KB) base address in the alias region                              */</span></td></tr>
<tr name="1875" id="1875">
<td><a id="l1875" class='ln'>1875</a></td><td><span class="pp">#define</span> <a id="1875c9" class="tk">SRAM3_BASE</a>                     ((<a id="1875c42" class="tk">uint32_t</a>)0x20020000)    <span class="ct">/*!&lt; SRAM3(64 KB) base address in the alias region                              */</span></td></tr>
<tr name="1876" id="1876">
<td><a id="l1876" class='ln'>1876</a></td><td><span class="pp">#define</span> <a id="1876c9" class="tk">PERIPH_BASE</a>                    ((<a id="1876c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt; Peripheral base address in the alias region                                */</span></td></tr>
<tr name="1877" id="1877">
<td><a id="l1877" class='ln'>1877</a></td><td><span class="pp">#define</span> <a id="1877c9" class="tk">BKPSRAM_BASE</a>                   ((<a id="1877c42" class="tk">uint32_t</a>)0x40024000)    <span class="ct">/*!&lt; Backup SRAM(4 KB) base address in the alias region                         */</span></td></tr>
<tr name="1878" id="1878">
<td><a id="l1878" class='ln'>1878</a></td><td><span class="pp">#if</span> <a id="1878c5" class="tk">defined</a>(<a id="1878c13" class="tk">STM32F40_41xxx</a>) <a id="1878c29" class="tk">||</a> <a id="1878c32" class="tk">defined</a>(<a id="1878c40" class="tk">STM32F412xG</a>)</td></tr>
<tr name="1879" id="1879">
<td><a id="l1879" class='ln'>1879</a></td><td><span class="pp">#define</span> <a id="1879c9" class="tk">FSMC_R_BASE</a>                    ((<a id="1879c42" class="tk">uint32_t</a>)0xA0000000)    <span class="ct">/*!&lt; FSMC registers base address                                                */</span></td></tr>
<tr name="1880" id="1880">
<td><a id="l1880" class='ln'>1880</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F40_41xxx || STM32F412xG */</span></td></tr>
<tr name="1881" id="1881">
<td><a id="l1881" class='ln'>1881</a></td><td></td></tr>
<tr name="1882" id="1882">
<td><a id="l1882" class='ln'>1882</a></td><td><span class="pp">#if</span> <a id="1882c5" class="tk">defined</a>(<a id="1882c13" class="tk">STM32F427_437xx</a>) <a id="1882c30" class="tk">||</a> <a id="1882c33" class="tk">defined</a>(<a id="1882c41" class="tk">STM32F429_439xx</a>) <a id="1882c58" class="tk">||</a> <a id="1882c61" class="tk">defined</a>(<a id="1882c69" class="tk">STM32F446xx</a>) <a id="1882c82" class="tk">||</a> <a id="1882c85" class="tk">defined</a>(<a id="1882c93" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="1883" id="1883">
<td><a id="l1883" class='ln'>1883</a></td><td><span class="pp">#define</span> <a id="1883c9" class="tk">FMC_R_BASE</a>                     ((<a id="1883c42" class="tk">uint32_t</a>)0xA0000000)    <span class="ct">/*!&lt; FMC registers base address                                                 */</span></td></tr>
<tr name="1884" id="1884">
<td><a id="l1884" class='ln'>1884</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F427_437xx ||  STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span></td></tr>
<tr name="1885" id="1885">
<td><a id="l1885" class='ln'>1885</a></td><td></td></tr>
<tr name="1886" id="1886">
<td><a id="l1886" class='ln'>1886</a></td><td><span class="pp">#if</span> <a id="1886c5" class="tk">defined</a>(<a id="1886c13" class="tk">STM32F412xG</a>) <a id="1886c26" class="tk">||</a> <a id="1886c29" class="tk">defined</a>(<a id="1886c37" class="tk">STM32F446xx</a>) <a id="1886c50" class="tk">||</a> <a id="1886c53" class="tk">defined</a>(<a id="1886c61" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="1887" id="1887">
<td><a id="l1887" class='ln'>1887</a></td><td><span class="pp">#define</span> <a id="1887c9" class="tk">QSPI_R_BASE</a>                    ((<a id="1887c42" class="tk">uint32_t</a>)0xA0001000)    <span class="ct">/*!&lt; QuadSPI registers base address                                            */</span></td></tr>
<tr name="1888" id="1888">
<td><a id="l1888" class='ln'>1888</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F412xG || STM32F446xx || STM32F469_479xx */</span></td></tr>
<tr name="1889" id="1889">
<td><a id="l1889" class='ln'>1889</a></td><td></td></tr>
<tr name="1890" id="1890">
<td><a id="l1890" class='ln'>1890</a></td><td><span class="pp">#define</span> <a id="1890c9" class="tk">CCMDATARAM_BB_BASE</a>             ((<a id="1890c42" class="tk">uint32_t</a>)0x12000000)    <span class="ct">/*!&lt; CCM(core coupled memory) data RAM(64 KB) base address in the bit-band region  */</span></td></tr>
<tr name="1891" id="1891">
<td><a id="l1891" class='ln'>1891</a></td><td><span class="pp">#define</span> <a id="1891c9" class="tk">SRAM1_BB_BASE</a>                  ((<a id="1891c42" class="tk">uint32_t</a>)0x22000000)    <span class="ct">/*!&lt; SRAM1(112 KB) base address in the bit-band region                             */</span></td></tr>
<tr name="1892" id="1892">
<td><a id="l1892" class='ln'>1892</a></td><td><span class="pp">#define</span> <a id="1892c9" class="tk">SRAM2_BB_BASE</a>                  ((<a id="1892c42" class="tk">uint32_t</a>)0x22380000)    <span class="ct">/*!&lt; SRAM2(16 KB) base address in the bit-band region                              */</span></td></tr>
<tr name="1893" id="1893">
<td><a id="l1893" class='ln'>1893</a></td><td><span class="pp">#define</span> <a id="1893c9" class="tk">SRAM3_BB_BASE</a>                  ((<a id="1893c42" class="tk">uint32_t</a>)0x22400000)    <span class="ct">/*!&lt; SRAM3(64 KB) base address in the bit-band region                              */</span></td></tr>
<tr name="1894" id="1894">
<td><a id="l1894" class='ln'>1894</a></td><td><span class="pp">#define</span> <a id="1894c9" class="tk">PERIPH_BB_BASE</a>                 ((<a id="1894c42" class="tk">uint32_t</a>)0x42000000)    <span class="ct">/*!&lt; Peripheral base address in the bit-band region                                */</span></td></tr>
<tr name="1895" id="1895">
<td><a id="l1895" class='ln'>1895</a></td><td><span class="pp">#define</span> <a id="1895c9" class="tk">BKPSRAM_BB_BASE</a>                ((<a id="1895c42" class="tk">uint32_t</a>)0x42480000)    <span class="ct">/*!&lt; Backup SRAM(4 KB) base address in the bit-band region                         */</span></td></tr>
<tr name="1896" id="1896">
<td><a id="l1896" class='ln'>1896</a></td><td></td></tr>
<tr name="1897" id="1897">
<td><a id="l1897" class='ln'>1897</a></td><td>  <span class="ct">/* Legacy defines */</span></td></tr>
<tr name="1898" id="1898">
<td><a id="l1898" class='ln'>1898</a></td><td><span class="pp">#define</span> <a id="1898c9" class="tk">SRAM_BASE</a>                      <a id="1898c40" class="tk">SRAM1_BASE</a></td></tr>
<tr name="1899" id="1899">
<td><a id="l1899" class='ln'>1899</a></td><td><span class="pp">#define</span> <a id="1899c9" class="tk">SRAM_BB_BASE</a>                   <a id="1899c40" class="tk">SRAM1_BB_BASE</a></td></tr>
<tr name="1900" id="1900">
<td><a id="l1900" class='ln'>1900</a></td><td></td></tr>
<tr name="1901" id="1901">
<td><a id="l1901" class='ln'>1901</a></td><td>  <span class="ct">/*!&lt; Peripheral memory map */</span></td></tr>
<tr name="1902" id="1902">
<td><a id="l1902" class='ln'>1902</a></td><td><span class="pp">#define</span> <a id="1902c9" class="tk">APB1PERIPH_BASE</a>                <a id="1902c40" class="tk">PERIPH_BASE</a></td></tr>
<tr name="1903" id="1903">
<td><a id="l1903" class='ln'>1903</a></td><td><span class="pp">#define</span> <a id="1903c9" class="tk">APB2PERIPH_BASE</a>                (<a id="1903c41" class="tk">PERIPH_BASE</a> <a id="1903c53" class="tk">+</a> 0x00010000)</td></tr>
<tr name="1904" id="1904">
<td><a id="l1904" class='ln'>1904</a></td><td><span class="pp">#define</span> <a id="1904c9" class="tk">AHB1PERIPH_BASE</a>                (<a id="1904c41" class="tk">PERIPH_BASE</a> <a id="1904c53" class="tk">+</a> 0x00020000)</td></tr>
<tr name="1905" id="1905">
<td><a id="l1905" class='ln'>1905</a></td><td><span class="pp">#define</span> <a id="1905c9" class="tk">AHB2PERIPH_BASE</a>                (<a id="1905c41" class="tk">PERIPH_BASE</a> <a id="1905c53" class="tk">+</a> 0x10000000)</td></tr>
<tr name="1906" id="1906">
<td><a id="l1906" class='ln'>1906</a></td><td></td></tr>
<tr name="1907" id="1907">
<td><a id="l1907" class='ln'>1907</a></td><td>  <span class="ct">/*!&lt; APB1 peripherals */</span></td></tr>
<tr name="1908" id="1908">
<td><a id="l1908" class='ln'>1908</a></td><td><span class="pp">#define</span> <a id="1908c9" class="tk">TIM2_BASE</a>                      (<a id="1908c41" class="tk">APB1PERIPH_BASE</a> <a id="1908c57" class="tk">+</a> 0x0000)</td></tr>
<tr name="1909" id="1909">
<td><a id="l1909" class='ln'>1909</a></td><td><span class="pp">#define</span> <a id="1909c9" class="tk">TIM3_BASE</a>                      (<a id="1909c41" class="tk">APB1PERIPH_BASE</a> <a id="1909c57" class="tk">+</a> 0x0400)</td></tr>
<tr name="1910" id="1910">
<td><a id="l1910" class='ln'>1910</a></td><td><span class="pp">#define</span> <a id="1910c9" class="tk">TIM4_BASE</a>                      (<a id="1910c41" class="tk">APB1PERIPH_BASE</a> <a id="1910c57" class="tk">+</a> 0x0800)</td></tr>
<tr name="1911" id="1911">
<td><a id="l1911" class='ln'>1911</a></td><td><span class="pp">#define</span> <a id="1911c9" class="tk">TIM5_BASE</a>                      (<a id="1911c41" class="tk">APB1PERIPH_BASE</a> <a id="1911c57" class="tk">+</a> 0x0C00)</td></tr>
<tr name="1912" id="1912">
<td><a id="l1912" class='ln'>1912</a></td><td><span class="pp">#define</span> <a id="1912c9" class="tk">TIM6_BASE</a>                      (<a id="1912c41" class="tk">APB1PERIPH_BASE</a> <a id="1912c57" class="tk">+</a> 0x1000)</td></tr>
<tr name="1913" id="1913">
<td><a id="l1913" class='ln'>1913</a></td><td><span class="pp">#define</span> <a id="1913c9" class="tk">TIM7_BASE</a>                      (<a id="1913c41" class="tk">APB1PERIPH_BASE</a> <a id="1913c57" class="tk">+</a> 0x1400)</td></tr>
<tr name="1914" id="1914">
<td><a id="l1914" class='ln'>1914</a></td><td><span class="pp">#if</span> <a id="1914c5" class="tk">defined</a>(<a id="1914c13" class="tk">STM32F410xx</a>)</td></tr>
<tr name="1915" id="1915">
<td><a id="l1915" class='ln'>1915</a></td><td><span class="pp">#define</span> <a id="1915c9" class="tk">LPTIM1_BASE</a>                    (<a id="1915c41" class="tk">APB1PERIPH_BASE</a> <a id="1915c57" class="tk">+</a> 0x2400)</td></tr>
<tr name="1916" id="1916">
<td><a id="l1916" class='ln'>1916</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F410xx */</span></td></tr>
<tr name="1917" id="1917">
<td><a id="l1917" class='ln'>1917</a></td><td></td></tr>
<tr name="1918" id="1918">
<td><a id="l1918" class='ln'>1918</a></td><td><span class="pp">#define</span> <a id="1918c9" class="tk">TIM12_BASE</a>                     (<a id="1918c41" class="tk">APB1PERIPH_BASE</a> <a id="1918c57" class="tk">+</a> 0x1800)</td></tr>
<tr name="1919" id="1919">
<td><a id="l1919" class='ln'>1919</a></td><td><span class="pp">#define</span> <a id="1919c9" class="tk">TIM13_BASE</a>                     (<a id="1919c41" class="tk">APB1PERIPH_BASE</a> <a id="1919c57" class="tk">+</a> 0x1C00)</td></tr>
<tr name="1920" id="1920">
<td><a id="l1920" class='ln'>1920</a></td><td><span class="pp">#define</span> <a id="1920c9" class="tk">TIM14_BASE</a>                     (<a id="1920c41" class="tk">APB1PERIPH_BASE</a> <a id="1920c57" class="tk">+</a> 0x2000)</td></tr>
<tr name="1921" id="1921">
<td><a id="l1921" class='ln'>1921</a></td><td><span class="pp">#define</span> <a id="1921c9" class="tk">RTC_BASE</a>                       (<a id="1921c41" class="tk">APB1PERIPH_BASE</a> <a id="1921c57" class="tk">+</a> 0x2800)</td></tr>
<tr name="1922" id="1922">
<td><a id="l1922" class='ln'>1922</a></td><td><span class="pp">#define</span> <a id="1922c9" class="tk">WWDG_BASE</a>                      (<a id="1922c41" class="tk">APB1PERIPH_BASE</a> <a id="1922c57" class="tk">+</a> 0x2C00)</td></tr>
<tr name="1923" id="1923">
<td><a id="l1923" class='ln'>1923</a></td><td><span class="pp">#define</span> <a id="1923c9" class="tk">IWDG_BASE</a>                      (<a id="1923c41" class="tk">APB1PERIPH_BASE</a> <a id="1923c57" class="tk">+</a> 0x3000)</td></tr>
<tr name="1924" id="1924">
<td><a id="l1924" class='ln'>1924</a></td><td><span class="pp">#define</span> <a id="1924c9" class="tk">I2S2ext_BASE</a>                   (<a id="1924c41" class="tk">APB1PERIPH_BASE</a> <a id="1924c57" class="tk">+</a> 0x3400)</td></tr>
<tr name="1925" id="1925">
<td><a id="l1925" class='ln'>1925</a></td><td><span class="pp">#define</span> <a id="1925c9" class="tk">SPI2_BASE</a>                      (<a id="1925c41" class="tk">APB1PERIPH_BASE</a> <a id="1925c57" class="tk">+</a> 0x3800)</td></tr>
<tr name="1926" id="1926">
<td><a id="l1926" class='ln'>1926</a></td><td><span class="pp">#define</span> <a id="1926c9" class="tk">SPI3_BASE</a>                      (<a id="1926c41" class="tk">APB1PERIPH_BASE</a> <a id="1926c57" class="tk">+</a> 0x3C00)</td></tr>
<tr name="1927" id="1927">
<td><a id="l1927" class='ln'>1927</a></td><td><span class="pp">#if</span> <a id="1927c5" class="tk">defined</a>(<a id="1927c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="1928" id="1928">
<td><a id="l1928" class='ln'>1928</a></td><td><span class="pp">#define</span> <a id="1928c9" class="tk">SPDIFRX_BASE</a>                   (<a id="1928c41" class="tk">APB1PERIPH_BASE</a> <a id="1928c57" class="tk">+</a> 0x4000)</td></tr>
<tr name="1929" id="1929">
<td><a id="l1929" class='ln'>1929</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="1930" id="1930">
<td><a id="l1930" class='ln'>1930</a></td><td></td></tr>
<tr name="1931" id="1931">
<td><a id="l1931" class='ln'>1931</a></td><td><span class="pp">#define</span> <a id="1931c9" class="tk">I2S3ext_BASE</a>                   (<a id="1931c41" class="tk">APB1PERIPH_BASE</a> <a id="1931c57" class="tk">+</a> 0x4000)</td></tr>
<tr name="1932" id="1932">
<td><a id="l1932" class='ln'>1932</a></td><td><span class="pp">#define</span> <a id="1932c9" class="tk">USART2_BASE</a>                    (<a id="1932c41" class="tk">APB1PERIPH_BASE</a> <a id="1932c57" class="tk">+</a> 0x4400)</td></tr>
<tr name="1933" id="1933">
<td><a id="l1933" class='ln'>1933</a></td><td><span class="pp">#define</span> <a id="1933c9" class="tk">USART3_BASE</a>                    (<a id="1933c41" class="tk">APB1PERIPH_BASE</a> <a id="1933c57" class="tk">+</a> 0x4800)</td></tr>
<tr name="1934" id="1934">
<td><a id="l1934" class='ln'>1934</a></td><td><span class="pp">#define</span> <a id="1934c9" class="tk">UART4_BASE</a>                     (<a id="1934c41" class="tk">APB1PERIPH_BASE</a> <a id="1934c57" class="tk">+</a> 0x4C00)</td></tr>
<tr name="1935" id="1935">
<td><a id="l1935" class='ln'>1935</a></td><td><span class="pp">#define</span> <a id="1935c9" class="tk">UART5_BASE</a>                     (<a id="1935c41" class="tk">APB1PERIPH_BASE</a> <a id="1935c57" class="tk">+</a> 0x5000)</td></tr>
<tr name="1936" id="1936">
<td><a id="l1936" class='ln'>1936</a></td><td><span class="pp">#define</span> <a id="1936c9" class="tk">I2C1_BASE</a>                      (<a id="1936c41" class="tk">APB1PERIPH_BASE</a> <a id="1936c57" class="tk">+</a> 0x5400)</td></tr>
<tr name="1937" id="1937">
<td><a id="l1937" class='ln'>1937</a></td><td><span class="pp">#define</span> <a id="1937c9" class="tk">I2C2_BASE</a>                      (<a id="1937c41" class="tk">APB1PERIPH_BASE</a> <a id="1937c57" class="tk">+</a> 0x5800)</td></tr>
<tr name="1938" id="1938">
<td><a id="l1938" class='ln'>1938</a></td><td><span class="pp">#define</span> <a id="1938c9" class="tk">I2C3_BASE</a>                      (<a id="1938c41" class="tk">APB1PERIPH_BASE</a> <a id="1938c57" class="tk">+</a> 0x5C00)</td></tr>
<tr name="1939" id="1939">
<td><a id="l1939" class='ln'>1939</a></td><td><span class="pp">#if</span> <a id="1939c5" class="tk">defined</a>(<a id="1939c13" class="tk">STM32F410xx</a>) <a id="1939c26" class="tk">||</a> <a id="1939c29" class="tk">defined</a>(<a id="1939c37" class="tk">STM32F412xG</a>) <a id="1939c50" class="tk">||</a> <a id="1939c53" class="tk">defined</a>(<a id="1939c61" class="tk">STM32F446xx</a>)</td></tr>
<tr name="1940" id="1940">
<td><a id="l1940" class='ln'>1940</a></td><td><span class="pp">#define</span> <a id="1940c9" class="tk">FMPI2C1_BASE</a>                   (<a id="1940c41" class="tk">APB1PERIPH_BASE</a> <a id="1940c57" class="tk">+</a> 0x6000)</td></tr>
<tr name="1941" id="1941">
<td><a id="l1941" class='ln'>1941</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F410xx || STM32F412xG || STM32F446xx */</span></td></tr>
<tr name="1942" id="1942">
<td><a id="l1942" class='ln'>1942</a></td><td></td></tr>
<tr name="1943" id="1943">
<td><a id="l1943" class='ln'>1943</a></td><td><span class="pp">#define</span> <a id="1943c9" class="tk">CAN1_BASE</a>                      (<a id="1943c41" class="tk">APB1PERIPH_BASE</a> <a id="1943c57" class="tk">+</a> 0x6400)</td></tr>
<tr name="1944" id="1944">
<td><a id="l1944" class='ln'>1944</a></td><td><span class="pp">#define</span> <a id="1944c9" class="tk">CAN2_BASE</a>                      (<a id="1944c41" class="tk">APB1PERIPH_BASE</a> <a id="1944c57" class="tk">+</a> 0x6800)</td></tr>
<tr name="1945" id="1945">
<td><a id="l1945" class='ln'>1945</a></td><td><span class="pp">#if</span> <a id="1945c5" class="tk">defined</a>(<a id="1945c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="1946" id="1946">
<td><a id="l1946" class='ln'>1946</a></td><td><span class="pp">#define</span> <a id="1946c9" class="tk">CEC_BASE</a>                       (<a id="1946c41" class="tk">APB1PERIPH_BASE</a> <a id="1946c57" class="tk">+</a> 0x6C00)</td></tr>
<tr name="1947" id="1947">
<td><a id="l1947" class='ln'>1947</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="1948" id="1948">
<td><a id="l1948" class='ln'>1948</a></td><td></td></tr>
<tr name="1949" id="1949">
<td><a id="l1949" class='ln'>1949</a></td><td><span class="pp">#define</span> <a id="1949c9" class="tk">PWR_BASE</a>                       (<a id="1949c41" class="tk">APB1PERIPH_BASE</a> <a id="1949c57" class="tk">+</a> 0x7000)</td></tr>
<tr name="1950" id="1950">
<td><a id="l1950" class='ln'>1950</a></td><td><span class="pp">#define</span> <a id="1950c9" class="tk">DAC_BASE</a>                       (<a id="1950c41" class="tk">APB1PERIPH_BASE</a> <a id="1950c57" class="tk">+</a> 0x7400)</td></tr>
<tr name="1951" id="1951">
<td><a id="l1951" class='ln'>1951</a></td><td><span class="pp">#define</span> <a id="1951c9" class="tk">UART7_BASE</a>                     (<a id="1951c41" class="tk">APB1PERIPH_BASE</a> <a id="1951c57" class="tk">+</a> 0x7800)</td></tr>
<tr name="1952" id="1952">
<td><a id="l1952" class='ln'>1952</a></td><td><span class="pp">#define</span> <a id="1952c9" class="tk">UART8_BASE</a>                     (<a id="1952c41" class="tk">APB1PERIPH_BASE</a> <a id="1952c57" class="tk">+</a> 0x7C00)</td></tr>
<tr name="1953" id="1953">
<td><a id="l1953" class='ln'>1953</a></td><td></td></tr>
<tr name="1954" id="1954">
<td><a id="l1954" class='ln'>1954</a></td><td>  <span class="ct">/*!&lt; APB2 peripherals */</span></td></tr>
<tr name="1955" id="1955">
<td><a id="l1955" class='ln'>1955</a></td><td><span class="pp">#define</span> <a id="1955c9" class="tk">TIM1_BASE</a>                      (<a id="1955c41" class="tk">APB2PERIPH_BASE</a> <a id="1955c57" class="tk">+</a> 0x0000)</td></tr>
<tr name="1956" id="1956">
<td><a id="l1956" class='ln'>1956</a></td><td><span class="pp">#define</span> <a id="1956c9" class="tk">TIM8_BASE</a>                      (<a id="1956c41" class="tk">APB2PERIPH_BASE</a> <a id="1956c57" class="tk">+</a> 0x0400)</td></tr>
<tr name="1957" id="1957">
<td><a id="l1957" class='ln'>1957</a></td><td><span class="pp">#define</span> <a id="1957c9" class="tk">USART1_BASE</a>                    (<a id="1957c41" class="tk">APB2PERIPH_BASE</a> <a id="1957c57" class="tk">+</a> 0x1000)</td></tr>
<tr name="1958" id="1958">
<td><a id="l1958" class='ln'>1958</a></td><td><span class="pp">#define</span> <a id="1958c9" class="tk">USART6_BASE</a>                    (<a id="1958c41" class="tk">APB2PERIPH_BASE</a> <a id="1958c57" class="tk">+</a> 0x1400)</td></tr>
<tr name="1959" id="1959">
<td><a id="l1959" class='ln'>1959</a></td><td><span class="pp">#define</span> <a id="1959c9" class="tk">ADC1_BASE</a>                      (<a id="1959c41" class="tk">APB2PERIPH_BASE</a> <a id="1959c57" class="tk">+</a> 0x2000)</td></tr>
<tr name="1960" id="1960">
<td><a id="l1960" class='ln'>1960</a></td><td><span class="pp">#define</span> <a id="1960c9" class="tk">ADC2_BASE</a>                      (<a id="1960c41" class="tk">APB2PERIPH_BASE</a> <a id="1960c57" class="tk">+</a> 0x2100)</td></tr>
<tr name="1961" id="1961">
<td><a id="l1961" class='ln'>1961</a></td><td><span class="pp">#define</span> <a id="1961c9" class="tk">ADC3_BASE</a>                      (<a id="1961c41" class="tk">APB2PERIPH_BASE</a> <a id="1961c57" class="tk">+</a> 0x2200)</td></tr>
<tr name="1962" id="1962">
<td><a id="l1962" class='ln'>1962</a></td><td><span class="pp">#define</span> <a id="1962c9" class="tk">ADC_BASE</a>                       (<a id="1962c41" class="tk">APB2PERIPH_BASE</a> <a id="1962c57" class="tk">+</a> 0x2300)</td></tr>
<tr name="1963" id="1963">
<td><a id="l1963" class='ln'>1963</a></td><td><span class="pp">#define</span> <a id="1963c9" class="tk">SDIO_BASE</a>                      (<a id="1963c41" class="tk">APB2PERIPH_BASE</a> <a id="1963c57" class="tk">+</a> 0x2C00)</td></tr>
<tr name="1964" id="1964">
<td><a id="l1964" class='ln'>1964</a></td><td><span class="pp">#define</span> <a id="1964c9" class="tk">SPI1_BASE</a>                      (<a id="1964c41" class="tk">APB2PERIPH_BASE</a> <a id="1964c57" class="tk">+</a> 0x3000)</td></tr>
<tr name="1965" id="1965">
<td><a id="l1965" class='ln'>1965</a></td><td><span class="pp">#define</span> <a id="1965c9" class="tk">SPI4_BASE</a>                      (<a id="1965c41" class="tk">APB2PERIPH_BASE</a> <a id="1965c57" class="tk">+</a> 0x3400)</td></tr>
<tr name="1966" id="1966">
<td><a id="l1966" class='ln'>1966</a></td><td><span class="pp">#define</span> <a id="1966c9" class="tk">SYSCFG_BASE</a>                    (<a id="1966c41" class="tk">APB2PERIPH_BASE</a> <a id="1966c57" class="tk">+</a> 0x3800)</td></tr>
<tr name="1967" id="1967">
<td><a id="l1967" class='ln'>1967</a></td><td><span class="pp">#define</span> <a id="1967c9" class="tk">EXTI_BASE</a>                      (<a id="1967c41" class="tk">APB2PERIPH_BASE</a> <a id="1967c57" class="tk">+</a> 0x3C00)</td></tr>
<tr name="1968" id="1968">
<td><a id="l1968" class='ln'>1968</a></td><td><span class="pp">#define</span> <a id="1968c9" class="tk">TIM9_BASE</a>                      (<a id="1968c41" class="tk">APB2PERIPH_BASE</a> <a id="1968c57" class="tk">+</a> 0x4000)</td></tr>
<tr name="1969" id="1969">
<td><a id="l1969" class='ln'>1969</a></td><td><span class="pp">#define</span> <a id="1969c9" class="tk">TIM10_BASE</a>                     (<a id="1969c41" class="tk">APB2PERIPH_BASE</a> <a id="1969c57" class="tk">+</a> 0x4400)</td></tr>
<tr name="1970" id="1970">
<td><a id="l1970" class='ln'>1970</a></td><td><span class="pp">#define</span> <a id="1970c9" class="tk">TIM11_BASE</a>                     (<a id="1970c41" class="tk">APB2PERIPH_BASE</a> <a id="1970c57" class="tk">+</a> 0x4800)</td></tr>
<tr name="1971" id="1971">
<td><a id="l1971" class='ln'>1971</a></td><td><span class="pp">#define</span> <a id="1971c9" class="tk">SPI5_BASE</a>                      (<a id="1971c41" class="tk">APB2PERIPH_BASE</a> <a id="1971c57" class="tk">+</a> 0x5000)</td></tr>
<tr name="1972" id="1972">
<td><a id="l1972" class='ln'>1972</a></td><td><span class="pp">#define</span> <a id="1972c9" class="tk">SPI6_BASE</a>                      (<a id="1972c41" class="tk">APB2PERIPH_BASE</a> <a id="1972c57" class="tk">+</a> 0x5400)</td></tr>
<tr name="1973" id="1973">
<td><a id="l1973" class='ln'>1973</a></td><td><span class="pp">#define</span> <a id="1973c9" class="tk">SAI1_BASE</a>                      (<a id="1973c41" class="tk">APB2PERIPH_BASE</a> <a id="1973c57" class="tk">+</a> 0x5800)</td></tr>
<tr name="1974" id="1974">
<td><a id="l1974" class='ln'>1974</a></td><td><span class="pp">#define</span> <a id="1974c9" class="tk">SAI1_Block_A_BASE</a>              (<a id="1974c41" class="tk">SAI1_BASE</a> <a id="1974c51" class="tk">+</a> 0x004)</td></tr>
<tr name="1975" id="1975">
<td><a id="l1975" class='ln'>1975</a></td><td><span class="pp">#define</span> <a id="1975c9" class="tk">SAI1_Block_B_BASE</a>              (<a id="1975c41" class="tk">SAI1_BASE</a> <a id="1975c51" class="tk">+</a> 0x024)</td></tr>
<tr name="1976" id="1976">
<td><a id="l1976" class='ln'>1976</a></td><td><span class="pp">#if</span> <a id="1976c5" class="tk">defined</a>(<a id="1976c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="1977" id="1977">
<td><a id="l1977" class='ln'>1977</a></td><td><span class="pp">#define</span> <a id="1977c9" class="tk">SAI2_BASE</a>                      (<a id="1977c41" class="tk">APB2PERIPH_BASE</a> <a id="1977c57" class="tk">+</a> 0x5C00)</td></tr>
<tr name="1978" id="1978">
<td><a id="l1978" class='ln'>1978</a></td><td><span class="pp">#define</span> <a id="1978c9" class="tk">SAI2_Block_A_BASE</a>              (<a id="1978c41" class="tk">SAI2_BASE</a> <a id="1978c51" class="tk">+</a> 0x004)</td></tr>
<tr name="1979" id="1979">
<td><a id="l1979" class='ln'>1979</a></td><td><span class="pp">#define</span> <a id="1979c9" class="tk">SAI2_Block_B_BASE</a>              (<a id="1979c41" class="tk">SAI2_BASE</a> <a id="1979c51" class="tk">+</a> 0x024)</td></tr>
<tr name="1980" id="1980">
<td><a id="l1980" class='ln'>1980</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="1981" id="1981">
<td><a id="l1981" class='ln'>1981</a></td><td></td></tr>
<tr name="1982" id="1982">
<td><a id="l1982" class='ln'>1982</a></td><td><span class="pp">#define</span> <a id="1982c9" class="tk">LTDC_BASE</a>                      (<a id="1982c41" class="tk">APB2PERIPH_BASE</a> <a id="1982c57" class="tk">+</a> 0x6800)</td></tr>
<tr name="1983" id="1983">
<td><a id="l1983" class='ln'>1983</a></td><td><span class="pp">#define</span> <a id="1983c9" class="tk">LTDC_Layer1_BASE</a>               (<a id="1983c41" class="tk">LTDC_BASE</a> <a id="1983c51" class="tk">+</a> 0x84)</td></tr>
<tr name="1984" id="1984">
<td><a id="l1984" class='ln'>1984</a></td><td><span class="pp">#define</span> <a id="1984c9" class="tk">LTDC_Layer2_BASE</a>               (<a id="1984c41" class="tk">LTDC_BASE</a> <a id="1984c51" class="tk">+</a> 0x104)</td></tr>
<tr name="1985" id="1985">
<td><a id="l1985" class='ln'>1985</a></td><td><span class="pp">#if</span> <a id="1985c5" class="tk">defined</a>(<a id="1985c13" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="1986" id="1986">
<td><a id="l1986" class='ln'>1986</a></td><td><span class="pp">#define</span> <a id="1986c9" class="tk">DSI_BASE</a>                       (<a id="1986c41" class="tk">APB2PERIPH_BASE</a> <a id="1986c57" class="tk">+</a> 0x6C00)</td></tr>
<tr name="1987" id="1987">
<td><a id="l1987" class='ln'>1987</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F469_479xx */</span></td></tr>
<tr name="1988" id="1988">
<td><a id="l1988" class='ln'>1988</a></td><td></td></tr>
<tr name="1989" id="1989">
<td><a id="l1989" class='ln'>1989</a></td><td><span class="pp">#if</span> <a id="1989c5" class="tk">defined</a>(<a id="1989c13" class="tk">STM32F412xG</a>)</td></tr>
<tr name="1990" id="1990">
<td><a id="l1990" class='ln'>1990</a></td><td><span class="pp">#define</span> <a id="1990c9" class="tk">DFSDM1_BASE</a>                    (<a id="1990c41" class="tk">APB2PERIPH_BASE</a> <a id="1990c57" class="tk">+</a> 0x6000)</td></tr>
<tr name="1991" id="1991">
<td><a id="l1991" class='ln'>1991</a></td><td><span class="pp">#define</span> <a id="1991c9" class="tk">DFSDM1_Channel0_BASE</a>           (<a id="1991c41" class="tk">DFSDM1_BASE</a> <a id="1991c53" class="tk">+</a> 0x00)</td></tr>
<tr name="1992" id="1992">
<td><a id="l1992" class='ln'>1992</a></td><td><span class="pp">#define</span> <a id="1992c9" class="tk">DFSDM1_Channel1_BASE</a>           (<a id="1992c41" class="tk">DFSDM1_BASE</a> <a id="1992c53" class="tk">+</a> 0x20)</td></tr>
<tr name="1993" id="1993">
<td><a id="l1993" class='ln'>1993</a></td><td><span class="pp">#define</span> <a id="1993c9" class="tk">DFSDM1_Channel2_BASE</a>           (<a id="1993c41" class="tk">DFSDM1_BASE</a> <a id="1993c53" class="tk">+</a> 0x40)</td></tr>
<tr name="1994" id="1994">
<td><a id="l1994" class='ln'>1994</a></td><td><span class="pp">#define</span> <a id="1994c9" class="tk">DFSDM1_Channel3_BASE</a>           (<a id="1994c41" class="tk">DFSDM1_BASE</a> <a id="1994c53" class="tk">+</a> 0x60)</td></tr>
<tr name="1995" id="1995">
<td><a id="l1995" class='ln'>1995</a></td><td><span class="pp">#define</span> <a id="1995c9" class="tk">DFSDM1_Filter0_BASE</a>            (<a id="1995c41" class="tk">DFSDM1_BASE</a> <a id="1995c53" class="tk">+</a> 0x100)</td></tr>
<tr name="1996" id="1996">
<td><a id="l1996" class='ln'>1996</a></td><td><span class="pp">#define</span> <a id="1996c9" class="tk">DFSDM1_Filter1_BASE</a>            (<a id="1996c41" class="tk">DFSDM1_BASE</a> <a id="1996c53" class="tk">+</a> 0x180)</td></tr>
<tr name="1997" id="1997">
<td><a id="l1997" class='ln'>1997</a></td><td><span class="pp">#define</span> <a id="1997c9" class="tk">DFSDM0</a>                         ((<a id="1997c42" class="tk">DFSDM_TypeDef</a> <a id="1997c56" class="tk">*</a>) <a id="1997c59" class="tk">DFSDM1_Filter0_BASE</a>)</td></tr>
<tr name="1998" id="1998">
<td><a id="l1998" class='ln'>1998</a></td><td><span class="pp">#define</span> <a id="1998c9" class="tk">DFSDM1</a>                         ((<a id="1998c42" class="tk">DFSDM_TypeDef</a> <a id="1998c56" class="tk">*</a>) <a id="1998c59" class="tk">DFSDM1_Filter1_BASE</a>)</td></tr>
<tr name="1999" id="1999">
<td><a id="l1999" class='ln'>1999</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F412xG */</span></td></tr>
<tr name="2000" id="2000">
<td><a id="l2000" class='ln'>2000</a></td><td></td></tr>
<tr name="2001" id="2001">
<td><a id="l2001" class='ln'>2001</a></td><td>  <span class="ct">/*!&lt; AHB1 peripherals */</span></td></tr>
<tr name="2002" id="2002">
<td><a id="l2002" class='ln'>2002</a></td><td><span class="pp">#define</span> <a id="2002c9" class="tk">GPIOA_BASE</a>                     (<a id="2002c41" class="tk">AHB1PERIPH_BASE</a> <a id="2002c57" class="tk">+</a> 0x0000)</td></tr>
<tr name="2003" id="2003">
<td><a id="l2003" class='ln'>2003</a></td><td><span class="pp">#define</span> <a id="2003c9" class="tk">GPIOB_BASE</a>                     (<a id="2003c41" class="tk">AHB1PERIPH_BASE</a> <a id="2003c57" class="tk">+</a> 0x0400)</td></tr>
<tr name="2004" id="2004">
<td><a id="l2004" class='ln'>2004</a></td><td><span class="pp">#define</span> <a id="2004c9" class="tk">GPIOC_BASE</a>                     (<a id="2004c41" class="tk">AHB1PERIPH_BASE</a> <a id="2004c57" class="tk">+</a> 0x0800)</td></tr>
<tr name="2005" id="2005">
<td><a id="l2005" class='ln'>2005</a></td><td><span class="pp">#define</span> <a id="2005c9" class="tk">GPIOD_BASE</a>                     (<a id="2005c41" class="tk">AHB1PERIPH_BASE</a> <a id="2005c57" class="tk">+</a> 0x0C00)</td></tr>
<tr name="2006" id="2006">
<td><a id="l2006" class='ln'>2006</a></td><td><span class="pp">#define</span> <a id="2006c9" class="tk">GPIOE_BASE</a>                     (<a id="2006c41" class="tk">AHB1PERIPH_BASE</a> <a id="2006c57" class="tk">+</a> 0x1000)</td></tr>
<tr name="2007" id="2007">
<td><a id="l2007" class='ln'>2007</a></td><td><span class="pp">#define</span> <a id="2007c9" class="tk">GPIOF_BASE</a>                     (<a id="2007c41" class="tk">AHB1PERIPH_BASE</a> <a id="2007c57" class="tk">+</a> 0x1400)</td></tr>
<tr name="2008" id="2008">
<td><a id="l2008" class='ln'>2008</a></td><td><span class="pp">#define</span> <a id="2008c9" class="tk">GPIOG_BASE</a>                     (<a id="2008c41" class="tk">AHB1PERIPH_BASE</a> <a id="2008c57" class="tk">+</a> 0x1800)</td></tr>
<tr name="2009" id="2009">
<td><a id="l2009" class='ln'>2009</a></td><td><span class="pp">#define</span> <a id="2009c9" class="tk">GPIOH_BASE</a>                     (<a id="2009c41" class="tk">AHB1PERIPH_BASE</a> <a id="2009c57" class="tk">+</a> 0x1C00)</td></tr>
<tr name="2010" id="2010">
<td><a id="l2010" class='ln'>2010</a></td><td><span class="pp">#define</span> <a id="2010c9" class="tk">GPIOI_BASE</a>                     (<a id="2010c41" class="tk">AHB1PERIPH_BASE</a> <a id="2010c57" class="tk">+</a> 0x2000)</td></tr>
<tr name="2011" id="2011">
<td><a id="l2011" class='ln'>2011</a></td><td><span class="pp">#define</span> <a id="2011c9" class="tk">GPIOJ_BASE</a>                     (<a id="2011c41" class="tk">AHB1PERIPH_BASE</a> <a id="2011c57" class="tk">+</a> 0x2400)</td></tr>
<tr name="2012" id="2012">
<td><a id="l2012" class='ln'>2012</a></td><td><span class="pp">#define</span> <a id="2012c9" class="tk">GPIOK_BASE</a>                     (<a id="2012c41" class="tk">AHB1PERIPH_BASE</a> <a id="2012c57" class="tk">+</a> 0x2800)</td></tr>
<tr name="2013" id="2013">
<td><a id="l2013" class='ln'>2013</a></td><td><span class="pp">#define</span> <a id="2013c9" class="tk">CRC_BASE</a>                       (<a id="2013c41" class="tk">AHB1PERIPH_BASE</a> <a id="2013c57" class="tk">+</a> 0x3000)</td></tr>
<tr name="2014" id="2014">
<td><a id="l2014" class='ln'>2014</a></td><td><span class="pp">#define</span> <a id="2014c9" class="tk">RCC_BASE</a>                       (<a id="2014c41" class="tk">AHB1PERIPH_BASE</a> <a id="2014c57" class="tk">+</a> 0x3800)</td></tr>
<tr name="2015" id="2015">
<td><a id="l2015" class='ln'>2015</a></td><td><span class="pp">#define</span> <a id="2015c9" class="tk">FLASH_R_BASE</a>                   (<a id="2015c41" class="tk">AHB1PERIPH_BASE</a> <a id="2015c57" class="tk">+</a> 0x3C00)</td></tr>
<tr name="2016" id="2016">
<td><a id="l2016" class='ln'>2016</a></td><td><span class="pp">#define</span> <a id="2016c9" class="tk">DMA1_BASE</a>                      (<a id="2016c41" class="tk">AHB1PERIPH_BASE</a> <a id="2016c57" class="tk">+</a> 0x6000)</td></tr>
<tr name="2017" id="2017">
<td><a id="l2017" class='ln'>2017</a></td><td><span class="pp">#define</span> <a id="2017c9" class="tk">DMA1_Stream0_BASE</a>              (<a id="2017c41" class="tk">DMA1_BASE</a> <a id="2017c51" class="tk">+</a> 0x010)</td></tr>
<tr name="2018" id="2018">
<td><a id="l2018" class='ln'>2018</a></td><td><span class="pp">#define</span> <a id="2018c9" class="tk">DMA1_Stream1_BASE</a>              (<a id="2018c41" class="tk">DMA1_BASE</a> <a id="2018c51" class="tk">+</a> 0x028)</td></tr>
<tr name="2019" id="2019">
<td><a id="l2019" class='ln'>2019</a></td><td><span class="pp">#define</span> <a id="2019c9" class="tk">DMA1_Stream2_BASE</a>              (<a id="2019c41" class="tk">DMA1_BASE</a> <a id="2019c51" class="tk">+</a> 0x040)</td></tr>
<tr name="2020" id="2020">
<td><a id="l2020" class='ln'>2020</a></td><td><span class="pp">#define</span> <a id="2020c9" class="tk">DMA1_Stream3_BASE</a>              (<a id="2020c41" class="tk">DMA1_BASE</a> <a id="2020c51" class="tk">+</a> 0x058)</td></tr>
<tr name="2021" id="2021">
<td><a id="l2021" class='ln'>2021</a></td><td><span class="pp">#define</span> <a id="2021c9" class="tk">DMA1_Stream4_BASE</a>              (<a id="2021c41" class="tk">DMA1_BASE</a> <a id="2021c51" class="tk">+</a> 0x070)</td></tr>
<tr name="2022" id="2022">
<td><a id="l2022" class='ln'>2022</a></td><td><span class="pp">#define</span> <a id="2022c9" class="tk">DMA1_Stream5_BASE</a>              (<a id="2022c41" class="tk">DMA1_BASE</a> <a id="2022c51" class="tk">+</a> 0x088)</td></tr>
<tr name="2023" id="2023">
<td><a id="l2023" class='ln'>2023</a></td><td><span class="pp">#define</span> <a id="2023c9" class="tk">DMA1_Stream6_BASE</a>              (<a id="2023c41" class="tk">DMA1_BASE</a> <a id="2023c51" class="tk">+</a> 0x0A0)</td></tr>
<tr name="2024" id="2024">
<td><a id="l2024" class='ln'>2024</a></td><td><span class="pp">#define</span> <a id="2024c9" class="tk">DMA1_Stream7_BASE</a>              (<a id="2024c41" class="tk">DMA1_BASE</a> <a id="2024c51" class="tk">+</a> 0x0B8)</td></tr>
<tr name="2025" id="2025">
<td><a id="l2025" class='ln'>2025</a></td><td><span class="pp">#define</span> <a id="2025c9" class="tk">DMA2_BASE</a>                      (<a id="2025c41" class="tk">AHB1PERIPH_BASE</a> <a id="2025c57" class="tk">+</a> 0x6400)</td></tr>
<tr name="2026" id="2026">
<td><a id="l2026" class='ln'>2026</a></td><td><span class="pp">#define</span> <a id="2026c9" class="tk">DMA2_Stream0_BASE</a>              (<a id="2026c41" class="tk">DMA2_BASE</a> <a id="2026c51" class="tk">+</a> 0x010)</td></tr>
<tr name="2027" id="2027">
<td><a id="l2027" class='ln'>2027</a></td><td><span class="pp">#define</span> <a id="2027c9" class="tk">DMA2_Stream1_BASE</a>              (<a id="2027c41" class="tk">DMA2_BASE</a> <a id="2027c51" class="tk">+</a> 0x028)</td></tr>
<tr name="2028" id="2028">
<td><a id="l2028" class='ln'>2028</a></td><td><span class="pp">#define</span> <a id="2028c9" class="tk">DMA2_Stream2_BASE</a>              (<a id="2028c41" class="tk">DMA2_BASE</a> <a id="2028c51" class="tk">+</a> 0x040)</td></tr>
<tr name="2029" id="2029">
<td><a id="l2029" class='ln'>2029</a></td><td><span class="pp">#define</span> <a id="2029c9" class="tk">DMA2_Stream3_BASE</a>              (<a id="2029c41" class="tk">DMA2_BASE</a> <a id="2029c51" class="tk">+</a> 0x058)</td></tr>
<tr name="2030" id="2030">
<td><a id="l2030" class='ln'>2030</a></td><td><span class="pp">#define</span> <a id="2030c9" class="tk">DMA2_Stream4_BASE</a>              (<a id="2030c41" class="tk">DMA2_BASE</a> <a id="2030c51" class="tk">+</a> 0x070)</td></tr>
<tr name="2031" id="2031">
<td><a id="l2031" class='ln'>2031</a></td><td><span class="pp">#define</span> <a id="2031c9" class="tk">DMA2_Stream5_BASE</a>              (<a id="2031c41" class="tk">DMA2_BASE</a> <a id="2031c51" class="tk">+</a> 0x088)</td></tr>
<tr name="2032" id="2032">
<td><a id="l2032" class='ln'>2032</a></td><td><span class="pp">#define</span> <a id="2032c9" class="tk">DMA2_Stream6_BASE</a>              (<a id="2032c41" class="tk">DMA2_BASE</a> <a id="2032c51" class="tk">+</a> 0x0A0)</td></tr>
<tr name="2033" id="2033">
<td><a id="l2033" class='ln'>2033</a></td><td><span class="pp">#define</span> <a id="2033c9" class="tk">DMA2_Stream7_BASE</a>              (<a id="2033c41" class="tk">DMA2_BASE</a> <a id="2033c51" class="tk">+</a> 0x0B8)</td></tr>
<tr name="2034" id="2034">
<td><a id="l2034" class='ln'>2034</a></td><td><span class="pp">#define</span> <a id="2034c9" class="tk">ETH_BASE</a>                       (<a id="2034c41" class="tk">AHB1PERIPH_BASE</a> <a id="2034c57" class="tk">+</a> 0x8000)</td></tr>
<tr name="2035" id="2035">
<td><a id="l2035" class='ln'>2035</a></td><td><span class="pp">#define</span> <a id="2035c9" class="tk">ETH_MAC_BASE</a>                   (<a id="2035c41" class="tk">ETH_BASE</a>)</td></tr>
<tr name="2036" id="2036">
<td><a id="l2036" class='ln'>2036</a></td><td><span class="pp">#define</span> <a id="2036c9" class="tk">ETH_MMC_BASE</a>                   (<a id="2036c41" class="tk">ETH_BASE</a> <a id="2036c50" class="tk">+</a> 0x0100)</td></tr>
<tr name="2037" id="2037">
<td><a id="l2037" class='ln'>2037</a></td><td><span class="pp">#define</span> <a id="2037c9" class="tk">ETH_PTP_BASE</a>                   (<a id="2037c41" class="tk">ETH_BASE</a> <a id="2037c50" class="tk">+</a> 0x0700)</td></tr>
<tr name="2038" id="2038">
<td><a id="l2038" class='ln'>2038</a></td><td><span class="pp">#define</span> <a id="2038c9" class="tk">ETH_DMA_BASE</a>                   (<a id="2038c41" class="tk">ETH_BASE</a> <a id="2038c50" class="tk">+</a> 0x1000)</td></tr>
<tr name="2039" id="2039">
<td><a id="l2039" class='ln'>2039</a></td><td><span class="pp">#define</span> <a id="2039c9" class="tk">DMA2D_BASE</a>                     (<a id="2039c41" class="tk">AHB1PERIPH_BASE</a> <a id="2039c57" class="tk">+</a> 0xB000)</td></tr>
<tr name="2040" id="2040">
<td><a id="l2040" class='ln'>2040</a></td><td></td></tr>
<tr name="2041" id="2041">
<td><a id="l2041" class='ln'>2041</a></td><td>  <span class="ct">/*!&lt; AHB2 peripherals */</span></td></tr>
<tr name="2042" id="2042">
<td><a id="l2042" class='ln'>2042</a></td><td><span class="pp">#define</span> <a id="2042c9" class="tk">DCMI_BASE</a>                      (<a id="2042c41" class="tk">AHB2PERIPH_BASE</a> <a id="2042c57" class="tk">+</a> 0x50000)</td></tr>
<tr name="2043" id="2043">
<td><a id="l2043" class='ln'>2043</a></td><td><span class="pp">#define</span> <a id="2043c9" class="tk">CRYP_BASE</a>                      (<a id="2043c41" class="tk">AHB2PERIPH_BASE</a> <a id="2043c57" class="tk">+</a> 0x60000)</td></tr>
<tr name="2044" id="2044">
<td><a id="l2044" class='ln'>2044</a></td><td><span class="pp">#define</span> <a id="2044c9" class="tk">HASH_BASE</a>                      (<a id="2044c41" class="tk">AHB2PERIPH_BASE</a> <a id="2044c57" class="tk">+</a> 0x60400)</td></tr>
<tr name="2045" id="2045">
<td><a id="l2045" class='ln'>2045</a></td><td><span class="pp">#define</span> <a id="2045c9" class="tk">HASH_DIGEST_BASE</a>               (<a id="2045c41" class="tk">AHB2PERIPH_BASE</a> <a id="2045c57" class="tk">+</a> 0x60710)</td></tr>
<tr name="2046" id="2046">
<td><a id="l2046" class='ln'>2046</a></td><td><span class="pp">#define</span> <a id="2046c9" class="tk">RNG_BASE</a>                       (<a id="2046c41" class="tk">AHB2PERIPH_BASE</a> <a id="2046c57" class="tk">+</a> 0x60800)</td></tr>
<tr name="2047" id="2047">
<td><a id="l2047" class='ln'>2047</a></td><td><span class="pp">#if</span> <a id="2047c5" class="tk">defined</a>(<a id="2047c13" class="tk">STM32F40_41xxx</a>) <a id="2047c29" class="tk">||</a> <a id="2047c32" class="tk">defined</a>(<a id="2047c40" class="tk">STM32F412xG</a>)</td></tr>
<tr name="2048" id="2048">
<td><a id="l2048" class='ln'>2048</a></td><td></td></tr>
<tr name="2049" id="2049">
<td><a id="l2049" class='ln'>2049</a></td><td>  <span class="ct">/*!&lt; FSMC Bankx registers base address */</span></td></tr>
<tr name="2050" id="2050">
<td><a id="l2050" class='ln'>2050</a></td><td><span class="pp">#define</span> <a id="2050c9" class="tk">FSMC_Bank1_R_BASE</a>              (<a id="2050c41" class="tk">FSMC_R_BASE</a> <a id="2050c53" class="tk">+</a> 0x0000)</td></tr>
<tr name="2051" id="2051">
<td><a id="l2051" class='ln'>2051</a></td><td><span class="pp">#define</span> <a id="2051c9" class="tk">FSMC_Bank1E_R_BASE</a>             (<a id="2051c41" class="tk">FSMC_R_BASE</a> <a id="2051c53" class="tk">+</a> 0x0104)</td></tr>
<tr name="2052" id="2052">
<td><a id="l2052" class='ln'>2052</a></td><td><span class="pp">#define</span> <a id="2052c9" class="tk">FSMC_Bank2_R_BASE</a>              (<a id="2052c41" class="tk">FSMC_R_BASE</a> <a id="2052c53" class="tk">+</a> 0x0060)</td></tr>
<tr name="2053" id="2053">
<td><a id="l2053" class='ln'>2053</a></td><td><span class="pp">#define</span> <a id="2053c9" class="tk">FSMC_Bank3_R_BASE</a>              (<a id="2053c41" class="tk">FSMC_R_BASE</a> <a id="2053c53" class="tk">+</a> 0x0080)</td></tr>
<tr name="2054" id="2054">
<td><a id="l2054" class='ln'>2054</a></td><td><span class="pp">#define</span> <a id="2054c9" class="tk">FSMC_Bank4_R_BASE</a>              (<a id="2054c41" class="tk">FSMC_R_BASE</a> <a id="2054c53" class="tk">+</a> 0x00A0)</td></tr>
<tr name="2055" id="2055">
<td><a id="l2055" class='ln'>2055</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F40_41xxx || STM32F412xG */</span></td></tr>
<tr name="2056" id="2056">
<td><a id="l2056" class='ln'>2056</a></td><td></td></tr>
<tr name="2057" id="2057">
<td><a id="l2057" class='ln'>2057</a></td><td><span class="pp">#if</span> <a id="2057c5" class="tk">defined</a>(<a id="2057c13" class="tk">STM32F427_437xx</a>) <a id="2057c30" class="tk">||</a> <a id="2057c33" class="tk">defined</a>(<a id="2057c41" class="tk">STM32F429_439xx</a>) <a id="2057c58" class="tk">||</a> <a id="2057c61" class="tk">defined</a>(<a id="2057c69" class="tk">STM32F446xx</a>) <a id="2057c82" class="tk">||</a> <a id="2057c85" class="tk">defined</a>(<a id="2057c93" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="2058" id="2058">
<td><a id="l2058" class='ln'>2058</a></td><td></td></tr>
<tr name="2059" id="2059">
<td><a id="l2059" class='ln'>2059</a></td><td>  <span class="ct">/*!&lt; FMC Bankx registers base address */</span></td></tr>
<tr name="2060" id="2060">
<td><a id="l2060" class='ln'>2060</a></td><td><span class="pp">#define</span> <a id="2060c9" class="tk">FMC_Bank1_R_BASE</a>               (<a id="2060c41" class="tk">FMC_R_BASE</a> <a id="2060c52" class="tk">+</a> 0x0000)</td></tr>
<tr name="2061" id="2061">
<td><a id="l2061" class='ln'>2061</a></td><td><span class="pp">#define</span> <a id="2061c9" class="tk">FMC_Bank1E_R_BASE</a>              (<a id="2061c41" class="tk">FMC_R_BASE</a> <a id="2061c52" class="tk">+</a> 0x0104)</td></tr>
<tr name="2062" id="2062">
<td><a id="l2062" class='ln'>2062</a></td><td><span class="pp">#define</span> <a id="2062c9" class="tk">FMC_Bank2_R_BASE</a>               (<a id="2062c41" class="tk">FMC_R_BASE</a> <a id="2062c52" class="tk">+</a> 0x0060)</td></tr>
<tr name="2063" id="2063">
<td><a id="l2063" class='ln'>2063</a></td><td><span class="pp">#define</span> <a id="2063c9" class="tk">FMC_Bank3_R_BASE</a>               (<a id="2063c41" class="tk">FMC_R_BASE</a> <a id="2063c52" class="tk">+</a> 0x0080)</td></tr>
<tr name="2064" id="2064">
<td><a id="l2064" class='ln'>2064</a></td><td><span class="pp">#define</span> <a id="2064c9" class="tk">FMC_Bank4_R_BASE</a>               (<a id="2064c41" class="tk">FMC_R_BASE</a> <a id="2064c52" class="tk">+</a> 0x00A0)</td></tr>
<tr name="2065" id="2065">
<td><a id="l2065" class='ln'>2065</a></td><td><span class="pp">#define</span> <a id="2065c9" class="tk">FMC_Bank5_6_R_BASE</a>             (<a id="2065c41" class="tk">FMC_R_BASE</a> <a id="2065c52" class="tk">+</a> 0x0140)</td></tr>
<tr name="2066" id="2066">
<td><a id="l2066" class='ln'>2066</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F427_437xx ||  STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span></td></tr>
<tr name="2067" id="2067">
<td><a id="l2067" class='ln'>2067</a></td><td></td></tr>
<tr name="2068" id="2068">
<td><a id="l2068" class='ln'>2068</a></td><td>  <span class="ct">/* Debug MCU registers base address */</span></td></tr>
<tr name="2069" id="2069">
<td><a id="l2069" class='ln'>2069</a></td><td><span class="pp">#define</span> <a id="2069c9" class="tk">DBGMCU_BASE</a>                    ((<a id="2069c42" class="tk">uint32_t</a> )0xE0042000)</td></tr>
<tr name="2070" id="2070">
<td><a id="l2070" class='ln'>2070</a></td><td></td></tr>
<tr name="2071" id="2071">
<td><a id="l2071" class='ln'>2071</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="2072" id="2072">
<td><a id="l2072" class='ln'>2072</a></td><td><span class="ct">   * @}</span></td></tr>
<tr name="2073" id="2073">
<td><a id="l2073" class='ln'>2073</a></td><td><span class="ct">   */</span></td></tr>
<tr name="2074" id="2074">
<td><a id="l2074" class='ln'>2074</a></td><td></td></tr>
<tr name="2075" id="2075">
<td><a id="l2075" class='ln'>2075</a></td><td>  <span class="ct">/** @addtogroup Peripheral_declaration</span></td></tr>
<tr name="2076" id="2076">
<td><a id="l2076" class='ln'>2076</a></td><td><span class="ct">   * @{</span></td></tr>
<tr name="2077" id="2077">
<td><a id="l2077" class='ln'>2077</a></td><td><span class="ct">   */</span></td></tr>
<tr name="2078" id="2078">
<td><a id="l2078" class='ln'>2078</a></td><td><span class="pp">#if</span> <a id="2078c5" class="tk">defined</a>(<a id="2078c13" class="tk">STM32F412xG</a>) <a id="2078c26" class="tk">||</a> <a id="2078c29" class="tk">defined</a>(<a id="2078c37" class="tk">STM32F446xx</a>) <a id="2078c50" class="tk">||</a> <a id="2078c53" class="tk">defined</a>(<a id="2078c61" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="2079" id="2079">
<td><a id="l2079" class='ln'>2079</a></td><td><span class="pp">#define</span> <a id="2079c9" class="tk">QUADSPI</a>                        ((<a id="2079c42" class="tk">QUADSPI_TypeDef</a> <a id="2079c58" class="tk">*</a>) <a id="2079c61" class="tk">QSPI_R_BASE</a>)</td></tr>
<tr name="2080" id="2080">
<td><a id="l2080" class='ln'>2080</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F412xG || STM32F446xx || STM32F469_479xx */</span></td></tr>
<tr name="2081" id="2081">
<td><a id="l2081" class='ln'>2081</a></td><td></td></tr>
<tr name="2082" id="2082">
<td><a id="l2082" class='ln'>2082</a></td><td><span class="pp">#define</span> <a id="2082c9" class="tk">TIM2</a>                           ((<a id="2082c42" class="tk">TIM_TypeDef</a> <a id="2082c54" class="tk">*</a>) <a id="2082c57" class="tk">TIM2_BASE</a>)</td></tr>
<tr name="2083" id="2083">
<td><a id="l2083" class='ln'>2083</a></td><td><span class="pp">#define</span> <a id="2083c9" class="tk">TIM3</a>                           ((<a id="2083c42" class="tk">TIM_TypeDef</a> <a id="2083c54" class="tk">*</a>) <a id="2083c57" class="tk">TIM3_BASE</a>)</td></tr>
<tr name="2084" id="2084">
<td><a id="l2084" class='ln'>2084</a></td><td><span class="pp">#define</span> <a id="2084c9" class="tk">TIM4</a>                           ((<a id="2084c42" class="tk">TIM_TypeDef</a> <a id="2084c54" class="tk">*</a>) <a id="2084c57" class="tk">TIM4_BASE</a>)</td></tr>
<tr name="2085" id="2085">
<td><a id="l2085" class='ln'>2085</a></td><td><span class="pp">#define</span> <a id="2085c9" class="tk">TIM5</a>                           ((<a id="2085c42" class="tk">TIM_TypeDef</a> <a id="2085c54" class="tk">*</a>) <a id="2085c57" class="tk">TIM5_BASE</a>)</td></tr>
<tr name="2086" id="2086">
<td><a id="l2086" class='ln'>2086</a></td><td><span class="pp">#define</span> <a id="2086c9" class="tk">TIM6</a>                           ((<a id="2086c42" class="tk">TIM_TypeDef</a> <a id="2086c54" class="tk">*</a>) <a id="2086c57" class="tk">TIM6_BASE</a>)</td></tr>
<tr name="2087" id="2087">
<td><a id="l2087" class='ln'>2087</a></td><td><span class="pp">#define</span> <a id="2087c9" class="tk">TIM7</a>                           ((<a id="2087c42" class="tk">TIM_TypeDef</a> <a id="2087c54" class="tk">*</a>) <a id="2087c57" class="tk">TIM7_BASE</a>)</td></tr>
<tr name="2088" id="2088">
<td><a id="l2088" class='ln'>2088</a></td><td><span class="pp">#define</span> <a id="2088c9" class="tk">TIM12</a>                          ((<a id="2088c42" class="tk">TIM_TypeDef</a> <a id="2088c54" class="tk">*</a>) <a id="2088c57" class="tk">TIM12_BASE</a>)</td></tr>
<tr name="2089" id="2089">
<td><a id="l2089" class='ln'>2089</a></td><td><span class="pp">#define</span> <a id="2089c9" class="tk">TIM13</a>                          ((<a id="2089c42" class="tk">TIM_TypeDef</a> <a id="2089c54" class="tk">*</a>) <a id="2089c57" class="tk">TIM13_BASE</a>)</td></tr>
<tr name="2090" id="2090">
<td><a id="l2090" class='ln'>2090</a></td><td><span class="pp">#define</span> <a id="2090c9" class="tk">TIM14</a>                          ((<a id="2090c42" class="tk">TIM_TypeDef</a> <a id="2090c54" class="tk">*</a>) <a id="2090c57" class="tk">TIM14_BASE</a>)</td></tr>
<tr name="2091" id="2091">
<td><a id="l2091" class='ln'>2091</a></td><td><span class="pp">#define</span> <a id="2091c9" class="tk">RTC</a>                            ((<a id="2091c42" class="tk">RTC_TypeDef</a> <a id="2091c54" class="tk">*</a>) <a id="2091c57" class="tk">RTC_BASE</a>)</td></tr>
<tr name="2092" id="2092">
<td><a id="l2092" class='ln'>2092</a></td><td><span class="pp">#define</span> <a id="2092c9" class="tk">WWDG</a>                           ((<a id="2092c42" class="tk">WWDG_TypeDef</a> <a id="2092c55" class="tk">*</a>) <a id="2092c58" class="tk">WWDG_BASE</a>)</td></tr>
<tr name="2093" id="2093">
<td><a id="l2093" class='ln'>2093</a></td><td><span class="pp">#define</span> <a id="2093c9" class="tk">IWDG</a>                           ((<a id="2093c42" class="tk">IWDG_TypeDef</a> <a id="2093c55" class="tk">*</a>) <a id="2093c58" class="tk">IWDG_BASE</a>)</td></tr>
<tr name="2094" id="2094">
<td><a id="l2094" class='ln'>2094</a></td><td><span class="pp">#define</span> <a id="2094c9" class="tk">I2S2ext</a>                        ((<a id="2094c42" class="tk">SPI_TypeDef</a> <a id="2094c54" class="tk">*</a>) <a id="2094c57" class="tk">I2S2ext_BASE</a>)</td></tr>
<tr name="2095" id="2095">
<td><a id="l2095" class='ln'>2095</a></td><td><span class="pp">#define</span> <a id="2095c9" class="tk">SPI2</a>                           ((<a id="2095c42" class="tk">SPI_TypeDef</a> <a id="2095c54" class="tk">*</a>) <a id="2095c57" class="tk">SPI2_BASE</a>)</td></tr>
<tr name="2096" id="2096">
<td><a id="l2096" class='ln'>2096</a></td><td><span class="pp">#define</span> <a id="2096c9" class="tk">SPI3</a>                           ((<a id="2096c42" class="tk">SPI_TypeDef</a> <a id="2096c54" class="tk">*</a>) <a id="2096c57" class="tk">SPI3_BASE</a>)</td></tr>
<tr name="2097" id="2097">
<td><a id="l2097" class='ln'>2097</a></td><td><span class="pp">#if</span> <a id="2097c5" class="tk">defined</a>(<a id="2097c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="2098" id="2098">
<td><a id="l2098" class='ln'>2098</a></td><td><span class="pp">#define</span> <a id="2098c9" class="tk">SPDIFRX</a>                        ((<a id="2098c42" class="tk">SPDIFRX_TypeDef</a> <a id="2098c58" class="tk">*</a>) <a id="2098c61" class="tk">SPDIFRX_BASE</a>)</td></tr>
<tr name="2099" id="2099">
<td><a id="l2099" class='ln'>2099</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="2100" id="2100">
<td><a id="l2100" class='ln'>2100</a></td><td></td></tr>
<tr name="2101" id="2101">
<td><a id="l2101" class='ln'>2101</a></td><td><span class="pp">#define</span> <a id="2101c9" class="tk">I2S3ext</a>                        ((<a id="2101c42" class="tk">SPI_TypeDef</a> <a id="2101c54" class="tk">*</a>) <a id="2101c57" class="tk">I2S3ext_BASE</a>)</td></tr>
<tr name="2102" id="2102">
<td><a id="l2102" class='ln'>2102</a></td><td><span class="pp">#define</span> <a id="2102c9" class="tk">USART2</a>                         ((<a id="2102c42" class="tk">USART_TypeDef</a> <a id="2102c56" class="tk">*</a>) <a id="2102c59" class="tk">USART2_BASE</a>)</td></tr>
<tr name="2103" id="2103">
<td><a id="l2103" class='ln'>2103</a></td><td><span class="pp">#define</span> <a id="2103c9" class="tk">USART3</a>                         ((<a id="2103c42" class="tk">USART_TypeDef</a> <a id="2103c56" class="tk">*</a>) <a id="2103c59" class="tk">USART3_BASE</a>)</td></tr>
<tr name="2104" id="2104">
<td><a id="l2104" class='ln'>2104</a></td><td><span class="pp">#define</span> <a id="2104c9" class="tk">UART4</a>                          ((<a id="2104c42" class="tk">USART_TypeDef</a> <a id="2104c56" class="tk">*</a>) <a id="2104c59" class="tk">UART4_BASE</a>)</td></tr>
<tr name="2105" id="2105">
<td><a id="l2105" class='ln'>2105</a></td><td><span class="pp">#define</span> <a id="2105c9" class="tk">UART5</a>                          ((<a id="2105c42" class="tk">USART_TypeDef</a> <a id="2105c56" class="tk">*</a>) <a id="2105c59" class="tk">UART5_BASE</a>)</td></tr>
<tr name="2106" id="2106">
<td><a id="l2106" class='ln'>2106</a></td><td><span class="pp">#define</span> <a id="2106c9" class="tk">I2C1</a>                           ((<a id="2106c42" class="tk">I2C_TypeDef</a> <a id="2106c54" class="tk">*</a>) <a id="2106c57" class="tk">I2C1_BASE</a>)</td></tr>
<tr name="2107" id="2107">
<td><a id="l2107" class='ln'>2107</a></td><td><span class="pp">#define</span> <a id="2107c9" class="tk">I2C2</a>                           ((<a id="2107c42" class="tk">I2C_TypeDef</a> <a id="2107c54" class="tk">*</a>) <a id="2107c57" class="tk">I2C2_BASE</a>)</td></tr>
<tr name="2108" id="2108">
<td><a id="l2108" class='ln'>2108</a></td><td><span class="pp">#define</span> <a id="2108c9" class="tk">I2C3</a>                           ((<a id="2108c42" class="tk">I2C_TypeDef</a> <a id="2108c54" class="tk">*</a>) <a id="2108c57" class="tk">I2C3_BASE</a>)</td></tr>
<tr name="2109" id="2109">
<td><a id="l2109" class='ln'>2109</a></td><td><span class="pp">#if</span> <a id="2109c5" class="tk">defined</a>(<a id="2109c13" class="tk">STM32F410xx</a>) <a id="2109c26" class="tk">||</a> <a id="2109c29" class="tk">defined</a>(<a id="2109c37" class="tk">STM32F412xG</a>) <a id="2109c50" class="tk">||</a> <a id="2109c53" class="tk">defined</a>(<a id="2109c61" class="tk">STM32F446xx</a>)</td></tr>
<tr name="2110" id="2110">
<td><a id="l2110" class='ln'>2110</a></td><td><span class="pp">#define</span> <a id="2110c9" class="tk">FMPI2C1</a>                        ((<a id="2110c42" class="tk">FMPI2C_TypeDef</a> <a id="2110c57" class="tk">*</a>) <a id="2110c60" class="tk">FMPI2C1_BASE</a>)</td></tr>
<tr name="2111" id="2111">
<td><a id="l2111" class='ln'>2111</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F410xx || STM32F412xG || STM32F446xx */</span></td></tr>
<tr name="2112" id="2112">
<td><a id="l2112" class='ln'>2112</a></td><td></td></tr>
<tr name="2113" id="2113">
<td><a id="l2113" class='ln'>2113</a></td><td><span class="pp">#if</span> <a id="2113c5" class="tk">defined</a>(<a id="2113c13" class="tk">STM32F410xx</a>)</td></tr>
<tr name="2114" id="2114">
<td><a id="l2114" class='ln'>2114</a></td><td><span class="pp">#define</span> <a id="2114c9" class="tk">LPTIM1</a>                         ((<a id="2114c42" class="tk">LPTIM_TypeDef</a> <a id="2114c56" class="tk">*</a>) <a id="2114c59" class="tk">LPTIM1_BASE</a>)</td></tr>
<tr name="2115" id="2115">
<td><a id="l2115" class='ln'>2115</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F410xx */</span></td></tr>
<tr name="2116" id="2116">
<td><a id="l2116" class='ln'>2116</a></td><td></td></tr>
<tr name="2117" id="2117">
<td><a id="l2117" class='ln'>2117</a></td><td><span class="pp">#define</span> <a id="2117c9" class="tk">CAN1</a>                           ((<a id="2117c42" class="tk">CAN_TypeDef</a> <a id="2117c54" class="tk">*</a>) <a id="2117c57" class="tk">CAN1_BASE</a>)</td></tr>
<tr name="2118" id="2118">
<td><a id="l2118" class='ln'>2118</a></td><td><span class="pp">#define</span> <a id="2118c9" class="tk">CAN2</a>                           ((<a id="2118c42" class="tk">CAN_TypeDef</a> <a id="2118c54" class="tk">*</a>) <a id="2118c57" class="tk">CAN2_BASE</a>)</td></tr>
<tr name="2119" id="2119">
<td><a id="l2119" class='ln'>2119</a></td><td><span class="pp">#if</span> <a id="2119c5" class="tk">defined</a>(<a id="2119c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="2120" id="2120">
<td><a id="l2120" class='ln'>2120</a></td><td><span class="pp">#define</span> <a id="2120c9" class="tk">CEC</a>                            ((<a id="2120c42" class="tk">CEC_TypeDef</a> <a id="2120c54" class="tk">*</a>) <a id="2120c57" class="tk">CEC_BASE</a>)</td></tr>
<tr name="2121" id="2121">
<td><a id="l2121" class='ln'>2121</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="2122" id="2122">
<td><a id="l2122" class='ln'>2122</a></td><td></td></tr>
<tr name="2123" id="2123">
<td><a id="l2123" class='ln'>2123</a></td><td><span class="pp">#define</span> <a id="2123c9" class="tk">PWR</a>                            ((<a id="2123c42" class="tk">PWR_TypeDef</a> <a id="2123c54" class="tk">*</a>) <a id="2123c57" class="tk">PWR_BASE</a>)</td></tr>
<tr name="2124" id="2124">
<td><a id="l2124" class='ln'>2124</a></td><td><span class="pp">#define</span> <a id="2124c9" class="tk">DAC</a>                            ((<a id="2124c42" class="tk">DAC_TypeDef</a> <a id="2124c54" class="tk">*</a>) <a id="2124c57" class="tk">DAC_BASE</a>)</td></tr>
<tr name="2125" id="2125">
<td><a id="l2125" class='ln'>2125</a></td><td><span class="pp">#define</span> <a id="2125c9" class="tk">UART7</a>                          ((<a id="2125c42" class="tk">USART_TypeDef</a> <a id="2125c56" class="tk">*</a>) <a id="2125c59" class="tk">UART7_BASE</a>)</td></tr>
<tr name="2126" id="2126">
<td><a id="l2126" class='ln'>2126</a></td><td><span class="pp">#define</span> <a id="2126c9" class="tk">UART8</a>                          ((<a id="2126c42" class="tk">USART_TypeDef</a> <a id="2126c56" class="tk">*</a>) <a id="2126c59" class="tk">UART8_BASE</a>)</td></tr>
<tr name="2127" id="2127">
<td><a id="l2127" class='ln'>2127</a></td><td><span class="pp">#define</span> <a id="2127c9" class="tk">TIM1</a>                           ((<a id="2127c42" class="tk">TIM_TypeDef</a> <a id="2127c54" class="tk">*</a>) <a id="2127c57" class="tk">TIM1_BASE</a>)</td></tr>
<tr name="2128" id="2128">
<td><a id="l2128" class='ln'>2128</a></td><td><span class="pp">#define</span> <a id="2128c9" class="tk">TIM8</a>                           ((<a id="2128c42" class="tk">TIM_TypeDef</a> <a id="2128c54" class="tk">*</a>) <a id="2128c57" class="tk">TIM8_BASE</a>)</td></tr>
<tr name="2129" id="2129">
<td><a id="l2129" class='ln'>2129</a></td><td><span class="pp">#define</span> <a id="2129c9" class="tk">USART1</a>                         ((<a id="2129c42" class="tk">USART_TypeDef</a> <a id="2129c56" class="tk">*</a>) <a id="2129c59" class="tk">USART1_BASE</a>)</td></tr>
<tr name="2130" id="2130">
<td><a id="l2130" class='ln'>2130</a></td><td><span class="pp">#define</span> <a id="2130c9" class="tk">USART6</a>                         ((<a id="2130c42" class="tk">USART_TypeDef</a> <a id="2130c56" class="tk">*</a>) <a id="2130c59" class="tk">USART6_BASE</a>)</td></tr>
<tr name="2131" id="2131">
<td><a id="l2131" class='ln'>2131</a></td><td><span class="pp">#define</span> <a id="2131c9" class="tk">ADC</a>                            ((<a id="2131c42" class="tk">ADC_Common_TypeDef</a> <a id="2131c61" class="tk">*</a>) <a id="2131c64" class="tk">ADC_BASE</a>)</td></tr>
<tr name="2132" id="2132">
<td><a id="l2132" class='ln'>2132</a></td><td><span class="pp">#define</span> <a id="2132c9" class="tk">ADC1</a>                           ((<a id="2132c42" class="tk">ADC_TypeDef</a> <a id="2132c54" class="tk">*</a>) <a id="2132c57" class="tk">ADC1_BASE</a>)</td></tr>
<tr name="2133" id="2133">
<td><a id="l2133" class='ln'>2133</a></td><td><span class="pp">#define</span> <a id="2133c9" class="tk">ADC2</a>                           ((<a id="2133c42" class="tk">ADC_TypeDef</a> <a id="2133c54" class="tk">*</a>) <a id="2133c57" class="tk">ADC2_BASE</a>)</td></tr>
<tr name="2134" id="2134">
<td><a id="l2134" class='ln'>2134</a></td><td><span class="pp">#define</span> <a id="2134c9" class="tk">ADC3</a>                           ((<a id="2134c42" class="tk">ADC_TypeDef</a> <a id="2134c54" class="tk">*</a>) <a id="2134c57" class="tk">ADC3_BASE</a>)</td></tr>
<tr name="2135" id="2135">
<td><a id="l2135" class='ln'>2135</a></td><td><span class="pp">#define</span> <a id="2135c9" class="tk">SDIO</a>                           ((<a id="2135c42" class="tk">SDIO_TypeDef</a> <a id="2135c55" class="tk">*</a>) <a id="2135c58" class="tk">SDIO_BASE</a>)</td></tr>
<tr name="2136" id="2136">
<td><a id="l2136" class='ln'>2136</a></td><td><span class="pp">#define</span> <a id="2136c9" class="tk">SPI1</a>                           ((<a id="2136c42" class="tk">SPI_TypeDef</a> <a id="2136c54" class="tk">*</a>) <a id="2136c57" class="tk">SPI1_BASE</a>)</td></tr>
<tr name="2137" id="2137">
<td><a id="l2137" class='ln'>2137</a></td><td><span class="pp">#define</span> <a id="2137c9" class="tk">SPI4</a>                           ((<a id="2137c42" class="tk">SPI_TypeDef</a> <a id="2137c54" class="tk">*</a>) <a id="2137c57" class="tk">SPI4_BASE</a>)</td></tr>
<tr name="2138" id="2138">
<td><a id="l2138" class='ln'>2138</a></td><td><span class="pp">#define</span> <a id="2138c9" class="tk">SYSCFG</a>                         ((<a id="2138c42" class="tk">SYSCFG_TypeDef</a> <a id="2138c57" class="tk">*</a>) <a id="2138c60" class="tk">SYSCFG_BASE</a>)</td></tr>
<tr name="2139" id="2139">
<td><a id="l2139" class='ln'>2139</a></td><td><span class="pp">#define</span> <a id="2139c9" class="tk">EXTI</a>                           ((<a id="2139c42" class="tk">EXTI_TypeDef</a> <a id="2139c55" class="tk">*</a>) <a id="2139c58" class="tk">EXTI_BASE</a>)</td></tr>
<tr name="2140" id="2140">
<td><a id="l2140" class='ln'>2140</a></td><td><span class="pp">#define</span> <a id="2140c9" class="tk">TIM9</a>                           ((<a id="2140c42" class="tk">TIM_TypeDef</a> <a id="2140c54" class="tk">*</a>) <a id="2140c57" class="tk">TIM9_BASE</a>)</td></tr>
<tr name="2141" id="2141">
<td><a id="l2141" class='ln'>2141</a></td><td><span class="pp">#define</span> <a id="2141c9" class="tk">TIM10</a>                          ((<a id="2141c42" class="tk">TIM_TypeDef</a> <a id="2141c54" class="tk">*</a>) <a id="2141c57" class="tk">TIM10_BASE</a>)</td></tr>
<tr name="2142" id="2142">
<td><a id="l2142" class='ln'>2142</a></td><td><span class="pp">#define</span> <a id="2142c9" class="tk">TIM11</a>                          ((<a id="2142c42" class="tk">TIM_TypeDef</a> <a id="2142c54" class="tk">*</a>) <a id="2142c57" class="tk">TIM11_BASE</a>)</td></tr>
<tr name="2143" id="2143">
<td><a id="l2143" class='ln'>2143</a></td><td><span class="pp">#define</span> <a id="2143c9" class="tk">SPI5</a>                           ((<a id="2143c42" class="tk">SPI_TypeDef</a> <a id="2143c54" class="tk">*</a>) <a id="2143c57" class="tk">SPI5_BASE</a>)</td></tr>
<tr name="2144" id="2144">
<td><a id="l2144" class='ln'>2144</a></td><td><span class="pp">#define</span> <a id="2144c9" class="tk">SPI6</a>                           ((<a id="2144c42" class="tk">SPI_TypeDef</a> <a id="2144c54" class="tk">*</a>) <a id="2144c57" class="tk">SPI6_BASE</a>)</td></tr>
<tr name="2145" id="2145">
<td><a id="l2145" class='ln'>2145</a></td><td><span class="pp">#define</span> <a id="2145c9" class="tk">SAI1</a>                           ((<a id="2145c42" class="tk">SAI_TypeDef</a> <a id="2145c54" class="tk">*</a>) <a id="2145c57" class="tk">SAI1_BASE</a>)</td></tr>
<tr name="2146" id="2146">
<td><a id="l2146" class='ln'>2146</a></td><td><span class="pp">#define</span> <a id="2146c9" class="tk">SAI1_Block_A</a>                   ((<a id="2146c42" class="tk">SAI_Block_TypeDef</a> <a id="2146c60" class="tk">*</a>)<a id="2146c62" class="tk">SAI1_Block_A_BASE</a>)</td></tr>
<tr name="2147" id="2147">
<td><a id="l2147" class='ln'>2147</a></td><td><span class="pp">#define</span> <a id="2147c9" class="tk">SAI1_Block_B</a>                   ((<a id="2147c42" class="tk">SAI_Block_TypeDef</a> <a id="2147c60" class="tk">*</a>)<a id="2147c62" class="tk">SAI1_Block_B_BASE</a>)</td></tr>
<tr name="2148" id="2148">
<td><a id="l2148" class='ln'>2148</a></td><td><span class="pp">#if</span> <a id="2148c5" class="tk">defined</a>(<a id="2148c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="2149" id="2149">
<td><a id="l2149" class='ln'>2149</a></td><td><span class="pp">#define</span> <a id="2149c9" class="tk">SAI2</a>                           ((<a id="2149c42" class="tk">SAI_TypeDef</a> <a id="2149c54" class="tk">*</a>) <a id="2149c57" class="tk">SAI2_BASE</a>)</td></tr>
<tr name="2150" id="2150">
<td><a id="l2150" class='ln'>2150</a></td><td><span class="pp">#define</span> <a id="2150c9" class="tk">SAI2_Block_A</a>                   ((<a id="2150c42" class="tk">SAI_Block_TypeDef</a> <a id="2150c60" class="tk">*</a>)<a id="2150c62" class="tk">SAI2_Block_A_BASE</a>)</td></tr>
<tr name="2151" id="2151">
<td><a id="l2151" class='ln'>2151</a></td><td><span class="pp">#define</span> <a id="2151c9" class="tk">SAI2_Block_B</a>                   ((<a id="2151c42" class="tk">SAI_Block_TypeDef</a> <a id="2151c60" class="tk">*</a>)<a id="2151c62" class="tk">SAI2_Block_B_BASE</a>)</td></tr>
<tr name="2152" id="2152">
<td><a id="l2152" class='ln'>2152</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="2153" id="2153">
<td><a id="l2153" class='ln'>2153</a></td><td></td></tr>
<tr name="2154" id="2154">
<td><a id="l2154" class='ln'>2154</a></td><td><span class="pp">#define</span> <a id="2154c9" class="tk">LTDC</a>                           ((<a id="2154c42" class="tk">LTDC_TypeDef</a> <a id="2154c55" class="tk">*</a>)<a id="2154c57" class="tk">LTDC_BASE</a>)</td></tr>
<tr name="2155" id="2155">
<td><a id="l2155" class='ln'>2155</a></td><td><span class="pp">#define</span> <a id="2155c9" class="tk">LTDC_Layer1</a>                    ((<a id="2155c42" class="tk">LTDC_Layer_TypeDef</a> <a id="2155c61" class="tk">*</a>)<a id="2155c63" class="tk">LTDC_Layer1_BASE</a>)</td></tr>
<tr name="2156" id="2156">
<td><a id="l2156" class='ln'>2156</a></td><td><span class="pp">#define</span> <a id="2156c9" class="tk">LTDC_Layer2</a>                    ((<a id="2156c42" class="tk">LTDC_Layer_TypeDef</a> <a id="2156c61" class="tk">*</a>)<a id="2156c63" class="tk">LTDC_Layer2_BASE</a>)</td></tr>
<tr name="2157" id="2157">
<td><a id="l2157" class='ln'>2157</a></td><td><span class="pp">#if</span> <a id="2157c5" class="tk">defined</a>(<a id="2157c13" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="2158" id="2158">
<td><a id="l2158" class='ln'>2158</a></td><td><span class="pp">#define</span> <a id="2158c9" class="tk">DSI</a>                            ((<a id="2158c42" class="tk">DSI_TypeDef</a> <a id="2158c54" class="tk">*</a>)<a id="2158c56" class="tk">DSI_BASE</a>)</td></tr>
<tr name="2159" id="2159">
<td><a id="l2159" class='ln'>2159</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F469_479xx */</span></td></tr>
<tr name="2160" id="2160">
<td><a id="l2160" class='ln'>2160</a></td><td></td></tr>
<tr name="2161" id="2161">
<td><a id="l2161" class='ln'>2161</a></td><td><span class="pp">#if</span> <a id="2161c5" class="tk">defined</a>(<a id="2161c13" class="tk">STM32F412xG</a>)</td></tr>
<tr name="2162" id="2162">
<td><a id="l2162" class='ln'>2162</a></td><td><span class="pp">#define</span> <a id="2162c9" class="tk">DFSDM1_Channel0</a>                ((<a id="2162c42" class="tk">DFSDM_Channel_TypeDef</a> <a id="2162c64" class="tk">*</a>) <a id="2162c67" class="tk">DFSDM1_Channel0_BASE</a>)</td></tr>
<tr name="2163" id="2163">
<td><a id="l2163" class='ln'>2163</a></td><td><span class="pp">#define</span> <a id="2163c9" class="tk">DFSDM1_Channel1</a>                ((<a id="2163c42" class="tk">DFSDM_Channel_TypeDef</a> <a id="2163c64" class="tk">*</a>) <a id="2163c67" class="tk">DFSDM1_Channel1_BASE</a>)</td></tr>
<tr name="2164" id="2164">
<td><a id="l2164" class='ln'>2164</a></td><td><span class="pp">#define</span> <a id="2164c9" class="tk">DFSDM1_Channel2</a>                ((<a id="2164c42" class="tk">DFSDM_Channel_TypeDef</a> <a id="2164c64" class="tk">*</a>) <a id="2164c67" class="tk">DFSDM1_Channel2_BASE</a>)</td></tr>
<tr name="2165" id="2165">
<td><a id="l2165" class='ln'>2165</a></td><td><span class="pp">#define</span> <a id="2165c9" class="tk">DFSDM1_Channel3</a>                ((<a id="2165c42" class="tk">DFSDM_Channel_TypeDef</a> <a id="2165c64" class="tk">*</a>) <a id="2165c67" class="tk">DFSDM1_Channel3_BASE</a>)</td></tr>
<tr name="2166" id="2166">
<td><a id="l2166" class='ln'>2166</a></td><td><span class="pp">#define</span> <a id="2166c9" class="tk">DFSDM1_Filter0</a>                 ((<a id="2166c42" class="tk">DFSDM_TypeDef</a> <a id="2166c56" class="tk">*</a>) <a id="2166c59" class="tk">DFSDM_Filter0_BASE</a>)</td></tr>
<tr name="2167" id="2167">
<td><a id="l2167" class='ln'>2167</a></td><td><span class="pp">#define</span> <a id="2167c9" class="tk">DFSDM1_Filter1</a>                 ((<a id="2167c42" class="tk">DFSDM_TypeDef</a> <a id="2167c56" class="tk">*</a>) <a id="2167c59" class="tk">DFSDM_Filter1_BASE</a>)</td></tr>
<tr name="2168" id="2168">
<td><a id="l2168" class='ln'>2168</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F412xG */</span></td></tr>
<tr name="2169" id="2169">
<td><a id="l2169" class='ln'>2169</a></td><td></td></tr>
<tr name="2170" id="2170">
<td><a id="l2170" class='ln'>2170</a></td><td><span class="pp">#define</span> <a id="2170c9" class="tk">GPIOA</a>                          ((<a id="2170c42" class="tk">GPIO_TypeDef</a> <a id="2170c55" class="tk">*</a>) <a id="2170c58" class="tk">GPIOA_BASE</a>)</td></tr>
<tr name="2171" id="2171">
<td><a id="l2171" class='ln'>2171</a></td><td><span class="pp">#define</span> <a id="2171c9" class="tk">GPIOB</a>                          ((<a id="2171c42" class="tk">GPIO_TypeDef</a> <a id="2171c55" class="tk">*</a>) <a id="2171c58" class="tk">GPIOB_BASE</a>)</td></tr>
<tr name="2172" id="2172">
<td><a id="l2172" class='ln'>2172</a></td><td><span class="pp">#define</span> <a id="2172c9" class="tk">GPIOC</a>                          ((<a id="2172c42" class="tk">GPIO_TypeDef</a> <a id="2172c55" class="tk">*</a>) <a id="2172c58" class="tk">GPIOC_BASE</a>)</td></tr>
<tr name="2173" id="2173">
<td><a id="l2173" class='ln'>2173</a></td><td><span class="pp">#define</span> <a id="2173c9" class="tk">GPIOD</a>                          ((<a id="2173c42" class="tk">GPIO_TypeDef</a> <a id="2173c55" class="tk">*</a>) <a id="2173c58" class="tk">GPIOD_BASE</a>)</td></tr>
<tr name="2174" id="2174">
<td><a id="l2174" class='ln'>2174</a></td><td><span class="pp">#define</span> <a id="2174c9" class="tk">GPIOE</a>                          ((<a id="2174c42" class="tk">GPIO_TypeDef</a> <a id="2174c55" class="tk">*</a>) <a id="2174c58" class="tk">GPIOE_BASE</a>)</td></tr>
<tr name="2175" id="2175">
<td><a id="l2175" class='ln'>2175</a></td><td><span class="pp">#define</span> <a id="2175c9" class="tk">GPIOF</a>                          ((<a id="2175c42" class="tk">GPIO_TypeDef</a> <a id="2175c55" class="tk">*</a>) <a id="2175c58" class="tk">GPIOF_BASE</a>)</td></tr>
<tr name="2176" id="2176">
<td><a id="l2176" class='ln'>2176</a></td><td><span class="pp">#define</span> <a id="2176c9" class="tk">GPIOG</a>                          ((<a id="2176c42" class="tk">GPIO_TypeDef</a> <a id="2176c55" class="tk">*</a>) <a id="2176c58" class="tk">GPIOG_BASE</a>)</td></tr>
<tr name="2177" id="2177">
<td><a id="l2177" class='ln'>2177</a></td><td><span class="pp">#define</span> <a id="2177c9" class="tk">GPIOH</a>                          ((<a id="2177c42" class="tk">GPIO_TypeDef</a> <a id="2177c55" class="tk">*</a>) <a id="2177c58" class="tk">GPIOH_BASE</a>)</td></tr>
<tr name="2178" id="2178">
<td><a id="l2178" class='ln'>2178</a></td><td><span class="pp">#define</span> <a id="2178c9" class="tk">GPIOI</a>                          ((<a id="2178c42" class="tk">GPIO_TypeDef</a> <a id="2178c55" class="tk">*</a>) <a id="2178c58" class="tk">GPIOI_BASE</a>)</td></tr>
<tr name="2179" id="2179">
<td><a id="l2179" class='ln'>2179</a></td><td><span class="pp">#define</span> <a id="2179c9" class="tk">GPIOJ</a>                          ((<a id="2179c42" class="tk">GPIO_TypeDef</a> <a id="2179c55" class="tk">*</a>) <a id="2179c58" class="tk">GPIOJ_BASE</a>)</td></tr>
<tr name="2180" id="2180">
<td><a id="l2180" class='ln'>2180</a></td><td><span class="pp">#define</span> <a id="2180c9" class="tk">GPIOK</a>                          ((<a id="2180c42" class="tk">GPIO_TypeDef</a> <a id="2180c55" class="tk">*</a>) <a id="2180c58" class="tk">GPIOK_BASE</a>)</td></tr>
<tr name="2181" id="2181">
<td><a id="l2181" class='ln'>2181</a></td><td><span class="pp">#define</span> <a id="2181c9" class="tk">CRC</a>                            ((<a id="2181c42" class="tk">CRC_TypeDef</a> <a id="2181c54" class="tk">*</a>) <a id="2181c57" class="tk">CRC_BASE</a>)</td></tr>
<tr name="2182" id="2182">
<td><a id="l2182" class='ln'>2182</a></td><td><span class="pp">#define</span> <a id="2182c9" class="tk">RCC</a>                            ((<a id="2182c42" class="tk">RCC_TypeDef</a> <a id="2182c54" class="tk">*</a>) <a id="2182c57" class="tk">RCC_BASE</a>)</td></tr>
<tr name="2183" id="2183">
<td><a id="l2183" class='ln'>2183</a></td><td><span class="pp">#define</span> <a id="2183c9" class="tk">FLASH</a>                          ((<a id="2183c42" class="tk">FLASH_TypeDef</a> <a id="2183c56" class="tk">*</a>) <a id="2183c59" class="tk">FLASH_R_BASE</a>)</td></tr>
<tr name="2184" id="2184">
<td><a id="l2184" class='ln'>2184</a></td><td><span class="pp">#define</span> <a id="2184c9" class="tk">DMA1</a>                           ((<a id="2184c42" class="tk">DMA_TypeDef</a> <a id="2184c54" class="tk">*</a>) <a id="2184c57" class="tk">DMA1_BASE</a>)</td></tr>
<tr name="2185" id="2185">
<td><a id="l2185" class='ln'>2185</a></td><td><span class="pp">#define</span> <a id="2185c9" class="tk">DMA1_Stream0</a>                   ((<a id="2185c42" class="tk">DMA_Stream_TypeDef</a> <a id="2185c61" class="tk">*</a>) <a id="2185c64" class="tk">DMA1_Stream0_BASE</a>)</td></tr>
<tr name="2186" id="2186">
<td><a id="l2186" class='ln'>2186</a></td><td><span class="pp">#define</span> <a id="2186c9" class="tk">DMA1_Stream1</a>                   ((<a id="2186c42" class="tk">DMA_Stream_TypeDef</a> <a id="2186c61" class="tk">*</a>) <a id="2186c64" class="tk">DMA1_Stream1_BASE</a>)</td></tr>
<tr name="2187" id="2187">
<td><a id="l2187" class='ln'>2187</a></td><td><span class="pp">#define</span> <a id="2187c9" class="tk">DMA1_Stream2</a>                   ((<a id="2187c42" class="tk">DMA_Stream_TypeDef</a> <a id="2187c61" class="tk">*</a>) <a id="2187c64" class="tk">DMA1_Stream2_BASE</a>)</td></tr>
<tr name="2188" id="2188">
<td><a id="l2188" class='ln'>2188</a></td><td><span class="pp">#define</span> <a id="2188c9" class="tk">DMA1_Stream3</a>                   ((<a id="2188c42" class="tk">DMA_Stream_TypeDef</a> <a id="2188c61" class="tk">*</a>) <a id="2188c64" class="tk">DMA1_Stream3_BASE</a>)</td></tr>
<tr name="2189" id="2189">
<td><a id="l2189" class='ln'>2189</a></td><td><span class="pp">#define</span> <a id="2189c9" class="tk">DMA1_Stream4</a>                   ((<a id="2189c42" class="tk">DMA_Stream_TypeDef</a> <a id="2189c61" class="tk">*</a>) <a id="2189c64" class="tk">DMA1_Stream4_BASE</a>)</td></tr>
<tr name="2190" id="2190">
<td><a id="l2190" class='ln'>2190</a></td><td><span class="pp">#define</span> <a id="2190c9" class="tk">DMA1_Stream5</a>                   ((<a id="2190c42" class="tk">DMA_Stream_TypeDef</a> <a id="2190c61" class="tk">*</a>) <a id="2190c64" class="tk">DMA1_Stream5_BASE</a>)</td></tr>
<tr name="2191" id="2191">
<td><a id="l2191" class='ln'>2191</a></td><td><span class="pp">#define</span> <a id="2191c9" class="tk">DMA1_Stream6</a>                   ((<a id="2191c42" class="tk">DMA_Stream_TypeDef</a> <a id="2191c61" class="tk">*</a>) <a id="2191c64" class="tk">DMA1_Stream6_BASE</a>)</td></tr>
<tr name="2192" id="2192">
<td><a id="l2192" class='ln'>2192</a></td><td><span class="pp">#define</span> <a id="2192c9" class="tk">DMA1_Stream7</a>                   ((<a id="2192c42" class="tk">DMA_Stream_TypeDef</a> <a id="2192c61" class="tk">*</a>) <a id="2192c64" class="tk">DMA1_Stream7_BASE</a>)</td></tr>
<tr name="2193" id="2193">
<td><a id="l2193" class='ln'>2193</a></td><td><span class="pp">#define</span> <a id="2193c9" class="tk">DMA2</a>                           ((<a id="2193c42" class="tk">DMA_TypeDef</a> <a id="2193c54" class="tk">*</a>) <a id="2193c57" class="tk">DMA2_BASE</a>)</td></tr>
<tr name="2194" id="2194">
<td><a id="l2194" class='ln'>2194</a></td><td><span class="pp">#define</span> <a id="2194c9" class="tk">DMA2_Stream0</a>                   ((<a id="2194c42" class="tk">DMA_Stream_TypeDef</a> <a id="2194c61" class="tk">*</a>) <a id="2194c64" class="tk">DMA2_Stream0_BASE</a>)</td></tr>
<tr name="2195" id="2195">
<td><a id="l2195" class='ln'>2195</a></td><td><span class="pp">#define</span> <a id="2195c9" class="tk">DMA2_Stream1</a>                   ((<a id="2195c42" class="tk">DMA_Stream_TypeDef</a> <a id="2195c61" class="tk">*</a>) <a id="2195c64" class="tk">DMA2_Stream1_BASE</a>)</td></tr>
<tr name="2196" id="2196">
<td><a id="l2196" class='ln'>2196</a></td><td><span class="pp">#define</span> <a id="2196c9" class="tk">DMA2_Stream2</a>                   ((<a id="2196c42" class="tk">DMA_Stream_TypeDef</a> <a id="2196c61" class="tk">*</a>) <a id="2196c64" class="tk">DMA2_Stream2_BASE</a>)</td></tr>
<tr name="2197" id="2197">
<td><a id="l2197" class='ln'>2197</a></td><td><span class="pp">#define</span> <a id="2197c9" class="tk">DMA2_Stream3</a>                   ((<a id="2197c42" class="tk">DMA_Stream_TypeDef</a> <a id="2197c61" class="tk">*</a>) <a id="2197c64" class="tk">DMA2_Stream3_BASE</a>)</td></tr>
<tr name="2198" id="2198">
<td><a id="l2198" class='ln'>2198</a></td><td><span class="pp">#define</span> <a id="2198c9" class="tk">DMA2_Stream4</a>                   ((<a id="2198c42" class="tk">DMA_Stream_TypeDef</a> <a id="2198c61" class="tk">*</a>) <a id="2198c64" class="tk">DMA2_Stream4_BASE</a>)</td></tr>
<tr name="2199" id="2199">
<td><a id="l2199" class='ln'>2199</a></td><td><span class="pp">#define</span> <a id="2199c9" class="tk">DMA2_Stream5</a>                   ((<a id="2199c42" class="tk">DMA_Stream_TypeDef</a> <a id="2199c61" class="tk">*</a>) <a id="2199c64" class="tk">DMA2_Stream5_BASE</a>)</td></tr>
<tr name="2200" id="2200">
<td><a id="l2200" class='ln'>2200</a></td><td><span class="pp">#define</span> <a id="2200c9" class="tk">DMA2_Stream6</a>                   ((<a id="2200c42" class="tk">DMA_Stream_TypeDef</a> <a id="2200c61" class="tk">*</a>) <a id="2200c64" class="tk">DMA2_Stream6_BASE</a>)</td></tr>
<tr name="2201" id="2201">
<td><a id="l2201" class='ln'>2201</a></td><td><span class="pp">#define</span> <a id="2201c9" class="tk">DMA2_Stream7</a>                   ((<a id="2201c42" class="tk">DMA_Stream_TypeDef</a> <a id="2201c61" class="tk">*</a>) <a id="2201c64" class="tk">DMA2_Stream7_BASE</a>)</td></tr>
<tr name="2202" id="2202">
<td><a id="l2202" class='ln'>2202</a></td><td><span class="pp">#define</span> <a id="2202c9" class="tk">ETH</a>                            ((<a id="2202c42" class="tk">ETH_TypeDef</a> <a id="2202c54" class="tk">*</a>) <a id="2202c57" class="tk">ETH_BASE</a>)</td></tr>
<tr name="2203" id="2203">
<td><a id="l2203" class='ln'>2203</a></td><td><span class="pp">#define</span> <a id="2203c9" class="tk">DMA2D</a>                          ((<a id="2203c42" class="tk">DMA2D_TypeDef</a> <a id="2203c56" class="tk">*</a>)<a id="2203c58" class="tk">DMA2D_BASE</a>)</td></tr>
<tr name="2204" id="2204">
<td><a id="l2204" class='ln'>2204</a></td><td><span class="pp">#define</span> <a id="2204c9" class="tk">DCMI</a>                           ((<a id="2204c42" class="tk">DCMI_TypeDef</a> <a id="2204c55" class="tk">*</a>) <a id="2204c58" class="tk">DCMI_BASE</a>)</td></tr>
<tr name="2205" id="2205">
<td><a id="l2205" class='ln'>2205</a></td><td><span class="pp">#define</span> <a id="2205c9" class="tk">CRYP</a>                           ((<a id="2205c42" class="tk">CRYP_TypeDef</a> <a id="2205c55" class="tk">*</a>) <a id="2205c58" class="tk">CRYP_BASE</a>)</td></tr>
<tr name="2206" id="2206">
<td><a id="l2206" class='ln'>2206</a></td><td><span class="pp">#define</span> <a id="2206c9" class="tk">HASH</a>                           ((<a id="2206c42" class="tk">HASH_TypeDef</a> <a id="2206c55" class="tk">*</a>) <a id="2206c58" class="tk">HASH_BASE</a>)</td></tr>
<tr name="2207" id="2207">
<td><a id="l2207" class='ln'>2207</a></td><td><span class="pp">#define</span> <a id="2207c9" class="tk">HASH_DIGEST</a>                    ((<a id="2207c42" class="tk">HASH_DIGEST_TypeDef</a> <a id="2207c62" class="tk">*</a>) <a id="2207c65" class="tk">HASH_DIGEST_BASE</a>)</td></tr>
<tr name="2208" id="2208">
<td><a id="l2208" class='ln'>2208</a></td><td><span class="pp">#define</span> <a id="2208c9" class="tk">RNG</a>                            ((<a id="2208c42" class="tk">RNG_TypeDef</a> <a id="2208c54" class="tk">*</a>) <a id="2208c57" class="tk">RNG_BASE</a>)</td></tr>
<tr name="2209" id="2209">
<td><a id="l2209" class='ln'>2209</a></td><td><span class="pp">#if</span> <a id="2209c5" class="tk">defined</a>(<a id="2209c13" class="tk">STM32F40_41xxx</a>) <a id="2209c29" class="tk">||</a> <a id="2209c32" class="tk">defined</a>(<a id="2209c40" class="tk">STM32F412xG</a>)</td></tr>
<tr name="2210" id="2210">
<td><a id="l2210" class='ln'>2210</a></td><td><span class="pp">#define</span> <a id="2210c9" class="tk">FSMC_Bank1</a>                     ((<a id="2210c42" class="tk">FSMC_Bank1_TypeDef</a> <a id="2210c61" class="tk">*</a>) <a id="2210c64" class="tk">FSMC_Bank1_R_BASE</a>)</td></tr>
<tr name="2211" id="2211">
<td><a id="l2211" class='ln'>2211</a></td><td><span class="pp">#define</span> <a id="2211c9" class="tk">FSMC_Bank1E</a>                    ((<a id="2211c42" class="tk">FSMC_Bank1E_TypeDef</a> <a id="2211c62" class="tk">*</a>) <a id="2211c65" class="tk">FSMC_Bank1E_R_BASE</a>)</td></tr>
<tr name="2212" id="2212">
<td><a id="l2212" class='ln'>2212</a></td><td><span class="pp">#define</span> <a id="2212c9" class="tk">FSMC_Bank2</a>                     ((<a id="2212c42" class="tk">FSMC_Bank2_TypeDef</a> <a id="2212c61" class="tk">*</a>) <a id="2212c64" class="tk">FSMC_Bank2_R_BASE</a>)</td></tr>
<tr name="2213" id="2213">
<td><a id="l2213" class='ln'>2213</a></td><td><span class="pp">#define</span> <a id="2213c9" class="tk">FSMC_Bank3</a>                     ((<a id="2213c42" class="tk">FSMC_Bank3_TypeDef</a> <a id="2213c61" class="tk">*</a>) <a id="2213c64" class="tk">FSMC_Bank3_R_BASE</a>)</td></tr>
<tr name="2214" id="2214">
<td><a id="l2214" class='ln'>2214</a></td><td><span class="pp">#define</span> <a id="2214c9" class="tk">FSMC_Bank4</a>                     ((<a id="2214c42" class="tk">FSMC_Bank4_TypeDef</a> <a id="2214c61" class="tk">*</a>) <a id="2214c64" class="tk">FSMC_Bank4_R_BASE</a>)</td></tr>
<tr name="2215" id="2215">
<td><a id="l2215" class='ln'>2215</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F40_41xxx || STM32F412xG */</span></td></tr>
<tr name="2216" id="2216">
<td><a id="l2216" class='ln'>2216</a></td><td></td></tr>
<tr name="2217" id="2217">
<td><a id="l2217" class='ln'>2217</a></td><td><span class="pp">#if</span> <a id="2217c5" class="tk">defined</a>(<a id="2217c13" class="tk">STM32F427_437xx</a>) <a id="2217c30" class="tk">||</a> <a id="2217c33" class="tk">defined</a>(<a id="2217c41" class="tk">STM32F429_439xx</a>) <a id="2217c58" class="tk">||</a> <a id="2217c61" class="tk">defined</a>(<a id="2217c69" class="tk">STM32F446xx</a>) <a id="2217c82" class="tk">||</a> <a id="2217c85" class="tk">defined</a>(<a id="2217c93" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="2218" id="2218">
<td><a id="l2218" class='ln'>2218</a></td><td><span class="pp">#define</span> <a id="2218c9" class="tk">FMC_Bank1</a>                      ((<a id="2218c42" class="tk">FMC_Bank1_TypeDef</a> <a id="2218c60" class="tk">*</a>) <a id="2218c63" class="tk">FMC_Bank1_R_BASE</a>)</td></tr>
<tr name="2219" id="2219">
<td><a id="l2219" class='ln'>2219</a></td><td><span class="pp">#define</span> <a id="2219c9" class="tk">FMC_Bank1E</a>                     ((<a id="2219c42" class="tk">FMC_Bank1E_TypeDef</a> <a id="2219c61" class="tk">*</a>) <a id="2219c64" class="tk">FMC_Bank1E_R_BASE</a>)</td></tr>
<tr name="2220" id="2220">
<td><a id="l2220" class='ln'>2220</a></td><td><span class="pp">#define</span> <a id="2220c9" class="tk">FMC_Bank2</a>                      ((<a id="2220c42" class="tk">FMC_Bank2_TypeDef</a> <a id="2220c60" class="tk">*</a>) <a id="2220c63" class="tk">FMC_Bank2_R_BASE</a>)</td></tr>
<tr name="2221" id="2221">
<td><a id="l2221" class='ln'>2221</a></td><td><span class="pp">#define</span> <a id="2221c9" class="tk">FMC_Bank3</a>                      ((<a id="2221c42" class="tk">FMC_Bank3_TypeDef</a> <a id="2221c60" class="tk">*</a>) <a id="2221c63" class="tk">FMC_Bank3_R_BASE</a>)</td></tr>
<tr name="2222" id="2222">
<td><a id="l2222" class='ln'>2222</a></td><td><span class="pp">#define</span> <a id="2222c9" class="tk">FMC_Bank4</a>                      ((<a id="2222c42" class="tk">FMC_Bank4_TypeDef</a> <a id="2222c60" class="tk">*</a>) <a id="2222c63" class="tk">FMC_Bank4_R_BASE</a>)</td></tr>
<tr name="2223" id="2223">
<td><a id="l2223" class='ln'>2223</a></td><td><span class="pp">#define</span> <a id="2223c9" class="tk">FMC_Bank5_6</a>                    ((<a id="2223c42" class="tk">FMC_Bank5_6_TypeDef</a> <a id="2223c62" class="tk">*</a>) <a id="2223c65" class="tk">FMC_Bank5_6_R_BASE</a>)</td></tr>
<tr name="2224" id="2224">
<td><a id="l2224" class='ln'>2224</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F427_437xx ||  STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span></td></tr>
<tr name="2225" id="2225">
<td><a id="l2225" class='ln'>2225</a></td><td></td></tr>
<tr name="2226" id="2226">
<td><a id="l2226" class='ln'>2226</a></td><td><span class="pp">#define</span> <a id="2226c9" class="tk">DBGMCU</a>                         ((<a id="2226c42" class="tk">DBGMCU_TypeDef</a> <a id="2226c57" class="tk">*</a>) <a id="2226c60" class="tk">DBGMCU_BASE</a>)</td></tr>
<tr name="2227" id="2227">
<td><a id="l2227" class='ln'>2227</a></td><td></td></tr>
<tr name="2228" id="2228">
<td><a id="l2228" class='ln'>2228</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="2229" id="2229">
<td><a id="l2229" class='ln'>2229</a></td><td><span class="ct">   * @}</span></td></tr>
<tr name="2230" id="2230">
<td><a id="l2230" class='ln'>2230</a></td><td><span class="ct">   */</span></td></tr>
<tr name="2231" id="2231">
<td><a id="l2231" class='ln'>2231</a></td><td></td></tr>
<tr name="2232" id="2232">
<td><a id="l2232" class='ln'>2232</a></td><td>  <span class="ct">/** @addtogroup Exported_constants</span></td></tr>
<tr name="2233" id="2233">
<td><a id="l2233" class='ln'>2233</a></td><td><span class="ct">   * @{</span></td></tr>
<tr name="2234" id="2234">
<td><a id="l2234" class='ln'>2234</a></td><td><span class="ct">   */</span></td></tr>
<tr name="2235" id="2235">
<td><a id="l2235" class='ln'>2235</a></td><td></td></tr>
<tr name="2236" id="2236">
<td><a id="l2236" class='ln'>2236</a></td><td>  <span class="ct">/** @addtogroup Peripheral_Registers_Bits_Definition</span></td></tr>
<tr name="2237" id="2237">
<td><a id="l2237" class='ln'>2237</a></td><td><span class="ct">   * @{</span></td></tr>
<tr name="2238" id="2238">
<td><a id="l2238" class='ln'>2238</a></td><td><span class="ct">   */</span></td></tr>
<tr name="2239" id="2239">
<td><a id="l2239" class='ln'>2239</a></td><td></td></tr>
<tr name="2240" id="2240">
<td><a id="l2240" class='ln'>2240</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="2241" id="2241">
<td><a id="l2241" class='ln'>2241</a></td><td>  <span class="ct">/*                         Peripheral Registers_Bits_Definition               */</span></td></tr>
<tr name="2242" id="2242">
<td><a id="l2242" class='ln'>2242</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="2243" id="2243">
<td><a id="l2243" class='ln'>2243</a></td><td></td></tr>
<tr name="2244" id="2244">
<td><a id="l2244" class='ln'>2244</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="2245" id="2245">
<td><a id="l2245" class='ln'>2245</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="2246" id="2246">
<td><a id="l2246" class='ln'>2246</a></td><td>  <span class="ct">/*                        Analog to Digital Converter                         */</span></td></tr>
<tr name="2247" id="2247">
<td><a id="l2247" class='ln'>2247</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="2248" id="2248">
<td><a id="l2248" class='ln'>2248</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="2249" id="2249">
<td><a id="l2249" class='ln'>2249</a></td><td>  <span class="ct">/********************  Bit definition for ADC_SR register  ********************/</span></td></tr>
<tr name="2250" id="2250">
<td><a id="l2250" class='ln'>2250</a></td><td><span class="pp">#define</span> <a id="2250c9" class="tk">ADC_SR_AWD</a>                     ((<a id="2250c42" class="tk">uint8_t</a>)0x01)           <span class="ct">/*!&lt;Analog watchdog flag               */</span></td></tr>
<tr name="2251" id="2251">
<td><a id="l2251" class='ln'>2251</a></td><td><span class="pp">#define</span> <a id="2251c9" class="tk">ADC_SR_EOC</a>                     ((<a id="2251c42" class="tk">uint8_t</a>)0x02)           <span class="ct">/*!&lt;End of conversion                  */</span></td></tr>
<tr name="2252" id="2252">
<td><a id="l2252" class='ln'>2252</a></td><td><span class="pp">#define</span> <a id="2252c9" class="tk">ADC_SR_JEOC</a>                    ((<a id="2252c42" class="tk">uint8_t</a>)0x04)           <span class="ct">/*!&lt;Injected channel end of conversion */</span></td></tr>
<tr name="2253" id="2253">
<td><a id="l2253" class='ln'>2253</a></td><td><span class="pp">#define</span> <a id="2253c9" class="tk">ADC_SR_JSTRT</a>                   ((<a id="2253c42" class="tk">uint8_t</a>)0x08)           <span class="ct">/*!&lt;Injected channel Start flag        */</span></td></tr>
<tr name="2254" id="2254">
<td><a id="l2254" class='ln'>2254</a></td><td><span class="pp">#define</span> <a id="2254c9" class="tk">ADC_SR_STRT</a>                    ((<a id="2254c42" class="tk">uint8_t</a>)0x10)           <span class="ct">/*!&lt;Regular channel Start flag         */</span></td></tr>
<tr name="2255" id="2255">
<td><a id="l2255" class='ln'>2255</a></td><td><span class="pp">#define</span> <a id="2255c9" class="tk">ADC_SR_OVR</a>                     ((<a id="2255c42" class="tk">uint8_t</a>)0x20)           <span class="ct">/*!&lt;Overrun flag                       */</span></td></tr>
<tr name="2256" id="2256">
<td><a id="l2256" class='ln'>2256</a></td><td></td></tr>
<tr name="2257" id="2257">
<td><a id="l2257" class='ln'>2257</a></td><td>  <span class="ct">/*******************  Bit definition for ADC_CR1 register  ********************/</span></td></tr>
<tr name="2258" id="2258">
<td><a id="l2258" class='ln'>2258</a></td><td><span class="pp">#define</span> <a id="2258c9" class="tk">ADC_CR1_AWDCH</a>                  ((<a id="2258c42" class="tk">uint32_t</a>)0x0000001F)    <span class="ct">/*!&lt;AWDCH[4:0] bits (Analog watchdog channel select bits) */</span></td></tr>
<tr name="2259" id="2259">
<td><a id="l2259" class='ln'>2259</a></td><td><span class="pp">#define</span> <a id="2259c9" class="tk">ADC_CR1_AWDCH_0</a>                ((<a id="2259c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2260" id="2260">
<td><a id="l2260" class='ln'>2260</a></td><td><span class="pp">#define</span> <a id="2260c9" class="tk">ADC_CR1_AWDCH_1</a>                ((<a id="2260c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2261" id="2261">
<td><a id="l2261" class='ln'>2261</a></td><td><span class="pp">#define</span> <a id="2261c9" class="tk">ADC_CR1_AWDCH_2</a>                ((<a id="2261c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2262" id="2262">
<td><a id="l2262" class='ln'>2262</a></td><td><span class="pp">#define</span> <a id="2262c9" class="tk">ADC_CR1_AWDCH_3</a>                ((<a id="2262c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2263" id="2263">
<td><a id="l2263" class='ln'>2263</a></td><td><span class="pp">#define</span> <a id="2263c9" class="tk">ADC_CR1_AWDCH_4</a>                ((<a id="2263c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="2264" id="2264">
<td><a id="l2264" class='ln'>2264</a></td><td><span class="pp">#define</span> <a id="2264c9" class="tk">ADC_CR1_EOCIE</a>                  ((<a id="2264c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Interrupt enable for EOC                              */</span></td></tr>
<tr name="2265" id="2265">
<td><a id="l2265" class='ln'>2265</a></td><td><span class="pp">#define</span> <a id="2265c9" class="tk">ADC_CR1_AWDIE</a>                  ((<a id="2265c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;AAnalog Watchdog interrupt enable                     */</span></td></tr>
<tr name="2266" id="2266">
<td><a id="l2266" class='ln'>2266</a></td><td><span class="pp">#define</span> <a id="2266c9" class="tk">ADC_CR1_JEOCIE</a>                 ((<a id="2266c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Interrupt enable for injected channels                */</span></td></tr>
<tr name="2267" id="2267">
<td><a id="l2267" class='ln'>2267</a></td><td><span class="pp">#define</span> <a id="2267c9" class="tk">ADC_CR1_SCAN</a>                   ((<a id="2267c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Scan mode                                             */</span></td></tr>
<tr name="2268" id="2268">
<td><a id="l2268" class='ln'>2268</a></td><td><span class="pp">#define</span> <a id="2268c9" class="tk">ADC_CR1_AWDSGL</a>                 ((<a id="2268c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Enable the watchdog on a single channel in scan mode  */</span></td></tr>
<tr name="2269" id="2269">
<td><a id="l2269" class='ln'>2269</a></td><td><span class="pp">#define</span> <a id="2269c9" class="tk">ADC_CR1_JAUTO</a>                  ((<a id="2269c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Automatic injected group conversion                   */</span></td></tr>
<tr name="2270" id="2270">
<td><a id="l2270" class='ln'>2270</a></td><td><span class="pp">#define</span> <a id="2270c9" class="tk">ADC_CR1_DISCEN</a>                 ((<a id="2270c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Discontinuous mode on regular channels                */</span></td></tr>
<tr name="2271" id="2271">
<td><a id="l2271" class='ln'>2271</a></td><td><span class="pp">#define</span> <a id="2271c9" class="tk">ADC_CR1_JDISCEN</a>                ((<a id="2271c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Discontinuous mode on injected channels               */</span></td></tr>
<tr name="2272" id="2272">
<td><a id="l2272" class='ln'>2272</a></td><td><span class="pp">#define</span> <a id="2272c9" class="tk">ADC_CR1_DISCNUM</a>                ((<a id="2272c42" class="tk">uint32_t</a>)0x0000E000)    <span class="ct">/*!&lt;DISCNUM[2:0] bits (Discontinuous mode channel count)  */</span></td></tr>
<tr name="2273" id="2273">
<td><a id="l2273" class='ln'>2273</a></td><td><span class="pp">#define</span> <a id="2273c9" class="tk">ADC_CR1_DISCNUM_0</a>              ((<a id="2273c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2274" id="2274">
<td><a id="l2274" class='ln'>2274</a></td><td><span class="pp">#define</span> <a id="2274c9" class="tk">ADC_CR1_DISCNUM_1</a>              ((<a id="2274c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2275" id="2275">
<td><a id="l2275" class='ln'>2275</a></td><td><span class="pp">#define</span> <a id="2275c9" class="tk">ADC_CR1_DISCNUM_2</a>              ((<a id="2275c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2276" id="2276">
<td><a id="l2276" class='ln'>2276</a></td><td><span class="pp">#define</span> <a id="2276c9" class="tk">ADC_CR1_JAWDEN</a>                 ((<a id="2276c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Analog watchdog enable on injected channels           */</span></td></tr>
<tr name="2277" id="2277">
<td><a id="l2277" class='ln'>2277</a></td><td><span class="pp">#define</span> <a id="2277c9" class="tk">ADC_CR1_AWDEN</a>                  ((<a id="2277c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Analog watchdog enable on regular channels            */</span></td></tr>
<tr name="2278" id="2278">
<td><a id="l2278" class='ln'>2278</a></td><td><span class="pp">#define</span> <a id="2278c9" class="tk">ADC_CR1_RES</a>                    ((<a id="2278c42" class="tk">uint32_t</a>)0x03000000)    <span class="ct">/*!&lt;RES[2:0] bits (Resolution)                            */</span></td></tr>
<tr name="2279" id="2279">
<td><a id="l2279" class='ln'>2279</a></td><td><span class="pp">#define</span> <a id="2279c9" class="tk">ADC_CR1_RES_0</a>                  ((<a id="2279c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2280" id="2280">
<td><a id="l2280" class='ln'>2280</a></td><td><span class="pp">#define</span> <a id="2280c9" class="tk">ADC_CR1_RES_1</a>                  ((<a id="2280c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2281" id="2281">
<td><a id="l2281" class='ln'>2281</a></td><td><span class="pp">#define</span> <a id="2281c9" class="tk">ADC_CR1_OVRIE</a>                  ((<a id="2281c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;overrun interrupt enable                              */</span></td></tr>
<tr name="2282" id="2282">
<td><a id="l2282" class='ln'>2282</a></td><td></td></tr>
<tr name="2283" id="2283">
<td><a id="l2283" class='ln'>2283</a></td><td>  <span class="ct">/*******************  Bit definition for ADC_CR2 register  ********************/</span></td></tr>
<tr name="2284" id="2284">
<td><a id="l2284" class='ln'>2284</a></td><td><span class="pp">#define</span> <a id="2284c9" class="tk">ADC_CR2_ADON</a>                   ((<a id="2284c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;A/D Converter ON / OFF             */</span></td></tr>
<tr name="2285" id="2285">
<td><a id="l2285" class='ln'>2285</a></td><td><span class="pp">#define</span> <a id="2285c9" class="tk">ADC_CR2_CONT</a>                   ((<a id="2285c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Continuous Conversion              */</span></td></tr>
<tr name="2286" id="2286">
<td><a id="l2286" class='ln'>2286</a></td><td><span class="pp">#define</span> <a id="2286c9" class="tk">ADC_CR2_DMA</a>                    ((<a id="2286c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Direct Memory access mode          */</span></td></tr>
<tr name="2287" id="2287">
<td><a id="l2287" class='ln'>2287</a></td><td><span class="pp">#define</span> <a id="2287c9" class="tk">ADC_CR2_DDS</a>                    ((<a id="2287c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;DMA disable selection (Single ADC) */</span></td></tr>
<tr name="2288" id="2288">
<td><a id="l2288" class='ln'>2288</a></td><td><span class="pp">#define</span> <a id="2288c9" class="tk">ADC_CR2_EOCS</a>                   ((<a id="2288c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;End of conversion selection        */</span></td></tr>
<tr name="2289" id="2289">
<td><a id="l2289" class='ln'>2289</a></td><td><span class="pp">#define</span> <a id="2289c9" class="tk">ADC_CR2_ALIGN</a>                  ((<a id="2289c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Data Alignment                     */</span></td></tr>
<tr name="2290" id="2290">
<td><a id="l2290" class='ln'>2290</a></td><td><span class="pp">#define</span> <a id="2290c9" class="tk">ADC_CR2_JEXTSEL</a>                ((<a id="2290c42" class="tk">uint32_t</a>)0x000F0000)    <span class="ct">/*!&lt;JEXTSEL[3:0] bits (External event select for injected group) */</span></td></tr>
<tr name="2291" id="2291">
<td><a id="l2291" class='ln'>2291</a></td><td><span class="pp">#define</span> <a id="2291c9" class="tk">ADC_CR2_JEXTSEL_0</a>              ((<a id="2291c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2292" id="2292">
<td><a id="l2292" class='ln'>2292</a></td><td><span class="pp">#define</span> <a id="2292c9" class="tk">ADC_CR2_JEXTSEL_1</a>              ((<a id="2292c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2293" id="2293">
<td><a id="l2293" class='ln'>2293</a></td><td><span class="pp">#define</span> <a id="2293c9" class="tk">ADC_CR2_JEXTSEL_2</a>              ((<a id="2293c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2294" id="2294">
<td><a id="l2294" class='ln'>2294</a></td><td><span class="pp">#define</span> <a id="2294c9" class="tk">ADC_CR2_JEXTSEL_3</a>              ((<a id="2294c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2295" id="2295">
<td><a id="l2295" class='ln'>2295</a></td><td><span class="pp">#define</span> <a id="2295c9" class="tk">ADC_CR2_JEXTEN</a>                 ((<a id="2295c42" class="tk">uint32_t</a>)0x00300000)    <span class="ct">/*!&lt;JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp) */</span></td></tr>
<tr name="2296" id="2296">
<td><a id="l2296" class='ln'>2296</a></td><td><span class="pp">#define</span> <a id="2296c9" class="tk">ADC_CR2_JEXTEN_0</a>               ((<a id="2296c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2297" id="2297">
<td><a id="l2297" class='ln'>2297</a></td><td><span class="pp">#define</span> <a id="2297c9" class="tk">ADC_CR2_JEXTEN_1</a>               ((<a id="2297c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2298" id="2298">
<td><a id="l2298" class='ln'>2298</a></td><td><span class="pp">#define</span> <a id="2298c9" class="tk">ADC_CR2_JSWSTART</a>               ((<a id="2298c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Start Conversion of injected channels */</span></td></tr>
<tr name="2299" id="2299">
<td><a id="l2299" class='ln'>2299</a></td><td><span class="pp">#define</span> <a id="2299c9" class="tk">ADC_CR2_EXTSEL</a>                 ((<a id="2299c42" class="tk">uint32_t</a>)0x0F000000)    <span class="ct">/*!&lt;EXTSEL[3:0] bits (External Event Select for regular group) */</span></td></tr>
<tr name="2300" id="2300">
<td><a id="l2300" class='ln'>2300</a></td><td><span class="pp">#define</span> <a id="2300c9" class="tk">ADC_CR2_EXTSEL_0</a>               ((<a id="2300c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2301" id="2301">
<td><a id="l2301" class='ln'>2301</a></td><td><span class="pp">#define</span> <a id="2301c9" class="tk">ADC_CR2_EXTSEL_1</a>               ((<a id="2301c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2302" id="2302">
<td><a id="l2302" class='ln'>2302</a></td><td><span class="pp">#define</span> <a id="2302c9" class="tk">ADC_CR2_EXTSEL_2</a>               ((<a id="2302c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2303" id="2303">
<td><a id="l2303" class='ln'>2303</a></td><td><span class="pp">#define</span> <a id="2303c9" class="tk">ADC_CR2_EXTSEL_3</a>               ((<a id="2303c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2304" id="2304">
<td><a id="l2304" class='ln'>2304</a></td><td><span class="pp">#define</span> <a id="2304c9" class="tk">ADC_CR2_EXTEN</a>                  ((<a id="2304c42" class="tk">uint32_t</a>)0x30000000)    <span class="ct">/*!&lt;EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp) */</span></td></tr>
<tr name="2305" id="2305">
<td><a id="l2305" class='ln'>2305</a></td><td><span class="pp">#define</span> <a id="2305c9" class="tk">ADC_CR2_EXTEN_0</a>                ((<a id="2305c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2306" id="2306">
<td><a id="l2306" class='ln'>2306</a></td><td><span class="pp">#define</span> <a id="2306c9" class="tk">ADC_CR2_EXTEN_1</a>                ((<a id="2306c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2307" id="2307">
<td><a id="l2307" class='ln'>2307</a></td><td><span class="pp">#define</span> <a id="2307c9" class="tk">ADC_CR2_SWSTART</a>                ((<a id="2307c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Start Conversion of regular channels */</span></td></tr>
<tr name="2308" id="2308">
<td><a id="l2308" class='ln'>2308</a></td><td></td></tr>
<tr name="2309" id="2309">
<td><a id="l2309" class='ln'>2309</a></td><td>  <span class="ct">/******************  Bit definition for ADC_SMPR1 register  *******************/</span></td></tr>
<tr name="2310" id="2310">
<td><a id="l2310" class='ln'>2310</a></td><td><span class="pp">#define</span> <a id="2310c9" class="tk">ADC_SMPR1_SMP10</a>                ((<a id="2310c42" class="tk">uint32_t</a>)0x00000007)    <span class="ct">/*!&lt;SMP10[2:0] bits (Channel 10 Sample time selection) */</span></td></tr>
<tr name="2311" id="2311">
<td><a id="l2311" class='ln'>2311</a></td><td><span class="pp">#define</span> <a id="2311c9" class="tk">ADC_SMPR1_SMP10_0</a>              ((<a id="2311c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2312" id="2312">
<td><a id="l2312" class='ln'>2312</a></td><td><span class="pp">#define</span> <a id="2312c9" class="tk">ADC_SMPR1_SMP10_1</a>              ((<a id="2312c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2313" id="2313">
<td><a id="l2313" class='ln'>2313</a></td><td><span class="pp">#define</span> <a id="2313c9" class="tk">ADC_SMPR1_SMP10_2</a>              ((<a id="2313c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2314" id="2314">
<td><a id="l2314" class='ln'>2314</a></td><td><span class="pp">#define</span> <a id="2314c9" class="tk">ADC_SMPR1_SMP11</a>                ((<a id="2314c42" class="tk">uint32_t</a>)0x00000038)    <span class="ct">/*!&lt;SMP11[2:0] bits (Channel 11 Sample time selection) */</span></td></tr>
<tr name="2315" id="2315">
<td><a id="l2315" class='ln'>2315</a></td><td><span class="pp">#define</span> <a id="2315c9" class="tk">ADC_SMPR1_SMP11_0</a>              ((<a id="2315c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2316" id="2316">
<td><a id="l2316" class='ln'>2316</a></td><td><span class="pp">#define</span> <a id="2316c9" class="tk">ADC_SMPR1_SMP11_1</a>              ((<a id="2316c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2317" id="2317">
<td><a id="l2317" class='ln'>2317</a></td><td><span class="pp">#define</span> <a id="2317c9" class="tk">ADC_SMPR1_SMP11_2</a>              ((<a id="2317c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2318" id="2318">
<td><a id="l2318" class='ln'>2318</a></td><td><span class="pp">#define</span> <a id="2318c9" class="tk">ADC_SMPR1_SMP12</a>                ((<a id="2318c42" class="tk">uint32_t</a>)0x000001C0)    <span class="ct">/*!&lt;SMP12[2:0] bits (Channel 12 Sample time selection) */</span></td></tr>
<tr name="2319" id="2319">
<td><a id="l2319" class='ln'>2319</a></td><td><span class="pp">#define</span> <a id="2319c9" class="tk">ADC_SMPR1_SMP12_0</a>              ((<a id="2319c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2320" id="2320">
<td><a id="l2320" class='ln'>2320</a></td><td><span class="pp">#define</span> <a id="2320c9" class="tk">ADC_SMPR1_SMP12_1</a>              ((<a id="2320c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2321" id="2321">
<td><a id="l2321" class='ln'>2321</a></td><td><span class="pp">#define</span> <a id="2321c9" class="tk">ADC_SMPR1_SMP12_2</a>              ((<a id="2321c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2322" id="2322">
<td><a id="l2322" class='ln'>2322</a></td><td><span class="pp">#define</span> <a id="2322c9" class="tk">ADC_SMPR1_SMP13</a>                ((<a id="2322c42" class="tk">uint32_t</a>)0x00000E00)    <span class="ct">/*!&lt;SMP13[2:0] bits (Channel 13 Sample time selection) */</span></td></tr>
<tr name="2323" id="2323">
<td><a id="l2323" class='ln'>2323</a></td><td><span class="pp">#define</span> <a id="2323c9" class="tk">ADC_SMPR1_SMP13_0</a>              ((<a id="2323c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2324" id="2324">
<td><a id="l2324" class='ln'>2324</a></td><td><span class="pp">#define</span> <a id="2324c9" class="tk">ADC_SMPR1_SMP13_1</a>              ((<a id="2324c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2325" id="2325">
<td><a id="l2325" class='ln'>2325</a></td><td><span class="pp">#define</span> <a id="2325c9" class="tk">ADC_SMPR1_SMP13_2</a>              ((<a id="2325c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2326" id="2326">
<td><a id="l2326" class='ln'>2326</a></td><td><span class="pp">#define</span> <a id="2326c9" class="tk">ADC_SMPR1_SMP14</a>                ((<a id="2326c42" class="tk">uint32_t</a>)0x00007000)    <span class="ct">/*!&lt;SMP14[2:0] bits (Channel 14 Sample time selection) */</span></td></tr>
<tr name="2327" id="2327">
<td><a id="l2327" class='ln'>2327</a></td><td><span class="pp">#define</span> <a id="2327c9" class="tk">ADC_SMPR1_SMP14_0</a>              ((<a id="2327c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2328" id="2328">
<td><a id="l2328" class='ln'>2328</a></td><td><span class="pp">#define</span> <a id="2328c9" class="tk">ADC_SMPR1_SMP14_1</a>              ((<a id="2328c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2329" id="2329">
<td><a id="l2329" class='ln'>2329</a></td><td><span class="pp">#define</span> <a id="2329c9" class="tk">ADC_SMPR1_SMP14_2</a>              ((<a id="2329c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2330" id="2330">
<td><a id="l2330" class='ln'>2330</a></td><td><span class="pp">#define</span> <a id="2330c9" class="tk">ADC_SMPR1_SMP15</a>                ((<a id="2330c42" class="tk">uint32_t</a>)0x00038000)    <span class="ct">/*!&lt;SMP15[2:0] bits (Channel 15 Sample time selection) */</span></td></tr>
<tr name="2331" id="2331">
<td><a id="l2331" class='ln'>2331</a></td><td><span class="pp">#define</span> <a id="2331c9" class="tk">ADC_SMPR1_SMP15_0</a>              ((<a id="2331c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2332" id="2332">
<td><a id="l2332" class='ln'>2332</a></td><td><span class="pp">#define</span> <a id="2332c9" class="tk">ADC_SMPR1_SMP15_1</a>              ((<a id="2332c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2333" id="2333">
<td><a id="l2333" class='ln'>2333</a></td><td><span class="pp">#define</span> <a id="2333c9" class="tk">ADC_SMPR1_SMP15_2</a>              ((<a id="2333c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2334" id="2334">
<td><a id="l2334" class='ln'>2334</a></td><td><span class="pp">#define</span> <a id="2334c9" class="tk">ADC_SMPR1_SMP16</a>                ((<a id="2334c42" class="tk">uint32_t</a>)0x001C0000)    <span class="ct">/*!&lt;SMP16[2:0] bits (Channel 16 Sample time selection) */</span></td></tr>
<tr name="2335" id="2335">
<td><a id="l2335" class='ln'>2335</a></td><td><span class="pp">#define</span> <a id="2335c9" class="tk">ADC_SMPR1_SMP16_0</a>              ((<a id="2335c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2336" id="2336">
<td><a id="l2336" class='ln'>2336</a></td><td><span class="pp">#define</span> <a id="2336c9" class="tk">ADC_SMPR1_SMP16_1</a>              ((<a id="2336c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2337" id="2337">
<td><a id="l2337" class='ln'>2337</a></td><td><span class="pp">#define</span> <a id="2337c9" class="tk">ADC_SMPR1_SMP16_2</a>              ((<a id="2337c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2338" id="2338">
<td><a id="l2338" class='ln'>2338</a></td><td><span class="pp">#define</span> <a id="2338c9" class="tk">ADC_SMPR1_SMP17</a>                ((<a id="2338c42" class="tk">uint32_t</a>)0x00E00000)    <span class="ct">/*!&lt;SMP17[2:0] bits (Channel 17 Sample time selection) */</span></td></tr>
<tr name="2339" id="2339">
<td><a id="l2339" class='ln'>2339</a></td><td><span class="pp">#define</span> <a id="2339c9" class="tk">ADC_SMPR1_SMP17_0</a>              ((<a id="2339c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2340" id="2340">
<td><a id="l2340" class='ln'>2340</a></td><td><span class="pp">#define</span> <a id="2340c9" class="tk">ADC_SMPR1_SMP17_1</a>              ((<a id="2340c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2341" id="2341">
<td><a id="l2341" class='ln'>2341</a></td><td><span class="pp">#define</span> <a id="2341c9" class="tk">ADC_SMPR1_SMP17_2</a>              ((<a id="2341c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2342" id="2342">
<td><a id="l2342" class='ln'>2342</a></td><td><span class="pp">#define</span> <a id="2342c9" class="tk">ADC_SMPR1_SMP18</a>                ((<a id="2342c42" class="tk">uint32_t</a>)0x07000000)    <span class="ct">/*!&lt;SMP18[2:0] bits (Channel 18 Sample time selection) */</span></td></tr>
<tr name="2343" id="2343">
<td><a id="l2343" class='ln'>2343</a></td><td><span class="pp">#define</span> <a id="2343c9" class="tk">ADC_SMPR1_SMP18_0</a>              ((<a id="2343c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2344" id="2344">
<td><a id="l2344" class='ln'>2344</a></td><td><span class="pp">#define</span> <a id="2344c9" class="tk">ADC_SMPR1_SMP18_1</a>              ((<a id="2344c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2345" id="2345">
<td><a id="l2345" class='ln'>2345</a></td><td><span class="pp">#define</span> <a id="2345c9" class="tk">ADC_SMPR1_SMP18_2</a>              ((<a id="2345c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2346" id="2346">
<td><a id="l2346" class='ln'>2346</a></td><td></td></tr>
<tr name="2347" id="2347">
<td><a id="l2347" class='ln'>2347</a></td><td>  <span class="ct">/******************  Bit definition for ADC_SMPR2 register  *******************/</span></td></tr>
<tr name="2348" id="2348">
<td><a id="l2348" class='ln'>2348</a></td><td><span class="pp">#define</span> <a id="2348c9" class="tk">ADC_SMPR2_SMP0</a>                 ((<a id="2348c42" class="tk">uint32_t</a>)0x00000007)    <span class="ct">/*!&lt;SMP0[2:0] bits (Channel 0 Sample time selection) */</span></td></tr>
<tr name="2349" id="2349">
<td><a id="l2349" class='ln'>2349</a></td><td><span class="pp">#define</span> <a id="2349c9" class="tk">ADC_SMPR2_SMP0_0</a>               ((<a id="2349c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2350" id="2350">
<td><a id="l2350" class='ln'>2350</a></td><td><span class="pp">#define</span> <a id="2350c9" class="tk">ADC_SMPR2_SMP0_1</a>               ((<a id="2350c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2351" id="2351">
<td><a id="l2351" class='ln'>2351</a></td><td><span class="pp">#define</span> <a id="2351c9" class="tk">ADC_SMPR2_SMP0_2</a>               ((<a id="2351c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2352" id="2352">
<td><a id="l2352" class='ln'>2352</a></td><td><span class="pp">#define</span> <a id="2352c9" class="tk">ADC_SMPR2_SMP1</a>                 ((<a id="2352c42" class="tk">uint32_t</a>)0x00000038)    <span class="ct">/*!&lt;SMP1[2:0] bits (Channel 1 Sample time selection) */</span></td></tr>
<tr name="2353" id="2353">
<td><a id="l2353" class='ln'>2353</a></td><td><span class="pp">#define</span> <a id="2353c9" class="tk">ADC_SMPR2_SMP1_0</a>               ((<a id="2353c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2354" id="2354">
<td><a id="l2354" class='ln'>2354</a></td><td><span class="pp">#define</span> <a id="2354c9" class="tk">ADC_SMPR2_SMP1_1</a>               ((<a id="2354c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2355" id="2355">
<td><a id="l2355" class='ln'>2355</a></td><td><span class="pp">#define</span> <a id="2355c9" class="tk">ADC_SMPR2_SMP1_2</a>               ((<a id="2355c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2356" id="2356">
<td><a id="l2356" class='ln'>2356</a></td><td><span class="pp">#define</span> <a id="2356c9" class="tk">ADC_SMPR2_SMP2</a>                 ((<a id="2356c42" class="tk">uint32_t</a>)0x000001C0)    <span class="ct">/*!&lt;SMP2[2:0] bits (Channel 2 Sample time selection) */</span></td></tr>
<tr name="2357" id="2357">
<td><a id="l2357" class='ln'>2357</a></td><td><span class="pp">#define</span> <a id="2357c9" class="tk">ADC_SMPR2_SMP2_0</a>               ((<a id="2357c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2358" id="2358">
<td><a id="l2358" class='ln'>2358</a></td><td><span class="pp">#define</span> <a id="2358c9" class="tk">ADC_SMPR2_SMP2_1</a>               ((<a id="2358c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2359" id="2359">
<td><a id="l2359" class='ln'>2359</a></td><td><span class="pp">#define</span> <a id="2359c9" class="tk">ADC_SMPR2_SMP2_2</a>               ((<a id="2359c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2360" id="2360">
<td><a id="l2360" class='ln'>2360</a></td><td><span class="pp">#define</span> <a id="2360c9" class="tk">ADC_SMPR2_SMP3</a>                 ((<a id="2360c42" class="tk">uint32_t</a>)0x00000E00)    <span class="ct">/*!&lt;SMP3[2:0] bits (Channel 3 Sample time selection) */</span></td></tr>
<tr name="2361" id="2361">
<td><a id="l2361" class='ln'>2361</a></td><td><span class="pp">#define</span> <a id="2361c9" class="tk">ADC_SMPR2_SMP3_0</a>               ((<a id="2361c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2362" id="2362">
<td><a id="l2362" class='ln'>2362</a></td><td><span class="pp">#define</span> <a id="2362c9" class="tk">ADC_SMPR2_SMP3_1</a>               ((<a id="2362c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2363" id="2363">
<td><a id="l2363" class='ln'>2363</a></td><td><span class="pp">#define</span> <a id="2363c9" class="tk">ADC_SMPR2_SMP3_2</a>               ((<a id="2363c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2364" id="2364">
<td><a id="l2364" class='ln'>2364</a></td><td><span class="pp">#define</span> <a id="2364c9" class="tk">ADC_SMPR2_SMP4</a>                 ((<a id="2364c42" class="tk">uint32_t</a>)0x00007000)    <span class="ct">/*!&lt;SMP4[2:0] bits (Channel 4 Sample time selection) */</span></td></tr>
<tr name="2365" id="2365">
<td><a id="l2365" class='ln'>2365</a></td><td><span class="pp">#define</span> <a id="2365c9" class="tk">ADC_SMPR2_SMP4_0</a>               ((<a id="2365c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2366" id="2366">
<td><a id="l2366" class='ln'>2366</a></td><td><span class="pp">#define</span> <a id="2366c9" class="tk">ADC_SMPR2_SMP4_1</a>               ((<a id="2366c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2367" id="2367">
<td><a id="l2367" class='ln'>2367</a></td><td><span class="pp">#define</span> <a id="2367c9" class="tk">ADC_SMPR2_SMP4_2</a>               ((<a id="2367c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2368" id="2368">
<td><a id="l2368" class='ln'>2368</a></td><td><span class="pp">#define</span> <a id="2368c9" class="tk">ADC_SMPR2_SMP5</a>                 ((<a id="2368c42" class="tk">uint32_t</a>)0x00038000)    <span class="ct">/*!&lt;SMP5[2:0] bits (Channel 5 Sample time selection) */</span></td></tr>
<tr name="2369" id="2369">
<td><a id="l2369" class='ln'>2369</a></td><td><span class="pp">#define</span> <a id="2369c9" class="tk">ADC_SMPR2_SMP5_0</a>               ((<a id="2369c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2370" id="2370">
<td><a id="l2370" class='ln'>2370</a></td><td><span class="pp">#define</span> <a id="2370c9" class="tk">ADC_SMPR2_SMP5_1</a>               ((<a id="2370c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2371" id="2371">
<td><a id="l2371" class='ln'>2371</a></td><td><span class="pp">#define</span> <a id="2371c9" class="tk">ADC_SMPR2_SMP5_2</a>               ((<a id="2371c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2372" id="2372">
<td><a id="l2372" class='ln'>2372</a></td><td><span class="pp">#define</span> <a id="2372c9" class="tk">ADC_SMPR2_SMP6</a>                 ((<a id="2372c42" class="tk">uint32_t</a>)0x001C0000)    <span class="ct">/*!&lt;SMP6[2:0] bits (Channel 6 Sample time selection) */</span></td></tr>
<tr name="2373" id="2373">
<td><a id="l2373" class='ln'>2373</a></td><td><span class="pp">#define</span> <a id="2373c9" class="tk">ADC_SMPR2_SMP6_0</a>               ((<a id="2373c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2374" id="2374">
<td><a id="l2374" class='ln'>2374</a></td><td><span class="pp">#define</span> <a id="2374c9" class="tk">ADC_SMPR2_SMP6_1</a>               ((<a id="2374c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2375" id="2375">
<td><a id="l2375" class='ln'>2375</a></td><td><span class="pp">#define</span> <a id="2375c9" class="tk">ADC_SMPR2_SMP6_2</a>               ((<a id="2375c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2376" id="2376">
<td><a id="l2376" class='ln'>2376</a></td><td><span class="pp">#define</span> <a id="2376c9" class="tk">ADC_SMPR2_SMP7</a>                 ((<a id="2376c42" class="tk">uint32_t</a>)0x00E00000)    <span class="ct">/*!&lt;SMP7[2:0] bits (Channel 7 Sample time selection) */</span></td></tr>
<tr name="2377" id="2377">
<td><a id="l2377" class='ln'>2377</a></td><td><span class="pp">#define</span> <a id="2377c9" class="tk">ADC_SMPR2_SMP7_0</a>               ((<a id="2377c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2378" id="2378">
<td><a id="l2378" class='ln'>2378</a></td><td><span class="pp">#define</span> <a id="2378c9" class="tk">ADC_SMPR2_SMP7_1</a>               ((<a id="2378c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2379" id="2379">
<td><a id="l2379" class='ln'>2379</a></td><td><span class="pp">#define</span> <a id="2379c9" class="tk">ADC_SMPR2_SMP7_2</a>               ((<a id="2379c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2380" id="2380">
<td><a id="l2380" class='ln'>2380</a></td><td><span class="pp">#define</span> <a id="2380c9" class="tk">ADC_SMPR2_SMP8</a>                 ((<a id="2380c42" class="tk">uint32_t</a>)0x07000000)    <span class="ct">/*!&lt;SMP8[2:0] bits (Channel 8 Sample time selection) */</span></td></tr>
<tr name="2381" id="2381">
<td><a id="l2381" class='ln'>2381</a></td><td><span class="pp">#define</span> <a id="2381c9" class="tk">ADC_SMPR2_SMP8_0</a>               ((<a id="2381c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2382" id="2382">
<td><a id="l2382" class='ln'>2382</a></td><td><span class="pp">#define</span> <a id="2382c9" class="tk">ADC_SMPR2_SMP8_1</a>               ((<a id="2382c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2383" id="2383">
<td><a id="l2383" class='ln'>2383</a></td><td><span class="pp">#define</span> <a id="2383c9" class="tk">ADC_SMPR2_SMP8_2</a>               ((<a id="2383c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2384" id="2384">
<td><a id="l2384" class='ln'>2384</a></td><td><span class="pp">#define</span> <a id="2384c9" class="tk">ADC_SMPR2_SMP9</a>                 ((<a id="2384c42" class="tk">uint32_t</a>)0x38000000)    <span class="ct">/*!&lt;SMP9[2:0] bits (Channel 9 Sample time selection) */</span></td></tr>
<tr name="2385" id="2385">
<td><a id="l2385" class='ln'>2385</a></td><td><span class="pp">#define</span> <a id="2385c9" class="tk">ADC_SMPR2_SMP9_0</a>               ((<a id="2385c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2386" id="2386">
<td><a id="l2386" class='ln'>2386</a></td><td><span class="pp">#define</span> <a id="2386c9" class="tk">ADC_SMPR2_SMP9_1</a>               ((<a id="2386c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2387" id="2387">
<td><a id="l2387" class='ln'>2387</a></td><td><span class="pp">#define</span> <a id="2387c9" class="tk">ADC_SMPR2_SMP9_2</a>               ((<a id="2387c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2388" id="2388">
<td><a id="l2388" class='ln'>2388</a></td><td></td></tr>
<tr name="2389" id="2389">
<td><a id="l2389" class='ln'>2389</a></td><td>  <span class="ct">/******************  Bit definition for ADC_JOFR1 register  *******************/</span></td></tr>
<tr name="2390" id="2390">
<td><a id="l2390" class='ln'>2390</a></td><td><span class="pp">#define</span> <a id="2390c9" class="tk">ADC_JOFR1_JOFFSET1</a>             ((<a id="2390c42" class="tk">uint16_t</a>)0x0FFF)        <span class="ct">/*!&lt;Data offset for injected channel 1 */</span></td></tr>
<tr name="2391" id="2391">
<td><a id="l2391" class='ln'>2391</a></td><td></td></tr>
<tr name="2392" id="2392">
<td><a id="l2392" class='ln'>2392</a></td><td>  <span class="ct">/******************  Bit definition for ADC_JOFR2 register  *******************/</span></td></tr>
<tr name="2393" id="2393">
<td><a id="l2393" class='ln'>2393</a></td><td><span class="pp">#define</span> <a id="2393c9" class="tk">ADC_JOFR2_JOFFSET2</a>             ((<a id="2393c42" class="tk">uint16_t</a>)0x0FFF)        <span class="ct">/*!&lt;Data offset for injected channel 2 */</span></td></tr>
<tr name="2394" id="2394">
<td><a id="l2394" class='ln'>2394</a></td><td></td></tr>
<tr name="2395" id="2395">
<td><a id="l2395" class='ln'>2395</a></td><td>  <span class="ct">/******************  Bit definition for ADC_JOFR3 register  *******************/</span></td></tr>
<tr name="2396" id="2396">
<td><a id="l2396" class='ln'>2396</a></td><td><span class="pp">#define</span> <a id="2396c9" class="tk">ADC_JOFR3_JOFFSET3</a>             ((<a id="2396c42" class="tk">uint16_t</a>)0x0FFF)        <span class="ct">/*!&lt;Data offset for injected channel 3 */</span></td></tr>
<tr name="2397" id="2397">
<td><a id="l2397" class='ln'>2397</a></td><td></td></tr>
<tr name="2398" id="2398">
<td><a id="l2398" class='ln'>2398</a></td><td>  <span class="ct">/******************  Bit definition for ADC_JOFR4 register  *******************/</span></td></tr>
<tr name="2399" id="2399">
<td><a id="l2399" class='ln'>2399</a></td><td><span class="pp">#define</span> <a id="2399c9" class="tk">ADC_JOFR4_JOFFSET4</a>             ((<a id="2399c42" class="tk">uint16_t</a>)0x0FFF)        <span class="ct">/*!&lt;Data offset for injected channel 4 */</span></td></tr>
<tr name="2400" id="2400">
<td><a id="l2400" class='ln'>2400</a></td><td></td></tr>
<tr name="2401" id="2401">
<td><a id="l2401" class='ln'>2401</a></td><td>  <span class="ct">/*******************  Bit definition for ADC_HTR register  ********************/</span></td></tr>
<tr name="2402" id="2402">
<td><a id="l2402" class='ln'>2402</a></td><td><span class="pp">#define</span> <a id="2402c9" class="tk">ADC_HTR_HT</a>                     ((<a id="2402c42" class="tk">uint16_t</a>)0x0FFF)        <span class="ct">/*!&lt;Analog watchdog high threshold */</span></td></tr>
<tr name="2403" id="2403">
<td><a id="l2403" class='ln'>2403</a></td><td></td></tr>
<tr name="2404" id="2404">
<td><a id="l2404" class='ln'>2404</a></td><td>  <span class="ct">/*******************  Bit definition for ADC_LTR register  ********************/</span></td></tr>
<tr name="2405" id="2405">
<td><a id="l2405" class='ln'>2405</a></td><td><span class="pp">#define</span> <a id="2405c9" class="tk">ADC_LTR_LT</a>                     ((<a id="2405c42" class="tk">uint16_t</a>)0x0FFF)        <span class="ct">/*!&lt;Analog watchdog low threshold */</span></td></tr>
<tr name="2406" id="2406">
<td><a id="l2406" class='ln'>2406</a></td><td></td></tr>
<tr name="2407" id="2407">
<td><a id="l2407" class='ln'>2407</a></td><td>  <span class="ct">/*******************  Bit definition for ADC_SQR1 register  *******************/</span></td></tr>
<tr name="2408" id="2408">
<td><a id="l2408" class='ln'>2408</a></td><td><span class="pp">#define</span> <a id="2408c9" class="tk">ADC_SQR1_SQ13</a>                  ((<a id="2408c42" class="tk">uint32_t</a>)0x0000001F)    <span class="ct">/*!&lt;SQ13[4:0] bits (13th conversion in regular sequence) */</span></td></tr>
<tr name="2409" id="2409">
<td><a id="l2409" class='ln'>2409</a></td><td><span class="pp">#define</span> <a id="2409c9" class="tk">ADC_SQR1_SQ13_0</a>                ((<a id="2409c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2410" id="2410">
<td><a id="l2410" class='ln'>2410</a></td><td><span class="pp">#define</span> <a id="2410c9" class="tk">ADC_SQR1_SQ13_1</a>                ((<a id="2410c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2411" id="2411">
<td><a id="l2411" class='ln'>2411</a></td><td><span class="pp">#define</span> <a id="2411c9" class="tk">ADC_SQR1_SQ13_2</a>                ((<a id="2411c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2412" id="2412">
<td><a id="l2412" class='ln'>2412</a></td><td><span class="pp">#define</span> <a id="2412c9" class="tk">ADC_SQR1_SQ13_3</a>                ((<a id="2412c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2413" id="2413">
<td><a id="l2413" class='ln'>2413</a></td><td><span class="pp">#define</span> <a id="2413c9" class="tk">ADC_SQR1_SQ13_4</a>                ((<a id="2413c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="2414" id="2414">
<td><a id="l2414" class='ln'>2414</a></td><td><span class="pp">#define</span> <a id="2414c9" class="tk">ADC_SQR1_SQ14</a>                  ((<a id="2414c42" class="tk">uint32_t</a>)0x000003E0)    <span class="ct">/*!&lt;SQ14[4:0] bits (14th conversion in regular sequence) */</span></td></tr>
<tr name="2415" id="2415">
<td><a id="l2415" class='ln'>2415</a></td><td><span class="pp">#define</span> <a id="2415c9" class="tk">ADC_SQR1_SQ14_0</a>                ((<a id="2415c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2416" id="2416">
<td><a id="l2416" class='ln'>2416</a></td><td><span class="pp">#define</span> <a id="2416c9" class="tk">ADC_SQR1_SQ14_1</a>                ((<a id="2416c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2417" id="2417">
<td><a id="l2417" class='ln'>2417</a></td><td><span class="pp">#define</span> <a id="2417c9" class="tk">ADC_SQR1_SQ14_2</a>                ((<a id="2417c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2418" id="2418">
<td><a id="l2418" class='ln'>2418</a></td><td><span class="pp">#define</span> <a id="2418c9" class="tk">ADC_SQR1_SQ14_3</a>                ((<a id="2418c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2419" id="2419">
<td><a id="l2419" class='ln'>2419</a></td><td><span class="pp">#define</span> <a id="2419c9" class="tk">ADC_SQR1_SQ14_4</a>                ((<a id="2419c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="2420" id="2420">
<td><a id="l2420" class='ln'>2420</a></td><td><span class="pp">#define</span> <a id="2420c9" class="tk">ADC_SQR1_SQ15</a>                  ((<a id="2420c42" class="tk">uint32_t</a>)0x00007C00)    <span class="ct">/*!&lt;SQ15[4:0] bits (15th conversion in regular sequence) */</span></td></tr>
<tr name="2421" id="2421">
<td><a id="l2421" class='ln'>2421</a></td><td><span class="pp">#define</span> <a id="2421c9" class="tk">ADC_SQR1_SQ15_0</a>                ((<a id="2421c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2422" id="2422">
<td><a id="l2422" class='ln'>2422</a></td><td><span class="pp">#define</span> <a id="2422c9" class="tk">ADC_SQR1_SQ15_1</a>                ((<a id="2422c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2423" id="2423">
<td><a id="l2423" class='ln'>2423</a></td><td><span class="pp">#define</span> <a id="2423c9" class="tk">ADC_SQR1_SQ15_2</a>                ((<a id="2423c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2424" id="2424">
<td><a id="l2424" class='ln'>2424</a></td><td><span class="pp">#define</span> <a id="2424c9" class="tk">ADC_SQR1_SQ15_3</a>                ((<a id="2424c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2425" id="2425">
<td><a id="l2425" class='ln'>2425</a></td><td><span class="pp">#define</span> <a id="2425c9" class="tk">ADC_SQR1_SQ15_4</a>                ((<a id="2425c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="2426" id="2426">
<td><a id="l2426" class='ln'>2426</a></td><td><span class="pp">#define</span> <a id="2426c9" class="tk">ADC_SQR1_SQ16</a>                  ((<a id="2426c42" class="tk">uint32_t</a>)0x000F8000)    <span class="ct">/*!&lt;SQ16[4:0] bits (16th conversion in regular sequence) */</span></td></tr>
<tr name="2427" id="2427">
<td><a id="l2427" class='ln'>2427</a></td><td><span class="pp">#define</span> <a id="2427c9" class="tk">ADC_SQR1_SQ16_0</a>                ((<a id="2427c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2428" id="2428">
<td><a id="l2428" class='ln'>2428</a></td><td><span class="pp">#define</span> <a id="2428c9" class="tk">ADC_SQR1_SQ16_1</a>                ((<a id="2428c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2429" id="2429">
<td><a id="l2429" class='ln'>2429</a></td><td><span class="pp">#define</span> <a id="2429c9" class="tk">ADC_SQR1_SQ16_2</a>                ((<a id="2429c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2430" id="2430">
<td><a id="l2430" class='ln'>2430</a></td><td><span class="pp">#define</span> <a id="2430c9" class="tk">ADC_SQR1_SQ16_3</a>                ((<a id="2430c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2431" id="2431">
<td><a id="l2431" class='ln'>2431</a></td><td><span class="pp">#define</span> <a id="2431c9" class="tk">ADC_SQR1_SQ16_4</a>                ((<a id="2431c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="2432" id="2432">
<td><a id="l2432" class='ln'>2432</a></td><td><span class="pp">#define</span> <a id="2432c9" class="tk">ADC_SQR1_L</a>                     ((<a id="2432c42" class="tk">uint32_t</a>)0x00F00000)    <span class="ct">/*!&lt;L[3:0] bits (Regular channel sequence length) */</span></td></tr>
<tr name="2433" id="2433">
<td><a id="l2433" class='ln'>2433</a></td><td><span class="pp">#define</span> <a id="2433c9" class="tk">ADC_SQR1_L_0</a>                   ((<a id="2433c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2434" id="2434">
<td><a id="l2434" class='ln'>2434</a></td><td><span class="pp">#define</span> <a id="2434c9" class="tk">ADC_SQR1_L_1</a>                   ((<a id="2434c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2435" id="2435">
<td><a id="l2435" class='ln'>2435</a></td><td><span class="pp">#define</span> <a id="2435c9" class="tk">ADC_SQR1_L_2</a>                   ((<a id="2435c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2436" id="2436">
<td><a id="l2436" class='ln'>2436</a></td><td><span class="pp">#define</span> <a id="2436c9" class="tk">ADC_SQR1_L_3</a>                   ((<a id="2436c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2437" id="2437">
<td><a id="l2437" class='ln'>2437</a></td><td></td></tr>
<tr name="2438" id="2438">
<td><a id="l2438" class='ln'>2438</a></td><td>  <span class="ct">/*******************  Bit definition for ADC_SQR2 register  *******************/</span></td></tr>
<tr name="2439" id="2439">
<td><a id="l2439" class='ln'>2439</a></td><td><span class="pp">#define</span> <a id="2439c9" class="tk">ADC_SQR2_SQ7</a>                   ((<a id="2439c42" class="tk">uint32_t</a>)0x0000001F)    <span class="ct">/*!&lt;SQ7[4:0] bits (7th conversion in regular sequence) */</span></td></tr>
<tr name="2440" id="2440">
<td><a id="l2440" class='ln'>2440</a></td><td><span class="pp">#define</span> <a id="2440c9" class="tk">ADC_SQR2_SQ7_0</a>                 ((<a id="2440c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2441" id="2441">
<td><a id="l2441" class='ln'>2441</a></td><td><span class="pp">#define</span> <a id="2441c9" class="tk">ADC_SQR2_SQ7_1</a>                 ((<a id="2441c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2442" id="2442">
<td><a id="l2442" class='ln'>2442</a></td><td><span class="pp">#define</span> <a id="2442c9" class="tk">ADC_SQR2_SQ7_2</a>                 ((<a id="2442c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2443" id="2443">
<td><a id="l2443" class='ln'>2443</a></td><td><span class="pp">#define</span> <a id="2443c9" class="tk">ADC_SQR2_SQ7_3</a>                 ((<a id="2443c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2444" id="2444">
<td><a id="l2444" class='ln'>2444</a></td><td><span class="pp">#define</span> <a id="2444c9" class="tk">ADC_SQR2_SQ7_4</a>                 ((<a id="2444c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="2445" id="2445">
<td><a id="l2445" class='ln'>2445</a></td><td><span class="pp">#define</span> <a id="2445c9" class="tk">ADC_SQR2_SQ8</a>                   ((<a id="2445c42" class="tk">uint32_t</a>)0x000003E0)    <span class="ct">/*!&lt;SQ8[4:0] bits (8th conversion in regular sequence) */</span></td></tr>
<tr name="2446" id="2446">
<td><a id="l2446" class='ln'>2446</a></td><td><span class="pp">#define</span> <a id="2446c9" class="tk">ADC_SQR2_SQ8_0</a>                 ((<a id="2446c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2447" id="2447">
<td><a id="l2447" class='ln'>2447</a></td><td><span class="pp">#define</span> <a id="2447c9" class="tk">ADC_SQR2_SQ8_1</a>                 ((<a id="2447c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2448" id="2448">
<td><a id="l2448" class='ln'>2448</a></td><td><span class="pp">#define</span> <a id="2448c9" class="tk">ADC_SQR2_SQ8_2</a>                 ((<a id="2448c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2449" id="2449">
<td><a id="l2449" class='ln'>2449</a></td><td><span class="pp">#define</span> <a id="2449c9" class="tk">ADC_SQR2_SQ8_3</a>                 ((<a id="2449c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2450" id="2450">
<td><a id="l2450" class='ln'>2450</a></td><td><span class="pp">#define</span> <a id="2450c9" class="tk">ADC_SQR2_SQ8_4</a>                 ((<a id="2450c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="2451" id="2451">
<td><a id="l2451" class='ln'>2451</a></td><td><span class="pp">#define</span> <a id="2451c9" class="tk">ADC_SQR2_SQ9</a>                   ((<a id="2451c42" class="tk">uint32_t</a>)0x00007C00)    <span class="ct">/*!&lt;SQ9[4:0] bits (9th conversion in regular sequence) */</span></td></tr>
<tr name="2452" id="2452">
<td><a id="l2452" class='ln'>2452</a></td><td><span class="pp">#define</span> <a id="2452c9" class="tk">ADC_SQR2_SQ9_0</a>                 ((<a id="2452c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2453" id="2453">
<td><a id="l2453" class='ln'>2453</a></td><td><span class="pp">#define</span> <a id="2453c9" class="tk">ADC_SQR2_SQ9_1</a>                 ((<a id="2453c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2454" id="2454">
<td><a id="l2454" class='ln'>2454</a></td><td><span class="pp">#define</span> <a id="2454c9" class="tk">ADC_SQR2_SQ9_2</a>                 ((<a id="2454c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2455" id="2455">
<td><a id="l2455" class='ln'>2455</a></td><td><span class="pp">#define</span> <a id="2455c9" class="tk">ADC_SQR2_SQ9_3</a>                 ((<a id="2455c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2456" id="2456">
<td><a id="l2456" class='ln'>2456</a></td><td><span class="pp">#define</span> <a id="2456c9" class="tk">ADC_SQR2_SQ9_4</a>                 ((<a id="2456c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="2457" id="2457">
<td><a id="l2457" class='ln'>2457</a></td><td><span class="pp">#define</span> <a id="2457c9" class="tk">ADC_SQR2_SQ10</a>                  ((<a id="2457c42" class="tk">uint32_t</a>)0x000F8000)    <span class="ct">/*!&lt;SQ10[4:0] bits (10th conversion in regular sequence) */</span></td></tr>
<tr name="2458" id="2458">
<td><a id="l2458" class='ln'>2458</a></td><td><span class="pp">#define</span> <a id="2458c9" class="tk">ADC_SQR2_SQ10_0</a>                ((<a id="2458c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2459" id="2459">
<td><a id="l2459" class='ln'>2459</a></td><td><span class="pp">#define</span> <a id="2459c9" class="tk">ADC_SQR2_SQ10_1</a>                ((<a id="2459c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2460" id="2460">
<td><a id="l2460" class='ln'>2460</a></td><td><span class="pp">#define</span> <a id="2460c9" class="tk">ADC_SQR2_SQ10_2</a>                ((<a id="2460c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2461" id="2461">
<td><a id="l2461" class='ln'>2461</a></td><td><span class="pp">#define</span> <a id="2461c9" class="tk">ADC_SQR2_SQ10_3</a>                ((<a id="2461c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2462" id="2462">
<td><a id="l2462" class='ln'>2462</a></td><td><span class="pp">#define</span> <a id="2462c9" class="tk">ADC_SQR2_SQ10_4</a>                ((<a id="2462c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="2463" id="2463">
<td><a id="l2463" class='ln'>2463</a></td><td><span class="pp">#define</span> <a id="2463c9" class="tk">ADC_SQR2_SQ11</a>                  ((<a id="2463c42" class="tk">uint32_t</a>)0x01F00000)    <span class="ct">/*!&lt;SQ11[4:0] bits (11th conversion in regular sequence) */</span></td></tr>
<tr name="2464" id="2464">
<td><a id="l2464" class='ln'>2464</a></td><td><span class="pp">#define</span> <a id="2464c9" class="tk">ADC_SQR2_SQ11_0</a>                ((<a id="2464c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2465" id="2465">
<td><a id="l2465" class='ln'>2465</a></td><td><span class="pp">#define</span> <a id="2465c9" class="tk">ADC_SQR2_SQ11_1</a>                ((<a id="2465c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2466" id="2466">
<td><a id="l2466" class='ln'>2466</a></td><td><span class="pp">#define</span> <a id="2466c9" class="tk">ADC_SQR2_SQ11_2</a>                ((<a id="2466c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2467" id="2467">
<td><a id="l2467" class='ln'>2467</a></td><td><span class="pp">#define</span> <a id="2467c9" class="tk">ADC_SQR2_SQ11_3</a>                ((<a id="2467c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2468" id="2468">
<td><a id="l2468" class='ln'>2468</a></td><td><span class="pp">#define</span> <a id="2468c9" class="tk">ADC_SQR2_SQ11_4</a>                ((<a id="2468c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="2469" id="2469">
<td><a id="l2469" class='ln'>2469</a></td><td><span class="pp">#define</span> <a id="2469c9" class="tk">ADC_SQR2_SQ12</a>                  ((<a id="2469c42" class="tk">uint32_t</a>)0x3E000000)    <span class="ct">/*!&lt;SQ12[4:0] bits (12th conversion in regular sequence) */</span></td></tr>
<tr name="2470" id="2470">
<td><a id="l2470" class='ln'>2470</a></td><td><span class="pp">#define</span> <a id="2470c9" class="tk">ADC_SQR2_SQ12_0</a>                ((<a id="2470c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2471" id="2471">
<td><a id="l2471" class='ln'>2471</a></td><td><span class="pp">#define</span> <a id="2471c9" class="tk">ADC_SQR2_SQ12_1</a>                ((<a id="2471c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2472" id="2472">
<td><a id="l2472" class='ln'>2472</a></td><td><span class="pp">#define</span> <a id="2472c9" class="tk">ADC_SQR2_SQ12_2</a>                ((<a id="2472c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2473" id="2473">
<td><a id="l2473" class='ln'>2473</a></td><td><span class="pp">#define</span> <a id="2473c9" class="tk">ADC_SQR2_SQ12_3</a>                ((<a id="2473c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2474" id="2474">
<td><a id="l2474" class='ln'>2474</a></td><td><span class="pp">#define</span> <a id="2474c9" class="tk">ADC_SQR2_SQ12_4</a>                ((<a id="2474c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="2475" id="2475">
<td><a id="l2475" class='ln'>2475</a></td><td></td></tr>
<tr name="2476" id="2476">
<td><a id="l2476" class='ln'>2476</a></td><td>  <span class="ct">/*******************  Bit definition for ADC_SQR3 register  *******************/</span></td></tr>
<tr name="2477" id="2477">
<td><a id="l2477" class='ln'>2477</a></td><td><span class="pp">#define</span> <a id="2477c9" class="tk">ADC_SQR3_SQ1</a>                   ((<a id="2477c42" class="tk">uint32_t</a>)0x0000001F)    <span class="ct">/*!&lt;SQ1[4:0] bits (1st conversion in regular sequence) */</span></td></tr>
<tr name="2478" id="2478">
<td><a id="l2478" class='ln'>2478</a></td><td><span class="pp">#define</span> <a id="2478c9" class="tk">ADC_SQR3_SQ1_0</a>                 ((<a id="2478c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2479" id="2479">
<td><a id="l2479" class='ln'>2479</a></td><td><span class="pp">#define</span> <a id="2479c9" class="tk">ADC_SQR3_SQ1_1</a>                 ((<a id="2479c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2480" id="2480">
<td><a id="l2480" class='ln'>2480</a></td><td><span class="pp">#define</span> <a id="2480c9" class="tk">ADC_SQR3_SQ1_2</a>                 ((<a id="2480c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2481" id="2481">
<td><a id="l2481" class='ln'>2481</a></td><td><span class="pp">#define</span> <a id="2481c9" class="tk">ADC_SQR3_SQ1_3</a>                 ((<a id="2481c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2482" id="2482">
<td><a id="l2482" class='ln'>2482</a></td><td><span class="pp">#define</span> <a id="2482c9" class="tk">ADC_SQR3_SQ1_4</a>                 ((<a id="2482c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="2483" id="2483">
<td><a id="l2483" class='ln'>2483</a></td><td><span class="pp">#define</span> <a id="2483c9" class="tk">ADC_SQR3_SQ2</a>                   ((<a id="2483c42" class="tk">uint32_t</a>)0x000003E0)    <span class="ct">/*!&lt;SQ2[4:0] bits (2nd conversion in regular sequence) */</span></td></tr>
<tr name="2484" id="2484">
<td><a id="l2484" class='ln'>2484</a></td><td><span class="pp">#define</span> <a id="2484c9" class="tk">ADC_SQR3_SQ2_0</a>                 ((<a id="2484c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2485" id="2485">
<td><a id="l2485" class='ln'>2485</a></td><td><span class="pp">#define</span> <a id="2485c9" class="tk">ADC_SQR3_SQ2_1</a>                 ((<a id="2485c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2486" id="2486">
<td><a id="l2486" class='ln'>2486</a></td><td><span class="pp">#define</span> <a id="2486c9" class="tk">ADC_SQR3_SQ2_2</a>                 ((<a id="2486c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2487" id="2487">
<td><a id="l2487" class='ln'>2487</a></td><td><span class="pp">#define</span> <a id="2487c9" class="tk">ADC_SQR3_SQ2_3</a>                 ((<a id="2487c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2488" id="2488">
<td><a id="l2488" class='ln'>2488</a></td><td><span class="pp">#define</span> <a id="2488c9" class="tk">ADC_SQR3_SQ2_4</a>                 ((<a id="2488c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="2489" id="2489">
<td><a id="l2489" class='ln'>2489</a></td><td><span class="pp">#define</span> <a id="2489c9" class="tk">ADC_SQR3_SQ3</a>                   ((<a id="2489c42" class="tk">uint32_t</a>)0x00007C00)    <span class="ct">/*!&lt;SQ3[4:0] bits (3rd conversion in regular sequence) */</span></td></tr>
<tr name="2490" id="2490">
<td><a id="l2490" class='ln'>2490</a></td><td><span class="pp">#define</span> <a id="2490c9" class="tk">ADC_SQR3_SQ3_0</a>                 ((<a id="2490c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2491" id="2491">
<td><a id="l2491" class='ln'>2491</a></td><td><span class="pp">#define</span> <a id="2491c9" class="tk">ADC_SQR3_SQ3_1</a>                 ((<a id="2491c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2492" id="2492">
<td><a id="l2492" class='ln'>2492</a></td><td><span class="pp">#define</span> <a id="2492c9" class="tk">ADC_SQR3_SQ3_2</a>                 ((<a id="2492c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2493" id="2493">
<td><a id="l2493" class='ln'>2493</a></td><td><span class="pp">#define</span> <a id="2493c9" class="tk">ADC_SQR3_SQ3_3</a>                 ((<a id="2493c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2494" id="2494">
<td><a id="l2494" class='ln'>2494</a></td><td><span class="pp">#define</span> <a id="2494c9" class="tk">ADC_SQR3_SQ3_4</a>                 ((<a id="2494c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="2495" id="2495">
<td><a id="l2495" class='ln'>2495</a></td><td><span class="pp">#define</span> <a id="2495c9" class="tk">ADC_SQR3_SQ4</a>                   ((<a id="2495c42" class="tk">uint32_t</a>)0x000F8000)    <span class="ct">/*!&lt;SQ4[4:0] bits (4th conversion in regular sequence) */</span></td></tr>
<tr name="2496" id="2496">
<td><a id="l2496" class='ln'>2496</a></td><td><span class="pp">#define</span> <a id="2496c9" class="tk">ADC_SQR3_SQ4_0</a>                 ((<a id="2496c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2497" id="2497">
<td><a id="l2497" class='ln'>2497</a></td><td><span class="pp">#define</span> <a id="2497c9" class="tk">ADC_SQR3_SQ4_1</a>                 ((<a id="2497c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2498" id="2498">
<td><a id="l2498" class='ln'>2498</a></td><td><span class="pp">#define</span> <a id="2498c9" class="tk">ADC_SQR3_SQ4_2</a>                 ((<a id="2498c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2499" id="2499">
<td><a id="l2499" class='ln'>2499</a></td><td><span class="pp">#define</span> <a id="2499c9" class="tk">ADC_SQR3_SQ4_3</a>                 ((<a id="2499c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2500" id="2500">
<td><a id="l2500" class='ln'>2500</a></td><td><span class="pp">#define</span> <a id="2500c9" class="tk">ADC_SQR3_SQ4_4</a>                 ((<a id="2500c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="2501" id="2501">
<td><a id="l2501" class='ln'>2501</a></td><td><span class="pp">#define</span> <a id="2501c9" class="tk">ADC_SQR3_SQ5</a>                   ((<a id="2501c42" class="tk">uint32_t</a>)0x01F00000)    <span class="ct">/*!&lt;SQ5[4:0] bits (5th conversion in regular sequence) */</span></td></tr>
<tr name="2502" id="2502">
<td><a id="l2502" class='ln'>2502</a></td><td><span class="pp">#define</span> <a id="2502c9" class="tk">ADC_SQR3_SQ5_0</a>                 ((<a id="2502c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2503" id="2503">
<td><a id="l2503" class='ln'>2503</a></td><td><span class="pp">#define</span> <a id="2503c9" class="tk">ADC_SQR3_SQ5_1</a>                 ((<a id="2503c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2504" id="2504">
<td><a id="l2504" class='ln'>2504</a></td><td><span class="pp">#define</span> <a id="2504c9" class="tk">ADC_SQR3_SQ5_2</a>                 ((<a id="2504c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2505" id="2505">
<td><a id="l2505" class='ln'>2505</a></td><td><span class="pp">#define</span> <a id="2505c9" class="tk">ADC_SQR3_SQ5_3</a>                 ((<a id="2505c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2506" id="2506">
<td><a id="l2506" class='ln'>2506</a></td><td><span class="pp">#define</span> <a id="2506c9" class="tk">ADC_SQR3_SQ5_4</a>                 ((<a id="2506c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="2507" id="2507">
<td><a id="l2507" class='ln'>2507</a></td><td><span class="pp">#define</span> <a id="2507c9" class="tk">ADC_SQR3_SQ6</a>                   ((<a id="2507c42" class="tk">uint32_t</a>)0x3E000000)    <span class="ct">/*!&lt;SQ6[4:0] bits (6th conversion in regular sequence) */</span></td></tr>
<tr name="2508" id="2508">
<td><a id="l2508" class='ln'>2508</a></td><td><span class="pp">#define</span> <a id="2508c9" class="tk">ADC_SQR3_SQ6_0</a>                 ((<a id="2508c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2509" id="2509">
<td><a id="l2509" class='ln'>2509</a></td><td><span class="pp">#define</span> <a id="2509c9" class="tk">ADC_SQR3_SQ6_1</a>                 ((<a id="2509c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2510" id="2510">
<td><a id="l2510" class='ln'>2510</a></td><td><span class="pp">#define</span> <a id="2510c9" class="tk">ADC_SQR3_SQ6_2</a>                 ((<a id="2510c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2511" id="2511">
<td><a id="l2511" class='ln'>2511</a></td><td><span class="pp">#define</span> <a id="2511c9" class="tk">ADC_SQR3_SQ6_3</a>                 ((<a id="2511c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2512" id="2512">
<td><a id="l2512" class='ln'>2512</a></td><td><span class="pp">#define</span> <a id="2512c9" class="tk">ADC_SQR3_SQ6_4</a>                 ((<a id="2512c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="2513" id="2513">
<td><a id="l2513" class='ln'>2513</a></td><td></td></tr>
<tr name="2514" id="2514">
<td><a id="l2514" class='ln'>2514</a></td><td>  <span class="ct">/*******************  Bit definition for ADC_JSQR register  *******************/</span></td></tr>
<tr name="2515" id="2515">
<td><a id="l2515" class='ln'>2515</a></td><td><span class="pp">#define</span> <a id="2515c9" class="tk">ADC_JSQR_JSQ1</a>                  ((<a id="2515c42" class="tk">uint32_t</a>)0x0000001F)    <span class="ct">/*!&lt;JSQ1[4:0] bits (1st conversion in injected sequence) */</span></td></tr>
<tr name="2516" id="2516">
<td><a id="l2516" class='ln'>2516</a></td><td><span class="pp">#define</span> <a id="2516c9" class="tk">ADC_JSQR_JSQ1_0</a>                ((<a id="2516c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2517" id="2517">
<td><a id="l2517" class='ln'>2517</a></td><td><span class="pp">#define</span> <a id="2517c9" class="tk">ADC_JSQR_JSQ1_1</a>                ((<a id="2517c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2518" id="2518">
<td><a id="l2518" class='ln'>2518</a></td><td><span class="pp">#define</span> <a id="2518c9" class="tk">ADC_JSQR_JSQ1_2</a>                ((<a id="2518c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2519" id="2519">
<td><a id="l2519" class='ln'>2519</a></td><td><span class="pp">#define</span> <a id="2519c9" class="tk">ADC_JSQR_JSQ1_3</a>                ((<a id="2519c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2520" id="2520">
<td><a id="l2520" class='ln'>2520</a></td><td><span class="pp">#define</span> <a id="2520c9" class="tk">ADC_JSQR_JSQ1_4</a>                ((<a id="2520c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="2521" id="2521">
<td><a id="l2521" class='ln'>2521</a></td><td><span class="pp">#define</span> <a id="2521c9" class="tk">ADC_JSQR_JSQ2</a>                  ((<a id="2521c42" class="tk">uint32_t</a>)0x000003E0)    <span class="ct">/*!&lt;JSQ2[4:0] bits (2nd conversion in injected sequence) */</span></td></tr>
<tr name="2522" id="2522">
<td><a id="l2522" class='ln'>2522</a></td><td><span class="pp">#define</span> <a id="2522c9" class="tk">ADC_JSQR_JSQ2_0</a>                ((<a id="2522c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2523" id="2523">
<td><a id="l2523" class='ln'>2523</a></td><td><span class="pp">#define</span> <a id="2523c9" class="tk">ADC_JSQR_JSQ2_1</a>                ((<a id="2523c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2524" id="2524">
<td><a id="l2524" class='ln'>2524</a></td><td><span class="pp">#define</span> <a id="2524c9" class="tk">ADC_JSQR_JSQ2_2</a>                ((<a id="2524c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2525" id="2525">
<td><a id="l2525" class='ln'>2525</a></td><td><span class="pp">#define</span> <a id="2525c9" class="tk">ADC_JSQR_JSQ2_3</a>                ((<a id="2525c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2526" id="2526">
<td><a id="l2526" class='ln'>2526</a></td><td><span class="pp">#define</span> <a id="2526c9" class="tk">ADC_JSQR_JSQ2_4</a>                ((<a id="2526c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="2527" id="2527">
<td><a id="l2527" class='ln'>2527</a></td><td><span class="pp">#define</span> <a id="2527c9" class="tk">ADC_JSQR_JSQ3</a>                  ((<a id="2527c42" class="tk">uint32_t</a>)0x00007C00)    <span class="ct">/*!&lt;JSQ3[4:0] bits (3rd conversion in injected sequence) */</span></td></tr>
<tr name="2528" id="2528">
<td><a id="l2528" class='ln'>2528</a></td><td><span class="pp">#define</span> <a id="2528c9" class="tk">ADC_JSQR_JSQ3_0</a>                ((<a id="2528c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2529" id="2529">
<td><a id="l2529" class='ln'>2529</a></td><td><span class="pp">#define</span> <a id="2529c9" class="tk">ADC_JSQR_JSQ3_1</a>                ((<a id="2529c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2530" id="2530">
<td><a id="l2530" class='ln'>2530</a></td><td><span class="pp">#define</span> <a id="2530c9" class="tk">ADC_JSQR_JSQ3_2</a>                ((<a id="2530c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2531" id="2531">
<td><a id="l2531" class='ln'>2531</a></td><td><span class="pp">#define</span> <a id="2531c9" class="tk">ADC_JSQR_JSQ3_3</a>                ((<a id="2531c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2532" id="2532">
<td><a id="l2532" class='ln'>2532</a></td><td><span class="pp">#define</span> <a id="2532c9" class="tk">ADC_JSQR_JSQ3_4</a>                ((<a id="2532c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="2533" id="2533">
<td><a id="l2533" class='ln'>2533</a></td><td><span class="pp">#define</span> <a id="2533c9" class="tk">ADC_JSQR_JSQ4</a>                  ((<a id="2533c42" class="tk">uint32_t</a>)0x000F8000)    <span class="ct">/*!&lt;JSQ4[4:0] bits (4th conversion in injected sequence) */</span></td></tr>
<tr name="2534" id="2534">
<td><a id="l2534" class='ln'>2534</a></td><td><span class="pp">#define</span> <a id="2534c9" class="tk">ADC_JSQR_JSQ4_0</a>                ((<a id="2534c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2535" id="2535">
<td><a id="l2535" class='ln'>2535</a></td><td><span class="pp">#define</span> <a id="2535c9" class="tk">ADC_JSQR_JSQ4_1</a>                ((<a id="2535c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2536" id="2536">
<td><a id="l2536" class='ln'>2536</a></td><td><span class="pp">#define</span> <a id="2536c9" class="tk">ADC_JSQR_JSQ4_2</a>                ((<a id="2536c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2537" id="2537">
<td><a id="l2537" class='ln'>2537</a></td><td><span class="pp">#define</span> <a id="2537c9" class="tk">ADC_JSQR_JSQ4_3</a>                ((<a id="2537c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2538" id="2538">
<td><a id="l2538" class='ln'>2538</a></td><td><span class="pp">#define</span> <a id="2538c9" class="tk">ADC_JSQR_JSQ4_4</a>                ((<a id="2538c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="2539" id="2539">
<td><a id="l2539" class='ln'>2539</a></td><td><span class="pp">#define</span> <a id="2539c9" class="tk">ADC_JSQR_JL</a>                    ((<a id="2539c42" class="tk">uint32_t</a>)0x00300000)    <span class="ct">/*!&lt;JL[1:0] bits (Injected Sequence length) */</span></td></tr>
<tr name="2540" id="2540">
<td><a id="l2540" class='ln'>2540</a></td><td><span class="pp">#define</span> <a id="2540c9" class="tk">ADC_JSQR_JL_0</a>                  ((<a id="2540c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2541" id="2541">
<td><a id="l2541" class='ln'>2541</a></td><td><span class="pp">#define</span> <a id="2541c9" class="tk">ADC_JSQR_JL_1</a>                  ((<a id="2541c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2542" id="2542">
<td><a id="l2542" class='ln'>2542</a></td><td></td></tr>
<tr name="2543" id="2543">
<td><a id="l2543" class='ln'>2543</a></td><td>  <span class="ct">/*******************  Bit definition for ADC_JDR1 register  *******************/</span></td></tr>
<tr name="2544" id="2544">
<td><a id="l2544" class='ln'>2544</a></td><td><span class="pp">#define</span> <a id="2544c9" class="tk">ADC_JDR1_JDATA</a>                 ((<a id="2544c42" class="tk">uint16_t</a>)0xFFFF)        <span class="ct">/*!&lt;Injected data */</span></td></tr>
<tr name="2545" id="2545">
<td><a id="l2545" class='ln'>2545</a></td><td></td></tr>
<tr name="2546" id="2546">
<td><a id="l2546" class='ln'>2546</a></td><td>  <span class="ct">/*******************  Bit definition for ADC_JDR2 register  *******************/</span></td></tr>
<tr name="2547" id="2547">
<td><a id="l2547" class='ln'>2547</a></td><td><span class="pp">#define</span> <a id="2547c9" class="tk">ADC_JDR2_JDATA</a>                 ((<a id="2547c42" class="tk">uint16_t</a>)0xFFFF)        <span class="ct">/*!&lt;Injected data */</span></td></tr>
<tr name="2548" id="2548">
<td><a id="l2548" class='ln'>2548</a></td><td></td></tr>
<tr name="2549" id="2549">
<td><a id="l2549" class='ln'>2549</a></td><td>  <span class="ct">/*******************  Bit definition for ADC_JDR3 register  *******************/</span></td></tr>
<tr name="2550" id="2550">
<td><a id="l2550" class='ln'>2550</a></td><td><span class="pp">#define</span> <a id="2550c9" class="tk">ADC_JDR3_JDATA</a>                 ((<a id="2550c42" class="tk">uint16_t</a>)0xFFFF)        <span class="ct">/*!&lt;Injected data */</span></td></tr>
<tr name="2551" id="2551">
<td><a id="l2551" class='ln'>2551</a></td><td></td></tr>
<tr name="2552" id="2552">
<td><a id="l2552" class='ln'>2552</a></td><td>  <span class="ct">/*******************  Bit definition for ADC_JDR4 register  *******************/</span></td></tr>
<tr name="2553" id="2553">
<td><a id="l2553" class='ln'>2553</a></td><td><span class="pp">#define</span> <a id="2553c9" class="tk">ADC_JDR4_JDATA</a>                 ((<a id="2553c42" class="tk">uint16_t</a>)0xFFFF)        <span class="ct">/*!&lt;Injected data */</span></td></tr>
<tr name="2554" id="2554">
<td><a id="l2554" class='ln'>2554</a></td><td></td></tr>
<tr name="2555" id="2555">
<td><a id="l2555" class='ln'>2555</a></td><td>  <span class="ct">/********************  Bit definition for ADC_DR register  ********************/</span></td></tr>
<tr name="2556" id="2556">
<td><a id="l2556" class='ln'>2556</a></td><td><span class="pp">#define</span> <a id="2556c9" class="tk">ADC_DR_DATA</a>                    ((<a id="2556c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/*!&lt;Regular data */</span></td></tr>
<tr name="2557" id="2557">
<td><a id="l2557" class='ln'>2557</a></td><td><span class="pp">#define</span> <a id="2557c9" class="tk">ADC_DR_ADC2DATA</a>                ((<a id="2557c42" class="tk">uint32_t</a>)0xFFFF0000)    <span class="ct">/*!&lt;ADC2 data */</span></td></tr>
<tr name="2558" id="2558">
<td><a id="l2558" class='ln'>2558</a></td><td></td></tr>
<tr name="2559" id="2559">
<td><a id="l2559" class='ln'>2559</a></td><td>  <span class="ct">/*******************  Bit definition for ADC_CSR register  ********************/</span></td></tr>
<tr name="2560" id="2560">
<td><a id="l2560" class='ln'>2560</a></td><td><span class="pp">#define</span> <a id="2560c9" class="tk">ADC_CSR_AWD1</a>                   ((<a id="2560c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;ADC1 Analog watchdog flag */</span></td></tr>
<tr name="2561" id="2561">
<td><a id="l2561" class='ln'>2561</a></td><td><span class="pp">#define</span> <a id="2561c9" class="tk">ADC_CSR_EOC1</a>                   ((<a id="2561c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;ADC1 End of conversion */</span></td></tr>
<tr name="2562" id="2562">
<td><a id="l2562" class='ln'>2562</a></td><td><span class="pp">#define</span> <a id="2562c9" class="tk">ADC_CSR_JEOC1</a>                  ((<a id="2562c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;ADC1 Injected channel end of conversion */</span></td></tr>
<tr name="2563" id="2563">
<td><a id="l2563" class='ln'>2563</a></td><td><span class="pp">#define</span> <a id="2563c9" class="tk">ADC_CSR_JSTRT1</a>                 ((<a id="2563c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;ADC1 Injected channel Start flag */</span></td></tr>
<tr name="2564" id="2564">
<td><a id="l2564" class='ln'>2564</a></td><td><span class="pp">#define</span> <a id="2564c9" class="tk">ADC_CSR_STRT1</a>                  ((<a id="2564c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;ADC1 Regular channel Start flag */</span></td></tr>
<tr name="2565" id="2565">
<td><a id="l2565" class='ln'>2565</a></td><td><span class="pp">#define</span> <a id="2565c9" class="tk">ADC_CSR_OVR1</a>                   ((<a id="2565c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;ADC1 DMA overrun  flag */</span></td></tr>
<tr name="2566" id="2566">
<td><a id="l2566" class='ln'>2566</a></td><td><span class="pp">#define</span> <a id="2566c9" class="tk">ADC_CSR_AWD2</a>                   ((<a id="2566c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;ADC2 Analog watchdog flag */</span></td></tr>
<tr name="2567" id="2567">
<td><a id="l2567" class='ln'>2567</a></td><td><span class="pp">#define</span> <a id="2567c9" class="tk">ADC_CSR_EOC2</a>                   ((<a id="2567c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;ADC2 End of conversion */</span></td></tr>
<tr name="2568" id="2568">
<td><a id="l2568" class='ln'>2568</a></td><td><span class="pp">#define</span> <a id="2568c9" class="tk">ADC_CSR_JEOC2</a>                  ((<a id="2568c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;ADC2 Injected channel end of conversion */</span></td></tr>
<tr name="2569" id="2569">
<td><a id="l2569" class='ln'>2569</a></td><td><span class="pp">#define</span> <a id="2569c9" class="tk">ADC_CSR_JSTRT2</a>                 ((<a id="2569c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;ADC2 Injected channel Start flag */</span></td></tr>
<tr name="2570" id="2570">
<td><a id="l2570" class='ln'>2570</a></td><td><span class="pp">#define</span> <a id="2570c9" class="tk">ADC_CSR_STRT2</a>                  ((<a id="2570c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;ADC2 Regular channel Start flag */</span></td></tr>
<tr name="2571" id="2571">
<td><a id="l2571" class='ln'>2571</a></td><td><span class="pp">#define</span> <a id="2571c9" class="tk">ADC_CSR_OVR2</a>                   ((<a id="2571c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;ADC2 DMA overrun  flag */</span></td></tr>
<tr name="2572" id="2572">
<td><a id="l2572" class='ln'>2572</a></td><td><span class="pp">#define</span> <a id="2572c9" class="tk">ADC_CSR_AWD3</a>                   ((<a id="2572c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;ADC3 Analog watchdog flag */</span></td></tr>
<tr name="2573" id="2573">
<td><a id="l2573" class='ln'>2573</a></td><td><span class="pp">#define</span> <a id="2573c9" class="tk">ADC_CSR_EOC3</a>                   ((<a id="2573c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;ADC3 End of conversion */</span></td></tr>
<tr name="2574" id="2574">
<td><a id="l2574" class='ln'>2574</a></td><td><span class="pp">#define</span> <a id="2574c9" class="tk">ADC_CSR_JEOC3</a>                  ((<a id="2574c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;ADC3 Injected channel end of conversion */</span></td></tr>
<tr name="2575" id="2575">
<td><a id="l2575" class='ln'>2575</a></td><td><span class="pp">#define</span> <a id="2575c9" class="tk">ADC_CSR_JSTRT3</a>                 ((<a id="2575c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;ADC3 Injected channel Start flag */</span></td></tr>
<tr name="2576" id="2576">
<td><a id="l2576" class='ln'>2576</a></td><td><span class="pp">#define</span> <a id="2576c9" class="tk">ADC_CSR_STRT3</a>                  ((<a id="2576c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;ADC3 Regular channel Start flag */</span></td></tr>
<tr name="2577" id="2577">
<td><a id="l2577" class='ln'>2577</a></td><td><span class="pp">#define</span> <a id="2577c9" class="tk">ADC_CSR_OVR3</a>                   ((<a id="2577c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;ADC3 DMA overrun  flag */</span></td></tr>
<tr name="2578" id="2578">
<td><a id="l2578" class='ln'>2578</a></td><td></td></tr>
<tr name="2579" id="2579">
<td><a id="l2579" class='ln'>2579</a></td><td>  <span class="ct">/* Legacy defines */</span></td></tr>
<tr name="2580" id="2580">
<td><a id="l2580" class='ln'>2580</a></td><td><span class="pp">#define</span> <a id="2580c9" class="tk">ADC_CSR_DOVR1</a>                  <a id="2580c40" class="tk">ADC_CSR_OVR1</a></td></tr>
<tr name="2581" id="2581">
<td><a id="l2581" class='ln'>2581</a></td><td><span class="pp">#define</span> <a id="2581c9" class="tk">ADC_CSR_DOVR2</a>                  <a id="2581c40" class="tk">ADC_CSR_OVR2</a></td></tr>
<tr name="2582" id="2582">
<td><a id="l2582" class='ln'>2582</a></td><td><span class="pp">#define</span> <a id="2582c9" class="tk">ADC_CSR_DOVR3</a>                  <a id="2582c40" class="tk">ADC_CSR_OVR3</a></td></tr>
<tr name="2583" id="2583">
<td><a id="l2583" class='ln'>2583</a></td><td></td></tr>
<tr name="2584" id="2584">
<td><a id="l2584" class='ln'>2584</a></td><td>  <span class="ct">/*******************  Bit definition for ADC_CCR register  ********************/</span></td></tr>
<tr name="2585" id="2585">
<td><a id="l2585" class='ln'>2585</a></td><td><span class="pp">#define</span> <a id="2585c9" class="tk">ADC_CCR_MULTI</a>                  ((<a id="2585c42" class="tk">uint32_t</a>)0x0000001F)    <span class="ct">/*!&lt;MULTI[4:0] bits (Multi-ADC mode selection) */</span></td></tr>
<tr name="2586" id="2586">
<td><a id="l2586" class='ln'>2586</a></td><td><span class="pp">#define</span> <a id="2586c9" class="tk">ADC_CCR_MULTI_0</a>                ((<a id="2586c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2587" id="2587">
<td><a id="l2587" class='ln'>2587</a></td><td><span class="pp">#define</span> <a id="2587c9" class="tk">ADC_CCR_MULTI_1</a>                ((<a id="2587c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2588" id="2588">
<td><a id="l2588" class='ln'>2588</a></td><td><span class="pp">#define</span> <a id="2588c9" class="tk">ADC_CCR_MULTI_2</a>                ((<a id="2588c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2589" id="2589">
<td><a id="l2589" class='ln'>2589</a></td><td><span class="pp">#define</span> <a id="2589c9" class="tk">ADC_CCR_MULTI_3</a>                ((<a id="2589c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2590" id="2590">
<td><a id="l2590" class='ln'>2590</a></td><td><span class="pp">#define</span> <a id="2590c9" class="tk">ADC_CCR_MULTI_4</a>                ((<a id="2590c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="2591" id="2591">
<td><a id="l2591" class='ln'>2591</a></td><td><span class="pp">#define</span> <a id="2591c9" class="tk">ADC_CCR_DELAY</a>                  ((<a id="2591c42" class="tk">uint32_t</a>)0x00000F00)    <span class="ct">/*!&lt;DELAY[3:0] bits (Delay between 2 sampling phases) */</span></td></tr>
<tr name="2592" id="2592">
<td><a id="l2592" class='ln'>2592</a></td><td><span class="pp">#define</span> <a id="2592c9" class="tk">ADC_CCR_DELAY_0</a>                ((<a id="2592c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2593" id="2593">
<td><a id="l2593" class='ln'>2593</a></td><td><span class="pp">#define</span> <a id="2593c9" class="tk">ADC_CCR_DELAY_1</a>                ((<a id="2593c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2594" id="2594">
<td><a id="l2594" class='ln'>2594</a></td><td><span class="pp">#define</span> <a id="2594c9" class="tk">ADC_CCR_DELAY_2</a>                ((<a id="2594c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2595" id="2595">
<td><a id="l2595" class='ln'>2595</a></td><td><span class="pp">#define</span> <a id="2595c9" class="tk">ADC_CCR_DELAY_3</a>                ((<a id="2595c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="2596" id="2596">
<td><a id="l2596" class='ln'>2596</a></td><td><span class="pp">#define</span> <a id="2596c9" class="tk">ADC_CCR_DDS</a>                    ((<a id="2596c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;DMA disable selection (Multi-ADC mode) */</span></td></tr>
<tr name="2597" id="2597">
<td><a id="l2597" class='ln'>2597</a></td><td><span class="pp">#define</span> <a id="2597c9" class="tk">ADC_CCR_DMA</a>                    ((<a id="2597c42" class="tk">uint32_t</a>)0x0000C000)    <span class="ct">/*!&lt;DMA[1:0] bits (Direct Memory Access mode for multimode) */</span></td></tr>
<tr name="2598" id="2598">
<td><a id="l2598" class='ln'>2598</a></td><td><span class="pp">#define</span> <a id="2598c9" class="tk">ADC_CCR_DMA_0</a>                  ((<a id="2598c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2599" id="2599">
<td><a id="l2599" class='ln'>2599</a></td><td><span class="pp">#define</span> <a id="2599c9" class="tk">ADC_CCR_DMA_1</a>                  ((<a id="2599c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2600" id="2600">
<td><a id="l2600" class='ln'>2600</a></td><td><span class="pp">#define</span> <a id="2600c9" class="tk">ADC_CCR_ADCPRE</a>                 ((<a id="2600c42" class="tk">uint32_t</a>)0x00030000)    <span class="ct">/*!&lt;ADCPRE[1:0] bits (ADC prescaler) */</span></td></tr>
<tr name="2601" id="2601">
<td><a id="l2601" class='ln'>2601</a></td><td><span class="pp">#define</span> <a id="2601c9" class="tk">ADC_CCR_ADCPRE_0</a>               ((<a id="2601c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2602" id="2602">
<td><a id="l2602" class='ln'>2602</a></td><td><span class="pp">#define</span> <a id="2602c9" class="tk">ADC_CCR_ADCPRE_1</a>               ((<a id="2602c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2603" id="2603">
<td><a id="l2603" class='ln'>2603</a></td><td><span class="pp">#define</span> <a id="2603c9" class="tk">ADC_CCR_VBATE</a>                  ((<a id="2603c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;VBAT Enable */</span></td></tr>
<tr name="2604" id="2604">
<td><a id="l2604" class='ln'>2604</a></td><td><span class="pp">#define</span> <a id="2604c9" class="tk">ADC_CCR_TSVREFE</a>                ((<a id="2604c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Temperature Sensor and VREFINT Enable */</span></td></tr>
<tr name="2605" id="2605">
<td><a id="l2605" class='ln'>2605</a></td><td></td></tr>
<tr name="2606" id="2606">
<td><a id="l2606" class='ln'>2606</a></td><td>  <span class="ct">/*******************  Bit definition for ADC_CDR register  ********************/</span></td></tr>
<tr name="2607" id="2607">
<td><a id="l2607" class='ln'>2607</a></td><td><span class="pp">#define</span> <a id="2607c9" class="tk">ADC_CDR_DATA1</a>                  ((<a id="2607c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/*!&lt;1st data of a pair of regular conversions */</span></td></tr>
<tr name="2608" id="2608">
<td><a id="l2608" class='ln'>2608</a></td><td><span class="pp">#define</span> <a id="2608c9" class="tk">ADC_CDR_DATA2</a>                  ((<a id="2608c42" class="tk">uint32_t</a>)0xFFFF0000)    <span class="ct">/*!&lt;2nd data of a pair of regular conversions */</span></td></tr>
<tr name="2609" id="2609">
<td><a id="l2609" class='ln'>2609</a></td><td></td></tr>
<tr name="2610" id="2610">
<td><a id="l2610" class='ln'>2610</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="2611" id="2611">
<td><a id="l2611" class='ln'>2611</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="2612" id="2612">
<td><a id="l2612" class='ln'>2612</a></td><td>  <span class="ct">/*                         Controller Area Network                            */</span></td></tr>
<tr name="2613" id="2613">
<td><a id="l2613" class='ln'>2613</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="2614" id="2614">
<td><a id="l2614" class='ln'>2614</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="2615" id="2615">
<td><a id="l2615" class='ln'>2615</a></td><td>  <span class="ct">/*!&lt;CAN control and status registers */</span></td></tr>
<tr name="2616" id="2616">
<td><a id="l2616" class='ln'>2616</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_MCR register  ********************/</span></td></tr>
<tr name="2617" id="2617">
<td><a id="l2617" class='ln'>2617</a></td><td><span class="pp">#define</span> <a id="2617c9" class="tk">CAN_MCR_INRQ</a>                   ((<a id="2617c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Initialization Request */</span></td></tr>
<tr name="2618" id="2618">
<td><a id="l2618" class='ln'>2618</a></td><td><span class="pp">#define</span> <a id="2618c9" class="tk">CAN_MCR_SLEEP</a>                  ((<a id="2618c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Sleep Mode Request */</span></td></tr>
<tr name="2619" id="2619">
<td><a id="l2619" class='ln'>2619</a></td><td><span class="pp">#define</span> <a id="2619c9" class="tk">CAN_MCR_TXFP</a>                   ((<a id="2619c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Transmit FIFO Priority */</span></td></tr>
<tr name="2620" id="2620">
<td><a id="l2620" class='ln'>2620</a></td><td><span class="pp">#define</span> <a id="2620c9" class="tk">CAN_MCR_RFLM</a>                   ((<a id="2620c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;Receive FIFO Locked Mode */</span></td></tr>
<tr name="2621" id="2621">
<td><a id="l2621" class='ln'>2621</a></td><td><span class="pp">#define</span> <a id="2621c9" class="tk">CAN_MCR_NART</a>                   ((<a id="2621c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;No Automatic Retransmission */</span></td></tr>
<tr name="2622" id="2622">
<td><a id="l2622" class='ln'>2622</a></td><td><span class="pp">#define</span> <a id="2622c9" class="tk">CAN_MCR_AWUM</a>                   ((<a id="2622c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;Automatic Wakeup Mode */</span></td></tr>
<tr name="2623" id="2623">
<td><a id="l2623" class='ln'>2623</a></td><td><span class="pp">#define</span> <a id="2623c9" class="tk">CAN_MCR_ABOM</a>                   ((<a id="2623c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;Automatic Bus-Off Management */</span></td></tr>
<tr name="2624" id="2624">
<td><a id="l2624" class='ln'>2624</a></td><td><span class="pp">#define</span> <a id="2624c9" class="tk">CAN_MCR_TTCM</a>                   ((<a id="2624c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;Time Triggered Communication Mode */</span></td></tr>
<tr name="2625" id="2625">
<td><a id="l2625" class='ln'>2625</a></td><td><span class="pp">#define</span> <a id="2625c9" class="tk">CAN_MCR_RESET</a>                  ((<a id="2625c42" class="tk">uint16_t</a>)0x8000)        <span class="ct">/*!&lt;bxCAN software master reset */</span></td></tr>
<tr name="2626" id="2626">
<td><a id="l2626" class='ln'>2626</a></td><td></td></tr>
<tr name="2627" id="2627">
<td><a id="l2627" class='ln'>2627</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_MSR register  ********************/</span></td></tr>
<tr name="2628" id="2628">
<td><a id="l2628" class='ln'>2628</a></td><td><span class="pp">#define</span> <a id="2628c9" class="tk">CAN_MSR_INAK</a>                   ((<a id="2628c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Initialization Acknowledge */</span></td></tr>
<tr name="2629" id="2629">
<td><a id="l2629" class='ln'>2629</a></td><td><span class="pp">#define</span> <a id="2629c9" class="tk">CAN_MSR_SLAK</a>                   ((<a id="2629c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Sleep Acknowledge */</span></td></tr>
<tr name="2630" id="2630">
<td><a id="l2630" class='ln'>2630</a></td><td><span class="pp">#define</span> <a id="2630c9" class="tk">CAN_MSR_ERRI</a>                   ((<a id="2630c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Error Interrupt */</span></td></tr>
<tr name="2631" id="2631">
<td><a id="l2631" class='ln'>2631</a></td><td><span class="pp">#define</span> <a id="2631c9" class="tk">CAN_MSR_WKUI</a>                   ((<a id="2631c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;Wakeup Interrupt */</span></td></tr>
<tr name="2632" id="2632">
<td><a id="l2632" class='ln'>2632</a></td><td><span class="pp">#define</span> <a id="2632c9" class="tk">CAN_MSR_SLAKI</a>                  ((<a id="2632c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Sleep Acknowledge Interrupt */</span></td></tr>
<tr name="2633" id="2633">
<td><a id="l2633" class='ln'>2633</a></td><td><span class="pp">#define</span> <a id="2633c9" class="tk">CAN_MSR_TXM</a>                    ((<a id="2633c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;Transmit Mode */</span></td></tr>
<tr name="2634" id="2634">
<td><a id="l2634" class='ln'>2634</a></td><td><span class="pp">#define</span> <a id="2634c9" class="tk">CAN_MSR_RXM</a>                    ((<a id="2634c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Receive Mode */</span></td></tr>
<tr name="2635" id="2635">
<td><a id="l2635" class='ln'>2635</a></td><td><span class="pp">#define</span> <a id="2635c9" class="tk">CAN_MSR_SAMP</a>                   ((<a id="2635c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Last Sample Point */</span></td></tr>
<tr name="2636" id="2636">
<td><a id="l2636" class='ln'>2636</a></td><td><span class="pp">#define</span> <a id="2636c9" class="tk">CAN_MSR_RX</a>                     ((<a id="2636c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;CAN Rx Signal */</span></td></tr>
<tr name="2637" id="2637">
<td><a id="l2637" class='ln'>2637</a></td><td></td></tr>
<tr name="2638" id="2638">
<td><a id="l2638" class='ln'>2638</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_TSR register  ********************/</span></td></tr>
<tr name="2639" id="2639">
<td><a id="l2639" class='ln'>2639</a></td><td><span class="pp">#define</span> <a id="2639c9" class="tk">CAN_TSR_RQCP0</a>                  ((<a id="2639c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Request Completed Mailbox0 */</span></td></tr>
<tr name="2640" id="2640">
<td><a id="l2640" class='ln'>2640</a></td><td><span class="pp">#define</span> <a id="2640c9" class="tk">CAN_TSR_TXOK0</a>                  ((<a id="2640c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Transmission OK of Mailbox0 */</span></td></tr>
<tr name="2641" id="2641">
<td><a id="l2641" class='ln'>2641</a></td><td><span class="pp">#define</span> <a id="2641c9" class="tk">CAN_TSR_ALST0</a>                  ((<a id="2641c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Arbitration Lost for Mailbox0 */</span></td></tr>
<tr name="2642" id="2642">
<td><a id="l2642" class='ln'>2642</a></td><td><span class="pp">#define</span> <a id="2642c9" class="tk">CAN_TSR_TERR0</a>                  ((<a id="2642c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Transmission Error of Mailbox0 */</span></td></tr>
<tr name="2643" id="2643">
<td><a id="l2643" class='ln'>2643</a></td><td><span class="pp">#define</span> <a id="2643c9" class="tk">CAN_TSR_ABRQ0</a>                  ((<a id="2643c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Abort Request for Mailbox0 */</span></td></tr>
<tr name="2644" id="2644">
<td><a id="l2644" class='ln'>2644</a></td><td><span class="pp">#define</span> <a id="2644c9" class="tk">CAN_TSR_RQCP1</a>                  ((<a id="2644c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Request Completed Mailbox1 */</span></td></tr>
<tr name="2645" id="2645">
<td><a id="l2645" class='ln'>2645</a></td><td><span class="pp">#define</span> <a id="2645c9" class="tk">CAN_TSR_TXOK1</a>                  ((<a id="2645c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Transmission OK of Mailbox1 */</span></td></tr>
<tr name="2646" id="2646">
<td><a id="l2646" class='ln'>2646</a></td><td><span class="pp">#define</span> <a id="2646c9" class="tk">CAN_TSR_ALST1</a>                  ((<a id="2646c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Arbitration Lost for Mailbox1 */</span></td></tr>
<tr name="2647" id="2647">
<td><a id="l2647" class='ln'>2647</a></td><td><span class="pp">#define</span> <a id="2647c9" class="tk">CAN_TSR_TERR1</a>                  ((<a id="2647c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Transmission Error of Mailbox1 */</span></td></tr>
<tr name="2648" id="2648">
<td><a id="l2648" class='ln'>2648</a></td><td><span class="pp">#define</span> <a id="2648c9" class="tk">CAN_TSR_ABRQ1</a>                  ((<a id="2648c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Abort Request for Mailbox 1 */</span></td></tr>
<tr name="2649" id="2649">
<td><a id="l2649" class='ln'>2649</a></td><td><span class="pp">#define</span> <a id="2649c9" class="tk">CAN_TSR_RQCP2</a>                  ((<a id="2649c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Request Completed Mailbox2 */</span></td></tr>
<tr name="2650" id="2650">
<td><a id="l2650" class='ln'>2650</a></td><td><span class="pp">#define</span> <a id="2650c9" class="tk">CAN_TSR_TXOK2</a>                  ((<a id="2650c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Transmission OK of Mailbox 2 */</span></td></tr>
<tr name="2651" id="2651">
<td><a id="l2651" class='ln'>2651</a></td><td><span class="pp">#define</span> <a id="2651c9" class="tk">CAN_TSR_ALST2</a>                  ((<a id="2651c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Arbitration Lost for mailbox 2 */</span></td></tr>
<tr name="2652" id="2652">
<td><a id="l2652" class='ln'>2652</a></td><td><span class="pp">#define</span> <a id="2652c9" class="tk">CAN_TSR_TERR2</a>                  ((<a id="2652c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Transmission Error of Mailbox 2 */</span></td></tr>
<tr name="2653" id="2653">
<td><a id="l2653" class='ln'>2653</a></td><td><span class="pp">#define</span> <a id="2653c9" class="tk">CAN_TSR_ABRQ2</a>                  ((<a id="2653c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Abort Request for Mailbox 2 */</span></td></tr>
<tr name="2654" id="2654">
<td><a id="l2654" class='ln'>2654</a></td><td><span class="pp">#define</span> <a id="2654c9" class="tk">CAN_TSR_CODE</a>                   ((<a id="2654c42" class="tk">uint32_t</a>)0x03000000)    <span class="ct">/*!&lt;Mailbox Code */</span></td></tr>
<tr name="2655" id="2655">
<td><a id="l2655" class='ln'>2655</a></td><td><span class="pp">#define</span> <a id="2655c9" class="tk">CAN_TSR_TME</a>                    ((<a id="2655c42" class="tk">uint32_t</a>)0x1C000000)    <span class="ct">/*!&lt;TME[2:0] bits */</span></td></tr>
<tr name="2656" id="2656">
<td><a id="l2656" class='ln'>2656</a></td><td><span class="pp">#define</span> <a id="2656c9" class="tk">CAN_TSR_TME0</a>                   ((<a id="2656c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Transmit Mailbox 0 Empty */</span></td></tr>
<tr name="2657" id="2657">
<td><a id="l2657" class='ln'>2657</a></td><td><span class="pp">#define</span> <a id="2657c9" class="tk">CAN_TSR_TME1</a>                   ((<a id="2657c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Transmit Mailbox 1 Empty */</span></td></tr>
<tr name="2658" id="2658">
<td><a id="l2658" class='ln'>2658</a></td><td><span class="pp">#define</span> <a id="2658c9" class="tk">CAN_TSR_TME2</a>                   ((<a id="2658c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Transmit Mailbox 2 Empty */</span></td></tr>
<tr name="2659" id="2659">
<td><a id="l2659" class='ln'>2659</a></td><td><span class="pp">#define</span> <a id="2659c9" class="tk">CAN_TSR_LOW</a>                    ((<a id="2659c42" class="tk">uint32_t</a>)0xE0000000)    <span class="ct">/*!&lt;LOW[2:0] bits */</span></td></tr>
<tr name="2660" id="2660">
<td><a id="l2660" class='ln'>2660</a></td><td><span class="pp">#define</span> <a id="2660c9" class="tk">CAN_TSR_LOW0</a>                   ((<a id="2660c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Lowest Priority Flag for Mailbox 0 */</span></td></tr>
<tr name="2661" id="2661">
<td><a id="l2661" class='ln'>2661</a></td><td><span class="pp">#define</span> <a id="2661c9" class="tk">CAN_TSR_LOW1</a>                   ((<a id="2661c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Lowest Priority Flag for Mailbox 1 */</span></td></tr>
<tr name="2662" id="2662">
<td><a id="l2662" class='ln'>2662</a></td><td><span class="pp">#define</span> <a id="2662c9" class="tk">CAN_TSR_LOW2</a>                   ((<a id="2662c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Lowest Priority Flag for Mailbox 2 */</span></td></tr>
<tr name="2663" id="2663">
<td><a id="l2663" class='ln'>2663</a></td><td></td></tr>
<tr name="2664" id="2664">
<td><a id="l2664" class='ln'>2664</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_RF0R register  *******************/</span></td></tr>
<tr name="2665" id="2665">
<td><a id="l2665" class='ln'>2665</a></td><td><span class="pp">#define</span> <a id="2665c9" class="tk">CAN_RF0R_FMP0</a>                  ((<a id="2665c42" class="tk">uint8_t</a>)0x03)           <span class="ct">/*!&lt;FIFO 0 Message Pending */</span></td></tr>
<tr name="2666" id="2666">
<td><a id="l2666" class='ln'>2666</a></td><td><span class="pp">#define</span> <a id="2666c9" class="tk">CAN_RF0R_FULL0</a>                 ((<a id="2666c42" class="tk">uint8_t</a>)0x08)           <span class="ct">/*!&lt;FIFO 0 Full */</span></td></tr>
<tr name="2667" id="2667">
<td><a id="l2667" class='ln'>2667</a></td><td><span class="pp">#define</span> <a id="2667c9" class="tk">CAN_RF0R_FOVR0</a>                 ((<a id="2667c42" class="tk">uint8_t</a>)0x10)           <span class="ct">/*!&lt;FIFO 0 Overrun */</span></td></tr>
<tr name="2668" id="2668">
<td><a id="l2668" class='ln'>2668</a></td><td><span class="pp">#define</span> <a id="2668c9" class="tk">CAN_RF0R_RFOM0</a>                 ((<a id="2668c42" class="tk">uint8_t</a>)0x20)           <span class="ct">/*!&lt;Release FIFO 0 Output Mailbox */</span></td></tr>
<tr name="2669" id="2669">
<td><a id="l2669" class='ln'>2669</a></td><td></td></tr>
<tr name="2670" id="2670">
<td><a id="l2670" class='ln'>2670</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_RF1R register  *******************/</span></td></tr>
<tr name="2671" id="2671">
<td><a id="l2671" class='ln'>2671</a></td><td><span class="pp">#define</span> <a id="2671c9" class="tk">CAN_RF1R_FMP1</a>                  ((<a id="2671c42" class="tk">uint8_t</a>)0x03)           <span class="ct">/*!&lt;FIFO 1 Message Pending */</span></td></tr>
<tr name="2672" id="2672">
<td><a id="l2672" class='ln'>2672</a></td><td><span class="pp">#define</span> <a id="2672c9" class="tk">CAN_RF1R_FULL1</a>                 ((<a id="2672c42" class="tk">uint8_t</a>)0x08)           <span class="ct">/*!&lt;FIFO 1 Full */</span></td></tr>
<tr name="2673" id="2673">
<td><a id="l2673" class='ln'>2673</a></td><td><span class="pp">#define</span> <a id="2673c9" class="tk">CAN_RF1R_FOVR1</a>                 ((<a id="2673c42" class="tk">uint8_t</a>)0x10)           <span class="ct">/*!&lt;FIFO 1 Overrun */</span></td></tr>
<tr name="2674" id="2674">
<td><a id="l2674" class='ln'>2674</a></td><td><span class="pp">#define</span> <a id="2674c9" class="tk">CAN_RF1R_RFOM1</a>                 ((<a id="2674c42" class="tk">uint8_t</a>)0x20)           <span class="ct">/*!&lt;Release FIFO 1 Output Mailbox */</span></td></tr>
<tr name="2675" id="2675">
<td><a id="l2675" class='ln'>2675</a></td><td></td></tr>
<tr name="2676" id="2676">
<td><a id="l2676" class='ln'>2676</a></td><td>  <span class="ct">/********************  Bit definition for CAN_IER register  *******************/</span></td></tr>
<tr name="2677" id="2677">
<td><a id="l2677" class='ln'>2677</a></td><td><span class="pp">#define</span> <a id="2677c9" class="tk">CAN_IER_TMEIE</a>                  ((<a id="2677c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Transmit Mailbox Empty Interrupt Enable */</span></td></tr>
<tr name="2678" id="2678">
<td><a id="l2678" class='ln'>2678</a></td><td><span class="pp">#define</span> <a id="2678c9" class="tk">CAN_IER_FMPIE0</a>                 ((<a id="2678c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;FIFO Message Pending Interrupt Enable */</span></td></tr>
<tr name="2679" id="2679">
<td><a id="l2679" class='ln'>2679</a></td><td><span class="pp">#define</span> <a id="2679c9" class="tk">CAN_IER_FFIE0</a>                  ((<a id="2679c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;FIFO Full Interrupt Enable */</span></td></tr>
<tr name="2680" id="2680">
<td><a id="l2680" class='ln'>2680</a></td><td><span class="pp">#define</span> <a id="2680c9" class="tk">CAN_IER_FOVIE0</a>                 ((<a id="2680c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;FIFO Overrun Interrupt Enable */</span></td></tr>
<tr name="2681" id="2681">
<td><a id="l2681" class='ln'>2681</a></td><td><span class="pp">#define</span> <a id="2681c9" class="tk">CAN_IER_FMPIE1</a>                 ((<a id="2681c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;FIFO Message Pending Interrupt Enable */</span></td></tr>
<tr name="2682" id="2682">
<td><a id="l2682" class='ln'>2682</a></td><td><span class="pp">#define</span> <a id="2682c9" class="tk">CAN_IER_FFIE1</a>                  ((<a id="2682c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;FIFO Full Interrupt Enable */</span></td></tr>
<tr name="2683" id="2683">
<td><a id="l2683" class='ln'>2683</a></td><td><span class="pp">#define</span> <a id="2683c9" class="tk">CAN_IER_FOVIE1</a>                 ((<a id="2683c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;FIFO Overrun Interrupt Enable */</span></td></tr>
<tr name="2684" id="2684">
<td><a id="l2684" class='ln'>2684</a></td><td><span class="pp">#define</span> <a id="2684c9" class="tk">CAN_IER_EWGIE</a>                  ((<a id="2684c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Error Warning Interrupt Enable */</span></td></tr>
<tr name="2685" id="2685">
<td><a id="l2685" class='ln'>2685</a></td><td><span class="pp">#define</span> <a id="2685c9" class="tk">CAN_IER_EPVIE</a>                  ((<a id="2685c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Error Passive Interrupt Enable */</span></td></tr>
<tr name="2686" id="2686">
<td><a id="l2686" class='ln'>2686</a></td><td><span class="pp">#define</span> <a id="2686c9" class="tk">CAN_IER_BOFIE</a>                  ((<a id="2686c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bus-Off Interrupt Enable */</span></td></tr>
<tr name="2687" id="2687">
<td><a id="l2687" class='ln'>2687</a></td><td><span class="pp">#define</span> <a id="2687c9" class="tk">CAN_IER_LECIE</a>                  ((<a id="2687c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Last Error Code Interrupt Enable */</span></td></tr>
<tr name="2688" id="2688">
<td><a id="l2688" class='ln'>2688</a></td><td><span class="pp">#define</span> <a id="2688c9" class="tk">CAN_IER_ERRIE</a>                  ((<a id="2688c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Error Interrupt Enable */</span></td></tr>
<tr name="2689" id="2689">
<td><a id="l2689" class='ln'>2689</a></td><td><span class="pp">#define</span> <a id="2689c9" class="tk">CAN_IER_WKUIE</a>                  ((<a id="2689c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Wakeup Interrupt Enable */</span></td></tr>
<tr name="2690" id="2690">
<td><a id="l2690" class='ln'>2690</a></td><td><span class="pp">#define</span> <a id="2690c9" class="tk">CAN_IER_SLKIE</a>                  ((<a id="2690c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Sleep Interrupt Enable */</span></td></tr>
<tr name="2691" id="2691">
<td><a id="l2691" class='ln'>2691</a></td><td></td></tr>
<tr name="2692" id="2692">
<td><a id="l2692" class='ln'>2692</a></td><td>  <span class="ct">/********************  Bit definition for CAN_ESR register  *******************/</span></td></tr>
<tr name="2693" id="2693">
<td><a id="l2693" class='ln'>2693</a></td><td><span class="pp">#define</span> <a id="2693c9" class="tk">CAN_ESR_EWGF</a>                   ((<a id="2693c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Error Warning Flag */</span></td></tr>
<tr name="2694" id="2694">
<td><a id="l2694" class='ln'>2694</a></td><td><span class="pp">#define</span> <a id="2694c9" class="tk">CAN_ESR_EPVF</a>                   ((<a id="2694c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Error Passive Flag */</span></td></tr>
<tr name="2695" id="2695">
<td><a id="l2695" class='ln'>2695</a></td><td><span class="pp">#define</span> <a id="2695c9" class="tk">CAN_ESR_BOFF</a>                   ((<a id="2695c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bus-Off Flag */</span></td></tr>
<tr name="2696" id="2696">
<td><a id="l2696" class='ln'>2696</a></td><td><span class="pp">#define</span> <a id="2696c9" class="tk">CAN_ESR_LEC</a>                    ((<a id="2696c42" class="tk">uint32_t</a>)0x00000070)    <span class="ct">/*!&lt;LEC[2:0] bits (Last Error Code) */</span></td></tr>
<tr name="2697" id="2697">
<td><a id="l2697" class='ln'>2697</a></td><td><span class="pp">#define</span> <a id="2697c9" class="tk">CAN_ESR_LEC_0</a>                  ((<a id="2697c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="2698" id="2698">
<td><a id="l2698" class='ln'>2698</a></td><td><span class="pp">#define</span> <a id="2698c9" class="tk">CAN_ESR_LEC_1</a>                  ((<a id="2698c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="2699" id="2699">
<td><a id="l2699" class='ln'>2699</a></td><td><span class="pp">#define</span> <a id="2699c9" class="tk">CAN_ESR_LEC_2</a>                  ((<a id="2699c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="2700" id="2700">
<td><a id="l2700" class='ln'>2700</a></td><td><span class="pp">#define</span> <a id="2700c9" class="tk">CAN_ESR_TEC</a>                    ((<a id="2700c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;Least significant byte of the 9-bit Transmit Error Counter */</span></td></tr>
<tr name="2701" id="2701">
<td><a id="l2701" class='ln'>2701</a></td><td><span class="pp">#define</span> <a id="2701c9" class="tk">CAN_ESR_REC</a>                    ((<a id="2701c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt;Receive Error Counter */</span></td></tr>
<tr name="2702" id="2702">
<td><a id="l2702" class='ln'>2702</a></td><td></td></tr>
<tr name="2703" id="2703">
<td><a id="l2703" class='ln'>2703</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_BTR register  ********************/</span></td></tr>
<tr name="2704" id="2704">
<td><a id="l2704" class='ln'>2704</a></td><td><span class="pp">#define</span> <a id="2704c9" class="tk">CAN_BTR_BRP</a>                    ((<a id="2704c42" class="tk">uint32_t</a>)0x000003FF)    <span class="ct">/*!&lt;Baud Rate Prescaler */</span></td></tr>
<tr name="2705" id="2705">
<td><a id="l2705" class='ln'>2705</a></td><td><span class="pp">#define</span> <a id="2705c9" class="tk">CAN_BTR_TS1</a>                    ((<a id="2705c42" class="tk">uint32_t</a>)0x000F0000)    <span class="ct">/*!&lt;Time Segment 1 */</span></td></tr>
<tr name="2706" id="2706">
<td><a id="l2706" class='ln'>2706</a></td><td><span class="pp">#define</span> <a id="2706c9" class="tk">CAN_BTR_TS2</a>                    ((<a id="2706c42" class="tk">uint32_t</a>)0x00700000)    <span class="ct">/*!&lt;Time Segment 2 */</span></td></tr>
<tr name="2707" id="2707">
<td><a id="l2707" class='ln'>2707</a></td><td><span class="pp">#define</span> <a id="2707c9" class="tk">CAN_BTR_SJW</a>                    ((<a id="2707c42" class="tk">uint32_t</a>)0x03000000)    <span class="ct">/*!&lt;Resynchronization Jump Width */</span></td></tr>
<tr name="2708" id="2708">
<td><a id="l2708" class='ln'>2708</a></td><td><span class="pp">#define</span> <a id="2708c9" class="tk">CAN_BTR_LBKM</a>                   ((<a id="2708c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Loop Back Mode (Debug) */</span></td></tr>
<tr name="2709" id="2709">
<td><a id="l2709" class='ln'>2709</a></td><td><span class="pp">#define</span> <a id="2709c9" class="tk">CAN_BTR_SILM</a>                   ((<a id="2709c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Silent Mode */</span></td></tr>
<tr name="2710" id="2710">
<td><a id="l2710" class='ln'>2710</a></td><td></td></tr>
<tr name="2711" id="2711">
<td><a id="l2711" class='ln'>2711</a></td><td>  <span class="ct">/*!&lt;Mailbox registers */</span></td></tr>
<tr name="2712" id="2712">
<td><a id="l2712" class='ln'>2712</a></td><td>  <span class="ct">/******************  Bit definition for CAN_TI0R register  ********************/</span></td></tr>
<tr name="2713" id="2713">
<td><a id="l2713" class='ln'>2713</a></td><td><span class="pp">#define</span> <a id="2713c9" class="tk">CAN_TI0R_TXRQ</a>                  ((<a id="2713c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Transmit Mailbox Request */</span></td></tr>
<tr name="2714" id="2714">
<td><a id="l2714" class='ln'>2714</a></td><td><span class="pp">#define</span> <a id="2714c9" class="tk">CAN_TI0R_RTR</a>                   ((<a id="2714c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Remote Transmission Request */</span></td></tr>
<tr name="2715" id="2715">
<td><a id="l2715" class='ln'>2715</a></td><td><span class="pp">#define</span> <a id="2715c9" class="tk">CAN_TI0R_IDE</a>                   ((<a id="2715c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Identifier Extension */</span></td></tr>
<tr name="2716" id="2716">
<td><a id="l2716" class='ln'>2716</a></td><td><span class="pp">#define</span> <a id="2716c9" class="tk">CAN_TI0R_EXID</a>                  ((<a id="2716c42" class="tk">uint32_t</a>)0x001FFFF8)    <span class="ct">/*!&lt;Extended Identifier */</span></td></tr>
<tr name="2717" id="2717">
<td><a id="l2717" class='ln'>2717</a></td><td><span class="pp">#define</span> <a id="2717c9" class="tk">CAN_TI0R_STID</a>                  ((<a id="2717c42" class="tk">uint32_t</a>)0xFFE00000)    <span class="ct">/*!&lt;Standard Identifier or Extended Identifier */</span></td></tr>
<tr name="2718" id="2718">
<td><a id="l2718" class='ln'>2718</a></td><td></td></tr>
<tr name="2719" id="2719">
<td><a id="l2719" class='ln'>2719</a></td><td>  <span class="ct">/******************  Bit definition for CAN_TDT0R register  *******************/</span></td></tr>
<tr name="2720" id="2720">
<td><a id="l2720" class='ln'>2720</a></td><td><span class="pp">#define</span> <a id="2720c9" class="tk">CAN_TDT0R_DLC</a>                  ((<a id="2720c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt;Data Length Code */</span></td></tr>
<tr name="2721" id="2721">
<td><a id="l2721" class='ln'>2721</a></td><td><span class="pp">#define</span> <a id="2721c9" class="tk">CAN_TDT0R_TGT</a>                  ((<a id="2721c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Transmit Global Time */</span></td></tr>
<tr name="2722" id="2722">
<td><a id="l2722" class='ln'>2722</a></td><td><span class="pp">#define</span> <a id="2722c9" class="tk">CAN_TDT0R_TIME</a>                 ((<a id="2722c42" class="tk">uint32_t</a>)0xFFFF0000)    <span class="ct">/*!&lt;Message Time Stamp */</span></td></tr>
<tr name="2723" id="2723">
<td><a id="l2723" class='ln'>2723</a></td><td></td></tr>
<tr name="2724" id="2724">
<td><a id="l2724" class='ln'>2724</a></td><td>  <span class="ct">/******************  Bit definition for CAN_TDL0R register  *******************/</span></td></tr>
<tr name="2725" id="2725">
<td><a id="l2725" class='ln'>2725</a></td><td><span class="pp">#define</span> <a id="2725c9" class="tk">CAN_TDL0R_DATA0</a>                ((<a id="2725c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt;Data byte 0 */</span></td></tr>
<tr name="2726" id="2726">
<td><a id="l2726" class='ln'>2726</a></td><td><span class="pp">#define</span> <a id="2726c9" class="tk">CAN_TDL0R_DATA1</a>                ((<a id="2726c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;Data byte 1 */</span></td></tr>
<tr name="2727" id="2727">
<td><a id="l2727" class='ln'>2727</a></td><td><span class="pp">#define</span> <a id="2727c9" class="tk">CAN_TDL0R_DATA2</a>                ((<a id="2727c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;Data byte 2 */</span></td></tr>
<tr name="2728" id="2728">
<td><a id="l2728" class='ln'>2728</a></td><td><span class="pp">#define</span> <a id="2728c9" class="tk">CAN_TDL0R_DATA3</a>                ((<a id="2728c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt;Data byte 3 */</span></td></tr>
<tr name="2729" id="2729">
<td><a id="l2729" class='ln'>2729</a></td><td></td></tr>
<tr name="2730" id="2730">
<td><a id="l2730" class='ln'>2730</a></td><td>  <span class="ct">/******************  Bit definition for CAN_TDH0R register  *******************/</span></td></tr>
<tr name="2731" id="2731">
<td><a id="l2731" class='ln'>2731</a></td><td><span class="pp">#define</span> <a id="2731c9" class="tk">CAN_TDH0R_DATA4</a>                ((<a id="2731c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt;Data byte 4 */</span></td></tr>
<tr name="2732" id="2732">
<td><a id="l2732" class='ln'>2732</a></td><td><span class="pp">#define</span> <a id="2732c9" class="tk">CAN_TDH0R_DATA5</a>                ((<a id="2732c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;Data byte 5 */</span></td></tr>
<tr name="2733" id="2733">
<td><a id="l2733" class='ln'>2733</a></td><td><span class="pp">#define</span> <a id="2733c9" class="tk">CAN_TDH0R_DATA6</a>                ((<a id="2733c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;Data byte 6 */</span></td></tr>
<tr name="2734" id="2734">
<td><a id="l2734" class='ln'>2734</a></td><td><span class="pp">#define</span> <a id="2734c9" class="tk">CAN_TDH0R_DATA7</a>                ((<a id="2734c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt;Data byte 7 */</span></td></tr>
<tr name="2735" id="2735">
<td><a id="l2735" class='ln'>2735</a></td><td></td></tr>
<tr name="2736" id="2736">
<td><a id="l2736" class='ln'>2736</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_TI1R register  *******************/</span></td></tr>
<tr name="2737" id="2737">
<td><a id="l2737" class='ln'>2737</a></td><td><span class="pp">#define</span> <a id="2737c9" class="tk">CAN_TI1R_TXRQ</a>                  ((<a id="2737c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Transmit Mailbox Request */</span></td></tr>
<tr name="2738" id="2738">
<td><a id="l2738" class='ln'>2738</a></td><td><span class="pp">#define</span> <a id="2738c9" class="tk">CAN_TI1R_RTR</a>                   ((<a id="2738c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Remote Transmission Request */</span></td></tr>
<tr name="2739" id="2739">
<td><a id="l2739" class='ln'>2739</a></td><td><span class="pp">#define</span> <a id="2739c9" class="tk">CAN_TI1R_IDE</a>                   ((<a id="2739c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Identifier Extension */</span></td></tr>
<tr name="2740" id="2740">
<td><a id="l2740" class='ln'>2740</a></td><td><span class="pp">#define</span> <a id="2740c9" class="tk">CAN_TI1R_EXID</a>                  ((<a id="2740c42" class="tk">uint32_t</a>)0x001FFFF8)    <span class="ct">/*!&lt;Extended Identifier */</span></td></tr>
<tr name="2741" id="2741">
<td><a id="l2741" class='ln'>2741</a></td><td><span class="pp">#define</span> <a id="2741c9" class="tk">CAN_TI1R_STID</a>                  ((<a id="2741c42" class="tk">uint32_t</a>)0xFFE00000)    <span class="ct">/*!&lt;Standard Identifier or Extended Identifier */</span></td></tr>
<tr name="2742" id="2742">
<td><a id="l2742" class='ln'>2742</a></td><td></td></tr>
<tr name="2743" id="2743">
<td><a id="l2743" class='ln'>2743</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_TDT1R register  ******************/</span></td></tr>
<tr name="2744" id="2744">
<td><a id="l2744" class='ln'>2744</a></td><td><span class="pp">#define</span> <a id="2744c9" class="tk">CAN_TDT1R_DLC</a>                  ((<a id="2744c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt;Data Length Code */</span></td></tr>
<tr name="2745" id="2745">
<td><a id="l2745" class='ln'>2745</a></td><td><span class="pp">#define</span> <a id="2745c9" class="tk">CAN_TDT1R_TGT</a>                  ((<a id="2745c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Transmit Global Time */</span></td></tr>
<tr name="2746" id="2746">
<td><a id="l2746" class='ln'>2746</a></td><td><span class="pp">#define</span> <a id="2746c9" class="tk">CAN_TDT1R_TIME</a>                 ((<a id="2746c42" class="tk">uint32_t</a>)0xFFFF0000)    <span class="ct">/*!&lt;Message Time Stamp */</span></td></tr>
<tr name="2747" id="2747">
<td><a id="l2747" class='ln'>2747</a></td><td></td></tr>
<tr name="2748" id="2748">
<td><a id="l2748" class='ln'>2748</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_TDL1R register  ******************/</span></td></tr>
<tr name="2749" id="2749">
<td><a id="l2749" class='ln'>2749</a></td><td><span class="pp">#define</span> <a id="2749c9" class="tk">CAN_TDL1R_DATA0</a>                ((<a id="2749c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt;Data byte 0 */</span></td></tr>
<tr name="2750" id="2750">
<td><a id="l2750" class='ln'>2750</a></td><td><span class="pp">#define</span> <a id="2750c9" class="tk">CAN_TDL1R_DATA1</a>                ((<a id="2750c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;Data byte 1 */</span></td></tr>
<tr name="2751" id="2751">
<td><a id="l2751" class='ln'>2751</a></td><td><span class="pp">#define</span> <a id="2751c9" class="tk">CAN_TDL1R_DATA2</a>                ((<a id="2751c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;Data byte 2 */</span></td></tr>
<tr name="2752" id="2752">
<td><a id="l2752" class='ln'>2752</a></td><td><span class="pp">#define</span> <a id="2752c9" class="tk">CAN_TDL1R_DATA3</a>                ((<a id="2752c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt;Data byte 3 */</span></td></tr>
<tr name="2753" id="2753">
<td><a id="l2753" class='ln'>2753</a></td><td></td></tr>
<tr name="2754" id="2754">
<td><a id="l2754" class='ln'>2754</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_TDH1R register  ******************/</span></td></tr>
<tr name="2755" id="2755">
<td><a id="l2755" class='ln'>2755</a></td><td><span class="pp">#define</span> <a id="2755c9" class="tk">CAN_TDH1R_DATA4</a>                ((<a id="2755c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt;Data byte 4 */</span></td></tr>
<tr name="2756" id="2756">
<td><a id="l2756" class='ln'>2756</a></td><td><span class="pp">#define</span> <a id="2756c9" class="tk">CAN_TDH1R_DATA5</a>                ((<a id="2756c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;Data byte 5 */</span></td></tr>
<tr name="2757" id="2757">
<td><a id="l2757" class='ln'>2757</a></td><td><span class="pp">#define</span> <a id="2757c9" class="tk">CAN_TDH1R_DATA6</a>                ((<a id="2757c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;Data byte 6 */</span></td></tr>
<tr name="2758" id="2758">
<td><a id="l2758" class='ln'>2758</a></td><td><span class="pp">#define</span> <a id="2758c9" class="tk">CAN_TDH1R_DATA7</a>                ((<a id="2758c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt;Data byte 7 */</span></td></tr>
<tr name="2759" id="2759">
<td><a id="l2759" class='ln'>2759</a></td><td></td></tr>
<tr name="2760" id="2760">
<td><a id="l2760" class='ln'>2760</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_TI2R register  *******************/</span></td></tr>
<tr name="2761" id="2761">
<td><a id="l2761" class='ln'>2761</a></td><td><span class="pp">#define</span> <a id="2761c9" class="tk">CAN_TI2R_TXRQ</a>                  ((<a id="2761c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Transmit Mailbox Request */</span></td></tr>
<tr name="2762" id="2762">
<td><a id="l2762" class='ln'>2762</a></td><td><span class="pp">#define</span> <a id="2762c9" class="tk">CAN_TI2R_RTR</a>                   ((<a id="2762c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Remote Transmission Request */</span></td></tr>
<tr name="2763" id="2763">
<td><a id="l2763" class='ln'>2763</a></td><td><span class="pp">#define</span> <a id="2763c9" class="tk">CAN_TI2R_IDE</a>                   ((<a id="2763c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Identifier Extension */</span></td></tr>
<tr name="2764" id="2764">
<td><a id="l2764" class='ln'>2764</a></td><td><span class="pp">#define</span> <a id="2764c9" class="tk">CAN_TI2R_EXID</a>                  ((<a id="2764c42" class="tk">uint32_t</a>)0x001FFFF8)    <span class="ct">/*!&lt;Extended identifier */</span></td></tr>
<tr name="2765" id="2765">
<td><a id="l2765" class='ln'>2765</a></td><td><span class="pp">#define</span> <a id="2765c9" class="tk">CAN_TI2R_STID</a>                  ((<a id="2765c42" class="tk">uint32_t</a>)0xFFE00000)    <span class="ct">/*!&lt;Standard Identifier or Extended Identifier */</span></td></tr>
<tr name="2766" id="2766">
<td><a id="l2766" class='ln'>2766</a></td><td></td></tr>
<tr name="2767" id="2767">
<td><a id="l2767" class='ln'>2767</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_TDT2R register  ******************/</span></td></tr>
<tr name="2768" id="2768">
<td><a id="l2768" class='ln'>2768</a></td><td><span class="pp">#define</span> <a id="2768c9" class="tk">CAN_TDT2R_DLC</a>                  ((<a id="2768c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt;Data Length Code */</span></td></tr>
<tr name="2769" id="2769">
<td><a id="l2769" class='ln'>2769</a></td><td><span class="pp">#define</span> <a id="2769c9" class="tk">CAN_TDT2R_TGT</a>                  ((<a id="2769c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Transmit Global Time */</span></td></tr>
<tr name="2770" id="2770">
<td><a id="l2770" class='ln'>2770</a></td><td><span class="pp">#define</span> <a id="2770c9" class="tk">CAN_TDT2R_TIME</a>                 ((<a id="2770c42" class="tk">uint32_t</a>)0xFFFF0000)    <span class="ct">/*!&lt;Message Time Stamp */</span></td></tr>
<tr name="2771" id="2771">
<td><a id="l2771" class='ln'>2771</a></td><td></td></tr>
<tr name="2772" id="2772">
<td><a id="l2772" class='ln'>2772</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_TDL2R register  ******************/</span></td></tr>
<tr name="2773" id="2773">
<td><a id="l2773" class='ln'>2773</a></td><td><span class="pp">#define</span> <a id="2773c9" class="tk">CAN_TDL2R_DATA0</a>                ((<a id="2773c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt;Data byte 0 */</span></td></tr>
<tr name="2774" id="2774">
<td><a id="l2774" class='ln'>2774</a></td><td><span class="pp">#define</span> <a id="2774c9" class="tk">CAN_TDL2R_DATA1</a>                ((<a id="2774c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;Data byte 1 */</span></td></tr>
<tr name="2775" id="2775">
<td><a id="l2775" class='ln'>2775</a></td><td><span class="pp">#define</span> <a id="2775c9" class="tk">CAN_TDL2R_DATA2</a>                ((<a id="2775c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;Data byte 2 */</span></td></tr>
<tr name="2776" id="2776">
<td><a id="l2776" class='ln'>2776</a></td><td><span class="pp">#define</span> <a id="2776c9" class="tk">CAN_TDL2R_DATA3</a>                ((<a id="2776c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt;Data byte 3 */</span></td></tr>
<tr name="2777" id="2777">
<td><a id="l2777" class='ln'>2777</a></td><td></td></tr>
<tr name="2778" id="2778">
<td><a id="l2778" class='ln'>2778</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_TDH2R register  ******************/</span></td></tr>
<tr name="2779" id="2779">
<td><a id="l2779" class='ln'>2779</a></td><td><span class="pp">#define</span> <a id="2779c9" class="tk">CAN_TDH2R_DATA4</a>                ((<a id="2779c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt;Data byte 4 */</span></td></tr>
<tr name="2780" id="2780">
<td><a id="l2780" class='ln'>2780</a></td><td><span class="pp">#define</span> <a id="2780c9" class="tk">CAN_TDH2R_DATA5</a>                ((<a id="2780c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;Data byte 5 */</span></td></tr>
<tr name="2781" id="2781">
<td><a id="l2781" class='ln'>2781</a></td><td><span class="pp">#define</span> <a id="2781c9" class="tk">CAN_TDH2R_DATA6</a>                ((<a id="2781c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;Data byte 6 */</span></td></tr>
<tr name="2782" id="2782">
<td><a id="l2782" class='ln'>2782</a></td><td><span class="pp">#define</span> <a id="2782c9" class="tk">CAN_TDH2R_DATA7</a>                ((<a id="2782c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt;Data byte 7 */</span></td></tr>
<tr name="2783" id="2783">
<td><a id="l2783" class='ln'>2783</a></td><td></td></tr>
<tr name="2784" id="2784">
<td><a id="l2784" class='ln'>2784</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_RI0R register  *******************/</span></td></tr>
<tr name="2785" id="2785">
<td><a id="l2785" class='ln'>2785</a></td><td><span class="pp">#define</span> <a id="2785c9" class="tk">CAN_RI0R_RTR</a>                   ((<a id="2785c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Remote Transmission Request */</span></td></tr>
<tr name="2786" id="2786">
<td><a id="l2786" class='ln'>2786</a></td><td><span class="pp">#define</span> <a id="2786c9" class="tk">CAN_RI0R_IDE</a>                   ((<a id="2786c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Identifier Extension */</span></td></tr>
<tr name="2787" id="2787">
<td><a id="l2787" class='ln'>2787</a></td><td><span class="pp">#define</span> <a id="2787c9" class="tk">CAN_RI0R_EXID</a>                  ((<a id="2787c42" class="tk">uint32_t</a>)0x001FFFF8)    <span class="ct">/*!&lt;Extended Identifier */</span></td></tr>
<tr name="2788" id="2788">
<td><a id="l2788" class='ln'>2788</a></td><td><span class="pp">#define</span> <a id="2788c9" class="tk">CAN_RI0R_STID</a>                  ((<a id="2788c42" class="tk">uint32_t</a>)0xFFE00000)    <span class="ct">/*!&lt;Standard Identifier or Extended Identifier */</span></td></tr>
<tr name="2789" id="2789">
<td><a id="l2789" class='ln'>2789</a></td><td></td></tr>
<tr name="2790" id="2790">
<td><a id="l2790" class='ln'>2790</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_RDT0R register  ******************/</span></td></tr>
<tr name="2791" id="2791">
<td><a id="l2791" class='ln'>2791</a></td><td><span class="pp">#define</span> <a id="2791c9" class="tk">CAN_RDT0R_DLC</a>                  ((<a id="2791c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt;Data Length Code */</span></td></tr>
<tr name="2792" id="2792">
<td><a id="l2792" class='ln'>2792</a></td><td><span class="pp">#define</span> <a id="2792c9" class="tk">CAN_RDT0R_FMI</a>                  ((<a id="2792c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;Filter Match Index */</span></td></tr>
<tr name="2793" id="2793">
<td><a id="l2793" class='ln'>2793</a></td><td><span class="pp">#define</span> <a id="2793c9" class="tk">CAN_RDT0R_TIME</a>                 ((<a id="2793c42" class="tk">uint32_t</a>)0xFFFF0000)    <span class="ct">/*!&lt;Message Time Stamp */</span></td></tr>
<tr name="2794" id="2794">
<td><a id="l2794" class='ln'>2794</a></td><td></td></tr>
<tr name="2795" id="2795">
<td><a id="l2795" class='ln'>2795</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_RDL0R register  ******************/</span></td></tr>
<tr name="2796" id="2796">
<td><a id="l2796" class='ln'>2796</a></td><td><span class="pp">#define</span> <a id="2796c9" class="tk">CAN_RDL0R_DATA0</a>                ((<a id="2796c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt;Data byte 0 */</span></td></tr>
<tr name="2797" id="2797">
<td><a id="l2797" class='ln'>2797</a></td><td><span class="pp">#define</span> <a id="2797c9" class="tk">CAN_RDL0R_DATA1</a>                ((<a id="2797c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;Data byte 1 */</span></td></tr>
<tr name="2798" id="2798">
<td><a id="l2798" class='ln'>2798</a></td><td><span class="pp">#define</span> <a id="2798c9" class="tk">CAN_RDL0R_DATA2</a>                ((<a id="2798c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;Data byte 2 */</span></td></tr>
<tr name="2799" id="2799">
<td><a id="l2799" class='ln'>2799</a></td><td><span class="pp">#define</span> <a id="2799c9" class="tk">CAN_RDL0R_DATA3</a>                ((<a id="2799c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt;Data byte 3 */</span></td></tr>
<tr name="2800" id="2800">
<td><a id="l2800" class='ln'>2800</a></td><td></td></tr>
<tr name="2801" id="2801">
<td><a id="l2801" class='ln'>2801</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_RDH0R register  ******************/</span></td></tr>
<tr name="2802" id="2802">
<td><a id="l2802" class='ln'>2802</a></td><td><span class="pp">#define</span> <a id="2802c9" class="tk">CAN_RDH0R_DATA4</a>                ((<a id="2802c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt;Data byte 4 */</span></td></tr>
<tr name="2803" id="2803">
<td><a id="l2803" class='ln'>2803</a></td><td><span class="pp">#define</span> <a id="2803c9" class="tk">CAN_RDH0R_DATA5</a>                ((<a id="2803c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;Data byte 5 */</span></td></tr>
<tr name="2804" id="2804">
<td><a id="l2804" class='ln'>2804</a></td><td><span class="pp">#define</span> <a id="2804c9" class="tk">CAN_RDH0R_DATA6</a>                ((<a id="2804c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;Data byte 6 */</span></td></tr>
<tr name="2805" id="2805">
<td><a id="l2805" class='ln'>2805</a></td><td><span class="pp">#define</span> <a id="2805c9" class="tk">CAN_RDH0R_DATA7</a>                ((<a id="2805c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt;Data byte 7 */</span></td></tr>
<tr name="2806" id="2806">
<td><a id="l2806" class='ln'>2806</a></td><td></td></tr>
<tr name="2807" id="2807">
<td><a id="l2807" class='ln'>2807</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_RI1R register  *******************/</span></td></tr>
<tr name="2808" id="2808">
<td><a id="l2808" class='ln'>2808</a></td><td><span class="pp">#define</span> <a id="2808c9" class="tk">CAN_RI1R_RTR</a>                   ((<a id="2808c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Remote Transmission Request */</span></td></tr>
<tr name="2809" id="2809">
<td><a id="l2809" class='ln'>2809</a></td><td><span class="pp">#define</span> <a id="2809c9" class="tk">CAN_RI1R_IDE</a>                   ((<a id="2809c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Identifier Extension */</span></td></tr>
<tr name="2810" id="2810">
<td><a id="l2810" class='ln'>2810</a></td><td><span class="pp">#define</span> <a id="2810c9" class="tk">CAN_RI1R_EXID</a>                  ((<a id="2810c42" class="tk">uint32_t</a>)0x001FFFF8)    <span class="ct">/*!&lt;Extended identifier */</span></td></tr>
<tr name="2811" id="2811">
<td><a id="l2811" class='ln'>2811</a></td><td><span class="pp">#define</span> <a id="2811c9" class="tk">CAN_RI1R_STID</a>                  ((<a id="2811c42" class="tk">uint32_t</a>)0xFFE00000)    <span class="ct">/*!&lt;Standard Identifier or Extended Identifier */</span></td></tr>
<tr name="2812" id="2812">
<td><a id="l2812" class='ln'>2812</a></td><td></td></tr>
<tr name="2813" id="2813">
<td><a id="l2813" class='ln'>2813</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_RDT1R register  ******************/</span></td></tr>
<tr name="2814" id="2814">
<td><a id="l2814" class='ln'>2814</a></td><td><span class="pp">#define</span> <a id="2814c9" class="tk">CAN_RDT1R_DLC</a>                  ((<a id="2814c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt;Data Length Code */</span></td></tr>
<tr name="2815" id="2815">
<td><a id="l2815" class='ln'>2815</a></td><td><span class="pp">#define</span> <a id="2815c9" class="tk">CAN_RDT1R_FMI</a>                  ((<a id="2815c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;Filter Match Index */</span></td></tr>
<tr name="2816" id="2816">
<td><a id="l2816" class='ln'>2816</a></td><td><span class="pp">#define</span> <a id="2816c9" class="tk">CAN_RDT1R_TIME</a>                 ((<a id="2816c42" class="tk">uint32_t</a>)0xFFFF0000)    <span class="ct">/*!&lt;Message Time Stamp */</span></td></tr>
<tr name="2817" id="2817">
<td><a id="l2817" class='ln'>2817</a></td><td></td></tr>
<tr name="2818" id="2818">
<td><a id="l2818" class='ln'>2818</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_RDL1R register  ******************/</span></td></tr>
<tr name="2819" id="2819">
<td><a id="l2819" class='ln'>2819</a></td><td><span class="pp">#define</span> <a id="2819c9" class="tk">CAN_RDL1R_DATA0</a>                ((<a id="2819c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt;Data byte 0 */</span></td></tr>
<tr name="2820" id="2820">
<td><a id="l2820" class='ln'>2820</a></td><td><span class="pp">#define</span> <a id="2820c9" class="tk">CAN_RDL1R_DATA1</a>                ((<a id="2820c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;Data byte 1 */</span></td></tr>
<tr name="2821" id="2821">
<td><a id="l2821" class='ln'>2821</a></td><td><span class="pp">#define</span> <a id="2821c9" class="tk">CAN_RDL1R_DATA2</a>                ((<a id="2821c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;Data byte 2 */</span></td></tr>
<tr name="2822" id="2822">
<td><a id="l2822" class='ln'>2822</a></td><td><span class="pp">#define</span> <a id="2822c9" class="tk">CAN_RDL1R_DATA3</a>                ((<a id="2822c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt;Data byte 3 */</span></td></tr>
<tr name="2823" id="2823">
<td><a id="l2823" class='ln'>2823</a></td><td></td></tr>
<tr name="2824" id="2824">
<td><a id="l2824" class='ln'>2824</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_RDH1R register  ******************/</span></td></tr>
<tr name="2825" id="2825">
<td><a id="l2825" class='ln'>2825</a></td><td><span class="pp">#define</span> <a id="2825c9" class="tk">CAN_RDH1R_DATA4</a>                ((<a id="2825c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt;Data byte 4 */</span></td></tr>
<tr name="2826" id="2826">
<td><a id="l2826" class='ln'>2826</a></td><td><span class="pp">#define</span> <a id="2826c9" class="tk">CAN_RDH1R_DATA5</a>                ((<a id="2826c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;Data byte 5 */</span></td></tr>
<tr name="2827" id="2827">
<td><a id="l2827" class='ln'>2827</a></td><td><span class="pp">#define</span> <a id="2827c9" class="tk">CAN_RDH1R_DATA6</a>                ((<a id="2827c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;Data byte 6 */</span></td></tr>
<tr name="2828" id="2828">
<td><a id="l2828" class='ln'>2828</a></td><td><span class="pp">#define</span> <a id="2828c9" class="tk">CAN_RDH1R_DATA7</a>                ((<a id="2828c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt;Data byte 7 */</span></td></tr>
<tr name="2829" id="2829">
<td><a id="l2829" class='ln'>2829</a></td><td></td></tr>
<tr name="2830" id="2830">
<td><a id="l2830" class='ln'>2830</a></td><td>  <span class="ct">/*!&lt;CAN filter registers */</span></td></tr>
<tr name="2831" id="2831">
<td><a id="l2831" class='ln'>2831</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_FMR register  ********************/</span></td></tr>
<tr name="2832" id="2832">
<td><a id="l2832" class='ln'>2832</a></td><td><span class="pp">#define</span> <a id="2832c9" class="tk">CAN_FMR_FINIT</a>                  ((<a id="2832c42" class="tk">uint8_t</a>)0x01)           <span class="ct">/*!&lt;Filter Init Mode */</span></td></tr>
<tr name="2833" id="2833">
<td><a id="l2833" class='ln'>2833</a></td><td></td></tr>
<tr name="2834" id="2834">
<td><a id="l2834" class='ln'>2834</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_FM1R register  *******************/</span></td></tr>
<tr name="2835" id="2835">
<td><a id="l2835" class='ln'>2835</a></td><td><span class="pp">#define</span> <a id="2835c9" class="tk">CAN_FM1R_FBM</a>                   ((<a id="2835c42" class="tk">uint16_t</a>)0x3FFF)        <span class="ct">/*!&lt;Filter Mode */</span></td></tr>
<tr name="2836" id="2836">
<td><a id="l2836" class='ln'>2836</a></td><td><span class="pp">#define</span> <a id="2836c9" class="tk">CAN_FM1R_FBM0</a>                  ((<a id="2836c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Filter Init Mode bit 0 */</span></td></tr>
<tr name="2837" id="2837">
<td><a id="l2837" class='ln'>2837</a></td><td><span class="pp">#define</span> <a id="2837c9" class="tk">CAN_FM1R_FBM1</a>                  ((<a id="2837c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Filter Init Mode bit 1 */</span></td></tr>
<tr name="2838" id="2838">
<td><a id="l2838" class='ln'>2838</a></td><td><span class="pp">#define</span> <a id="2838c9" class="tk">CAN_FM1R_FBM2</a>                  ((<a id="2838c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Filter Init Mode bit 2 */</span></td></tr>
<tr name="2839" id="2839">
<td><a id="l2839" class='ln'>2839</a></td><td><span class="pp">#define</span> <a id="2839c9" class="tk">CAN_FM1R_FBM3</a>                  ((<a id="2839c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;Filter Init Mode bit 3 */</span></td></tr>
<tr name="2840" id="2840">
<td><a id="l2840" class='ln'>2840</a></td><td><span class="pp">#define</span> <a id="2840c9" class="tk">CAN_FM1R_FBM4</a>                  ((<a id="2840c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Filter Init Mode bit 4 */</span></td></tr>
<tr name="2841" id="2841">
<td><a id="l2841" class='ln'>2841</a></td><td><span class="pp">#define</span> <a id="2841c9" class="tk">CAN_FM1R_FBM5</a>                  ((<a id="2841c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;Filter Init Mode bit 5 */</span></td></tr>
<tr name="2842" id="2842">
<td><a id="l2842" class='ln'>2842</a></td><td><span class="pp">#define</span> <a id="2842c9" class="tk">CAN_FM1R_FBM6</a>                  ((<a id="2842c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;Filter Init Mode bit 6 */</span></td></tr>
<tr name="2843" id="2843">
<td><a id="l2843" class='ln'>2843</a></td><td><span class="pp">#define</span> <a id="2843c9" class="tk">CAN_FM1R_FBM7</a>                  ((<a id="2843c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;Filter Init Mode bit 7 */</span></td></tr>
<tr name="2844" id="2844">
<td><a id="l2844" class='ln'>2844</a></td><td><span class="pp">#define</span> <a id="2844c9" class="tk">CAN_FM1R_FBM8</a>                  ((<a id="2844c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;Filter Init Mode bit 8 */</span></td></tr>
<tr name="2845" id="2845">
<td><a id="l2845" class='ln'>2845</a></td><td><span class="pp">#define</span> <a id="2845c9" class="tk">CAN_FM1R_FBM9</a>                  ((<a id="2845c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Filter Init Mode bit 9 */</span></td></tr>
<tr name="2846" id="2846">
<td><a id="l2846" class='ln'>2846</a></td><td><span class="pp">#define</span> <a id="2846c9" class="tk">CAN_FM1R_FBM10</a>                 ((<a id="2846c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Filter Init Mode bit 10 */</span></td></tr>
<tr name="2847" id="2847">
<td><a id="l2847" class='ln'>2847</a></td><td><span class="pp">#define</span> <a id="2847c9" class="tk">CAN_FM1R_FBM11</a>                 ((<a id="2847c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;Filter Init Mode bit 11 */</span></td></tr>
<tr name="2848" id="2848">
<td><a id="l2848" class='ln'>2848</a></td><td><span class="pp">#define</span> <a id="2848c9" class="tk">CAN_FM1R_FBM12</a>                 ((<a id="2848c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;Filter Init Mode bit 12 */</span></td></tr>
<tr name="2849" id="2849">
<td><a id="l2849" class='ln'>2849</a></td><td><span class="pp">#define</span> <a id="2849c9" class="tk">CAN_FM1R_FBM13</a>                 ((<a id="2849c42" class="tk">uint16_t</a>)0x2000)        <span class="ct">/*!&lt;Filter Init Mode bit 13 */</span></td></tr>
<tr name="2850" id="2850">
<td><a id="l2850" class='ln'>2850</a></td><td></td></tr>
<tr name="2851" id="2851">
<td><a id="l2851" class='ln'>2851</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_FS1R register  *******************/</span></td></tr>
<tr name="2852" id="2852">
<td><a id="l2852" class='ln'>2852</a></td><td><span class="pp">#define</span> <a id="2852c9" class="tk">CAN_FS1R_FSC</a>                   ((<a id="2852c42" class="tk">uint16_t</a>)0x3FFF)        <span class="ct">/*!&lt;Filter Scale Configuration */</span></td></tr>
<tr name="2853" id="2853">
<td><a id="l2853" class='ln'>2853</a></td><td><span class="pp">#define</span> <a id="2853c9" class="tk">CAN_FS1R_FSC0</a>                  ((<a id="2853c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Filter Scale Configuration bit 0 */</span></td></tr>
<tr name="2854" id="2854">
<td><a id="l2854" class='ln'>2854</a></td><td><span class="pp">#define</span> <a id="2854c9" class="tk">CAN_FS1R_FSC1</a>                  ((<a id="2854c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Filter Scale Configuration bit 1 */</span></td></tr>
<tr name="2855" id="2855">
<td><a id="l2855" class='ln'>2855</a></td><td><span class="pp">#define</span> <a id="2855c9" class="tk">CAN_FS1R_FSC2</a>                  ((<a id="2855c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Filter Scale Configuration bit 2 */</span></td></tr>
<tr name="2856" id="2856">
<td><a id="l2856" class='ln'>2856</a></td><td><span class="pp">#define</span> <a id="2856c9" class="tk">CAN_FS1R_FSC3</a>                  ((<a id="2856c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;Filter Scale Configuration bit 3 */</span></td></tr>
<tr name="2857" id="2857">
<td><a id="l2857" class='ln'>2857</a></td><td><span class="pp">#define</span> <a id="2857c9" class="tk">CAN_FS1R_FSC4</a>                  ((<a id="2857c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Filter Scale Configuration bit 4 */</span></td></tr>
<tr name="2858" id="2858">
<td><a id="l2858" class='ln'>2858</a></td><td><span class="pp">#define</span> <a id="2858c9" class="tk">CAN_FS1R_FSC5</a>                  ((<a id="2858c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;Filter Scale Configuration bit 5 */</span></td></tr>
<tr name="2859" id="2859">
<td><a id="l2859" class='ln'>2859</a></td><td><span class="pp">#define</span> <a id="2859c9" class="tk">CAN_FS1R_FSC6</a>                  ((<a id="2859c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;Filter Scale Configuration bit 6 */</span></td></tr>
<tr name="2860" id="2860">
<td><a id="l2860" class='ln'>2860</a></td><td><span class="pp">#define</span> <a id="2860c9" class="tk">CAN_FS1R_FSC7</a>                  ((<a id="2860c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;Filter Scale Configuration bit 7 */</span></td></tr>
<tr name="2861" id="2861">
<td><a id="l2861" class='ln'>2861</a></td><td><span class="pp">#define</span> <a id="2861c9" class="tk">CAN_FS1R_FSC8</a>                  ((<a id="2861c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;Filter Scale Configuration bit 8 */</span></td></tr>
<tr name="2862" id="2862">
<td><a id="l2862" class='ln'>2862</a></td><td><span class="pp">#define</span> <a id="2862c9" class="tk">CAN_FS1R_FSC9</a>                  ((<a id="2862c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Filter Scale Configuration bit 9 */</span></td></tr>
<tr name="2863" id="2863">
<td><a id="l2863" class='ln'>2863</a></td><td><span class="pp">#define</span> <a id="2863c9" class="tk">CAN_FS1R_FSC10</a>                 ((<a id="2863c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Filter Scale Configuration bit 10 */</span></td></tr>
<tr name="2864" id="2864">
<td><a id="l2864" class='ln'>2864</a></td><td><span class="pp">#define</span> <a id="2864c9" class="tk">CAN_FS1R_FSC11</a>                 ((<a id="2864c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;Filter Scale Configuration bit 11 */</span></td></tr>
<tr name="2865" id="2865">
<td><a id="l2865" class='ln'>2865</a></td><td><span class="pp">#define</span> <a id="2865c9" class="tk">CAN_FS1R_FSC12</a>                 ((<a id="2865c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;Filter Scale Configuration bit 12 */</span></td></tr>
<tr name="2866" id="2866">
<td><a id="l2866" class='ln'>2866</a></td><td><span class="pp">#define</span> <a id="2866c9" class="tk">CAN_FS1R_FSC13</a>                 ((<a id="2866c42" class="tk">uint16_t</a>)0x2000)        <span class="ct">/*!&lt;Filter Scale Configuration bit 13 */</span></td></tr>
<tr name="2867" id="2867">
<td><a id="l2867" class='ln'>2867</a></td><td></td></tr>
<tr name="2868" id="2868">
<td><a id="l2868" class='ln'>2868</a></td><td>  <span class="ct">/******************  Bit definition for CAN_FFA1R register  *******************/</span></td></tr>
<tr name="2869" id="2869">
<td><a id="l2869" class='ln'>2869</a></td><td><span class="pp">#define</span> <a id="2869c9" class="tk">CAN_FFA1R_FFA</a>                  ((<a id="2869c42" class="tk">uint16_t</a>)0x3FFF)        <span class="ct">/*!&lt;Filter FIFO Assignment */</span></td></tr>
<tr name="2870" id="2870">
<td><a id="l2870" class='ln'>2870</a></td><td><span class="pp">#define</span> <a id="2870c9" class="tk">CAN_FFA1R_FFA0</a>                 ((<a id="2870c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Filter FIFO Assignment for Filter 0 */</span></td></tr>
<tr name="2871" id="2871">
<td><a id="l2871" class='ln'>2871</a></td><td><span class="pp">#define</span> <a id="2871c9" class="tk">CAN_FFA1R_FFA1</a>                 ((<a id="2871c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Filter FIFO Assignment for Filter 1 */</span></td></tr>
<tr name="2872" id="2872">
<td><a id="l2872" class='ln'>2872</a></td><td><span class="pp">#define</span> <a id="2872c9" class="tk">CAN_FFA1R_FFA2</a>                 ((<a id="2872c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Filter FIFO Assignment for Filter 2 */</span></td></tr>
<tr name="2873" id="2873">
<td><a id="l2873" class='ln'>2873</a></td><td><span class="pp">#define</span> <a id="2873c9" class="tk">CAN_FFA1R_FFA3</a>                 ((<a id="2873c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;Filter FIFO Assignment for Filter 3 */</span></td></tr>
<tr name="2874" id="2874">
<td><a id="l2874" class='ln'>2874</a></td><td><span class="pp">#define</span> <a id="2874c9" class="tk">CAN_FFA1R_FFA4</a>                 ((<a id="2874c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Filter FIFO Assignment for Filter 4 */</span></td></tr>
<tr name="2875" id="2875">
<td><a id="l2875" class='ln'>2875</a></td><td><span class="pp">#define</span> <a id="2875c9" class="tk">CAN_FFA1R_FFA5</a>                 ((<a id="2875c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;Filter FIFO Assignment for Filter 5 */</span></td></tr>
<tr name="2876" id="2876">
<td><a id="l2876" class='ln'>2876</a></td><td><span class="pp">#define</span> <a id="2876c9" class="tk">CAN_FFA1R_FFA6</a>                 ((<a id="2876c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;Filter FIFO Assignment for Filter 6 */</span></td></tr>
<tr name="2877" id="2877">
<td><a id="l2877" class='ln'>2877</a></td><td><span class="pp">#define</span> <a id="2877c9" class="tk">CAN_FFA1R_FFA7</a>                 ((<a id="2877c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;Filter FIFO Assignment for Filter 7 */</span></td></tr>
<tr name="2878" id="2878">
<td><a id="l2878" class='ln'>2878</a></td><td><span class="pp">#define</span> <a id="2878c9" class="tk">CAN_FFA1R_FFA8</a>                 ((<a id="2878c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;Filter FIFO Assignment for Filter 8 */</span></td></tr>
<tr name="2879" id="2879">
<td><a id="l2879" class='ln'>2879</a></td><td><span class="pp">#define</span> <a id="2879c9" class="tk">CAN_FFA1R_FFA9</a>                 ((<a id="2879c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Filter FIFO Assignment for Filter 9 */</span></td></tr>
<tr name="2880" id="2880">
<td><a id="l2880" class='ln'>2880</a></td><td><span class="pp">#define</span> <a id="2880c9" class="tk">CAN_FFA1R_FFA10</a>                ((<a id="2880c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Filter FIFO Assignment for Filter 10 */</span></td></tr>
<tr name="2881" id="2881">
<td><a id="l2881" class='ln'>2881</a></td><td><span class="pp">#define</span> <a id="2881c9" class="tk">CAN_FFA1R_FFA11</a>                ((<a id="2881c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;Filter FIFO Assignment for Filter 11 */</span></td></tr>
<tr name="2882" id="2882">
<td><a id="l2882" class='ln'>2882</a></td><td><span class="pp">#define</span> <a id="2882c9" class="tk">CAN_FFA1R_FFA12</a>                ((<a id="2882c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;Filter FIFO Assignment for Filter 12 */</span></td></tr>
<tr name="2883" id="2883">
<td><a id="l2883" class='ln'>2883</a></td><td><span class="pp">#define</span> <a id="2883c9" class="tk">CAN_FFA1R_FFA13</a>                ((<a id="2883c42" class="tk">uint16_t</a>)0x2000)        <span class="ct">/*!&lt;Filter FIFO Assignment for Filter 13 */</span></td></tr>
<tr name="2884" id="2884">
<td><a id="l2884" class='ln'>2884</a></td><td></td></tr>
<tr name="2885" id="2885">
<td><a id="l2885" class='ln'>2885</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_FA1R register  *******************/</span></td></tr>
<tr name="2886" id="2886">
<td><a id="l2886" class='ln'>2886</a></td><td><span class="pp">#define</span> <a id="2886c9" class="tk">CAN_FA1R_FACT</a>                  ((<a id="2886c42" class="tk">uint16_t</a>)0x3FFF)        <span class="ct">/*!&lt;Filter Active */</span></td></tr>
<tr name="2887" id="2887">
<td><a id="l2887" class='ln'>2887</a></td><td><span class="pp">#define</span> <a id="2887c9" class="tk">CAN_FA1R_FACT0</a>                 ((<a id="2887c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Filter 0 Active */</span></td></tr>
<tr name="2888" id="2888">
<td><a id="l2888" class='ln'>2888</a></td><td><span class="pp">#define</span> <a id="2888c9" class="tk">CAN_FA1R_FACT1</a>                 ((<a id="2888c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Filter 1 Active */</span></td></tr>
<tr name="2889" id="2889">
<td><a id="l2889" class='ln'>2889</a></td><td><span class="pp">#define</span> <a id="2889c9" class="tk">CAN_FA1R_FACT2</a>                 ((<a id="2889c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Filter 2 Active */</span></td></tr>
<tr name="2890" id="2890">
<td><a id="l2890" class='ln'>2890</a></td><td><span class="pp">#define</span> <a id="2890c9" class="tk">CAN_FA1R_FACT3</a>                 ((<a id="2890c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;Filter 3 Active */</span></td></tr>
<tr name="2891" id="2891">
<td><a id="l2891" class='ln'>2891</a></td><td><span class="pp">#define</span> <a id="2891c9" class="tk">CAN_FA1R_FACT4</a>                 ((<a id="2891c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Filter 4 Active */</span></td></tr>
<tr name="2892" id="2892">
<td><a id="l2892" class='ln'>2892</a></td><td><span class="pp">#define</span> <a id="2892c9" class="tk">CAN_FA1R_FACT5</a>                 ((<a id="2892c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;Filter 5 Active */</span></td></tr>
<tr name="2893" id="2893">
<td><a id="l2893" class='ln'>2893</a></td><td><span class="pp">#define</span> <a id="2893c9" class="tk">CAN_FA1R_FACT6</a>                 ((<a id="2893c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;Filter 6 Active */</span></td></tr>
<tr name="2894" id="2894">
<td><a id="l2894" class='ln'>2894</a></td><td><span class="pp">#define</span> <a id="2894c9" class="tk">CAN_FA1R_FACT7</a>                 ((<a id="2894c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;Filter 7 Active */</span></td></tr>
<tr name="2895" id="2895">
<td><a id="l2895" class='ln'>2895</a></td><td><span class="pp">#define</span> <a id="2895c9" class="tk">CAN_FA1R_FACT8</a>                 ((<a id="2895c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;Filter 8 Active */</span></td></tr>
<tr name="2896" id="2896">
<td><a id="l2896" class='ln'>2896</a></td><td><span class="pp">#define</span> <a id="2896c9" class="tk">CAN_FA1R_FACT9</a>                 ((<a id="2896c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Filter 9 Active */</span></td></tr>
<tr name="2897" id="2897">
<td><a id="l2897" class='ln'>2897</a></td><td><span class="pp">#define</span> <a id="2897c9" class="tk">CAN_FA1R_FACT10</a>                ((<a id="2897c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Filter 10 Active */</span></td></tr>
<tr name="2898" id="2898">
<td><a id="l2898" class='ln'>2898</a></td><td><span class="pp">#define</span> <a id="2898c9" class="tk">CAN_FA1R_FACT11</a>                ((<a id="2898c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;Filter 11 Active */</span></td></tr>
<tr name="2899" id="2899">
<td><a id="l2899" class='ln'>2899</a></td><td><span class="pp">#define</span> <a id="2899c9" class="tk">CAN_FA1R_FACT12</a>                ((<a id="2899c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;Filter 12 Active */</span></td></tr>
<tr name="2900" id="2900">
<td><a id="l2900" class='ln'>2900</a></td><td><span class="pp">#define</span> <a id="2900c9" class="tk">CAN_FA1R_FACT13</a>                ((<a id="2900c42" class="tk">uint16_t</a>)0x2000)        <span class="ct">/*!&lt;Filter 13 Active */</span></td></tr>
<tr name="2901" id="2901">
<td><a id="l2901" class='ln'>2901</a></td><td></td></tr>
<tr name="2902" id="2902">
<td><a id="l2902" class='ln'>2902</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F0R1 register  *******************/</span></td></tr>
<tr name="2903" id="2903">
<td><a id="l2903" class='ln'>2903</a></td><td><span class="pp">#define</span> <a id="2903c9" class="tk">CAN_F0R1_FB0</a>                   ((<a id="2903c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="2904" id="2904">
<td><a id="l2904" class='ln'>2904</a></td><td><span class="pp">#define</span> <a id="2904c9" class="tk">CAN_F0R1_FB1</a>                   ((<a id="2904c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="2905" id="2905">
<td><a id="l2905" class='ln'>2905</a></td><td><span class="pp">#define</span> <a id="2905c9" class="tk">CAN_F0R1_FB2</a>                   ((<a id="2905c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="2906" id="2906">
<td><a id="l2906" class='ln'>2906</a></td><td><span class="pp">#define</span> <a id="2906c9" class="tk">CAN_F0R1_FB3</a>                   ((<a id="2906c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="2907" id="2907">
<td><a id="l2907" class='ln'>2907</a></td><td><span class="pp">#define</span> <a id="2907c9" class="tk">CAN_F0R1_FB4</a>                   ((<a id="2907c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="2908" id="2908">
<td><a id="l2908" class='ln'>2908</a></td><td><span class="pp">#define</span> <a id="2908c9" class="tk">CAN_F0R1_FB5</a>                   ((<a id="2908c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="2909" id="2909">
<td><a id="l2909" class='ln'>2909</a></td><td><span class="pp">#define</span> <a id="2909c9" class="tk">CAN_F0R1_FB6</a>                   ((<a id="2909c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="2910" id="2910">
<td><a id="l2910" class='ln'>2910</a></td><td><span class="pp">#define</span> <a id="2910c9" class="tk">CAN_F0R1_FB7</a>                   ((<a id="2910c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="2911" id="2911">
<td><a id="l2911" class='ln'>2911</a></td><td><span class="pp">#define</span> <a id="2911c9" class="tk">CAN_F0R1_FB8</a>                   ((<a id="2911c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="2912" id="2912">
<td><a id="l2912" class='ln'>2912</a></td><td><span class="pp">#define</span> <a id="2912c9" class="tk">CAN_F0R1_FB9</a>                   ((<a id="2912c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="2913" id="2913">
<td><a id="l2913" class='ln'>2913</a></td><td><span class="pp">#define</span> <a id="2913c9" class="tk">CAN_F0R1_FB10</a>                  ((<a id="2913c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="2914" id="2914">
<td><a id="l2914" class='ln'>2914</a></td><td><span class="pp">#define</span> <a id="2914c9" class="tk">CAN_F0R1_FB11</a>                  ((<a id="2914c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="2915" id="2915">
<td><a id="l2915" class='ln'>2915</a></td><td><span class="pp">#define</span> <a id="2915c9" class="tk">CAN_F0R1_FB12</a>                  ((<a id="2915c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="2916" id="2916">
<td><a id="l2916" class='ln'>2916</a></td><td><span class="pp">#define</span> <a id="2916c9" class="tk">CAN_F0R1_FB13</a>                  ((<a id="2916c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="2917" id="2917">
<td><a id="l2917" class='ln'>2917</a></td><td><span class="pp">#define</span> <a id="2917c9" class="tk">CAN_F0R1_FB14</a>                  ((<a id="2917c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="2918" id="2918">
<td><a id="l2918" class='ln'>2918</a></td><td><span class="pp">#define</span> <a id="2918c9" class="tk">CAN_F0R1_FB15</a>                  ((<a id="2918c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="2919" id="2919">
<td><a id="l2919" class='ln'>2919</a></td><td><span class="pp">#define</span> <a id="2919c9" class="tk">CAN_F0R1_FB16</a>                  ((<a id="2919c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="2920" id="2920">
<td><a id="l2920" class='ln'>2920</a></td><td><span class="pp">#define</span> <a id="2920c9" class="tk">CAN_F0R1_FB17</a>                  ((<a id="2920c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="2921" id="2921">
<td><a id="l2921" class='ln'>2921</a></td><td><span class="pp">#define</span> <a id="2921c9" class="tk">CAN_F0R1_FB18</a>                  ((<a id="2921c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="2922" id="2922">
<td><a id="l2922" class='ln'>2922</a></td><td><span class="pp">#define</span> <a id="2922c9" class="tk">CAN_F0R1_FB19</a>                  ((<a id="2922c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="2923" id="2923">
<td><a id="l2923" class='ln'>2923</a></td><td><span class="pp">#define</span> <a id="2923c9" class="tk">CAN_F0R1_FB20</a>                  ((<a id="2923c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="2924" id="2924">
<td><a id="l2924" class='ln'>2924</a></td><td><span class="pp">#define</span> <a id="2924c9" class="tk">CAN_F0R1_FB21</a>                  ((<a id="2924c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="2925" id="2925">
<td><a id="l2925" class='ln'>2925</a></td><td><span class="pp">#define</span> <a id="2925c9" class="tk">CAN_F0R1_FB22</a>                  ((<a id="2925c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="2926" id="2926">
<td><a id="l2926" class='ln'>2926</a></td><td><span class="pp">#define</span> <a id="2926c9" class="tk">CAN_F0R1_FB23</a>                  ((<a id="2926c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="2927" id="2927">
<td><a id="l2927" class='ln'>2927</a></td><td><span class="pp">#define</span> <a id="2927c9" class="tk">CAN_F0R1_FB24</a>                  ((<a id="2927c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="2928" id="2928">
<td><a id="l2928" class='ln'>2928</a></td><td><span class="pp">#define</span> <a id="2928c9" class="tk">CAN_F0R1_FB25</a>                  ((<a id="2928c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="2929" id="2929">
<td><a id="l2929" class='ln'>2929</a></td><td><span class="pp">#define</span> <a id="2929c9" class="tk">CAN_F0R1_FB26</a>                  ((<a id="2929c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="2930" id="2930">
<td><a id="l2930" class='ln'>2930</a></td><td><span class="pp">#define</span> <a id="2930c9" class="tk">CAN_F0R1_FB27</a>                  ((<a id="2930c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="2931" id="2931">
<td><a id="l2931" class='ln'>2931</a></td><td><span class="pp">#define</span> <a id="2931c9" class="tk">CAN_F0R1_FB28</a>                  ((<a id="2931c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="2932" id="2932">
<td><a id="l2932" class='ln'>2932</a></td><td><span class="pp">#define</span> <a id="2932c9" class="tk">CAN_F0R1_FB29</a>                  ((<a id="2932c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="2933" id="2933">
<td><a id="l2933" class='ln'>2933</a></td><td><span class="pp">#define</span> <a id="2933c9" class="tk">CAN_F0R1_FB30</a>                  ((<a id="2933c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="2934" id="2934">
<td><a id="l2934" class='ln'>2934</a></td><td><span class="pp">#define</span> <a id="2934c9" class="tk">CAN_F0R1_FB31</a>                  ((<a id="2934c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="2935" id="2935">
<td><a id="l2935" class='ln'>2935</a></td><td></td></tr>
<tr name="2936" id="2936">
<td><a id="l2936" class='ln'>2936</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F1R1 register  *******************/</span></td></tr>
<tr name="2937" id="2937">
<td><a id="l2937" class='ln'>2937</a></td><td><span class="pp">#define</span> <a id="2937c9" class="tk">CAN_F1R1_FB0</a>                   ((<a id="2937c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="2938" id="2938">
<td><a id="l2938" class='ln'>2938</a></td><td><span class="pp">#define</span> <a id="2938c9" class="tk">CAN_F1R1_FB1</a>                   ((<a id="2938c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="2939" id="2939">
<td><a id="l2939" class='ln'>2939</a></td><td><span class="pp">#define</span> <a id="2939c9" class="tk">CAN_F1R1_FB2</a>                   ((<a id="2939c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="2940" id="2940">
<td><a id="l2940" class='ln'>2940</a></td><td><span class="pp">#define</span> <a id="2940c9" class="tk">CAN_F1R1_FB3</a>                   ((<a id="2940c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="2941" id="2941">
<td><a id="l2941" class='ln'>2941</a></td><td><span class="pp">#define</span> <a id="2941c9" class="tk">CAN_F1R1_FB4</a>                   ((<a id="2941c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="2942" id="2942">
<td><a id="l2942" class='ln'>2942</a></td><td><span class="pp">#define</span> <a id="2942c9" class="tk">CAN_F1R1_FB5</a>                   ((<a id="2942c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="2943" id="2943">
<td><a id="l2943" class='ln'>2943</a></td><td><span class="pp">#define</span> <a id="2943c9" class="tk">CAN_F1R1_FB6</a>                   ((<a id="2943c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="2944" id="2944">
<td><a id="l2944" class='ln'>2944</a></td><td><span class="pp">#define</span> <a id="2944c9" class="tk">CAN_F1R1_FB7</a>                   ((<a id="2944c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="2945" id="2945">
<td><a id="l2945" class='ln'>2945</a></td><td><span class="pp">#define</span> <a id="2945c9" class="tk">CAN_F1R1_FB8</a>                   ((<a id="2945c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="2946" id="2946">
<td><a id="l2946" class='ln'>2946</a></td><td><span class="pp">#define</span> <a id="2946c9" class="tk">CAN_F1R1_FB9</a>                   ((<a id="2946c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="2947" id="2947">
<td><a id="l2947" class='ln'>2947</a></td><td><span class="pp">#define</span> <a id="2947c9" class="tk">CAN_F1R1_FB10</a>                  ((<a id="2947c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="2948" id="2948">
<td><a id="l2948" class='ln'>2948</a></td><td><span class="pp">#define</span> <a id="2948c9" class="tk">CAN_F1R1_FB11</a>                  ((<a id="2948c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="2949" id="2949">
<td><a id="l2949" class='ln'>2949</a></td><td><span class="pp">#define</span> <a id="2949c9" class="tk">CAN_F1R1_FB12</a>                  ((<a id="2949c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="2950" id="2950">
<td><a id="l2950" class='ln'>2950</a></td><td><span class="pp">#define</span> <a id="2950c9" class="tk">CAN_F1R1_FB13</a>                  ((<a id="2950c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="2951" id="2951">
<td><a id="l2951" class='ln'>2951</a></td><td><span class="pp">#define</span> <a id="2951c9" class="tk">CAN_F1R1_FB14</a>                  ((<a id="2951c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="2952" id="2952">
<td><a id="l2952" class='ln'>2952</a></td><td><span class="pp">#define</span> <a id="2952c9" class="tk">CAN_F1R1_FB15</a>                  ((<a id="2952c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="2953" id="2953">
<td><a id="l2953" class='ln'>2953</a></td><td><span class="pp">#define</span> <a id="2953c9" class="tk">CAN_F1R1_FB16</a>                  ((<a id="2953c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="2954" id="2954">
<td><a id="l2954" class='ln'>2954</a></td><td><span class="pp">#define</span> <a id="2954c9" class="tk">CAN_F1R1_FB17</a>                  ((<a id="2954c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="2955" id="2955">
<td><a id="l2955" class='ln'>2955</a></td><td><span class="pp">#define</span> <a id="2955c9" class="tk">CAN_F1R1_FB18</a>                  ((<a id="2955c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="2956" id="2956">
<td><a id="l2956" class='ln'>2956</a></td><td><span class="pp">#define</span> <a id="2956c9" class="tk">CAN_F1R1_FB19</a>                  ((<a id="2956c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="2957" id="2957">
<td><a id="l2957" class='ln'>2957</a></td><td><span class="pp">#define</span> <a id="2957c9" class="tk">CAN_F1R1_FB20</a>                  ((<a id="2957c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="2958" id="2958">
<td><a id="l2958" class='ln'>2958</a></td><td><span class="pp">#define</span> <a id="2958c9" class="tk">CAN_F1R1_FB21</a>                  ((<a id="2958c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="2959" id="2959">
<td><a id="l2959" class='ln'>2959</a></td><td><span class="pp">#define</span> <a id="2959c9" class="tk">CAN_F1R1_FB22</a>                  ((<a id="2959c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="2960" id="2960">
<td><a id="l2960" class='ln'>2960</a></td><td><span class="pp">#define</span> <a id="2960c9" class="tk">CAN_F1R1_FB23</a>                  ((<a id="2960c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="2961" id="2961">
<td><a id="l2961" class='ln'>2961</a></td><td><span class="pp">#define</span> <a id="2961c9" class="tk">CAN_F1R1_FB24</a>                  ((<a id="2961c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="2962" id="2962">
<td><a id="l2962" class='ln'>2962</a></td><td><span class="pp">#define</span> <a id="2962c9" class="tk">CAN_F1R1_FB25</a>                  ((<a id="2962c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="2963" id="2963">
<td><a id="l2963" class='ln'>2963</a></td><td><span class="pp">#define</span> <a id="2963c9" class="tk">CAN_F1R1_FB26</a>                  ((<a id="2963c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="2964" id="2964">
<td><a id="l2964" class='ln'>2964</a></td><td><span class="pp">#define</span> <a id="2964c9" class="tk">CAN_F1R1_FB27</a>                  ((<a id="2964c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="2965" id="2965">
<td><a id="l2965" class='ln'>2965</a></td><td><span class="pp">#define</span> <a id="2965c9" class="tk">CAN_F1R1_FB28</a>                  ((<a id="2965c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="2966" id="2966">
<td><a id="l2966" class='ln'>2966</a></td><td><span class="pp">#define</span> <a id="2966c9" class="tk">CAN_F1R1_FB29</a>                  ((<a id="2966c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="2967" id="2967">
<td><a id="l2967" class='ln'>2967</a></td><td><span class="pp">#define</span> <a id="2967c9" class="tk">CAN_F1R1_FB30</a>                  ((<a id="2967c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="2968" id="2968">
<td><a id="l2968" class='ln'>2968</a></td><td><span class="pp">#define</span> <a id="2968c9" class="tk">CAN_F1R1_FB31</a>                  ((<a id="2968c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="2969" id="2969">
<td><a id="l2969" class='ln'>2969</a></td><td></td></tr>
<tr name="2970" id="2970">
<td><a id="l2970" class='ln'>2970</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F2R1 register  *******************/</span></td></tr>
<tr name="2971" id="2971">
<td><a id="l2971" class='ln'>2971</a></td><td><span class="pp">#define</span> <a id="2971c9" class="tk">CAN_F2R1_FB0</a>                   ((<a id="2971c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="2972" id="2972">
<td><a id="l2972" class='ln'>2972</a></td><td><span class="pp">#define</span> <a id="2972c9" class="tk">CAN_F2R1_FB1</a>                   ((<a id="2972c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="2973" id="2973">
<td><a id="l2973" class='ln'>2973</a></td><td><span class="pp">#define</span> <a id="2973c9" class="tk">CAN_F2R1_FB2</a>                   ((<a id="2973c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="2974" id="2974">
<td><a id="l2974" class='ln'>2974</a></td><td><span class="pp">#define</span> <a id="2974c9" class="tk">CAN_F2R1_FB3</a>                   ((<a id="2974c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="2975" id="2975">
<td><a id="l2975" class='ln'>2975</a></td><td><span class="pp">#define</span> <a id="2975c9" class="tk">CAN_F2R1_FB4</a>                   ((<a id="2975c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="2976" id="2976">
<td><a id="l2976" class='ln'>2976</a></td><td><span class="pp">#define</span> <a id="2976c9" class="tk">CAN_F2R1_FB5</a>                   ((<a id="2976c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="2977" id="2977">
<td><a id="l2977" class='ln'>2977</a></td><td><span class="pp">#define</span> <a id="2977c9" class="tk">CAN_F2R1_FB6</a>                   ((<a id="2977c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="2978" id="2978">
<td><a id="l2978" class='ln'>2978</a></td><td><span class="pp">#define</span> <a id="2978c9" class="tk">CAN_F2R1_FB7</a>                   ((<a id="2978c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="2979" id="2979">
<td><a id="l2979" class='ln'>2979</a></td><td><span class="pp">#define</span> <a id="2979c9" class="tk">CAN_F2R1_FB8</a>                   ((<a id="2979c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="2980" id="2980">
<td><a id="l2980" class='ln'>2980</a></td><td><span class="pp">#define</span> <a id="2980c9" class="tk">CAN_F2R1_FB9</a>                   ((<a id="2980c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="2981" id="2981">
<td><a id="l2981" class='ln'>2981</a></td><td><span class="pp">#define</span> <a id="2981c9" class="tk">CAN_F2R1_FB10</a>                  ((<a id="2981c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="2982" id="2982">
<td><a id="l2982" class='ln'>2982</a></td><td><span class="pp">#define</span> <a id="2982c9" class="tk">CAN_F2R1_FB11</a>                  ((<a id="2982c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="2983" id="2983">
<td><a id="l2983" class='ln'>2983</a></td><td><span class="pp">#define</span> <a id="2983c9" class="tk">CAN_F2R1_FB12</a>                  ((<a id="2983c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="2984" id="2984">
<td><a id="l2984" class='ln'>2984</a></td><td><span class="pp">#define</span> <a id="2984c9" class="tk">CAN_F2R1_FB13</a>                  ((<a id="2984c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="2985" id="2985">
<td><a id="l2985" class='ln'>2985</a></td><td><span class="pp">#define</span> <a id="2985c9" class="tk">CAN_F2R1_FB14</a>                  ((<a id="2985c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="2986" id="2986">
<td><a id="l2986" class='ln'>2986</a></td><td><span class="pp">#define</span> <a id="2986c9" class="tk">CAN_F2R1_FB15</a>                  ((<a id="2986c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="2987" id="2987">
<td><a id="l2987" class='ln'>2987</a></td><td><span class="pp">#define</span> <a id="2987c9" class="tk">CAN_F2R1_FB16</a>                  ((<a id="2987c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="2988" id="2988">
<td><a id="l2988" class='ln'>2988</a></td><td><span class="pp">#define</span> <a id="2988c9" class="tk">CAN_F2R1_FB17</a>                  ((<a id="2988c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="2989" id="2989">
<td><a id="l2989" class='ln'>2989</a></td><td><span class="pp">#define</span> <a id="2989c9" class="tk">CAN_F2R1_FB18</a>                  ((<a id="2989c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="2990" id="2990">
<td><a id="l2990" class='ln'>2990</a></td><td><span class="pp">#define</span> <a id="2990c9" class="tk">CAN_F2R1_FB19</a>                  ((<a id="2990c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="2991" id="2991">
<td><a id="l2991" class='ln'>2991</a></td><td><span class="pp">#define</span> <a id="2991c9" class="tk">CAN_F2R1_FB20</a>                  ((<a id="2991c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="2992" id="2992">
<td><a id="l2992" class='ln'>2992</a></td><td><span class="pp">#define</span> <a id="2992c9" class="tk">CAN_F2R1_FB21</a>                  ((<a id="2992c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="2993" id="2993">
<td><a id="l2993" class='ln'>2993</a></td><td><span class="pp">#define</span> <a id="2993c9" class="tk">CAN_F2R1_FB22</a>                  ((<a id="2993c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="2994" id="2994">
<td><a id="l2994" class='ln'>2994</a></td><td><span class="pp">#define</span> <a id="2994c9" class="tk">CAN_F2R1_FB23</a>                  ((<a id="2994c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="2995" id="2995">
<td><a id="l2995" class='ln'>2995</a></td><td><span class="pp">#define</span> <a id="2995c9" class="tk">CAN_F2R1_FB24</a>                  ((<a id="2995c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="2996" id="2996">
<td><a id="l2996" class='ln'>2996</a></td><td><span class="pp">#define</span> <a id="2996c9" class="tk">CAN_F2R1_FB25</a>                  ((<a id="2996c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="2997" id="2997">
<td><a id="l2997" class='ln'>2997</a></td><td><span class="pp">#define</span> <a id="2997c9" class="tk">CAN_F2R1_FB26</a>                  ((<a id="2997c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="2998" id="2998">
<td><a id="l2998" class='ln'>2998</a></td><td><span class="pp">#define</span> <a id="2998c9" class="tk">CAN_F2R1_FB27</a>                  ((<a id="2998c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="2999" id="2999">
<td><a id="l2999" class='ln'>2999</a></td><td><span class="pp">#define</span> <a id="2999c9" class="tk">CAN_F2R1_FB28</a>                  ((<a id="2999c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3000" id="3000">
<td><a id="l3000" class='ln'>3000</a></td><td><span class="pp">#define</span> <a id="3000c9" class="tk">CAN_F2R1_FB29</a>                  ((<a id="3000c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3001" id="3001">
<td><a id="l3001" class='ln'>3001</a></td><td><span class="pp">#define</span> <a id="3001c9" class="tk">CAN_F2R1_FB30</a>                  ((<a id="3001c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3002" id="3002">
<td><a id="l3002" class='ln'>3002</a></td><td><span class="pp">#define</span> <a id="3002c9" class="tk">CAN_F2R1_FB31</a>                  ((<a id="3002c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3003" id="3003">
<td><a id="l3003" class='ln'>3003</a></td><td></td></tr>
<tr name="3004" id="3004">
<td><a id="l3004" class='ln'>3004</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F3R1 register  *******************/</span></td></tr>
<tr name="3005" id="3005">
<td><a id="l3005" class='ln'>3005</a></td><td><span class="pp">#define</span> <a id="3005c9" class="tk">CAN_F3R1_FB0</a>                   ((<a id="3005c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="3006" id="3006">
<td><a id="l3006" class='ln'>3006</a></td><td><span class="pp">#define</span> <a id="3006c9" class="tk">CAN_F3R1_FB1</a>                   ((<a id="3006c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="3007" id="3007">
<td><a id="l3007" class='ln'>3007</a></td><td><span class="pp">#define</span> <a id="3007c9" class="tk">CAN_F3R1_FB2</a>                   ((<a id="3007c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="3008" id="3008">
<td><a id="l3008" class='ln'>3008</a></td><td><span class="pp">#define</span> <a id="3008c9" class="tk">CAN_F3R1_FB3</a>                   ((<a id="3008c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="3009" id="3009">
<td><a id="l3009" class='ln'>3009</a></td><td><span class="pp">#define</span> <a id="3009c9" class="tk">CAN_F3R1_FB4</a>                   ((<a id="3009c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="3010" id="3010">
<td><a id="l3010" class='ln'>3010</a></td><td><span class="pp">#define</span> <a id="3010c9" class="tk">CAN_F3R1_FB5</a>                   ((<a id="3010c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="3011" id="3011">
<td><a id="l3011" class='ln'>3011</a></td><td><span class="pp">#define</span> <a id="3011c9" class="tk">CAN_F3R1_FB6</a>                   ((<a id="3011c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="3012" id="3012">
<td><a id="l3012" class='ln'>3012</a></td><td><span class="pp">#define</span> <a id="3012c9" class="tk">CAN_F3R1_FB7</a>                   ((<a id="3012c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="3013" id="3013">
<td><a id="l3013" class='ln'>3013</a></td><td><span class="pp">#define</span> <a id="3013c9" class="tk">CAN_F3R1_FB8</a>                   ((<a id="3013c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="3014" id="3014">
<td><a id="l3014" class='ln'>3014</a></td><td><span class="pp">#define</span> <a id="3014c9" class="tk">CAN_F3R1_FB9</a>                   ((<a id="3014c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="3015" id="3015">
<td><a id="l3015" class='ln'>3015</a></td><td><span class="pp">#define</span> <a id="3015c9" class="tk">CAN_F3R1_FB10</a>                  ((<a id="3015c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="3016" id="3016">
<td><a id="l3016" class='ln'>3016</a></td><td><span class="pp">#define</span> <a id="3016c9" class="tk">CAN_F3R1_FB11</a>                  ((<a id="3016c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="3017" id="3017">
<td><a id="l3017" class='ln'>3017</a></td><td><span class="pp">#define</span> <a id="3017c9" class="tk">CAN_F3R1_FB12</a>                  ((<a id="3017c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="3018" id="3018">
<td><a id="l3018" class='ln'>3018</a></td><td><span class="pp">#define</span> <a id="3018c9" class="tk">CAN_F3R1_FB13</a>                  ((<a id="3018c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="3019" id="3019">
<td><a id="l3019" class='ln'>3019</a></td><td><span class="pp">#define</span> <a id="3019c9" class="tk">CAN_F3R1_FB14</a>                  ((<a id="3019c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="3020" id="3020">
<td><a id="l3020" class='ln'>3020</a></td><td><span class="pp">#define</span> <a id="3020c9" class="tk">CAN_F3R1_FB15</a>                  ((<a id="3020c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="3021" id="3021">
<td><a id="l3021" class='ln'>3021</a></td><td><span class="pp">#define</span> <a id="3021c9" class="tk">CAN_F3R1_FB16</a>                  ((<a id="3021c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="3022" id="3022">
<td><a id="l3022" class='ln'>3022</a></td><td><span class="pp">#define</span> <a id="3022c9" class="tk">CAN_F3R1_FB17</a>                  ((<a id="3022c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="3023" id="3023">
<td><a id="l3023" class='ln'>3023</a></td><td><span class="pp">#define</span> <a id="3023c9" class="tk">CAN_F3R1_FB18</a>                  ((<a id="3023c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="3024" id="3024">
<td><a id="l3024" class='ln'>3024</a></td><td><span class="pp">#define</span> <a id="3024c9" class="tk">CAN_F3R1_FB19</a>                  ((<a id="3024c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="3025" id="3025">
<td><a id="l3025" class='ln'>3025</a></td><td><span class="pp">#define</span> <a id="3025c9" class="tk">CAN_F3R1_FB20</a>                  ((<a id="3025c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="3026" id="3026">
<td><a id="l3026" class='ln'>3026</a></td><td><span class="pp">#define</span> <a id="3026c9" class="tk">CAN_F3R1_FB21</a>                  ((<a id="3026c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="3027" id="3027">
<td><a id="l3027" class='ln'>3027</a></td><td><span class="pp">#define</span> <a id="3027c9" class="tk">CAN_F3R1_FB22</a>                  ((<a id="3027c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="3028" id="3028">
<td><a id="l3028" class='ln'>3028</a></td><td><span class="pp">#define</span> <a id="3028c9" class="tk">CAN_F3R1_FB23</a>                  ((<a id="3028c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="3029" id="3029">
<td><a id="l3029" class='ln'>3029</a></td><td><span class="pp">#define</span> <a id="3029c9" class="tk">CAN_F3R1_FB24</a>                  ((<a id="3029c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="3030" id="3030">
<td><a id="l3030" class='ln'>3030</a></td><td><span class="pp">#define</span> <a id="3030c9" class="tk">CAN_F3R1_FB25</a>                  ((<a id="3030c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="3031" id="3031">
<td><a id="l3031" class='ln'>3031</a></td><td><span class="pp">#define</span> <a id="3031c9" class="tk">CAN_F3R1_FB26</a>                  ((<a id="3031c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="3032" id="3032">
<td><a id="l3032" class='ln'>3032</a></td><td><span class="pp">#define</span> <a id="3032c9" class="tk">CAN_F3R1_FB27</a>                  ((<a id="3032c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="3033" id="3033">
<td><a id="l3033" class='ln'>3033</a></td><td><span class="pp">#define</span> <a id="3033c9" class="tk">CAN_F3R1_FB28</a>                  ((<a id="3033c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3034" id="3034">
<td><a id="l3034" class='ln'>3034</a></td><td><span class="pp">#define</span> <a id="3034c9" class="tk">CAN_F3R1_FB29</a>                  ((<a id="3034c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3035" id="3035">
<td><a id="l3035" class='ln'>3035</a></td><td><span class="pp">#define</span> <a id="3035c9" class="tk">CAN_F3R1_FB30</a>                  ((<a id="3035c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3036" id="3036">
<td><a id="l3036" class='ln'>3036</a></td><td><span class="pp">#define</span> <a id="3036c9" class="tk">CAN_F3R1_FB31</a>                  ((<a id="3036c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3037" id="3037">
<td><a id="l3037" class='ln'>3037</a></td><td></td></tr>
<tr name="3038" id="3038">
<td><a id="l3038" class='ln'>3038</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F4R1 register  *******************/</span></td></tr>
<tr name="3039" id="3039">
<td><a id="l3039" class='ln'>3039</a></td><td><span class="pp">#define</span> <a id="3039c9" class="tk">CAN_F4R1_FB0</a>                   ((<a id="3039c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="3040" id="3040">
<td><a id="l3040" class='ln'>3040</a></td><td><span class="pp">#define</span> <a id="3040c9" class="tk">CAN_F4R1_FB1</a>                   ((<a id="3040c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="3041" id="3041">
<td><a id="l3041" class='ln'>3041</a></td><td><span class="pp">#define</span> <a id="3041c9" class="tk">CAN_F4R1_FB2</a>                   ((<a id="3041c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="3042" id="3042">
<td><a id="l3042" class='ln'>3042</a></td><td><span class="pp">#define</span> <a id="3042c9" class="tk">CAN_F4R1_FB3</a>                   ((<a id="3042c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="3043" id="3043">
<td><a id="l3043" class='ln'>3043</a></td><td><span class="pp">#define</span> <a id="3043c9" class="tk">CAN_F4R1_FB4</a>                   ((<a id="3043c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="3044" id="3044">
<td><a id="l3044" class='ln'>3044</a></td><td><span class="pp">#define</span> <a id="3044c9" class="tk">CAN_F4R1_FB5</a>                   ((<a id="3044c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="3045" id="3045">
<td><a id="l3045" class='ln'>3045</a></td><td><span class="pp">#define</span> <a id="3045c9" class="tk">CAN_F4R1_FB6</a>                   ((<a id="3045c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="3046" id="3046">
<td><a id="l3046" class='ln'>3046</a></td><td><span class="pp">#define</span> <a id="3046c9" class="tk">CAN_F4R1_FB7</a>                   ((<a id="3046c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="3047" id="3047">
<td><a id="l3047" class='ln'>3047</a></td><td><span class="pp">#define</span> <a id="3047c9" class="tk">CAN_F4R1_FB8</a>                   ((<a id="3047c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="3048" id="3048">
<td><a id="l3048" class='ln'>3048</a></td><td><span class="pp">#define</span> <a id="3048c9" class="tk">CAN_F4R1_FB9</a>                   ((<a id="3048c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="3049" id="3049">
<td><a id="l3049" class='ln'>3049</a></td><td><span class="pp">#define</span> <a id="3049c9" class="tk">CAN_F4R1_FB10</a>                  ((<a id="3049c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="3050" id="3050">
<td><a id="l3050" class='ln'>3050</a></td><td><span class="pp">#define</span> <a id="3050c9" class="tk">CAN_F4R1_FB11</a>                  ((<a id="3050c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="3051" id="3051">
<td><a id="l3051" class='ln'>3051</a></td><td><span class="pp">#define</span> <a id="3051c9" class="tk">CAN_F4R1_FB12</a>                  ((<a id="3051c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="3052" id="3052">
<td><a id="l3052" class='ln'>3052</a></td><td><span class="pp">#define</span> <a id="3052c9" class="tk">CAN_F4R1_FB13</a>                  ((<a id="3052c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="3053" id="3053">
<td><a id="l3053" class='ln'>3053</a></td><td><span class="pp">#define</span> <a id="3053c9" class="tk">CAN_F4R1_FB14</a>                  ((<a id="3053c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="3054" id="3054">
<td><a id="l3054" class='ln'>3054</a></td><td><span class="pp">#define</span> <a id="3054c9" class="tk">CAN_F4R1_FB15</a>                  ((<a id="3054c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="3055" id="3055">
<td><a id="l3055" class='ln'>3055</a></td><td><span class="pp">#define</span> <a id="3055c9" class="tk">CAN_F4R1_FB16</a>                  ((<a id="3055c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="3056" id="3056">
<td><a id="l3056" class='ln'>3056</a></td><td><span class="pp">#define</span> <a id="3056c9" class="tk">CAN_F4R1_FB17</a>                  ((<a id="3056c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="3057" id="3057">
<td><a id="l3057" class='ln'>3057</a></td><td><span class="pp">#define</span> <a id="3057c9" class="tk">CAN_F4R1_FB18</a>                  ((<a id="3057c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="3058" id="3058">
<td><a id="l3058" class='ln'>3058</a></td><td><span class="pp">#define</span> <a id="3058c9" class="tk">CAN_F4R1_FB19</a>                  ((<a id="3058c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="3059" id="3059">
<td><a id="l3059" class='ln'>3059</a></td><td><span class="pp">#define</span> <a id="3059c9" class="tk">CAN_F4R1_FB20</a>                  ((<a id="3059c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="3060" id="3060">
<td><a id="l3060" class='ln'>3060</a></td><td><span class="pp">#define</span> <a id="3060c9" class="tk">CAN_F4R1_FB21</a>                  ((<a id="3060c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="3061" id="3061">
<td><a id="l3061" class='ln'>3061</a></td><td><span class="pp">#define</span> <a id="3061c9" class="tk">CAN_F4R1_FB22</a>                  ((<a id="3061c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="3062" id="3062">
<td><a id="l3062" class='ln'>3062</a></td><td><span class="pp">#define</span> <a id="3062c9" class="tk">CAN_F4R1_FB23</a>                  ((<a id="3062c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="3063" id="3063">
<td><a id="l3063" class='ln'>3063</a></td><td><span class="pp">#define</span> <a id="3063c9" class="tk">CAN_F4R1_FB24</a>                  ((<a id="3063c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="3064" id="3064">
<td><a id="l3064" class='ln'>3064</a></td><td><span class="pp">#define</span> <a id="3064c9" class="tk">CAN_F4R1_FB25</a>                  ((<a id="3064c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="3065" id="3065">
<td><a id="l3065" class='ln'>3065</a></td><td><span class="pp">#define</span> <a id="3065c9" class="tk">CAN_F4R1_FB26</a>                  ((<a id="3065c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="3066" id="3066">
<td><a id="l3066" class='ln'>3066</a></td><td><span class="pp">#define</span> <a id="3066c9" class="tk">CAN_F4R1_FB27</a>                  ((<a id="3066c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="3067" id="3067">
<td><a id="l3067" class='ln'>3067</a></td><td><span class="pp">#define</span> <a id="3067c9" class="tk">CAN_F4R1_FB28</a>                  ((<a id="3067c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3068" id="3068">
<td><a id="l3068" class='ln'>3068</a></td><td><span class="pp">#define</span> <a id="3068c9" class="tk">CAN_F4R1_FB29</a>                  ((<a id="3068c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3069" id="3069">
<td><a id="l3069" class='ln'>3069</a></td><td><span class="pp">#define</span> <a id="3069c9" class="tk">CAN_F4R1_FB30</a>                  ((<a id="3069c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3070" id="3070">
<td><a id="l3070" class='ln'>3070</a></td><td><span class="pp">#define</span> <a id="3070c9" class="tk">CAN_F4R1_FB31</a>                  ((<a id="3070c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3071" id="3071">
<td><a id="l3071" class='ln'>3071</a></td><td></td></tr>
<tr name="3072" id="3072">
<td><a id="l3072" class='ln'>3072</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F5R1 register  *******************/</span></td></tr>
<tr name="3073" id="3073">
<td><a id="l3073" class='ln'>3073</a></td><td><span class="pp">#define</span> <a id="3073c9" class="tk">CAN_F5R1_FB0</a>                   ((<a id="3073c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="3074" id="3074">
<td><a id="l3074" class='ln'>3074</a></td><td><span class="pp">#define</span> <a id="3074c9" class="tk">CAN_F5R1_FB1</a>                   ((<a id="3074c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="3075" id="3075">
<td><a id="l3075" class='ln'>3075</a></td><td><span class="pp">#define</span> <a id="3075c9" class="tk">CAN_F5R1_FB2</a>                   ((<a id="3075c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="3076" id="3076">
<td><a id="l3076" class='ln'>3076</a></td><td><span class="pp">#define</span> <a id="3076c9" class="tk">CAN_F5R1_FB3</a>                   ((<a id="3076c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="3077" id="3077">
<td><a id="l3077" class='ln'>3077</a></td><td><span class="pp">#define</span> <a id="3077c9" class="tk">CAN_F5R1_FB4</a>                   ((<a id="3077c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="3078" id="3078">
<td><a id="l3078" class='ln'>3078</a></td><td><span class="pp">#define</span> <a id="3078c9" class="tk">CAN_F5R1_FB5</a>                   ((<a id="3078c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="3079" id="3079">
<td><a id="l3079" class='ln'>3079</a></td><td><span class="pp">#define</span> <a id="3079c9" class="tk">CAN_F5R1_FB6</a>                   ((<a id="3079c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="3080" id="3080">
<td><a id="l3080" class='ln'>3080</a></td><td><span class="pp">#define</span> <a id="3080c9" class="tk">CAN_F5R1_FB7</a>                   ((<a id="3080c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="3081" id="3081">
<td><a id="l3081" class='ln'>3081</a></td><td><span class="pp">#define</span> <a id="3081c9" class="tk">CAN_F5R1_FB8</a>                   ((<a id="3081c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="3082" id="3082">
<td><a id="l3082" class='ln'>3082</a></td><td><span class="pp">#define</span> <a id="3082c9" class="tk">CAN_F5R1_FB9</a>                   ((<a id="3082c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="3083" id="3083">
<td><a id="l3083" class='ln'>3083</a></td><td><span class="pp">#define</span> <a id="3083c9" class="tk">CAN_F5R1_FB10</a>                  ((<a id="3083c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="3084" id="3084">
<td><a id="l3084" class='ln'>3084</a></td><td><span class="pp">#define</span> <a id="3084c9" class="tk">CAN_F5R1_FB11</a>                  ((<a id="3084c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="3085" id="3085">
<td><a id="l3085" class='ln'>3085</a></td><td><span class="pp">#define</span> <a id="3085c9" class="tk">CAN_F5R1_FB12</a>                  ((<a id="3085c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="3086" id="3086">
<td><a id="l3086" class='ln'>3086</a></td><td><span class="pp">#define</span> <a id="3086c9" class="tk">CAN_F5R1_FB13</a>                  ((<a id="3086c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="3087" id="3087">
<td><a id="l3087" class='ln'>3087</a></td><td><span class="pp">#define</span> <a id="3087c9" class="tk">CAN_F5R1_FB14</a>                  ((<a id="3087c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="3088" id="3088">
<td><a id="l3088" class='ln'>3088</a></td><td><span class="pp">#define</span> <a id="3088c9" class="tk">CAN_F5R1_FB15</a>                  ((<a id="3088c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="3089" id="3089">
<td><a id="l3089" class='ln'>3089</a></td><td><span class="pp">#define</span> <a id="3089c9" class="tk">CAN_F5R1_FB16</a>                  ((<a id="3089c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="3090" id="3090">
<td><a id="l3090" class='ln'>3090</a></td><td><span class="pp">#define</span> <a id="3090c9" class="tk">CAN_F5R1_FB17</a>                  ((<a id="3090c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="3091" id="3091">
<td><a id="l3091" class='ln'>3091</a></td><td><span class="pp">#define</span> <a id="3091c9" class="tk">CAN_F5R1_FB18</a>                  ((<a id="3091c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="3092" id="3092">
<td><a id="l3092" class='ln'>3092</a></td><td><span class="pp">#define</span> <a id="3092c9" class="tk">CAN_F5R1_FB19</a>                  ((<a id="3092c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="3093" id="3093">
<td><a id="l3093" class='ln'>3093</a></td><td><span class="pp">#define</span> <a id="3093c9" class="tk">CAN_F5R1_FB20</a>                  ((<a id="3093c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="3094" id="3094">
<td><a id="l3094" class='ln'>3094</a></td><td><span class="pp">#define</span> <a id="3094c9" class="tk">CAN_F5R1_FB21</a>                  ((<a id="3094c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="3095" id="3095">
<td><a id="l3095" class='ln'>3095</a></td><td><span class="pp">#define</span> <a id="3095c9" class="tk">CAN_F5R1_FB22</a>                  ((<a id="3095c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="3096" id="3096">
<td><a id="l3096" class='ln'>3096</a></td><td><span class="pp">#define</span> <a id="3096c9" class="tk">CAN_F5R1_FB23</a>                  ((<a id="3096c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="3097" id="3097">
<td><a id="l3097" class='ln'>3097</a></td><td><span class="pp">#define</span> <a id="3097c9" class="tk">CAN_F5R1_FB24</a>                  ((<a id="3097c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="3098" id="3098">
<td><a id="l3098" class='ln'>3098</a></td><td><span class="pp">#define</span> <a id="3098c9" class="tk">CAN_F5R1_FB25</a>                  ((<a id="3098c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="3099" id="3099">
<td><a id="l3099" class='ln'>3099</a></td><td><span class="pp">#define</span> <a id="3099c9" class="tk">CAN_F5R1_FB26</a>                  ((<a id="3099c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="3100" id="3100">
<td><a id="l3100" class='ln'>3100</a></td><td><span class="pp">#define</span> <a id="3100c9" class="tk">CAN_F5R1_FB27</a>                  ((<a id="3100c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="3101" id="3101">
<td><a id="l3101" class='ln'>3101</a></td><td><span class="pp">#define</span> <a id="3101c9" class="tk">CAN_F5R1_FB28</a>                  ((<a id="3101c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3102" id="3102">
<td><a id="l3102" class='ln'>3102</a></td><td><span class="pp">#define</span> <a id="3102c9" class="tk">CAN_F5R1_FB29</a>                  ((<a id="3102c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3103" id="3103">
<td><a id="l3103" class='ln'>3103</a></td><td><span class="pp">#define</span> <a id="3103c9" class="tk">CAN_F5R1_FB30</a>                  ((<a id="3103c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3104" id="3104">
<td><a id="l3104" class='ln'>3104</a></td><td><span class="pp">#define</span> <a id="3104c9" class="tk">CAN_F5R1_FB31</a>                  ((<a id="3104c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3105" id="3105">
<td><a id="l3105" class='ln'>3105</a></td><td></td></tr>
<tr name="3106" id="3106">
<td><a id="l3106" class='ln'>3106</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F6R1 register  *******************/</span></td></tr>
<tr name="3107" id="3107">
<td><a id="l3107" class='ln'>3107</a></td><td><span class="pp">#define</span> <a id="3107c9" class="tk">CAN_F6R1_FB0</a>                   ((<a id="3107c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="3108" id="3108">
<td><a id="l3108" class='ln'>3108</a></td><td><span class="pp">#define</span> <a id="3108c9" class="tk">CAN_F6R1_FB1</a>                   ((<a id="3108c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="3109" id="3109">
<td><a id="l3109" class='ln'>3109</a></td><td><span class="pp">#define</span> <a id="3109c9" class="tk">CAN_F6R1_FB2</a>                   ((<a id="3109c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="3110" id="3110">
<td><a id="l3110" class='ln'>3110</a></td><td><span class="pp">#define</span> <a id="3110c9" class="tk">CAN_F6R1_FB3</a>                   ((<a id="3110c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="3111" id="3111">
<td><a id="l3111" class='ln'>3111</a></td><td><span class="pp">#define</span> <a id="3111c9" class="tk">CAN_F6R1_FB4</a>                   ((<a id="3111c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="3112" id="3112">
<td><a id="l3112" class='ln'>3112</a></td><td><span class="pp">#define</span> <a id="3112c9" class="tk">CAN_F6R1_FB5</a>                   ((<a id="3112c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="3113" id="3113">
<td><a id="l3113" class='ln'>3113</a></td><td><span class="pp">#define</span> <a id="3113c9" class="tk">CAN_F6R1_FB6</a>                   ((<a id="3113c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="3114" id="3114">
<td><a id="l3114" class='ln'>3114</a></td><td><span class="pp">#define</span> <a id="3114c9" class="tk">CAN_F6R1_FB7</a>                   ((<a id="3114c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="3115" id="3115">
<td><a id="l3115" class='ln'>3115</a></td><td><span class="pp">#define</span> <a id="3115c9" class="tk">CAN_F6R1_FB8</a>                   ((<a id="3115c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="3116" id="3116">
<td><a id="l3116" class='ln'>3116</a></td><td><span class="pp">#define</span> <a id="3116c9" class="tk">CAN_F6R1_FB9</a>                   ((<a id="3116c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="3117" id="3117">
<td><a id="l3117" class='ln'>3117</a></td><td><span class="pp">#define</span> <a id="3117c9" class="tk">CAN_F6R1_FB10</a>                  ((<a id="3117c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="3118" id="3118">
<td><a id="l3118" class='ln'>3118</a></td><td><span class="pp">#define</span> <a id="3118c9" class="tk">CAN_F6R1_FB11</a>                  ((<a id="3118c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="3119" id="3119">
<td><a id="l3119" class='ln'>3119</a></td><td><span class="pp">#define</span> <a id="3119c9" class="tk">CAN_F6R1_FB12</a>                  ((<a id="3119c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="3120" id="3120">
<td><a id="l3120" class='ln'>3120</a></td><td><span class="pp">#define</span> <a id="3120c9" class="tk">CAN_F6R1_FB13</a>                  ((<a id="3120c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="3121" id="3121">
<td><a id="l3121" class='ln'>3121</a></td><td><span class="pp">#define</span> <a id="3121c9" class="tk">CAN_F6R1_FB14</a>                  ((<a id="3121c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="3122" id="3122">
<td><a id="l3122" class='ln'>3122</a></td><td><span class="pp">#define</span> <a id="3122c9" class="tk">CAN_F6R1_FB15</a>                  ((<a id="3122c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="3123" id="3123">
<td><a id="l3123" class='ln'>3123</a></td><td><span class="pp">#define</span> <a id="3123c9" class="tk">CAN_F6R1_FB16</a>                  ((<a id="3123c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="3124" id="3124">
<td><a id="l3124" class='ln'>3124</a></td><td><span class="pp">#define</span> <a id="3124c9" class="tk">CAN_F6R1_FB17</a>                  ((<a id="3124c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="3125" id="3125">
<td><a id="l3125" class='ln'>3125</a></td><td><span class="pp">#define</span> <a id="3125c9" class="tk">CAN_F6R1_FB18</a>                  ((<a id="3125c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="3126" id="3126">
<td><a id="l3126" class='ln'>3126</a></td><td><span class="pp">#define</span> <a id="3126c9" class="tk">CAN_F6R1_FB19</a>                  ((<a id="3126c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="3127" id="3127">
<td><a id="l3127" class='ln'>3127</a></td><td><span class="pp">#define</span> <a id="3127c9" class="tk">CAN_F6R1_FB20</a>                  ((<a id="3127c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="3128" id="3128">
<td><a id="l3128" class='ln'>3128</a></td><td><span class="pp">#define</span> <a id="3128c9" class="tk">CAN_F6R1_FB21</a>                  ((<a id="3128c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="3129" id="3129">
<td><a id="l3129" class='ln'>3129</a></td><td><span class="pp">#define</span> <a id="3129c9" class="tk">CAN_F6R1_FB22</a>                  ((<a id="3129c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="3130" id="3130">
<td><a id="l3130" class='ln'>3130</a></td><td><span class="pp">#define</span> <a id="3130c9" class="tk">CAN_F6R1_FB23</a>                  ((<a id="3130c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="3131" id="3131">
<td><a id="l3131" class='ln'>3131</a></td><td><span class="pp">#define</span> <a id="3131c9" class="tk">CAN_F6R1_FB24</a>                  ((<a id="3131c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="3132" id="3132">
<td><a id="l3132" class='ln'>3132</a></td><td><span class="pp">#define</span> <a id="3132c9" class="tk">CAN_F6R1_FB25</a>                  ((<a id="3132c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="3133" id="3133">
<td><a id="l3133" class='ln'>3133</a></td><td><span class="pp">#define</span> <a id="3133c9" class="tk">CAN_F6R1_FB26</a>                  ((<a id="3133c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="3134" id="3134">
<td><a id="l3134" class='ln'>3134</a></td><td><span class="pp">#define</span> <a id="3134c9" class="tk">CAN_F6R1_FB27</a>                  ((<a id="3134c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="3135" id="3135">
<td><a id="l3135" class='ln'>3135</a></td><td><span class="pp">#define</span> <a id="3135c9" class="tk">CAN_F6R1_FB28</a>                  ((<a id="3135c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3136" id="3136">
<td><a id="l3136" class='ln'>3136</a></td><td><span class="pp">#define</span> <a id="3136c9" class="tk">CAN_F6R1_FB29</a>                  ((<a id="3136c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3137" id="3137">
<td><a id="l3137" class='ln'>3137</a></td><td><span class="pp">#define</span> <a id="3137c9" class="tk">CAN_F6R1_FB30</a>                  ((<a id="3137c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3138" id="3138">
<td><a id="l3138" class='ln'>3138</a></td><td><span class="pp">#define</span> <a id="3138c9" class="tk">CAN_F6R1_FB31</a>                  ((<a id="3138c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3139" id="3139">
<td><a id="l3139" class='ln'>3139</a></td><td></td></tr>
<tr name="3140" id="3140">
<td><a id="l3140" class='ln'>3140</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F7R1 register  *******************/</span></td></tr>
<tr name="3141" id="3141">
<td><a id="l3141" class='ln'>3141</a></td><td><span class="pp">#define</span> <a id="3141c9" class="tk">CAN_F7R1_FB0</a>                   ((<a id="3141c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="3142" id="3142">
<td><a id="l3142" class='ln'>3142</a></td><td><span class="pp">#define</span> <a id="3142c9" class="tk">CAN_F7R1_FB1</a>                   ((<a id="3142c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="3143" id="3143">
<td><a id="l3143" class='ln'>3143</a></td><td><span class="pp">#define</span> <a id="3143c9" class="tk">CAN_F7R1_FB2</a>                   ((<a id="3143c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="3144" id="3144">
<td><a id="l3144" class='ln'>3144</a></td><td><span class="pp">#define</span> <a id="3144c9" class="tk">CAN_F7R1_FB3</a>                   ((<a id="3144c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="3145" id="3145">
<td><a id="l3145" class='ln'>3145</a></td><td><span class="pp">#define</span> <a id="3145c9" class="tk">CAN_F7R1_FB4</a>                   ((<a id="3145c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="3146" id="3146">
<td><a id="l3146" class='ln'>3146</a></td><td><span class="pp">#define</span> <a id="3146c9" class="tk">CAN_F7R1_FB5</a>                   ((<a id="3146c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="3147" id="3147">
<td><a id="l3147" class='ln'>3147</a></td><td><span class="pp">#define</span> <a id="3147c9" class="tk">CAN_F7R1_FB6</a>                   ((<a id="3147c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="3148" id="3148">
<td><a id="l3148" class='ln'>3148</a></td><td><span class="pp">#define</span> <a id="3148c9" class="tk">CAN_F7R1_FB7</a>                   ((<a id="3148c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="3149" id="3149">
<td><a id="l3149" class='ln'>3149</a></td><td><span class="pp">#define</span> <a id="3149c9" class="tk">CAN_F7R1_FB8</a>                   ((<a id="3149c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="3150" id="3150">
<td><a id="l3150" class='ln'>3150</a></td><td><span class="pp">#define</span> <a id="3150c9" class="tk">CAN_F7R1_FB9</a>                   ((<a id="3150c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="3151" id="3151">
<td><a id="l3151" class='ln'>3151</a></td><td><span class="pp">#define</span> <a id="3151c9" class="tk">CAN_F7R1_FB10</a>                  ((<a id="3151c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="3152" id="3152">
<td><a id="l3152" class='ln'>3152</a></td><td><span class="pp">#define</span> <a id="3152c9" class="tk">CAN_F7R1_FB11</a>                  ((<a id="3152c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="3153" id="3153">
<td><a id="l3153" class='ln'>3153</a></td><td><span class="pp">#define</span> <a id="3153c9" class="tk">CAN_F7R1_FB12</a>                  ((<a id="3153c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="3154" id="3154">
<td><a id="l3154" class='ln'>3154</a></td><td><span class="pp">#define</span> <a id="3154c9" class="tk">CAN_F7R1_FB13</a>                  ((<a id="3154c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="3155" id="3155">
<td><a id="l3155" class='ln'>3155</a></td><td><span class="pp">#define</span> <a id="3155c9" class="tk">CAN_F7R1_FB14</a>                  ((<a id="3155c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="3156" id="3156">
<td><a id="l3156" class='ln'>3156</a></td><td><span class="pp">#define</span> <a id="3156c9" class="tk">CAN_F7R1_FB15</a>                  ((<a id="3156c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="3157" id="3157">
<td><a id="l3157" class='ln'>3157</a></td><td><span class="pp">#define</span> <a id="3157c9" class="tk">CAN_F7R1_FB16</a>                  ((<a id="3157c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="3158" id="3158">
<td><a id="l3158" class='ln'>3158</a></td><td><span class="pp">#define</span> <a id="3158c9" class="tk">CAN_F7R1_FB17</a>                  ((<a id="3158c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="3159" id="3159">
<td><a id="l3159" class='ln'>3159</a></td><td><span class="pp">#define</span> <a id="3159c9" class="tk">CAN_F7R1_FB18</a>                  ((<a id="3159c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="3160" id="3160">
<td><a id="l3160" class='ln'>3160</a></td><td><span class="pp">#define</span> <a id="3160c9" class="tk">CAN_F7R1_FB19</a>                  ((<a id="3160c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="3161" id="3161">
<td><a id="l3161" class='ln'>3161</a></td><td><span class="pp">#define</span> <a id="3161c9" class="tk">CAN_F7R1_FB20</a>                  ((<a id="3161c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="3162" id="3162">
<td><a id="l3162" class='ln'>3162</a></td><td><span class="pp">#define</span> <a id="3162c9" class="tk">CAN_F7R1_FB21</a>                  ((<a id="3162c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="3163" id="3163">
<td><a id="l3163" class='ln'>3163</a></td><td><span class="pp">#define</span> <a id="3163c9" class="tk">CAN_F7R1_FB22</a>                  ((<a id="3163c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="3164" id="3164">
<td><a id="l3164" class='ln'>3164</a></td><td><span class="pp">#define</span> <a id="3164c9" class="tk">CAN_F7R1_FB23</a>                  ((<a id="3164c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="3165" id="3165">
<td><a id="l3165" class='ln'>3165</a></td><td><span class="pp">#define</span> <a id="3165c9" class="tk">CAN_F7R1_FB24</a>                  ((<a id="3165c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="3166" id="3166">
<td><a id="l3166" class='ln'>3166</a></td><td><span class="pp">#define</span> <a id="3166c9" class="tk">CAN_F7R1_FB25</a>                  ((<a id="3166c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="3167" id="3167">
<td><a id="l3167" class='ln'>3167</a></td><td><span class="pp">#define</span> <a id="3167c9" class="tk">CAN_F7R1_FB26</a>                  ((<a id="3167c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="3168" id="3168">
<td><a id="l3168" class='ln'>3168</a></td><td><span class="pp">#define</span> <a id="3168c9" class="tk">CAN_F7R1_FB27</a>                  ((<a id="3168c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="3169" id="3169">
<td><a id="l3169" class='ln'>3169</a></td><td><span class="pp">#define</span> <a id="3169c9" class="tk">CAN_F7R1_FB28</a>                  ((<a id="3169c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3170" id="3170">
<td><a id="l3170" class='ln'>3170</a></td><td><span class="pp">#define</span> <a id="3170c9" class="tk">CAN_F7R1_FB29</a>                  ((<a id="3170c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3171" id="3171">
<td><a id="l3171" class='ln'>3171</a></td><td><span class="pp">#define</span> <a id="3171c9" class="tk">CAN_F7R1_FB30</a>                  ((<a id="3171c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3172" id="3172">
<td><a id="l3172" class='ln'>3172</a></td><td><span class="pp">#define</span> <a id="3172c9" class="tk">CAN_F7R1_FB31</a>                  ((<a id="3172c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3173" id="3173">
<td><a id="l3173" class='ln'>3173</a></td><td></td></tr>
<tr name="3174" id="3174">
<td><a id="l3174" class='ln'>3174</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F8R1 register  *******************/</span></td></tr>
<tr name="3175" id="3175">
<td><a id="l3175" class='ln'>3175</a></td><td><span class="pp">#define</span> <a id="3175c9" class="tk">CAN_F8R1_FB0</a>                   ((<a id="3175c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="3176" id="3176">
<td><a id="l3176" class='ln'>3176</a></td><td><span class="pp">#define</span> <a id="3176c9" class="tk">CAN_F8R1_FB1</a>                   ((<a id="3176c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="3177" id="3177">
<td><a id="l3177" class='ln'>3177</a></td><td><span class="pp">#define</span> <a id="3177c9" class="tk">CAN_F8R1_FB2</a>                   ((<a id="3177c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="3178" id="3178">
<td><a id="l3178" class='ln'>3178</a></td><td><span class="pp">#define</span> <a id="3178c9" class="tk">CAN_F8R1_FB3</a>                   ((<a id="3178c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="3179" id="3179">
<td><a id="l3179" class='ln'>3179</a></td><td><span class="pp">#define</span> <a id="3179c9" class="tk">CAN_F8R1_FB4</a>                   ((<a id="3179c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="3180" id="3180">
<td><a id="l3180" class='ln'>3180</a></td><td><span class="pp">#define</span> <a id="3180c9" class="tk">CAN_F8R1_FB5</a>                   ((<a id="3180c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="3181" id="3181">
<td><a id="l3181" class='ln'>3181</a></td><td><span class="pp">#define</span> <a id="3181c9" class="tk">CAN_F8R1_FB6</a>                   ((<a id="3181c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="3182" id="3182">
<td><a id="l3182" class='ln'>3182</a></td><td><span class="pp">#define</span> <a id="3182c9" class="tk">CAN_F8R1_FB7</a>                   ((<a id="3182c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="3183" id="3183">
<td><a id="l3183" class='ln'>3183</a></td><td><span class="pp">#define</span> <a id="3183c9" class="tk">CAN_F8R1_FB8</a>                   ((<a id="3183c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="3184" id="3184">
<td><a id="l3184" class='ln'>3184</a></td><td><span class="pp">#define</span> <a id="3184c9" class="tk">CAN_F8R1_FB9</a>                   ((<a id="3184c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="3185" id="3185">
<td><a id="l3185" class='ln'>3185</a></td><td><span class="pp">#define</span> <a id="3185c9" class="tk">CAN_F8R1_FB10</a>                  ((<a id="3185c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="3186" id="3186">
<td><a id="l3186" class='ln'>3186</a></td><td><span class="pp">#define</span> <a id="3186c9" class="tk">CAN_F8R1_FB11</a>                  ((<a id="3186c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="3187" id="3187">
<td><a id="l3187" class='ln'>3187</a></td><td><span class="pp">#define</span> <a id="3187c9" class="tk">CAN_F8R1_FB12</a>                  ((<a id="3187c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="3188" id="3188">
<td><a id="l3188" class='ln'>3188</a></td><td><span class="pp">#define</span> <a id="3188c9" class="tk">CAN_F8R1_FB13</a>                  ((<a id="3188c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="3189" id="3189">
<td><a id="l3189" class='ln'>3189</a></td><td><span class="pp">#define</span> <a id="3189c9" class="tk">CAN_F8R1_FB14</a>                  ((<a id="3189c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="3190" id="3190">
<td><a id="l3190" class='ln'>3190</a></td><td><span class="pp">#define</span> <a id="3190c9" class="tk">CAN_F8R1_FB15</a>                  ((<a id="3190c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="3191" id="3191">
<td><a id="l3191" class='ln'>3191</a></td><td><span class="pp">#define</span> <a id="3191c9" class="tk">CAN_F8R1_FB16</a>                  ((<a id="3191c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="3192" id="3192">
<td><a id="l3192" class='ln'>3192</a></td><td><span class="pp">#define</span> <a id="3192c9" class="tk">CAN_F8R1_FB17</a>                  ((<a id="3192c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="3193" id="3193">
<td><a id="l3193" class='ln'>3193</a></td><td><span class="pp">#define</span> <a id="3193c9" class="tk">CAN_F8R1_FB18</a>                  ((<a id="3193c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="3194" id="3194">
<td><a id="l3194" class='ln'>3194</a></td><td><span class="pp">#define</span> <a id="3194c9" class="tk">CAN_F8R1_FB19</a>                  ((<a id="3194c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="3195" id="3195">
<td><a id="l3195" class='ln'>3195</a></td><td><span class="pp">#define</span> <a id="3195c9" class="tk">CAN_F8R1_FB20</a>                  ((<a id="3195c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="3196" id="3196">
<td><a id="l3196" class='ln'>3196</a></td><td><span class="pp">#define</span> <a id="3196c9" class="tk">CAN_F8R1_FB21</a>                  ((<a id="3196c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="3197" id="3197">
<td><a id="l3197" class='ln'>3197</a></td><td><span class="pp">#define</span> <a id="3197c9" class="tk">CAN_F8R1_FB22</a>                  ((<a id="3197c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="3198" id="3198">
<td><a id="l3198" class='ln'>3198</a></td><td><span class="pp">#define</span> <a id="3198c9" class="tk">CAN_F8R1_FB23</a>                  ((<a id="3198c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="3199" id="3199">
<td><a id="l3199" class='ln'>3199</a></td><td><span class="pp">#define</span> <a id="3199c9" class="tk">CAN_F8R1_FB24</a>                  ((<a id="3199c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="3200" id="3200">
<td><a id="l3200" class='ln'>3200</a></td><td><span class="pp">#define</span> <a id="3200c9" class="tk">CAN_F8R1_FB25</a>                  ((<a id="3200c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="3201" id="3201">
<td><a id="l3201" class='ln'>3201</a></td><td><span class="pp">#define</span> <a id="3201c9" class="tk">CAN_F8R1_FB26</a>                  ((<a id="3201c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="3202" id="3202">
<td><a id="l3202" class='ln'>3202</a></td><td><span class="pp">#define</span> <a id="3202c9" class="tk">CAN_F8R1_FB27</a>                  ((<a id="3202c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="3203" id="3203">
<td><a id="l3203" class='ln'>3203</a></td><td><span class="pp">#define</span> <a id="3203c9" class="tk">CAN_F8R1_FB28</a>                  ((<a id="3203c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3204" id="3204">
<td><a id="l3204" class='ln'>3204</a></td><td><span class="pp">#define</span> <a id="3204c9" class="tk">CAN_F8R1_FB29</a>                  ((<a id="3204c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3205" id="3205">
<td><a id="l3205" class='ln'>3205</a></td><td><span class="pp">#define</span> <a id="3205c9" class="tk">CAN_F8R1_FB30</a>                  ((<a id="3205c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3206" id="3206">
<td><a id="l3206" class='ln'>3206</a></td><td><span class="pp">#define</span> <a id="3206c9" class="tk">CAN_F8R1_FB31</a>                  ((<a id="3206c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3207" id="3207">
<td><a id="l3207" class='ln'>3207</a></td><td></td></tr>
<tr name="3208" id="3208">
<td><a id="l3208" class='ln'>3208</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F9R1 register  *******************/</span></td></tr>
<tr name="3209" id="3209">
<td><a id="l3209" class='ln'>3209</a></td><td><span class="pp">#define</span> <a id="3209c9" class="tk">CAN_F9R1_FB0</a>                   ((<a id="3209c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="3210" id="3210">
<td><a id="l3210" class='ln'>3210</a></td><td><span class="pp">#define</span> <a id="3210c9" class="tk">CAN_F9R1_FB1</a>                   ((<a id="3210c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="3211" id="3211">
<td><a id="l3211" class='ln'>3211</a></td><td><span class="pp">#define</span> <a id="3211c9" class="tk">CAN_F9R1_FB2</a>                   ((<a id="3211c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="3212" id="3212">
<td><a id="l3212" class='ln'>3212</a></td><td><span class="pp">#define</span> <a id="3212c9" class="tk">CAN_F9R1_FB3</a>                   ((<a id="3212c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="3213" id="3213">
<td><a id="l3213" class='ln'>3213</a></td><td><span class="pp">#define</span> <a id="3213c9" class="tk">CAN_F9R1_FB4</a>                   ((<a id="3213c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="3214" id="3214">
<td><a id="l3214" class='ln'>3214</a></td><td><span class="pp">#define</span> <a id="3214c9" class="tk">CAN_F9R1_FB5</a>                   ((<a id="3214c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="3215" id="3215">
<td><a id="l3215" class='ln'>3215</a></td><td><span class="pp">#define</span> <a id="3215c9" class="tk">CAN_F9R1_FB6</a>                   ((<a id="3215c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="3216" id="3216">
<td><a id="l3216" class='ln'>3216</a></td><td><span class="pp">#define</span> <a id="3216c9" class="tk">CAN_F9R1_FB7</a>                   ((<a id="3216c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="3217" id="3217">
<td><a id="l3217" class='ln'>3217</a></td><td><span class="pp">#define</span> <a id="3217c9" class="tk">CAN_F9R1_FB8</a>                   ((<a id="3217c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="3218" id="3218">
<td><a id="l3218" class='ln'>3218</a></td><td><span class="pp">#define</span> <a id="3218c9" class="tk">CAN_F9R1_FB9</a>                   ((<a id="3218c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="3219" id="3219">
<td><a id="l3219" class='ln'>3219</a></td><td><span class="pp">#define</span> <a id="3219c9" class="tk">CAN_F9R1_FB10</a>                  ((<a id="3219c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="3220" id="3220">
<td><a id="l3220" class='ln'>3220</a></td><td><span class="pp">#define</span> <a id="3220c9" class="tk">CAN_F9R1_FB11</a>                  ((<a id="3220c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="3221" id="3221">
<td><a id="l3221" class='ln'>3221</a></td><td><span class="pp">#define</span> <a id="3221c9" class="tk">CAN_F9R1_FB12</a>                  ((<a id="3221c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="3222" id="3222">
<td><a id="l3222" class='ln'>3222</a></td><td><span class="pp">#define</span> <a id="3222c9" class="tk">CAN_F9R1_FB13</a>                  ((<a id="3222c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="3223" id="3223">
<td><a id="l3223" class='ln'>3223</a></td><td><span class="pp">#define</span> <a id="3223c9" class="tk">CAN_F9R1_FB14</a>                  ((<a id="3223c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="3224" id="3224">
<td><a id="l3224" class='ln'>3224</a></td><td><span class="pp">#define</span> <a id="3224c9" class="tk">CAN_F9R1_FB15</a>                  ((<a id="3224c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="3225" id="3225">
<td><a id="l3225" class='ln'>3225</a></td><td><span class="pp">#define</span> <a id="3225c9" class="tk">CAN_F9R1_FB16</a>                  ((<a id="3225c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="3226" id="3226">
<td><a id="l3226" class='ln'>3226</a></td><td><span class="pp">#define</span> <a id="3226c9" class="tk">CAN_F9R1_FB17</a>                  ((<a id="3226c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="3227" id="3227">
<td><a id="l3227" class='ln'>3227</a></td><td><span class="pp">#define</span> <a id="3227c9" class="tk">CAN_F9R1_FB18</a>                  ((<a id="3227c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="3228" id="3228">
<td><a id="l3228" class='ln'>3228</a></td><td><span class="pp">#define</span> <a id="3228c9" class="tk">CAN_F9R1_FB19</a>                  ((<a id="3228c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="3229" id="3229">
<td><a id="l3229" class='ln'>3229</a></td><td><span class="pp">#define</span> <a id="3229c9" class="tk">CAN_F9R1_FB20</a>                  ((<a id="3229c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="3230" id="3230">
<td><a id="l3230" class='ln'>3230</a></td><td><span class="pp">#define</span> <a id="3230c9" class="tk">CAN_F9R1_FB21</a>                  ((<a id="3230c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="3231" id="3231">
<td><a id="l3231" class='ln'>3231</a></td><td><span class="pp">#define</span> <a id="3231c9" class="tk">CAN_F9R1_FB22</a>                  ((<a id="3231c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="3232" id="3232">
<td><a id="l3232" class='ln'>3232</a></td><td><span class="pp">#define</span> <a id="3232c9" class="tk">CAN_F9R1_FB23</a>                  ((<a id="3232c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="3233" id="3233">
<td><a id="l3233" class='ln'>3233</a></td><td><span class="pp">#define</span> <a id="3233c9" class="tk">CAN_F9R1_FB24</a>                  ((<a id="3233c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="3234" id="3234">
<td><a id="l3234" class='ln'>3234</a></td><td><span class="pp">#define</span> <a id="3234c9" class="tk">CAN_F9R1_FB25</a>                  ((<a id="3234c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="3235" id="3235">
<td><a id="l3235" class='ln'>3235</a></td><td><span class="pp">#define</span> <a id="3235c9" class="tk">CAN_F9R1_FB26</a>                  ((<a id="3235c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="3236" id="3236">
<td><a id="l3236" class='ln'>3236</a></td><td><span class="pp">#define</span> <a id="3236c9" class="tk">CAN_F9R1_FB27</a>                  ((<a id="3236c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="3237" id="3237">
<td><a id="l3237" class='ln'>3237</a></td><td><span class="pp">#define</span> <a id="3237c9" class="tk">CAN_F9R1_FB28</a>                  ((<a id="3237c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3238" id="3238">
<td><a id="l3238" class='ln'>3238</a></td><td><span class="pp">#define</span> <a id="3238c9" class="tk">CAN_F9R1_FB29</a>                  ((<a id="3238c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3239" id="3239">
<td><a id="l3239" class='ln'>3239</a></td><td><span class="pp">#define</span> <a id="3239c9" class="tk">CAN_F9R1_FB30</a>                  ((<a id="3239c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3240" id="3240">
<td><a id="l3240" class='ln'>3240</a></td><td><span class="pp">#define</span> <a id="3240c9" class="tk">CAN_F9R1_FB31</a>                  ((<a id="3240c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3241" id="3241">
<td><a id="l3241" class='ln'>3241</a></td><td></td></tr>
<tr name="3242" id="3242">
<td><a id="l3242" class='ln'>3242</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F10R1 register  ******************/</span></td></tr>
<tr name="3243" id="3243">
<td><a id="l3243" class='ln'>3243</a></td><td><span class="pp">#define</span> <a id="3243c9" class="tk">CAN_F10R1_FB0</a>                  ((<a id="3243c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="3244" id="3244">
<td><a id="l3244" class='ln'>3244</a></td><td><span class="pp">#define</span> <a id="3244c9" class="tk">CAN_F10R1_FB1</a>                  ((<a id="3244c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="3245" id="3245">
<td><a id="l3245" class='ln'>3245</a></td><td><span class="pp">#define</span> <a id="3245c9" class="tk">CAN_F10R1_FB2</a>                  ((<a id="3245c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="3246" id="3246">
<td><a id="l3246" class='ln'>3246</a></td><td><span class="pp">#define</span> <a id="3246c9" class="tk">CAN_F10R1_FB3</a>                  ((<a id="3246c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="3247" id="3247">
<td><a id="l3247" class='ln'>3247</a></td><td><span class="pp">#define</span> <a id="3247c9" class="tk">CAN_F10R1_FB4</a>                  ((<a id="3247c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="3248" id="3248">
<td><a id="l3248" class='ln'>3248</a></td><td><span class="pp">#define</span> <a id="3248c9" class="tk">CAN_F10R1_FB5</a>                  ((<a id="3248c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="3249" id="3249">
<td><a id="l3249" class='ln'>3249</a></td><td><span class="pp">#define</span> <a id="3249c9" class="tk">CAN_F10R1_FB6</a>                  ((<a id="3249c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="3250" id="3250">
<td><a id="l3250" class='ln'>3250</a></td><td><span class="pp">#define</span> <a id="3250c9" class="tk">CAN_F10R1_FB7</a>                  ((<a id="3250c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="3251" id="3251">
<td><a id="l3251" class='ln'>3251</a></td><td><span class="pp">#define</span> <a id="3251c9" class="tk">CAN_F10R1_FB8</a>                  ((<a id="3251c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="3252" id="3252">
<td><a id="l3252" class='ln'>3252</a></td><td><span class="pp">#define</span> <a id="3252c9" class="tk">CAN_F10R1_FB9</a>                  ((<a id="3252c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="3253" id="3253">
<td><a id="l3253" class='ln'>3253</a></td><td><span class="pp">#define</span> <a id="3253c9" class="tk">CAN_F10R1_FB10</a>                 ((<a id="3253c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="3254" id="3254">
<td><a id="l3254" class='ln'>3254</a></td><td><span class="pp">#define</span> <a id="3254c9" class="tk">CAN_F10R1_FB11</a>                 ((<a id="3254c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="3255" id="3255">
<td><a id="l3255" class='ln'>3255</a></td><td><span class="pp">#define</span> <a id="3255c9" class="tk">CAN_F10R1_FB12</a>                 ((<a id="3255c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="3256" id="3256">
<td><a id="l3256" class='ln'>3256</a></td><td><span class="pp">#define</span> <a id="3256c9" class="tk">CAN_F10R1_FB13</a>                 ((<a id="3256c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="3257" id="3257">
<td><a id="l3257" class='ln'>3257</a></td><td><span class="pp">#define</span> <a id="3257c9" class="tk">CAN_F10R1_FB14</a>                 ((<a id="3257c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="3258" id="3258">
<td><a id="l3258" class='ln'>3258</a></td><td><span class="pp">#define</span> <a id="3258c9" class="tk">CAN_F10R1_FB15</a>                 ((<a id="3258c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="3259" id="3259">
<td><a id="l3259" class='ln'>3259</a></td><td><span class="pp">#define</span> <a id="3259c9" class="tk">CAN_F10R1_FB16</a>                 ((<a id="3259c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="3260" id="3260">
<td><a id="l3260" class='ln'>3260</a></td><td><span class="pp">#define</span> <a id="3260c9" class="tk">CAN_F10R1_FB17</a>                 ((<a id="3260c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="3261" id="3261">
<td><a id="l3261" class='ln'>3261</a></td><td><span class="pp">#define</span> <a id="3261c9" class="tk">CAN_F10R1_FB18</a>                 ((<a id="3261c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="3262" id="3262">
<td><a id="l3262" class='ln'>3262</a></td><td><span class="pp">#define</span> <a id="3262c9" class="tk">CAN_F10R1_FB19</a>                 ((<a id="3262c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="3263" id="3263">
<td><a id="l3263" class='ln'>3263</a></td><td><span class="pp">#define</span> <a id="3263c9" class="tk">CAN_F10R1_FB20</a>                 ((<a id="3263c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="3264" id="3264">
<td><a id="l3264" class='ln'>3264</a></td><td><span class="pp">#define</span> <a id="3264c9" class="tk">CAN_F10R1_FB21</a>                 ((<a id="3264c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="3265" id="3265">
<td><a id="l3265" class='ln'>3265</a></td><td><span class="pp">#define</span> <a id="3265c9" class="tk">CAN_F10R1_FB22</a>                 ((<a id="3265c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="3266" id="3266">
<td><a id="l3266" class='ln'>3266</a></td><td><span class="pp">#define</span> <a id="3266c9" class="tk">CAN_F10R1_FB23</a>                 ((<a id="3266c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="3267" id="3267">
<td><a id="l3267" class='ln'>3267</a></td><td><span class="pp">#define</span> <a id="3267c9" class="tk">CAN_F10R1_FB24</a>                 ((<a id="3267c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="3268" id="3268">
<td><a id="l3268" class='ln'>3268</a></td><td><span class="pp">#define</span> <a id="3268c9" class="tk">CAN_F10R1_FB25</a>                 ((<a id="3268c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="3269" id="3269">
<td><a id="l3269" class='ln'>3269</a></td><td><span class="pp">#define</span> <a id="3269c9" class="tk">CAN_F10R1_FB26</a>                 ((<a id="3269c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="3270" id="3270">
<td><a id="l3270" class='ln'>3270</a></td><td><span class="pp">#define</span> <a id="3270c9" class="tk">CAN_F10R1_FB27</a>                 ((<a id="3270c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="3271" id="3271">
<td><a id="l3271" class='ln'>3271</a></td><td><span class="pp">#define</span> <a id="3271c9" class="tk">CAN_F10R1_FB28</a>                 ((<a id="3271c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3272" id="3272">
<td><a id="l3272" class='ln'>3272</a></td><td><span class="pp">#define</span> <a id="3272c9" class="tk">CAN_F10R1_FB29</a>                 ((<a id="3272c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3273" id="3273">
<td><a id="l3273" class='ln'>3273</a></td><td><span class="pp">#define</span> <a id="3273c9" class="tk">CAN_F10R1_FB30</a>                 ((<a id="3273c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3274" id="3274">
<td><a id="l3274" class='ln'>3274</a></td><td><span class="pp">#define</span> <a id="3274c9" class="tk">CAN_F10R1_FB31</a>                 ((<a id="3274c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3275" id="3275">
<td><a id="l3275" class='ln'>3275</a></td><td></td></tr>
<tr name="3276" id="3276">
<td><a id="l3276" class='ln'>3276</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F11R1 register  ******************/</span></td></tr>
<tr name="3277" id="3277">
<td><a id="l3277" class='ln'>3277</a></td><td><span class="pp">#define</span> <a id="3277c9" class="tk">CAN_F11R1_FB0</a>                  ((<a id="3277c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="3278" id="3278">
<td><a id="l3278" class='ln'>3278</a></td><td><span class="pp">#define</span> <a id="3278c9" class="tk">CAN_F11R1_FB1</a>                  ((<a id="3278c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="3279" id="3279">
<td><a id="l3279" class='ln'>3279</a></td><td><span class="pp">#define</span> <a id="3279c9" class="tk">CAN_F11R1_FB2</a>                  ((<a id="3279c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="3280" id="3280">
<td><a id="l3280" class='ln'>3280</a></td><td><span class="pp">#define</span> <a id="3280c9" class="tk">CAN_F11R1_FB3</a>                  ((<a id="3280c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="3281" id="3281">
<td><a id="l3281" class='ln'>3281</a></td><td><span class="pp">#define</span> <a id="3281c9" class="tk">CAN_F11R1_FB4</a>                  ((<a id="3281c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="3282" id="3282">
<td><a id="l3282" class='ln'>3282</a></td><td><span class="pp">#define</span> <a id="3282c9" class="tk">CAN_F11R1_FB5</a>                  ((<a id="3282c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="3283" id="3283">
<td><a id="l3283" class='ln'>3283</a></td><td><span class="pp">#define</span> <a id="3283c9" class="tk">CAN_F11R1_FB6</a>                  ((<a id="3283c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="3284" id="3284">
<td><a id="l3284" class='ln'>3284</a></td><td><span class="pp">#define</span> <a id="3284c9" class="tk">CAN_F11R1_FB7</a>                  ((<a id="3284c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="3285" id="3285">
<td><a id="l3285" class='ln'>3285</a></td><td><span class="pp">#define</span> <a id="3285c9" class="tk">CAN_F11R1_FB8</a>                  ((<a id="3285c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="3286" id="3286">
<td><a id="l3286" class='ln'>3286</a></td><td><span class="pp">#define</span> <a id="3286c9" class="tk">CAN_F11R1_FB9</a>                  ((<a id="3286c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="3287" id="3287">
<td><a id="l3287" class='ln'>3287</a></td><td><span class="pp">#define</span> <a id="3287c9" class="tk">CAN_F11R1_FB10</a>                 ((<a id="3287c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="3288" id="3288">
<td><a id="l3288" class='ln'>3288</a></td><td><span class="pp">#define</span> <a id="3288c9" class="tk">CAN_F11R1_FB11</a>                 ((<a id="3288c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="3289" id="3289">
<td><a id="l3289" class='ln'>3289</a></td><td><span class="pp">#define</span> <a id="3289c9" class="tk">CAN_F11R1_FB12</a>                 ((<a id="3289c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="3290" id="3290">
<td><a id="l3290" class='ln'>3290</a></td><td><span class="pp">#define</span> <a id="3290c9" class="tk">CAN_F11R1_FB13</a>                 ((<a id="3290c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="3291" id="3291">
<td><a id="l3291" class='ln'>3291</a></td><td><span class="pp">#define</span> <a id="3291c9" class="tk">CAN_F11R1_FB14</a>                 ((<a id="3291c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="3292" id="3292">
<td><a id="l3292" class='ln'>3292</a></td><td><span class="pp">#define</span> <a id="3292c9" class="tk">CAN_F11R1_FB15</a>                 ((<a id="3292c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="3293" id="3293">
<td><a id="l3293" class='ln'>3293</a></td><td><span class="pp">#define</span> <a id="3293c9" class="tk">CAN_F11R1_FB16</a>                 ((<a id="3293c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="3294" id="3294">
<td><a id="l3294" class='ln'>3294</a></td><td><span class="pp">#define</span> <a id="3294c9" class="tk">CAN_F11R1_FB17</a>                 ((<a id="3294c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="3295" id="3295">
<td><a id="l3295" class='ln'>3295</a></td><td><span class="pp">#define</span> <a id="3295c9" class="tk">CAN_F11R1_FB18</a>                 ((<a id="3295c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="3296" id="3296">
<td><a id="l3296" class='ln'>3296</a></td><td><span class="pp">#define</span> <a id="3296c9" class="tk">CAN_F11R1_FB19</a>                 ((<a id="3296c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="3297" id="3297">
<td><a id="l3297" class='ln'>3297</a></td><td><span class="pp">#define</span> <a id="3297c9" class="tk">CAN_F11R1_FB20</a>                 ((<a id="3297c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="3298" id="3298">
<td><a id="l3298" class='ln'>3298</a></td><td><span class="pp">#define</span> <a id="3298c9" class="tk">CAN_F11R1_FB21</a>                 ((<a id="3298c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="3299" id="3299">
<td><a id="l3299" class='ln'>3299</a></td><td><span class="pp">#define</span> <a id="3299c9" class="tk">CAN_F11R1_FB22</a>                 ((<a id="3299c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="3300" id="3300">
<td><a id="l3300" class='ln'>3300</a></td><td><span class="pp">#define</span> <a id="3300c9" class="tk">CAN_F11R1_FB23</a>                 ((<a id="3300c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="3301" id="3301">
<td><a id="l3301" class='ln'>3301</a></td><td><span class="pp">#define</span> <a id="3301c9" class="tk">CAN_F11R1_FB24</a>                 ((<a id="3301c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="3302" id="3302">
<td><a id="l3302" class='ln'>3302</a></td><td><span class="pp">#define</span> <a id="3302c9" class="tk">CAN_F11R1_FB25</a>                 ((<a id="3302c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="3303" id="3303">
<td><a id="l3303" class='ln'>3303</a></td><td><span class="pp">#define</span> <a id="3303c9" class="tk">CAN_F11R1_FB26</a>                 ((<a id="3303c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="3304" id="3304">
<td><a id="l3304" class='ln'>3304</a></td><td><span class="pp">#define</span> <a id="3304c9" class="tk">CAN_F11R1_FB27</a>                 ((<a id="3304c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="3305" id="3305">
<td><a id="l3305" class='ln'>3305</a></td><td><span class="pp">#define</span> <a id="3305c9" class="tk">CAN_F11R1_FB28</a>                 ((<a id="3305c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3306" id="3306">
<td><a id="l3306" class='ln'>3306</a></td><td><span class="pp">#define</span> <a id="3306c9" class="tk">CAN_F11R1_FB29</a>                 ((<a id="3306c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3307" id="3307">
<td><a id="l3307" class='ln'>3307</a></td><td><span class="pp">#define</span> <a id="3307c9" class="tk">CAN_F11R1_FB30</a>                 ((<a id="3307c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3308" id="3308">
<td><a id="l3308" class='ln'>3308</a></td><td><span class="pp">#define</span> <a id="3308c9" class="tk">CAN_F11R1_FB31</a>                 ((<a id="3308c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3309" id="3309">
<td><a id="l3309" class='ln'>3309</a></td><td></td></tr>
<tr name="3310" id="3310">
<td><a id="l3310" class='ln'>3310</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F12R1 register  ******************/</span></td></tr>
<tr name="3311" id="3311">
<td><a id="l3311" class='ln'>3311</a></td><td><span class="pp">#define</span> <a id="3311c9" class="tk">CAN_F12R1_FB0</a>                  ((<a id="3311c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="3312" id="3312">
<td><a id="l3312" class='ln'>3312</a></td><td><span class="pp">#define</span> <a id="3312c9" class="tk">CAN_F12R1_FB1</a>                  ((<a id="3312c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="3313" id="3313">
<td><a id="l3313" class='ln'>3313</a></td><td><span class="pp">#define</span> <a id="3313c9" class="tk">CAN_F12R1_FB2</a>                  ((<a id="3313c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="3314" id="3314">
<td><a id="l3314" class='ln'>3314</a></td><td><span class="pp">#define</span> <a id="3314c9" class="tk">CAN_F12R1_FB3</a>                  ((<a id="3314c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="3315" id="3315">
<td><a id="l3315" class='ln'>3315</a></td><td><span class="pp">#define</span> <a id="3315c9" class="tk">CAN_F12R1_FB4</a>                  ((<a id="3315c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="3316" id="3316">
<td><a id="l3316" class='ln'>3316</a></td><td><span class="pp">#define</span> <a id="3316c9" class="tk">CAN_F12R1_FB5</a>                  ((<a id="3316c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="3317" id="3317">
<td><a id="l3317" class='ln'>3317</a></td><td><span class="pp">#define</span> <a id="3317c9" class="tk">CAN_F12R1_FB6</a>                  ((<a id="3317c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="3318" id="3318">
<td><a id="l3318" class='ln'>3318</a></td><td><span class="pp">#define</span> <a id="3318c9" class="tk">CAN_F12R1_FB7</a>                  ((<a id="3318c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="3319" id="3319">
<td><a id="l3319" class='ln'>3319</a></td><td><span class="pp">#define</span> <a id="3319c9" class="tk">CAN_F12R1_FB8</a>                  ((<a id="3319c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="3320" id="3320">
<td><a id="l3320" class='ln'>3320</a></td><td><span class="pp">#define</span> <a id="3320c9" class="tk">CAN_F12R1_FB9</a>                  ((<a id="3320c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="3321" id="3321">
<td><a id="l3321" class='ln'>3321</a></td><td><span class="pp">#define</span> <a id="3321c9" class="tk">CAN_F12R1_FB10</a>                 ((<a id="3321c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="3322" id="3322">
<td><a id="l3322" class='ln'>3322</a></td><td><span class="pp">#define</span> <a id="3322c9" class="tk">CAN_F12R1_FB11</a>                 ((<a id="3322c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="3323" id="3323">
<td><a id="l3323" class='ln'>3323</a></td><td><span class="pp">#define</span> <a id="3323c9" class="tk">CAN_F12R1_FB12</a>                 ((<a id="3323c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="3324" id="3324">
<td><a id="l3324" class='ln'>3324</a></td><td><span class="pp">#define</span> <a id="3324c9" class="tk">CAN_F12R1_FB13</a>                 ((<a id="3324c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="3325" id="3325">
<td><a id="l3325" class='ln'>3325</a></td><td><span class="pp">#define</span> <a id="3325c9" class="tk">CAN_F12R1_FB14</a>                 ((<a id="3325c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="3326" id="3326">
<td><a id="l3326" class='ln'>3326</a></td><td><span class="pp">#define</span> <a id="3326c9" class="tk">CAN_F12R1_FB15</a>                 ((<a id="3326c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="3327" id="3327">
<td><a id="l3327" class='ln'>3327</a></td><td><span class="pp">#define</span> <a id="3327c9" class="tk">CAN_F12R1_FB16</a>                 ((<a id="3327c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="3328" id="3328">
<td><a id="l3328" class='ln'>3328</a></td><td><span class="pp">#define</span> <a id="3328c9" class="tk">CAN_F12R1_FB17</a>                 ((<a id="3328c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="3329" id="3329">
<td><a id="l3329" class='ln'>3329</a></td><td><span class="pp">#define</span> <a id="3329c9" class="tk">CAN_F12R1_FB18</a>                 ((<a id="3329c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="3330" id="3330">
<td><a id="l3330" class='ln'>3330</a></td><td><span class="pp">#define</span> <a id="3330c9" class="tk">CAN_F12R1_FB19</a>                 ((<a id="3330c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="3331" id="3331">
<td><a id="l3331" class='ln'>3331</a></td><td><span class="pp">#define</span> <a id="3331c9" class="tk">CAN_F12R1_FB20</a>                 ((<a id="3331c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="3332" id="3332">
<td><a id="l3332" class='ln'>3332</a></td><td><span class="pp">#define</span> <a id="3332c9" class="tk">CAN_F12R1_FB21</a>                 ((<a id="3332c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="3333" id="3333">
<td><a id="l3333" class='ln'>3333</a></td><td><span class="pp">#define</span> <a id="3333c9" class="tk">CAN_F12R1_FB22</a>                 ((<a id="3333c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="3334" id="3334">
<td><a id="l3334" class='ln'>3334</a></td><td><span class="pp">#define</span> <a id="3334c9" class="tk">CAN_F12R1_FB23</a>                 ((<a id="3334c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="3335" id="3335">
<td><a id="l3335" class='ln'>3335</a></td><td><span class="pp">#define</span> <a id="3335c9" class="tk">CAN_F12R1_FB24</a>                 ((<a id="3335c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="3336" id="3336">
<td><a id="l3336" class='ln'>3336</a></td><td><span class="pp">#define</span> <a id="3336c9" class="tk">CAN_F12R1_FB25</a>                 ((<a id="3336c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="3337" id="3337">
<td><a id="l3337" class='ln'>3337</a></td><td><span class="pp">#define</span> <a id="3337c9" class="tk">CAN_F12R1_FB26</a>                 ((<a id="3337c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="3338" id="3338">
<td><a id="l3338" class='ln'>3338</a></td><td><span class="pp">#define</span> <a id="3338c9" class="tk">CAN_F12R1_FB27</a>                 ((<a id="3338c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="3339" id="3339">
<td><a id="l3339" class='ln'>3339</a></td><td><span class="pp">#define</span> <a id="3339c9" class="tk">CAN_F12R1_FB28</a>                 ((<a id="3339c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3340" id="3340">
<td><a id="l3340" class='ln'>3340</a></td><td><span class="pp">#define</span> <a id="3340c9" class="tk">CAN_F12R1_FB29</a>                 ((<a id="3340c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3341" id="3341">
<td><a id="l3341" class='ln'>3341</a></td><td><span class="pp">#define</span> <a id="3341c9" class="tk">CAN_F12R1_FB30</a>                 ((<a id="3341c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3342" id="3342">
<td><a id="l3342" class='ln'>3342</a></td><td><span class="pp">#define</span> <a id="3342c9" class="tk">CAN_F12R1_FB31</a>                 ((<a id="3342c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3343" id="3343">
<td><a id="l3343" class='ln'>3343</a></td><td></td></tr>
<tr name="3344" id="3344">
<td><a id="l3344" class='ln'>3344</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F13R1 register  ******************/</span></td></tr>
<tr name="3345" id="3345">
<td><a id="l3345" class='ln'>3345</a></td><td><span class="pp">#define</span> <a id="3345c9" class="tk">CAN_F13R1_FB0</a>                  ((<a id="3345c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="3346" id="3346">
<td><a id="l3346" class='ln'>3346</a></td><td><span class="pp">#define</span> <a id="3346c9" class="tk">CAN_F13R1_FB1</a>                  ((<a id="3346c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="3347" id="3347">
<td><a id="l3347" class='ln'>3347</a></td><td><span class="pp">#define</span> <a id="3347c9" class="tk">CAN_F13R1_FB2</a>                  ((<a id="3347c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="3348" id="3348">
<td><a id="l3348" class='ln'>3348</a></td><td><span class="pp">#define</span> <a id="3348c9" class="tk">CAN_F13R1_FB3</a>                  ((<a id="3348c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="3349" id="3349">
<td><a id="l3349" class='ln'>3349</a></td><td><span class="pp">#define</span> <a id="3349c9" class="tk">CAN_F13R1_FB4</a>                  ((<a id="3349c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="3350" id="3350">
<td><a id="l3350" class='ln'>3350</a></td><td><span class="pp">#define</span> <a id="3350c9" class="tk">CAN_F13R1_FB5</a>                  ((<a id="3350c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="3351" id="3351">
<td><a id="l3351" class='ln'>3351</a></td><td><span class="pp">#define</span> <a id="3351c9" class="tk">CAN_F13R1_FB6</a>                  ((<a id="3351c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="3352" id="3352">
<td><a id="l3352" class='ln'>3352</a></td><td><span class="pp">#define</span> <a id="3352c9" class="tk">CAN_F13R1_FB7</a>                  ((<a id="3352c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="3353" id="3353">
<td><a id="l3353" class='ln'>3353</a></td><td><span class="pp">#define</span> <a id="3353c9" class="tk">CAN_F13R1_FB8</a>                  ((<a id="3353c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="3354" id="3354">
<td><a id="l3354" class='ln'>3354</a></td><td><span class="pp">#define</span> <a id="3354c9" class="tk">CAN_F13R1_FB9</a>                  ((<a id="3354c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="3355" id="3355">
<td><a id="l3355" class='ln'>3355</a></td><td><span class="pp">#define</span> <a id="3355c9" class="tk">CAN_F13R1_FB10</a>                 ((<a id="3355c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="3356" id="3356">
<td><a id="l3356" class='ln'>3356</a></td><td><span class="pp">#define</span> <a id="3356c9" class="tk">CAN_F13R1_FB11</a>                 ((<a id="3356c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="3357" id="3357">
<td><a id="l3357" class='ln'>3357</a></td><td><span class="pp">#define</span> <a id="3357c9" class="tk">CAN_F13R1_FB12</a>                 ((<a id="3357c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="3358" id="3358">
<td><a id="l3358" class='ln'>3358</a></td><td><span class="pp">#define</span> <a id="3358c9" class="tk">CAN_F13R1_FB13</a>                 ((<a id="3358c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="3359" id="3359">
<td><a id="l3359" class='ln'>3359</a></td><td><span class="pp">#define</span> <a id="3359c9" class="tk">CAN_F13R1_FB14</a>                 ((<a id="3359c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="3360" id="3360">
<td><a id="l3360" class='ln'>3360</a></td><td><span class="pp">#define</span> <a id="3360c9" class="tk">CAN_F13R1_FB15</a>                 ((<a id="3360c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="3361" id="3361">
<td><a id="l3361" class='ln'>3361</a></td><td><span class="pp">#define</span> <a id="3361c9" class="tk">CAN_F13R1_FB16</a>                 ((<a id="3361c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="3362" id="3362">
<td><a id="l3362" class='ln'>3362</a></td><td><span class="pp">#define</span> <a id="3362c9" class="tk">CAN_F13R1_FB17</a>                 ((<a id="3362c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="3363" id="3363">
<td><a id="l3363" class='ln'>3363</a></td><td><span class="pp">#define</span> <a id="3363c9" class="tk">CAN_F13R1_FB18</a>                 ((<a id="3363c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="3364" id="3364">
<td><a id="l3364" class='ln'>3364</a></td><td><span class="pp">#define</span> <a id="3364c9" class="tk">CAN_F13R1_FB19</a>                 ((<a id="3364c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="3365" id="3365">
<td><a id="l3365" class='ln'>3365</a></td><td><span class="pp">#define</span> <a id="3365c9" class="tk">CAN_F13R1_FB20</a>                 ((<a id="3365c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="3366" id="3366">
<td><a id="l3366" class='ln'>3366</a></td><td><span class="pp">#define</span> <a id="3366c9" class="tk">CAN_F13R1_FB21</a>                 ((<a id="3366c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="3367" id="3367">
<td><a id="l3367" class='ln'>3367</a></td><td><span class="pp">#define</span> <a id="3367c9" class="tk">CAN_F13R1_FB22</a>                 ((<a id="3367c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="3368" id="3368">
<td><a id="l3368" class='ln'>3368</a></td><td><span class="pp">#define</span> <a id="3368c9" class="tk">CAN_F13R1_FB23</a>                 ((<a id="3368c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="3369" id="3369">
<td><a id="l3369" class='ln'>3369</a></td><td><span class="pp">#define</span> <a id="3369c9" class="tk">CAN_F13R1_FB24</a>                 ((<a id="3369c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="3370" id="3370">
<td><a id="l3370" class='ln'>3370</a></td><td><span class="pp">#define</span> <a id="3370c9" class="tk">CAN_F13R1_FB25</a>                 ((<a id="3370c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="3371" id="3371">
<td><a id="l3371" class='ln'>3371</a></td><td><span class="pp">#define</span> <a id="3371c9" class="tk">CAN_F13R1_FB26</a>                 ((<a id="3371c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="3372" id="3372">
<td><a id="l3372" class='ln'>3372</a></td><td><span class="pp">#define</span> <a id="3372c9" class="tk">CAN_F13R1_FB27</a>                 ((<a id="3372c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="3373" id="3373">
<td><a id="l3373" class='ln'>3373</a></td><td><span class="pp">#define</span> <a id="3373c9" class="tk">CAN_F13R1_FB28</a>                 ((<a id="3373c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3374" id="3374">
<td><a id="l3374" class='ln'>3374</a></td><td><span class="pp">#define</span> <a id="3374c9" class="tk">CAN_F13R1_FB29</a>                 ((<a id="3374c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3375" id="3375">
<td><a id="l3375" class='ln'>3375</a></td><td><span class="pp">#define</span> <a id="3375c9" class="tk">CAN_F13R1_FB30</a>                 ((<a id="3375c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3376" id="3376">
<td><a id="l3376" class='ln'>3376</a></td><td><span class="pp">#define</span> <a id="3376c9" class="tk">CAN_F13R1_FB31</a>                 ((<a id="3376c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3377" id="3377">
<td><a id="l3377" class='ln'>3377</a></td><td></td></tr>
<tr name="3378" id="3378">
<td><a id="l3378" class='ln'>3378</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F0R2 register  *******************/</span></td></tr>
<tr name="3379" id="3379">
<td><a id="l3379" class='ln'>3379</a></td><td><span class="pp">#define</span> <a id="3379c9" class="tk">CAN_F0R2_FB0</a>                   ((<a id="3379c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="3380" id="3380">
<td><a id="l3380" class='ln'>3380</a></td><td><span class="pp">#define</span> <a id="3380c9" class="tk">CAN_F0R2_FB1</a>                   ((<a id="3380c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="3381" id="3381">
<td><a id="l3381" class='ln'>3381</a></td><td><span class="pp">#define</span> <a id="3381c9" class="tk">CAN_F0R2_FB2</a>                   ((<a id="3381c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="3382" id="3382">
<td><a id="l3382" class='ln'>3382</a></td><td><span class="pp">#define</span> <a id="3382c9" class="tk">CAN_F0R2_FB3</a>                   ((<a id="3382c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="3383" id="3383">
<td><a id="l3383" class='ln'>3383</a></td><td><span class="pp">#define</span> <a id="3383c9" class="tk">CAN_F0R2_FB4</a>                   ((<a id="3383c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="3384" id="3384">
<td><a id="l3384" class='ln'>3384</a></td><td><span class="pp">#define</span> <a id="3384c9" class="tk">CAN_F0R2_FB5</a>                   ((<a id="3384c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="3385" id="3385">
<td><a id="l3385" class='ln'>3385</a></td><td><span class="pp">#define</span> <a id="3385c9" class="tk">CAN_F0R2_FB6</a>                   ((<a id="3385c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="3386" id="3386">
<td><a id="l3386" class='ln'>3386</a></td><td><span class="pp">#define</span> <a id="3386c9" class="tk">CAN_F0R2_FB7</a>                   ((<a id="3386c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="3387" id="3387">
<td><a id="l3387" class='ln'>3387</a></td><td><span class="pp">#define</span> <a id="3387c9" class="tk">CAN_F0R2_FB8</a>                   ((<a id="3387c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="3388" id="3388">
<td><a id="l3388" class='ln'>3388</a></td><td><span class="pp">#define</span> <a id="3388c9" class="tk">CAN_F0R2_FB9</a>                   ((<a id="3388c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="3389" id="3389">
<td><a id="l3389" class='ln'>3389</a></td><td><span class="pp">#define</span> <a id="3389c9" class="tk">CAN_F0R2_FB10</a>                  ((<a id="3389c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="3390" id="3390">
<td><a id="l3390" class='ln'>3390</a></td><td><span class="pp">#define</span> <a id="3390c9" class="tk">CAN_F0R2_FB11</a>                  ((<a id="3390c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="3391" id="3391">
<td><a id="l3391" class='ln'>3391</a></td><td><span class="pp">#define</span> <a id="3391c9" class="tk">CAN_F0R2_FB12</a>                  ((<a id="3391c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="3392" id="3392">
<td><a id="l3392" class='ln'>3392</a></td><td><span class="pp">#define</span> <a id="3392c9" class="tk">CAN_F0R2_FB13</a>                  ((<a id="3392c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="3393" id="3393">
<td><a id="l3393" class='ln'>3393</a></td><td><span class="pp">#define</span> <a id="3393c9" class="tk">CAN_F0R2_FB14</a>                  ((<a id="3393c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="3394" id="3394">
<td><a id="l3394" class='ln'>3394</a></td><td><span class="pp">#define</span> <a id="3394c9" class="tk">CAN_F0R2_FB15</a>                  ((<a id="3394c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="3395" id="3395">
<td><a id="l3395" class='ln'>3395</a></td><td><span class="pp">#define</span> <a id="3395c9" class="tk">CAN_F0R2_FB16</a>                  ((<a id="3395c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="3396" id="3396">
<td><a id="l3396" class='ln'>3396</a></td><td><span class="pp">#define</span> <a id="3396c9" class="tk">CAN_F0R2_FB17</a>                  ((<a id="3396c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="3397" id="3397">
<td><a id="l3397" class='ln'>3397</a></td><td><span class="pp">#define</span> <a id="3397c9" class="tk">CAN_F0R2_FB18</a>                  ((<a id="3397c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="3398" id="3398">
<td><a id="l3398" class='ln'>3398</a></td><td><span class="pp">#define</span> <a id="3398c9" class="tk">CAN_F0R2_FB19</a>                  ((<a id="3398c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="3399" id="3399">
<td><a id="l3399" class='ln'>3399</a></td><td><span class="pp">#define</span> <a id="3399c9" class="tk">CAN_F0R2_FB20</a>                  ((<a id="3399c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="3400" id="3400">
<td><a id="l3400" class='ln'>3400</a></td><td><span class="pp">#define</span> <a id="3400c9" class="tk">CAN_F0R2_FB21</a>                  ((<a id="3400c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="3401" id="3401">
<td><a id="l3401" class='ln'>3401</a></td><td><span class="pp">#define</span> <a id="3401c9" class="tk">CAN_F0R2_FB22</a>                  ((<a id="3401c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="3402" id="3402">
<td><a id="l3402" class='ln'>3402</a></td><td><span class="pp">#define</span> <a id="3402c9" class="tk">CAN_F0R2_FB23</a>                  ((<a id="3402c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="3403" id="3403">
<td><a id="l3403" class='ln'>3403</a></td><td><span class="pp">#define</span> <a id="3403c9" class="tk">CAN_F0R2_FB24</a>                  ((<a id="3403c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="3404" id="3404">
<td><a id="l3404" class='ln'>3404</a></td><td><span class="pp">#define</span> <a id="3404c9" class="tk">CAN_F0R2_FB25</a>                  ((<a id="3404c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="3405" id="3405">
<td><a id="l3405" class='ln'>3405</a></td><td><span class="pp">#define</span> <a id="3405c9" class="tk">CAN_F0R2_FB26</a>                  ((<a id="3405c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="3406" id="3406">
<td><a id="l3406" class='ln'>3406</a></td><td><span class="pp">#define</span> <a id="3406c9" class="tk">CAN_F0R2_FB27</a>                  ((<a id="3406c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="3407" id="3407">
<td><a id="l3407" class='ln'>3407</a></td><td><span class="pp">#define</span> <a id="3407c9" class="tk">CAN_F0R2_FB28</a>                  ((<a id="3407c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3408" id="3408">
<td><a id="l3408" class='ln'>3408</a></td><td><span class="pp">#define</span> <a id="3408c9" class="tk">CAN_F0R2_FB29</a>                  ((<a id="3408c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3409" id="3409">
<td><a id="l3409" class='ln'>3409</a></td><td><span class="pp">#define</span> <a id="3409c9" class="tk">CAN_F0R2_FB30</a>                  ((<a id="3409c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3410" id="3410">
<td><a id="l3410" class='ln'>3410</a></td><td><span class="pp">#define</span> <a id="3410c9" class="tk">CAN_F0R2_FB31</a>                  ((<a id="3410c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3411" id="3411">
<td><a id="l3411" class='ln'>3411</a></td><td></td></tr>
<tr name="3412" id="3412">
<td><a id="l3412" class='ln'>3412</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F1R2 register  *******************/</span></td></tr>
<tr name="3413" id="3413">
<td><a id="l3413" class='ln'>3413</a></td><td><span class="pp">#define</span> <a id="3413c9" class="tk">CAN_F1R2_FB0</a>                   ((<a id="3413c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="3414" id="3414">
<td><a id="l3414" class='ln'>3414</a></td><td><span class="pp">#define</span> <a id="3414c9" class="tk">CAN_F1R2_FB1</a>                   ((<a id="3414c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="3415" id="3415">
<td><a id="l3415" class='ln'>3415</a></td><td><span class="pp">#define</span> <a id="3415c9" class="tk">CAN_F1R2_FB2</a>                   ((<a id="3415c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="3416" id="3416">
<td><a id="l3416" class='ln'>3416</a></td><td><span class="pp">#define</span> <a id="3416c9" class="tk">CAN_F1R2_FB3</a>                   ((<a id="3416c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="3417" id="3417">
<td><a id="l3417" class='ln'>3417</a></td><td><span class="pp">#define</span> <a id="3417c9" class="tk">CAN_F1R2_FB4</a>                   ((<a id="3417c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="3418" id="3418">
<td><a id="l3418" class='ln'>3418</a></td><td><span class="pp">#define</span> <a id="3418c9" class="tk">CAN_F1R2_FB5</a>                   ((<a id="3418c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="3419" id="3419">
<td><a id="l3419" class='ln'>3419</a></td><td><span class="pp">#define</span> <a id="3419c9" class="tk">CAN_F1R2_FB6</a>                   ((<a id="3419c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="3420" id="3420">
<td><a id="l3420" class='ln'>3420</a></td><td><span class="pp">#define</span> <a id="3420c9" class="tk">CAN_F1R2_FB7</a>                   ((<a id="3420c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="3421" id="3421">
<td><a id="l3421" class='ln'>3421</a></td><td><span class="pp">#define</span> <a id="3421c9" class="tk">CAN_F1R2_FB8</a>                   ((<a id="3421c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="3422" id="3422">
<td><a id="l3422" class='ln'>3422</a></td><td><span class="pp">#define</span> <a id="3422c9" class="tk">CAN_F1R2_FB9</a>                   ((<a id="3422c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="3423" id="3423">
<td><a id="l3423" class='ln'>3423</a></td><td><span class="pp">#define</span> <a id="3423c9" class="tk">CAN_F1R2_FB10</a>                  ((<a id="3423c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="3424" id="3424">
<td><a id="l3424" class='ln'>3424</a></td><td><span class="pp">#define</span> <a id="3424c9" class="tk">CAN_F1R2_FB11</a>                  ((<a id="3424c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="3425" id="3425">
<td><a id="l3425" class='ln'>3425</a></td><td><span class="pp">#define</span> <a id="3425c9" class="tk">CAN_F1R2_FB12</a>                  ((<a id="3425c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="3426" id="3426">
<td><a id="l3426" class='ln'>3426</a></td><td><span class="pp">#define</span> <a id="3426c9" class="tk">CAN_F1R2_FB13</a>                  ((<a id="3426c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="3427" id="3427">
<td><a id="l3427" class='ln'>3427</a></td><td><span class="pp">#define</span> <a id="3427c9" class="tk">CAN_F1R2_FB14</a>                  ((<a id="3427c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="3428" id="3428">
<td><a id="l3428" class='ln'>3428</a></td><td><span class="pp">#define</span> <a id="3428c9" class="tk">CAN_F1R2_FB15</a>                  ((<a id="3428c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="3429" id="3429">
<td><a id="l3429" class='ln'>3429</a></td><td><span class="pp">#define</span> <a id="3429c9" class="tk">CAN_F1R2_FB16</a>                  ((<a id="3429c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="3430" id="3430">
<td><a id="l3430" class='ln'>3430</a></td><td><span class="pp">#define</span> <a id="3430c9" class="tk">CAN_F1R2_FB17</a>                  ((<a id="3430c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="3431" id="3431">
<td><a id="l3431" class='ln'>3431</a></td><td><span class="pp">#define</span> <a id="3431c9" class="tk">CAN_F1R2_FB18</a>                  ((<a id="3431c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="3432" id="3432">
<td><a id="l3432" class='ln'>3432</a></td><td><span class="pp">#define</span> <a id="3432c9" class="tk">CAN_F1R2_FB19</a>                  ((<a id="3432c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="3433" id="3433">
<td><a id="l3433" class='ln'>3433</a></td><td><span class="pp">#define</span> <a id="3433c9" class="tk">CAN_F1R2_FB20</a>                  ((<a id="3433c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="3434" id="3434">
<td><a id="l3434" class='ln'>3434</a></td><td><span class="pp">#define</span> <a id="3434c9" class="tk">CAN_F1R2_FB21</a>                  ((<a id="3434c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="3435" id="3435">
<td><a id="l3435" class='ln'>3435</a></td><td><span class="pp">#define</span> <a id="3435c9" class="tk">CAN_F1R2_FB22</a>                  ((<a id="3435c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="3436" id="3436">
<td><a id="l3436" class='ln'>3436</a></td><td><span class="pp">#define</span> <a id="3436c9" class="tk">CAN_F1R2_FB23</a>                  ((<a id="3436c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="3437" id="3437">
<td><a id="l3437" class='ln'>3437</a></td><td><span class="pp">#define</span> <a id="3437c9" class="tk">CAN_F1R2_FB24</a>                  ((<a id="3437c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="3438" id="3438">
<td><a id="l3438" class='ln'>3438</a></td><td><span class="pp">#define</span> <a id="3438c9" class="tk">CAN_F1R2_FB25</a>                  ((<a id="3438c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="3439" id="3439">
<td><a id="l3439" class='ln'>3439</a></td><td><span class="pp">#define</span> <a id="3439c9" class="tk">CAN_F1R2_FB26</a>                  ((<a id="3439c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="3440" id="3440">
<td><a id="l3440" class='ln'>3440</a></td><td><span class="pp">#define</span> <a id="3440c9" class="tk">CAN_F1R2_FB27</a>                  ((<a id="3440c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="3441" id="3441">
<td><a id="l3441" class='ln'>3441</a></td><td><span class="pp">#define</span> <a id="3441c9" class="tk">CAN_F1R2_FB28</a>                  ((<a id="3441c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3442" id="3442">
<td><a id="l3442" class='ln'>3442</a></td><td><span class="pp">#define</span> <a id="3442c9" class="tk">CAN_F1R2_FB29</a>                  ((<a id="3442c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3443" id="3443">
<td><a id="l3443" class='ln'>3443</a></td><td><span class="pp">#define</span> <a id="3443c9" class="tk">CAN_F1R2_FB30</a>                  ((<a id="3443c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3444" id="3444">
<td><a id="l3444" class='ln'>3444</a></td><td><span class="pp">#define</span> <a id="3444c9" class="tk">CAN_F1R2_FB31</a>                  ((<a id="3444c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3445" id="3445">
<td><a id="l3445" class='ln'>3445</a></td><td></td></tr>
<tr name="3446" id="3446">
<td><a id="l3446" class='ln'>3446</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F2R2 register  *******************/</span></td></tr>
<tr name="3447" id="3447">
<td><a id="l3447" class='ln'>3447</a></td><td><span class="pp">#define</span> <a id="3447c9" class="tk">CAN_F2R2_FB0</a>                   ((<a id="3447c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="3448" id="3448">
<td><a id="l3448" class='ln'>3448</a></td><td><span class="pp">#define</span> <a id="3448c9" class="tk">CAN_F2R2_FB1</a>                   ((<a id="3448c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="3449" id="3449">
<td><a id="l3449" class='ln'>3449</a></td><td><span class="pp">#define</span> <a id="3449c9" class="tk">CAN_F2R2_FB2</a>                   ((<a id="3449c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="3450" id="3450">
<td><a id="l3450" class='ln'>3450</a></td><td><span class="pp">#define</span> <a id="3450c9" class="tk">CAN_F2R2_FB3</a>                   ((<a id="3450c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="3451" id="3451">
<td><a id="l3451" class='ln'>3451</a></td><td><span class="pp">#define</span> <a id="3451c9" class="tk">CAN_F2R2_FB4</a>                   ((<a id="3451c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="3452" id="3452">
<td><a id="l3452" class='ln'>3452</a></td><td><span class="pp">#define</span> <a id="3452c9" class="tk">CAN_F2R2_FB5</a>                   ((<a id="3452c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="3453" id="3453">
<td><a id="l3453" class='ln'>3453</a></td><td><span class="pp">#define</span> <a id="3453c9" class="tk">CAN_F2R2_FB6</a>                   ((<a id="3453c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="3454" id="3454">
<td><a id="l3454" class='ln'>3454</a></td><td><span class="pp">#define</span> <a id="3454c9" class="tk">CAN_F2R2_FB7</a>                   ((<a id="3454c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="3455" id="3455">
<td><a id="l3455" class='ln'>3455</a></td><td><span class="pp">#define</span> <a id="3455c9" class="tk">CAN_F2R2_FB8</a>                   ((<a id="3455c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="3456" id="3456">
<td><a id="l3456" class='ln'>3456</a></td><td><span class="pp">#define</span> <a id="3456c9" class="tk">CAN_F2R2_FB9</a>                   ((<a id="3456c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="3457" id="3457">
<td><a id="l3457" class='ln'>3457</a></td><td><span class="pp">#define</span> <a id="3457c9" class="tk">CAN_F2R2_FB10</a>                  ((<a id="3457c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="3458" id="3458">
<td><a id="l3458" class='ln'>3458</a></td><td><span class="pp">#define</span> <a id="3458c9" class="tk">CAN_F2R2_FB11</a>                  ((<a id="3458c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="3459" id="3459">
<td><a id="l3459" class='ln'>3459</a></td><td><span class="pp">#define</span> <a id="3459c9" class="tk">CAN_F2R2_FB12</a>                  ((<a id="3459c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="3460" id="3460">
<td><a id="l3460" class='ln'>3460</a></td><td><span class="pp">#define</span> <a id="3460c9" class="tk">CAN_F2R2_FB13</a>                  ((<a id="3460c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="3461" id="3461">
<td><a id="l3461" class='ln'>3461</a></td><td><span class="pp">#define</span> <a id="3461c9" class="tk">CAN_F2R2_FB14</a>                  ((<a id="3461c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="3462" id="3462">
<td><a id="l3462" class='ln'>3462</a></td><td><span class="pp">#define</span> <a id="3462c9" class="tk">CAN_F2R2_FB15</a>                  ((<a id="3462c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="3463" id="3463">
<td><a id="l3463" class='ln'>3463</a></td><td><span class="pp">#define</span> <a id="3463c9" class="tk">CAN_F2R2_FB16</a>                  ((<a id="3463c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="3464" id="3464">
<td><a id="l3464" class='ln'>3464</a></td><td><span class="pp">#define</span> <a id="3464c9" class="tk">CAN_F2R2_FB17</a>                  ((<a id="3464c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="3465" id="3465">
<td><a id="l3465" class='ln'>3465</a></td><td><span class="pp">#define</span> <a id="3465c9" class="tk">CAN_F2R2_FB18</a>                  ((<a id="3465c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="3466" id="3466">
<td><a id="l3466" class='ln'>3466</a></td><td><span class="pp">#define</span> <a id="3466c9" class="tk">CAN_F2R2_FB19</a>                  ((<a id="3466c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="3467" id="3467">
<td><a id="l3467" class='ln'>3467</a></td><td><span class="pp">#define</span> <a id="3467c9" class="tk">CAN_F2R2_FB20</a>                  ((<a id="3467c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="3468" id="3468">
<td><a id="l3468" class='ln'>3468</a></td><td><span class="pp">#define</span> <a id="3468c9" class="tk">CAN_F2R2_FB21</a>                  ((<a id="3468c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="3469" id="3469">
<td><a id="l3469" class='ln'>3469</a></td><td><span class="pp">#define</span> <a id="3469c9" class="tk">CAN_F2R2_FB22</a>                  ((<a id="3469c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="3470" id="3470">
<td><a id="l3470" class='ln'>3470</a></td><td><span class="pp">#define</span> <a id="3470c9" class="tk">CAN_F2R2_FB23</a>                  ((<a id="3470c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="3471" id="3471">
<td><a id="l3471" class='ln'>3471</a></td><td><span class="pp">#define</span> <a id="3471c9" class="tk">CAN_F2R2_FB24</a>                  ((<a id="3471c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="3472" id="3472">
<td><a id="l3472" class='ln'>3472</a></td><td><span class="pp">#define</span> <a id="3472c9" class="tk">CAN_F2R2_FB25</a>                  ((<a id="3472c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="3473" id="3473">
<td><a id="l3473" class='ln'>3473</a></td><td><span class="pp">#define</span> <a id="3473c9" class="tk">CAN_F2R2_FB26</a>                  ((<a id="3473c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="3474" id="3474">
<td><a id="l3474" class='ln'>3474</a></td><td><span class="pp">#define</span> <a id="3474c9" class="tk">CAN_F2R2_FB27</a>                  ((<a id="3474c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="3475" id="3475">
<td><a id="l3475" class='ln'>3475</a></td><td><span class="pp">#define</span> <a id="3475c9" class="tk">CAN_F2R2_FB28</a>                  ((<a id="3475c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3476" id="3476">
<td><a id="l3476" class='ln'>3476</a></td><td><span class="pp">#define</span> <a id="3476c9" class="tk">CAN_F2R2_FB29</a>                  ((<a id="3476c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3477" id="3477">
<td><a id="l3477" class='ln'>3477</a></td><td><span class="pp">#define</span> <a id="3477c9" class="tk">CAN_F2R2_FB30</a>                  ((<a id="3477c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3478" id="3478">
<td><a id="l3478" class='ln'>3478</a></td><td><span class="pp">#define</span> <a id="3478c9" class="tk">CAN_F2R2_FB31</a>                  ((<a id="3478c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3479" id="3479">
<td><a id="l3479" class='ln'>3479</a></td><td></td></tr>
<tr name="3480" id="3480">
<td><a id="l3480" class='ln'>3480</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F3R2 register  *******************/</span></td></tr>
<tr name="3481" id="3481">
<td><a id="l3481" class='ln'>3481</a></td><td><span class="pp">#define</span> <a id="3481c9" class="tk">CAN_F3R2_FB0</a>                   ((<a id="3481c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="3482" id="3482">
<td><a id="l3482" class='ln'>3482</a></td><td><span class="pp">#define</span> <a id="3482c9" class="tk">CAN_F3R2_FB1</a>                   ((<a id="3482c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="3483" id="3483">
<td><a id="l3483" class='ln'>3483</a></td><td><span class="pp">#define</span> <a id="3483c9" class="tk">CAN_F3R2_FB2</a>                   ((<a id="3483c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="3484" id="3484">
<td><a id="l3484" class='ln'>3484</a></td><td><span class="pp">#define</span> <a id="3484c9" class="tk">CAN_F3R2_FB3</a>                   ((<a id="3484c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="3485" id="3485">
<td><a id="l3485" class='ln'>3485</a></td><td><span class="pp">#define</span> <a id="3485c9" class="tk">CAN_F3R2_FB4</a>                   ((<a id="3485c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="3486" id="3486">
<td><a id="l3486" class='ln'>3486</a></td><td><span class="pp">#define</span> <a id="3486c9" class="tk">CAN_F3R2_FB5</a>                   ((<a id="3486c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="3487" id="3487">
<td><a id="l3487" class='ln'>3487</a></td><td><span class="pp">#define</span> <a id="3487c9" class="tk">CAN_F3R2_FB6</a>                   ((<a id="3487c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="3488" id="3488">
<td><a id="l3488" class='ln'>3488</a></td><td><span class="pp">#define</span> <a id="3488c9" class="tk">CAN_F3R2_FB7</a>                   ((<a id="3488c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="3489" id="3489">
<td><a id="l3489" class='ln'>3489</a></td><td><span class="pp">#define</span> <a id="3489c9" class="tk">CAN_F3R2_FB8</a>                   ((<a id="3489c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="3490" id="3490">
<td><a id="l3490" class='ln'>3490</a></td><td><span class="pp">#define</span> <a id="3490c9" class="tk">CAN_F3R2_FB9</a>                   ((<a id="3490c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="3491" id="3491">
<td><a id="l3491" class='ln'>3491</a></td><td><span class="pp">#define</span> <a id="3491c9" class="tk">CAN_F3R2_FB10</a>                  ((<a id="3491c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="3492" id="3492">
<td><a id="l3492" class='ln'>3492</a></td><td><span class="pp">#define</span> <a id="3492c9" class="tk">CAN_F3R2_FB11</a>                  ((<a id="3492c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="3493" id="3493">
<td><a id="l3493" class='ln'>3493</a></td><td><span class="pp">#define</span> <a id="3493c9" class="tk">CAN_F3R2_FB12</a>                  ((<a id="3493c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="3494" id="3494">
<td><a id="l3494" class='ln'>3494</a></td><td><span class="pp">#define</span> <a id="3494c9" class="tk">CAN_F3R2_FB13</a>                  ((<a id="3494c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="3495" id="3495">
<td><a id="l3495" class='ln'>3495</a></td><td><span class="pp">#define</span> <a id="3495c9" class="tk">CAN_F3R2_FB14</a>                  ((<a id="3495c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="3496" id="3496">
<td><a id="l3496" class='ln'>3496</a></td><td><span class="pp">#define</span> <a id="3496c9" class="tk">CAN_F3R2_FB15</a>                  ((<a id="3496c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="3497" id="3497">
<td><a id="l3497" class='ln'>3497</a></td><td><span class="pp">#define</span> <a id="3497c9" class="tk">CAN_F3R2_FB16</a>                  ((<a id="3497c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="3498" id="3498">
<td><a id="l3498" class='ln'>3498</a></td><td><span class="pp">#define</span> <a id="3498c9" class="tk">CAN_F3R2_FB17</a>                  ((<a id="3498c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="3499" id="3499">
<td><a id="l3499" class='ln'>3499</a></td><td><span class="pp">#define</span> <a id="3499c9" class="tk">CAN_F3R2_FB18</a>                  ((<a id="3499c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="3500" id="3500">
<td><a id="l3500" class='ln'>3500</a></td><td><span class="pp">#define</span> <a id="3500c9" class="tk">CAN_F3R2_FB19</a>                  ((<a id="3500c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="3501" id="3501">
<td><a id="l3501" class='ln'>3501</a></td><td><span class="pp">#define</span> <a id="3501c9" class="tk">CAN_F3R2_FB20</a>                  ((<a id="3501c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="3502" id="3502">
<td><a id="l3502" class='ln'>3502</a></td><td><span class="pp">#define</span> <a id="3502c9" class="tk">CAN_F3R2_FB21</a>                  ((<a id="3502c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="3503" id="3503">
<td><a id="l3503" class='ln'>3503</a></td><td><span class="pp">#define</span> <a id="3503c9" class="tk">CAN_F3R2_FB22</a>                  ((<a id="3503c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="3504" id="3504">
<td><a id="l3504" class='ln'>3504</a></td><td><span class="pp">#define</span> <a id="3504c9" class="tk">CAN_F3R2_FB23</a>                  ((<a id="3504c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="3505" id="3505">
<td><a id="l3505" class='ln'>3505</a></td><td><span class="pp">#define</span> <a id="3505c9" class="tk">CAN_F3R2_FB24</a>                  ((<a id="3505c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="3506" id="3506">
<td><a id="l3506" class='ln'>3506</a></td><td><span class="pp">#define</span> <a id="3506c9" class="tk">CAN_F3R2_FB25</a>                  ((<a id="3506c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="3507" id="3507">
<td><a id="l3507" class='ln'>3507</a></td><td><span class="pp">#define</span> <a id="3507c9" class="tk">CAN_F3R2_FB26</a>                  ((<a id="3507c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="3508" id="3508">
<td><a id="l3508" class='ln'>3508</a></td><td><span class="pp">#define</span> <a id="3508c9" class="tk">CAN_F3R2_FB27</a>                  ((<a id="3508c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="3509" id="3509">
<td><a id="l3509" class='ln'>3509</a></td><td><span class="pp">#define</span> <a id="3509c9" class="tk">CAN_F3R2_FB28</a>                  ((<a id="3509c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3510" id="3510">
<td><a id="l3510" class='ln'>3510</a></td><td><span class="pp">#define</span> <a id="3510c9" class="tk">CAN_F3R2_FB29</a>                  ((<a id="3510c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3511" id="3511">
<td><a id="l3511" class='ln'>3511</a></td><td><span class="pp">#define</span> <a id="3511c9" class="tk">CAN_F3R2_FB30</a>                  ((<a id="3511c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3512" id="3512">
<td><a id="l3512" class='ln'>3512</a></td><td><span class="pp">#define</span> <a id="3512c9" class="tk">CAN_F3R2_FB31</a>                  ((<a id="3512c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3513" id="3513">
<td><a id="l3513" class='ln'>3513</a></td><td></td></tr>
<tr name="3514" id="3514">
<td><a id="l3514" class='ln'>3514</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F4R2 register  *******************/</span></td></tr>
<tr name="3515" id="3515">
<td><a id="l3515" class='ln'>3515</a></td><td><span class="pp">#define</span> <a id="3515c9" class="tk">CAN_F4R2_FB0</a>                   ((<a id="3515c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="3516" id="3516">
<td><a id="l3516" class='ln'>3516</a></td><td><span class="pp">#define</span> <a id="3516c9" class="tk">CAN_F4R2_FB1</a>                   ((<a id="3516c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="3517" id="3517">
<td><a id="l3517" class='ln'>3517</a></td><td><span class="pp">#define</span> <a id="3517c9" class="tk">CAN_F4R2_FB2</a>                   ((<a id="3517c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="3518" id="3518">
<td><a id="l3518" class='ln'>3518</a></td><td><span class="pp">#define</span> <a id="3518c9" class="tk">CAN_F4R2_FB3</a>                   ((<a id="3518c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="3519" id="3519">
<td><a id="l3519" class='ln'>3519</a></td><td><span class="pp">#define</span> <a id="3519c9" class="tk">CAN_F4R2_FB4</a>                   ((<a id="3519c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="3520" id="3520">
<td><a id="l3520" class='ln'>3520</a></td><td><span class="pp">#define</span> <a id="3520c9" class="tk">CAN_F4R2_FB5</a>                   ((<a id="3520c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="3521" id="3521">
<td><a id="l3521" class='ln'>3521</a></td><td><span class="pp">#define</span> <a id="3521c9" class="tk">CAN_F4R2_FB6</a>                   ((<a id="3521c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="3522" id="3522">
<td><a id="l3522" class='ln'>3522</a></td><td><span class="pp">#define</span> <a id="3522c9" class="tk">CAN_F4R2_FB7</a>                   ((<a id="3522c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="3523" id="3523">
<td><a id="l3523" class='ln'>3523</a></td><td><span class="pp">#define</span> <a id="3523c9" class="tk">CAN_F4R2_FB8</a>                   ((<a id="3523c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="3524" id="3524">
<td><a id="l3524" class='ln'>3524</a></td><td><span class="pp">#define</span> <a id="3524c9" class="tk">CAN_F4R2_FB9</a>                   ((<a id="3524c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="3525" id="3525">
<td><a id="l3525" class='ln'>3525</a></td><td><span class="pp">#define</span> <a id="3525c9" class="tk">CAN_F4R2_FB10</a>                  ((<a id="3525c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="3526" id="3526">
<td><a id="l3526" class='ln'>3526</a></td><td><span class="pp">#define</span> <a id="3526c9" class="tk">CAN_F4R2_FB11</a>                  ((<a id="3526c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="3527" id="3527">
<td><a id="l3527" class='ln'>3527</a></td><td><span class="pp">#define</span> <a id="3527c9" class="tk">CAN_F4R2_FB12</a>                  ((<a id="3527c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="3528" id="3528">
<td><a id="l3528" class='ln'>3528</a></td><td><span class="pp">#define</span> <a id="3528c9" class="tk">CAN_F4R2_FB13</a>                  ((<a id="3528c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="3529" id="3529">
<td><a id="l3529" class='ln'>3529</a></td><td><span class="pp">#define</span> <a id="3529c9" class="tk">CAN_F4R2_FB14</a>                  ((<a id="3529c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="3530" id="3530">
<td><a id="l3530" class='ln'>3530</a></td><td><span class="pp">#define</span> <a id="3530c9" class="tk">CAN_F4R2_FB15</a>                  ((<a id="3530c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="3531" id="3531">
<td><a id="l3531" class='ln'>3531</a></td><td><span class="pp">#define</span> <a id="3531c9" class="tk">CAN_F4R2_FB16</a>                  ((<a id="3531c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="3532" id="3532">
<td><a id="l3532" class='ln'>3532</a></td><td><span class="pp">#define</span> <a id="3532c9" class="tk">CAN_F4R2_FB17</a>                  ((<a id="3532c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="3533" id="3533">
<td><a id="l3533" class='ln'>3533</a></td><td><span class="pp">#define</span> <a id="3533c9" class="tk">CAN_F4R2_FB18</a>                  ((<a id="3533c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="3534" id="3534">
<td><a id="l3534" class='ln'>3534</a></td><td><span class="pp">#define</span> <a id="3534c9" class="tk">CAN_F4R2_FB19</a>                  ((<a id="3534c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="3535" id="3535">
<td><a id="l3535" class='ln'>3535</a></td><td><span class="pp">#define</span> <a id="3535c9" class="tk">CAN_F4R2_FB20</a>                  ((<a id="3535c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="3536" id="3536">
<td><a id="l3536" class='ln'>3536</a></td><td><span class="pp">#define</span> <a id="3536c9" class="tk">CAN_F4R2_FB21</a>                  ((<a id="3536c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="3537" id="3537">
<td><a id="l3537" class='ln'>3537</a></td><td><span class="pp">#define</span> <a id="3537c9" class="tk">CAN_F4R2_FB22</a>                  ((<a id="3537c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="3538" id="3538">
<td><a id="l3538" class='ln'>3538</a></td><td><span class="pp">#define</span> <a id="3538c9" class="tk">CAN_F4R2_FB23</a>                  ((<a id="3538c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="3539" id="3539">
<td><a id="l3539" class='ln'>3539</a></td><td><span class="pp">#define</span> <a id="3539c9" class="tk">CAN_F4R2_FB24</a>                  ((<a id="3539c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="3540" id="3540">
<td><a id="l3540" class='ln'>3540</a></td><td><span class="pp">#define</span> <a id="3540c9" class="tk">CAN_F4R2_FB25</a>                  ((<a id="3540c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="3541" id="3541">
<td><a id="l3541" class='ln'>3541</a></td><td><span class="pp">#define</span> <a id="3541c9" class="tk">CAN_F4R2_FB26</a>                  ((<a id="3541c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="3542" id="3542">
<td><a id="l3542" class='ln'>3542</a></td><td><span class="pp">#define</span> <a id="3542c9" class="tk">CAN_F4R2_FB27</a>                  ((<a id="3542c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="3543" id="3543">
<td><a id="l3543" class='ln'>3543</a></td><td><span class="pp">#define</span> <a id="3543c9" class="tk">CAN_F4R2_FB28</a>                  ((<a id="3543c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3544" id="3544">
<td><a id="l3544" class='ln'>3544</a></td><td><span class="pp">#define</span> <a id="3544c9" class="tk">CAN_F4R2_FB29</a>                  ((<a id="3544c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3545" id="3545">
<td><a id="l3545" class='ln'>3545</a></td><td><span class="pp">#define</span> <a id="3545c9" class="tk">CAN_F4R2_FB30</a>                  ((<a id="3545c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3546" id="3546">
<td><a id="l3546" class='ln'>3546</a></td><td><span class="pp">#define</span> <a id="3546c9" class="tk">CAN_F4R2_FB31</a>                  ((<a id="3546c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3547" id="3547">
<td><a id="l3547" class='ln'>3547</a></td><td></td></tr>
<tr name="3548" id="3548">
<td><a id="l3548" class='ln'>3548</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F5R2 register  *******************/</span></td></tr>
<tr name="3549" id="3549">
<td><a id="l3549" class='ln'>3549</a></td><td><span class="pp">#define</span> <a id="3549c9" class="tk">CAN_F5R2_FB0</a>                   ((<a id="3549c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="3550" id="3550">
<td><a id="l3550" class='ln'>3550</a></td><td><span class="pp">#define</span> <a id="3550c9" class="tk">CAN_F5R2_FB1</a>                   ((<a id="3550c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="3551" id="3551">
<td><a id="l3551" class='ln'>3551</a></td><td><span class="pp">#define</span> <a id="3551c9" class="tk">CAN_F5R2_FB2</a>                   ((<a id="3551c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="3552" id="3552">
<td><a id="l3552" class='ln'>3552</a></td><td><span class="pp">#define</span> <a id="3552c9" class="tk">CAN_F5R2_FB3</a>                   ((<a id="3552c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="3553" id="3553">
<td><a id="l3553" class='ln'>3553</a></td><td><span class="pp">#define</span> <a id="3553c9" class="tk">CAN_F5R2_FB4</a>                   ((<a id="3553c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="3554" id="3554">
<td><a id="l3554" class='ln'>3554</a></td><td><span class="pp">#define</span> <a id="3554c9" class="tk">CAN_F5R2_FB5</a>                   ((<a id="3554c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="3555" id="3555">
<td><a id="l3555" class='ln'>3555</a></td><td><span class="pp">#define</span> <a id="3555c9" class="tk">CAN_F5R2_FB6</a>                   ((<a id="3555c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="3556" id="3556">
<td><a id="l3556" class='ln'>3556</a></td><td><span class="pp">#define</span> <a id="3556c9" class="tk">CAN_F5R2_FB7</a>                   ((<a id="3556c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="3557" id="3557">
<td><a id="l3557" class='ln'>3557</a></td><td><span class="pp">#define</span> <a id="3557c9" class="tk">CAN_F5R2_FB8</a>                   ((<a id="3557c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="3558" id="3558">
<td><a id="l3558" class='ln'>3558</a></td><td><span class="pp">#define</span> <a id="3558c9" class="tk">CAN_F5R2_FB9</a>                   ((<a id="3558c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="3559" id="3559">
<td><a id="l3559" class='ln'>3559</a></td><td><span class="pp">#define</span> <a id="3559c9" class="tk">CAN_F5R2_FB10</a>                  ((<a id="3559c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="3560" id="3560">
<td><a id="l3560" class='ln'>3560</a></td><td><span class="pp">#define</span> <a id="3560c9" class="tk">CAN_F5R2_FB11</a>                  ((<a id="3560c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="3561" id="3561">
<td><a id="l3561" class='ln'>3561</a></td><td><span class="pp">#define</span> <a id="3561c9" class="tk">CAN_F5R2_FB12</a>                  ((<a id="3561c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="3562" id="3562">
<td><a id="l3562" class='ln'>3562</a></td><td><span class="pp">#define</span> <a id="3562c9" class="tk">CAN_F5R2_FB13</a>                  ((<a id="3562c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="3563" id="3563">
<td><a id="l3563" class='ln'>3563</a></td><td><span class="pp">#define</span> <a id="3563c9" class="tk">CAN_F5R2_FB14</a>                  ((<a id="3563c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="3564" id="3564">
<td><a id="l3564" class='ln'>3564</a></td><td><span class="pp">#define</span> <a id="3564c9" class="tk">CAN_F5R2_FB15</a>                  ((<a id="3564c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="3565" id="3565">
<td><a id="l3565" class='ln'>3565</a></td><td><span class="pp">#define</span> <a id="3565c9" class="tk">CAN_F5R2_FB16</a>                  ((<a id="3565c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="3566" id="3566">
<td><a id="l3566" class='ln'>3566</a></td><td><span class="pp">#define</span> <a id="3566c9" class="tk">CAN_F5R2_FB17</a>                  ((<a id="3566c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="3567" id="3567">
<td><a id="l3567" class='ln'>3567</a></td><td><span class="pp">#define</span> <a id="3567c9" class="tk">CAN_F5R2_FB18</a>                  ((<a id="3567c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="3568" id="3568">
<td><a id="l3568" class='ln'>3568</a></td><td><span class="pp">#define</span> <a id="3568c9" class="tk">CAN_F5R2_FB19</a>                  ((<a id="3568c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="3569" id="3569">
<td><a id="l3569" class='ln'>3569</a></td><td><span class="pp">#define</span> <a id="3569c9" class="tk">CAN_F5R2_FB20</a>                  ((<a id="3569c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="3570" id="3570">
<td><a id="l3570" class='ln'>3570</a></td><td><span class="pp">#define</span> <a id="3570c9" class="tk">CAN_F5R2_FB21</a>                  ((<a id="3570c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="3571" id="3571">
<td><a id="l3571" class='ln'>3571</a></td><td><span class="pp">#define</span> <a id="3571c9" class="tk">CAN_F5R2_FB22</a>                  ((<a id="3571c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="3572" id="3572">
<td><a id="l3572" class='ln'>3572</a></td><td><span class="pp">#define</span> <a id="3572c9" class="tk">CAN_F5R2_FB23</a>                  ((<a id="3572c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="3573" id="3573">
<td><a id="l3573" class='ln'>3573</a></td><td><span class="pp">#define</span> <a id="3573c9" class="tk">CAN_F5R2_FB24</a>                  ((<a id="3573c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="3574" id="3574">
<td><a id="l3574" class='ln'>3574</a></td><td><span class="pp">#define</span> <a id="3574c9" class="tk">CAN_F5R2_FB25</a>                  ((<a id="3574c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="3575" id="3575">
<td><a id="l3575" class='ln'>3575</a></td><td><span class="pp">#define</span> <a id="3575c9" class="tk">CAN_F5R2_FB26</a>                  ((<a id="3575c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="3576" id="3576">
<td><a id="l3576" class='ln'>3576</a></td><td><span class="pp">#define</span> <a id="3576c9" class="tk">CAN_F5R2_FB27</a>                  ((<a id="3576c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="3577" id="3577">
<td><a id="l3577" class='ln'>3577</a></td><td><span class="pp">#define</span> <a id="3577c9" class="tk">CAN_F5R2_FB28</a>                  ((<a id="3577c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3578" id="3578">
<td><a id="l3578" class='ln'>3578</a></td><td><span class="pp">#define</span> <a id="3578c9" class="tk">CAN_F5R2_FB29</a>                  ((<a id="3578c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3579" id="3579">
<td><a id="l3579" class='ln'>3579</a></td><td><span class="pp">#define</span> <a id="3579c9" class="tk">CAN_F5R2_FB30</a>                  ((<a id="3579c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3580" id="3580">
<td><a id="l3580" class='ln'>3580</a></td><td><span class="pp">#define</span> <a id="3580c9" class="tk">CAN_F5R2_FB31</a>                  ((<a id="3580c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3581" id="3581">
<td><a id="l3581" class='ln'>3581</a></td><td></td></tr>
<tr name="3582" id="3582">
<td><a id="l3582" class='ln'>3582</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F6R2 register  *******************/</span></td></tr>
<tr name="3583" id="3583">
<td><a id="l3583" class='ln'>3583</a></td><td><span class="pp">#define</span> <a id="3583c9" class="tk">CAN_F6R2_FB0</a>                   ((<a id="3583c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="3584" id="3584">
<td><a id="l3584" class='ln'>3584</a></td><td><span class="pp">#define</span> <a id="3584c9" class="tk">CAN_F6R2_FB1</a>                   ((<a id="3584c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="3585" id="3585">
<td><a id="l3585" class='ln'>3585</a></td><td><span class="pp">#define</span> <a id="3585c9" class="tk">CAN_F6R2_FB2</a>                   ((<a id="3585c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="3586" id="3586">
<td><a id="l3586" class='ln'>3586</a></td><td><span class="pp">#define</span> <a id="3586c9" class="tk">CAN_F6R2_FB3</a>                   ((<a id="3586c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="3587" id="3587">
<td><a id="l3587" class='ln'>3587</a></td><td><span class="pp">#define</span> <a id="3587c9" class="tk">CAN_F6R2_FB4</a>                   ((<a id="3587c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="3588" id="3588">
<td><a id="l3588" class='ln'>3588</a></td><td><span class="pp">#define</span> <a id="3588c9" class="tk">CAN_F6R2_FB5</a>                   ((<a id="3588c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="3589" id="3589">
<td><a id="l3589" class='ln'>3589</a></td><td><span class="pp">#define</span> <a id="3589c9" class="tk">CAN_F6R2_FB6</a>                   ((<a id="3589c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="3590" id="3590">
<td><a id="l3590" class='ln'>3590</a></td><td><span class="pp">#define</span> <a id="3590c9" class="tk">CAN_F6R2_FB7</a>                   ((<a id="3590c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="3591" id="3591">
<td><a id="l3591" class='ln'>3591</a></td><td><span class="pp">#define</span> <a id="3591c9" class="tk">CAN_F6R2_FB8</a>                   ((<a id="3591c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="3592" id="3592">
<td><a id="l3592" class='ln'>3592</a></td><td><span class="pp">#define</span> <a id="3592c9" class="tk">CAN_F6R2_FB9</a>                   ((<a id="3592c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="3593" id="3593">
<td><a id="l3593" class='ln'>3593</a></td><td><span class="pp">#define</span> <a id="3593c9" class="tk">CAN_F6R2_FB10</a>                  ((<a id="3593c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="3594" id="3594">
<td><a id="l3594" class='ln'>3594</a></td><td><span class="pp">#define</span> <a id="3594c9" class="tk">CAN_F6R2_FB11</a>                  ((<a id="3594c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="3595" id="3595">
<td><a id="l3595" class='ln'>3595</a></td><td><span class="pp">#define</span> <a id="3595c9" class="tk">CAN_F6R2_FB12</a>                  ((<a id="3595c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="3596" id="3596">
<td><a id="l3596" class='ln'>3596</a></td><td><span class="pp">#define</span> <a id="3596c9" class="tk">CAN_F6R2_FB13</a>                  ((<a id="3596c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="3597" id="3597">
<td><a id="l3597" class='ln'>3597</a></td><td><span class="pp">#define</span> <a id="3597c9" class="tk">CAN_F6R2_FB14</a>                  ((<a id="3597c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="3598" id="3598">
<td><a id="l3598" class='ln'>3598</a></td><td><span class="pp">#define</span> <a id="3598c9" class="tk">CAN_F6R2_FB15</a>                  ((<a id="3598c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="3599" id="3599">
<td><a id="l3599" class='ln'>3599</a></td><td><span class="pp">#define</span> <a id="3599c9" class="tk">CAN_F6R2_FB16</a>                  ((<a id="3599c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="3600" id="3600">
<td><a id="l3600" class='ln'>3600</a></td><td><span class="pp">#define</span> <a id="3600c9" class="tk">CAN_F6R2_FB17</a>                  ((<a id="3600c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="3601" id="3601">
<td><a id="l3601" class='ln'>3601</a></td><td><span class="pp">#define</span> <a id="3601c9" class="tk">CAN_F6R2_FB18</a>                  ((<a id="3601c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="3602" id="3602">
<td><a id="l3602" class='ln'>3602</a></td><td><span class="pp">#define</span> <a id="3602c9" class="tk">CAN_F6R2_FB19</a>                  ((<a id="3602c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="3603" id="3603">
<td><a id="l3603" class='ln'>3603</a></td><td><span class="pp">#define</span> <a id="3603c9" class="tk">CAN_F6R2_FB20</a>                  ((<a id="3603c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="3604" id="3604">
<td><a id="l3604" class='ln'>3604</a></td><td><span class="pp">#define</span> <a id="3604c9" class="tk">CAN_F6R2_FB21</a>                  ((<a id="3604c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="3605" id="3605">
<td><a id="l3605" class='ln'>3605</a></td><td><span class="pp">#define</span> <a id="3605c9" class="tk">CAN_F6R2_FB22</a>                  ((<a id="3605c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="3606" id="3606">
<td><a id="l3606" class='ln'>3606</a></td><td><span class="pp">#define</span> <a id="3606c9" class="tk">CAN_F6R2_FB23</a>                  ((<a id="3606c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="3607" id="3607">
<td><a id="l3607" class='ln'>3607</a></td><td><span class="pp">#define</span> <a id="3607c9" class="tk">CAN_F6R2_FB24</a>                  ((<a id="3607c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="3608" id="3608">
<td><a id="l3608" class='ln'>3608</a></td><td><span class="pp">#define</span> <a id="3608c9" class="tk">CAN_F6R2_FB25</a>                  ((<a id="3608c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="3609" id="3609">
<td><a id="l3609" class='ln'>3609</a></td><td><span class="pp">#define</span> <a id="3609c9" class="tk">CAN_F6R2_FB26</a>                  ((<a id="3609c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="3610" id="3610">
<td><a id="l3610" class='ln'>3610</a></td><td><span class="pp">#define</span> <a id="3610c9" class="tk">CAN_F6R2_FB27</a>                  ((<a id="3610c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="3611" id="3611">
<td><a id="l3611" class='ln'>3611</a></td><td><span class="pp">#define</span> <a id="3611c9" class="tk">CAN_F6R2_FB28</a>                  ((<a id="3611c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3612" id="3612">
<td><a id="l3612" class='ln'>3612</a></td><td><span class="pp">#define</span> <a id="3612c9" class="tk">CAN_F6R2_FB29</a>                  ((<a id="3612c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3613" id="3613">
<td><a id="l3613" class='ln'>3613</a></td><td><span class="pp">#define</span> <a id="3613c9" class="tk">CAN_F6R2_FB30</a>                  ((<a id="3613c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3614" id="3614">
<td><a id="l3614" class='ln'>3614</a></td><td><span class="pp">#define</span> <a id="3614c9" class="tk">CAN_F6R2_FB31</a>                  ((<a id="3614c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3615" id="3615">
<td><a id="l3615" class='ln'>3615</a></td><td></td></tr>
<tr name="3616" id="3616">
<td><a id="l3616" class='ln'>3616</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F7R2 register  *******************/</span></td></tr>
<tr name="3617" id="3617">
<td><a id="l3617" class='ln'>3617</a></td><td><span class="pp">#define</span> <a id="3617c9" class="tk">CAN_F7R2_FB0</a>                   ((<a id="3617c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="3618" id="3618">
<td><a id="l3618" class='ln'>3618</a></td><td><span class="pp">#define</span> <a id="3618c9" class="tk">CAN_F7R2_FB1</a>                   ((<a id="3618c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="3619" id="3619">
<td><a id="l3619" class='ln'>3619</a></td><td><span class="pp">#define</span> <a id="3619c9" class="tk">CAN_F7R2_FB2</a>                   ((<a id="3619c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="3620" id="3620">
<td><a id="l3620" class='ln'>3620</a></td><td><span class="pp">#define</span> <a id="3620c9" class="tk">CAN_F7R2_FB3</a>                   ((<a id="3620c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="3621" id="3621">
<td><a id="l3621" class='ln'>3621</a></td><td><span class="pp">#define</span> <a id="3621c9" class="tk">CAN_F7R2_FB4</a>                   ((<a id="3621c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="3622" id="3622">
<td><a id="l3622" class='ln'>3622</a></td><td><span class="pp">#define</span> <a id="3622c9" class="tk">CAN_F7R2_FB5</a>                   ((<a id="3622c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="3623" id="3623">
<td><a id="l3623" class='ln'>3623</a></td><td><span class="pp">#define</span> <a id="3623c9" class="tk">CAN_F7R2_FB6</a>                   ((<a id="3623c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="3624" id="3624">
<td><a id="l3624" class='ln'>3624</a></td><td><span class="pp">#define</span> <a id="3624c9" class="tk">CAN_F7R2_FB7</a>                   ((<a id="3624c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="3625" id="3625">
<td><a id="l3625" class='ln'>3625</a></td><td><span class="pp">#define</span> <a id="3625c9" class="tk">CAN_F7R2_FB8</a>                   ((<a id="3625c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="3626" id="3626">
<td><a id="l3626" class='ln'>3626</a></td><td><span class="pp">#define</span> <a id="3626c9" class="tk">CAN_F7R2_FB9</a>                   ((<a id="3626c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="3627" id="3627">
<td><a id="l3627" class='ln'>3627</a></td><td><span class="pp">#define</span> <a id="3627c9" class="tk">CAN_F7R2_FB10</a>                  ((<a id="3627c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="3628" id="3628">
<td><a id="l3628" class='ln'>3628</a></td><td><span class="pp">#define</span> <a id="3628c9" class="tk">CAN_F7R2_FB11</a>                  ((<a id="3628c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="3629" id="3629">
<td><a id="l3629" class='ln'>3629</a></td><td><span class="pp">#define</span> <a id="3629c9" class="tk">CAN_F7R2_FB12</a>                  ((<a id="3629c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="3630" id="3630">
<td><a id="l3630" class='ln'>3630</a></td><td><span class="pp">#define</span> <a id="3630c9" class="tk">CAN_F7R2_FB13</a>                  ((<a id="3630c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="3631" id="3631">
<td><a id="l3631" class='ln'>3631</a></td><td><span class="pp">#define</span> <a id="3631c9" class="tk">CAN_F7R2_FB14</a>                  ((<a id="3631c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="3632" id="3632">
<td><a id="l3632" class='ln'>3632</a></td><td><span class="pp">#define</span> <a id="3632c9" class="tk">CAN_F7R2_FB15</a>                  ((<a id="3632c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="3633" id="3633">
<td><a id="l3633" class='ln'>3633</a></td><td><span class="pp">#define</span> <a id="3633c9" class="tk">CAN_F7R2_FB16</a>                  ((<a id="3633c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="3634" id="3634">
<td><a id="l3634" class='ln'>3634</a></td><td><span class="pp">#define</span> <a id="3634c9" class="tk">CAN_F7R2_FB17</a>                  ((<a id="3634c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="3635" id="3635">
<td><a id="l3635" class='ln'>3635</a></td><td><span class="pp">#define</span> <a id="3635c9" class="tk">CAN_F7R2_FB18</a>                  ((<a id="3635c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="3636" id="3636">
<td><a id="l3636" class='ln'>3636</a></td><td><span class="pp">#define</span> <a id="3636c9" class="tk">CAN_F7R2_FB19</a>                  ((<a id="3636c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="3637" id="3637">
<td><a id="l3637" class='ln'>3637</a></td><td><span class="pp">#define</span> <a id="3637c9" class="tk">CAN_F7R2_FB20</a>                  ((<a id="3637c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="3638" id="3638">
<td><a id="l3638" class='ln'>3638</a></td><td><span class="pp">#define</span> <a id="3638c9" class="tk">CAN_F7R2_FB21</a>                  ((<a id="3638c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="3639" id="3639">
<td><a id="l3639" class='ln'>3639</a></td><td><span class="pp">#define</span> <a id="3639c9" class="tk">CAN_F7R2_FB22</a>                  ((<a id="3639c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="3640" id="3640">
<td><a id="l3640" class='ln'>3640</a></td><td><span class="pp">#define</span> <a id="3640c9" class="tk">CAN_F7R2_FB23</a>                  ((<a id="3640c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="3641" id="3641">
<td><a id="l3641" class='ln'>3641</a></td><td><span class="pp">#define</span> <a id="3641c9" class="tk">CAN_F7R2_FB24</a>                  ((<a id="3641c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="3642" id="3642">
<td><a id="l3642" class='ln'>3642</a></td><td><span class="pp">#define</span> <a id="3642c9" class="tk">CAN_F7R2_FB25</a>                  ((<a id="3642c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="3643" id="3643">
<td><a id="l3643" class='ln'>3643</a></td><td><span class="pp">#define</span> <a id="3643c9" class="tk">CAN_F7R2_FB26</a>                  ((<a id="3643c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="3644" id="3644">
<td><a id="l3644" class='ln'>3644</a></td><td><span class="pp">#define</span> <a id="3644c9" class="tk">CAN_F7R2_FB27</a>                  ((<a id="3644c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="3645" id="3645">
<td><a id="l3645" class='ln'>3645</a></td><td><span class="pp">#define</span> <a id="3645c9" class="tk">CAN_F7R2_FB28</a>                  ((<a id="3645c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3646" id="3646">
<td><a id="l3646" class='ln'>3646</a></td><td><span class="pp">#define</span> <a id="3646c9" class="tk">CAN_F7R2_FB29</a>                  ((<a id="3646c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3647" id="3647">
<td><a id="l3647" class='ln'>3647</a></td><td><span class="pp">#define</span> <a id="3647c9" class="tk">CAN_F7R2_FB30</a>                  ((<a id="3647c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3648" id="3648">
<td><a id="l3648" class='ln'>3648</a></td><td><span class="pp">#define</span> <a id="3648c9" class="tk">CAN_F7R2_FB31</a>                  ((<a id="3648c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3649" id="3649">
<td><a id="l3649" class='ln'>3649</a></td><td></td></tr>
<tr name="3650" id="3650">
<td><a id="l3650" class='ln'>3650</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F8R2 register  *******************/</span></td></tr>
<tr name="3651" id="3651">
<td><a id="l3651" class='ln'>3651</a></td><td><span class="pp">#define</span> <a id="3651c9" class="tk">CAN_F8R2_FB0</a>                   ((<a id="3651c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="3652" id="3652">
<td><a id="l3652" class='ln'>3652</a></td><td><span class="pp">#define</span> <a id="3652c9" class="tk">CAN_F8R2_FB1</a>                   ((<a id="3652c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="3653" id="3653">
<td><a id="l3653" class='ln'>3653</a></td><td><span class="pp">#define</span> <a id="3653c9" class="tk">CAN_F8R2_FB2</a>                   ((<a id="3653c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="3654" id="3654">
<td><a id="l3654" class='ln'>3654</a></td><td><span class="pp">#define</span> <a id="3654c9" class="tk">CAN_F8R2_FB3</a>                   ((<a id="3654c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="3655" id="3655">
<td><a id="l3655" class='ln'>3655</a></td><td><span class="pp">#define</span> <a id="3655c9" class="tk">CAN_F8R2_FB4</a>                   ((<a id="3655c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="3656" id="3656">
<td><a id="l3656" class='ln'>3656</a></td><td><span class="pp">#define</span> <a id="3656c9" class="tk">CAN_F8R2_FB5</a>                   ((<a id="3656c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="3657" id="3657">
<td><a id="l3657" class='ln'>3657</a></td><td><span class="pp">#define</span> <a id="3657c9" class="tk">CAN_F8R2_FB6</a>                   ((<a id="3657c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="3658" id="3658">
<td><a id="l3658" class='ln'>3658</a></td><td><span class="pp">#define</span> <a id="3658c9" class="tk">CAN_F8R2_FB7</a>                   ((<a id="3658c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="3659" id="3659">
<td><a id="l3659" class='ln'>3659</a></td><td><span class="pp">#define</span> <a id="3659c9" class="tk">CAN_F8R2_FB8</a>                   ((<a id="3659c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="3660" id="3660">
<td><a id="l3660" class='ln'>3660</a></td><td><span class="pp">#define</span> <a id="3660c9" class="tk">CAN_F8R2_FB9</a>                   ((<a id="3660c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="3661" id="3661">
<td><a id="l3661" class='ln'>3661</a></td><td><span class="pp">#define</span> <a id="3661c9" class="tk">CAN_F8R2_FB10</a>                  ((<a id="3661c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="3662" id="3662">
<td><a id="l3662" class='ln'>3662</a></td><td><span class="pp">#define</span> <a id="3662c9" class="tk">CAN_F8R2_FB11</a>                  ((<a id="3662c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="3663" id="3663">
<td><a id="l3663" class='ln'>3663</a></td><td><span class="pp">#define</span> <a id="3663c9" class="tk">CAN_F8R2_FB12</a>                  ((<a id="3663c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="3664" id="3664">
<td><a id="l3664" class='ln'>3664</a></td><td><span class="pp">#define</span> <a id="3664c9" class="tk">CAN_F8R2_FB13</a>                  ((<a id="3664c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="3665" id="3665">
<td><a id="l3665" class='ln'>3665</a></td><td><span class="pp">#define</span> <a id="3665c9" class="tk">CAN_F8R2_FB14</a>                  ((<a id="3665c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="3666" id="3666">
<td><a id="l3666" class='ln'>3666</a></td><td><span class="pp">#define</span> <a id="3666c9" class="tk">CAN_F8R2_FB15</a>                  ((<a id="3666c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="3667" id="3667">
<td><a id="l3667" class='ln'>3667</a></td><td><span class="pp">#define</span> <a id="3667c9" class="tk">CAN_F8R2_FB16</a>                  ((<a id="3667c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="3668" id="3668">
<td><a id="l3668" class='ln'>3668</a></td><td><span class="pp">#define</span> <a id="3668c9" class="tk">CAN_F8R2_FB17</a>                  ((<a id="3668c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="3669" id="3669">
<td><a id="l3669" class='ln'>3669</a></td><td><span class="pp">#define</span> <a id="3669c9" class="tk">CAN_F8R2_FB18</a>                  ((<a id="3669c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="3670" id="3670">
<td><a id="l3670" class='ln'>3670</a></td><td><span class="pp">#define</span> <a id="3670c9" class="tk">CAN_F8R2_FB19</a>                  ((<a id="3670c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="3671" id="3671">
<td><a id="l3671" class='ln'>3671</a></td><td><span class="pp">#define</span> <a id="3671c9" class="tk">CAN_F8R2_FB20</a>                  ((<a id="3671c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="3672" id="3672">
<td><a id="l3672" class='ln'>3672</a></td><td><span class="pp">#define</span> <a id="3672c9" class="tk">CAN_F8R2_FB21</a>                  ((<a id="3672c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="3673" id="3673">
<td><a id="l3673" class='ln'>3673</a></td><td><span class="pp">#define</span> <a id="3673c9" class="tk">CAN_F8R2_FB22</a>                  ((<a id="3673c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="3674" id="3674">
<td><a id="l3674" class='ln'>3674</a></td><td><span class="pp">#define</span> <a id="3674c9" class="tk">CAN_F8R2_FB23</a>                  ((<a id="3674c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="3675" id="3675">
<td><a id="l3675" class='ln'>3675</a></td><td><span class="pp">#define</span> <a id="3675c9" class="tk">CAN_F8R2_FB24</a>                  ((<a id="3675c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="3676" id="3676">
<td><a id="l3676" class='ln'>3676</a></td><td><span class="pp">#define</span> <a id="3676c9" class="tk">CAN_F8R2_FB25</a>                  ((<a id="3676c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="3677" id="3677">
<td><a id="l3677" class='ln'>3677</a></td><td><span class="pp">#define</span> <a id="3677c9" class="tk">CAN_F8R2_FB26</a>                  ((<a id="3677c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="3678" id="3678">
<td><a id="l3678" class='ln'>3678</a></td><td><span class="pp">#define</span> <a id="3678c9" class="tk">CAN_F8R2_FB27</a>                  ((<a id="3678c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="3679" id="3679">
<td><a id="l3679" class='ln'>3679</a></td><td><span class="pp">#define</span> <a id="3679c9" class="tk">CAN_F8R2_FB28</a>                  ((<a id="3679c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3680" id="3680">
<td><a id="l3680" class='ln'>3680</a></td><td><span class="pp">#define</span> <a id="3680c9" class="tk">CAN_F8R2_FB29</a>                  ((<a id="3680c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3681" id="3681">
<td><a id="l3681" class='ln'>3681</a></td><td><span class="pp">#define</span> <a id="3681c9" class="tk">CAN_F8R2_FB30</a>                  ((<a id="3681c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3682" id="3682">
<td><a id="l3682" class='ln'>3682</a></td><td><span class="pp">#define</span> <a id="3682c9" class="tk">CAN_F8R2_FB31</a>                  ((<a id="3682c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3683" id="3683">
<td><a id="l3683" class='ln'>3683</a></td><td></td></tr>
<tr name="3684" id="3684">
<td><a id="l3684" class='ln'>3684</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F9R2 register  *******************/</span></td></tr>
<tr name="3685" id="3685">
<td><a id="l3685" class='ln'>3685</a></td><td><span class="pp">#define</span> <a id="3685c9" class="tk">CAN_F9R2_FB0</a>                   ((<a id="3685c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="3686" id="3686">
<td><a id="l3686" class='ln'>3686</a></td><td><span class="pp">#define</span> <a id="3686c9" class="tk">CAN_F9R2_FB1</a>                   ((<a id="3686c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="3687" id="3687">
<td><a id="l3687" class='ln'>3687</a></td><td><span class="pp">#define</span> <a id="3687c9" class="tk">CAN_F9R2_FB2</a>                   ((<a id="3687c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="3688" id="3688">
<td><a id="l3688" class='ln'>3688</a></td><td><span class="pp">#define</span> <a id="3688c9" class="tk">CAN_F9R2_FB3</a>                   ((<a id="3688c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="3689" id="3689">
<td><a id="l3689" class='ln'>3689</a></td><td><span class="pp">#define</span> <a id="3689c9" class="tk">CAN_F9R2_FB4</a>                   ((<a id="3689c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="3690" id="3690">
<td><a id="l3690" class='ln'>3690</a></td><td><span class="pp">#define</span> <a id="3690c9" class="tk">CAN_F9R2_FB5</a>                   ((<a id="3690c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="3691" id="3691">
<td><a id="l3691" class='ln'>3691</a></td><td><span class="pp">#define</span> <a id="3691c9" class="tk">CAN_F9R2_FB6</a>                   ((<a id="3691c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="3692" id="3692">
<td><a id="l3692" class='ln'>3692</a></td><td><span class="pp">#define</span> <a id="3692c9" class="tk">CAN_F9R2_FB7</a>                   ((<a id="3692c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="3693" id="3693">
<td><a id="l3693" class='ln'>3693</a></td><td><span class="pp">#define</span> <a id="3693c9" class="tk">CAN_F9R2_FB8</a>                   ((<a id="3693c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="3694" id="3694">
<td><a id="l3694" class='ln'>3694</a></td><td><span class="pp">#define</span> <a id="3694c9" class="tk">CAN_F9R2_FB9</a>                   ((<a id="3694c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="3695" id="3695">
<td><a id="l3695" class='ln'>3695</a></td><td><span class="pp">#define</span> <a id="3695c9" class="tk">CAN_F9R2_FB10</a>                  ((<a id="3695c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="3696" id="3696">
<td><a id="l3696" class='ln'>3696</a></td><td><span class="pp">#define</span> <a id="3696c9" class="tk">CAN_F9R2_FB11</a>                  ((<a id="3696c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="3697" id="3697">
<td><a id="l3697" class='ln'>3697</a></td><td><span class="pp">#define</span> <a id="3697c9" class="tk">CAN_F9R2_FB12</a>                  ((<a id="3697c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="3698" id="3698">
<td><a id="l3698" class='ln'>3698</a></td><td><span class="pp">#define</span> <a id="3698c9" class="tk">CAN_F9R2_FB13</a>                  ((<a id="3698c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="3699" id="3699">
<td><a id="l3699" class='ln'>3699</a></td><td><span class="pp">#define</span> <a id="3699c9" class="tk">CAN_F9R2_FB14</a>                  ((<a id="3699c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="3700" id="3700">
<td><a id="l3700" class='ln'>3700</a></td><td><span class="pp">#define</span> <a id="3700c9" class="tk">CAN_F9R2_FB15</a>                  ((<a id="3700c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="3701" id="3701">
<td><a id="l3701" class='ln'>3701</a></td><td><span class="pp">#define</span> <a id="3701c9" class="tk">CAN_F9R2_FB16</a>                  ((<a id="3701c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="3702" id="3702">
<td><a id="l3702" class='ln'>3702</a></td><td><span class="pp">#define</span> <a id="3702c9" class="tk">CAN_F9R2_FB17</a>                  ((<a id="3702c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="3703" id="3703">
<td><a id="l3703" class='ln'>3703</a></td><td><span class="pp">#define</span> <a id="3703c9" class="tk">CAN_F9R2_FB18</a>                  ((<a id="3703c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="3704" id="3704">
<td><a id="l3704" class='ln'>3704</a></td><td><span class="pp">#define</span> <a id="3704c9" class="tk">CAN_F9R2_FB19</a>                  ((<a id="3704c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="3705" id="3705">
<td><a id="l3705" class='ln'>3705</a></td><td><span class="pp">#define</span> <a id="3705c9" class="tk">CAN_F9R2_FB20</a>                  ((<a id="3705c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="3706" id="3706">
<td><a id="l3706" class='ln'>3706</a></td><td><span class="pp">#define</span> <a id="3706c9" class="tk">CAN_F9R2_FB21</a>                  ((<a id="3706c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="3707" id="3707">
<td><a id="l3707" class='ln'>3707</a></td><td><span class="pp">#define</span> <a id="3707c9" class="tk">CAN_F9R2_FB22</a>                  ((<a id="3707c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="3708" id="3708">
<td><a id="l3708" class='ln'>3708</a></td><td><span class="pp">#define</span> <a id="3708c9" class="tk">CAN_F9R2_FB23</a>                  ((<a id="3708c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="3709" id="3709">
<td><a id="l3709" class='ln'>3709</a></td><td><span class="pp">#define</span> <a id="3709c9" class="tk">CAN_F9R2_FB24</a>                  ((<a id="3709c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="3710" id="3710">
<td><a id="l3710" class='ln'>3710</a></td><td><span class="pp">#define</span> <a id="3710c9" class="tk">CAN_F9R2_FB25</a>                  ((<a id="3710c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="3711" id="3711">
<td><a id="l3711" class='ln'>3711</a></td><td><span class="pp">#define</span> <a id="3711c9" class="tk">CAN_F9R2_FB26</a>                  ((<a id="3711c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="3712" id="3712">
<td><a id="l3712" class='ln'>3712</a></td><td><span class="pp">#define</span> <a id="3712c9" class="tk">CAN_F9R2_FB27</a>                  ((<a id="3712c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="3713" id="3713">
<td><a id="l3713" class='ln'>3713</a></td><td><span class="pp">#define</span> <a id="3713c9" class="tk">CAN_F9R2_FB28</a>                  ((<a id="3713c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3714" id="3714">
<td><a id="l3714" class='ln'>3714</a></td><td><span class="pp">#define</span> <a id="3714c9" class="tk">CAN_F9R2_FB29</a>                  ((<a id="3714c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3715" id="3715">
<td><a id="l3715" class='ln'>3715</a></td><td><span class="pp">#define</span> <a id="3715c9" class="tk">CAN_F9R2_FB30</a>                  ((<a id="3715c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3716" id="3716">
<td><a id="l3716" class='ln'>3716</a></td><td><span class="pp">#define</span> <a id="3716c9" class="tk">CAN_F9R2_FB31</a>                  ((<a id="3716c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3717" id="3717">
<td><a id="l3717" class='ln'>3717</a></td><td></td></tr>
<tr name="3718" id="3718">
<td><a id="l3718" class='ln'>3718</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F10R2 register  ******************/</span></td></tr>
<tr name="3719" id="3719">
<td><a id="l3719" class='ln'>3719</a></td><td><span class="pp">#define</span> <a id="3719c9" class="tk">CAN_F10R2_FB0</a>                  ((<a id="3719c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="3720" id="3720">
<td><a id="l3720" class='ln'>3720</a></td><td><span class="pp">#define</span> <a id="3720c9" class="tk">CAN_F10R2_FB1</a>                  ((<a id="3720c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="3721" id="3721">
<td><a id="l3721" class='ln'>3721</a></td><td><span class="pp">#define</span> <a id="3721c9" class="tk">CAN_F10R2_FB2</a>                  ((<a id="3721c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="3722" id="3722">
<td><a id="l3722" class='ln'>3722</a></td><td><span class="pp">#define</span> <a id="3722c9" class="tk">CAN_F10R2_FB3</a>                  ((<a id="3722c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="3723" id="3723">
<td><a id="l3723" class='ln'>3723</a></td><td><span class="pp">#define</span> <a id="3723c9" class="tk">CAN_F10R2_FB4</a>                  ((<a id="3723c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="3724" id="3724">
<td><a id="l3724" class='ln'>3724</a></td><td><span class="pp">#define</span> <a id="3724c9" class="tk">CAN_F10R2_FB5</a>                  ((<a id="3724c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="3725" id="3725">
<td><a id="l3725" class='ln'>3725</a></td><td><span class="pp">#define</span> <a id="3725c9" class="tk">CAN_F10R2_FB6</a>                  ((<a id="3725c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="3726" id="3726">
<td><a id="l3726" class='ln'>3726</a></td><td><span class="pp">#define</span> <a id="3726c9" class="tk">CAN_F10R2_FB7</a>                  ((<a id="3726c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="3727" id="3727">
<td><a id="l3727" class='ln'>3727</a></td><td><span class="pp">#define</span> <a id="3727c9" class="tk">CAN_F10R2_FB8</a>                  ((<a id="3727c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="3728" id="3728">
<td><a id="l3728" class='ln'>3728</a></td><td><span class="pp">#define</span> <a id="3728c9" class="tk">CAN_F10R2_FB9</a>                  ((<a id="3728c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="3729" id="3729">
<td><a id="l3729" class='ln'>3729</a></td><td><span class="pp">#define</span> <a id="3729c9" class="tk">CAN_F10R2_FB10</a>                 ((<a id="3729c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="3730" id="3730">
<td><a id="l3730" class='ln'>3730</a></td><td><span class="pp">#define</span> <a id="3730c9" class="tk">CAN_F10R2_FB11</a>                 ((<a id="3730c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="3731" id="3731">
<td><a id="l3731" class='ln'>3731</a></td><td><span class="pp">#define</span> <a id="3731c9" class="tk">CAN_F10R2_FB12</a>                 ((<a id="3731c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="3732" id="3732">
<td><a id="l3732" class='ln'>3732</a></td><td><span class="pp">#define</span> <a id="3732c9" class="tk">CAN_F10R2_FB13</a>                 ((<a id="3732c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="3733" id="3733">
<td><a id="l3733" class='ln'>3733</a></td><td><span class="pp">#define</span> <a id="3733c9" class="tk">CAN_F10R2_FB14</a>                 ((<a id="3733c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="3734" id="3734">
<td><a id="l3734" class='ln'>3734</a></td><td><span class="pp">#define</span> <a id="3734c9" class="tk">CAN_F10R2_FB15</a>                 ((<a id="3734c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="3735" id="3735">
<td><a id="l3735" class='ln'>3735</a></td><td><span class="pp">#define</span> <a id="3735c9" class="tk">CAN_F10R2_FB16</a>                 ((<a id="3735c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="3736" id="3736">
<td><a id="l3736" class='ln'>3736</a></td><td><span class="pp">#define</span> <a id="3736c9" class="tk">CAN_F10R2_FB17</a>                 ((<a id="3736c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="3737" id="3737">
<td><a id="l3737" class='ln'>3737</a></td><td><span class="pp">#define</span> <a id="3737c9" class="tk">CAN_F10R2_FB18</a>                 ((<a id="3737c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="3738" id="3738">
<td><a id="l3738" class='ln'>3738</a></td><td><span class="pp">#define</span> <a id="3738c9" class="tk">CAN_F10R2_FB19</a>                 ((<a id="3738c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="3739" id="3739">
<td><a id="l3739" class='ln'>3739</a></td><td><span class="pp">#define</span> <a id="3739c9" class="tk">CAN_F10R2_FB20</a>                 ((<a id="3739c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="3740" id="3740">
<td><a id="l3740" class='ln'>3740</a></td><td><span class="pp">#define</span> <a id="3740c9" class="tk">CAN_F10R2_FB21</a>                 ((<a id="3740c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="3741" id="3741">
<td><a id="l3741" class='ln'>3741</a></td><td><span class="pp">#define</span> <a id="3741c9" class="tk">CAN_F10R2_FB22</a>                 ((<a id="3741c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="3742" id="3742">
<td><a id="l3742" class='ln'>3742</a></td><td><span class="pp">#define</span> <a id="3742c9" class="tk">CAN_F10R2_FB23</a>                 ((<a id="3742c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="3743" id="3743">
<td><a id="l3743" class='ln'>3743</a></td><td><span class="pp">#define</span> <a id="3743c9" class="tk">CAN_F10R2_FB24</a>                 ((<a id="3743c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="3744" id="3744">
<td><a id="l3744" class='ln'>3744</a></td><td><span class="pp">#define</span> <a id="3744c9" class="tk">CAN_F10R2_FB25</a>                 ((<a id="3744c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="3745" id="3745">
<td><a id="l3745" class='ln'>3745</a></td><td><span class="pp">#define</span> <a id="3745c9" class="tk">CAN_F10R2_FB26</a>                 ((<a id="3745c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="3746" id="3746">
<td><a id="l3746" class='ln'>3746</a></td><td><span class="pp">#define</span> <a id="3746c9" class="tk">CAN_F10R2_FB27</a>                 ((<a id="3746c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="3747" id="3747">
<td><a id="l3747" class='ln'>3747</a></td><td><span class="pp">#define</span> <a id="3747c9" class="tk">CAN_F10R2_FB28</a>                 ((<a id="3747c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3748" id="3748">
<td><a id="l3748" class='ln'>3748</a></td><td><span class="pp">#define</span> <a id="3748c9" class="tk">CAN_F10R2_FB29</a>                 ((<a id="3748c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3749" id="3749">
<td><a id="l3749" class='ln'>3749</a></td><td><span class="pp">#define</span> <a id="3749c9" class="tk">CAN_F10R2_FB30</a>                 ((<a id="3749c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3750" id="3750">
<td><a id="l3750" class='ln'>3750</a></td><td><span class="pp">#define</span> <a id="3750c9" class="tk">CAN_F10R2_FB31</a>                 ((<a id="3750c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3751" id="3751">
<td><a id="l3751" class='ln'>3751</a></td><td></td></tr>
<tr name="3752" id="3752">
<td><a id="l3752" class='ln'>3752</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F11R2 register  ******************/</span></td></tr>
<tr name="3753" id="3753">
<td><a id="l3753" class='ln'>3753</a></td><td><span class="pp">#define</span> <a id="3753c9" class="tk">CAN_F11R2_FB0</a>                  ((<a id="3753c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="3754" id="3754">
<td><a id="l3754" class='ln'>3754</a></td><td><span class="pp">#define</span> <a id="3754c9" class="tk">CAN_F11R2_FB1</a>                  ((<a id="3754c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="3755" id="3755">
<td><a id="l3755" class='ln'>3755</a></td><td><span class="pp">#define</span> <a id="3755c9" class="tk">CAN_F11R2_FB2</a>                  ((<a id="3755c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="3756" id="3756">
<td><a id="l3756" class='ln'>3756</a></td><td><span class="pp">#define</span> <a id="3756c9" class="tk">CAN_F11R2_FB3</a>                  ((<a id="3756c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="3757" id="3757">
<td><a id="l3757" class='ln'>3757</a></td><td><span class="pp">#define</span> <a id="3757c9" class="tk">CAN_F11R2_FB4</a>                  ((<a id="3757c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="3758" id="3758">
<td><a id="l3758" class='ln'>3758</a></td><td><span class="pp">#define</span> <a id="3758c9" class="tk">CAN_F11R2_FB5</a>                  ((<a id="3758c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="3759" id="3759">
<td><a id="l3759" class='ln'>3759</a></td><td><span class="pp">#define</span> <a id="3759c9" class="tk">CAN_F11R2_FB6</a>                  ((<a id="3759c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="3760" id="3760">
<td><a id="l3760" class='ln'>3760</a></td><td><span class="pp">#define</span> <a id="3760c9" class="tk">CAN_F11R2_FB7</a>                  ((<a id="3760c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="3761" id="3761">
<td><a id="l3761" class='ln'>3761</a></td><td><span class="pp">#define</span> <a id="3761c9" class="tk">CAN_F11R2_FB8</a>                  ((<a id="3761c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="3762" id="3762">
<td><a id="l3762" class='ln'>3762</a></td><td><span class="pp">#define</span> <a id="3762c9" class="tk">CAN_F11R2_FB9</a>                  ((<a id="3762c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="3763" id="3763">
<td><a id="l3763" class='ln'>3763</a></td><td><span class="pp">#define</span> <a id="3763c9" class="tk">CAN_F11R2_FB10</a>                 ((<a id="3763c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="3764" id="3764">
<td><a id="l3764" class='ln'>3764</a></td><td><span class="pp">#define</span> <a id="3764c9" class="tk">CAN_F11R2_FB11</a>                 ((<a id="3764c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="3765" id="3765">
<td><a id="l3765" class='ln'>3765</a></td><td><span class="pp">#define</span> <a id="3765c9" class="tk">CAN_F11R2_FB12</a>                 ((<a id="3765c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="3766" id="3766">
<td><a id="l3766" class='ln'>3766</a></td><td><span class="pp">#define</span> <a id="3766c9" class="tk">CAN_F11R2_FB13</a>                 ((<a id="3766c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="3767" id="3767">
<td><a id="l3767" class='ln'>3767</a></td><td><span class="pp">#define</span> <a id="3767c9" class="tk">CAN_F11R2_FB14</a>                 ((<a id="3767c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="3768" id="3768">
<td><a id="l3768" class='ln'>3768</a></td><td><span class="pp">#define</span> <a id="3768c9" class="tk">CAN_F11R2_FB15</a>                 ((<a id="3768c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="3769" id="3769">
<td><a id="l3769" class='ln'>3769</a></td><td><span class="pp">#define</span> <a id="3769c9" class="tk">CAN_F11R2_FB16</a>                 ((<a id="3769c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="3770" id="3770">
<td><a id="l3770" class='ln'>3770</a></td><td><span class="pp">#define</span> <a id="3770c9" class="tk">CAN_F11R2_FB17</a>                 ((<a id="3770c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="3771" id="3771">
<td><a id="l3771" class='ln'>3771</a></td><td><span class="pp">#define</span> <a id="3771c9" class="tk">CAN_F11R2_FB18</a>                 ((<a id="3771c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="3772" id="3772">
<td><a id="l3772" class='ln'>3772</a></td><td><span class="pp">#define</span> <a id="3772c9" class="tk">CAN_F11R2_FB19</a>                 ((<a id="3772c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="3773" id="3773">
<td><a id="l3773" class='ln'>3773</a></td><td><span class="pp">#define</span> <a id="3773c9" class="tk">CAN_F11R2_FB20</a>                 ((<a id="3773c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="3774" id="3774">
<td><a id="l3774" class='ln'>3774</a></td><td><span class="pp">#define</span> <a id="3774c9" class="tk">CAN_F11R2_FB21</a>                 ((<a id="3774c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="3775" id="3775">
<td><a id="l3775" class='ln'>3775</a></td><td><span class="pp">#define</span> <a id="3775c9" class="tk">CAN_F11R2_FB22</a>                 ((<a id="3775c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="3776" id="3776">
<td><a id="l3776" class='ln'>3776</a></td><td><span class="pp">#define</span> <a id="3776c9" class="tk">CAN_F11R2_FB23</a>                 ((<a id="3776c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="3777" id="3777">
<td><a id="l3777" class='ln'>3777</a></td><td><span class="pp">#define</span> <a id="3777c9" class="tk">CAN_F11R2_FB24</a>                 ((<a id="3777c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="3778" id="3778">
<td><a id="l3778" class='ln'>3778</a></td><td><span class="pp">#define</span> <a id="3778c9" class="tk">CAN_F11R2_FB25</a>                 ((<a id="3778c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="3779" id="3779">
<td><a id="l3779" class='ln'>3779</a></td><td><span class="pp">#define</span> <a id="3779c9" class="tk">CAN_F11R2_FB26</a>                 ((<a id="3779c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="3780" id="3780">
<td><a id="l3780" class='ln'>3780</a></td><td><span class="pp">#define</span> <a id="3780c9" class="tk">CAN_F11R2_FB27</a>                 ((<a id="3780c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="3781" id="3781">
<td><a id="l3781" class='ln'>3781</a></td><td><span class="pp">#define</span> <a id="3781c9" class="tk">CAN_F11R2_FB28</a>                 ((<a id="3781c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3782" id="3782">
<td><a id="l3782" class='ln'>3782</a></td><td><span class="pp">#define</span> <a id="3782c9" class="tk">CAN_F11R2_FB29</a>                 ((<a id="3782c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3783" id="3783">
<td><a id="l3783" class='ln'>3783</a></td><td><span class="pp">#define</span> <a id="3783c9" class="tk">CAN_F11R2_FB30</a>                 ((<a id="3783c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3784" id="3784">
<td><a id="l3784" class='ln'>3784</a></td><td><span class="pp">#define</span> <a id="3784c9" class="tk">CAN_F11R2_FB31</a>                 ((<a id="3784c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3785" id="3785">
<td><a id="l3785" class='ln'>3785</a></td><td></td></tr>
<tr name="3786" id="3786">
<td><a id="l3786" class='ln'>3786</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F12R2 register  ******************/</span></td></tr>
<tr name="3787" id="3787">
<td><a id="l3787" class='ln'>3787</a></td><td><span class="pp">#define</span> <a id="3787c9" class="tk">CAN_F12R2_FB0</a>                  ((<a id="3787c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="3788" id="3788">
<td><a id="l3788" class='ln'>3788</a></td><td><span class="pp">#define</span> <a id="3788c9" class="tk">CAN_F12R2_FB1</a>                  ((<a id="3788c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="3789" id="3789">
<td><a id="l3789" class='ln'>3789</a></td><td><span class="pp">#define</span> <a id="3789c9" class="tk">CAN_F12R2_FB2</a>                  ((<a id="3789c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="3790" id="3790">
<td><a id="l3790" class='ln'>3790</a></td><td><span class="pp">#define</span> <a id="3790c9" class="tk">CAN_F12R2_FB3</a>                  ((<a id="3790c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="3791" id="3791">
<td><a id="l3791" class='ln'>3791</a></td><td><span class="pp">#define</span> <a id="3791c9" class="tk">CAN_F12R2_FB4</a>                  ((<a id="3791c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="3792" id="3792">
<td><a id="l3792" class='ln'>3792</a></td><td><span class="pp">#define</span> <a id="3792c9" class="tk">CAN_F12R2_FB5</a>                  ((<a id="3792c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="3793" id="3793">
<td><a id="l3793" class='ln'>3793</a></td><td><span class="pp">#define</span> <a id="3793c9" class="tk">CAN_F12R2_FB6</a>                  ((<a id="3793c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="3794" id="3794">
<td><a id="l3794" class='ln'>3794</a></td><td><span class="pp">#define</span> <a id="3794c9" class="tk">CAN_F12R2_FB7</a>                  ((<a id="3794c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="3795" id="3795">
<td><a id="l3795" class='ln'>3795</a></td><td><span class="pp">#define</span> <a id="3795c9" class="tk">CAN_F12R2_FB8</a>                  ((<a id="3795c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="3796" id="3796">
<td><a id="l3796" class='ln'>3796</a></td><td><span class="pp">#define</span> <a id="3796c9" class="tk">CAN_F12R2_FB9</a>                  ((<a id="3796c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="3797" id="3797">
<td><a id="l3797" class='ln'>3797</a></td><td><span class="pp">#define</span> <a id="3797c9" class="tk">CAN_F12R2_FB10</a>                 ((<a id="3797c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="3798" id="3798">
<td><a id="l3798" class='ln'>3798</a></td><td><span class="pp">#define</span> <a id="3798c9" class="tk">CAN_F12R2_FB11</a>                 ((<a id="3798c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="3799" id="3799">
<td><a id="l3799" class='ln'>3799</a></td><td><span class="pp">#define</span> <a id="3799c9" class="tk">CAN_F12R2_FB12</a>                 ((<a id="3799c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="3800" id="3800">
<td><a id="l3800" class='ln'>3800</a></td><td><span class="pp">#define</span> <a id="3800c9" class="tk">CAN_F12R2_FB13</a>                 ((<a id="3800c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="3801" id="3801">
<td><a id="l3801" class='ln'>3801</a></td><td><span class="pp">#define</span> <a id="3801c9" class="tk">CAN_F12R2_FB14</a>                 ((<a id="3801c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="3802" id="3802">
<td><a id="l3802" class='ln'>3802</a></td><td><span class="pp">#define</span> <a id="3802c9" class="tk">CAN_F12R2_FB15</a>                 ((<a id="3802c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="3803" id="3803">
<td><a id="l3803" class='ln'>3803</a></td><td><span class="pp">#define</span> <a id="3803c9" class="tk">CAN_F12R2_FB16</a>                 ((<a id="3803c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="3804" id="3804">
<td><a id="l3804" class='ln'>3804</a></td><td><span class="pp">#define</span> <a id="3804c9" class="tk">CAN_F12R2_FB17</a>                 ((<a id="3804c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="3805" id="3805">
<td><a id="l3805" class='ln'>3805</a></td><td><span class="pp">#define</span> <a id="3805c9" class="tk">CAN_F12R2_FB18</a>                 ((<a id="3805c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="3806" id="3806">
<td><a id="l3806" class='ln'>3806</a></td><td><span class="pp">#define</span> <a id="3806c9" class="tk">CAN_F12R2_FB19</a>                 ((<a id="3806c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="3807" id="3807">
<td><a id="l3807" class='ln'>3807</a></td><td><span class="pp">#define</span> <a id="3807c9" class="tk">CAN_F12R2_FB20</a>                 ((<a id="3807c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="3808" id="3808">
<td><a id="l3808" class='ln'>3808</a></td><td><span class="pp">#define</span> <a id="3808c9" class="tk">CAN_F12R2_FB21</a>                 ((<a id="3808c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="3809" id="3809">
<td><a id="l3809" class='ln'>3809</a></td><td><span class="pp">#define</span> <a id="3809c9" class="tk">CAN_F12R2_FB22</a>                 ((<a id="3809c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="3810" id="3810">
<td><a id="l3810" class='ln'>3810</a></td><td><span class="pp">#define</span> <a id="3810c9" class="tk">CAN_F12R2_FB23</a>                 ((<a id="3810c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="3811" id="3811">
<td><a id="l3811" class='ln'>3811</a></td><td><span class="pp">#define</span> <a id="3811c9" class="tk">CAN_F12R2_FB24</a>                 ((<a id="3811c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="3812" id="3812">
<td><a id="l3812" class='ln'>3812</a></td><td><span class="pp">#define</span> <a id="3812c9" class="tk">CAN_F12R2_FB25</a>                 ((<a id="3812c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="3813" id="3813">
<td><a id="l3813" class='ln'>3813</a></td><td><span class="pp">#define</span> <a id="3813c9" class="tk">CAN_F12R2_FB26</a>                 ((<a id="3813c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="3814" id="3814">
<td><a id="l3814" class='ln'>3814</a></td><td><span class="pp">#define</span> <a id="3814c9" class="tk">CAN_F12R2_FB27</a>                 ((<a id="3814c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="3815" id="3815">
<td><a id="l3815" class='ln'>3815</a></td><td><span class="pp">#define</span> <a id="3815c9" class="tk">CAN_F12R2_FB28</a>                 ((<a id="3815c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3816" id="3816">
<td><a id="l3816" class='ln'>3816</a></td><td><span class="pp">#define</span> <a id="3816c9" class="tk">CAN_F12R2_FB29</a>                 ((<a id="3816c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3817" id="3817">
<td><a id="l3817" class='ln'>3817</a></td><td><span class="pp">#define</span> <a id="3817c9" class="tk">CAN_F12R2_FB30</a>                 ((<a id="3817c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3818" id="3818">
<td><a id="l3818" class='ln'>3818</a></td><td><span class="pp">#define</span> <a id="3818c9" class="tk">CAN_F12R2_FB31</a>                 ((<a id="3818c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3819" id="3819">
<td><a id="l3819" class='ln'>3819</a></td><td></td></tr>
<tr name="3820" id="3820">
<td><a id="l3820" class='ln'>3820</a></td><td>  <span class="ct">/*******************  Bit definition for CAN_F13R2 register  ******************/</span></td></tr>
<tr name="3821" id="3821">
<td><a id="l3821" class='ln'>3821</a></td><td><span class="pp">#define</span> <a id="3821c9" class="tk">CAN_F13R2_FB0</a>                  ((<a id="3821c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Filter bit 0 */</span></td></tr>
<tr name="3822" id="3822">
<td><a id="l3822" class='ln'>3822</a></td><td><span class="pp">#define</span> <a id="3822c9" class="tk">CAN_F13R2_FB1</a>                  ((<a id="3822c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Filter bit 1 */</span></td></tr>
<tr name="3823" id="3823">
<td><a id="l3823" class='ln'>3823</a></td><td><span class="pp">#define</span> <a id="3823c9" class="tk">CAN_F13R2_FB2</a>                  ((<a id="3823c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Filter bit 2 */</span></td></tr>
<tr name="3824" id="3824">
<td><a id="l3824" class='ln'>3824</a></td><td><span class="pp">#define</span> <a id="3824c9" class="tk">CAN_F13R2_FB3</a>                  ((<a id="3824c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Filter bit 3 */</span></td></tr>
<tr name="3825" id="3825">
<td><a id="l3825" class='ln'>3825</a></td><td><span class="pp">#define</span> <a id="3825c9" class="tk">CAN_F13R2_FB4</a>                  ((<a id="3825c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Filter bit 4 */</span></td></tr>
<tr name="3826" id="3826">
<td><a id="l3826" class='ln'>3826</a></td><td><span class="pp">#define</span> <a id="3826c9" class="tk">CAN_F13R2_FB5</a>                  ((<a id="3826c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Filter bit 5 */</span></td></tr>
<tr name="3827" id="3827">
<td><a id="l3827" class='ln'>3827</a></td><td><span class="pp">#define</span> <a id="3827c9" class="tk">CAN_F13R2_FB6</a>                  ((<a id="3827c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Filter bit 6 */</span></td></tr>
<tr name="3828" id="3828">
<td><a id="l3828" class='ln'>3828</a></td><td><span class="pp">#define</span> <a id="3828c9" class="tk">CAN_F13R2_FB7</a>                  ((<a id="3828c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Filter bit 7 */</span></td></tr>
<tr name="3829" id="3829">
<td><a id="l3829" class='ln'>3829</a></td><td><span class="pp">#define</span> <a id="3829c9" class="tk">CAN_F13R2_FB8</a>                  ((<a id="3829c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Filter bit 8 */</span></td></tr>
<tr name="3830" id="3830">
<td><a id="l3830" class='ln'>3830</a></td><td><span class="pp">#define</span> <a id="3830c9" class="tk">CAN_F13R2_FB9</a>                  ((<a id="3830c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Filter bit 9 */</span></td></tr>
<tr name="3831" id="3831">
<td><a id="l3831" class='ln'>3831</a></td><td><span class="pp">#define</span> <a id="3831c9" class="tk">CAN_F13R2_FB10</a>                 ((<a id="3831c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Filter bit 10 */</span></td></tr>
<tr name="3832" id="3832">
<td><a id="l3832" class='ln'>3832</a></td><td><span class="pp">#define</span> <a id="3832c9" class="tk">CAN_F13R2_FB11</a>                 ((<a id="3832c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Filter bit 11 */</span></td></tr>
<tr name="3833" id="3833">
<td><a id="l3833" class='ln'>3833</a></td><td><span class="pp">#define</span> <a id="3833c9" class="tk">CAN_F13R2_FB12</a>                 ((<a id="3833c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Filter bit 12 */</span></td></tr>
<tr name="3834" id="3834">
<td><a id="l3834" class='ln'>3834</a></td><td><span class="pp">#define</span> <a id="3834c9" class="tk">CAN_F13R2_FB13</a>                 ((<a id="3834c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Filter bit 13 */</span></td></tr>
<tr name="3835" id="3835">
<td><a id="l3835" class='ln'>3835</a></td><td><span class="pp">#define</span> <a id="3835c9" class="tk">CAN_F13R2_FB14</a>                 ((<a id="3835c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Filter bit 14 */</span></td></tr>
<tr name="3836" id="3836">
<td><a id="l3836" class='ln'>3836</a></td><td><span class="pp">#define</span> <a id="3836c9" class="tk">CAN_F13R2_FB15</a>                 ((<a id="3836c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Filter bit 15 */</span></td></tr>
<tr name="3837" id="3837">
<td><a id="l3837" class='ln'>3837</a></td><td><span class="pp">#define</span> <a id="3837c9" class="tk">CAN_F13R2_FB16</a>                 ((<a id="3837c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Filter bit 16 */</span></td></tr>
<tr name="3838" id="3838">
<td><a id="l3838" class='ln'>3838</a></td><td><span class="pp">#define</span> <a id="3838c9" class="tk">CAN_F13R2_FB17</a>                 ((<a id="3838c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Filter bit 17 */</span></td></tr>
<tr name="3839" id="3839">
<td><a id="l3839" class='ln'>3839</a></td><td><span class="pp">#define</span> <a id="3839c9" class="tk">CAN_F13R2_FB18</a>                 ((<a id="3839c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Filter bit 18 */</span></td></tr>
<tr name="3840" id="3840">
<td><a id="l3840" class='ln'>3840</a></td><td><span class="pp">#define</span> <a id="3840c9" class="tk">CAN_F13R2_FB19</a>                 ((<a id="3840c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Filter bit 19 */</span></td></tr>
<tr name="3841" id="3841">
<td><a id="l3841" class='ln'>3841</a></td><td><span class="pp">#define</span> <a id="3841c9" class="tk">CAN_F13R2_FB20</a>                 ((<a id="3841c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Filter bit 20 */</span></td></tr>
<tr name="3842" id="3842">
<td><a id="l3842" class='ln'>3842</a></td><td><span class="pp">#define</span> <a id="3842c9" class="tk">CAN_F13R2_FB21</a>                 ((<a id="3842c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Filter bit 21 */</span></td></tr>
<tr name="3843" id="3843">
<td><a id="l3843" class='ln'>3843</a></td><td><span class="pp">#define</span> <a id="3843c9" class="tk">CAN_F13R2_FB22</a>                 ((<a id="3843c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Filter bit 22 */</span></td></tr>
<tr name="3844" id="3844">
<td><a id="l3844" class='ln'>3844</a></td><td><span class="pp">#define</span> <a id="3844c9" class="tk">CAN_F13R2_FB23</a>                 ((<a id="3844c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Filter bit 23 */</span></td></tr>
<tr name="3845" id="3845">
<td><a id="l3845" class='ln'>3845</a></td><td><span class="pp">#define</span> <a id="3845c9" class="tk">CAN_F13R2_FB24</a>                 ((<a id="3845c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Filter bit 24 */</span></td></tr>
<tr name="3846" id="3846">
<td><a id="l3846" class='ln'>3846</a></td><td><span class="pp">#define</span> <a id="3846c9" class="tk">CAN_F13R2_FB25</a>                 ((<a id="3846c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Filter bit 25 */</span></td></tr>
<tr name="3847" id="3847">
<td><a id="l3847" class='ln'>3847</a></td><td><span class="pp">#define</span> <a id="3847c9" class="tk">CAN_F13R2_FB26</a>                 ((<a id="3847c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Filter bit 26 */</span></td></tr>
<tr name="3848" id="3848">
<td><a id="l3848" class='ln'>3848</a></td><td><span class="pp">#define</span> <a id="3848c9" class="tk">CAN_F13R2_FB27</a>                 ((<a id="3848c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Filter bit 27 */</span></td></tr>
<tr name="3849" id="3849">
<td><a id="l3849" class='ln'>3849</a></td><td><span class="pp">#define</span> <a id="3849c9" class="tk">CAN_F13R2_FB28</a>                 ((<a id="3849c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Filter bit 28 */</span></td></tr>
<tr name="3850" id="3850">
<td><a id="l3850" class='ln'>3850</a></td><td><span class="pp">#define</span> <a id="3850c9" class="tk">CAN_F13R2_FB29</a>                 ((<a id="3850c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Filter bit 29 */</span></td></tr>
<tr name="3851" id="3851">
<td><a id="l3851" class='ln'>3851</a></td><td><span class="pp">#define</span> <a id="3851c9" class="tk">CAN_F13R2_FB30</a>                 ((<a id="3851c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Filter bit 30 */</span></td></tr>
<tr name="3852" id="3852">
<td><a id="l3852" class='ln'>3852</a></td><td><span class="pp">#define</span> <a id="3852c9" class="tk">CAN_F13R2_FB31</a>                 ((<a id="3852c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Filter bit 31 */</span></td></tr>
<tr name="3853" id="3853">
<td><a id="l3853" class='ln'>3853</a></td><td><span class="pp">#if</span> <a id="3853c5" class="tk">defined</a>(<a id="3853c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="3854" id="3854">
<td><a id="l3854" class='ln'>3854</a></td><td></td></tr>
<tr name="3855" id="3855">
<td><a id="l3855" class='ln'>3855</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="3856" id="3856">
<td><a id="l3856" class='ln'>3856</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="3857" id="3857">
<td><a id="l3857" class='ln'>3857</a></td><td>  <span class="ct">/*                          HDMI-CEC (CEC)                                    */</span></td></tr>
<tr name="3858" id="3858">
<td><a id="l3858" class='ln'>3858</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="3859" id="3859">
<td><a id="l3859" class='ln'>3859</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="3860" id="3860">
<td><a id="l3860" class='ln'>3860</a></td><td></td></tr>
<tr name="3861" id="3861">
<td><a id="l3861" class='ln'>3861</a></td><td>  <span class="ct">/*******************  Bit definition for CEC_CR register  *********************/</span></td></tr>
<tr name="3862" id="3862">
<td><a id="l3862" class='ln'>3862</a></td><td><span class="pp">#define</span> <a id="3862c9" class="tk">CEC_CR_CECEN</a>                   ((<a id="3862c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; CEC Enable                              */</span></td></tr>
<tr name="3863" id="3863">
<td><a id="l3863" class='ln'>3863</a></td><td><span class="pp">#define</span> <a id="3863c9" class="tk">CEC_CR_TXSOM</a>                   ((<a id="3863c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; CEC Tx Start Of Message                 */</span></td></tr>
<tr name="3864" id="3864">
<td><a id="l3864" class='ln'>3864</a></td><td><span class="pp">#define</span> <a id="3864c9" class="tk">CEC_CR_TXEOM</a>                   ((<a id="3864c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; CEC Tx End Of Message                   */</span></td></tr>
<tr name="3865" id="3865">
<td><a id="l3865" class='ln'>3865</a></td><td></td></tr>
<tr name="3866" id="3866">
<td><a id="l3866" class='ln'>3866</a></td><td>  <span class="ct">/*******************  Bit definition for CEC_CFGR register  *******************/</span></td></tr>
<tr name="3867" id="3867">
<td><a id="l3867" class='ln'>3867</a></td><td><span class="pp">#define</span> <a id="3867c9" class="tk">CEC_CFGR_SFT</a>                   ((<a id="3867c42" class="tk">uint32_t</a>)0x00000007)    <span class="ct">/*!&lt; CEC Signal Free Time                    */</span></td></tr>
<tr name="3868" id="3868">
<td><a id="l3868" class='ln'>3868</a></td><td><span class="pp">#define</span> <a id="3868c9" class="tk">CEC_CFGR_RXTOL</a>                 ((<a id="3868c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; CEC Tolerance                           */</span></td></tr>
<tr name="3869" id="3869">
<td><a id="l3869" class='ln'>3869</a></td><td><span class="pp">#define</span> <a id="3869c9" class="tk">CEC_CFGR_BRESTP</a>                ((<a id="3869c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; CEC Rx Stop                             */</span></td></tr>
<tr name="3870" id="3870">
<td><a id="l3870" class='ln'>3870</a></td><td><span class="pp">#define</span> <a id="3870c9" class="tk">CEC_CFGR_BREGEN</a>                ((<a id="3870c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; CEC Bit Rising Error generation         */</span></td></tr>
<tr name="3871" id="3871">
<td><a id="l3871" class='ln'>3871</a></td><td><span class="pp">#define</span> <a id="3871c9" class="tk">CEC_CFGR_LREGEN</a>                ((<a id="3871c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; CEC Long Period Error generation        */</span></td></tr>
<tr name="3872" id="3872">
<td><a id="l3872" class='ln'>3872</a></td><td><span class="pp">#define</span> <a id="3872c9" class="tk">CEC_CFGR_SFTOPT</a>                ((<a id="3872c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; CEC Signal Free Time optional           */</span></td></tr>
<tr name="3873" id="3873">
<td><a id="l3873" class='ln'>3873</a></td><td><span class="pp">#define</span> <a id="3873c9" class="tk">CEC_CFGR_BRDNOGEN</a>              ((<a id="3873c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; CEC Broadcast No error generation       */</span></td></tr>
<tr name="3874" id="3874">
<td><a id="l3874" class='ln'>3874</a></td><td><span class="pp">#define</span> <a id="3874c9" class="tk">CEC_CFGR_OAR</a>                   ((<a id="3874c42" class="tk">uint32_t</a>)0x7FFF0000)    <span class="ct">/*!&lt; CEC Own Address                         */</span></td></tr>
<tr name="3875" id="3875">
<td><a id="l3875" class='ln'>3875</a></td><td><span class="pp">#define</span> <a id="3875c9" class="tk">CEC_CFGR_LSTN</a>                  ((<a id="3875c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt; CEC Listen mode                         */</span></td></tr>
<tr name="3876" id="3876">
<td><a id="l3876" class='ln'>3876</a></td><td></td></tr>
<tr name="3877" id="3877">
<td><a id="l3877" class='ln'>3877</a></td><td>  <span class="ct">/*******************  Bit definition for CEC_TXDR register  *******************/</span></td></tr>
<tr name="3878" id="3878">
<td><a id="l3878" class='ln'>3878</a></td><td><span class="pp">#define</span> <a id="3878c9" class="tk">CEC_TXDR_TXD</a>                   ((<a id="3878c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt; CEC Tx Data                              */</span></td></tr>
<tr name="3879" id="3879">
<td><a id="l3879" class='ln'>3879</a></td><td></td></tr>
<tr name="3880" id="3880">
<td><a id="l3880" class='ln'>3880</a></td><td>  <span class="ct">/*******************  Bit definition for CEC_RXDR register  *******************/</span></td></tr>
<tr name="3881" id="3881">
<td><a id="l3881" class='ln'>3881</a></td><td><span class="pp">#define</span> <a id="3881c9" class="tk">CEC_TXDR_RXD</a>                   ((<a id="3881c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt; CEC Rx Data                              */</span></td></tr>
<tr name="3882" id="3882">
<td><a id="l3882" class='ln'>3882</a></td><td></td></tr>
<tr name="3883" id="3883">
<td><a id="l3883" class='ln'>3883</a></td><td>  <span class="ct">/*******************  Bit definition for CEC_ISR register  ********************/</span></td></tr>
<tr name="3884" id="3884">
<td><a id="l3884" class='ln'>3884</a></td><td><span class="pp">#define</span> <a id="3884c9" class="tk">CEC_ISR_RXBR</a>                   ((<a id="3884c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; CEC Rx-Byte Received                      */</span></td></tr>
<tr name="3885" id="3885">
<td><a id="l3885" class='ln'>3885</a></td><td><span class="pp">#define</span> <a id="3885c9" class="tk">CEC_ISR_RXEND</a>                  ((<a id="3885c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; CEC End Of Reception                      */</span></td></tr>
<tr name="3886" id="3886">
<td><a id="l3886" class='ln'>3886</a></td><td><span class="pp">#define</span> <a id="3886c9" class="tk">CEC_ISR_RXOVR</a>                  ((<a id="3886c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; CEC Rx-Overrun                            */</span></td></tr>
<tr name="3887" id="3887">
<td><a id="l3887" class='ln'>3887</a></td><td><span class="pp">#define</span> <a id="3887c9" class="tk">CEC_ISR_BRE</a>                    ((<a id="3887c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; CEC Rx Bit Rising Error                   */</span></td></tr>
<tr name="3888" id="3888">
<td><a id="l3888" class='ln'>3888</a></td><td><span class="pp">#define</span> <a id="3888c9" class="tk">CEC_ISR_SBPE</a>                   ((<a id="3888c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; CEC Rx Short Bit period Error             */</span></td></tr>
<tr name="3889" id="3889">
<td><a id="l3889" class='ln'>3889</a></td><td><span class="pp">#define</span> <a id="3889c9" class="tk">CEC_ISR_LBPE</a>                   ((<a id="3889c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; CEC Rx Long Bit period Error              */</span></td></tr>
<tr name="3890" id="3890">
<td><a id="l3890" class='ln'>3890</a></td><td><span class="pp">#define</span> <a id="3890c9" class="tk">CEC_ISR_RXACKE</a>                 ((<a id="3890c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; CEC Rx Missing Acknowledge                */</span></td></tr>
<tr name="3891" id="3891">
<td><a id="l3891" class='ln'>3891</a></td><td><span class="pp">#define</span> <a id="3891c9" class="tk">CEC_ISR_ARBLST</a>                 ((<a id="3891c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; CEC Arbitration Lost                      */</span></td></tr>
<tr name="3892" id="3892">
<td><a id="l3892" class='ln'>3892</a></td><td><span class="pp">#define</span> <a id="3892c9" class="tk">CEC_ISR_TXBR</a>                   ((<a id="3892c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; CEC Tx Byte Request                       */</span></td></tr>
<tr name="3893" id="3893">
<td><a id="l3893" class='ln'>3893</a></td><td><span class="pp">#define</span> <a id="3893c9" class="tk">CEC_ISR_TXEND</a>                  ((<a id="3893c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; CEC End of Transmission                   */</span></td></tr>
<tr name="3894" id="3894">
<td><a id="l3894" class='ln'>3894</a></td><td><span class="pp">#define</span> <a id="3894c9" class="tk">CEC_ISR_TXUDR</a>                  ((<a id="3894c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; CEC Tx-Buffer Underrun                    */</span></td></tr>
<tr name="3895" id="3895">
<td><a id="l3895" class='ln'>3895</a></td><td><span class="pp">#define</span> <a id="3895c9" class="tk">CEC_ISR_TXERR</a>                  ((<a id="3895c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; CEC Tx-Error                              */</span></td></tr>
<tr name="3896" id="3896">
<td><a id="l3896" class='ln'>3896</a></td><td><span class="pp">#define</span> <a id="3896c9" class="tk">CEC_ISR_TXACKE</a>                 ((<a id="3896c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; CEC Tx Missing Acknowledge                */</span></td></tr>
<tr name="3897" id="3897">
<td><a id="l3897" class='ln'>3897</a></td><td></td></tr>
<tr name="3898" id="3898">
<td><a id="l3898" class='ln'>3898</a></td><td>  <span class="ct">/*******************  Bit definition for CEC_IER register  ********************/</span></td></tr>
<tr name="3899" id="3899">
<td><a id="l3899" class='ln'>3899</a></td><td><span class="pp">#define</span> <a id="3899c9" class="tk">CEC_IER_RXBRIE</a>                 ((<a id="3899c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; CEC Rx-Byte Received IT Enable            */</span></td></tr>
<tr name="3900" id="3900">
<td><a id="l3900" class='ln'>3900</a></td><td><span class="pp">#define</span> <a id="3900c9" class="tk">CEC_IER_RXENDIE</a>                ((<a id="3900c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; CEC End Of Reception IT Enable            */</span></td></tr>
<tr name="3901" id="3901">
<td><a id="l3901" class='ln'>3901</a></td><td><span class="pp">#define</span> <a id="3901c9" class="tk">CEC_IER_RXOVRIE</a>                ((<a id="3901c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; CEC Rx-Overrun IT Enable                  */</span></td></tr>
<tr name="3902" id="3902">
<td><a id="l3902" class='ln'>3902</a></td><td><span class="pp">#define</span> <a id="3902c9" class="tk">CEC_IER_BREIEIE</a>                ((<a id="3902c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; CEC Rx Bit Rising Error IT Enable         */</span></td></tr>
<tr name="3903" id="3903">
<td><a id="l3903" class='ln'>3903</a></td><td><span class="pp">#define</span> <a id="3903c9" class="tk">CEC_IER_SBPEIE</a>                 ((<a id="3903c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; CEC Rx Short Bit period Error IT Enable   */</span></td></tr>
<tr name="3904" id="3904">
<td><a id="l3904" class='ln'>3904</a></td><td><span class="pp">#define</span> <a id="3904c9" class="tk">CEC_IER_LBPEIE</a>                 ((<a id="3904c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; CEC Rx Long Bit period Error IT Enable    */</span></td></tr>
<tr name="3905" id="3905">
<td><a id="l3905" class='ln'>3905</a></td><td><span class="pp">#define</span> <a id="3905c9" class="tk">CEC_IER_RXACKEIE</a>               ((<a id="3905c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; CEC Rx Missing Acknowledge IT Enable      */</span></td></tr>
<tr name="3906" id="3906">
<td><a id="l3906" class='ln'>3906</a></td><td><span class="pp">#define</span> <a id="3906c9" class="tk">CEC_IER_ARBLSTIE</a>               ((<a id="3906c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; CEC Arbitration Lost IT Enable            */</span></td></tr>
<tr name="3907" id="3907">
<td><a id="l3907" class='ln'>3907</a></td><td><span class="pp">#define</span> <a id="3907c9" class="tk">CEC_IER_TXBRIE</a>                 ((<a id="3907c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; CEC Tx Byte Request  IT Enable            */</span></td></tr>
<tr name="3908" id="3908">
<td><a id="l3908" class='ln'>3908</a></td><td><span class="pp">#define</span> <a id="3908c9" class="tk">CEC_IER_TXENDIE</a>                ((<a id="3908c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; CEC End of Transmission IT Enable         */</span></td></tr>
<tr name="3909" id="3909">
<td><a id="l3909" class='ln'>3909</a></td><td><span class="pp">#define</span> <a id="3909c9" class="tk">CEC_IER_TXUDRIE</a>                ((<a id="3909c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; CEC Tx-Buffer Underrun IT Enable          */</span></td></tr>
<tr name="3910" id="3910">
<td><a id="l3910" class='ln'>3910</a></td><td><span class="pp">#define</span> <a id="3910c9" class="tk">CEC_IER_TXERRIE</a>                ((<a id="3910c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; CEC Tx-Error IT Enable                    */</span></td></tr>
<tr name="3911" id="3911">
<td><a id="l3911" class='ln'>3911</a></td><td><span class="pp">#define</span> <a id="3911c9" class="tk">CEC_IER_TXACKEIE</a>               ((<a id="3911c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; CEC Tx Missing Acknowledge IT Enable      */</span></td></tr>
<tr name="3912" id="3912">
<td><a id="l3912" class='ln'>3912</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="3913" id="3913">
<td><a id="l3913" class='ln'>3913</a></td><td></td></tr>
<tr name="3914" id="3914">
<td><a id="l3914" class='ln'>3914</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="3915" id="3915">
<td><a id="l3915" class='ln'>3915</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="3916" id="3916">
<td><a id="l3916" class='ln'>3916</a></td><td>  <span class="ct">/*                          CRC calculation unit                              */</span></td></tr>
<tr name="3917" id="3917">
<td><a id="l3917" class='ln'>3917</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="3918" id="3918">
<td><a id="l3918" class='ln'>3918</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="3919" id="3919">
<td><a id="l3919" class='ln'>3919</a></td><td>  <span class="ct">/*******************  Bit definition for CRC_DR register  *********************/</span></td></tr>
<tr name="3920" id="3920">
<td><a id="l3920" class='ln'>3920</a></td><td><span class="pp">#define</span> <a id="3920c9" class="tk">CRC_DR_DR</a>                      ((<a id="3920c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/*!&lt; Data register bits */</span></td></tr>
<tr name="3921" id="3921">
<td><a id="l3921" class='ln'>3921</a></td><td></td></tr>
<tr name="3922" id="3922">
<td><a id="l3922" class='ln'>3922</a></td><td>  <span class="ct">/*******************  Bit definition for CRC_IDR register  ********************/</span></td></tr>
<tr name="3923" id="3923">
<td><a id="l3923" class='ln'>3923</a></td><td><span class="pp">#define</span> <a id="3923c9" class="tk">CRC_IDR_IDR</a>                    ((<a id="3923c42" class="tk">uint8_t</a>)0xFF)           <span class="ct">/*!&lt; General-purpose 8-bit data register bits */</span></td></tr>
<tr name="3924" id="3924">
<td><a id="l3924" class='ln'>3924</a></td><td></td></tr>
<tr name="3925" id="3925">
<td><a id="l3925" class='ln'>3925</a></td><td>  <span class="ct">/********************  Bit definition for CRC_CR register  ********************/</span></td></tr>
<tr name="3926" id="3926">
<td><a id="l3926" class='ln'>3926</a></td><td><span class="pp">#define</span> <a id="3926c9" class="tk">CRC_CR_RESET</a>                   ((<a id="3926c42" class="tk">uint8_t</a>)0x01)           <span class="ct">/*!&lt; RESET bit */</span></td></tr>
<tr name="3927" id="3927">
<td><a id="l3927" class='ln'>3927</a></td><td></td></tr>
<tr name="3928" id="3928">
<td><a id="l3928" class='ln'>3928</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="3929" id="3929">
<td><a id="l3929" class='ln'>3929</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="3930" id="3930">
<td><a id="l3930" class='ln'>3930</a></td><td>  <span class="ct">/*                            Crypto Processor                                */</span></td></tr>
<tr name="3931" id="3931">
<td><a id="l3931" class='ln'>3931</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="3932" id="3932">
<td><a id="l3932" class='ln'>3932</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="3933" id="3933">
<td><a id="l3933" class='ln'>3933</a></td><td>  <span class="ct">/******************* Bits definition for CRYP_CR register  ********************/</span></td></tr>
<tr name="3934" id="3934">
<td><a id="l3934" class='ln'>3934</a></td><td><span class="pp">#define</span> <a id="3934c9" class="tk">CRYP_CR_ALGODIR</a>                ((<a id="3934c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="3935" id="3935">
<td><a id="l3935" class='ln'>3935</a></td><td><span class="pp">#define</span> <a id="3935c9" class="tk">CRYP_CR_ALGOMODE</a>               ((<a id="3935c42" class="tk">uint32_t</a>)0x00080038)</td></tr>
<tr name="3936" id="3936">
<td><a id="l3936" class='ln'>3936</a></td><td><span class="pp">#define</span> <a id="3936c9" class="tk">CRYP_CR_ALGOMODE_0</a>             ((<a id="3936c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="3937" id="3937">
<td><a id="l3937" class='ln'>3937</a></td><td><span class="pp">#define</span> <a id="3937c9" class="tk">CRYP_CR_ALGOMODE_1</a>             ((<a id="3937c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="3938" id="3938">
<td><a id="l3938" class='ln'>3938</a></td><td><span class="pp">#define</span> <a id="3938c9" class="tk">CRYP_CR_ALGOMODE_2</a>             ((<a id="3938c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="3939" id="3939">
<td><a id="l3939" class='ln'>3939</a></td><td><span class="pp">#define</span> <a id="3939c9" class="tk">CRYP_CR_ALGOMODE_TDES_ECB</a>      ((<a id="3939c42" class="tk">uint32_t</a>)0x00000000)</td></tr>
<tr name="3940" id="3940">
<td><a id="l3940" class='ln'>3940</a></td><td><span class="pp">#define</span> <a id="3940c9" class="tk">CRYP_CR_ALGOMODE_TDES_CBC</a>      ((<a id="3940c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="3941" id="3941">
<td><a id="l3941" class='ln'>3941</a></td><td><span class="pp">#define</span> <a id="3941c9" class="tk">CRYP_CR_ALGOMODE_DES_ECB</a>       ((<a id="3941c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="3942" id="3942">
<td><a id="l3942" class='ln'>3942</a></td><td><span class="pp">#define</span> <a id="3942c9" class="tk">CRYP_CR_ALGOMODE_DES_CBC</a>       ((<a id="3942c42" class="tk">uint32_t</a>)0x00000018)</td></tr>
<tr name="3943" id="3943">
<td><a id="l3943" class='ln'>3943</a></td><td><span class="pp">#define</span> <a id="3943c9" class="tk">CRYP_CR_ALGOMODE_AES_ECB</a>       ((<a id="3943c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="3944" id="3944">
<td><a id="l3944" class='ln'>3944</a></td><td><span class="pp">#define</span> <a id="3944c9" class="tk">CRYP_CR_ALGOMODE_AES_CBC</a>       ((<a id="3944c42" class="tk">uint32_t</a>)0x00000028)</td></tr>
<tr name="3945" id="3945">
<td><a id="l3945" class='ln'>3945</a></td><td><span class="pp">#define</span> <a id="3945c9" class="tk">CRYP_CR_ALGOMODE_AES_CTR</a>       ((<a id="3945c42" class="tk">uint32_t</a>)0x00000030)</td></tr>
<tr name="3946" id="3946">
<td><a id="l3946" class='ln'>3946</a></td><td><span class="pp">#define</span> <a id="3946c9" class="tk">CRYP_CR_ALGOMODE_AES_KEY</a>       ((<a id="3946c42" class="tk">uint32_t</a>)0x00000038)</td></tr>
<tr name="3947" id="3947">
<td><a id="l3947" class='ln'>3947</a></td><td><span class="pp">#define</span> <a id="3947c9" class="tk">CRYP_CR_DATATYPE</a>               ((<a id="3947c42" class="tk">uint32_t</a>)0x000000C0)</td></tr>
<tr name="3948" id="3948">
<td><a id="l3948" class='ln'>3948</a></td><td><span class="pp">#define</span> <a id="3948c9" class="tk">CRYP_CR_DATATYPE_0</a>             ((<a id="3948c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="3949" id="3949">
<td><a id="l3949" class='ln'>3949</a></td><td><span class="pp">#define</span> <a id="3949c9" class="tk">CRYP_CR_DATATYPE_1</a>             ((<a id="3949c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="3950" id="3950">
<td><a id="l3950" class='ln'>3950</a></td><td><span class="pp">#define</span> <a id="3950c9" class="tk">CRYP_CR_KEYSIZE</a>                ((<a id="3950c42" class="tk">uint32_t</a>)0x00000300)</td></tr>
<tr name="3951" id="3951">
<td><a id="l3951" class='ln'>3951</a></td><td><span class="pp">#define</span> <a id="3951c9" class="tk">CRYP_CR_KEYSIZE_0</a>              ((<a id="3951c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="3952" id="3952">
<td><a id="l3952" class='ln'>3952</a></td><td><span class="pp">#define</span> <a id="3952c9" class="tk">CRYP_CR_KEYSIZE_1</a>              ((<a id="3952c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="3953" id="3953">
<td><a id="l3953" class='ln'>3953</a></td><td><span class="pp">#define</span> <a id="3953c9" class="tk">CRYP_CR_FFLUSH</a>                 ((<a id="3953c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="3954" id="3954">
<td><a id="l3954" class='ln'>3954</a></td><td><span class="pp">#define</span> <a id="3954c9" class="tk">CRYP_CR_CRYPEN</a>                 ((<a id="3954c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="3955" id="3955">
<td><a id="l3955" class='ln'>3955</a></td><td><span class="pp">#define</span> <a id="3955c9" class="tk">CRYP_CR_GCM_CCMPH</a>              ((<a id="3955c42" class="tk">uint32_t</a>)0x00030000)</td></tr>
<tr name="3956" id="3956">
<td><a id="l3956" class='ln'>3956</a></td><td><span class="pp">#define</span> <a id="3956c9" class="tk">CRYP_CR_GCM_CCMPH_0</a>            ((<a id="3956c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="3957" id="3957">
<td><a id="l3957" class='ln'>3957</a></td><td><span class="pp">#define</span> <a id="3957c9" class="tk">CRYP_CR_GCM_CCMPH_1</a>            ((<a id="3957c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="3958" id="3958">
<td><a id="l3958" class='ln'>3958</a></td><td><span class="pp">#define</span> <a id="3958c9" class="tk">CRYP_CR_ALGOMODE_3</a>             ((<a id="3958c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="3959" id="3959">
<td><a id="l3959" class='ln'>3959</a></td><td></td></tr>
<tr name="3960" id="3960">
<td><a id="l3960" class='ln'>3960</a></td><td>  <span class="ct">/****************** Bits definition for CRYP_SR register  *********************/</span></td></tr>
<tr name="3961" id="3961">
<td><a id="l3961" class='ln'>3961</a></td><td><span class="pp">#define</span> <a id="3961c9" class="tk">CRYP_SR_IFEM</a>                   ((<a id="3961c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="3962" id="3962">
<td><a id="l3962" class='ln'>3962</a></td><td><span class="pp">#define</span> <a id="3962c9" class="tk">CRYP_SR_IFNF</a>                   ((<a id="3962c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="3963" id="3963">
<td><a id="l3963" class='ln'>3963</a></td><td><span class="pp">#define</span> <a id="3963c9" class="tk">CRYP_SR_OFNE</a>                   ((<a id="3963c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="3964" id="3964">
<td><a id="l3964" class='ln'>3964</a></td><td><span class="pp">#define</span> <a id="3964c9" class="tk">CRYP_SR_OFFU</a>                   ((<a id="3964c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="3965" id="3965">
<td><a id="l3965" class='ln'>3965</a></td><td><span class="pp">#define</span> <a id="3965c9" class="tk">CRYP_SR_BUSY</a>                   ((<a id="3965c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="3966" id="3966">
<td><a id="l3966" class='ln'>3966</a></td><td></td></tr>
<tr name="3967" id="3967">
<td><a id="l3967" class='ln'>3967</a></td><td>  <span class="ct">/****************** Bits definition for CRYP_DMACR register  ******************/</span></td></tr>
<tr name="3968" id="3968">
<td><a id="l3968" class='ln'>3968</a></td><td><span class="pp">#define</span> <a id="3968c9" class="tk">CRYP_DMACR_DIEN</a>                ((<a id="3968c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="3969" id="3969">
<td><a id="l3969" class='ln'>3969</a></td><td><span class="pp">#define</span> <a id="3969c9" class="tk">CRYP_DMACR_DOEN</a>                ((<a id="3969c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="3970" id="3970">
<td><a id="l3970" class='ln'>3970</a></td><td></td></tr>
<tr name="3971" id="3971">
<td><a id="l3971" class='ln'>3971</a></td><td>  <span class="ct">/*****************  Bits definition for CRYP_IMSCR register  ******************/</span></td></tr>
<tr name="3972" id="3972">
<td><a id="l3972" class='ln'>3972</a></td><td><span class="pp">#define</span> <a id="3972c9" class="tk">CRYP_IMSCR_INIM</a>                ((<a id="3972c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="3973" id="3973">
<td><a id="l3973" class='ln'>3973</a></td><td><span class="pp">#define</span> <a id="3973c9" class="tk">CRYP_IMSCR_OUTIM</a>               ((<a id="3973c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="3974" id="3974">
<td><a id="l3974" class='ln'>3974</a></td><td></td></tr>
<tr name="3975" id="3975">
<td><a id="l3975" class='ln'>3975</a></td><td>  <span class="ct">/****************** Bits definition for CRYP_RISR register  *******************/</span></td></tr>
<tr name="3976" id="3976">
<td><a id="l3976" class='ln'>3976</a></td><td><span class="pp">#define</span> <a id="3976c9" class="tk">CRYP_RISR_OUTRIS</a>               ((<a id="3976c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="3977" id="3977">
<td><a id="l3977" class='ln'>3977</a></td><td><span class="pp">#define</span> <a id="3977c9" class="tk">CRYP_RISR_INRIS</a>                ((<a id="3977c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="3978" id="3978">
<td><a id="l3978" class='ln'>3978</a></td><td></td></tr>
<tr name="3979" id="3979">
<td><a id="l3979" class='ln'>3979</a></td><td>  <span class="ct">/****************** Bits definition for CRYP_MISR register  *******************/</span></td></tr>
<tr name="3980" id="3980">
<td><a id="l3980" class='ln'>3980</a></td><td><span class="pp">#define</span> <a id="3980c9" class="tk">CRYP_MISR_INMIS</a>                ((<a id="3980c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="3981" id="3981">
<td><a id="l3981" class='ln'>3981</a></td><td><span class="pp">#define</span> <a id="3981c9" class="tk">CRYP_MISR_OUTMIS</a>               ((<a id="3981c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="3982" id="3982">
<td><a id="l3982" class='ln'>3982</a></td><td></td></tr>
<tr name="3983" id="3983">
<td><a id="l3983" class='ln'>3983</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="3984" id="3984">
<td><a id="l3984" class='ln'>3984</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="3985" id="3985">
<td><a id="l3985" class='ln'>3985</a></td><td>  <span class="ct">/*                      Digital to Analog Converter                           */</span></td></tr>
<tr name="3986" id="3986">
<td><a id="l3986" class='ln'>3986</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="3987" id="3987">
<td><a id="l3987" class='ln'>3987</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="3988" id="3988">
<td><a id="l3988" class='ln'>3988</a></td><td>  <span class="ct">/********************  Bit definition for DAC_CR register  ********************/</span></td></tr>
<tr name="3989" id="3989">
<td><a id="l3989" class='ln'>3989</a></td><td><span class="pp">#define</span> <a id="3989c9" class="tk">DAC_CR_EN1</a>                     ((<a id="3989c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;DAC channel1 enable */</span></td></tr>
<tr name="3990" id="3990">
<td><a id="l3990" class='ln'>3990</a></td><td><span class="pp">#define</span> <a id="3990c9" class="tk">DAC_CR_BOFF1</a>                   ((<a id="3990c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;DAC channel1 output buffer disable */</span></td></tr>
<tr name="3991" id="3991">
<td><a id="l3991" class='ln'>3991</a></td><td><span class="pp">#define</span> <a id="3991c9" class="tk">DAC_CR_TEN1</a>                    ((<a id="3991c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;DAC channel1 Trigger enable */</span></td></tr>
<tr name="3992" id="3992">
<td><a id="l3992" class='ln'>3992</a></td><td><span class="pp">#define</span> <a id="3992c9" class="tk">DAC_CR_TSEL1</a>                   ((<a id="3992c42" class="tk">uint32_t</a>)0x00000038)    <span class="ct">/*!&lt;TSEL1[2:0] (DAC channel1 Trigger selection) */</span></td></tr>
<tr name="3993" id="3993">
<td><a id="l3993" class='ln'>3993</a></td><td><span class="pp">#define</span> <a id="3993c9" class="tk">DAC_CR_TSEL1_0</a>                 ((<a id="3993c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="3994" id="3994">
<td><a id="l3994" class='ln'>3994</a></td><td><span class="pp">#define</span> <a id="3994c9" class="tk">DAC_CR_TSEL1_1</a>                 ((<a id="3994c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="3995" id="3995">
<td><a id="l3995" class='ln'>3995</a></td><td><span class="pp">#define</span> <a id="3995c9" class="tk">DAC_CR_TSEL1_2</a>                 ((<a id="3995c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="3996" id="3996">
<td><a id="l3996" class='ln'>3996</a></td><td><span class="pp">#define</span> <a id="3996c9" class="tk">DAC_CR_WAVE1</a>                   ((<a id="3996c42" class="tk">uint32_t</a>)0x000000C0)    <span class="ct">/*!&lt;WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */</span></td></tr>
<tr name="3997" id="3997">
<td><a id="l3997" class='ln'>3997</a></td><td><span class="pp">#define</span> <a id="3997c9" class="tk">DAC_CR_WAVE1_0</a>                 ((<a id="3997c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="3998" id="3998">
<td><a id="l3998" class='ln'>3998</a></td><td><span class="pp">#define</span> <a id="3998c9" class="tk">DAC_CR_WAVE1_1</a>                 ((<a id="3998c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="3999" id="3999">
<td><a id="l3999" class='ln'>3999</a></td><td><span class="pp">#define</span> <a id="3999c9" class="tk">DAC_CR_MAMP1</a>                   ((<a id="3999c42" class="tk">uint32_t</a>)0x00000F00)    <span class="ct">/*!&lt;MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */</span></td></tr>
<tr name="4000" id="4000">
<td><a id="l4000" class='ln'>4000</a></td><td><span class="pp">#define</span> <a id="4000c9" class="tk">DAC_CR_MAMP1_0</a>                 ((<a id="4000c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="4001" id="4001">
<td><a id="l4001" class='ln'>4001</a></td><td><span class="pp">#define</span> <a id="4001c9" class="tk">DAC_CR_MAMP1_1</a>                 ((<a id="4001c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="4002" id="4002">
<td><a id="l4002" class='ln'>4002</a></td><td><span class="pp">#define</span> <a id="4002c9" class="tk">DAC_CR_MAMP1_2</a>                 ((<a id="4002c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="4003" id="4003">
<td><a id="l4003" class='ln'>4003</a></td><td><span class="pp">#define</span> <a id="4003c9" class="tk">DAC_CR_MAMP1_3</a>                 ((<a id="4003c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="4004" id="4004">
<td><a id="l4004" class='ln'>4004</a></td><td><span class="pp">#define</span> <a id="4004c9" class="tk">DAC_CR_DMAEN1</a>                  ((<a id="4004c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;DAC channel1 DMA enable */</span></td></tr>
<tr name="4005" id="4005">
<td><a id="l4005" class='ln'>4005</a></td><td><span class="pp">#define</span> <a id="4005c9" class="tk">DAC_CR_DMAUDRIE1</a>               ((<a id="4005c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;DAC channel1 DMA underrun interrupt enable*/</span></td></tr>
<tr name="4006" id="4006">
<td><a id="l4006" class='ln'>4006</a></td><td><span class="pp">#define</span> <a id="4006c9" class="tk">DAC_CR_EN2</a>                     ((<a id="4006c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;DAC channel2 enable */</span></td></tr>
<tr name="4007" id="4007">
<td><a id="l4007" class='ln'>4007</a></td><td><span class="pp">#define</span> <a id="4007c9" class="tk">DAC_CR_BOFF2</a>                   ((<a id="4007c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;DAC channel2 output buffer disable */</span></td></tr>
<tr name="4008" id="4008">
<td><a id="l4008" class='ln'>4008</a></td><td><span class="pp">#define</span> <a id="4008c9" class="tk">DAC_CR_TEN2</a>                    ((<a id="4008c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;DAC channel2 Trigger enable */</span></td></tr>
<tr name="4009" id="4009">
<td><a id="l4009" class='ln'>4009</a></td><td><span class="pp">#define</span> <a id="4009c9" class="tk">DAC_CR_TSEL2</a>                   ((<a id="4009c42" class="tk">uint32_t</a>)0x00380000)    <span class="ct">/*!&lt;TSEL2[2:0] (DAC channel2 Trigger selection) */</span></td></tr>
<tr name="4010" id="4010">
<td><a id="l4010" class='ln'>4010</a></td><td><span class="pp">#define</span> <a id="4010c9" class="tk">DAC_CR_TSEL2_0</a>                 ((<a id="4010c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="4011" id="4011">
<td><a id="l4011" class='ln'>4011</a></td><td><span class="pp">#define</span> <a id="4011c9" class="tk">DAC_CR_TSEL2_1</a>                 ((<a id="4011c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="4012" id="4012">
<td><a id="l4012" class='ln'>4012</a></td><td><span class="pp">#define</span> <a id="4012c9" class="tk">DAC_CR_TSEL2_2</a>                 ((<a id="4012c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="4013" id="4013">
<td><a id="l4013" class='ln'>4013</a></td><td><span class="pp">#define</span> <a id="4013c9" class="tk">DAC_CR_WAVE2</a>                   ((<a id="4013c42" class="tk">uint32_t</a>)0x00C00000)    <span class="ct">/*!&lt;WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */</span></td></tr>
<tr name="4014" id="4014">
<td><a id="l4014" class='ln'>4014</a></td><td><span class="pp">#define</span> <a id="4014c9" class="tk">DAC_CR_WAVE2_0</a>                 ((<a id="4014c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="4015" id="4015">
<td><a id="l4015" class='ln'>4015</a></td><td><span class="pp">#define</span> <a id="4015c9" class="tk">DAC_CR_WAVE2_1</a>                 ((<a id="4015c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="4016" id="4016">
<td><a id="l4016" class='ln'>4016</a></td><td><span class="pp">#define</span> <a id="4016c9" class="tk">DAC_CR_MAMP2</a>                   ((<a id="4016c42" class="tk">uint32_t</a>)0x0F000000)    <span class="ct">/*!&lt;MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */</span></td></tr>
<tr name="4017" id="4017">
<td><a id="l4017" class='ln'>4017</a></td><td><span class="pp">#define</span> <a id="4017c9" class="tk">DAC_CR_MAMP2_0</a>                 ((<a id="4017c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="4018" id="4018">
<td><a id="l4018" class='ln'>4018</a></td><td><span class="pp">#define</span> <a id="4018c9" class="tk">DAC_CR_MAMP2_1</a>                 ((<a id="4018c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="4019" id="4019">
<td><a id="l4019" class='ln'>4019</a></td><td><span class="pp">#define</span> <a id="4019c9" class="tk">DAC_CR_MAMP2_2</a>                 ((<a id="4019c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="4020" id="4020">
<td><a id="l4020" class='ln'>4020</a></td><td><span class="pp">#define</span> <a id="4020c9" class="tk">DAC_CR_MAMP2_3</a>                 ((<a id="4020c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="4021" id="4021">
<td><a id="l4021" class='ln'>4021</a></td><td><span class="pp">#define</span> <a id="4021c9" class="tk">DAC_CR_DMAEN2</a>                  ((<a id="4021c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;DAC channel2 DMA enabled */</span></td></tr>
<tr name="4022" id="4022">
<td><a id="l4022" class='ln'>4022</a></td><td><span class="pp">#define</span> <a id="4022c9" class="tk">DAC_CR_DMAUDRIE2</a>               ((<a id="4022c42" class="tk">uint32_t</a>)0x20000000U)   <span class="ct">/*!&lt;DAC channel2 DMA underrun interrupt enable*/</span></td></tr>
<tr name="4023" id="4023">
<td><a id="l4023" class='ln'>4023</a></td><td></td></tr>
<tr name="4024" id="4024">
<td><a id="l4024" class='ln'>4024</a></td><td>  <span class="ct">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span></td></tr>
<tr name="4025" id="4025">
<td><a id="l4025" class='ln'>4025</a></td><td><span class="pp">#define</span> <a id="4025c9" class="tk">DAC_SWTRIGR_SWTRIG1</a>            ((<a id="4025c42" class="tk">uint8_t</a>)0x01)           <span class="ct">/*!&lt;DAC channel1 software trigger */</span></td></tr>
<tr name="4026" id="4026">
<td><a id="l4026" class='ln'>4026</a></td><td><span class="pp">#define</span> <a id="4026c9" class="tk">DAC_SWTRIGR_SWTRIG2</a>            ((<a id="4026c42" class="tk">uint8_t</a>)0x02)           <span class="ct">/*!&lt;DAC channel2 software trigger */</span></td></tr>
<tr name="4027" id="4027">
<td><a id="l4027" class='ln'>4027</a></td><td></td></tr>
<tr name="4028" id="4028">
<td><a id="l4028" class='ln'>4028</a></td><td>  <span class="ct">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span></td></tr>
<tr name="4029" id="4029">
<td><a id="l4029" class='ln'>4029</a></td><td><span class="pp">#define</span> <a id="4029c9" class="tk">DAC_DHR12R1_DACC1DHR</a>           ((<a id="4029c42" class="tk">uint16_t</a>)0x0FFF)        <span class="ct">/*!&lt;DAC channel1 12-bit Right aligned data */</span></td></tr>
<tr name="4030" id="4030">
<td><a id="l4030" class='ln'>4030</a></td><td></td></tr>
<tr name="4031" id="4031">
<td><a id="l4031" class='ln'>4031</a></td><td>  <span class="ct">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span></td></tr>
<tr name="4032" id="4032">
<td><a id="l4032" class='ln'>4032</a></td><td><span class="pp">#define</span> <a id="4032c9" class="tk">DAC_DHR12L1_DACC1DHR</a>           ((<a id="4032c42" class="tk">uint16_t</a>)0xFFF0)        <span class="ct">/*!&lt;DAC channel1 12-bit Left aligned data */</span></td></tr>
<tr name="4033" id="4033">
<td><a id="l4033" class='ln'>4033</a></td><td></td></tr>
<tr name="4034" id="4034">
<td><a id="l4034" class='ln'>4034</a></td><td>  <span class="ct">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span></td></tr>
<tr name="4035" id="4035">
<td><a id="l4035" class='ln'>4035</a></td><td><span class="pp">#define</span> <a id="4035c9" class="tk">DAC_DHR8R1_DACC1DHR</a>            ((<a id="4035c42" class="tk">uint8_t</a>)0xFF)           <span class="ct">/*!&lt;DAC channel1 8-bit Right aligned data */</span></td></tr>
<tr name="4036" id="4036">
<td><a id="l4036" class='ln'>4036</a></td><td></td></tr>
<tr name="4037" id="4037">
<td><a id="l4037" class='ln'>4037</a></td><td>  <span class="ct">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span></td></tr>
<tr name="4038" id="4038">
<td><a id="l4038" class='ln'>4038</a></td><td><span class="pp">#define</span> <a id="4038c9" class="tk">DAC_DHR12R2_DACC2DHR</a>           ((<a id="4038c42" class="tk">uint16_t</a>)0x0FFF)        <span class="ct">/*!&lt;DAC channel2 12-bit Right aligned data */</span></td></tr>
<tr name="4039" id="4039">
<td><a id="l4039" class='ln'>4039</a></td><td></td></tr>
<tr name="4040" id="4040">
<td><a id="l4040" class='ln'>4040</a></td><td>  <span class="ct">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span></td></tr>
<tr name="4041" id="4041">
<td><a id="l4041" class='ln'>4041</a></td><td><span class="pp">#define</span> <a id="4041c9" class="tk">DAC_DHR12L2_DACC2DHR</a>           ((<a id="4041c42" class="tk">uint16_t</a>)0xFFF0)        <span class="ct">/*!&lt;DAC channel2 12-bit Left aligned data */</span></td></tr>
<tr name="4042" id="4042">
<td><a id="l4042" class='ln'>4042</a></td><td></td></tr>
<tr name="4043" id="4043">
<td><a id="l4043" class='ln'>4043</a></td><td>  <span class="ct">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span></td></tr>
<tr name="4044" id="4044">
<td><a id="l4044" class='ln'>4044</a></td><td><span class="pp">#define</span> <a id="4044c9" class="tk">DAC_DHR8R2_DACC2DHR</a>            ((<a id="4044c42" class="tk">uint8_t</a>)0xFF)           <span class="ct">/*!&lt;DAC channel2 8-bit Right aligned data */</span></td></tr>
<tr name="4045" id="4045">
<td><a id="l4045" class='ln'>4045</a></td><td></td></tr>
<tr name="4046" id="4046">
<td><a id="l4046" class='ln'>4046</a></td><td>  <span class="ct">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span></td></tr>
<tr name="4047" id="4047">
<td><a id="l4047" class='ln'>4047</a></td><td><span class="pp">#define</span> <a id="4047c9" class="tk">DAC_DHR12RD_DACC1DHR</a>           ((<a id="4047c42" class="tk">uint32_t</a>)0x00000FFF)    <span class="ct">/*!&lt;DAC channel1 12-bit Right aligned data */</span></td></tr>
<tr name="4048" id="4048">
<td><a id="l4048" class='ln'>4048</a></td><td><span class="pp">#define</span> <a id="4048c9" class="tk">DAC_DHR12RD_DACC2DHR</a>           ((<a id="4048c42" class="tk">uint32_t</a>)0x0FFF0000)    <span class="ct">/*!&lt;DAC channel2 12-bit Right aligned data */</span></td></tr>
<tr name="4049" id="4049">
<td><a id="l4049" class='ln'>4049</a></td><td></td></tr>
<tr name="4050" id="4050">
<td><a id="l4050" class='ln'>4050</a></td><td>  <span class="ct">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span></td></tr>
<tr name="4051" id="4051">
<td><a id="l4051" class='ln'>4051</a></td><td><span class="pp">#define</span> <a id="4051c9" class="tk">DAC_DHR12LD_DACC1DHR</a>           ((<a id="4051c42" class="tk">uint32_t</a>)0x0000FFF0)    <span class="ct">/*!&lt;DAC channel1 12-bit Left aligned data */</span></td></tr>
<tr name="4052" id="4052">
<td><a id="l4052" class='ln'>4052</a></td><td><span class="pp">#define</span> <a id="4052c9" class="tk">DAC_DHR12LD_DACC2DHR</a>           ((<a id="4052c42" class="tk">uint32_t</a>)0xFFF00000)    <span class="ct">/*!&lt;DAC channel2 12-bit Left aligned data */</span></td></tr>
<tr name="4053" id="4053">
<td><a id="l4053" class='ln'>4053</a></td><td></td></tr>
<tr name="4054" id="4054">
<td><a id="l4054" class='ln'>4054</a></td><td>  <span class="ct">/******************  Bit definition for DAC_DHR8RD register  ******************/</span></td></tr>
<tr name="4055" id="4055">
<td><a id="l4055" class='ln'>4055</a></td><td><span class="pp">#define</span> <a id="4055c9" class="tk">DAC_DHR8RD_DACC1DHR</a>            ((<a id="4055c42" class="tk">uint16_t</a>)0x00FF)        <span class="ct">/*!&lt;DAC channel1 8-bit Right aligned data */</span></td></tr>
<tr name="4056" id="4056">
<td><a id="l4056" class='ln'>4056</a></td><td><span class="pp">#define</span> <a id="4056c9" class="tk">DAC_DHR8RD_DACC2DHR</a>            ((<a id="4056c42" class="tk">uint16_t</a>)0xFF00)        <span class="ct">/*!&lt;DAC channel2 8-bit Right aligned data */</span></td></tr>
<tr name="4057" id="4057">
<td><a id="l4057" class='ln'>4057</a></td><td></td></tr>
<tr name="4058" id="4058">
<td><a id="l4058" class='ln'>4058</a></td><td>  <span class="ct">/*******************  Bit definition for DAC_DOR1 register  *******************/</span></td></tr>
<tr name="4059" id="4059">
<td><a id="l4059" class='ln'>4059</a></td><td><span class="pp">#define</span> <a id="4059c9" class="tk">DAC_DOR1_DACC1DOR</a>              ((<a id="4059c42" class="tk">uint16_t</a>)0x0FFF)        <span class="ct">/*!&lt;DAC channel1 data output */</span></td></tr>
<tr name="4060" id="4060">
<td><a id="l4060" class='ln'>4060</a></td><td></td></tr>
<tr name="4061" id="4061">
<td><a id="l4061" class='ln'>4061</a></td><td>  <span class="ct">/*******************  Bit definition for DAC_DOR2 register  *******************/</span></td></tr>
<tr name="4062" id="4062">
<td><a id="l4062" class='ln'>4062</a></td><td><span class="pp">#define</span> <a id="4062c9" class="tk">DAC_DOR2_DACC2DOR</a>              ((<a id="4062c42" class="tk">uint16_t</a>)0x0FFF)        <span class="ct">/*!&lt;DAC channel2 data output */</span></td></tr>
<tr name="4063" id="4063">
<td><a id="l4063" class='ln'>4063</a></td><td></td></tr>
<tr name="4064" id="4064">
<td><a id="l4064" class='ln'>4064</a></td><td>  <span class="ct">/********************  Bit definition for DAC_SR register  ********************/</span></td></tr>
<tr name="4065" id="4065">
<td><a id="l4065" class='ln'>4065</a></td><td><span class="pp">#define</span> <a id="4065c9" class="tk">DAC_SR_DMAUDR1</a>                 ((<a id="4065c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;DAC channel1 DMA underrun flag */</span></td></tr>
<tr name="4066" id="4066">
<td><a id="l4066" class='ln'>4066</a></td><td><span class="pp">#define</span> <a id="4066c9" class="tk">DAC_SR_DMAUDR2</a>                 ((<a id="4066c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;DAC channel2 DMA underrun flag */</span></td></tr>
<tr name="4067" id="4067">
<td><a id="l4067" class='ln'>4067</a></td><td></td></tr>
<tr name="4068" id="4068">
<td><a id="l4068" class='ln'>4068</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="4069" id="4069">
<td><a id="l4069" class='ln'>4069</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="4070" id="4070">
<td><a id="l4070" class='ln'>4070</a></td><td>  <span class="ct">/*                                 Debug MCU                                  */</span></td></tr>
<tr name="4071" id="4071">
<td><a id="l4071" class='ln'>4071</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="4072" id="4072">
<td><a id="l4072" class='ln'>4072</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="4073" id="4073">
<td><a id="l4073" class='ln'>4073</a></td><td></td></tr>
<tr name="4074" id="4074">
<td><a id="l4074" class='ln'>4074</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="4075" id="4075">
<td><a id="l4075" class='ln'>4075</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="4076" id="4076">
<td><a id="l4076" class='ln'>4076</a></td><td>  <span class="ct">/*                                    DCMI                                    */</span></td></tr>
<tr name="4077" id="4077">
<td><a id="l4077" class='ln'>4077</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="4078" id="4078">
<td><a id="l4078" class='ln'>4078</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="4079" id="4079">
<td><a id="l4079" class='ln'>4079</a></td><td>  <span class="ct">/********************  Bits definition for DCMI_CR register  ******************/</span></td></tr>
<tr name="4080" id="4080">
<td><a id="l4080" class='ln'>4080</a></td><td><span class="pp">#define</span> <a id="4080c9" class="tk">DCMI_CR_CAPTURE</a>                ((<a id="4080c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="4081" id="4081">
<td><a id="l4081" class='ln'>4081</a></td><td><span class="pp">#define</span> <a id="4081c9" class="tk">DCMI_CR_CM</a>                     ((<a id="4081c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="4082" id="4082">
<td><a id="l4082" class='ln'>4082</a></td><td><span class="pp">#define</span> <a id="4082c9" class="tk">DCMI_CR_CROP</a>                   ((<a id="4082c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="4083" id="4083">
<td><a id="l4083" class='ln'>4083</a></td><td><span class="pp">#define</span> <a id="4083c9" class="tk">DCMI_CR_JPEG</a>                   ((<a id="4083c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="4084" id="4084">
<td><a id="l4084" class='ln'>4084</a></td><td><span class="pp">#define</span> <a id="4084c9" class="tk">DCMI_CR_ESS</a>                    ((<a id="4084c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="4085" id="4085">
<td><a id="l4085" class='ln'>4085</a></td><td><span class="pp">#define</span> <a id="4085c9" class="tk">DCMI_CR_PCKPOL</a>                 ((<a id="4085c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="4086" id="4086">
<td><a id="l4086" class='ln'>4086</a></td><td><span class="pp">#define</span> <a id="4086c9" class="tk">DCMI_CR_HSPOL</a>                  ((<a id="4086c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="4087" id="4087">
<td><a id="l4087" class='ln'>4087</a></td><td><span class="pp">#define</span> <a id="4087c9" class="tk">DCMI_CR_VSPOL</a>                  ((<a id="4087c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="4088" id="4088">
<td><a id="l4088" class='ln'>4088</a></td><td><span class="pp">#define</span> <a id="4088c9" class="tk">DCMI_CR_FCRC_0</a>                 ((<a id="4088c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="4089" id="4089">
<td><a id="l4089" class='ln'>4089</a></td><td><span class="pp">#define</span> <a id="4089c9" class="tk">DCMI_CR_FCRC_1</a>                 ((<a id="4089c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="4090" id="4090">
<td><a id="l4090" class='ln'>4090</a></td><td><span class="pp">#define</span> <a id="4090c9" class="tk">DCMI_CR_EDM_0</a>                  ((<a id="4090c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="4091" id="4091">
<td><a id="l4091" class='ln'>4091</a></td><td><span class="pp">#define</span> <a id="4091c9" class="tk">DCMI_CR_EDM_1</a>                  ((<a id="4091c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="4092" id="4092">
<td><a id="l4092" class='ln'>4092</a></td><td><span class="pp">#define</span> <a id="4092c9" class="tk">DCMI_CR_CRE</a>                    ((<a id="4092c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="4093" id="4093">
<td><a id="l4093" class='ln'>4093</a></td><td><span class="pp">#define</span> <a id="4093c9" class="tk">DCMI_CR_ENABLE</a>                 ((<a id="4093c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="4094" id="4094">
<td><a id="l4094" class='ln'>4094</a></td><td></td></tr>
<tr name="4095" id="4095">
<td><a id="l4095" class='ln'>4095</a></td><td>  <span class="ct">/********************  Bits definition for DCMI_SR register  ******************/</span></td></tr>
<tr name="4096" id="4096">
<td><a id="l4096" class='ln'>4096</a></td><td><span class="pp">#define</span> <a id="4096c9" class="tk">DCMI_SR_HSYNC</a>                  ((<a id="4096c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="4097" id="4097">
<td><a id="l4097" class='ln'>4097</a></td><td><span class="pp">#define</span> <a id="4097c9" class="tk">DCMI_SR_VSYNC</a>                  ((<a id="4097c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="4098" id="4098">
<td><a id="l4098" class='ln'>4098</a></td><td><span class="pp">#define</span> <a id="4098c9" class="tk">DCMI_SR_FNE</a>                    ((<a id="4098c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="4099" id="4099">
<td><a id="l4099" class='ln'>4099</a></td><td></td></tr>
<tr name="4100" id="4100">
<td><a id="l4100" class='ln'>4100</a></td><td>  <span class="ct">/********************  Bits definition for DCMI_RIS register  *****************/</span></td></tr>
<tr name="4101" id="4101">
<td><a id="l4101" class='ln'>4101</a></td><td><span class="pp">#define</span> <a id="4101c9" class="tk">DCMI_RIS_FRAME_RIS</a>             ((<a id="4101c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="4102" id="4102">
<td><a id="l4102" class='ln'>4102</a></td><td><span class="pp">#define</span> <a id="4102c9" class="tk">DCMI_RIS_OVR_RIS</a>               ((<a id="4102c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="4103" id="4103">
<td><a id="l4103" class='ln'>4103</a></td><td><span class="pp">#define</span> <a id="4103c9" class="tk">DCMI_RIS_ERR_RIS</a>               ((<a id="4103c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="4104" id="4104">
<td><a id="l4104" class='ln'>4104</a></td><td><span class="pp">#define</span> <a id="4104c9" class="tk">DCMI_RIS_VSYNC_RIS</a>             ((<a id="4104c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="4105" id="4105">
<td><a id="l4105" class='ln'>4105</a></td><td><span class="pp">#define</span> <a id="4105c9" class="tk">DCMI_RIS_LINE_RIS</a>              ((<a id="4105c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="4106" id="4106">
<td><a id="l4106" class='ln'>4106</a></td><td></td></tr>
<tr name="4107" id="4107">
<td><a id="l4107" class='ln'>4107</a></td><td>  <span class="ct">/* Legacy defines */</span></td></tr>
<tr name="4108" id="4108">
<td><a id="l4108" class='ln'>4108</a></td><td><span class="pp">#define</span> <a id="4108c9" class="tk">DCMI_RISR_FRAME_RIS</a>            <a id="4108c40" class="tk">DCMI_RIS_FRAME_RIS</a></td></tr>
<tr name="4109" id="4109">
<td><a id="l4109" class='ln'>4109</a></td><td><span class="pp">#define</span> <a id="4109c9" class="tk">DCMI_RISR_OVR_RIS</a>              <a id="4109c40" class="tk">DCMI_RIS_OVR_RIS</a></td></tr>
<tr name="4110" id="4110">
<td><a id="l4110" class='ln'>4110</a></td><td><span class="pp">#define</span> <a id="4110c9" class="tk">DCMI_RISR_ERR_RIS</a>              <a id="4110c40" class="tk">DCMI_RIS_ERR_RIS</a></td></tr>
<tr name="4111" id="4111">
<td><a id="l4111" class='ln'>4111</a></td><td><span class="pp">#define</span> <a id="4111c9" class="tk">DCMI_RISR_VSYNC_RIS</a>            <a id="4111c40" class="tk">DCMI_RIS_VSYNC_RIS</a></td></tr>
<tr name="4112" id="4112">
<td><a id="l4112" class='ln'>4112</a></td><td><span class="pp">#define</span> <a id="4112c9" class="tk">DCMI_RISR_LINE_RIS</a>             <a id="4112c40" class="tk">DCMI_RIS_LINE_RIS</a></td></tr>
<tr name="4113" id="4113">
<td><a id="l4113" class='ln'>4113</a></td><td><span class="pp">#define</span> <a id="4113c9" class="tk">DCMI_RISR_OVF_RIS</a>              <a id="4113c40" class="tk">DCMI_RIS_OVR_RIS</a></td></tr>
<tr name="4114" id="4114">
<td><a id="l4114" class='ln'>4114</a></td><td></td></tr>
<tr name="4115" id="4115">
<td><a id="l4115" class='ln'>4115</a></td><td>  <span class="ct">/********************  Bits definition for DCMI_IER register  *****************/</span></td></tr>
<tr name="4116" id="4116">
<td><a id="l4116" class='ln'>4116</a></td><td><span class="pp">#define</span> <a id="4116c9" class="tk">DCMI_IER_FRAME_IE</a>              ((<a id="4116c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="4117" id="4117">
<td><a id="l4117" class='ln'>4117</a></td><td><span class="pp">#define</span> <a id="4117c9" class="tk">DCMI_IER_OVR_IE</a>                ((<a id="4117c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="4118" id="4118">
<td><a id="l4118" class='ln'>4118</a></td><td><span class="pp">#define</span> <a id="4118c9" class="tk">DCMI_IER_ERR_IE</a>                ((<a id="4118c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="4119" id="4119">
<td><a id="l4119" class='ln'>4119</a></td><td><span class="pp">#define</span> <a id="4119c9" class="tk">DCMI_IER_VSYNC_IE</a>              ((<a id="4119c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="4120" id="4120">
<td><a id="l4120" class='ln'>4120</a></td><td><span class="pp">#define</span> <a id="4120c9" class="tk">DCMI_IER_LINE_IE</a>               ((<a id="4120c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="4121" id="4121">
<td><a id="l4121" class='ln'>4121</a></td><td></td></tr>
<tr name="4122" id="4122">
<td><a id="l4122" class='ln'>4122</a></td><td>  <span class="ct">/* Legacy defines */</span></td></tr>
<tr name="4123" id="4123">
<td><a id="l4123" class='ln'>4123</a></td><td><span class="pp">#define</span> <a id="4123c9" class="tk">DCMI_IER_OVF_IE</a>                <a id="4123c40" class="tk">DCMI_IER_OVR_IE</a></td></tr>
<tr name="4124" id="4124">
<td><a id="l4124" class='ln'>4124</a></td><td></td></tr>
<tr name="4125" id="4125">
<td><a id="l4125" class='ln'>4125</a></td><td>  <span class="ct">/********************  Bits definition for DCMI_MIS register  ****************/</span></td></tr>
<tr name="4126" id="4126">
<td><a id="l4126" class='ln'>4126</a></td><td><span class="pp">#define</span> <a id="4126c9" class="tk">DCMI_MIS_FRAME_MIS</a>             ((<a id="4126c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="4127" id="4127">
<td><a id="l4127" class='ln'>4127</a></td><td><span class="pp">#define</span> <a id="4127c9" class="tk">DCMI_MIS_OVR_MIS</a>               ((<a id="4127c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="4128" id="4128">
<td><a id="l4128" class='ln'>4128</a></td><td><span class="pp">#define</span> <a id="4128c9" class="tk">DCMI_MIS_ERR_MIS</a>               ((<a id="4128c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="4129" id="4129">
<td><a id="l4129" class='ln'>4129</a></td><td><span class="pp">#define</span> <a id="4129c9" class="tk">DCMI_MIS_VSYNC_MIS</a>             ((<a id="4129c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="4130" id="4130">
<td><a id="l4130" class='ln'>4130</a></td><td><span class="pp">#define</span> <a id="4130c9" class="tk">DCMI_MIS_LINE_MIS</a>              ((<a id="4130c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="4131" id="4131">
<td><a id="l4131" class='ln'>4131</a></td><td></td></tr>
<tr name="4132" id="4132">
<td><a id="l4132" class='ln'>4132</a></td><td>  <span class="ct">/* Legacy defines */</span></td></tr>
<tr name="4133" id="4133">
<td><a id="l4133" class='ln'>4133</a></td><td><span class="pp">#define</span> <a id="4133c9" class="tk">DCMI_MISR_FRAME_MIS</a>            <a id="4133c40" class="tk">DCMI_MIS_FRAME_MIS</a></td></tr>
<tr name="4134" id="4134">
<td><a id="l4134" class='ln'>4134</a></td><td><span class="pp">#define</span> <a id="4134c9" class="tk">DCMI_MISR_OVF_MIS</a>              <a id="4134c40" class="tk">DCMI_MIS_OVR_MIS</a></td></tr>
<tr name="4135" id="4135">
<td><a id="l4135" class='ln'>4135</a></td><td><span class="pp">#define</span> <a id="4135c9" class="tk">DCMI_MISR_ERR_MIS</a>              <a id="4135c40" class="tk">DCMI_MIS_ERR_MIS</a></td></tr>
<tr name="4136" id="4136">
<td><a id="l4136" class='ln'>4136</a></td><td><span class="pp">#define</span> <a id="4136c9" class="tk">DCMI_MISR_VSYNC_MIS</a>            <a id="4136c40" class="tk">DCMI_MIS_VSYNC_MIS</a></td></tr>
<tr name="4137" id="4137">
<td><a id="l4137" class='ln'>4137</a></td><td><span class="pp">#define</span> <a id="4137c9" class="tk">DCMI_MISR_LINE_MIS</a>             <a id="4137c40" class="tk">DCMI_MIS_LINE_MIS</a></td></tr>
<tr name="4138" id="4138">
<td><a id="l4138" class='ln'>4138</a></td><td></td></tr>
<tr name="4139" id="4139">
<td><a id="l4139" class='ln'>4139</a></td><td>  <span class="ct">/********************  Bits definition for DCMI_ICR register  *****************/</span></td></tr>
<tr name="4140" id="4140">
<td><a id="l4140" class='ln'>4140</a></td><td><span class="pp">#define</span> <a id="4140c9" class="tk">DCMI_ICR_FRAME_ISC</a>             ((<a id="4140c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="4141" id="4141">
<td><a id="l4141" class='ln'>4141</a></td><td><span class="pp">#define</span> <a id="4141c9" class="tk">DCMI_ICR_OVR_ISC</a>               ((<a id="4141c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="4142" id="4142">
<td><a id="l4142" class='ln'>4142</a></td><td><span class="pp">#define</span> <a id="4142c9" class="tk">DCMI_ICR_ERR_ISC</a>               ((<a id="4142c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="4143" id="4143">
<td><a id="l4143" class='ln'>4143</a></td><td><span class="pp">#define</span> <a id="4143c9" class="tk">DCMI_ICR_VSYNC_ISC</a>             ((<a id="4143c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="4144" id="4144">
<td><a id="l4144" class='ln'>4144</a></td><td><span class="pp">#define</span> <a id="4144c9" class="tk">DCMI_ICR_LINE_ISC</a>              ((<a id="4144c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="4145" id="4145">
<td><a id="l4145" class='ln'>4145</a></td><td></td></tr>
<tr name="4146" id="4146">
<td><a id="l4146" class='ln'>4146</a></td><td>  <span class="ct">/* Legacy defines */</span></td></tr>
<tr name="4147" id="4147">
<td><a id="l4147" class='ln'>4147</a></td><td><span class="pp">#define</span> <a id="4147c9" class="tk">DCMI_ICR_OVF_ISC</a>               <a id="4147c40" class="tk">DCMI_ICR_OVR_ISC</a></td></tr>
<tr name="4148" id="4148">
<td><a id="l4148" class='ln'>4148</a></td><td></td></tr>
<tr name="4149" id="4149">
<td><a id="l4149" class='ln'>4149</a></td><td>  <span class="ct">/********************  Bits definition for DCMI_ESCR register  ******************/</span></td></tr>
<tr name="4150" id="4150">
<td><a id="l4150" class='ln'>4150</a></td><td><span class="pp">#define</span> <a id="4150c9" class="tk">DCMI_ESCR_FSC</a>                  ((<a id="4150c42" class="tk">uint32_t</a>)0x000000FF)</td></tr>
<tr name="4151" id="4151">
<td><a id="l4151" class='ln'>4151</a></td><td><span class="pp">#define</span> <a id="4151c9" class="tk">DCMI_ESCR_LSC</a>                  ((<a id="4151c42" class="tk">uint32_t</a>)0x0000FF00)</td></tr>
<tr name="4152" id="4152">
<td><a id="l4152" class='ln'>4152</a></td><td><span class="pp">#define</span> <a id="4152c9" class="tk">DCMI_ESCR_LEC</a>                  ((<a id="4152c42" class="tk">uint32_t</a>)0x00FF0000)</td></tr>
<tr name="4153" id="4153">
<td><a id="l4153" class='ln'>4153</a></td><td><span class="pp">#define</span> <a id="4153c9" class="tk">DCMI_ESCR_FEC</a>                  ((<a id="4153c42" class="tk">uint32_t</a>)0xFF000000)</td></tr>
<tr name="4154" id="4154">
<td><a id="l4154" class='ln'>4154</a></td><td></td></tr>
<tr name="4155" id="4155">
<td><a id="l4155" class='ln'>4155</a></td><td>  <span class="ct">/********************  Bits definition for DCMI_ESUR register  ******************/</span></td></tr>
<tr name="4156" id="4156">
<td><a id="l4156" class='ln'>4156</a></td><td><span class="pp">#define</span> <a id="4156c9" class="tk">DCMI_ESUR_FSU</a>                  ((<a id="4156c42" class="tk">uint32_t</a>)0x000000FF)</td></tr>
<tr name="4157" id="4157">
<td><a id="l4157" class='ln'>4157</a></td><td><span class="pp">#define</span> <a id="4157c9" class="tk">DCMI_ESUR_LSU</a>                  ((<a id="4157c42" class="tk">uint32_t</a>)0x0000FF00)</td></tr>
<tr name="4158" id="4158">
<td><a id="l4158" class='ln'>4158</a></td><td><span class="pp">#define</span> <a id="4158c9" class="tk">DCMI_ESUR_LEU</a>                  ((<a id="4158c42" class="tk">uint32_t</a>)0x00FF0000)</td></tr>
<tr name="4159" id="4159">
<td><a id="l4159" class='ln'>4159</a></td><td><span class="pp">#define</span> <a id="4159c9" class="tk">DCMI_ESUR_FEU</a>                  ((<a id="4159c42" class="tk">uint32_t</a>)0xFF000000)</td></tr>
<tr name="4160" id="4160">
<td><a id="l4160" class='ln'>4160</a></td><td></td></tr>
<tr name="4161" id="4161">
<td><a id="l4161" class='ln'>4161</a></td><td>  <span class="ct">/********************  Bits definition for DCMI_CWSTRT register  ******************/</span></td></tr>
<tr name="4162" id="4162">
<td><a id="l4162" class='ln'>4162</a></td><td><span class="pp">#define</span> <a id="4162c9" class="tk">DCMI_CWSTRT_HOFFCNT</a>            ((<a id="4162c42" class="tk">uint32_t</a>)0x00003FFF)</td></tr>
<tr name="4163" id="4163">
<td><a id="l4163" class='ln'>4163</a></td><td><span class="pp">#define</span> <a id="4163c9" class="tk">DCMI_CWSTRT_VST</a>                ((<a id="4163c42" class="tk">uint32_t</a>)0x1FFF0000)</td></tr>
<tr name="4164" id="4164">
<td><a id="l4164" class='ln'>4164</a></td><td></td></tr>
<tr name="4165" id="4165">
<td><a id="l4165" class='ln'>4165</a></td><td>  <span class="ct">/********************  Bits definition for DCMI_CWSIZE register  ******************/</span></td></tr>
<tr name="4166" id="4166">
<td><a id="l4166" class='ln'>4166</a></td><td><span class="pp">#define</span> <a id="4166c9" class="tk">DCMI_CWSIZE_CAPCNT</a>             ((<a id="4166c42" class="tk">uint32_t</a>)0x00003FFF)</td></tr>
<tr name="4167" id="4167">
<td><a id="l4167" class='ln'>4167</a></td><td><span class="pp">#define</span> <a id="4167c9" class="tk">DCMI_CWSIZE_VLINE</a>              ((<a id="4167c42" class="tk">uint32_t</a>)0x3FFF0000)</td></tr>
<tr name="4168" id="4168">
<td><a id="l4168" class='ln'>4168</a></td><td></td></tr>
<tr name="4169" id="4169">
<td><a id="l4169" class='ln'>4169</a></td><td>  <span class="ct">/********************  Bits definition for DCMI_DR register  ******************/</span></td></tr>
<tr name="4170" id="4170">
<td><a id="l4170" class='ln'>4170</a></td><td><span class="pp">#define</span> <a id="4170c9" class="tk">DCMI_DR_BYTE0</a>                  ((<a id="4170c42" class="tk">uint32_t</a>)0x000000FF)</td></tr>
<tr name="4171" id="4171">
<td><a id="l4171" class='ln'>4171</a></td><td><span class="pp">#define</span> <a id="4171c9" class="tk">DCMI_DR_BYTE1</a>                  ((<a id="4171c42" class="tk">uint32_t</a>)0x0000FF00)</td></tr>
<tr name="4172" id="4172">
<td><a id="l4172" class='ln'>4172</a></td><td><span class="pp">#define</span> <a id="4172c9" class="tk">DCMI_DR_BYTE2</a>                  ((<a id="4172c42" class="tk">uint32_t</a>)0x00FF0000)</td></tr>
<tr name="4173" id="4173">
<td><a id="l4173" class='ln'>4173</a></td><td><span class="pp">#define</span> <a id="4173c9" class="tk">DCMI_DR_BYTE3</a>                  ((<a id="4173c42" class="tk">uint32_t</a>)0xFF000000)</td></tr>
<tr name="4174" id="4174">
<td><a id="l4174" class='ln'>4174</a></td><td></td></tr>
<tr name="4175" id="4175">
<td><a id="l4175" class='ln'>4175</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="4176" id="4176">
<td><a id="l4176" class='ln'>4176</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="4177" id="4177">
<td><a id="l4177" class='ln'>4177</a></td><td>  <span class="ct">/*                 Digital Filter for Sigma Delta Modulators                  */</span></td></tr>
<tr name="4178" id="4178">
<td><a id="l4178" class='ln'>4178</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="4179" id="4179">
<td><a id="l4179" class='ln'>4179</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="4180" id="4180">
<td><a id="l4180" class='ln'>4180</a></td><td></td></tr>
<tr name="4181" id="4181">
<td><a id="l4181" class='ln'>4181</a></td><td>  <span class="ct">/****************   DFSDM channel configuration registers  ********************/</span></td></tr>
<tr name="4182" id="4182">
<td><a id="l4182" class='ln'>4182</a></td><td></td></tr>
<tr name="4183" id="4183">
<td><a id="l4183" class='ln'>4183</a></td><td>  <span class="ct">/***************  Bit definition for DFSDM_CHCFGR1 register  ******************/</span></td></tr>
<tr name="4184" id="4184">
<td><a id="l4184" class='ln'>4184</a></td><td><span class="pp">#define</span> <a id="4184c9" class="tk">DFSDM_CHCFGR1_DFSDMEN</a>          ((<a id="4184c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt; Global enable for DFSDM interface */</span></td></tr>
<tr name="4185" id="4185">
<td><a id="l4185" class='ln'>4185</a></td><td><span class="pp">#define</span> <a id="4185c9" class="tk">DFSDM_CHCFGR1_CKOUTSRC</a>         ((<a id="4185c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt; Output serial clock source selection */</span></td></tr>
<tr name="4186" id="4186">
<td><a id="l4186" class='ln'>4186</a></td><td><span class="pp">#define</span> <a id="4186c9" class="tk">DFSDM_CHCFGR1_CKOUTDIV</a>         ((<a id="4186c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt; CKOUTDIV[7:0] output serial clock divider */</span></td></tr>
<tr name="4187" id="4187">
<td><a id="l4187" class='ln'>4187</a></td><td><span class="pp">#define</span> <a id="4187c9" class="tk">DFSDM_CHCFGR1_DATPACK</a>          ((<a id="4187c42" class="tk">uint32_t</a>)0x0000C000)    <span class="ct">/*!&lt; DATPACK[1:0] Data packing mode */</span></td></tr>
<tr name="4188" id="4188">
<td><a id="l4188" class='ln'>4188</a></td><td><span class="pp">#define</span> <a id="4188c9" class="tk">DFSDM_CHCFGR1_DATPACK_1</a>        ((<a id="4188c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt; Data packing mode, Bit 1 */</span></td></tr>
<tr name="4189" id="4189">
<td><a id="l4189" class='ln'>4189</a></td><td><span class="pp">#define</span> <a id="4189c9" class="tk">DFSDM_CHCFGR1_DATPACK_0</a>        ((<a id="4189c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt; Data packing mode, Bit 0 */</span></td></tr>
<tr name="4190" id="4190">
<td><a id="l4190" class='ln'>4190</a></td><td><span class="pp">#define</span> <a id="4190c9" class="tk">DFSDM_CHCFGR1_DATMPX</a>           ((<a id="4190c42" class="tk">uint32_t</a>)0x00003000)    <span class="ct">/*!&lt; DATMPX[1:0] Input data multiplexer for channel y */</span></td></tr>
<tr name="4191" id="4191">
<td><a id="l4191" class='ln'>4191</a></td><td><span class="pp">#define</span> <a id="4191c9" class="tk">DFSDM_CHCFGR1_DATMPX_1</a>         ((<a id="4191c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Input data multiplexer for channel y, Bit 1 */</span></td></tr>
<tr name="4192" id="4192">
<td><a id="l4192" class='ln'>4192</a></td><td><span class="pp">#define</span> <a id="4192c9" class="tk">DFSDM_CHCFGR1_DATMPX_0</a>         ((<a id="4192c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Input data multiplexer for channel y, Bit 0 */</span></td></tr>
<tr name="4193" id="4193">
<td><a id="l4193" class='ln'>4193</a></td><td><span class="pp">#define</span> <a id="4193c9" class="tk">DFSDM_CHCFGR1_CHINSEL</a>          ((<a id="4193c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Serial inputs selection for channel y */</span></td></tr>
<tr name="4194" id="4194">
<td><a id="l4194" class='ln'>4194</a></td><td><span class="pp">#define</span> <a id="4194c9" class="tk">DFSDM_CHCFGR1_CHEN</a>             ((<a id="4194c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; Channel y enable */</span></td></tr>
<tr name="4195" id="4195">
<td><a id="l4195" class='ln'>4195</a></td><td><span class="pp">#define</span> <a id="4195c9" class="tk">DFSDM_CHCFGR1_CKABEN</a>           ((<a id="4195c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; Clock absence detector enable on channel y */</span></td></tr>
<tr name="4196" id="4196">
<td><a id="l4196" class='ln'>4196</a></td><td><span class="pp">#define</span> <a id="4196c9" class="tk">DFSDM_CHCFGR1_SCDEN</a>            ((<a id="4196c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Short circuit detector enable on channel y */</span></td></tr>
<tr name="4197" id="4197">
<td><a id="l4197" class='ln'>4197</a></td><td><span class="pp">#define</span> <a id="4197c9" class="tk">DFSDM_CHCFGR1_SPICKSEL</a>         ((<a id="4197c42" class="tk">uint32_t</a>)0x0000000C)    <span class="ct">/*!&lt; SPICKSEL[1:0] SPI clock select for channel y */</span></td></tr>
<tr name="4198" id="4198">
<td><a id="l4198" class='ln'>4198</a></td><td><span class="pp">#define</span> <a id="4198c9" class="tk">DFSDM_CHCFGR1_SPICKSEL_1</a>       ((<a id="4198c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; SPI clock select for channel y, Bit 1 */</span></td></tr>
<tr name="4199" id="4199">
<td><a id="l4199" class='ln'>4199</a></td><td><span class="pp">#define</span> <a id="4199c9" class="tk">DFSDM_CHCFGR1_SPICKSEL_0</a>       ((<a id="4199c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; SPI clock select for channel y, Bit 0 */</span></td></tr>
<tr name="4200" id="4200">
<td><a id="l4200" class='ln'>4200</a></td><td><span class="pp">#define</span> <a id="4200c9" class="tk">DFSDM_CHCFGR1_SITP</a>             ((<a id="4200c42" class="tk">uint32_t</a>)0x00000003)    <span class="ct">/*!&lt; SITP[1:0] Serial interface type for channel y */</span></td></tr>
<tr name="4201" id="4201">
<td><a id="l4201" class='ln'>4201</a></td><td><span class="pp">#define</span> <a id="4201c9" class="tk">DFSDM_CHCFGR1_SITP_1</a>           ((<a id="4201c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Serial interface type for channel y, Bit 1 */</span></td></tr>
<tr name="4202" id="4202">
<td><a id="l4202" class='ln'>4202</a></td><td><span class="pp">#define</span> <a id="4202c9" class="tk">DFSDM_CHCFGR1_SITP_0</a>           ((<a id="4202c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Serial interface type for channel y, Bit 0 */</span></td></tr>
<tr name="4203" id="4203">
<td><a id="l4203" class='ln'>4203</a></td><td></td></tr>
<tr name="4204" id="4204">
<td><a id="l4204" class='ln'>4204</a></td><td>  <span class="ct">/***************  Bit definition for DFSDM_CHCFGR2 register  ******************/</span></td></tr>
<tr name="4205" id="4205">
<td><a id="l4205" class='ln'>4205</a></td><td><span class="pp">#define</span> <a id="4205c9" class="tk">DFSDM_CHCFGR2_OFFSET</a>           ((<a id="4205c42" class="tk">uint32_t</a>)0xFFFFFF00)    <span class="ct">/*!&lt; OFFSET[23:0] 24-bit calibration offset for channel y */</span></td></tr>
<tr name="4206" id="4206">
<td><a id="l4206" class='ln'>4206</a></td><td><span class="pp">#define</span> <a id="4206c9" class="tk">DFSDM_CHCFGR2_DTRBS</a>            ((<a id="4206c42" class="tk">uint32_t</a>)0x000000F8)    <span class="ct">/*!&lt; DTRBS[4:0] Data right bit-shift for channel y */</span></td></tr>
<tr name="4207" id="4207">
<td><a id="l4207" class='ln'>4207</a></td><td></td></tr>
<tr name="4208" id="4208">
<td><a id="l4208" class='ln'>4208</a></td><td>  <span class="ct">/******************  Bit definition for DFSDM_CHAWSCDR register ***************/</span></td></tr>
<tr name="4209" id="4209">
<td><a id="l4209" class='ln'>4209</a></td><td><span class="pp">#define</span> <a id="4209c9" class="tk">DFSDM_CHAWSCDR_AWFORD</a>          ((<a id="4209c42" class="tk">uint32_t</a>)0x00C00000)    <span class="ct">/*!&lt; AWFORD[1:0] Analog watchdog Sinc filter order on channel y */</span></td></tr>
<tr name="4210" id="4210">
<td><a id="l4210" class='ln'>4210</a></td><td><span class="pp">#define</span> <a id="4210c9" class="tk">DFSDM_CHAWSCDR_AWFORD_1</a>        ((<a id="4210c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt; Analog watchdog Sinc filter order on channel y, Bit 1 */</span></td></tr>
<tr name="4211" id="4211">
<td><a id="l4211" class='ln'>4211</a></td><td><span class="pp">#define</span> <a id="4211c9" class="tk">DFSDM_CHAWSCDR_AWFORD_0</a>        ((<a id="4211c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt; Analog watchdog Sinc filter order on channel y, Bit 0 */</span></td></tr>
<tr name="4212" id="4212">
<td><a id="l4212" class='ln'>4212</a></td><td><span class="pp">#define</span> <a id="4212c9" class="tk">DFSDM_CHAWSCDR_AWFOSR</a>          ((<a id="4212c42" class="tk">uint32_t</a>)0x001F0000)    <span class="ct">/*!&lt; AWFOSR[4:0] Analog watchdog filter oversampling ratio on channel y */</span></td></tr>
<tr name="4213" id="4213">
<td><a id="l4213" class='ln'>4213</a></td><td><span class="pp">#define</span> <a id="4213c9" class="tk">DFSDM_CHAWSCDR_BKSCD</a>           ((<a id="4213c42" class="tk">uint32_t</a>)0x0000F000)    <span class="ct">/*!&lt; BKSCD[3:0] Break signal assignment for short circuit detector on channel y */</span></td></tr>
<tr name="4214" id="4214">
<td><a id="l4214" class='ln'>4214</a></td><td><span class="pp">#define</span> <a id="4214c9" class="tk">DFSDM_CHAWSCDR_SCDT</a>            ((<a id="4214c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt; SCDT[7:0] Short circuit detector threshold for channel y */</span></td></tr>
<tr name="4215" id="4215">
<td><a id="l4215" class='ln'>4215</a></td><td></td></tr>
<tr name="4216" id="4216">
<td><a id="l4216" class='ln'>4216</a></td><td>  <span class="ct">/****************  Bit definition for DFSDM_CHWDATR register *******************/</span></td></tr>
<tr name="4217" id="4217">
<td><a id="l4217" class='ln'>4217</a></td><td><span class="pp">#define</span> <a id="4217c9" class="tk">DFSDM_CHWDATR_WDATA</a>            ((<a id="4217c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/*!&lt; WDATA[15:0] Input channel y watchdog data */</span></td></tr>
<tr name="4218" id="4218">
<td><a id="l4218" class='ln'>4218</a></td><td></td></tr>
<tr name="4219" id="4219">
<td><a id="l4219" class='ln'>4219</a></td><td>  <span class="ct">/****************  Bit definition for DFSDM_CHDATINR register *****************/</span></td></tr>
<tr name="4220" id="4220">
<td><a id="l4220" class='ln'>4220</a></td><td><span class="pp">#define</span> <a id="4220c9" class="tk">DFSDM_CHDATINR_INDAT0</a>          ((<a id="4220c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/*!&lt; INDAT0[31:16] Input data for channel y or channel (y+1) */</span></td></tr>
<tr name="4221" id="4221">
<td><a id="l4221" class='ln'>4221</a></td><td><span class="pp">#define</span> <a id="4221c9" class="tk">DFSDM_CHDATINR_INDAT1</a>          ((<a id="4221c42" class="tk">uint32_t</a>)0xFFFF0000)    <span class="ct">/*!&lt; INDAT0[15:0] Input data for channel y */</span></td></tr>
<tr name="4222" id="4222">
<td><a id="l4222" class='ln'>4222</a></td><td></td></tr>
<tr name="4223" id="4223">
<td><a id="l4223" class='ln'>4223</a></td><td>  <span class="ct">/************************   DFSDM module registers  ****************************/</span></td></tr>
<tr name="4224" id="4224">
<td><a id="l4224" class='ln'>4224</a></td><td></td></tr>
<tr name="4225" id="4225">
<td><a id="l4225" class='ln'>4225</a></td><td>  <span class="ct">/*****************  Bit definition for DFSDM_FLTCR1 register *******************/</span></td></tr>
<tr name="4226" id="4226">
<td><a id="l4226" class='ln'>4226</a></td><td><span class="pp">#define</span> <a id="4226c9" class="tk">DFSDM_FLTCR1_AWFSEL</a>            ((<a id="4226c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt; Analog watchdog fast mode select */</span></td></tr>
<tr name="4227" id="4227">
<td><a id="l4227" class='ln'>4227</a></td><td><span class="pp">#define</span> <a id="4227c9" class="tk">DFSDM_FLTCR1_FAST</a>              ((<a id="4227c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt; Fast conversion mode selection */</span></td></tr>
<tr name="4228" id="4228">
<td><a id="l4228" class='ln'>4228</a></td><td><span class="pp">#define</span> <a id="4228c9" class="tk">DFSDM_FLTCR1_RCH</a>               ((<a id="4228c42" class="tk">uint32_t</a>)0x07000000)    <span class="ct">/*!&lt; RCH[2:0] Regular channel selection */</span></td></tr>
<tr name="4229" id="4229">
<td><a id="l4229" class='ln'>4229</a></td><td><span class="pp">#define</span> <a id="4229c9" class="tk">DFSDM_FLTCR1_RDMAEN</a>            ((<a id="4229c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt; DMA channel enabled to read data for the regular conversion */</span></td></tr>
<tr name="4230" id="4230">
<td><a id="l4230" class='ln'>4230</a></td><td><span class="pp">#define</span> <a id="4230c9" class="tk">DFSDM_FLTCR1_RSYNC</a>             ((<a id="4230c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt; Launch regular conversion synchronously with DFSDMx */</span></td></tr>
<tr name="4231" id="4231">
<td><a id="l4231" class='ln'>4231</a></td><td><span class="pp">#define</span> <a id="4231c9" class="tk">DFSDM_FLTCR1_RCONT</a>             ((<a id="4231c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt; Continuous mode selection for regular conversions */</span></td></tr>
<tr name="4232" id="4232">
<td><a id="l4232" class='ln'>4232</a></td><td><span class="pp">#define</span> <a id="4232c9" class="tk">DFSDM_FLTCR1_RSWSTART</a>          ((<a id="4232c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt; Software start of a conversion on the regular channel */</span></td></tr>
<tr name="4233" id="4233">
<td><a id="l4233" class='ln'>4233</a></td><td><span class="pp">#define</span> <a id="4233c9" class="tk">DFSDM_FLTCR1_JEXTEN</a>            ((<a id="4233c42" class="tk">uint32_t</a>)0x00006000)    <span class="ct">/*!&lt; JEXTEN[1:0] Trigger enable and trigger edge selection for injected conversions */</span></td></tr>
<tr name="4234" id="4234">
<td><a id="l4234" class='ln'>4234</a></td><td><span class="pp">#define</span> <a id="4234c9" class="tk">DFSDM_FLTCR1_JEXTEN_1</a>          ((<a id="4234c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt; Trigger enable and trigger edge selection for injected conversions, Bit 1 */</span></td></tr>
<tr name="4235" id="4235">
<td><a id="l4235" class='ln'>4235</a></td><td><span class="pp">#define</span> <a id="4235c9" class="tk">DFSDM_FLTCR1_JEXTEN_0</a>          ((<a id="4235c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Trigger enable and trigger edge selection for injected conversions, Bit 0 */</span></td></tr>
<tr name="4236" id="4236">
<td><a id="l4236" class='ln'>4236</a></td><td><span class="pp">#define</span> <a id="4236c9" class="tk">DFSDM_FLTCR1_JEXTSEL</a>           ((<a id="4236c42" class="tk">uint32_t</a>)0x00000700)    <span class="ct">/*!&lt; JEXTSEL[2:0]Trigger signal selection for launching injected conversions */</span></td></tr>
<tr name="4237" id="4237">
<td><a id="l4237" class='ln'>4237</a></td><td><span class="pp">#define</span> <a id="4237c9" class="tk">DFSDM_FLTCR1_JEXTSEL_2</a>         ((<a id="4237c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Trigger signal selection for launching injected conversions, Bit 2 */</span></td></tr>
<tr name="4238" id="4238">
<td><a id="l4238" class='ln'>4238</a></td><td><span class="pp">#define</span> <a id="4238c9" class="tk">DFSDM_FLTCR1_JEXTSEL_1</a>         ((<a id="4238c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Trigger signal selection for launching injected conversions, Bit 1 */</span></td></tr>
<tr name="4239" id="4239">
<td><a id="l4239" class='ln'>4239</a></td><td><span class="pp">#define</span> <a id="4239c9" class="tk">DFSDM_FLTCR1_JEXTSEL_0</a>         ((<a id="4239c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Trigger signal selection for launching injected conversions, Bit 0 */</span></td></tr>
<tr name="4240" id="4240">
<td><a id="l4240" class='ln'>4240</a></td><td><span class="pp">#define</span> <a id="4240c9" class="tk">DFSDM_FLTCR1_JDMAEN</a>            ((<a id="4240c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; DMA channel enabled to read data for the injected channel group */</span></td></tr>
<tr name="4241" id="4241">
<td><a id="l4241" class='ln'>4241</a></td><td><span class="pp">#define</span> <a id="4241c9" class="tk">DFSDM_FLTCR1_JSCAN</a>             ((<a id="4241c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Scanning conversion in continuous mode selection for injected conversions */</span></td></tr>
<tr name="4242" id="4242">
<td><a id="l4242" class='ln'>4242</a></td><td><span class="pp">#define</span> <a id="4242c9" class="tk">DFSDM_FLTCR1_JSYNC</a>             ((<a id="4242c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Launch an injected conversion synchronously with DFSDMx JSWSTART trigger  */</span></td></tr>
<tr name="4243" id="4243">
<td><a id="l4243" class='ln'>4243</a></td><td><span class="pp">#define</span> <a id="4243c9" class="tk">DFSDM_FLTCR1_JSWSTART</a>          ((<a id="4243c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Start the conversion of the injected group of channels */</span></td></tr>
<tr name="4244" id="4244">
<td><a id="l4244" class='ln'>4244</a></td><td><span class="pp">#define</span> <a id="4244c9" class="tk">DFSDM_FLTCR1_DFEN</a>              ((<a id="4244c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; DFSDM enable */</span></td></tr>
<tr name="4245" id="4245">
<td><a id="l4245" class='ln'>4245</a></td><td></td></tr>
<tr name="4246" id="4246">
<td><a id="l4246" class='ln'>4246</a></td><td>  <span class="ct">/********************  Bit definition for DFSDM_FLTCR2 register ***************/</span></td></tr>
<tr name="4247" id="4247">
<td><a id="l4247" class='ln'>4247</a></td><td><span class="pp">#define</span> <a id="4247c9" class="tk">DFSDM_FLTCR2_AWDCH</a>             ((<a id="4247c42" class="tk">uint32_t</a>)0x000F0000)    <span class="ct">/*!&lt; AWDCH[7:0] Analog watchdog channel selection */</span></td></tr>
<tr name="4248" id="4248">
<td><a id="l4248" class='ln'>4248</a></td><td><span class="pp">#define</span> <a id="4248c9" class="tk">DFSDM_FLTCR2_EXCH</a>              ((<a id="4248c42" class="tk">uint32_t</a>)0x00000F00)    <span class="ct">/*!&lt; EXCH[7:0] Extreme detector channel selection */</span></td></tr>
<tr name="4249" id="4249">
<td><a id="l4249" class='ln'>4249</a></td><td><span class="pp">#define</span> <a id="4249c9" class="tk">DFSDM_FLTCR2_CKABIE</a>            ((<a id="4249c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; Clock absence interrupt enable */</span></td></tr>
<tr name="4250" id="4250">
<td><a id="l4250" class='ln'>4250</a></td><td><span class="pp">#define</span> <a id="4250c9" class="tk">DFSDM_FLTCR2_SCDIE</a>             ((<a id="4250c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Short circuit detector interrupt enable */</span></td></tr>
<tr name="4251" id="4251">
<td><a id="l4251" class='ln'>4251</a></td><td><span class="pp">#define</span> <a id="4251c9" class="tk">DFSDM_FLTCR2_AWDIE</a>             ((<a id="4251c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Analog watchdog interrupt enable */</span></td></tr>
<tr name="4252" id="4252">
<td><a id="l4252" class='ln'>4252</a></td><td><span class="pp">#define</span> <a id="4252c9" class="tk">DFSDM_FLTCR2_ROVRIE</a>            ((<a id="4252c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Regular data overrun interrupt enable */</span></td></tr>
<tr name="4253" id="4253">
<td><a id="l4253" class='ln'>4253</a></td><td><span class="pp">#define</span> <a id="4253c9" class="tk">DFSDM_FLTCR2_JOVRIE</a>            ((<a id="4253c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Injected data overrun interrupt enable */</span></td></tr>
<tr name="4254" id="4254">
<td><a id="l4254" class='ln'>4254</a></td><td><span class="pp">#define</span> <a id="4254c9" class="tk">DFSDM_FLTCR2_REOCIE</a>            ((<a id="4254c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Regular end of conversion interrupt enable */</span></td></tr>
<tr name="4255" id="4255">
<td><a id="l4255" class='ln'>4255</a></td><td><span class="pp">#define</span> <a id="4255c9" class="tk">DFSDM_FLTCR2_JEOCIE</a>            ((<a id="4255c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Injected end of conversion interrupt enable */</span></td></tr>
<tr name="4256" id="4256">
<td><a id="l4256" class='ln'>4256</a></td><td></td></tr>
<tr name="4257" id="4257">
<td><a id="l4257" class='ln'>4257</a></td><td>  <span class="ct">/*****************  Bit definition for DFSDM_FLTISR register *******************/</span></td></tr>
<tr name="4258" id="4258">
<td><a id="l4258" class='ln'>4258</a></td><td><span class="pp">#define</span> <a id="4258c9" class="tk">DFSDM_FLTISR_SCDF</a>              ((<a id="4258c42" class="tk">uint32_t</a>)0x0F000000)    <span class="ct">/*!&lt; SCDF[7:0] Short circuit detector flag */</span></td></tr>
<tr name="4259" id="4259">
<td><a id="l4259" class='ln'>4259</a></td><td><span class="pp">#define</span> <a id="4259c9" class="tk">DFSDM_FLTISR_CKABF</a>             ((<a id="4259c42" class="tk">uint32_t</a>)0x000F0000)    <span class="ct">/*!&lt; CKABF[7:0] Clock absence flag */</span></td></tr>
<tr name="4260" id="4260">
<td><a id="l4260" class='ln'>4260</a></td><td><span class="pp">#define</span> <a id="4260c9" class="tk">DFSDM_FLTISR_RCIP</a>              ((<a id="4260c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt; Regular conversion in progress status */</span></td></tr>
<tr name="4261" id="4261">
<td><a id="l4261" class='ln'>4261</a></td><td><span class="pp">#define</span> <a id="4261c9" class="tk">DFSDM_FLTISR_JCIP</a>              ((<a id="4261c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Injected conversion in progress status */</span></td></tr>
<tr name="4262" id="4262">
<td><a id="l4262" class='ln'>4262</a></td><td><span class="pp">#define</span> <a id="4262c9" class="tk">DFSDM_FLTISR_AWDF</a>              ((<a id="4262c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Analog watchdog */</span></td></tr>
<tr name="4263" id="4263">
<td><a id="l4263" class='ln'>4263</a></td><td><span class="pp">#define</span> <a id="4263c9" class="tk">DFSDM_FLTISR_ROVRF</a>             ((<a id="4263c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Regular conversion overrun flag */</span></td></tr>
<tr name="4264" id="4264">
<td><a id="l4264" class='ln'>4264</a></td><td><span class="pp">#define</span> <a id="4264c9" class="tk">DFSDM_FLTISR_JOVRF</a>             ((<a id="4264c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Injected conversion overrun flag */</span></td></tr>
<tr name="4265" id="4265">
<td><a id="l4265" class='ln'>4265</a></td><td><span class="pp">#define</span> <a id="4265c9" class="tk">DFSDM_FLTISR_REOCF</a>             ((<a id="4265c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; End of regular conversion flag */</span></td></tr>
<tr name="4266" id="4266">
<td><a id="l4266" class='ln'>4266</a></td><td><span class="pp">#define</span> <a id="4266c9" class="tk">DFSDM_FLTISR_JEOCF</a>             ((<a id="4266c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; End of injected conversion flag */</span></td></tr>
<tr name="4267" id="4267">
<td><a id="l4267" class='ln'>4267</a></td><td></td></tr>
<tr name="4268" id="4268">
<td><a id="l4268" class='ln'>4268</a></td><td>  <span class="ct">/*****************  Bit definition for DFSDM_FLTICR register *******************/</span></td></tr>
<tr name="4269" id="4269">
<td><a id="l4269" class='ln'>4269</a></td><td><span class="pp">#define</span> <a id="4269c9" class="tk">DFSDM_FLTICR_CLRSCSDF</a>          ((<a id="4269c42" class="tk">uint32_t</a>)0x0F000000)    <span class="ct">/*!&lt; CLRSCSDF[7:0] Clear the short circuit detector flag */</span></td></tr>
<tr name="4270" id="4270">
<td><a id="l4270" class='ln'>4270</a></td><td><span class="pp">#define</span> <a id="4270c9" class="tk">DFSDM_FLTICR_CLRCKABF</a>          ((<a id="4270c42" class="tk">uint32_t</a>)0x000F0000)    <span class="ct">/*!&lt; CLRCKABF[7:0] Clear the clock absence flag */</span></td></tr>
<tr name="4271" id="4271">
<td><a id="l4271" class='ln'>4271</a></td><td><span class="pp">#define</span> <a id="4271c9" class="tk">DFSDM_FLTICR_CLRROVRF</a>          ((<a id="4271c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Clear the regular conversion overrun flag */</span></td></tr>
<tr name="4272" id="4272">
<td><a id="l4272" class='ln'>4272</a></td><td><span class="pp">#define</span> <a id="4272c9" class="tk">DFSDM_FLTICR_CLRJOVRF</a>          ((<a id="4272c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Clear the injected conversion overrun flag */</span></td></tr>
<tr name="4273" id="4273">
<td><a id="l4273" class='ln'>4273</a></td><td></td></tr>
<tr name="4274" id="4274">
<td><a id="l4274" class='ln'>4274</a></td><td>  <span class="ct">/****************  Bit definition for DFSDM_FLTJCHGR register ******************/</span></td></tr>
<tr name="4275" id="4275">
<td><a id="l4275" class='ln'>4275</a></td><td><span class="pp">#define</span> <a id="4275c9" class="tk">DFSDM_FLTJCHGR_JCHG</a>            ((<a id="4275c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt; JCHG[7:0] Injected channel group selection */</span></td></tr>
<tr name="4276" id="4276">
<td><a id="l4276" class='ln'>4276</a></td><td></td></tr>
<tr name="4277" id="4277">
<td><a id="l4277" class='ln'>4277</a></td><td>  <span class="ct">/*****************  Bit definition for DFSDM_FLTFCR register *******************/</span></td></tr>
<tr name="4278" id="4278">
<td><a id="l4278" class='ln'>4278</a></td><td><span class="pp">#define</span> <a id="4278c9" class="tk">DFSDM_FLTFCR_FORD</a>              ((<a id="4278c42" class="tk">uint32_t</a>)0xE0000000)    <span class="ct">/*!&lt; FORD[2:0] Sinc filter order */</span></td></tr>
<tr name="4279" id="4279">
<td><a id="l4279" class='ln'>4279</a></td><td><span class="pp">#define</span> <a id="4279c9" class="tk">DFSDM_FLTFCR_FORD_2</a>            ((<a id="4279c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt; Sinc filter order, Bit 2 */</span></td></tr>
<tr name="4280" id="4280">
<td><a id="l4280" class='ln'>4280</a></td><td><span class="pp">#define</span> <a id="4280c9" class="tk">DFSDM_FLTFCR_FORD_1</a>            ((<a id="4280c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt; Sinc filter order, Bit 1 */</span></td></tr>
<tr name="4281" id="4281">
<td><a id="l4281" class='ln'>4281</a></td><td><span class="pp">#define</span> <a id="4281c9" class="tk">DFSDM_FLTFCR_FORD_0</a>            ((<a id="4281c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt; Sinc filter order, Bit 0 */</span></td></tr>
<tr name="4282" id="4282">
<td><a id="l4282" class='ln'>4282</a></td><td><span class="pp">#define</span> <a id="4282c9" class="tk">DFSDM_FLTFCR_FOSR</a>              ((<a id="4282c42" class="tk">uint32_t</a>)0x03FF0000)    <span class="ct">/*!&lt; FOSR[9:0] Sinc filter oversampling ratio (decimation rate) */</span></td></tr>
<tr name="4283" id="4283">
<td><a id="l4283" class='ln'>4283</a></td><td><span class="pp">#define</span> <a id="4283c9" class="tk">DFSDM_FLTFCR_IOSR</a>              ((<a id="4283c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt; IOSR[7:0] Integrator oversampling ratio (averaging length) */</span></td></tr>
<tr name="4284" id="4284">
<td><a id="l4284" class='ln'>4284</a></td><td></td></tr>
<tr name="4285" id="4285">
<td><a id="l4285" class='ln'>4285</a></td><td>  <span class="ct">/***************  Bit definition for DFSDM_FLTJDATAR register *****************/</span></td></tr>
<tr name="4286" id="4286">
<td><a id="l4286" class='ln'>4286</a></td><td><span class="pp">#define</span> <a id="4286c9" class="tk">DFSDM_FLTJDATAR_JDATA</a>          ((<a id="4286c42" class="tk">uint32_t</a>)0xFFFFFF00)    <span class="ct">/*!&lt; JDATA[23:0] Injected group conversion data */</span></td></tr>
<tr name="4287" id="4287">
<td><a id="l4287" class='ln'>4287</a></td><td><span class="pp">#define</span> <a id="4287c9" class="tk">DFSDM_FLTJDATAR_JDATACH</a>        ((<a id="4287c42" class="tk">uint32_t</a>)0x00000007)    <span class="ct">/*!&lt; JDATACH[2:0] Injected channel most recently converted */</span></td></tr>
<tr name="4288" id="4288">
<td><a id="l4288" class='ln'>4288</a></td><td></td></tr>
<tr name="4289" id="4289">
<td><a id="l4289" class='ln'>4289</a></td><td>  <span class="ct">/***************  Bit definition for DFSDM_FLTRDATAR register *****************/</span></td></tr>
<tr name="4290" id="4290">
<td><a id="l4290" class='ln'>4290</a></td><td><span class="pp">#define</span> <a id="4290c9" class="tk">DFSDM_FLTRDATAR_RDATA</a>          ((<a id="4290c42" class="tk">uint32_t</a>)0xFFFFFF00)    <span class="ct">/*!&lt; RDATA[23:0] Regular channel conversion data */</span></td></tr>
<tr name="4291" id="4291">
<td><a id="l4291" class='ln'>4291</a></td><td><span class="pp">#define</span> <a id="4291c9" class="tk">DFSDM_FLTRDATAR_RPEND</a>          ((<a id="4291c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; RPEND Regular channel pending data */</span></td></tr>
<tr name="4292" id="4292">
<td><a id="l4292" class='ln'>4292</a></td><td><span class="pp">#define</span> <a id="4292c9" class="tk">DFSDM_FLTRDATAR_RDATACH</a>        ((<a id="4292c42" class="tk">uint32_t</a>)0x00000007)    <span class="ct">/*!&lt; RDATACH[2:0] Regular channel most recently converted */</span></td></tr>
<tr name="4293" id="4293">
<td><a id="l4293" class='ln'>4293</a></td><td></td></tr>
<tr name="4294" id="4294">
<td><a id="l4294" class='ln'>4294</a></td><td>  <span class="ct">/***************  Bit definition for DFSDM_FLTAWHTR register ******************/</span></td></tr>
<tr name="4295" id="4295">
<td><a id="l4295" class='ln'>4295</a></td><td><span class="pp">#define</span> <a id="4295c9" class="tk">DFSDM_FLTAWHTR_AWHT</a>            ((<a id="4295c42" class="tk">uint32_t</a>)0xFFFFFF00)    <span class="ct">/*!&lt; AWHT[23:0] Analog watchdog high threshold */</span></td></tr>
<tr name="4296" id="4296">
<td><a id="l4296" class='ln'>4296</a></td><td><span class="pp">#define</span> <a id="4296c9" class="tk">DFSDM_FLTAWHTR_BKAWH</a>           ((<a id="4296c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt; BKAWH[3:0] Break signal assignment to analog watchdog high threshold event */</span></td></tr>
<tr name="4297" id="4297">
<td><a id="l4297" class='ln'>4297</a></td><td></td></tr>
<tr name="4298" id="4298">
<td><a id="l4298" class='ln'>4298</a></td><td>  <span class="ct">/***************  Bit definition for DFSDM_FLTAWLTR register ******************/</span></td></tr>
<tr name="4299" id="4299">
<td><a id="l4299" class='ln'>4299</a></td><td><span class="pp">#define</span> <a id="4299c9" class="tk">DFSDM_FLTAWLTR_AWLT</a>            ((<a id="4299c42" class="tk">uint32_t</a>)0xFFFFFF00)    <span class="ct">/*!&lt; AWLT[23:0] Analog watchdog low threshold */</span></td></tr>
<tr name="4300" id="4300">
<td><a id="l4300" class='ln'>4300</a></td><td><span class="pp">#define</span> <a id="4300c9" class="tk">DFSDM_FLTAWLTR_BKAWL</a>           ((<a id="4300c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt; BKAWL[3:0] Break signal assignment to analog watchdog low threshold event */</span></td></tr>
<tr name="4301" id="4301">
<td><a id="l4301" class='ln'>4301</a></td><td></td></tr>
<tr name="4302" id="4302">
<td><a id="l4302" class='ln'>4302</a></td><td>  <span class="ct">/***************  Bit definition for DFSDM_FLTAWSR register *******************/</span></td></tr>
<tr name="4303" id="4303">
<td><a id="l4303" class='ln'>4303</a></td><td><span class="pp">#define</span> <a id="4303c9" class="tk">DFSDM_FLTAWSR_AWHTF</a>            ((<a id="4303c42" class="tk">uint32_t</a>)0x00000F00)    <span class="ct">/*!&lt; AWHTF[15:8] Analog watchdog high threshold error on given channels */</span></td></tr>
<tr name="4304" id="4304">
<td><a id="l4304" class='ln'>4304</a></td><td><span class="pp">#define</span> <a id="4304c9" class="tk">DFSDM_FLTAWSR_AWLTF</a>            ((<a id="4304c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt; AWLTF[7:0] Analog watchdog low threshold error on given channels */</span></td></tr>
<tr name="4305" id="4305">
<td><a id="l4305" class='ln'>4305</a></td><td></td></tr>
<tr name="4306" id="4306">
<td><a id="l4306" class='ln'>4306</a></td><td>  <span class="ct">/***************  Bit definition for DFSDM_FLTAWCFR register ******************/</span></td></tr>
<tr name="4307" id="4307">
<td><a id="l4307" class='ln'>4307</a></td><td><span class="pp">#define</span> <a id="4307c9" class="tk">DFSDM_FLTAWCFR_CLRAWHTF</a>        ((<a id="4307c42" class="tk">uint32_t</a>)0x00000F00)    <span class="ct">/*!&lt; CLRAWHTF[15:8] Clear the Analog watchdog high threshold flag */</span></td></tr>
<tr name="4308" id="4308">
<td><a id="l4308" class='ln'>4308</a></td><td><span class="pp">#define</span> <a id="4308c9" class="tk">DFSDM_FLTAWCFR_CLRAWLTF</a>        ((<a id="4308c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt; CLRAWLTF[7:0] Clear the Analog watchdog low threshold flag */</span></td></tr>
<tr name="4309" id="4309">
<td><a id="l4309" class='ln'>4309</a></td><td></td></tr>
<tr name="4310" id="4310">
<td><a id="l4310" class='ln'>4310</a></td><td>  <span class="ct">/***************  Bit definition for DFSDM_FLTEXMAX register ******************/</span></td></tr>
<tr name="4311" id="4311">
<td><a id="l4311" class='ln'>4311</a></td><td><span class="pp">#define</span> <a id="4311c9" class="tk">DFSDM_FLTEXMAX_EXMAX</a>           ((<a id="4311c42" class="tk">uint32_t</a>)0xFFFFFF00)    <span class="ct">/*!&lt; EXMAX[23:0] Extreme detector maximum value */</span></td></tr>
<tr name="4312" id="4312">
<td><a id="l4312" class='ln'>4312</a></td><td><span class="pp">#define</span> <a id="4312c9" class="tk">DFSDM_FLTEXMAX_EXMAXCH</a>         ((<a id="4312c42" class="tk">uint32_t</a>)0x00000007)    <span class="ct">/*!&lt; EXMAXCH[2:0] Extreme detector maximum data channel */</span></td></tr>
<tr name="4313" id="4313">
<td><a id="l4313" class='ln'>4313</a></td><td></td></tr>
<tr name="4314" id="4314">
<td><a id="l4314" class='ln'>4314</a></td><td>  <span class="ct">/***************  Bit definition for DFSDM_FLTEXMIN register ******************/</span></td></tr>
<tr name="4315" id="4315">
<td><a id="l4315" class='ln'>4315</a></td><td><span class="pp">#define</span> <a id="4315c9" class="tk">DFSDM_FLTEXMIN_EXMIN</a>           ((<a id="4315c42" class="tk">uint32_t</a>)0xFFFFFF00)    <span class="ct">/*!&lt; EXMIN[23:0] Extreme detector minimum value */</span></td></tr>
<tr name="4316" id="4316">
<td><a id="l4316" class='ln'>4316</a></td><td><span class="pp">#define</span> <a id="4316c9" class="tk">DFSDM_FLTEXMIN_EXMINCH</a>         ((<a id="4316c42" class="tk">uint32_t</a>)0x00000007)    <span class="ct">/*!&lt; EXMINCH[2:0] Extreme detector minimum data channel */</span></td></tr>
<tr name="4317" id="4317">
<td><a id="l4317" class='ln'>4317</a></td><td></td></tr>
<tr name="4318" id="4318">
<td><a id="l4318" class='ln'>4318</a></td><td>  <span class="ct">/***************  Bit definition for DFSDM_FLTCNVTIMR register ****************/</span></td></tr>
<tr name="4319" id="4319">
<td><a id="l4319" class='ln'>4319</a></td><td><span class="pp">#define</span> <a id="4319c9" class="tk">DFSDM_FLTCNVTIMR_CNVCNT</a>        ((<a id="4319c42" class="tk">uint32_t</a>)0xFFFFFFF0)    <span class="ct">/*!&lt; CNVCNT[27:0]: 28-bit timer counting conversion time */</span></td></tr>
<tr name="4320" id="4320">
<td><a id="l4320" class='ln'>4320</a></td><td></td></tr>
<tr name="4321" id="4321">
<td><a id="l4321" class='ln'>4321</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="4322" id="4322">
<td><a id="l4322" class='ln'>4322</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="4323" id="4323">
<td><a id="l4323" class='ln'>4323</a></td><td>  <span class="ct">/*                             DMA Controller                                 */</span></td></tr>
<tr name="4324" id="4324">
<td><a id="l4324" class='ln'>4324</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="4325" id="4325">
<td><a id="l4325" class='ln'>4325</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="4326" id="4326">
<td><a id="l4326" class='ln'>4326</a></td><td>  <span class="ct">/********************  Bits definition for DMA_SxCR register  *****************/</span></td></tr>
<tr name="4327" id="4327">
<td><a id="l4327" class='ln'>4327</a></td><td><span class="pp">#define</span> <a id="4327c9" class="tk">DMA_SxCR_CHSEL</a>                 ((<a id="4327c42" class="tk">uint32_t</a>)0x0E000000)</td></tr>
<tr name="4328" id="4328">
<td><a id="l4328" class='ln'>4328</a></td><td><span class="pp">#define</span> <a id="4328c9" class="tk">DMA_SxCR_CHSEL_0</a>               ((<a id="4328c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="4329" id="4329">
<td><a id="l4329" class='ln'>4329</a></td><td><span class="pp">#define</span> <a id="4329c9" class="tk">DMA_SxCR_CHSEL_1</a>               ((<a id="4329c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="4330" id="4330">
<td><a id="l4330" class='ln'>4330</a></td><td><span class="pp">#define</span> <a id="4330c9" class="tk">DMA_SxCR_CHSEL_2</a>               ((<a id="4330c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="4331" id="4331">
<td><a id="l4331" class='ln'>4331</a></td><td><span class="pp">#define</span> <a id="4331c9" class="tk">DMA_SxCR_MBURST</a>                ((<a id="4331c42" class="tk">uint32_t</a>)0x01800000)</td></tr>
<tr name="4332" id="4332">
<td><a id="l4332" class='ln'>4332</a></td><td><span class="pp">#define</span> <a id="4332c9" class="tk">DMA_SxCR_MBURST_0</a>              ((<a id="4332c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="4333" id="4333">
<td><a id="l4333" class='ln'>4333</a></td><td><span class="pp">#define</span> <a id="4333c9" class="tk">DMA_SxCR_MBURST_1</a>              ((<a id="4333c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="4334" id="4334">
<td><a id="l4334" class='ln'>4334</a></td><td><span class="pp">#define</span> <a id="4334c9" class="tk">DMA_SxCR_PBURST</a>                ((<a id="4334c42" class="tk">uint32_t</a>)0x00600000)</td></tr>
<tr name="4335" id="4335">
<td><a id="l4335" class='ln'>4335</a></td><td><span class="pp">#define</span> <a id="4335c9" class="tk">DMA_SxCR_PBURST_0</a>              ((<a id="4335c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="4336" id="4336">
<td><a id="l4336" class='ln'>4336</a></td><td><span class="pp">#define</span> <a id="4336c9" class="tk">DMA_SxCR_PBURST_1</a>              ((<a id="4336c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="4337" id="4337">
<td><a id="l4337" class='ln'>4337</a></td><td><span class="pp">#define</span> <a id="4337c9" class="tk">DMA_SxCR_ACK</a>                   ((<a id="4337c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="4338" id="4338">
<td><a id="l4338" class='ln'>4338</a></td><td><span class="pp">#define</span> <a id="4338c9" class="tk">DMA_SxCR_CT</a>                    ((<a id="4338c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="4339" id="4339">
<td><a id="l4339" class='ln'>4339</a></td><td><span class="pp">#define</span> <a id="4339c9" class="tk">DMA_SxCR_DBM</a>                   ((<a id="4339c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="4340" id="4340">
<td><a id="l4340" class='ln'>4340</a></td><td><span class="pp">#define</span> <a id="4340c9" class="tk">DMA_SxCR_PL</a>                    ((<a id="4340c42" class="tk">uint32_t</a>)0x00030000)</td></tr>
<tr name="4341" id="4341">
<td><a id="l4341" class='ln'>4341</a></td><td><span class="pp">#define</span> <a id="4341c9" class="tk">DMA_SxCR_PL_0</a>                  ((<a id="4341c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="4342" id="4342">
<td><a id="l4342" class='ln'>4342</a></td><td><span class="pp">#define</span> <a id="4342c9" class="tk">DMA_SxCR_PL_1</a>                  ((<a id="4342c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="4343" id="4343">
<td><a id="l4343" class='ln'>4343</a></td><td><span class="pp">#define</span> <a id="4343c9" class="tk">DMA_SxCR_PINCOS</a>                ((<a id="4343c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="4344" id="4344">
<td><a id="l4344" class='ln'>4344</a></td><td><span class="pp">#define</span> <a id="4344c9" class="tk">DMA_SxCR_MSIZE</a>                 ((<a id="4344c42" class="tk">uint32_t</a>)0x00006000)</td></tr>
<tr name="4345" id="4345">
<td><a id="l4345" class='ln'>4345</a></td><td><span class="pp">#define</span> <a id="4345c9" class="tk">DMA_SxCR_MSIZE_0</a>               ((<a id="4345c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="4346" id="4346">
<td><a id="l4346" class='ln'>4346</a></td><td><span class="pp">#define</span> <a id="4346c9" class="tk">DMA_SxCR_MSIZE_1</a>               ((<a id="4346c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="4347" id="4347">
<td><a id="l4347" class='ln'>4347</a></td><td><span class="pp">#define</span> <a id="4347c9" class="tk">DMA_SxCR_PSIZE</a>                 ((<a id="4347c42" class="tk">uint32_t</a>)0x00001800)</td></tr>
<tr name="4348" id="4348">
<td><a id="l4348" class='ln'>4348</a></td><td><span class="pp">#define</span> <a id="4348c9" class="tk">DMA_SxCR_PSIZE_0</a>               ((<a id="4348c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="4349" id="4349">
<td><a id="l4349" class='ln'>4349</a></td><td><span class="pp">#define</span> <a id="4349c9" class="tk">DMA_SxCR_PSIZE_1</a>               ((<a id="4349c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="4350" id="4350">
<td><a id="l4350" class='ln'>4350</a></td><td><span class="pp">#define</span> <a id="4350c9" class="tk">DMA_SxCR_MINC</a>                  ((<a id="4350c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="4351" id="4351">
<td><a id="l4351" class='ln'>4351</a></td><td><span class="pp">#define</span> <a id="4351c9" class="tk">DMA_SxCR_PINC</a>                  ((<a id="4351c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="4352" id="4352">
<td><a id="l4352" class='ln'>4352</a></td><td><span class="pp">#define</span> <a id="4352c9" class="tk">DMA_SxCR_CIRC</a>                  ((<a id="4352c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="4353" id="4353">
<td><a id="l4353" class='ln'>4353</a></td><td><span class="pp">#define</span> <a id="4353c9" class="tk">DMA_SxCR_DIR</a>                   ((<a id="4353c42" class="tk">uint32_t</a>)0x000000C0)</td></tr>
<tr name="4354" id="4354">
<td><a id="l4354" class='ln'>4354</a></td><td><span class="pp">#define</span> <a id="4354c9" class="tk">DMA_SxCR_DIR_0</a>                 ((<a id="4354c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="4355" id="4355">
<td><a id="l4355" class='ln'>4355</a></td><td><span class="pp">#define</span> <a id="4355c9" class="tk">DMA_SxCR_DIR_1</a>                 ((<a id="4355c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="4356" id="4356">
<td><a id="l4356" class='ln'>4356</a></td><td><span class="pp">#define</span> <a id="4356c9" class="tk">DMA_SxCR_PFCTRL</a>                ((<a id="4356c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="4357" id="4357">
<td><a id="l4357" class='ln'>4357</a></td><td><span class="pp">#define</span> <a id="4357c9" class="tk">DMA_SxCR_TCIE</a>                  ((<a id="4357c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="4358" id="4358">
<td><a id="l4358" class='ln'>4358</a></td><td><span class="pp">#define</span> <a id="4358c9" class="tk">DMA_SxCR_HTIE</a>                  ((<a id="4358c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="4359" id="4359">
<td><a id="l4359" class='ln'>4359</a></td><td><span class="pp">#define</span> <a id="4359c9" class="tk">DMA_SxCR_TEIE</a>                  ((<a id="4359c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="4360" id="4360">
<td><a id="l4360" class='ln'>4360</a></td><td><span class="pp">#define</span> <a id="4360c9" class="tk">DMA_SxCR_DMEIE</a>                 ((<a id="4360c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="4361" id="4361">
<td><a id="l4361" class='ln'>4361</a></td><td><span class="pp">#define</span> <a id="4361c9" class="tk">DMA_SxCR_EN</a>                    ((<a id="4361c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="4362" id="4362">
<td><a id="l4362" class='ln'>4362</a></td><td></td></tr>
<tr name="4363" id="4363">
<td><a id="l4363" class='ln'>4363</a></td><td>  <span class="ct">/********************  Bits definition for DMA_SxCNDTR register  **************/</span></td></tr>
<tr name="4364" id="4364">
<td><a id="l4364" class='ln'>4364</a></td><td><span class="pp">#define</span> <a id="4364c9" class="tk">DMA_SxNDT</a>                      ((<a id="4364c42" class="tk">uint32_t</a>)0x0000FFFF)</td></tr>
<tr name="4365" id="4365">
<td><a id="l4365" class='ln'>4365</a></td><td><span class="pp">#define</span> <a id="4365c9" class="tk">DMA_SxNDT_0</a>                    ((<a id="4365c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="4366" id="4366">
<td><a id="l4366" class='ln'>4366</a></td><td><span class="pp">#define</span> <a id="4366c9" class="tk">DMA_SxNDT_1</a>                    ((<a id="4366c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="4367" id="4367">
<td><a id="l4367" class='ln'>4367</a></td><td><span class="pp">#define</span> <a id="4367c9" class="tk">DMA_SxNDT_2</a>                    ((<a id="4367c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="4368" id="4368">
<td><a id="l4368" class='ln'>4368</a></td><td><span class="pp">#define</span> <a id="4368c9" class="tk">DMA_SxNDT_3</a>                    ((<a id="4368c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="4369" id="4369">
<td><a id="l4369" class='ln'>4369</a></td><td><span class="pp">#define</span> <a id="4369c9" class="tk">DMA_SxNDT_4</a>                    ((<a id="4369c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="4370" id="4370">
<td><a id="l4370" class='ln'>4370</a></td><td><span class="pp">#define</span> <a id="4370c9" class="tk">DMA_SxNDT_5</a>                    ((<a id="4370c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="4371" id="4371">
<td><a id="l4371" class='ln'>4371</a></td><td><span class="pp">#define</span> <a id="4371c9" class="tk">DMA_SxNDT_6</a>                    ((<a id="4371c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="4372" id="4372">
<td><a id="l4372" class='ln'>4372</a></td><td><span class="pp">#define</span> <a id="4372c9" class="tk">DMA_SxNDT_7</a>                    ((<a id="4372c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="4373" id="4373">
<td><a id="l4373" class='ln'>4373</a></td><td><span class="pp">#define</span> <a id="4373c9" class="tk">DMA_SxNDT_8</a>                    ((<a id="4373c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="4374" id="4374">
<td><a id="l4374" class='ln'>4374</a></td><td><span class="pp">#define</span> <a id="4374c9" class="tk">DMA_SxNDT_9</a>                    ((<a id="4374c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="4375" id="4375">
<td><a id="l4375" class='ln'>4375</a></td><td><span class="pp">#define</span> <a id="4375c9" class="tk">DMA_SxNDT_10</a>                   ((<a id="4375c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="4376" id="4376">
<td><a id="l4376" class='ln'>4376</a></td><td><span class="pp">#define</span> <a id="4376c9" class="tk">DMA_SxNDT_11</a>                   ((<a id="4376c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="4377" id="4377">
<td><a id="l4377" class='ln'>4377</a></td><td><span class="pp">#define</span> <a id="4377c9" class="tk">DMA_SxNDT_12</a>                   ((<a id="4377c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="4378" id="4378">
<td><a id="l4378" class='ln'>4378</a></td><td><span class="pp">#define</span> <a id="4378c9" class="tk">DMA_SxNDT_13</a>                   ((<a id="4378c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="4379" id="4379">
<td><a id="l4379" class='ln'>4379</a></td><td><span class="pp">#define</span> <a id="4379c9" class="tk">DMA_SxNDT_14</a>                   ((<a id="4379c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="4380" id="4380">
<td><a id="l4380" class='ln'>4380</a></td><td><span class="pp">#define</span> <a id="4380c9" class="tk">DMA_SxNDT_15</a>                   ((<a id="4380c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="4381" id="4381">
<td><a id="l4381" class='ln'>4381</a></td><td></td></tr>
<tr name="4382" id="4382">
<td><a id="l4382" class='ln'>4382</a></td><td>  <span class="ct">/********************  Bits definition for DMA_SxFCR register  ****************/</span></td></tr>
<tr name="4383" id="4383">
<td><a id="l4383" class='ln'>4383</a></td><td><span class="pp">#define</span> <a id="4383c9" class="tk">DMA_SxFCR_FEIE</a>                 ((<a id="4383c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="4384" id="4384">
<td><a id="l4384" class='ln'>4384</a></td><td><span class="pp">#define</span> <a id="4384c9" class="tk">DMA_SxFCR_FS</a>                   ((<a id="4384c42" class="tk">uint32_t</a>)0x00000038)</td></tr>
<tr name="4385" id="4385">
<td><a id="l4385" class='ln'>4385</a></td><td><span class="pp">#define</span> <a id="4385c9" class="tk">DMA_SxFCR_FS_0</a>                 ((<a id="4385c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="4386" id="4386">
<td><a id="l4386" class='ln'>4386</a></td><td><span class="pp">#define</span> <a id="4386c9" class="tk">DMA_SxFCR_FS_1</a>                 ((<a id="4386c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="4387" id="4387">
<td><a id="l4387" class='ln'>4387</a></td><td><span class="pp">#define</span> <a id="4387c9" class="tk">DMA_SxFCR_FS_2</a>                 ((<a id="4387c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="4388" id="4388">
<td><a id="l4388" class='ln'>4388</a></td><td><span class="pp">#define</span> <a id="4388c9" class="tk">DMA_SxFCR_DMDIS</a>                ((<a id="4388c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="4389" id="4389">
<td><a id="l4389" class='ln'>4389</a></td><td><span class="pp">#define</span> <a id="4389c9" class="tk">DMA_SxFCR_FTH</a>                  ((<a id="4389c42" class="tk">uint32_t</a>)0x00000003)</td></tr>
<tr name="4390" id="4390">
<td><a id="l4390" class='ln'>4390</a></td><td><span class="pp">#define</span> <a id="4390c9" class="tk">DMA_SxFCR_FTH_0</a>                ((<a id="4390c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="4391" id="4391">
<td><a id="l4391" class='ln'>4391</a></td><td><span class="pp">#define</span> <a id="4391c9" class="tk">DMA_SxFCR_FTH_1</a>                ((<a id="4391c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="4392" id="4392">
<td><a id="l4392" class='ln'>4392</a></td><td></td></tr>
<tr name="4393" id="4393">
<td><a id="l4393" class='ln'>4393</a></td><td>  <span class="ct">/********************  Bits definition for DMA_LISR register  *****************/</span></td></tr>
<tr name="4394" id="4394">
<td><a id="l4394" class='ln'>4394</a></td><td><span class="pp">#define</span> <a id="4394c9" class="tk">DMA_LISR_TCIF3</a>                 ((<a id="4394c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="4395" id="4395">
<td><a id="l4395" class='ln'>4395</a></td><td><span class="pp">#define</span> <a id="4395c9" class="tk">DMA_LISR_HTIF3</a>                 ((<a id="4395c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="4396" id="4396">
<td><a id="l4396" class='ln'>4396</a></td><td><span class="pp">#define</span> <a id="4396c9" class="tk">DMA_LISR_TEIF3</a>                 ((<a id="4396c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="4397" id="4397">
<td><a id="l4397" class='ln'>4397</a></td><td><span class="pp">#define</span> <a id="4397c9" class="tk">DMA_LISR_DMEIF3</a>                ((<a id="4397c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="4398" id="4398">
<td><a id="l4398" class='ln'>4398</a></td><td><span class="pp">#define</span> <a id="4398c9" class="tk">DMA_LISR_FEIF3</a>                 ((<a id="4398c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="4399" id="4399">
<td><a id="l4399" class='ln'>4399</a></td><td><span class="pp">#define</span> <a id="4399c9" class="tk">DMA_LISR_TCIF2</a>                 ((<a id="4399c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="4400" id="4400">
<td><a id="l4400" class='ln'>4400</a></td><td><span class="pp">#define</span> <a id="4400c9" class="tk">DMA_LISR_HTIF2</a>                 ((<a id="4400c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="4401" id="4401">
<td><a id="l4401" class='ln'>4401</a></td><td><span class="pp">#define</span> <a id="4401c9" class="tk">DMA_LISR_TEIF2</a>                 ((<a id="4401c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="4402" id="4402">
<td><a id="l4402" class='ln'>4402</a></td><td><span class="pp">#define</span> <a id="4402c9" class="tk">DMA_LISR_DMEIF2</a>                ((<a id="4402c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="4403" id="4403">
<td><a id="l4403" class='ln'>4403</a></td><td><span class="pp">#define</span> <a id="4403c9" class="tk">DMA_LISR_FEIF2</a>                 ((<a id="4403c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="4404" id="4404">
<td><a id="l4404" class='ln'>4404</a></td><td><span class="pp">#define</span> <a id="4404c9" class="tk">DMA_LISR_TCIF1</a>                 ((<a id="4404c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="4405" id="4405">
<td><a id="l4405" class='ln'>4405</a></td><td><span class="pp">#define</span> <a id="4405c9" class="tk">DMA_LISR_HTIF1</a>                 ((<a id="4405c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="4406" id="4406">
<td><a id="l4406" class='ln'>4406</a></td><td><span class="pp">#define</span> <a id="4406c9" class="tk">DMA_LISR_TEIF1</a>                 ((<a id="4406c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="4407" id="4407">
<td><a id="l4407" class='ln'>4407</a></td><td><span class="pp">#define</span> <a id="4407c9" class="tk">DMA_LISR_DMEIF1</a>                ((<a id="4407c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="4408" id="4408">
<td><a id="l4408" class='ln'>4408</a></td><td><span class="pp">#define</span> <a id="4408c9" class="tk">DMA_LISR_FEIF1</a>                 ((<a id="4408c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="4409" id="4409">
<td><a id="l4409" class='ln'>4409</a></td><td><span class="pp">#define</span> <a id="4409c9" class="tk">DMA_LISR_TCIF0</a>                 ((<a id="4409c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="4410" id="4410">
<td><a id="l4410" class='ln'>4410</a></td><td><span class="pp">#define</span> <a id="4410c9" class="tk">DMA_LISR_HTIF0</a>                 ((<a id="4410c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="4411" id="4411">
<td><a id="l4411" class='ln'>4411</a></td><td><span class="pp">#define</span> <a id="4411c9" class="tk">DMA_LISR_TEIF0</a>                 ((<a id="4411c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="4412" id="4412">
<td><a id="l4412" class='ln'>4412</a></td><td><span class="pp">#define</span> <a id="4412c9" class="tk">DMA_LISR_DMEIF0</a>                ((<a id="4412c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="4413" id="4413">
<td><a id="l4413" class='ln'>4413</a></td><td><span class="pp">#define</span> <a id="4413c9" class="tk">DMA_LISR_FEIF0</a>                 ((<a id="4413c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="4414" id="4414">
<td><a id="l4414" class='ln'>4414</a></td><td></td></tr>
<tr name="4415" id="4415">
<td><a id="l4415" class='ln'>4415</a></td><td>  <span class="ct">/********************  Bits definition for DMA_HISR register  *****************/</span></td></tr>
<tr name="4416" id="4416">
<td><a id="l4416" class='ln'>4416</a></td><td><span class="pp">#define</span> <a id="4416c9" class="tk">DMA_HISR_TCIF7</a>                 ((<a id="4416c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="4417" id="4417">
<td><a id="l4417" class='ln'>4417</a></td><td><span class="pp">#define</span> <a id="4417c9" class="tk">DMA_HISR_HTIF7</a>                 ((<a id="4417c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="4418" id="4418">
<td><a id="l4418" class='ln'>4418</a></td><td><span class="pp">#define</span> <a id="4418c9" class="tk">DMA_HISR_TEIF7</a>                 ((<a id="4418c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="4419" id="4419">
<td><a id="l4419" class='ln'>4419</a></td><td><span class="pp">#define</span> <a id="4419c9" class="tk">DMA_HISR_DMEIF7</a>                ((<a id="4419c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="4420" id="4420">
<td><a id="l4420" class='ln'>4420</a></td><td><span class="pp">#define</span> <a id="4420c9" class="tk">DMA_HISR_FEIF7</a>                 ((<a id="4420c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="4421" id="4421">
<td><a id="l4421" class='ln'>4421</a></td><td><span class="pp">#define</span> <a id="4421c9" class="tk">DMA_HISR_TCIF6</a>                 ((<a id="4421c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="4422" id="4422">
<td><a id="l4422" class='ln'>4422</a></td><td><span class="pp">#define</span> <a id="4422c9" class="tk">DMA_HISR_HTIF6</a>                 ((<a id="4422c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="4423" id="4423">
<td><a id="l4423" class='ln'>4423</a></td><td><span class="pp">#define</span> <a id="4423c9" class="tk">DMA_HISR_TEIF6</a>                 ((<a id="4423c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="4424" id="4424">
<td><a id="l4424" class='ln'>4424</a></td><td><span class="pp">#define</span> <a id="4424c9" class="tk">DMA_HISR_DMEIF6</a>                ((<a id="4424c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="4425" id="4425">
<td><a id="l4425" class='ln'>4425</a></td><td><span class="pp">#define</span> <a id="4425c9" class="tk">DMA_HISR_FEIF6</a>                 ((<a id="4425c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="4426" id="4426">
<td><a id="l4426" class='ln'>4426</a></td><td><span class="pp">#define</span> <a id="4426c9" class="tk">DMA_HISR_TCIF5</a>                 ((<a id="4426c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="4427" id="4427">
<td><a id="l4427" class='ln'>4427</a></td><td><span class="pp">#define</span> <a id="4427c9" class="tk">DMA_HISR_HTIF5</a>                 ((<a id="4427c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="4428" id="4428">
<td><a id="l4428" class='ln'>4428</a></td><td><span class="pp">#define</span> <a id="4428c9" class="tk">DMA_HISR_TEIF5</a>                 ((<a id="4428c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="4429" id="4429">
<td><a id="l4429" class='ln'>4429</a></td><td><span class="pp">#define</span> <a id="4429c9" class="tk">DMA_HISR_DMEIF5</a>                ((<a id="4429c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="4430" id="4430">
<td><a id="l4430" class='ln'>4430</a></td><td><span class="pp">#define</span> <a id="4430c9" class="tk">DMA_HISR_FEIF5</a>                 ((<a id="4430c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="4431" id="4431">
<td><a id="l4431" class='ln'>4431</a></td><td><span class="pp">#define</span> <a id="4431c9" class="tk">DMA_HISR_TCIF4</a>                 ((<a id="4431c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="4432" id="4432">
<td><a id="l4432" class='ln'>4432</a></td><td><span class="pp">#define</span> <a id="4432c9" class="tk">DMA_HISR_HTIF4</a>                 ((<a id="4432c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="4433" id="4433">
<td><a id="l4433" class='ln'>4433</a></td><td><span class="pp">#define</span> <a id="4433c9" class="tk">DMA_HISR_TEIF4</a>                 ((<a id="4433c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="4434" id="4434">
<td><a id="l4434" class='ln'>4434</a></td><td><span class="pp">#define</span> <a id="4434c9" class="tk">DMA_HISR_DMEIF4</a>                ((<a id="4434c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="4435" id="4435">
<td><a id="l4435" class='ln'>4435</a></td><td><span class="pp">#define</span> <a id="4435c9" class="tk">DMA_HISR_FEIF4</a>                 ((<a id="4435c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="4436" id="4436">
<td><a id="l4436" class='ln'>4436</a></td><td></td></tr>
<tr name="4437" id="4437">
<td><a id="l4437" class='ln'>4437</a></td><td>  <span class="ct">/********************  Bits definition for DMA_LIFCR register  ****************/</span></td></tr>
<tr name="4438" id="4438">
<td><a id="l4438" class='ln'>4438</a></td><td><span class="pp">#define</span> <a id="4438c9" class="tk">DMA_LIFCR_CTCIF3</a>               ((<a id="4438c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="4439" id="4439">
<td><a id="l4439" class='ln'>4439</a></td><td><span class="pp">#define</span> <a id="4439c9" class="tk">DMA_LIFCR_CHTIF3</a>               ((<a id="4439c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="4440" id="4440">
<td><a id="l4440" class='ln'>4440</a></td><td><span class="pp">#define</span> <a id="4440c9" class="tk">DMA_LIFCR_CTEIF3</a>               ((<a id="4440c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="4441" id="4441">
<td><a id="l4441" class='ln'>4441</a></td><td><span class="pp">#define</span> <a id="4441c9" class="tk">DMA_LIFCR_CDMEIF3</a>              ((<a id="4441c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="4442" id="4442">
<td><a id="l4442" class='ln'>4442</a></td><td><span class="pp">#define</span> <a id="4442c9" class="tk">DMA_LIFCR_CFEIF3</a>               ((<a id="4442c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="4443" id="4443">
<td><a id="l4443" class='ln'>4443</a></td><td><span class="pp">#define</span> <a id="4443c9" class="tk">DMA_LIFCR_CTCIF2</a>               ((<a id="4443c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="4444" id="4444">
<td><a id="l4444" class='ln'>4444</a></td><td><span class="pp">#define</span> <a id="4444c9" class="tk">DMA_LIFCR_CHTIF2</a>               ((<a id="4444c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="4445" id="4445">
<td><a id="l4445" class='ln'>4445</a></td><td><span class="pp">#define</span> <a id="4445c9" class="tk">DMA_LIFCR_CTEIF2</a>               ((<a id="4445c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="4446" id="4446">
<td><a id="l4446" class='ln'>4446</a></td><td><span class="pp">#define</span> <a id="4446c9" class="tk">DMA_LIFCR_CDMEIF2</a>              ((<a id="4446c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="4447" id="4447">
<td><a id="l4447" class='ln'>4447</a></td><td><span class="pp">#define</span> <a id="4447c9" class="tk">DMA_LIFCR_CFEIF2</a>               ((<a id="4447c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="4448" id="4448">
<td><a id="l4448" class='ln'>4448</a></td><td><span class="pp">#define</span> <a id="4448c9" class="tk">DMA_LIFCR_CTCIF1</a>               ((<a id="4448c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="4449" id="4449">
<td><a id="l4449" class='ln'>4449</a></td><td><span class="pp">#define</span> <a id="4449c9" class="tk">DMA_LIFCR_CHTIF1</a>               ((<a id="4449c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="4450" id="4450">
<td><a id="l4450" class='ln'>4450</a></td><td><span class="pp">#define</span> <a id="4450c9" class="tk">DMA_LIFCR_CTEIF1</a>               ((<a id="4450c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="4451" id="4451">
<td><a id="l4451" class='ln'>4451</a></td><td><span class="pp">#define</span> <a id="4451c9" class="tk">DMA_LIFCR_CDMEIF1</a>              ((<a id="4451c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="4452" id="4452">
<td><a id="l4452" class='ln'>4452</a></td><td><span class="pp">#define</span> <a id="4452c9" class="tk">DMA_LIFCR_CFEIF1</a>               ((<a id="4452c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="4453" id="4453">
<td><a id="l4453" class='ln'>4453</a></td><td><span class="pp">#define</span> <a id="4453c9" class="tk">DMA_LIFCR_CTCIF0</a>               ((<a id="4453c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="4454" id="4454">
<td><a id="l4454" class='ln'>4454</a></td><td><span class="pp">#define</span> <a id="4454c9" class="tk">DMA_LIFCR_CHTIF0</a>               ((<a id="4454c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="4455" id="4455">
<td><a id="l4455" class='ln'>4455</a></td><td><span class="pp">#define</span> <a id="4455c9" class="tk">DMA_LIFCR_CTEIF0</a>               ((<a id="4455c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="4456" id="4456">
<td><a id="l4456" class='ln'>4456</a></td><td><span class="pp">#define</span> <a id="4456c9" class="tk">DMA_LIFCR_CDMEIF0</a>              ((<a id="4456c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="4457" id="4457">
<td><a id="l4457" class='ln'>4457</a></td><td><span class="pp">#define</span> <a id="4457c9" class="tk">DMA_LIFCR_CFEIF0</a>               ((<a id="4457c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="4458" id="4458">
<td><a id="l4458" class='ln'>4458</a></td><td></td></tr>
<tr name="4459" id="4459">
<td><a id="l4459" class='ln'>4459</a></td><td>  <span class="ct">/********************  Bits definition for DMA_HIFCR  register  ****************/</span></td></tr>
<tr name="4460" id="4460">
<td><a id="l4460" class='ln'>4460</a></td><td><span class="pp">#define</span> <a id="4460c9" class="tk">DMA_HIFCR_CTCIF7</a>               ((<a id="4460c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="4461" id="4461">
<td><a id="l4461" class='ln'>4461</a></td><td><span class="pp">#define</span> <a id="4461c9" class="tk">DMA_HIFCR_CHTIF7</a>               ((<a id="4461c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="4462" id="4462">
<td><a id="l4462" class='ln'>4462</a></td><td><span class="pp">#define</span> <a id="4462c9" class="tk">DMA_HIFCR_CTEIF7</a>               ((<a id="4462c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="4463" id="4463">
<td><a id="l4463" class='ln'>4463</a></td><td><span class="pp">#define</span> <a id="4463c9" class="tk">DMA_HIFCR_CDMEIF7</a>              ((<a id="4463c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="4464" id="4464">
<td><a id="l4464" class='ln'>4464</a></td><td><span class="pp">#define</span> <a id="4464c9" class="tk">DMA_HIFCR_CFEIF7</a>               ((<a id="4464c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="4465" id="4465">
<td><a id="l4465" class='ln'>4465</a></td><td><span class="pp">#define</span> <a id="4465c9" class="tk">DMA_HIFCR_CTCIF6</a>               ((<a id="4465c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="4466" id="4466">
<td><a id="l4466" class='ln'>4466</a></td><td><span class="pp">#define</span> <a id="4466c9" class="tk">DMA_HIFCR_CHTIF6</a>               ((<a id="4466c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="4467" id="4467">
<td><a id="l4467" class='ln'>4467</a></td><td><span class="pp">#define</span> <a id="4467c9" class="tk">DMA_HIFCR_CTEIF6</a>               ((<a id="4467c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="4468" id="4468">
<td><a id="l4468" class='ln'>4468</a></td><td><span class="pp">#define</span> <a id="4468c9" class="tk">DMA_HIFCR_CDMEIF6</a>              ((<a id="4468c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="4469" id="4469">
<td><a id="l4469" class='ln'>4469</a></td><td><span class="pp">#define</span> <a id="4469c9" class="tk">DMA_HIFCR_CFEIF6</a>               ((<a id="4469c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="4470" id="4470">
<td><a id="l4470" class='ln'>4470</a></td><td><span class="pp">#define</span> <a id="4470c9" class="tk">DMA_HIFCR_CTCIF5</a>               ((<a id="4470c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="4471" id="4471">
<td><a id="l4471" class='ln'>4471</a></td><td><span class="pp">#define</span> <a id="4471c9" class="tk">DMA_HIFCR_CHTIF5</a>               ((<a id="4471c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="4472" id="4472">
<td><a id="l4472" class='ln'>4472</a></td><td><span class="pp">#define</span> <a id="4472c9" class="tk">DMA_HIFCR_CTEIF5</a>               ((<a id="4472c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="4473" id="4473">
<td><a id="l4473" class='ln'>4473</a></td><td><span class="pp">#define</span> <a id="4473c9" class="tk">DMA_HIFCR_CDMEIF5</a>              ((<a id="4473c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="4474" id="4474">
<td><a id="l4474" class='ln'>4474</a></td><td><span class="pp">#define</span> <a id="4474c9" class="tk">DMA_HIFCR_CFEIF5</a>               ((<a id="4474c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="4475" id="4475">
<td><a id="l4475" class='ln'>4475</a></td><td><span class="pp">#define</span> <a id="4475c9" class="tk">DMA_HIFCR_CTCIF4</a>               ((<a id="4475c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="4476" id="4476">
<td><a id="l4476" class='ln'>4476</a></td><td><span class="pp">#define</span> <a id="4476c9" class="tk">DMA_HIFCR_CHTIF4</a>               ((<a id="4476c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="4477" id="4477">
<td><a id="l4477" class='ln'>4477</a></td><td><span class="pp">#define</span> <a id="4477c9" class="tk">DMA_HIFCR_CTEIF4</a>               ((<a id="4477c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="4478" id="4478">
<td><a id="l4478" class='ln'>4478</a></td><td><span class="pp">#define</span> <a id="4478c9" class="tk">DMA_HIFCR_CDMEIF4</a>              ((<a id="4478c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="4479" id="4479">
<td><a id="l4479" class='ln'>4479</a></td><td><span class="pp">#define</span> <a id="4479c9" class="tk">DMA_HIFCR_CFEIF4</a>               ((<a id="4479c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="4480" id="4480">
<td><a id="l4480" class='ln'>4480</a></td><td></td></tr>
<tr name="4481" id="4481">
<td><a id="l4481" class='ln'>4481</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="4482" id="4482">
<td><a id="l4482" class='ln'>4482</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="4483" id="4483">
<td><a id="l4483" class='ln'>4483</a></td><td>  <span class="ct">/*                         AHB Master DMA2D Controller (DMA2D)                */</span></td></tr>
<tr name="4484" id="4484">
<td><a id="l4484" class='ln'>4484</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="4485" id="4485">
<td><a id="l4485" class='ln'>4485</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="4486" id="4486">
<td><a id="l4486" class='ln'>4486</a></td><td></td></tr>
<tr name="4487" id="4487">
<td><a id="l4487" class='ln'>4487</a></td><td>  <span class="ct">/********************  Bit definition for DMA2D_CR register  ******************/</span></td></tr>
<tr name="4488" id="4488">
<td><a id="l4488" class='ln'>4488</a></td><td><span class="pp">#define</span> <a id="4488c9" class="tk">DMA2D_CR_START</a>                 ((<a id="4488c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Start transfer */</span></td></tr>
<tr name="4489" id="4489">
<td><a id="l4489" class='ln'>4489</a></td><td><span class="pp">#define</span> <a id="4489c9" class="tk">DMA2D_CR_SUSP</a>                  ((<a id="4489c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Suspend transfer */</span></td></tr>
<tr name="4490" id="4490">
<td><a id="l4490" class='ln'>4490</a></td><td><span class="pp">#define</span> <a id="4490c9" class="tk">DMA2D_CR_ABORT</a>                 ((<a id="4490c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Abort transfer */</span></td></tr>
<tr name="4491" id="4491">
<td><a id="l4491" class='ln'>4491</a></td><td><span class="pp">#define</span> <a id="4491c9" class="tk">DMA2D_CR_TEIE</a>                  ((<a id="4491c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Transfer Error Interrupt Enable */</span></td></tr>
<tr name="4492" id="4492">
<td><a id="l4492" class='ln'>4492</a></td><td><span class="pp">#define</span> <a id="4492c9" class="tk">DMA2D_CR_TCIE</a>                  ((<a id="4492c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Transfer Complete Interrupt Enable */</span></td></tr>
<tr name="4493" id="4493">
<td><a id="l4493" class='ln'>4493</a></td><td><span class="pp">#define</span> <a id="4493c9" class="tk">DMA2D_CR_TWIE</a>                  ((<a id="4493c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Transfer Watermark Interrupt Enable */</span></td></tr>
<tr name="4494" id="4494">
<td><a id="l4494" class='ln'>4494</a></td><td><span class="pp">#define</span> <a id="4494c9" class="tk">DMA2D_CR_CAEIE</a>                 ((<a id="4494c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; CLUT Access Error Interrupt Enable */</span></td></tr>
<tr name="4495" id="4495">
<td><a id="l4495" class='ln'>4495</a></td><td><span class="pp">#define</span> <a id="4495c9" class="tk">DMA2D_CR_CTCIE</a>                 ((<a id="4495c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; CLUT Transfer Complete Interrupt Enable */</span></td></tr>
<tr name="4496" id="4496">
<td><a id="l4496" class='ln'>4496</a></td><td><span class="pp">#define</span> <a id="4496c9" class="tk">DMA2D_CR_CEIE</a>                  ((<a id="4496c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Configuration Error Interrupt Enable */</span></td></tr>
<tr name="4497" id="4497">
<td><a id="l4497" class='ln'>4497</a></td><td><span class="pp">#define</span> <a id="4497c9" class="tk">DMA2D_CR_MODE</a>                  ((<a id="4497c42" class="tk">uint32_t</a>)0x00030000)    <span class="ct">/*!&lt; DMA2D Mode */</span></td></tr>
<tr name="4498" id="4498">
<td><a id="l4498" class='ln'>4498</a></td><td></td></tr>
<tr name="4499" id="4499">
<td><a id="l4499" class='ln'>4499</a></td><td>  <span class="ct">/********************  Bit definition for DMA2D_ISR register  *****************/</span></td></tr>
<tr name="4500" id="4500">
<td><a id="l4500" class='ln'>4500</a></td><td><span class="pp">#define</span> <a id="4500c9" class="tk">DMA2D_ISR_TEIF</a>                 ((<a id="4500c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Transfer Error Interrupt Flag */</span></td></tr>
<tr name="4501" id="4501">
<td><a id="l4501" class='ln'>4501</a></td><td><span class="pp">#define</span> <a id="4501c9" class="tk">DMA2D_ISR_TCIF</a>                 ((<a id="4501c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Transfer Complete Interrupt Flag */</span></td></tr>
<tr name="4502" id="4502">
<td><a id="l4502" class='ln'>4502</a></td><td><span class="pp">#define</span> <a id="4502c9" class="tk">DMA2D_ISR_TWIF</a>                 ((<a id="4502c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Transfer Watermark Interrupt Flag */</span></td></tr>
<tr name="4503" id="4503">
<td><a id="l4503" class='ln'>4503</a></td><td><span class="pp">#define</span> <a id="4503c9" class="tk">DMA2D_ISR_CAEIF</a>                ((<a id="4503c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; CLUT Access Error Interrupt Flag */</span></td></tr>
<tr name="4504" id="4504">
<td><a id="l4504" class='ln'>4504</a></td><td><span class="pp">#define</span> <a id="4504c9" class="tk">DMA2D_ISR_CTCIF</a>                ((<a id="4504c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; CLUT Transfer Complete Interrupt Flag */</span></td></tr>
<tr name="4505" id="4505">
<td><a id="l4505" class='ln'>4505</a></td><td><span class="pp">#define</span> <a id="4505c9" class="tk">DMA2D_ISR_CEIF</a>                 ((<a id="4505c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Configuration Error Interrupt Flag */</span></td></tr>
<tr name="4506" id="4506">
<td><a id="l4506" class='ln'>4506</a></td><td></td></tr>
<tr name="4507" id="4507">
<td><a id="l4507" class='ln'>4507</a></td><td>  <span class="ct">/********************  Bit definition for DMA2D_IFCR register  ****************/</span></td></tr>
<tr name="4508" id="4508">
<td><a id="l4508" class='ln'>4508</a></td><td><span class="pp">#define</span> <a id="4508c9" class="tk">DMA2D_IFCR_CTEIF</a>               ((<a id="4508c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Clears Transfer Error Interrupt Flag         */</span></td></tr>
<tr name="4509" id="4509">
<td><a id="l4509" class='ln'>4509</a></td><td><span class="pp">#define</span> <a id="4509c9" class="tk">DMA2D_IFCR_CTCIF</a>               ((<a id="4509c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Clears Transfer Complete Interrupt Flag      */</span></td></tr>
<tr name="4510" id="4510">
<td><a id="l4510" class='ln'>4510</a></td><td><span class="pp">#define</span> <a id="4510c9" class="tk">DMA2D_IFCR_CTWIF</a>               ((<a id="4510c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Clears Transfer Watermark Interrupt Flag     */</span></td></tr>
<tr name="4511" id="4511">
<td><a id="l4511" class='ln'>4511</a></td><td><span class="pp">#define</span> <a id="4511c9" class="tk">DMA2D_IFCR_CAECIF</a>              ((<a id="4511c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Clears CLUT Access Error Interrupt Flag      */</span></td></tr>
<tr name="4512" id="4512">
<td><a id="l4512" class='ln'>4512</a></td><td><span class="pp">#define</span> <a id="4512c9" class="tk">DMA2D_IFCR_CCTCIF</a>              ((<a id="4512c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Clears CLUT Transfer Complete Interrupt Flag */</span></td></tr>
<tr name="4513" id="4513">
<td><a id="l4513" class='ln'>4513</a></td><td><span class="pp">#define</span> <a id="4513c9" class="tk">DMA2D_IFCR_CCEIF</a>               ((<a id="4513c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Clears Configuration Error Interrupt Flag    */</span></td></tr>
<tr name="4514" id="4514">
<td><a id="l4514" class='ln'>4514</a></td><td></td></tr>
<tr name="4515" id="4515">
<td><a id="l4515" class='ln'>4515</a></td><td>  <span class="ct">/* Legacy defines */</span></td></tr>
<tr name="4516" id="4516">
<td><a id="l4516" class='ln'>4516</a></td><td><span class="pp">#define</span> <a id="4516c9" class="tk">DMA2D_IFSR_CTEIF</a>               <a id="4516c40" class="tk">DMA2D_IFCR_CTEIF</a>          <span class="ct">/*!&lt; Clears Transfer Error Interrupt Flag         */</span></td></tr>
<tr name="4517" id="4517">
<td><a id="l4517" class='ln'>4517</a></td><td><span class="pp">#define</span> <a id="4517c9" class="tk">DMA2D_IFSR_CTCIF</a>               <a id="4517c40" class="tk">DMA2D_IFCR_CTCIF</a>          <span class="ct">/*!&lt; Clears Transfer Complete Interrupt Flag      */</span></td></tr>
<tr name="4518" id="4518">
<td><a id="l4518" class='ln'>4518</a></td><td><span class="pp">#define</span> <a id="4518c9" class="tk">DMA2D_IFSR_CTWIF</a>               <a id="4518c40" class="tk">DMA2D_IFCR_CTWIF</a>          <span class="ct">/*!&lt; Clears Transfer Watermark Interrupt Flag     */</span></td></tr>
<tr name="4519" id="4519">
<td><a id="l4519" class='ln'>4519</a></td><td><span class="pp">#define</span> <a id="4519c9" class="tk">DMA2D_IFSR_CCAEIF</a>              <a id="4519c40" class="tk">DMA2D_IFCR_CAECIF</a>         <span class="ct">/*!&lt; Clears CLUT Access Error Interrupt Flag      */</span></td></tr>
<tr name="4520" id="4520">
<td><a id="l4520" class='ln'>4520</a></td><td><span class="pp">#define</span> <a id="4520c9" class="tk">DMA2D_IFSR_CCTCIF</a>              <a id="4520c40" class="tk">DMA2D_IFCR_CCTCIF</a>         <span class="ct">/*!&lt; Clears CLUT Transfer Complete Interrupt Flag */</span></td></tr>
<tr name="4521" id="4521">
<td><a id="l4521" class='ln'>4521</a></td><td><span class="pp">#define</span> <a id="4521c9" class="tk">DMA2D_IFSR_CCEIF</a>               <a id="4521c40" class="tk">DMA2D_IFCR_CCEIF</a>          <span class="ct">/*!&lt; Clears Configuration Error Interrupt Flag    */</span></td></tr>
<tr name="4522" id="4522">
<td><a id="l4522" class='ln'>4522</a></td><td></td></tr>
<tr name="4523" id="4523">
<td><a id="l4523" class='ln'>4523</a></td><td>  <span class="ct">/********************  Bit definition for DMA2D_FGMAR register  ***************/</span></td></tr>
<tr name="4524" id="4524">
<td><a id="l4524" class='ln'>4524</a></td><td><span class="pp">#define</span> <a id="4524c9" class="tk">DMA2D_FGMAR_MA</a>                 ((<a id="4524c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/*!&lt; Memory Address */</span></td></tr>
<tr name="4525" id="4525">
<td><a id="l4525" class='ln'>4525</a></td><td></td></tr>
<tr name="4526" id="4526">
<td><a id="l4526" class='ln'>4526</a></td><td>  <span class="ct">/********************  Bit definition for DMA2D_FGOR register  ****************/</span></td></tr>
<tr name="4527" id="4527">
<td><a id="l4527" class='ln'>4527</a></td><td><span class="pp">#define</span> <a id="4527c9" class="tk">DMA2D_FGOR_LO</a>                  ((<a id="4527c42" class="tk">uint32_t</a>)0x00003FFF)    <span class="ct">/*!&lt; Line Offset */</span></td></tr>
<tr name="4528" id="4528">
<td><a id="l4528" class='ln'>4528</a></td><td></td></tr>
<tr name="4529" id="4529">
<td><a id="l4529" class='ln'>4529</a></td><td>  <span class="ct">/********************  Bit definition for DMA2D_BGMAR register  ***************/</span></td></tr>
<tr name="4530" id="4530">
<td><a id="l4530" class='ln'>4530</a></td><td><span class="pp">#define</span> <a id="4530c9" class="tk">DMA2D_BGMAR_MA</a>                 ((<a id="4530c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/*!&lt; Memory Address */</span></td></tr>
<tr name="4531" id="4531">
<td><a id="l4531" class='ln'>4531</a></td><td></td></tr>
<tr name="4532" id="4532">
<td><a id="l4532" class='ln'>4532</a></td><td>  <span class="ct">/********************  Bit definition for DMA2D_BGOR register  ****************/</span></td></tr>
<tr name="4533" id="4533">
<td><a id="l4533" class='ln'>4533</a></td><td><span class="pp">#define</span> <a id="4533c9" class="tk">DMA2D_BGOR_LO</a>                  ((<a id="4533c42" class="tk">uint32_t</a>)0x00003FFF)    <span class="ct">/*!&lt; Line Offset */</span></td></tr>
<tr name="4534" id="4534">
<td><a id="l4534" class='ln'>4534</a></td><td></td></tr>
<tr name="4535" id="4535">
<td><a id="l4535" class='ln'>4535</a></td><td>  <span class="ct">/********************  Bit definition for DMA2D_FGPFCCR register  *************/</span></td></tr>
<tr name="4536" id="4536">
<td><a id="l4536" class='ln'>4536</a></td><td><span class="pp">#define</span> <a id="4536c9" class="tk">DMA2D_FGPFCCR_CM</a>               ((<a id="4536c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt; Input color mode CM[3:0] */</span></td></tr>
<tr name="4537" id="4537">
<td><a id="l4537" class='ln'>4537</a></td><td><span class="pp">#define</span> <a id="4537c9" class="tk">DMA2D_FGPFCCR_CM_0</a>             ((<a id="4537c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Input color mode CM bit 0 */</span></td></tr>
<tr name="4538" id="4538">
<td><a id="l4538" class='ln'>4538</a></td><td><span class="pp">#define</span> <a id="4538c9" class="tk">DMA2D_FGPFCCR_CM_1</a>             ((<a id="4538c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Input color mode CM bit 1 */</span></td></tr>
<tr name="4539" id="4539">
<td><a id="l4539" class='ln'>4539</a></td><td><span class="pp">#define</span> <a id="4539c9" class="tk">DMA2D_FGPFCCR_CM_2</a>             ((<a id="4539c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Input color mode CM bit 2 */</span></td></tr>
<tr name="4540" id="4540">
<td><a id="l4540" class='ln'>4540</a></td><td><span class="pp">#define</span> <a id="4540c9" class="tk">DMA2D_FGPFCCR_CM_3</a>             ((<a id="4540c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Input color mode CM bit 3 */</span></td></tr>
<tr name="4541" id="4541">
<td><a id="l4541" class='ln'>4541</a></td><td><span class="pp">#define</span> <a id="4541c9" class="tk">DMA2D_FGPFCCR_CCM</a>              ((<a id="4541c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; CLUT Color mode */</span></td></tr>
<tr name="4542" id="4542">
<td><a id="l4542" class='ln'>4542</a></td><td><span class="pp">#define</span> <a id="4542c9" class="tk">DMA2D_FGPFCCR_START</a>            ((<a id="4542c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Start */</span></td></tr>
<tr name="4543" id="4543">
<td><a id="l4543" class='ln'>4543</a></td><td><span class="pp">#define</span> <a id="4543c9" class="tk">DMA2D_FGPFCCR_CS</a>               ((<a id="4543c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt; CLUT size */</span></td></tr>
<tr name="4544" id="4544">
<td><a id="l4544" class='ln'>4544</a></td><td><span class="pp">#define</span> <a id="4544c9" class="tk">DMA2D_FGPFCCR_AM</a>               ((<a id="4544c42" class="tk">uint32_t</a>)0x00030000)    <span class="ct">/*!&lt; Alpha mode AM[1:0] */</span></td></tr>
<tr name="4545" id="4545">
<td><a id="l4545" class='ln'>4545</a></td><td><span class="pp">#define</span> <a id="4545c9" class="tk">DMA2D_FGPFCCR_AM_0</a>             ((<a id="4545c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; Alpha mode AM bit 0 */</span></td></tr>
<tr name="4546" id="4546">
<td><a id="l4546" class='ln'>4546</a></td><td><span class="pp">#define</span> <a id="4546c9" class="tk">DMA2D_FGPFCCR_AM_1</a>             ((<a id="4546c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt; Alpha mode AM bit 1 */</span></td></tr>
<tr name="4547" id="4547">
<td><a id="l4547" class='ln'>4547</a></td><td><span class="pp">#define</span> <a id="4547c9" class="tk">DMA2D_FGPFCCR_ALPHA</a>            ((<a id="4547c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt; Alpha value */</span></td></tr>
<tr name="4548" id="4548">
<td><a id="l4548" class='ln'>4548</a></td><td></td></tr>
<tr name="4549" id="4549">
<td><a id="l4549" class='ln'>4549</a></td><td>  <span class="ct">/********************  Bit definition for DMA2D_FGCOLR register  **************/</span></td></tr>
<tr name="4550" id="4550">
<td><a id="l4550" class='ln'>4550</a></td><td><span class="pp">#define</span> <a id="4550c9" class="tk">DMA2D_FGCOLR_BLUE</a>              ((<a id="4550c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt; Blue Value */</span></td></tr>
<tr name="4551" id="4551">
<td><a id="l4551" class='ln'>4551</a></td><td><span class="pp">#define</span> <a id="4551c9" class="tk">DMA2D_FGCOLR_GREEN</a>             ((<a id="4551c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt; Green Value */</span></td></tr>
<tr name="4552" id="4552">
<td><a id="l4552" class='ln'>4552</a></td><td><span class="pp">#define</span> <a id="4552c9" class="tk">DMA2D_FGCOLR_RED</a>               ((<a id="4552c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt; Red Value */</span></td></tr>
<tr name="4553" id="4553">
<td><a id="l4553" class='ln'>4553</a></td><td></td></tr>
<tr name="4554" id="4554">
<td><a id="l4554" class='ln'>4554</a></td><td>  <span class="ct">/********************  Bit definition for DMA2D_BGPFCCR register  *************/</span></td></tr>
<tr name="4555" id="4555">
<td><a id="l4555" class='ln'>4555</a></td><td><span class="pp">#define</span> <a id="4555c9" class="tk">DMA2D_BGPFCCR_CM</a>               ((<a id="4555c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt; Input color mode CM[3:0] */</span></td></tr>
<tr name="4556" id="4556">
<td><a id="l4556" class='ln'>4556</a></td><td><span class="pp">#define</span> <a id="4556c9" class="tk">DMA2D_BGPFCCR_CM_0</a>             ((<a id="4556c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Input color mode CM bit 0 */</span></td></tr>
<tr name="4557" id="4557">
<td><a id="l4557" class='ln'>4557</a></td><td><span class="pp">#define</span> <a id="4557c9" class="tk">DMA2D_BGPFCCR_CM_1</a>             ((<a id="4557c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Input color mode CM bit 1 */</span></td></tr>
<tr name="4558" id="4558">
<td><a id="l4558" class='ln'>4558</a></td><td><span class="pp">#define</span> <a id="4558c9" class="tk">DMA2D_BGPFCCR_CM_2</a>             ((<a id="4558c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Input color mode CM bit 2 */</span></td></tr>
<tr name="4559" id="4559">
<td><a id="l4559" class='ln'>4559</a></td><td><span class="pp">#define</span> <a id="4559c9" class="tk">DMA2D_FGPFCCR_CM_3</a>             ((<a id="4559c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Input color mode CM bit 3 */</span></td></tr>
<tr name="4560" id="4560">
<td><a id="l4560" class='ln'>4560</a></td><td><span class="pp">#define</span> <a id="4560c9" class="tk">DMA2D_BGPFCCR_CCM</a>              ((<a id="4560c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; CLUT Color mode */</span></td></tr>
<tr name="4561" id="4561">
<td><a id="l4561" class='ln'>4561</a></td><td><span class="pp">#define</span> <a id="4561c9" class="tk">DMA2D_BGPFCCR_START</a>            ((<a id="4561c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Start */</span></td></tr>
<tr name="4562" id="4562">
<td><a id="l4562" class='ln'>4562</a></td><td><span class="pp">#define</span> <a id="4562c9" class="tk">DMA2D_BGPFCCR_CS</a>               ((<a id="4562c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt; CLUT size */</span></td></tr>
<tr name="4563" id="4563">
<td><a id="l4563" class='ln'>4563</a></td><td><span class="pp">#define</span> <a id="4563c9" class="tk">DMA2D_BGPFCCR_AM</a>               ((<a id="4563c42" class="tk">uint32_t</a>)0x00030000)    <span class="ct">/*!&lt; Alpha mode AM[1:0] */</span></td></tr>
<tr name="4564" id="4564">
<td><a id="l4564" class='ln'>4564</a></td><td><span class="pp">#define</span> <a id="4564c9" class="tk">DMA2D_BGPFCCR_AM_0</a>             ((<a id="4564c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; Alpha mode AM bit 0 */</span></td></tr>
<tr name="4565" id="4565">
<td><a id="l4565" class='ln'>4565</a></td><td><span class="pp">#define</span> <a id="4565c9" class="tk">DMA2D_BGPFCCR_AM_1</a>             ((<a id="4565c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt; Alpha mode AM bit 1 */</span></td></tr>
<tr name="4566" id="4566">
<td><a id="l4566" class='ln'>4566</a></td><td><span class="pp">#define</span> <a id="4566c9" class="tk">DMA2D_BGPFCCR_ALPHA</a>            ((<a id="4566c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt; Alpha value */</span></td></tr>
<tr name="4567" id="4567">
<td><a id="l4567" class='ln'>4567</a></td><td></td></tr>
<tr name="4568" id="4568">
<td><a id="l4568" class='ln'>4568</a></td><td>  <span class="ct">/********************  Bit definition for DMA2D_BGCOLR register  **************/</span></td></tr>
<tr name="4569" id="4569">
<td><a id="l4569" class='ln'>4569</a></td><td><span class="pp">#define</span> <a id="4569c9" class="tk">DMA2D_BGCOLR_BLUE</a>              ((<a id="4569c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt; Blue Value */</span></td></tr>
<tr name="4570" id="4570">
<td><a id="l4570" class='ln'>4570</a></td><td><span class="pp">#define</span> <a id="4570c9" class="tk">DMA2D_BGCOLR_GREEN</a>             ((<a id="4570c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt; Green Value */</span></td></tr>
<tr name="4571" id="4571">
<td><a id="l4571" class='ln'>4571</a></td><td><span class="pp">#define</span> <a id="4571c9" class="tk">DMA2D_BGCOLR_RED</a>               ((<a id="4571c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt; Red Value */</span></td></tr>
<tr name="4572" id="4572">
<td><a id="l4572" class='ln'>4572</a></td><td></td></tr>
<tr name="4573" id="4573">
<td><a id="l4573" class='ln'>4573</a></td><td>  <span class="ct">/********************  Bit definition for DMA2D_FGCMAR register  **************/</span></td></tr>
<tr name="4574" id="4574">
<td><a id="l4574" class='ln'>4574</a></td><td><span class="pp">#define</span> <a id="4574c9" class="tk">DMA2D_FGCMAR_MA</a>                ((<a id="4574c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/*!&lt; Memory Address */</span></td></tr>
<tr name="4575" id="4575">
<td><a id="l4575" class='ln'>4575</a></td><td></td></tr>
<tr name="4576" id="4576">
<td><a id="l4576" class='ln'>4576</a></td><td>  <span class="ct">/********************  Bit definition for DMA2D_BGCMAR register  **************/</span></td></tr>
<tr name="4577" id="4577">
<td><a id="l4577" class='ln'>4577</a></td><td><span class="pp">#define</span> <a id="4577c9" class="tk">DMA2D_BGCMAR_MA</a>                ((<a id="4577c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/*!&lt; Memory Address */</span></td></tr>
<tr name="4578" id="4578">
<td><a id="l4578" class='ln'>4578</a></td><td></td></tr>
<tr name="4579" id="4579">
<td><a id="l4579" class='ln'>4579</a></td><td>  <span class="ct">/********************  Bit definition for DMA2D_OPFCCR register  **************/</span></td></tr>
<tr name="4580" id="4580">
<td><a id="l4580" class='ln'>4580</a></td><td><span class="pp">#define</span> <a id="4580c9" class="tk">DMA2D_OPFCCR_CM</a>                ((<a id="4580c42" class="tk">uint32_t</a>)0x00000007)    <span class="ct">/*!&lt; Color mode CM[2:0] */</span></td></tr>
<tr name="4581" id="4581">
<td><a id="l4581" class='ln'>4581</a></td><td><span class="pp">#define</span> <a id="4581c9" class="tk">DMA2D_OPFCCR_CM_0</a>              ((<a id="4581c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Color mode CM bit 0 */</span></td></tr>
<tr name="4582" id="4582">
<td><a id="l4582" class='ln'>4582</a></td><td><span class="pp">#define</span> <a id="4582c9" class="tk">DMA2D_OPFCCR_CM_1</a>              ((<a id="4582c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Color mode CM bit 1 */</span></td></tr>
<tr name="4583" id="4583">
<td><a id="l4583" class='ln'>4583</a></td><td><span class="pp">#define</span> <a id="4583c9" class="tk">DMA2D_OPFCCR_CM_2</a>              ((<a id="4583c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Color mode CM bit 2 */</span></td></tr>
<tr name="4584" id="4584">
<td><a id="l4584" class='ln'>4584</a></td><td></td></tr>
<tr name="4585" id="4585">
<td><a id="l4585" class='ln'>4585</a></td><td>  <span class="ct">/********************  Bit definition for DMA2D_OCOLR register  ***************/</span></td></tr>
<tr name="4586" id="4586">
<td><a id="l4586" class='ln'>4586</a></td><td></td></tr>
<tr name="4587" id="4587">
<td><a id="l4587" class='ln'>4587</a></td><td>  <span class="ct">/*!&lt;Mode_ARGB8888/RGB888 */</span></td></tr>
<tr name="4588" id="4588">
<td><a id="l4588" class='ln'>4588</a></td><td><span class="pp">#define</span> <a id="4588c9" class="tk">DMA2D_OCOLR_BLUE_1</a>             ((<a id="4588c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt; BLUE Value */</span></td></tr>
<tr name="4589" id="4589">
<td><a id="l4589" class='ln'>4589</a></td><td><span class="pp">#define</span> <a id="4589c9" class="tk">DMA2D_OCOLR_GREEN_1</a>            ((<a id="4589c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt; GREEN Value  */</span></td></tr>
<tr name="4590" id="4590">
<td><a id="l4590" class='ln'>4590</a></td><td><span class="pp">#define</span> <a id="4590c9" class="tk">DMA2D_OCOLR_RED_1</a>              ((<a id="4590c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt; Red Value */</span></td></tr>
<tr name="4591" id="4591">
<td><a id="l4591" class='ln'>4591</a></td><td><span class="pp">#define</span> <a id="4591c9" class="tk">DMA2D_OCOLR_ALPHA_1</a>            ((<a id="4591c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt; Alpha Channel Value */</span></td></tr>
<tr name="4592" id="4592">
<td><a id="l4592" class='ln'>4592</a></td><td></td></tr>
<tr name="4593" id="4593">
<td><a id="l4593" class='ln'>4593</a></td><td>  <span class="ct">/*!&lt;Mode_RGB565 */</span></td></tr>
<tr name="4594" id="4594">
<td><a id="l4594" class='ln'>4594</a></td><td><span class="pp">#define</span> <a id="4594c9" class="tk">DMA2D_OCOLR_BLUE_2</a>             ((<a id="4594c42" class="tk">uint32_t</a>)0x0000001F)    <span class="ct">/*!&lt; BLUE Value */</span></td></tr>
<tr name="4595" id="4595">
<td><a id="l4595" class='ln'>4595</a></td><td><span class="pp">#define</span> <a id="4595c9" class="tk">DMA2D_OCOLR_GREEN_2</a>            ((<a id="4595c42" class="tk">uint32_t</a>)0x000007E0)    <span class="ct">/*!&lt; GREEN Value  */</span></td></tr>
<tr name="4596" id="4596">
<td><a id="l4596" class='ln'>4596</a></td><td><span class="pp">#define</span> <a id="4596c9" class="tk">DMA2D_OCOLR_RED_2</a>              ((<a id="4596c42" class="tk">uint32_t</a>)0x0000F800)    <span class="ct">/*!&lt; Red Value */</span></td></tr>
<tr name="4597" id="4597">
<td><a id="l4597" class='ln'>4597</a></td><td></td></tr>
<tr name="4598" id="4598">
<td><a id="l4598" class='ln'>4598</a></td><td>  <span class="ct">/*!&lt;Mode_ARGB1555 */</span></td></tr>
<tr name="4599" id="4599">
<td><a id="l4599" class='ln'>4599</a></td><td><span class="pp">#define</span> <a id="4599c9" class="tk">DMA2D_OCOLR_BLUE_3</a>             ((<a id="4599c42" class="tk">uint32_t</a>)0x0000001F)    <span class="ct">/*!&lt; BLUE Value */</span></td></tr>
<tr name="4600" id="4600">
<td><a id="l4600" class='ln'>4600</a></td><td><span class="pp">#define</span> <a id="4600c9" class="tk">DMA2D_OCOLR_GREEN_3</a>            ((<a id="4600c42" class="tk">uint32_t</a>)0x000003E0)    <span class="ct">/*!&lt; GREEN Value  */</span></td></tr>
<tr name="4601" id="4601">
<td><a id="l4601" class='ln'>4601</a></td><td><span class="pp">#define</span> <a id="4601c9" class="tk">DMA2D_OCOLR_RED_3</a>              ((<a id="4601c42" class="tk">uint32_t</a>)0x00007C00)    <span class="ct">/*!&lt; Red Value */</span></td></tr>
<tr name="4602" id="4602">
<td><a id="l4602" class='ln'>4602</a></td><td><span class="pp">#define</span> <a id="4602c9" class="tk">DMA2D_OCOLR_ALPHA_3</a>            ((<a id="4602c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt; Alpha Channel Value */</span></td></tr>
<tr name="4603" id="4603">
<td><a id="l4603" class='ln'>4603</a></td><td></td></tr>
<tr name="4604" id="4604">
<td><a id="l4604" class='ln'>4604</a></td><td>  <span class="ct">/*!&lt;Mode_ARGB4444 */</span></td></tr>
<tr name="4605" id="4605">
<td><a id="l4605" class='ln'>4605</a></td><td><span class="pp">#define</span> <a id="4605c9" class="tk">DMA2D_OCOLR_BLUE_4</a>             ((<a id="4605c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt; BLUE Value */</span></td></tr>
<tr name="4606" id="4606">
<td><a id="l4606" class='ln'>4606</a></td><td><span class="pp">#define</span> <a id="4606c9" class="tk">DMA2D_OCOLR_GREEN_4</a>            ((<a id="4606c42" class="tk">uint32_t</a>)0x000000F0)    <span class="ct">/*!&lt; GREEN Value  */</span></td></tr>
<tr name="4607" id="4607">
<td><a id="l4607" class='ln'>4607</a></td><td><span class="pp">#define</span> <a id="4607c9" class="tk">DMA2D_OCOLR_RED_4</a>              ((<a id="4607c42" class="tk">uint32_t</a>)0x00000F00)    <span class="ct">/*!&lt; Red Value */</span></td></tr>
<tr name="4608" id="4608">
<td><a id="l4608" class='ln'>4608</a></td><td><span class="pp">#define</span> <a id="4608c9" class="tk">DMA2D_OCOLR_ALPHA_4</a>            ((<a id="4608c42" class="tk">uint32_t</a>)0x0000F000)    <span class="ct">/*!&lt; Alpha Channel Value */</span></td></tr>
<tr name="4609" id="4609">
<td><a id="l4609" class='ln'>4609</a></td><td></td></tr>
<tr name="4610" id="4610">
<td><a id="l4610" class='ln'>4610</a></td><td>  <span class="ct">/********************  Bit definition for DMA2D_OMAR register  ****************/</span></td></tr>
<tr name="4611" id="4611">
<td><a id="l4611" class='ln'>4611</a></td><td><span class="pp">#define</span> <a id="4611c9" class="tk">DMA2D_OMAR_MA</a>                  ((<a id="4611c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/*!&lt; Memory Address */</span></td></tr>
<tr name="4612" id="4612">
<td><a id="l4612" class='ln'>4612</a></td><td></td></tr>
<tr name="4613" id="4613">
<td><a id="l4613" class='ln'>4613</a></td><td>  <span class="ct">/********************  Bit definition for DMA2D_OOR register  *****************/</span></td></tr>
<tr name="4614" id="4614">
<td><a id="l4614" class='ln'>4614</a></td><td><span class="pp">#define</span> <a id="4614c9" class="tk">DMA2D_OOR_LO</a>                   ((<a id="4614c42" class="tk">uint32_t</a>)0x00003FFF)    <span class="ct">/*!&lt; Line Offset */</span></td></tr>
<tr name="4615" id="4615">
<td><a id="l4615" class='ln'>4615</a></td><td></td></tr>
<tr name="4616" id="4616">
<td><a id="l4616" class='ln'>4616</a></td><td>  <span class="ct">/********************  Bit definition for DMA2D_NLR register  *****************/</span></td></tr>
<tr name="4617" id="4617">
<td><a id="l4617" class='ln'>4617</a></td><td><span class="pp">#define</span> <a id="4617c9" class="tk">DMA2D_NLR_NL</a>                   ((<a id="4617c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/*!&lt; Number of Lines */</span></td></tr>
<tr name="4618" id="4618">
<td><a id="l4618" class='ln'>4618</a></td><td><span class="pp">#define</span> <a id="4618c9" class="tk">DMA2D_NLR_PL</a>                   ((<a id="4618c42" class="tk">uint32_t</a>)0x3FFF0000)    <span class="ct">/*!&lt; Pixel per Lines */</span></td></tr>
<tr name="4619" id="4619">
<td><a id="l4619" class='ln'>4619</a></td><td></td></tr>
<tr name="4620" id="4620">
<td><a id="l4620" class='ln'>4620</a></td><td>  <span class="ct">/********************  Bit definition for DMA2D_LWR register  *****************/</span></td></tr>
<tr name="4621" id="4621">
<td><a id="l4621" class='ln'>4621</a></td><td><span class="pp">#define</span> <a id="4621c9" class="tk">DMA2D_LWR_LW</a>                   ((<a id="4621c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/*!&lt; Line Watermark */</span></td></tr>
<tr name="4622" id="4622">
<td><a id="l4622" class='ln'>4622</a></td><td></td></tr>
<tr name="4623" id="4623">
<td><a id="l4623" class='ln'>4623</a></td><td>  <span class="ct">/********************  Bit definition for DMA2D_AMTCR register  ***************/</span></td></tr>
<tr name="4624" id="4624">
<td><a id="l4624" class='ln'>4624</a></td><td><span class="pp">#define</span> <a id="4624c9" class="tk">DMA2D_AMTCR_EN</a>                 ((<a id="4624c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Enable */</span></td></tr>
<tr name="4625" id="4625">
<td><a id="l4625" class='ln'>4625</a></td><td><span class="pp">#define</span> <a id="4625c9" class="tk">DMA2D_AMTCR_DT</a>                 ((<a id="4625c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt; Dead Time */</span></td></tr>
<tr name="4626" id="4626">
<td><a id="l4626" class='ln'>4626</a></td><td></td></tr>
<tr name="4627" id="4627">
<td><a id="l4627" class='ln'>4627</a></td><td>  <span class="ct">/********************  Bit definition for DMA2D_FGCLUT register  **************/</span></td></tr>
<tr name="4628" id="4628">
<td><a id="l4628" class='ln'>4628</a></td><td></td></tr>
<tr name="4629" id="4629">
<td><a id="l4629" class='ln'>4629</a></td><td>  <span class="ct">/********************  Bit definition for DMA2D_BGCLUT register  **************/</span></td></tr>
<tr name="4630" id="4630">
<td><a id="l4630" class='ln'>4630</a></td><td></td></tr>
<tr name="4631" id="4631">
<td><a id="l4631" class='ln'>4631</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="4632" id="4632">
<td><a id="l4632" class='ln'>4632</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="4633" id="4633">
<td><a id="l4633" class='ln'>4633</a></td><td>  <span class="ct">/*                    External Interrupt/Event Controller                     */</span></td></tr>
<tr name="4634" id="4634">
<td><a id="l4634" class='ln'>4634</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="4635" id="4635">
<td><a id="l4635" class='ln'>4635</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="4636" id="4636">
<td><a id="l4636" class='ln'>4636</a></td><td>  <span class="ct">/*******************  Bit definition for EXTI_IMR register  *******************/</span></td></tr>
<tr name="4637" id="4637">
<td><a id="l4637" class='ln'>4637</a></td><td><span class="pp">#define</span> <a id="4637c9" class="tk">EXTI_IMR_MR0</a>                   ((<a id="4637c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Interrupt Mask on line 0 */</span></td></tr>
<tr name="4638" id="4638">
<td><a id="l4638" class='ln'>4638</a></td><td><span class="pp">#define</span> <a id="4638c9" class="tk">EXTI_IMR_MR1</a>                   ((<a id="4638c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Interrupt Mask on line 1 */</span></td></tr>
<tr name="4639" id="4639">
<td><a id="l4639" class='ln'>4639</a></td><td><span class="pp">#define</span> <a id="4639c9" class="tk">EXTI_IMR_MR2</a>                   ((<a id="4639c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Interrupt Mask on line 2 */</span></td></tr>
<tr name="4640" id="4640">
<td><a id="l4640" class='ln'>4640</a></td><td><span class="pp">#define</span> <a id="4640c9" class="tk">EXTI_IMR_MR3</a>                   ((<a id="4640c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Interrupt Mask on line 3 */</span></td></tr>
<tr name="4641" id="4641">
<td><a id="l4641" class='ln'>4641</a></td><td><span class="pp">#define</span> <a id="4641c9" class="tk">EXTI_IMR_MR4</a>                   ((<a id="4641c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Interrupt Mask on line 4 */</span></td></tr>
<tr name="4642" id="4642">
<td><a id="l4642" class='ln'>4642</a></td><td><span class="pp">#define</span> <a id="4642c9" class="tk">EXTI_IMR_MR5</a>                   ((<a id="4642c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Interrupt Mask on line 5 */</span></td></tr>
<tr name="4643" id="4643">
<td><a id="l4643" class='ln'>4643</a></td><td><span class="pp">#define</span> <a id="4643c9" class="tk">EXTI_IMR_MR6</a>                   ((<a id="4643c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; Interrupt Mask on line 6 */</span></td></tr>
<tr name="4644" id="4644">
<td><a id="l4644" class='ln'>4644</a></td><td><span class="pp">#define</span> <a id="4644c9" class="tk">EXTI_IMR_MR7</a>                   ((<a id="4644c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; Interrupt Mask on line 7 */</span></td></tr>
<tr name="4645" id="4645">
<td><a id="l4645" class='ln'>4645</a></td><td><span class="pp">#define</span> <a id="4645c9" class="tk">EXTI_IMR_MR8</a>                   ((<a id="4645c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Interrupt Mask on line 8 */</span></td></tr>
<tr name="4646" id="4646">
<td><a id="l4646" class='ln'>4646</a></td><td><span class="pp">#define</span> <a id="4646c9" class="tk">EXTI_IMR_MR9</a>                   ((<a id="4646c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Interrupt Mask on line 9 */</span></td></tr>
<tr name="4647" id="4647">
<td><a id="l4647" class='ln'>4647</a></td><td><span class="pp">#define</span> <a id="4647c9" class="tk">EXTI_IMR_MR10</a>                  ((<a id="4647c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Interrupt Mask on line 10 */</span></td></tr>
<tr name="4648" id="4648">
<td><a id="l4648" class='ln'>4648</a></td><td><span class="pp">#define</span> <a id="4648c9" class="tk">EXTI_IMR_MR11</a>                  ((<a id="4648c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; Interrupt Mask on line 11 */</span></td></tr>
<tr name="4649" id="4649">
<td><a id="l4649" class='ln'>4649</a></td><td><span class="pp">#define</span> <a id="4649c9" class="tk">EXTI_IMR_MR12</a>                  ((<a id="4649c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Interrupt Mask on line 12 */</span></td></tr>
<tr name="4650" id="4650">
<td><a id="l4650" class='ln'>4650</a></td><td><span class="pp">#define</span> <a id="4650c9" class="tk">EXTI_IMR_MR13</a>                  ((<a id="4650c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Interrupt Mask on line 13 */</span></td></tr>
<tr name="4651" id="4651">
<td><a id="l4651" class='ln'>4651</a></td><td><span class="pp">#define</span> <a id="4651c9" class="tk">EXTI_IMR_MR14</a>                  ((<a id="4651c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt; Interrupt Mask on line 14 */</span></td></tr>
<tr name="4652" id="4652">
<td><a id="l4652" class='ln'>4652</a></td><td><span class="pp">#define</span> <a id="4652c9" class="tk">EXTI_IMR_MR15</a>                  ((<a id="4652c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt; Interrupt Mask on line 15 */</span></td></tr>
<tr name="4653" id="4653">
<td><a id="l4653" class='ln'>4653</a></td><td><span class="pp">#define</span> <a id="4653c9" class="tk">EXTI_IMR_MR16</a>                  ((<a id="4653c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; Interrupt Mask on line 16 */</span></td></tr>
<tr name="4654" id="4654">
<td><a id="l4654" class='ln'>4654</a></td><td><span class="pp">#define</span> <a id="4654c9" class="tk">EXTI_IMR_MR17</a>                  ((<a id="4654c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt; Interrupt Mask on line 17 */</span></td></tr>
<tr name="4655" id="4655">
<td><a id="l4655" class='ln'>4655</a></td><td><span class="pp">#define</span> <a id="4655c9" class="tk">EXTI_IMR_MR18</a>                  ((<a id="4655c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt; Interrupt Mask on line 18 */</span></td></tr>
<tr name="4656" id="4656">
<td><a id="l4656" class='ln'>4656</a></td><td><span class="pp">#define</span> <a id="4656c9" class="tk">EXTI_IMR_MR19</a>                  ((<a id="4656c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt; Interrupt Mask on line 19 */</span></td></tr>
<tr name="4657" id="4657">
<td><a id="l4657" class='ln'>4657</a></td><td><span class="pp">#define</span> <a id="4657c9" class="tk">EXTI_IMR_MR23</a>                  ((<a id="4657c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt; Interrupt Mask on line 23 */</span></td></tr>
<tr name="4658" id="4658">
<td><a id="l4658" class='ln'>4658</a></td><td></td></tr>
<tr name="4659" id="4659">
<td><a id="l4659" class='ln'>4659</a></td><td>  <span class="ct">/*******************  Bit definition for EXTI_EMR register  *******************/</span></td></tr>
<tr name="4660" id="4660">
<td><a id="l4660" class='ln'>4660</a></td><td><span class="pp">#define</span> <a id="4660c9" class="tk">EXTI_EMR_MR0</a>                   ((<a id="4660c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Event Mask on line 0 */</span></td></tr>
<tr name="4661" id="4661">
<td><a id="l4661" class='ln'>4661</a></td><td><span class="pp">#define</span> <a id="4661c9" class="tk">EXTI_EMR_MR1</a>                   ((<a id="4661c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Event Mask on line 1 */</span></td></tr>
<tr name="4662" id="4662">
<td><a id="l4662" class='ln'>4662</a></td><td><span class="pp">#define</span> <a id="4662c9" class="tk">EXTI_EMR_MR2</a>                   ((<a id="4662c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Event Mask on line 2 */</span></td></tr>
<tr name="4663" id="4663">
<td><a id="l4663" class='ln'>4663</a></td><td><span class="pp">#define</span> <a id="4663c9" class="tk">EXTI_EMR_MR3</a>                   ((<a id="4663c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Event Mask on line 3 */</span></td></tr>
<tr name="4664" id="4664">
<td><a id="l4664" class='ln'>4664</a></td><td><span class="pp">#define</span> <a id="4664c9" class="tk">EXTI_EMR_MR4</a>                   ((<a id="4664c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Event Mask on line 4 */</span></td></tr>
<tr name="4665" id="4665">
<td><a id="l4665" class='ln'>4665</a></td><td><span class="pp">#define</span> <a id="4665c9" class="tk">EXTI_EMR_MR5</a>                   ((<a id="4665c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Event Mask on line 5 */</span></td></tr>
<tr name="4666" id="4666">
<td><a id="l4666" class='ln'>4666</a></td><td><span class="pp">#define</span> <a id="4666c9" class="tk">EXTI_EMR_MR6</a>                   ((<a id="4666c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; Event Mask on line 6 */</span></td></tr>
<tr name="4667" id="4667">
<td><a id="l4667" class='ln'>4667</a></td><td><span class="pp">#define</span> <a id="4667c9" class="tk">EXTI_EMR_MR7</a>                   ((<a id="4667c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; Event Mask on line 7 */</span></td></tr>
<tr name="4668" id="4668">
<td><a id="l4668" class='ln'>4668</a></td><td><span class="pp">#define</span> <a id="4668c9" class="tk">EXTI_EMR_MR8</a>                   ((<a id="4668c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Event Mask on line 8 */</span></td></tr>
<tr name="4669" id="4669">
<td><a id="l4669" class='ln'>4669</a></td><td><span class="pp">#define</span> <a id="4669c9" class="tk">EXTI_EMR_MR9</a>                   ((<a id="4669c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Event Mask on line 9 */</span></td></tr>
<tr name="4670" id="4670">
<td><a id="l4670" class='ln'>4670</a></td><td><span class="pp">#define</span> <a id="4670c9" class="tk">EXTI_EMR_MR10</a>                  ((<a id="4670c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Event Mask on line 10 */</span></td></tr>
<tr name="4671" id="4671">
<td><a id="l4671" class='ln'>4671</a></td><td><span class="pp">#define</span> <a id="4671c9" class="tk">EXTI_EMR_MR11</a>                  ((<a id="4671c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; Event Mask on line 11 */</span></td></tr>
<tr name="4672" id="4672">
<td><a id="l4672" class='ln'>4672</a></td><td><span class="pp">#define</span> <a id="4672c9" class="tk">EXTI_EMR_MR12</a>                  ((<a id="4672c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Event Mask on line 12 */</span></td></tr>
<tr name="4673" id="4673">
<td><a id="l4673" class='ln'>4673</a></td><td><span class="pp">#define</span> <a id="4673c9" class="tk">EXTI_EMR_MR13</a>                  ((<a id="4673c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Event Mask on line 13 */</span></td></tr>
<tr name="4674" id="4674">
<td><a id="l4674" class='ln'>4674</a></td><td><span class="pp">#define</span> <a id="4674c9" class="tk">EXTI_EMR_MR14</a>                  ((<a id="4674c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt; Event Mask on line 14 */</span></td></tr>
<tr name="4675" id="4675">
<td><a id="l4675" class='ln'>4675</a></td><td><span class="pp">#define</span> <a id="4675c9" class="tk">EXTI_EMR_MR15</a>                  ((<a id="4675c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt; Event Mask on line 15 */</span></td></tr>
<tr name="4676" id="4676">
<td><a id="l4676" class='ln'>4676</a></td><td><span class="pp">#define</span> <a id="4676c9" class="tk">EXTI_EMR_MR16</a>                  ((<a id="4676c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; Event Mask on line 16 */</span></td></tr>
<tr name="4677" id="4677">
<td><a id="l4677" class='ln'>4677</a></td><td><span class="pp">#define</span> <a id="4677c9" class="tk">EXTI_EMR_MR17</a>                  ((<a id="4677c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt; Event Mask on line 17 */</span></td></tr>
<tr name="4678" id="4678">
<td><a id="l4678" class='ln'>4678</a></td><td><span class="pp">#define</span> <a id="4678c9" class="tk">EXTI_EMR_MR18</a>                  ((<a id="4678c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt; Event Mask on line 18 */</span></td></tr>
<tr name="4679" id="4679">
<td><a id="l4679" class='ln'>4679</a></td><td><span class="pp">#define</span> <a id="4679c9" class="tk">EXTI_EMR_MR19</a>                  ((<a id="4679c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt; Event Mask on line 19 */</span></td></tr>
<tr name="4680" id="4680">
<td><a id="l4680" class='ln'>4680</a></td><td><span class="pp">#define</span> <a id="4680c9" class="tk">EXTI_EMR_MR23</a>                  ((<a id="4680c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt; Event Mask on line 19 */</span></td></tr>
<tr name="4681" id="4681">
<td><a id="l4681" class='ln'>4681</a></td><td></td></tr>
<tr name="4682" id="4682">
<td><a id="l4682" class='ln'>4682</a></td><td>  <span class="ct">/******************  Bit definition for EXTI_RTSR register  *******************/</span></td></tr>
<tr name="4683" id="4683">
<td><a id="l4683" class='ln'>4683</a></td><td><span class="pp">#define</span> <a id="4683c9" class="tk">EXTI_RTSR_TR0</a>                  ((<a id="4683c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Rising trigger event configuration bit of line 0 */</span></td></tr>
<tr name="4684" id="4684">
<td><a id="l4684" class='ln'>4684</a></td><td><span class="pp">#define</span> <a id="4684c9" class="tk">EXTI_RTSR_TR1</a>                  ((<a id="4684c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Rising trigger event configuration bit of line 1 */</span></td></tr>
<tr name="4685" id="4685">
<td><a id="l4685" class='ln'>4685</a></td><td><span class="pp">#define</span> <a id="4685c9" class="tk">EXTI_RTSR_TR2</a>                  ((<a id="4685c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Rising trigger event configuration bit of line 2 */</span></td></tr>
<tr name="4686" id="4686">
<td><a id="l4686" class='ln'>4686</a></td><td><span class="pp">#define</span> <a id="4686c9" class="tk">EXTI_RTSR_TR3</a>                  ((<a id="4686c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Rising trigger event configuration bit of line 3 */</span></td></tr>
<tr name="4687" id="4687">
<td><a id="l4687" class='ln'>4687</a></td><td><span class="pp">#define</span> <a id="4687c9" class="tk">EXTI_RTSR_TR4</a>                  ((<a id="4687c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Rising trigger event configuration bit of line 4 */</span></td></tr>
<tr name="4688" id="4688">
<td><a id="l4688" class='ln'>4688</a></td><td><span class="pp">#define</span> <a id="4688c9" class="tk">EXTI_RTSR_TR5</a>                  ((<a id="4688c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Rising trigger event configuration bit of line 5 */</span></td></tr>
<tr name="4689" id="4689">
<td><a id="l4689" class='ln'>4689</a></td><td><span class="pp">#define</span> <a id="4689c9" class="tk">EXTI_RTSR_TR6</a>                  ((<a id="4689c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; Rising trigger event configuration bit of line 6 */</span></td></tr>
<tr name="4690" id="4690">
<td><a id="l4690" class='ln'>4690</a></td><td><span class="pp">#define</span> <a id="4690c9" class="tk">EXTI_RTSR_TR7</a>                  ((<a id="4690c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; Rising trigger event configuration bit of line 7 */</span></td></tr>
<tr name="4691" id="4691">
<td><a id="l4691" class='ln'>4691</a></td><td><span class="pp">#define</span> <a id="4691c9" class="tk">EXTI_RTSR_TR8</a>                  ((<a id="4691c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Rising trigger event configuration bit of line 8 */</span></td></tr>
<tr name="4692" id="4692">
<td><a id="l4692" class='ln'>4692</a></td><td><span class="pp">#define</span> <a id="4692c9" class="tk">EXTI_RTSR_TR9</a>                  ((<a id="4692c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Rising trigger event configuration bit of line 9 */</span></td></tr>
<tr name="4693" id="4693">
<td><a id="l4693" class='ln'>4693</a></td><td><span class="pp">#define</span> <a id="4693c9" class="tk">EXTI_RTSR_TR10</a>                 ((<a id="4693c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Rising trigger event configuration bit of line 10 */</span></td></tr>
<tr name="4694" id="4694">
<td><a id="l4694" class='ln'>4694</a></td><td><span class="pp">#define</span> <a id="4694c9" class="tk">EXTI_RTSR_TR11</a>                 ((<a id="4694c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; Rising trigger event configuration bit of line 11 */</span></td></tr>
<tr name="4695" id="4695">
<td><a id="l4695" class='ln'>4695</a></td><td><span class="pp">#define</span> <a id="4695c9" class="tk">EXTI_RTSR_TR12</a>                 ((<a id="4695c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Rising trigger event configuration bit of line 12 */</span></td></tr>
<tr name="4696" id="4696">
<td><a id="l4696" class='ln'>4696</a></td><td><span class="pp">#define</span> <a id="4696c9" class="tk">EXTI_RTSR_TR13</a>                 ((<a id="4696c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Rising trigger event configuration bit of line 13 */</span></td></tr>
<tr name="4697" id="4697">
<td><a id="l4697" class='ln'>4697</a></td><td><span class="pp">#define</span> <a id="4697c9" class="tk">EXTI_RTSR_TR14</a>                 ((<a id="4697c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt; Rising trigger event configuration bit of line 14 */</span></td></tr>
<tr name="4698" id="4698">
<td><a id="l4698" class='ln'>4698</a></td><td><span class="pp">#define</span> <a id="4698c9" class="tk">EXTI_RTSR_TR15</a>                 ((<a id="4698c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt; Rising trigger event configuration bit of line 15 */</span></td></tr>
<tr name="4699" id="4699">
<td><a id="l4699" class='ln'>4699</a></td><td><span class="pp">#define</span> <a id="4699c9" class="tk">EXTI_RTSR_TR16</a>                 ((<a id="4699c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; Rising trigger event configuration bit of line 16 */</span></td></tr>
<tr name="4700" id="4700">
<td><a id="l4700" class='ln'>4700</a></td><td><span class="pp">#define</span> <a id="4700c9" class="tk">EXTI_RTSR_TR17</a>                 ((<a id="4700c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt; Rising trigger event configuration bit of line 17 */</span></td></tr>
<tr name="4701" id="4701">
<td><a id="l4701" class='ln'>4701</a></td><td><span class="pp">#define</span> <a id="4701c9" class="tk">EXTI_RTSR_TR18</a>                 ((<a id="4701c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt; Rising trigger event configuration bit of line 18 */</span></td></tr>
<tr name="4702" id="4702">
<td><a id="l4702" class='ln'>4702</a></td><td><span class="pp">#define</span> <a id="4702c9" class="tk">EXTI_RTSR_TR19</a>                 ((<a id="4702c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt; Rising trigger event configuration bit of line 19 */</span></td></tr>
<tr name="4703" id="4703">
<td><a id="l4703" class='ln'>4703</a></td><td><span class="pp">#define</span> <a id="4703c9" class="tk">EXTI_RTSR_TR23</a>                 ((<a id="4703c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt; Rising trigger event configuration bit of line 23 */</span></td></tr>
<tr name="4704" id="4704">
<td><a id="l4704" class='ln'>4704</a></td><td></td></tr>
<tr name="4705" id="4705">
<td><a id="l4705" class='ln'>4705</a></td><td>  <span class="ct">/******************  Bit definition for EXTI_FTSR register  *******************/</span></td></tr>
<tr name="4706" id="4706">
<td><a id="l4706" class='ln'>4706</a></td><td><span class="pp">#define</span> <a id="4706c9" class="tk">EXTI_FTSR_TR0</a>                  ((<a id="4706c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Falling trigger event configuration bit of line 0 */</span></td></tr>
<tr name="4707" id="4707">
<td><a id="l4707" class='ln'>4707</a></td><td><span class="pp">#define</span> <a id="4707c9" class="tk">EXTI_FTSR_TR1</a>                  ((<a id="4707c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Falling trigger event configuration bit of line 1 */</span></td></tr>
<tr name="4708" id="4708">
<td><a id="l4708" class='ln'>4708</a></td><td><span class="pp">#define</span> <a id="4708c9" class="tk">EXTI_FTSR_TR2</a>                  ((<a id="4708c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Falling trigger event configuration bit of line 2 */</span></td></tr>
<tr name="4709" id="4709">
<td><a id="l4709" class='ln'>4709</a></td><td><span class="pp">#define</span> <a id="4709c9" class="tk">EXTI_FTSR_TR3</a>                  ((<a id="4709c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Falling trigger event configuration bit of line 3 */</span></td></tr>
<tr name="4710" id="4710">
<td><a id="l4710" class='ln'>4710</a></td><td><span class="pp">#define</span> <a id="4710c9" class="tk">EXTI_FTSR_TR4</a>                  ((<a id="4710c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Falling trigger event configuration bit of line 4 */</span></td></tr>
<tr name="4711" id="4711">
<td><a id="l4711" class='ln'>4711</a></td><td><span class="pp">#define</span> <a id="4711c9" class="tk">EXTI_FTSR_TR5</a>                  ((<a id="4711c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Falling trigger event configuration bit of line 5 */</span></td></tr>
<tr name="4712" id="4712">
<td><a id="l4712" class='ln'>4712</a></td><td><span class="pp">#define</span> <a id="4712c9" class="tk">EXTI_FTSR_TR6</a>                  ((<a id="4712c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; Falling trigger event configuration bit of line 6 */</span></td></tr>
<tr name="4713" id="4713">
<td><a id="l4713" class='ln'>4713</a></td><td><span class="pp">#define</span> <a id="4713c9" class="tk">EXTI_FTSR_TR7</a>                  ((<a id="4713c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; Falling trigger event configuration bit of line 7 */</span></td></tr>
<tr name="4714" id="4714">
<td><a id="l4714" class='ln'>4714</a></td><td><span class="pp">#define</span> <a id="4714c9" class="tk">EXTI_FTSR_TR8</a>                  ((<a id="4714c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Falling trigger event configuration bit of line 8 */</span></td></tr>
<tr name="4715" id="4715">
<td><a id="l4715" class='ln'>4715</a></td><td><span class="pp">#define</span> <a id="4715c9" class="tk">EXTI_FTSR_TR9</a>                  ((<a id="4715c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Falling trigger event configuration bit of line 9 */</span></td></tr>
<tr name="4716" id="4716">
<td><a id="l4716" class='ln'>4716</a></td><td><span class="pp">#define</span> <a id="4716c9" class="tk">EXTI_FTSR_TR10</a>                 ((<a id="4716c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Falling trigger event configuration bit of line 10 */</span></td></tr>
<tr name="4717" id="4717">
<td><a id="l4717" class='ln'>4717</a></td><td><span class="pp">#define</span> <a id="4717c9" class="tk">EXTI_FTSR_TR11</a>                 ((<a id="4717c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; Falling trigger event configuration bit of line 11 */</span></td></tr>
<tr name="4718" id="4718">
<td><a id="l4718" class='ln'>4718</a></td><td><span class="pp">#define</span> <a id="4718c9" class="tk">EXTI_FTSR_TR12</a>                 ((<a id="4718c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Falling trigger event configuration bit of line 12 */</span></td></tr>
<tr name="4719" id="4719">
<td><a id="l4719" class='ln'>4719</a></td><td><span class="pp">#define</span> <a id="4719c9" class="tk">EXTI_FTSR_TR13</a>                 ((<a id="4719c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Falling trigger event configuration bit of line 13 */</span></td></tr>
<tr name="4720" id="4720">
<td><a id="l4720" class='ln'>4720</a></td><td><span class="pp">#define</span> <a id="4720c9" class="tk">EXTI_FTSR_TR14</a>                 ((<a id="4720c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt; Falling trigger event configuration bit of line 14 */</span></td></tr>
<tr name="4721" id="4721">
<td><a id="l4721" class='ln'>4721</a></td><td><span class="pp">#define</span> <a id="4721c9" class="tk">EXTI_FTSR_TR15</a>                 ((<a id="4721c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt; Falling trigger event configuration bit of line 15 */</span></td></tr>
<tr name="4722" id="4722">
<td><a id="l4722" class='ln'>4722</a></td><td><span class="pp">#define</span> <a id="4722c9" class="tk">EXTI_FTSR_TR16</a>                 ((<a id="4722c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; Falling trigger event configuration bit of line 16 */</span></td></tr>
<tr name="4723" id="4723">
<td><a id="l4723" class='ln'>4723</a></td><td><span class="pp">#define</span> <a id="4723c9" class="tk">EXTI_FTSR_TR17</a>                 ((<a id="4723c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt; Falling trigger event configuration bit of line 17 */</span></td></tr>
<tr name="4724" id="4724">
<td><a id="l4724" class='ln'>4724</a></td><td><span class="pp">#define</span> <a id="4724c9" class="tk">EXTI_FTSR_TR18</a>                 ((<a id="4724c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt; Falling trigger event configuration bit of line 18 */</span></td></tr>
<tr name="4725" id="4725">
<td><a id="l4725" class='ln'>4725</a></td><td><span class="pp">#define</span> <a id="4725c9" class="tk">EXTI_FTSR_TR19</a>                 ((<a id="4725c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt; Falling trigger event configuration bit of line 19 */</span></td></tr>
<tr name="4726" id="4726">
<td><a id="l4726" class='ln'>4726</a></td><td><span class="pp">#define</span> <a id="4726c9" class="tk">EXTI_FTSR_TR23</a>                 ((<a id="4726c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt; Falling trigger event configuration bit of line 23 */</span></td></tr>
<tr name="4727" id="4727">
<td><a id="l4727" class='ln'>4727</a></td><td></td></tr>
<tr name="4728" id="4728">
<td><a id="l4728" class='ln'>4728</a></td><td>  <span class="ct">/******************  Bit definition for EXTI_SWIER register  ******************/</span></td></tr>
<tr name="4729" id="4729">
<td><a id="l4729" class='ln'>4729</a></td><td><span class="pp">#define</span> <a id="4729c9" class="tk">EXTI_SWIER_SWIER0</a>              ((<a id="4729c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Software Interrupt on line 0 */</span></td></tr>
<tr name="4730" id="4730">
<td><a id="l4730" class='ln'>4730</a></td><td><span class="pp">#define</span> <a id="4730c9" class="tk">EXTI_SWIER_SWIER1</a>              ((<a id="4730c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Software Interrupt on line 1 */</span></td></tr>
<tr name="4731" id="4731">
<td><a id="l4731" class='ln'>4731</a></td><td><span class="pp">#define</span> <a id="4731c9" class="tk">EXTI_SWIER_SWIER2</a>              ((<a id="4731c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Software Interrupt on line 2 */</span></td></tr>
<tr name="4732" id="4732">
<td><a id="l4732" class='ln'>4732</a></td><td><span class="pp">#define</span> <a id="4732c9" class="tk">EXTI_SWIER_SWIER3</a>              ((<a id="4732c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Software Interrupt on line 3 */</span></td></tr>
<tr name="4733" id="4733">
<td><a id="l4733" class='ln'>4733</a></td><td><span class="pp">#define</span> <a id="4733c9" class="tk">EXTI_SWIER_SWIER4</a>              ((<a id="4733c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Software Interrupt on line 4 */</span></td></tr>
<tr name="4734" id="4734">
<td><a id="l4734" class='ln'>4734</a></td><td><span class="pp">#define</span> <a id="4734c9" class="tk">EXTI_SWIER_SWIER5</a>              ((<a id="4734c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Software Interrupt on line 5 */</span></td></tr>
<tr name="4735" id="4735">
<td><a id="l4735" class='ln'>4735</a></td><td><span class="pp">#define</span> <a id="4735c9" class="tk">EXTI_SWIER_SWIER6</a>              ((<a id="4735c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; Software Interrupt on line 6 */</span></td></tr>
<tr name="4736" id="4736">
<td><a id="l4736" class='ln'>4736</a></td><td><span class="pp">#define</span> <a id="4736c9" class="tk">EXTI_SWIER_SWIER7</a>              ((<a id="4736c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; Software Interrupt on line 7 */</span></td></tr>
<tr name="4737" id="4737">
<td><a id="l4737" class='ln'>4737</a></td><td><span class="pp">#define</span> <a id="4737c9" class="tk">EXTI_SWIER_SWIER8</a>              ((<a id="4737c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Software Interrupt on line 8 */</span></td></tr>
<tr name="4738" id="4738">
<td><a id="l4738" class='ln'>4738</a></td><td><span class="pp">#define</span> <a id="4738c9" class="tk">EXTI_SWIER_SWIER9</a>              ((<a id="4738c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Software Interrupt on line 9 */</span></td></tr>
<tr name="4739" id="4739">
<td><a id="l4739" class='ln'>4739</a></td><td><span class="pp">#define</span> <a id="4739c9" class="tk">EXTI_SWIER_SWIER10</a>             ((<a id="4739c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Software Interrupt on line 10 */</span></td></tr>
<tr name="4740" id="4740">
<td><a id="l4740" class='ln'>4740</a></td><td><span class="pp">#define</span> <a id="4740c9" class="tk">EXTI_SWIER_SWIER11</a>             ((<a id="4740c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; Software Interrupt on line 11 */</span></td></tr>
<tr name="4741" id="4741">
<td><a id="l4741" class='ln'>4741</a></td><td><span class="pp">#define</span> <a id="4741c9" class="tk">EXTI_SWIER_SWIER12</a>             ((<a id="4741c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Software Interrupt on line 12 */</span></td></tr>
<tr name="4742" id="4742">
<td><a id="l4742" class='ln'>4742</a></td><td><span class="pp">#define</span> <a id="4742c9" class="tk">EXTI_SWIER_SWIER13</a>             ((<a id="4742c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Software Interrupt on line 13 */</span></td></tr>
<tr name="4743" id="4743">
<td><a id="l4743" class='ln'>4743</a></td><td><span class="pp">#define</span> <a id="4743c9" class="tk">EXTI_SWIER_SWIER14</a>             ((<a id="4743c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt; Software Interrupt on line 14 */</span></td></tr>
<tr name="4744" id="4744">
<td><a id="l4744" class='ln'>4744</a></td><td><span class="pp">#define</span> <a id="4744c9" class="tk">EXTI_SWIER_SWIER15</a>             ((<a id="4744c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt; Software Interrupt on line 15 */</span></td></tr>
<tr name="4745" id="4745">
<td><a id="l4745" class='ln'>4745</a></td><td><span class="pp">#define</span> <a id="4745c9" class="tk">EXTI_SWIER_SWIER16</a>             ((<a id="4745c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; Software Interrupt on line 16 */</span></td></tr>
<tr name="4746" id="4746">
<td><a id="l4746" class='ln'>4746</a></td><td><span class="pp">#define</span> <a id="4746c9" class="tk">EXTI_SWIER_SWIER17</a>             ((<a id="4746c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt; Software Interrupt on line 17 */</span></td></tr>
<tr name="4747" id="4747">
<td><a id="l4747" class='ln'>4747</a></td><td><span class="pp">#define</span> <a id="4747c9" class="tk">EXTI_SWIER_SWIER18</a>             ((<a id="4747c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt; Software Interrupt on line 18 */</span></td></tr>
<tr name="4748" id="4748">
<td><a id="l4748" class='ln'>4748</a></td><td><span class="pp">#define</span> <a id="4748c9" class="tk">EXTI_SWIER_SWIER19</a>             ((<a id="4748c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt; Software Interrupt on line 19 */</span></td></tr>
<tr name="4749" id="4749">
<td><a id="l4749" class='ln'>4749</a></td><td><span class="pp">#define</span> <a id="4749c9" class="tk">EXTI_SWIER_SWIER23</a>             ((<a id="4749c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt; Software Interrupt on line 23 */</span></td></tr>
<tr name="4750" id="4750">
<td><a id="l4750" class='ln'>4750</a></td><td></td></tr>
<tr name="4751" id="4751">
<td><a id="l4751" class='ln'>4751</a></td><td>  <span class="ct">/*******************  Bit definition for EXTI_PR register  ********************/</span></td></tr>
<tr name="4752" id="4752">
<td><a id="l4752" class='ln'>4752</a></td><td><span class="pp">#define</span> <a id="4752c9" class="tk">EXTI_PR_PR0</a>                    ((<a id="4752c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Pending bit for line 0 */</span></td></tr>
<tr name="4753" id="4753">
<td><a id="l4753" class='ln'>4753</a></td><td><span class="pp">#define</span> <a id="4753c9" class="tk">EXTI_PR_PR1</a>                    ((<a id="4753c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Pending bit for line 1 */</span></td></tr>
<tr name="4754" id="4754">
<td><a id="l4754" class='ln'>4754</a></td><td><span class="pp">#define</span> <a id="4754c9" class="tk">EXTI_PR_PR2</a>                    ((<a id="4754c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Pending bit for line 2 */</span></td></tr>
<tr name="4755" id="4755">
<td><a id="l4755" class='ln'>4755</a></td><td><span class="pp">#define</span> <a id="4755c9" class="tk">EXTI_PR_PR3</a>                    ((<a id="4755c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Pending bit for line 3 */</span></td></tr>
<tr name="4756" id="4756">
<td><a id="l4756" class='ln'>4756</a></td><td><span class="pp">#define</span> <a id="4756c9" class="tk">EXTI_PR_PR4</a>                    ((<a id="4756c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Pending bit for line 4 */</span></td></tr>
<tr name="4757" id="4757">
<td><a id="l4757" class='ln'>4757</a></td><td><span class="pp">#define</span> <a id="4757c9" class="tk">EXTI_PR_PR5</a>                    ((<a id="4757c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Pending bit for line 5 */</span></td></tr>
<tr name="4758" id="4758">
<td><a id="l4758" class='ln'>4758</a></td><td><span class="pp">#define</span> <a id="4758c9" class="tk">EXTI_PR_PR6</a>                    ((<a id="4758c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; Pending bit for line 6 */</span></td></tr>
<tr name="4759" id="4759">
<td><a id="l4759" class='ln'>4759</a></td><td><span class="pp">#define</span> <a id="4759c9" class="tk">EXTI_PR_PR7</a>                    ((<a id="4759c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; Pending bit for line 7 */</span></td></tr>
<tr name="4760" id="4760">
<td><a id="l4760" class='ln'>4760</a></td><td><span class="pp">#define</span> <a id="4760c9" class="tk">EXTI_PR_PR8</a>                    ((<a id="4760c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Pending bit for line 8 */</span></td></tr>
<tr name="4761" id="4761">
<td><a id="l4761" class='ln'>4761</a></td><td><span class="pp">#define</span> <a id="4761c9" class="tk">EXTI_PR_PR9</a>                    ((<a id="4761c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Pending bit for line 9 */</span></td></tr>
<tr name="4762" id="4762">
<td><a id="l4762" class='ln'>4762</a></td><td><span class="pp">#define</span> <a id="4762c9" class="tk">EXTI_PR_PR10</a>                   ((<a id="4762c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Pending bit for line 10 */</span></td></tr>
<tr name="4763" id="4763">
<td><a id="l4763" class='ln'>4763</a></td><td><span class="pp">#define</span> <a id="4763c9" class="tk">EXTI_PR_PR11</a>                   ((<a id="4763c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; Pending bit for line 11 */</span></td></tr>
<tr name="4764" id="4764">
<td><a id="l4764" class='ln'>4764</a></td><td><span class="pp">#define</span> <a id="4764c9" class="tk">EXTI_PR_PR12</a>                   ((<a id="4764c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Pending bit for line 12 */</span></td></tr>
<tr name="4765" id="4765">
<td><a id="l4765" class='ln'>4765</a></td><td><span class="pp">#define</span> <a id="4765c9" class="tk">EXTI_PR_PR13</a>                   ((<a id="4765c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Pending bit for line 13 */</span></td></tr>
<tr name="4766" id="4766">
<td><a id="l4766" class='ln'>4766</a></td><td><span class="pp">#define</span> <a id="4766c9" class="tk">EXTI_PR_PR14</a>                   ((<a id="4766c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt; Pending bit for line 14 */</span></td></tr>
<tr name="4767" id="4767">
<td><a id="l4767" class='ln'>4767</a></td><td><span class="pp">#define</span> <a id="4767c9" class="tk">EXTI_PR_PR15</a>                   ((<a id="4767c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt; Pending bit for line 15 */</span></td></tr>
<tr name="4768" id="4768">
<td><a id="l4768" class='ln'>4768</a></td><td><span class="pp">#define</span> <a id="4768c9" class="tk">EXTI_PR_PR16</a>                   ((<a id="4768c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; Pending bit for line 16 */</span></td></tr>
<tr name="4769" id="4769">
<td><a id="l4769" class='ln'>4769</a></td><td><span class="pp">#define</span> <a id="4769c9" class="tk">EXTI_PR_PR17</a>                   ((<a id="4769c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt; Pending bit for line 17 */</span></td></tr>
<tr name="4770" id="4770">
<td><a id="l4770" class='ln'>4770</a></td><td><span class="pp">#define</span> <a id="4770c9" class="tk">EXTI_PR_PR18</a>                   ((<a id="4770c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt; Pending bit for line 18 */</span></td></tr>
<tr name="4771" id="4771">
<td><a id="l4771" class='ln'>4771</a></td><td><span class="pp">#define</span> <a id="4771c9" class="tk">EXTI_PR_PR19</a>                   ((<a id="4771c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt; Pending bit for line 19 */</span></td></tr>
<tr name="4772" id="4772">
<td><a id="l4772" class='ln'>4772</a></td><td><span class="pp">#define</span> <a id="4772c9" class="tk">EXTI_PR_PR23</a>                   ((<a id="4772c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt; Pending bit for line 23 */</span></td></tr>
<tr name="4773" id="4773">
<td><a id="l4773" class='ln'>4773</a></td><td></td></tr>
<tr name="4774" id="4774">
<td><a id="l4774" class='ln'>4774</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="4775" id="4775">
<td><a id="l4775" class='ln'>4775</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="4776" id="4776">
<td><a id="l4776" class='ln'>4776</a></td><td>  <span class="ct">/*                                    FLASH                                   */</span></td></tr>
<tr name="4777" id="4777">
<td><a id="l4777" class='ln'>4777</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="4778" id="4778">
<td><a id="l4778" class='ln'>4778</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="4779" id="4779">
<td><a id="l4779" class='ln'>4779</a></td><td>  <span class="ct">/*******************  Bits definition for FLASH_ACR register  *****************/</span></td></tr>
<tr name="4780" id="4780">
<td><a id="l4780" class='ln'>4780</a></td><td><span class="pp">#define</span> <a id="4780c9" class="tk">FLASH_ACR_LATENCY</a>              ((<a id="4780c42" class="tk">uint32_t</a>)0x0000000F)</td></tr>
<tr name="4781" id="4781">
<td><a id="l4781" class='ln'>4781</a></td><td><span class="pp">#define</span> <a id="4781c9" class="tk">FLASH_ACR_LATENCY_0WS</a>          ((<a id="4781c42" class="tk">uint32_t</a>)0x00000000)</td></tr>
<tr name="4782" id="4782">
<td><a id="l4782" class='ln'>4782</a></td><td><span class="pp">#define</span> <a id="4782c9" class="tk">FLASH_ACR_LATENCY_1WS</a>          ((<a id="4782c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="4783" id="4783">
<td><a id="l4783" class='ln'>4783</a></td><td><span class="pp">#define</span> <a id="4783c9" class="tk">FLASH_ACR_LATENCY_2WS</a>          ((<a id="4783c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="4784" id="4784">
<td><a id="l4784" class='ln'>4784</a></td><td><span class="pp">#define</span> <a id="4784c9" class="tk">FLASH_ACR_LATENCY_3WS</a>          ((<a id="4784c42" class="tk">uint32_t</a>)0x00000003)</td></tr>
<tr name="4785" id="4785">
<td><a id="l4785" class='ln'>4785</a></td><td><span class="pp">#define</span> <a id="4785c9" class="tk">FLASH_ACR_LATENCY_4WS</a>          ((<a id="4785c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="4786" id="4786">
<td><a id="l4786" class='ln'>4786</a></td><td><span class="pp">#define</span> <a id="4786c9" class="tk">FLASH_ACR_LATENCY_5WS</a>          ((<a id="4786c42" class="tk">uint32_t</a>)0x00000005)</td></tr>
<tr name="4787" id="4787">
<td><a id="l4787" class='ln'>4787</a></td><td><span class="pp">#define</span> <a id="4787c9" class="tk">FLASH_ACR_LATENCY_6WS</a>          ((<a id="4787c42" class="tk">uint32_t</a>)0x00000006)</td></tr>
<tr name="4788" id="4788">
<td><a id="l4788" class='ln'>4788</a></td><td><span class="pp">#define</span> <a id="4788c9" class="tk">FLASH_ACR_LATENCY_7WS</a>          ((<a id="4788c42" class="tk">uint32_t</a>)0x00000007)</td></tr>
<tr name="4789" id="4789">
<td><a id="l4789" class='ln'>4789</a></td><td><span class="pp">#define</span> <a id="4789c9" class="tk">FLASH_ACR_LATENCY_8WS</a>          ((<a id="4789c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="4790" id="4790">
<td><a id="l4790" class='ln'>4790</a></td><td><span class="pp">#define</span> <a id="4790c9" class="tk">FLASH_ACR_LATENCY_9WS</a>          ((<a id="4790c42" class="tk">uint32_t</a>)0x00000009)</td></tr>
<tr name="4791" id="4791">
<td><a id="l4791" class='ln'>4791</a></td><td><span class="pp">#define</span> <a id="4791c9" class="tk">FLASH_ACR_LATENCY_10WS</a>         ((<a id="4791c42" class="tk">uint32_t</a>)0x0000000A)</td></tr>
<tr name="4792" id="4792">
<td><a id="l4792" class='ln'>4792</a></td><td><span class="pp">#define</span> <a id="4792c9" class="tk">FLASH_ACR_LATENCY_11WS</a>         ((<a id="4792c42" class="tk">uint32_t</a>)0x0000000B)</td></tr>
<tr name="4793" id="4793">
<td><a id="l4793" class='ln'>4793</a></td><td><span class="pp">#define</span> <a id="4793c9" class="tk">FLASH_ACR_LATENCY_12WS</a>         ((<a id="4793c42" class="tk">uint32_t</a>)0x0000000C)</td></tr>
<tr name="4794" id="4794">
<td><a id="l4794" class='ln'>4794</a></td><td><span class="pp">#define</span> <a id="4794c9" class="tk">FLASH_ACR_LATENCY_13WS</a>         ((<a id="4794c42" class="tk">uint32_t</a>)0x0000000D)</td></tr>
<tr name="4795" id="4795">
<td><a id="l4795" class='ln'>4795</a></td><td><span class="pp">#define</span> <a id="4795c9" class="tk">FLASH_ACR_LATENCY_14WS</a>         ((<a id="4795c42" class="tk">uint32_t</a>)0x0000000E)</td></tr>
<tr name="4796" id="4796">
<td><a id="l4796" class='ln'>4796</a></td><td><span class="pp">#define</span> <a id="4796c9" class="tk">FLASH_ACR_LATENCY_15WS</a>         ((<a id="4796c42" class="tk">uint32_t</a>)0x0000000F)</td></tr>
<tr name="4797" id="4797">
<td><a id="l4797" class='ln'>4797</a></td><td><span class="pp">#define</span> <a id="4797c9" class="tk">FLASH_ACR_PRFTEN</a>               ((<a id="4797c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="4798" id="4798">
<td><a id="l4798" class='ln'>4798</a></td><td><span class="pp">#define</span> <a id="4798c9" class="tk">FLASH_ACR_ICEN</a>                 ((<a id="4798c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="4799" id="4799">
<td><a id="l4799" class='ln'>4799</a></td><td><span class="pp">#define</span> <a id="4799c9" class="tk">FLASH_ACR_DCEN</a>                 ((<a id="4799c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="4800" id="4800">
<td><a id="l4800" class='ln'>4800</a></td><td><span class="pp">#define</span> <a id="4800c9" class="tk">FLASH_ACR_ICRST</a>                ((<a id="4800c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="4801" id="4801">
<td><a id="l4801" class='ln'>4801</a></td><td><span class="pp">#define</span> <a id="4801c9" class="tk">FLASH_ACR_DCRST</a>                ((<a id="4801c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="4802" id="4802">
<td><a id="l4802" class='ln'>4802</a></td><td><span class="pp">#define</span> <a id="4802c9" class="tk">FLASH_ACR_BYTE0_ADDRESS</a>        ((<a id="4802c42" class="tk">uint32_t</a>)0x40023C00)</td></tr>
<tr name="4803" id="4803">
<td><a id="l4803" class='ln'>4803</a></td><td><span class="pp">#define</span> <a id="4803c9" class="tk">FLASH_ACR_BYTE2_ADDRESS</a>        ((<a id="4803c42" class="tk">uint32_t</a>)0x40023C03)</td></tr>
<tr name="4804" id="4804">
<td><a id="l4804" class='ln'>4804</a></td><td></td></tr>
<tr name="4805" id="4805">
<td><a id="l4805" class='ln'>4805</a></td><td>  <span class="ct">/*******************  Bits definition for FLASH_SR register  ******************/</span></td></tr>
<tr name="4806" id="4806">
<td><a id="l4806" class='ln'>4806</a></td><td><span class="pp">#define</span> <a id="4806c9" class="tk">FLASH_SR_EOP</a>                   ((<a id="4806c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="4807" id="4807">
<td><a id="l4807" class='ln'>4807</a></td><td><span class="pp">#define</span> <a id="4807c9" class="tk">FLASH_SR_SOP</a>                   ((<a id="4807c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="4808" id="4808">
<td><a id="l4808" class='ln'>4808</a></td><td><span class="pp">#define</span> <a id="4808c9" class="tk">FLASH_SR_WRPERR</a>                ((<a id="4808c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="4809" id="4809">
<td><a id="l4809" class='ln'>4809</a></td><td><span class="pp">#define</span> <a id="4809c9" class="tk">FLASH_SR_PGAERR</a>                ((<a id="4809c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="4810" id="4810">
<td><a id="l4810" class='ln'>4810</a></td><td><span class="pp">#define</span> <a id="4810c9" class="tk">FLASH_SR_PGPERR</a>                ((<a id="4810c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="4811" id="4811">
<td><a id="l4811" class='ln'>4811</a></td><td><span class="pp">#define</span> <a id="4811c9" class="tk">FLASH_SR_PGSERR</a>                ((<a id="4811c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="4812" id="4812">
<td><a id="l4812" class='ln'>4812</a></td><td><span class="pp">#define</span> <a id="4812c9" class="tk">FLASH_SR_BSY</a>                   ((<a id="4812c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="4813" id="4813">
<td><a id="l4813" class='ln'>4813</a></td><td></td></tr>
<tr name="4814" id="4814">
<td><a id="l4814" class='ln'>4814</a></td><td>  <span class="ct">/*******************  Bits definition for FLASH_CR register  ******************/</span></td></tr>
<tr name="4815" id="4815">
<td><a id="l4815" class='ln'>4815</a></td><td><span class="pp">#define</span> <a id="4815c9" class="tk">FLASH_CR_PG</a>                    ((<a id="4815c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="4816" id="4816">
<td><a id="l4816" class='ln'>4816</a></td><td><span class="pp">#define</span> <a id="4816c9" class="tk">FLASH_CR_SER</a>                   ((<a id="4816c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="4817" id="4817">
<td><a id="l4817" class='ln'>4817</a></td><td><span class="pp">#define</span> <a id="4817c9" class="tk">FLASH_CR_MER</a>                   ((<a id="4817c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="4818" id="4818">
<td><a id="l4818" class='ln'>4818</a></td><td><span class="pp">#define</span> <a id="4818c9" class="tk">FLASH_CR_MER1</a>                  <a id="4818c40" class="tk">FLASH_CR_MER</a></td></tr>
<tr name="4819" id="4819">
<td><a id="l4819" class='ln'>4819</a></td><td><span class="pp">#define</span> <a id="4819c9" class="tk">FLASH_CR_SNB</a>                   ((<a id="4819c42" class="tk">uint32_t</a>)0x000000F8)</td></tr>
<tr name="4820" id="4820">
<td><a id="l4820" class='ln'>4820</a></td><td><span class="pp">#define</span> <a id="4820c9" class="tk">FLASH_CR_SNB_0</a>                 ((<a id="4820c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="4821" id="4821">
<td><a id="l4821" class='ln'>4821</a></td><td><span class="pp">#define</span> <a id="4821c9" class="tk">FLASH_CR_SNB_1</a>                 ((<a id="4821c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="4822" id="4822">
<td><a id="l4822" class='ln'>4822</a></td><td><span class="pp">#define</span> <a id="4822c9" class="tk">FLASH_CR_SNB_2</a>                 ((<a id="4822c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="4823" id="4823">
<td><a id="l4823" class='ln'>4823</a></td><td><span class="pp">#define</span> <a id="4823c9" class="tk">FLASH_CR_SNB_3</a>                 ((<a id="4823c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="4824" id="4824">
<td><a id="l4824" class='ln'>4824</a></td><td><span class="pp">#define</span> <a id="4824c9" class="tk">FLASH_CR_SNB_4</a>                 ((<a id="4824c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="4825" id="4825">
<td><a id="l4825" class='ln'>4825</a></td><td><span class="pp">#define</span> <a id="4825c9" class="tk">FLASH_CR_PSIZE</a>                 ((<a id="4825c42" class="tk">uint32_t</a>)0x00000300)</td></tr>
<tr name="4826" id="4826">
<td><a id="l4826" class='ln'>4826</a></td><td><span class="pp">#define</span> <a id="4826c9" class="tk">FLASH_CR_PSIZE_0</a>               ((<a id="4826c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="4827" id="4827">
<td><a id="l4827" class='ln'>4827</a></td><td><span class="pp">#define</span> <a id="4827c9" class="tk">FLASH_CR_PSIZE_1</a>               ((<a id="4827c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="4828" id="4828">
<td><a id="l4828" class='ln'>4828</a></td><td><span class="pp">#define</span> <a id="4828c9" class="tk">FLASH_CR_MER2</a>                  ((<a id="4828c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="4829" id="4829">
<td><a id="l4829" class='ln'>4829</a></td><td><span class="pp">#define</span> <a id="4829c9" class="tk">FLASH_CR_STRT</a>                  ((<a id="4829c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="4830" id="4830">
<td><a id="l4830" class='ln'>4830</a></td><td><span class="pp">#define</span> <a id="4830c9" class="tk">FLASH_CR_EOPIE</a>                 ((<a id="4830c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="4831" id="4831">
<td><a id="l4831" class='ln'>4831</a></td><td><span class="pp">#define</span> <a id="4831c9" class="tk">FLASH_CR_LOCK</a>                  ((<a id="4831c42" class="tk">uint32_t</a>)0x80000000)</td></tr>
<tr name="4832" id="4832">
<td><a id="l4832" class='ln'>4832</a></td><td></td></tr>
<tr name="4833" id="4833">
<td><a id="l4833" class='ln'>4833</a></td><td>  <span class="ct">/*******************  Bits definition for FLASH_OPTCR register  ***************/</span></td></tr>
<tr name="4834" id="4834">
<td><a id="l4834" class='ln'>4834</a></td><td><span class="pp">#define</span> <a id="4834c9" class="tk">FLASH_OPTCR_OPTLOCK</a>            ((<a id="4834c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="4835" id="4835">
<td><a id="l4835" class='ln'>4835</a></td><td><span class="pp">#define</span> <a id="4835c9" class="tk">FLASH_OPTCR_OPTSTRT</a>            ((<a id="4835c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="4836" id="4836">
<td><a id="l4836" class='ln'>4836</a></td><td><span class="pp">#define</span> <a id="4836c9" class="tk">FLASH_OPTCR_BOR_LEV_0</a>          ((<a id="4836c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="4837" id="4837">
<td><a id="l4837" class='ln'>4837</a></td><td><span class="pp">#define</span> <a id="4837c9" class="tk">FLASH_OPTCR_BOR_LEV_1</a>          ((<a id="4837c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="4838" id="4838">
<td><a id="l4838" class='ln'>4838</a></td><td><span class="pp">#define</span> <a id="4838c9" class="tk">FLASH_OPTCR_BOR_LEV</a>            ((<a id="4838c42" class="tk">uint32_t</a>)0x0000000C)</td></tr>
<tr name="4839" id="4839">
<td><a id="l4839" class='ln'>4839</a></td><td><span class="pp">#define</span> <a id="4839c9" class="tk">FLASH_OPTCR_BFB2</a>               ((<a id="4839c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="4840" id="4840">
<td><a id="l4840" class='ln'>4840</a></td><td><span class="pp">#define</span> <a id="4840c9" class="tk">FLASH_OPTCR_WDG_SW</a>             ((<a id="4840c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="4841" id="4841">
<td><a id="l4841" class='ln'>4841</a></td><td><span class="pp">#define</span> <a id="4841c9" class="tk">FLASH_OPTCR_nRST_STOP</a>          ((<a id="4841c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="4842" id="4842">
<td><a id="l4842" class='ln'>4842</a></td><td><span class="pp">#define</span> <a id="4842c9" class="tk">FLASH_OPTCR_nRST_STDBY</a>         ((<a id="4842c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="4843" id="4843">
<td><a id="l4843" class='ln'>4843</a></td><td><span class="pp">#define</span> <a id="4843c9" class="tk">FLASH_OPTCR_RDP</a>                ((<a id="4843c42" class="tk">uint32_t</a>)0x0000FF00)</td></tr>
<tr name="4844" id="4844">
<td><a id="l4844" class='ln'>4844</a></td><td><span class="pp">#define</span> <a id="4844c9" class="tk">FLASH_OPTCR_RDP_0</a>              ((<a id="4844c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="4845" id="4845">
<td><a id="l4845" class='ln'>4845</a></td><td><span class="pp">#define</span> <a id="4845c9" class="tk">FLASH_OPTCR_RDP_1</a>              ((<a id="4845c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="4846" id="4846">
<td><a id="l4846" class='ln'>4846</a></td><td><span class="pp">#define</span> <a id="4846c9" class="tk">FLASH_OPTCR_RDP_2</a>              ((<a id="4846c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="4847" id="4847">
<td><a id="l4847" class='ln'>4847</a></td><td><span class="pp">#define</span> <a id="4847c9" class="tk">FLASH_OPTCR_RDP_3</a>              ((<a id="4847c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="4848" id="4848">
<td><a id="l4848" class='ln'>4848</a></td><td><span class="pp">#define</span> <a id="4848c9" class="tk">FLASH_OPTCR_RDP_4</a>              ((<a id="4848c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="4849" id="4849">
<td><a id="l4849" class='ln'>4849</a></td><td><span class="pp">#define</span> <a id="4849c9" class="tk">FLASH_OPTCR_RDP_5</a>              ((<a id="4849c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="4850" id="4850">
<td><a id="l4850" class='ln'>4850</a></td><td><span class="pp">#define</span> <a id="4850c9" class="tk">FLASH_OPTCR_RDP_6</a>              ((<a id="4850c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="4851" id="4851">
<td><a id="l4851" class='ln'>4851</a></td><td><span class="pp">#define</span> <a id="4851c9" class="tk">FLASH_OPTCR_RDP_7</a>              ((<a id="4851c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="4852" id="4852">
<td><a id="l4852" class='ln'>4852</a></td><td><span class="pp">#define</span> <a id="4852c9" class="tk">FLASH_OPTCR_nWRP</a>               ((<a id="4852c42" class="tk">uint32_t</a>)0x0FFF0000)</td></tr>
<tr name="4853" id="4853">
<td><a id="l4853" class='ln'>4853</a></td><td><span class="pp">#define</span> <a id="4853c9" class="tk">FLASH_OPTCR_nWRP_0</a>             ((<a id="4853c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="4854" id="4854">
<td><a id="l4854" class='ln'>4854</a></td><td><span class="pp">#define</span> <a id="4854c9" class="tk">FLASH_OPTCR_nWRP_1</a>             ((<a id="4854c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="4855" id="4855">
<td><a id="l4855" class='ln'>4855</a></td><td><span class="pp">#define</span> <a id="4855c9" class="tk">FLASH_OPTCR_nWRP_2</a>             ((<a id="4855c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="4856" id="4856">
<td><a id="l4856" class='ln'>4856</a></td><td><span class="pp">#define</span> <a id="4856c9" class="tk">FLASH_OPTCR_nWRP_3</a>             ((<a id="4856c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="4857" id="4857">
<td><a id="l4857" class='ln'>4857</a></td><td><span class="pp">#define</span> <a id="4857c9" class="tk">FLASH_OPTCR_nWRP_4</a>             ((<a id="4857c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="4858" id="4858">
<td><a id="l4858" class='ln'>4858</a></td><td><span class="pp">#define</span> <a id="4858c9" class="tk">FLASH_OPTCR_nWRP_5</a>             ((<a id="4858c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="4859" id="4859">
<td><a id="l4859" class='ln'>4859</a></td><td><span class="pp">#define</span> <a id="4859c9" class="tk">FLASH_OPTCR_nWRP_6</a>             ((<a id="4859c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="4860" id="4860">
<td><a id="l4860" class='ln'>4860</a></td><td><span class="pp">#define</span> <a id="4860c9" class="tk">FLASH_OPTCR_nWRP_7</a>             ((<a id="4860c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="4861" id="4861">
<td><a id="l4861" class='ln'>4861</a></td><td><span class="pp">#define</span> <a id="4861c9" class="tk">FLASH_OPTCR_nWRP_8</a>             ((<a id="4861c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="4862" id="4862">
<td><a id="l4862" class='ln'>4862</a></td><td><span class="pp">#define</span> <a id="4862c9" class="tk">FLASH_OPTCR_nWRP_9</a>             ((<a id="4862c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="4863" id="4863">
<td><a id="l4863" class='ln'>4863</a></td><td><span class="pp">#define</span> <a id="4863c9" class="tk">FLASH_OPTCR_nWRP_10</a>            ((<a id="4863c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="4864" id="4864">
<td><a id="l4864" class='ln'>4864</a></td><td><span class="pp">#define</span> <a id="4864c9" class="tk">FLASH_OPTCR_nWRP_11</a>            ((<a id="4864c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="4865" id="4865">
<td><a id="l4865" class='ln'>4865</a></td><td><span class="pp">#define</span> <a id="4865c9" class="tk">FLASH_OPTCR_DB1M</a>               ((<a id="4865c42" class="tk">uint32_t</a>)0x40000000)</td></tr>
<tr name="4866" id="4866">
<td><a id="l4866" class='ln'>4866</a></td><td><span class="pp">#define</span> <a id="4866c9" class="tk">FLASH_OPTCR_SPRMOD</a>             ((<a id="4866c42" class="tk">uint32_t</a>)0x80000000)</td></tr>
<tr name="4867" id="4867">
<td><a id="l4867" class='ln'>4867</a></td><td></td></tr>
<tr name="4868" id="4868">
<td><a id="l4868" class='ln'>4868</a></td><td>  <span class="ct">/******************  Bits definition for FLASH_OPTCR1 register  ***************/</span></td></tr>
<tr name="4869" id="4869">
<td><a id="l4869" class='ln'>4869</a></td><td><span class="pp">#define</span> <a id="4869c9" class="tk">FLASH_OPTCR1_nWRP</a>              ((<a id="4869c42" class="tk">uint32_t</a>)0x0FFF0000)</td></tr>
<tr name="4870" id="4870">
<td><a id="l4870" class='ln'>4870</a></td><td><span class="pp">#define</span> <a id="4870c9" class="tk">FLASH_OPTCR1_nWRP_0</a>            ((<a id="4870c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="4871" id="4871">
<td><a id="l4871" class='ln'>4871</a></td><td><span class="pp">#define</span> <a id="4871c9" class="tk">FLASH_OPTCR1_nWRP_1</a>            ((<a id="4871c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="4872" id="4872">
<td><a id="l4872" class='ln'>4872</a></td><td><span class="pp">#define</span> <a id="4872c9" class="tk">FLASH_OPTCR1_nWRP_2</a>            ((<a id="4872c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="4873" id="4873">
<td><a id="l4873" class='ln'>4873</a></td><td><span class="pp">#define</span> <a id="4873c9" class="tk">FLASH_OPTCR1_nWRP_3</a>            ((<a id="4873c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="4874" id="4874">
<td><a id="l4874" class='ln'>4874</a></td><td><span class="pp">#define</span> <a id="4874c9" class="tk">FLASH_OPTCR1_nWRP_4</a>            ((<a id="4874c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="4875" id="4875">
<td><a id="l4875" class='ln'>4875</a></td><td><span class="pp">#define</span> <a id="4875c9" class="tk">FLASH_OPTCR1_nWRP_5</a>            ((<a id="4875c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="4876" id="4876">
<td><a id="l4876" class='ln'>4876</a></td><td><span class="pp">#define</span> <a id="4876c9" class="tk">FLASH_OPTCR1_nWRP_6</a>            ((<a id="4876c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="4877" id="4877">
<td><a id="l4877" class='ln'>4877</a></td><td><span class="pp">#define</span> <a id="4877c9" class="tk">FLASH_OPTCR1_nWRP_7</a>            ((<a id="4877c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="4878" id="4878">
<td><a id="l4878" class='ln'>4878</a></td><td><span class="pp">#define</span> <a id="4878c9" class="tk">FLASH_OPTCR1_nWRP_8</a>            ((<a id="4878c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="4879" id="4879">
<td><a id="l4879" class='ln'>4879</a></td><td><span class="pp">#define</span> <a id="4879c9" class="tk">FLASH_OPTCR1_nWRP_9</a>            ((<a id="4879c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="4880" id="4880">
<td><a id="l4880" class='ln'>4880</a></td><td><span class="pp">#define</span> <a id="4880c9" class="tk">FLASH_OPTCR1_nWRP_10</a>           ((<a id="4880c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="4881" id="4881">
<td><a id="l4881" class='ln'>4881</a></td><td><span class="pp">#define</span> <a id="4881c9" class="tk">FLASH_OPTCR1_nWRP_11</a>           ((<a id="4881c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="4882" id="4882">
<td><a id="l4882" class='ln'>4882</a></td><td><span class="pp">#if</span> <a id="4882c5" class="tk">defined</a>(<a id="4882c13" class="tk">STM32F40_41xxx</a>) <a id="4882c29" class="tk">||</a> <a id="4882c32" class="tk">defined</a>(<a id="4882c40" class="tk">STM32F412xG</a>)</td></tr>
<tr name="4883" id="4883">
<td><a id="l4883" class='ln'>4883</a></td><td></td></tr>
<tr name="4884" id="4884">
<td><a id="l4884" class='ln'>4884</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="4885" id="4885">
<td><a id="l4885" class='ln'>4885</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="4886" id="4886">
<td><a id="l4886" class='ln'>4886</a></td><td>  <span class="ct">/*                       Flexible Static Memory Controller                    */</span></td></tr>
<tr name="4887" id="4887">
<td><a id="l4887" class='ln'>4887</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="4888" id="4888">
<td><a id="l4888" class='ln'>4888</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="4889" id="4889">
<td><a id="l4889" class='ln'>4889</a></td><td>  <span class="ct">/******************  Bit definition for FSMC_BCR1 register  *******************/</span></td></tr>
<tr name="4890" id="4890">
<td><a id="l4890" class='ln'>4890</a></td><td><span class="pp">#define</span> <a id="4890c9" class="tk">FSMC_BCR1_MBKEN</a>                ((<a id="4890c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Memory bank enable bit                 */</span></td></tr>
<tr name="4891" id="4891">
<td><a id="l4891" class='ln'>4891</a></td><td><span class="pp">#define</span> <a id="4891c9" class="tk">FSMC_BCR1_MUXEN</a>                ((<a id="4891c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Address/data multiplexing enable bit   */</span></td></tr>
<tr name="4892" id="4892">
<td><a id="l4892" class='ln'>4892</a></td><td><span class="pp">#define</span> <a id="4892c9" class="tk">FSMC_BCR1_MTYP</a>                 ((<a id="4892c42" class="tk">uint32_t</a>)0x0000000C)    <span class="ct">/*!&lt;MTYP[1:0] bits (Memory type)           */</span></td></tr>
<tr name="4893" id="4893">
<td><a id="l4893" class='ln'>4893</a></td><td><span class="pp">#define</span> <a id="4893c9" class="tk">FSMC_BCR1_MTYP_0</a>               ((<a id="4893c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="4894" id="4894">
<td><a id="l4894" class='ln'>4894</a></td><td><span class="pp">#define</span> <a id="4894c9" class="tk">FSMC_BCR1_MTYP_1</a>               ((<a id="4894c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="4895" id="4895">
<td><a id="l4895" class='ln'>4895</a></td><td><span class="pp">#define</span> <a id="4895c9" class="tk">FSMC_BCR1_MWID</a>                 ((<a id="4895c42" class="tk">uint32_t</a>)0x00000030)    <span class="ct">/*!&lt;MWID[1:0] bits (Memory data bus width) */</span></td></tr>
<tr name="4896" id="4896">
<td><a id="l4896" class='ln'>4896</a></td><td><span class="pp">#define</span> <a id="4896c9" class="tk">FSMC_BCR1_MWID_0</a>               ((<a id="4896c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="4897" id="4897">
<td><a id="l4897" class='ln'>4897</a></td><td><span class="pp">#define</span> <a id="4897c9" class="tk">FSMC_BCR1_MWID_1</a>               ((<a id="4897c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="4898" id="4898">
<td><a id="l4898" class='ln'>4898</a></td><td><span class="pp">#define</span> <a id="4898c9" class="tk">FSMC_BCR1_FACCEN</a>               ((<a id="4898c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Flash access enable                    */</span></td></tr>
<tr name="4899" id="4899">
<td><a id="l4899" class='ln'>4899</a></td><td><span class="pp">#define</span> <a id="4899c9" class="tk">FSMC_BCR1_BURSTEN</a>              ((<a id="4899c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Burst enable bit                       */</span></td></tr>
<tr name="4900" id="4900">
<td><a id="l4900" class='ln'>4900</a></td><td><span class="pp">#define</span> <a id="4900c9" class="tk">FSMC_BCR1_WAITPOL</a>              ((<a id="4900c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Wait signal polarity bit               */</span></td></tr>
<tr name="4901" id="4901">
<td><a id="l4901" class='ln'>4901</a></td><td><span class="pp">#define</span> <a id="4901c9" class="tk">FSMC_BCR1_WRAPMOD</a>              ((<a id="4901c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Wrapped burst mode support             */</span></td></tr>
<tr name="4902" id="4902">
<td><a id="l4902" class='ln'>4902</a></td><td><span class="pp">#define</span> <a id="4902c9" class="tk">FSMC_BCR1_WAITCFG</a>              ((<a id="4902c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Wait timing configuration              */</span></td></tr>
<tr name="4903" id="4903">
<td><a id="l4903" class='ln'>4903</a></td><td><span class="pp">#define</span> <a id="4903c9" class="tk">FSMC_BCR1_WREN</a>                 ((<a id="4903c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Write enable bit                       */</span></td></tr>
<tr name="4904" id="4904">
<td><a id="l4904" class='ln'>4904</a></td><td><span class="pp">#define</span> <a id="4904c9" class="tk">FSMC_BCR1_WAITEN</a>               ((<a id="4904c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Wait enable bit                        */</span></td></tr>
<tr name="4905" id="4905">
<td><a id="l4905" class='ln'>4905</a></td><td><span class="pp">#define</span> <a id="4905c9" class="tk">FSMC_BCR1_EXTMOD</a>               ((<a id="4905c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Extended mode enable                   */</span></td></tr>
<tr name="4906" id="4906">
<td><a id="l4906" class='ln'>4906</a></td><td><span class="pp">#define</span> <a id="4906c9" class="tk">FSMC_BCR1_ASYNCWAIT</a>            ((<a id="4906c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Asynchronous wait                      */</span></td></tr>
<tr name="4907" id="4907">
<td><a id="l4907" class='ln'>4907</a></td><td><span class="pp">#define</span> <a id="4907c9" class="tk">FSMC_BCR1_CBURSTRW</a>             ((<a id="4907c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Write burst enable                     */</span></td></tr>
<tr name="4908" id="4908">
<td><a id="l4908" class='ln'>4908</a></td><td></td></tr>
<tr name="4909" id="4909">
<td><a id="l4909" class='ln'>4909</a></td><td>  <span class="ct">/******************  Bit definition for FSMC_BCR2 register  *******************/</span></td></tr>
<tr name="4910" id="4910">
<td><a id="l4910" class='ln'>4910</a></td><td><span class="pp">#define</span> <a id="4910c9" class="tk">FSMC_BCR2_MBKEN</a>                ((<a id="4910c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Memory bank enable bit                */</span></td></tr>
<tr name="4911" id="4911">
<td><a id="l4911" class='ln'>4911</a></td><td><span class="pp">#define</span> <a id="4911c9" class="tk">FSMC_BCR2_MUXEN</a>                ((<a id="4911c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Address/data multiplexing enable bit   */</span></td></tr>
<tr name="4912" id="4912">
<td><a id="l4912" class='ln'>4912</a></td><td><span class="pp">#define</span> <a id="4912c9" class="tk">FSMC_BCR2_MTYP</a>                 ((<a id="4912c42" class="tk">uint32_t</a>)0x0000000C)    <span class="ct">/*!&lt;MTYP[1:0] bits (Memory type)           */</span></td></tr>
<tr name="4913" id="4913">
<td><a id="l4913" class='ln'>4913</a></td><td><span class="pp">#define</span> <a id="4913c9" class="tk">FSMC_BCR2_MTYP_0</a>               ((<a id="4913c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="4914" id="4914">
<td><a id="l4914" class='ln'>4914</a></td><td><span class="pp">#define</span> <a id="4914c9" class="tk">FSMC_BCR2_MTYP_1</a>               ((<a id="4914c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="4915" id="4915">
<td><a id="l4915" class='ln'>4915</a></td><td><span class="pp">#define</span> <a id="4915c9" class="tk">FSMC_BCR2_MWID</a>                 ((<a id="4915c42" class="tk">uint32_t</a>)0x00000030)    <span class="ct">/*!&lt;MWID[1:0] bits (Memory data bus width) */</span></td></tr>
<tr name="4916" id="4916">
<td><a id="l4916" class='ln'>4916</a></td><td><span class="pp">#define</span> <a id="4916c9" class="tk">FSMC_BCR2_MWID_0</a>               ((<a id="4916c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="4917" id="4917">
<td><a id="l4917" class='ln'>4917</a></td><td><span class="pp">#define</span> <a id="4917c9" class="tk">FSMC_BCR2_MWID_1</a>               ((<a id="4917c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="4918" id="4918">
<td><a id="l4918" class='ln'>4918</a></td><td><span class="pp">#define</span> <a id="4918c9" class="tk">FSMC_BCR2_FACCEN</a>               ((<a id="4918c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Flash access enable                    */</span></td></tr>
<tr name="4919" id="4919">
<td><a id="l4919" class='ln'>4919</a></td><td><span class="pp">#define</span> <a id="4919c9" class="tk">FSMC_BCR2_BURSTEN</a>              ((<a id="4919c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Burst enable bit                       */</span></td></tr>
<tr name="4920" id="4920">
<td><a id="l4920" class='ln'>4920</a></td><td><span class="pp">#define</span> <a id="4920c9" class="tk">FSMC_BCR2_WAITPOL</a>              ((<a id="4920c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Wait signal polarity bit               */</span></td></tr>
<tr name="4921" id="4921">
<td><a id="l4921" class='ln'>4921</a></td><td><span class="pp">#define</span> <a id="4921c9" class="tk">FSMC_BCR2_WRAPMOD</a>              ((<a id="4921c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Wrapped burst mode support             */</span></td></tr>
<tr name="4922" id="4922">
<td><a id="l4922" class='ln'>4922</a></td><td><span class="pp">#define</span> <a id="4922c9" class="tk">FSMC_BCR2_WAITCFG</a>              ((<a id="4922c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Wait timing configuration              */</span></td></tr>
<tr name="4923" id="4923">
<td><a id="l4923" class='ln'>4923</a></td><td><span class="pp">#define</span> <a id="4923c9" class="tk">FSMC_BCR2_WREN</a>                 ((<a id="4923c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Write enable bit                       */</span></td></tr>
<tr name="4924" id="4924">
<td><a id="l4924" class='ln'>4924</a></td><td><span class="pp">#define</span> <a id="4924c9" class="tk">FSMC_BCR2_WAITEN</a>               ((<a id="4924c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Wait enable bit                        */</span></td></tr>
<tr name="4925" id="4925">
<td><a id="l4925" class='ln'>4925</a></td><td><span class="pp">#define</span> <a id="4925c9" class="tk">FSMC_BCR2_EXTMOD</a>               ((<a id="4925c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Extended mode enable                   */</span></td></tr>
<tr name="4926" id="4926">
<td><a id="l4926" class='ln'>4926</a></td><td><span class="pp">#define</span> <a id="4926c9" class="tk">FSMC_BCR2_ASYNCWAIT</a>            ((<a id="4926c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Asynchronous wait                      */</span></td></tr>
<tr name="4927" id="4927">
<td><a id="l4927" class='ln'>4927</a></td><td><span class="pp">#define</span> <a id="4927c9" class="tk">FSMC_BCR2_CBURSTRW</a>             ((<a id="4927c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Write burst enable                     */</span></td></tr>
<tr name="4928" id="4928">
<td><a id="l4928" class='ln'>4928</a></td><td></td></tr>
<tr name="4929" id="4929">
<td><a id="l4929" class='ln'>4929</a></td><td>  <span class="ct">/******************  Bit definition for FSMC_BCR3 register  *******************/</span></td></tr>
<tr name="4930" id="4930">
<td><a id="l4930" class='ln'>4930</a></td><td><span class="pp">#define</span> <a id="4930c9" class="tk">FSMC_BCR3_MBKEN</a>                ((<a id="4930c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Memory bank enable bit                 */</span></td></tr>
<tr name="4931" id="4931">
<td><a id="l4931" class='ln'>4931</a></td><td><span class="pp">#define</span> <a id="4931c9" class="tk">FSMC_BCR3_MUXEN</a>                ((<a id="4931c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Address/data multiplexing enable bit   */</span></td></tr>
<tr name="4932" id="4932">
<td><a id="l4932" class='ln'>4932</a></td><td><span class="pp">#define</span> <a id="4932c9" class="tk">FSMC_BCR3_MTYP</a>                 ((<a id="4932c42" class="tk">uint32_t</a>)0x0000000C)    <span class="ct">/*!&lt;MTYP[1:0] bits (Memory type)           */</span></td></tr>
<tr name="4933" id="4933">
<td><a id="l4933" class='ln'>4933</a></td><td><span class="pp">#define</span> <a id="4933c9" class="tk">FSMC_BCR3_MTYP_0</a>               ((<a id="4933c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="4934" id="4934">
<td><a id="l4934" class='ln'>4934</a></td><td><span class="pp">#define</span> <a id="4934c9" class="tk">FSMC_BCR3_MTYP_1</a>               ((<a id="4934c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="4935" id="4935">
<td><a id="l4935" class='ln'>4935</a></td><td><span class="pp">#define</span> <a id="4935c9" class="tk">FSMC_BCR3_MWID</a>                 ((<a id="4935c42" class="tk">uint32_t</a>)0x00000030)    <span class="ct">/*!&lt;MWID[1:0] bits (Memory data bus width) */</span></td></tr>
<tr name="4936" id="4936">
<td><a id="l4936" class='ln'>4936</a></td><td><span class="pp">#define</span> <a id="4936c9" class="tk">FSMC_BCR3_MWID_0</a>               ((<a id="4936c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="4937" id="4937">
<td><a id="l4937" class='ln'>4937</a></td><td><span class="pp">#define</span> <a id="4937c9" class="tk">FSMC_BCR3_MWID_1</a>               ((<a id="4937c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="4938" id="4938">
<td><a id="l4938" class='ln'>4938</a></td><td><span class="pp">#define</span> <a id="4938c9" class="tk">FSMC_BCR3_FACCEN</a>               ((<a id="4938c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Flash access enable                    */</span></td></tr>
<tr name="4939" id="4939">
<td><a id="l4939" class='ln'>4939</a></td><td><span class="pp">#define</span> <a id="4939c9" class="tk">FSMC_BCR3_BURSTEN</a>              ((<a id="4939c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Burst enable bit                       */</span></td></tr>
<tr name="4940" id="4940">
<td><a id="l4940" class='ln'>4940</a></td><td><span class="pp">#define</span> <a id="4940c9" class="tk">FSMC_BCR3_WAITPOL</a>              ((<a id="4940c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Wait signal polarity bit               */</span></td></tr>
<tr name="4941" id="4941">
<td><a id="l4941" class='ln'>4941</a></td><td><span class="pp">#define</span> <a id="4941c9" class="tk">FSMC_BCR3_WRAPMOD</a>              ((<a id="4941c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Wrapped burst mode support             */</span></td></tr>
<tr name="4942" id="4942">
<td><a id="l4942" class='ln'>4942</a></td><td><span class="pp">#define</span> <a id="4942c9" class="tk">FSMC_BCR3_WAITCFG</a>              ((<a id="4942c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Wait timing configuration              */</span></td></tr>
<tr name="4943" id="4943">
<td><a id="l4943" class='ln'>4943</a></td><td><span class="pp">#define</span> <a id="4943c9" class="tk">FSMC_BCR3_WREN</a>                 ((<a id="4943c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Write enable bit                       */</span></td></tr>
<tr name="4944" id="4944">
<td><a id="l4944" class='ln'>4944</a></td><td><span class="pp">#define</span> <a id="4944c9" class="tk">FSMC_BCR3_WAITEN</a>               ((<a id="4944c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Wait enable bit                        */</span></td></tr>
<tr name="4945" id="4945">
<td><a id="l4945" class='ln'>4945</a></td><td><span class="pp">#define</span> <a id="4945c9" class="tk">FSMC_BCR3_EXTMOD</a>               ((<a id="4945c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Extended mode enable                   */</span></td></tr>
<tr name="4946" id="4946">
<td><a id="l4946" class='ln'>4946</a></td><td><span class="pp">#define</span> <a id="4946c9" class="tk">FSMC_BCR3_ASYNCWAIT</a>            ((<a id="4946c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Asynchronous wait                      */</span></td></tr>
<tr name="4947" id="4947">
<td><a id="l4947" class='ln'>4947</a></td><td><span class="pp">#define</span> <a id="4947c9" class="tk">FSMC_BCR3_CBURSTRW</a>             ((<a id="4947c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Write burst enable                     */</span></td></tr>
<tr name="4948" id="4948">
<td><a id="l4948" class='ln'>4948</a></td><td></td></tr>
<tr name="4949" id="4949">
<td><a id="l4949" class='ln'>4949</a></td><td>  <span class="ct">/******************  Bit definition for FSMC_BCR4 register  *******************/</span></td></tr>
<tr name="4950" id="4950">
<td><a id="l4950" class='ln'>4950</a></td><td><span class="pp">#define</span> <a id="4950c9" class="tk">FSMC_BCR4_MBKEN</a>                ((<a id="4950c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Memory bank enable bit */</span></td></tr>
<tr name="4951" id="4951">
<td><a id="l4951" class='ln'>4951</a></td><td><span class="pp">#define</span> <a id="4951c9" class="tk">FSMC_BCR4_MUXEN</a>                ((<a id="4951c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Address/data multiplexing enable bit   */</span></td></tr>
<tr name="4952" id="4952">
<td><a id="l4952" class='ln'>4952</a></td><td><span class="pp">#define</span> <a id="4952c9" class="tk">FSMC_BCR4_MTYP</a>                 ((<a id="4952c42" class="tk">uint32_t</a>)0x0000000C)    <span class="ct">/*!&lt;MTYP[1:0] bits (Memory type)           */</span></td></tr>
<tr name="4953" id="4953">
<td><a id="l4953" class='ln'>4953</a></td><td><span class="pp">#define</span> <a id="4953c9" class="tk">FSMC_BCR4_MTYP_0</a>               ((<a id="4953c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="4954" id="4954">
<td><a id="l4954" class='ln'>4954</a></td><td><span class="pp">#define</span> <a id="4954c9" class="tk">FSMC_BCR4_MTYP_1</a>               ((<a id="4954c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="4955" id="4955">
<td><a id="l4955" class='ln'>4955</a></td><td><span class="pp">#define</span> <a id="4955c9" class="tk">FSMC_BCR4_MWID</a>                 ((<a id="4955c42" class="tk">uint32_t</a>)0x00000030)    <span class="ct">/*!&lt;MWID[1:0] bits (Memory data bus width) */</span></td></tr>
<tr name="4956" id="4956">
<td><a id="l4956" class='ln'>4956</a></td><td><span class="pp">#define</span> <a id="4956c9" class="tk">FSMC_BCR4_MWID_0</a>               ((<a id="4956c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="4957" id="4957">
<td><a id="l4957" class='ln'>4957</a></td><td><span class="pp">#define</span> <a id="4957c9" class="tk">FSMC_BCR4_MWID_1</a>               ((<a id="4957c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="4958" id="4958">
<td><a id="l4958" class='ln'>4958</a></td><td><span class="pp">#define</span> <a id="4958c9" class="tk">FSMC_BCR4_FACCEN</a>               ((<a id="4958c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Flash access enable                    */</span></td></tr>
<tr name="4959" id="4959">
<td><a id="l4959" class='ln'>4959</a></td><td><span class="pp">#define</span> <a id="4959c9" class="tk">FSMC_BCR4_BURSTEN</a>              ((<a id="4959c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Burst enable bit                       */</span></td></tr>
<tr name="4960" id="4960">
<td><a id="l4960" class='ln'>4960</a></td><td><span class="pp">#define</span> <a id="4960c9" class="tk">FSMC_BCR4_WAITPOL</a>              ((<a id="4960c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Wait signal polarity bit               */</span></td></tr>
<tr name="4961" id="4961">
<td><a id="l4961" class='ln'>4961</a></td><td><span class="pp">#define</span> <a id="4961c9" class="tk">FSMC_BCR4_WRAPMOD</a>              ((<a id="4961c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Wrapped burst mode support             */</span></td></tr>
<tr name="4962" id="4962">
<td><a id="l4962" class='ln'>4962</a></td><td><span class="pp">#define</span> <a id="4962c9" class="tk">FSMC_BCR4_WAITCFG</a>              ((<a id="4962c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Wait timing configuration              */</span></td></tr>
<tr name="4963" id="4963">
<td><a id="l4963" class='ln'>4963</a></td><td><span class="pp">#define</span> <a id="4963c9" class="tk">FSMC_BCR4_WREN</a>                 ((<a id="4963c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Write enable bit                       */</span></td></tr>
<tr name="4964" id="4964">
<td><a id="l4964" class='ln'>4964</a></td><td><span class="pp">#define</span> <a id="4964c9" class="tk">FSMC_BCR4_WAITEN</a>               ((<a id="4964c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Wait enable bit                        */</span></td></tr>
<tr name="4965" id="4965">
<td><a id="l4965" class='ln'>4965</a></td><td><span class="pp">#define</span> <a id="4965c9" class="tk">FSMC_BCR4_EXTMOD</a>               ((<a id="4965c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Extended mode enable                   */</span></td></tr>
<tr name="4966" id="4966">
<td><a id="l4966" class='ln'>4966</a></td><td><span class="pp">#define</span> <a id="4966c9" class="tk">FSMC_BCR4_ASYNCWAIT</a>            ((<a id="4966c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Asynchronous wait                      */</span></td></tr>
<tr name="4967" id="4967">
<td><a id="l4967" class='ln'>4967</a></td><td><span class="pp">#define</span> <a id="4967c9" class="tk">FSMC_BCR4_CBURSTRW</a>             ((<a id="4967c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Write burst enable                     */</span></td></tr>
<tr name="4968" id="4968">
<td><a id="l4968" class='ln'>4968</a></td><td></td></tr>
<tr name="4969" id="4969">
<td><a id="l4969" class='ln'>4969</a></td><td>  <span class="ct">/******************  Bit definition for FSMC_BTR1 register  ******************/</span></td></tr>
<tr name="4970" id="4970">
<td><a id="l4970" class='ln'>4970</a></td><td><span class="pp">#define</span> <a id="4970c9" class="tk">FSMC_BTR1_ADDSET</a>               ((<a id="4970c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt;ADDSET[3:0] bits (Address setup phase duration) */</span></td></tr>
<tr name="4971" id="4971">
<td><a id="l4971" class='ln'>4971</a></td><td><span class="pp">#define</span> <a id="4971c9" class="tk">FSMC_BTR1_ADDSET_0</a>             ((<a id="4971c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="4972" id="4972">
<td><a id="l4972" class='ln'>4972</a></td><td><span class="pp">#define</span> <a id="4972c9" class="tk">FSMC_BTR1_ADDSET_1</a>             ((<a id="4972c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="4973" id="4973">
<td><a id="l4973" class='ln'>4973</a></td><td><span class="pp">#define</span> <a id="4973c9" class="tk">FSMC_BTR1_ADDSET_2</a>             ((<a id="4973c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="4974" id="4974">
<td><a id="l4974" class='ln'>4974</a></td><td><span class="pp">#define</span> <a id="4974c9" class="tk">FSMC_BTR1_ADDSET_3</a>             ((<a id="4974c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="4975" id="4975">
<td><a id="l4975" class='ln'>4975</a></td><td><span class="pp">#define</span> <a id="4975c9" class="tk">FSMC_BTR1_ADDHLD</a>               ((<a id="4975c42" class="tk">uint32_t</a>)0x000000F0)    <span class="ct">/*!&lt;ADDHLD[3:0] bits (Address-hold phase duration) */</span></td></tr>
<tr name="4976" id="4976">
<td><a id="l4976" class='ln'>4976</a></td><td><span class="pp">#define</span> <a id="4976c9" class="tk">FSMC_BTR1_ADDHLD_0</a>             ((<a id="4976c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="4977" id="4977">
<td><a id="l4977" class='ln'>4977</a></td><td><span class="pp">#define</span> <a id="4977c9" class="tk">FSMC_BTR1_ADDHLD_1</a>             ((<a id="4977c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="4978" id="4978">
<td><a id="l4978" class='ln'>4978</a></td><td><span class="pp">#define</span> <a id="4978c9" class="tk">FSMC_BTR1_ADDHLD_2</a>             ((<a id="4978c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="4979" id="4979">
<td><a id="l4979" class='ln'>4979</a></td><td><span class="pp">#define</span> <a id="4979c9" class="tk">FSMC_BTR1_ADDHLD_3</a>             ((<a id="4979c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="4980" id="4980">
<td><a id="l4980" class='ln'>4980</a></td><td><span class="pp">#define</span> <a id="4980c9" class="tk">FSMC_BTR1_DATAST</a>               ((<a id="4980c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;DATAST [3:0] bits (Data-phase duration) */</span></td></tr>
<tr name="4981" id="4981">
<td><a id="l4981" class='ln'>4981</a></td><td><span class="pp">#define</span> <a id="4981c9" class="tk">FSMC_BTR1_DATAST_0</a>             ((<a id="4981c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="4982" id="4982">
<td><a id="l4982" class='ln'>4982</a></td><td><span class="pp">#define</span> <a id="4982c9" class="tk">FSMC_BTR1_DATAST_1</a>             ((<a id="4982c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="4983" id="4983">
<td><a id="l4983" class='ln'>4983</a></td><td><span class="pp">#define</span> <a id="4983c9" class="tk">FSMC_BTR1_DATAST_2</a>             ((<a id="4983c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="4984" id="4984">
<td><a id="l4984" class='ln'>4984</a></td><td><span class="pp">#define</span> <a id="4984c9" class="tk">FSMC_BTR1_DATAST_3</a>             ((<a id="4984c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="4985" id="4985">
<td><a id="l4985" class='ln'>4985</a></td><td><span class="pp">#define</span> <a id="4985c9" class="tk">FSMC_BTR1_BUSTURN</a>              ((<a id="4985c42" class="tk">uint32_t</a>)0x000F0000)    <span class="ct">/*!&lt;BUSTURN[3:0] bits (Bus turnaround phase duration) */</span></td></tr>
<tr name="4986" id="4986">
<td><a id="l4986" class='ln'>4986</a></td><td><span class="pp">#define</span> <a id="4986c9" class="tk">FSMC_BTR1_BUSTURN_0</a>            ((<a id="4986c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="4987" id="4987">
<td><a id="l4987" class='ln'>4987</a></td><td><span class="pp">#define</span> <a id="4987c9" class="tk">FSMC_BTR1_BUSTURN_1</a>            ((<a id="4987c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="4988" id="4988">
<td><a id="l4988" class='ln'>4988</a></td><td><span class="pp">#define</span> <a id="4988c9" class="tk">FSMC_BTR1_BUSTURN_2</a>            ((<a id="4988c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="4989" id="4989">
<td><a id="l4989" class='ln'>4989</a></td><td><span class="pp">#define</span> <a id="4989c9" class="tk">FSMC_BTR1_BUSTURN_3</a>            ((<a id="4989c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="4990" id="4990">
<td><a id="l4990" class='ln'>4990</a></td><td><span class="pp">#define</span> <a id="4990c9" class="tk">FSMC_BTR1_CLKDIV</a>               ((<a id="4990c42" class="tk">uint32_t</a>)0x00F00000)    <span class="ct">/*!&lt;CLKDIV[3:0] bits (Clock divide ratio) */</span></td></tr>
<tr name="4991" id="4991">
<td><a id="l4991" class='ln'>4991</a></td><td><span class="pp">#define</span> <a id="4991c9" class="tk">FSMC_BTR1_CLKDIV_0</a>             ((<a id="4991c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="4992" id="4992">
<td><a id="l4992" class='ln'>4992</a></td><td><span class="pp">#define</span> <a id="4992c9" class="tk">FSMC_BTR1_CLKDIV_1</a>             ((<a id="4992c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="4993" id="4993">
<td><a id="l4993" class='ln'>4993</a></td><td><span class="pp">#define</span> <a id="4993c9" class="tk">FSMC_BTR1_CLKDIV_2</a>             ((<a id="4993c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="4994" id="4994">
<td><a id="l4994" class='ln'>4994</a></td><td><span class="pp">#define</span> <a id="4994c9" class="tk">FSMC_BTR1_CLKDIV_3</a>             ((<a id="4994c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="4995" id="4995">
<td><a id="l4995" class='ln'>4995</a></td><td><span class="pp">#define</span> <a id="4995c9" class="tk">FSMC_BTR1_DATLAT</a>               ((<a id="4995c42" class="tk">uint32_t</a>)0x0F000000)    <span class="ct">/*!&lt;DATLA[3:0] bits (Data latency) */</span></td></tr>
<tr name="4996" id="4996">
<td><a id="l4996" class='ln'>4996</a></td><td><span class="pp">#define</span> <a id="4996c9" class="tk">FSMC_BTR1_DATLAT_0</a>             ((<a id="4996c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="4997" id="4997">
<td><a id="l4997" class='ln'>4997</a></td><td><span class="pp">#define</span> <a id="4997c9" class="tk">FSMC_BTR1_DATLAT_1</a>             ((<a id="4997c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="4998" id="4998">
<td><a id="l4998" class='ln'>4998</a></td><td><span class="pp">#define</span> <a id="4998c9" class="tk">FSMC_BTR1_DATLAT_2</a>             ((<a id="4998c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="4999" id="4999">
<td><a id="l4999" class='ln'>4999</a></td><td><span class="pp">#define</span> <a id="4999c9" class="tk">FSMC_BTR1_DATLAT_3</a>             ((<a id="4999c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5000" id="5000">
<td><a id="l5000" class='ln'>5000</a></td><td><span class="pp">#define</span> <a id="5000c9" class="tk">FSMC_BTR1_ACCMOD</a>               ((<a id="5000c42" class="tk">uint32_t</a>)0x30000000)    <span class="ct">/*!&lt;ACCMOD[1:0] bits (Access mode) */</span></td></tr>
<tr name="5001" id="5001">
<td><a id="l5001" class='ln'>5001</a></td><td><span class="pp">#define</span> <a id="5001c9" class="tk">FSMC_BTR1_ACCMOD_0</a>             ((<a id="5001c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5002" id="5002">
<td><a id="l5002" class='ln'>5002</a></td><td><span class="pp">#define</span> <a id="5002c9" class="tk">FSMC_BTR1_ACCMOD_1</a>             ((<a id="5002c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5003" id="5003">
<td><a id="l5003" class='ln'>5003</a></td><td></td></tr>
<tr name="5004" id="5004">
<td><a id="l5004" class='ln'>5004</a></td><td>  <span class="ct">/******************  Bit definition for FSMC_BTR2 register  *******************/</span></td></tr>
<tr name="5005" id="5005">
<td><a id="l5005" class='ln'>5005</a></td><td><span class="pp">#define</span> <a id="5005c9" class="tk">FSMC_BTR2_ADDSET</a>               ((<a id="5005c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt;ADDSET[3:0] bits (Address setup phase duration) */</span></td></tr>
<tr name="5006" id="5006">
<td><a id="l5006" class='ln'>5006</a></td><td><span class="pp">#define</span> <a id="5006c9" class="tk">FSMC_BTR2_ADDSET_0</a>             ((<a id="5006c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5007" id="5007">
<td><a id="l5007" class='ln'>5007</a></td><td><span class="pp">#define</span> <a id="5007c9" class="tk">FSMC_BTR2_ADDSET_1</a>             ((<a id="5007c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5008" id="5008">
<td><a id="l5008" class='ln'>5008</a></td><td><span class="pp">#define</span> <a id="5008c9" class="tk">FSMC_BTR2_ADDSET_2</a>             ((<a id="5008c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5009" id="5009">
<td><a id="l5009" class='ln'>5009</a></td><td><span class="pp">#define</span> <a id="5009c9" class="tk">FSMC_BTR2_ADDSET_3</a>             ((<a id="5009c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5010" id="5010">
<td><a id="l5010" class='ln'>5010</a></td><td><span class="pp">#define</span> <a id="5010c9" class="tk">FSMC_BTR2_ADDHLD</a>               ((<a id="5010c42" class="tk">uint32_t</a>)0x000000F0)    <span class="ct">/*!&lt;ADDHLD[3:0] bits (Address-hold phase duration) */</span></td></tr>
<tr name="5011" id="5011">
<td><a id="l5011" class='ln'>5011</a></td><td><span class="pp">#define</span> <a id="5011c9" class="tk">FSMC_BTR2_ADDHLD_0</a>             ((<a id="5011c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5012" id="5012">
<td><a id="l5012" class='ln'>5012</a></td><td><span class="pp">#define</span> <a id="5012c9" class="tk">FSMC_BTR2_ADDHLD_1</a>             ((<a id="5012c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5013" id="5013">
<td><a id="l5013" class='ln'>5013</a></td><td><span class="pp">#define</span> <a id="5013c9" class="tk">FSMC_BTR2_ADDHLD_2</a>             ((<a id="5013c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5014" id="5014">
<td><a id="l5014" class='ln'>5014</a></td><td><span class="pp">#define</span> <a id="5014c9" class="tk">FSMC_BTR2_ADDHLD_3</a>             ((<a id="5014c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5015" id="5015">
<td><a id="l5015" class='ln'>5015</a></td><td><span class="pp">#define</span> <a id="5015c9" class="tk">FSMC_BTR2_DATAST</a>               ((<a id="5015c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;DATAST [3:0] bits (Data-phase duration) */</span></td></tr>
<tr name="5016" id="5016">
<td><a id="l5016" class='ln'>5016</a></td><td><span class="pp">#define</span> <a id="5016c9" class="tk">FSMC_BTR2_DATAST_0</a>             ((<a id="5016c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5017" id="5017">
<td><a id="l5017" class='ln'>5017</a></td><td><span class="pp">#define</span> <a id="5017c9" class="tk">FSMC_BTR2_DATAST_1</a>             ((<a id="5017c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5018" id="5018">
<td><a id="l5018" class='ln'>5018</a></td><td><span class="pp">#define</span> <a id="5018c9" class="tk">FSMC_BTR2_DATAST_2</a>             ((<a id="5018c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5019" id="5019">
<td><a id="l5019" class='ln'>5019</a></td><td><span class="pp">#define</span> <a id="5019c9" class="tk">FSMC_BTR2_DATAST_3</a>             ((<a id="5019c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5020" id="5020">
<td><a id="l5020" class='ln'>5020</a></td><td><span class="pp">#define</span> <a id="5020c9" class="tk">FSMC_BTR2_BUSTURN</a>              ((<a id="5020c42" class="tk">uint32_t</a>)0x000F0000)    <span class="ct">/*!&lt;BUSTURN[3:0] bits (Bus turnaround phase duration) */</span></td></tr>
<tr name="5021" id="5021">
<td><a id="l5021" class='ln'>5021</a></td><td><span class="pp">#define</span> <a id="5021c9" class="tk">FSMC_BTR2_BUSTURN_0</a>            ((<a id="5021c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5022" id="5022">
<td><a id="l5022" class='ln'>5022</a></td><td><span class="pp">#define</span> <a id="5022c9" class="tk">FSMC_BTR2_BUSTURN_1</a>            ((<a id="5022c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5023" id="5023">
<td><a id="l5023" class='ln'>5023</a></td><td><span class="pp">#define</span> <a id="5023c9" class="tk">FSMC_BTR2_BUSTURN_2</a>            ((<a id="5023c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5024" id="5024">
<td><a id="l5024" class='ln'>5024</a></td><td><span class="pp">#define</span> <a id="5024c9" class="tk">FSMC_BTR2_BUSTURN_3</a>            ((<a id="5024c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5025" id="5025">
<td><a id="l5025" class='ln'>5025</a></td><td><span class="pp">#define</span> <a id="5025c9" class="tk">FSMC_BTR2_CLKDIV</a>               ((<a id="5025c42" class="tk">uint32_t</a>)0x00F00000)    <span class="ct">/*!&lt;CLKDIV[3:0] bits (Clock divide ratio) */</span></td></tr>
<tr name="5026" id="5026">
<td><a id="l5026" class='ln'>5026</a></td><td><span class="pp">#define</span> <a id="5026c9" class="tk">FSMC_BTR2_CLKDIV_0</a>             ((<a id="5026c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5027" id="5027">
<td><a id="l5027" class='ln'>5027</a></td><td><span class="pp">#define</span> <a id="5027c9" class="tk">FSMC_BTR2_CLKDIV_1</a>             ((<a id="5027c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5028" id="5028">
<td><a id="l5028" class='ln'>5028</a></td><td><span class="pp">#define</span> <a id="5028c9" class="tk">FSMC_BTR2_CLKDIV_2</a>             ((<a id="5028c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5029" id="5029">
<td><a id="l5029" class='ln'>5029</a></td><td><span class="pp">#define</span> <a id="5029c9" class="tk">FSMC_BTR2_CLKDIV_3</a>             ((<a id="5029c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5030" id="5030">
<td><a id="l5030" class='ln'>5030</a></td><td><span class="pp">#define</span> <a id="5030c9" class="tk">FSMC_BTR2_DATLAT</a>               ((<a id="5030c42" class="tk">uint32_t</a>)0x0F000000)    <span class="ct">/*!&lt;DATLA[3:0] bits (Data latency) */</span></td></tr>
<tr name="5031" id="5031">
<td><a id="l5031" class='ln'>5031</a></td><td><span class="pp">#define</span> <a id="5031c9" class="tk">FSMC_BTR2_DATLAT_0</a>             ((<a id="5031c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5032" id="5032">
<td><a id="l5032" class='ln'>5032</a></td><td><span class="pp">#define</span> <a id="5032c9" class="tk">FSMC_BTR2_DATLAT_1</a>             ((<a id="5032c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5033" id="5033">
<td><a id="l5033" class='ln'>5033</a></td><td><span class="pp">#define</span> <a id="5033c9" class="tk">FSMC_BTR2_DATLAT_2</a>             ((<a id="5033c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5034" id="5034">
<td><a id="l5034" class='ln'>5034</a></td><td><span class="pp">#define</span> <a id="5034c9" class="tk">FSMC_BTR2_DATLAT_3</a>             ((<a id="5034c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5035" id="5035">
<td><a id="l5035" class='ln'>5035</a></td><td><span class="pp">#define</span> <a id="5035c9" class="tk">FSMC_BTR2_ACCMOD</a>               ((<a id="5035c42" class="tk">uint32_t</a>)0x30000000)    <span class="ct">/*!&lt;ACCMOD[1:0] bits (Access mode) */</span></td></tr>
<tr name="5036" id="5036">
<td><a id="l5036" class='ln'>5036</a></td><td><span class="pp">#define</span> <a id="5036c9" class="tk">FSMC_BTR2_ACCMOD_0</a>             ((<a id="5036c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5037" id="5037">
<td><a id="l5037" class='ln'>5037</a></td><td><span class="pp">#define</span> <a id="5037c9" class="tk">FSMC_BTR2_ACCMOD_1</a>             ((<a id="5037c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5038" id="5038">
<td><a id="l5038" class='ln'>5038</a></td><td></td></tr>
<tr name="5039" id="5039">
<td><a id="l5039" class='ln'>5039</a></td><td>  <span class="ct">/*******************  Bit definition for FSMC_BTR3 register  *******************/</span></td></tr>
<tr name="5040" id="5040">
<td><a id="l5040" class='ln'>5040</a></td><td><span class="pp">#define</span> <a id="5040c9" class="tk">FSMC_BTR3_ADDSET</a>               ((<a id="5040c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt;ADDSET[3:0] bits (Address setup phase duration) */</span></td></tr>
<tr name="5041" id="5041">
<td><a id="l5041" class='ln'>5041</a></td><td><span class="pp">#define</span> <a id="5041c9" class="tk">FSMC_BTR3_ADDSET_0</a>             ((<a id="5041c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5042" id="5042">
<td><a id="l5042" class='ln'>5042</a></td><td><span class="pp">#define</span> <a id="5042c9" class="tk">FSMC_BTR3_ADDSET_1</a>             ((<a id="5042c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5043" id="5043">
<td><a id="l5043" class='ln'>5043</a></td><td><span class="pp">#define</span> <a id="5043c9" class="tk">FSMC_BTR3_ADDSET_2</a>             ((<a id="5043c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5044" id="5044">
<td><a id="l5044" class='ln'>5044</a></td><td><span class="pp">#define</span> <a id="5044c9" class="tk">FSMC_BTR3_ADDSET_3</a>             ((<a id="5044c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5045" id="5045">
<td><a id="l5045" class='ln'>5045</a></td><td><span class="pp">#define</span> <a id="5045c9" class="tk">FSMC_BTR3_ADDHLD</a>               ((<a id="5045c42" class="tk">uint32_t</a>)0x000000F0)    <span class="ct">/*!&lt;ADDHLD[3:0] bits (Address-hold phase duration) */</span></td></tr>
<tr name="5046" id="5046">
<td><a id="l5046" class='ln'>5046</a></td><td><span class="pp">#define</span> <a id="5046c9" class="tk">FSMC_BTR3_ADDHLD_0</a>             ((<a id="5046c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5047" id="5047">
<td><a id="l5047" class='ln'>5047</a></td><td><span class="pp">#define</span> <a id="5047c9" class="tk">FSMC_BTR3_ADDHLD_1</a>             ((<a id="5047c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5048" id="5048">
<td><a id="l5048" class='ln'>5048</a></td><td><span class="pp">#define</span> <a id="5048c9" class="tk">FSMC_BTR3_ADDHLD_2</a>             ((<a id="5048c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5049" id="5049">
<td><a id="l5049" class='ln'>5049</a></td><td><span class="pp">#define</span> <a id="5049c9" class="tk">FSMC_BTR3_ADDHLD_3</a>             ((<a id="5049c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5050" id="5050">
<td><a id="l5050" class='ln'>5050</a></td><td><span class="pp">#define</span> <a id="5050c9" class="tk">FSMC_BTR3_DATAST</a>               ((<a id="5050c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;DATAST [3:0] bits (Data-phase duration) */</span></td></tr>
<tr name="5051" id="5051">
<td><a id="l5051" class='ln'>5051</a></td><td><span class="pp">#define</span> <a id="5051c9" class="tk">FSMC_BTR3_DATAST_0</a>             ((<a id="5051c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5052" id="5052">
<td><a id="l5052" class='ln'>5052</a></td><td><span class="pp">#define</span> <a id="5052c9" class="tk">FSMC_BTR3_DATAST_1</a>             ((<a id="5052c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5053" id="5053">
<td><a id="l5053" class='ln'>5053</a></td><td><span class="pp">#define</span> <a id="5053c9" class="tk">FSMC_BTR3_DATAST_2</a>             ((<a id="5053c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5054" id="5054">
<td><a id="l5054" class='ln'>5054</a></td><td><span class="pp">#define</span> <a id="5054c9" class="tk">FSMC_BTR3_DATAST_3</a>             ((<a id="5054c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5055" id="5055">
<td><a id="l5055" class='ln'>5055</a></td><td><span class="pp">#define</span> <a id="5055c9" class="tk">FSMC_BTR3_BUSTURN</a>              ((<a id="5055c42" class="tk">uint32_t</a>)0x000F0000)    <span class="ct">/*!&lt;BUSTURN[3:0] bits (Bus turnaround phase duration) */</span></td></tr>
<tr name="5056" id="5056">
<td><a id="l5056" class='ln'>5056</a></td><td><span class="pp">#define</span> <a id="5056c9" class="tk">FSMC_BTR3_BUSTURN_0</a>            ((<a id="5056c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5057" id="5057">
<td><a id="l5057" class='ln'>5057</a></td><td><span class="pp">#define</span> <a id="5057c9" class="tk">FSMC_BTR3_BUSTURN_1</a>            ((<a id="5057c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5058" id="5058">
<td><a id="l5058" class='ln'>5058</a></td><td><span class="pp">#define</span> <a id="5058c9" class="tk">FSMC_BTR3_BUSTURN_2</a>            ((<a id="5058c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5059" id="5059">
<td><a id="l5059" class='ln'>5059</a></td><td><span class="pp">#define</span> <a id="5059c9" class="tk">FSMC_BTR3_BUSTURN_3</a>            ((<a id="5059c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5060" id="5060">
<td><a id="l5060" class='ln'>5060</a></td><td><span class="pp">#define</span> <a id="5060c9" class="tk">FSMC_BTR3_CLKDIV</a>               ((<a id="5060c42" class="tk">uint32_t</a>)0x00F00000)    <span class="ct">/*!&lt;CLKDIV[3:0] bits (Clock divide ratio) */</span></td></tr>
<tr name="5061" id="5061">
<td><a id="l5061" class='ln'>5061</a></td><td><span class="pp">#define</span> <a id="5061c9" class="tk">FSMC_BTR3_CLKDIV_0</a>             ((<a id="5061c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5062" id="5062">
<td><a id="l5062" class='ln'>5062</a></td><td><span class="pp">#define</span> <a id="5062c9" class="tk">FSMC_BTR3_CLKDIV_1</a>             ((<a id="5062c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5063" id="5063">
<td><a id="l5063" class='ln'>5063</a></td><td><span class="pp">#define</span> <a id="5063c9" class="tk">FSMC_BTR3_CLKDIV_2</a>             ((<a id="5063c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5064" id="5064">
<td><a id="l5064" class='ln'>5064</a></td><td><span class="pp">#define</span> <a id="5064c9" class="tk">FSMC_BTR3_CLKDIV_3</a>             ((<a id="5064c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5065" id="5065">
<td><a id="l5065" class='ln'>5065</a></td><td><span class="pp">#define</span> <a id="5065c9" class="tk">FSMC_BTR3_DATLAT</a>               ((<a id="5065c42" class="tk">uint32_t</a>)0x0F000000)    <span class="ct">/*!&lt;DATLA[3:0] bits (Data latency) */</span></td></tr>
<tr name="5066" id="5066">
<td><a id="l5066" class='ln'>5066</a></td><td><span class="pp">#define</span> <a id="5066c9" class="tk">FSMC_BTR3_DATLAT_0</a>             ((<a id="5066c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5067" id="5067">
<td><a id="l5067" class='ln'>5067</a></td><td><span class="pp">#define</span> <a id="5067c9" class="tk">FSMC_BTR3_DATLAT_1</a>             ((<a id="5067c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5068" id="5068">
<td><a id="l5068" class='ln'>5068</a></td><td><span class="pp">#define</span> <a id="5068c9" class="tk">FSMC_BTR3_DATLAT_2</a>             ((<a id="5068c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5069" id="5069">
<td><a id="l5069" class='ln'>5069</a></td><td><span class="pp">#define</span> <a id="5069c9" class="tk">FSMC_BTR3_DATLAT_3</a>             ((<a id="5069c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5070" id="5070">
<td><a id="l5070" class='ln'>5070</a></td><td><span class="pp">#define</span> <a id="5070c9" class="tk">FSMC_BTR3_ACCMOD</a>               ((<a id="5070c42" class="tk">uint32_t</a>)0x30000000)    <span class="ct">/*!&lt;ACCMOD[1:0] bits (Access mode) */</span></td></tr>
<tr name="5071" id="5071">
<td><a id="l5071" class='ln'>5071</a></td><td><span class="pp">#define</span> <a id="5071c9" class="tk">FSMC_BTR3_ACCMOD_0</a>             ((<a id="5071c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5072" id="5072">
<td><a id="l5072" class='ln'>5072</a></td><td><span class="pp">#define</span> <a id="5072c9" class="tk">FSMC_BTR3_ACCMOD_1</a>             ((<a id="5072c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5073" id="5073">
<td><a id="l5073" class='ln'>5073</a></td><td></td></tr>
<tr name="5074" id="5074">
<td><a id="l5074" class='ln'>5074</a></td><td>  <span class="ct">/******************  Bit definition for FSMC_BTR4 register  *******************/</span></td></tr>
<tr name="5075" id="5075">
<td><a id="l5075" class='ln'>5075</a></td><td><span class="pp">#define</span> <a id="5075c9" class="tk">FSMC_BTR4_ADDSET</a>               ((<a id="5075c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt;ADDSET[3:0] bits (Address setup phase duration) */</span></td></tr>
<tr name="5076" id="5076">
<td><a id="l5076" class='ln'>5076</a></td><td><span class="pp">#define</span> <a id="5076c9" class="tk">FSMC_BTR4_ADDSET_0</a>             ((<a id="5076c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5077" id="5077">
<td><a id="l5077" class='ln'>5077</a></td><td><span class="pp">#define</span> <a id="5077c9" class="tk">FSMC_BTR4_ADDSET_1</a>             ((<a id="5077c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5078" id="5078">
<td><a id="l5078" class='ln'>5078</a></td><td><span class="pp">#define</span> <a id="5078c9" class="tk">FSMC_BTR4_ADDSET_2</a>             ((<a id="5078c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5079" id="5079">
<td><a id="l5079" class='ln'>5079</a></td><td><span class="pp">#define</span> <a id="5079c9" class="tk">FSMC_BTR4_ADDSET_3</a>             ((<a id="5079c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5080" id="5080">
<td><a id="l5080" class='ln'>5080</a></td><td><span class="pp">#define</span> <a id="5080c9" class="tk">FSMC_BTR4_ADDHLD</a>               ((<a id="5080c42" class="tk">uint32_t</a>)0x000000F0)    <span class="ct">/*!&lt;ADDHLD[3:0] bits (Address-hold phase duration) */</span></td></tr>
<tr name="5081" id="5081">
<td><a id="l5081" class='ln'>5081</a></td><td><span class="pp">#define</span> <a id="5081c9" class="tk">FSMC_BTR4_ADDHLD_0</a>             ((<a id="5081c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5082" id="5082">
<td><a id="l5082" class='ln'>5082</a></td><td><span class="pp">#define</span> <a id="5082c9" class="tk">FSMC_BTR4_ADDHLD_1</a>             ((<a id="5082c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5083" id="5083">
<td><a id="l5083" class='ln'>5083</a></td><td><span class="pp">#define</span> <a id="5083c9" class="tk">FSMC_BTR4_ADDHLD_2</a>             ((<a id="5083c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5084" id="5084">
<td><a id="l5084" class='ln'>5084</a></td><td><span class="pp">#define</span> <a id="5084c9" class="tk">FSMC_BTR4_ADDHLD_3</a>             ((<a id="5084c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5085" id="5085">
<td><a id="l5085" class='ln'>5085</a></td><td><span class="pp">#define</span> <a id="5085c9" class="tk">FSMC_BTR4_DATAST</a>               ((<a id="5085c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;DATAST [3:0] bits (Data-phase duration) */</span></td></tr>
<tr name="5086" id="5086">
<td><a id="l5086" class='ln'>5086</a></td><td><span class="pp">#define</span> <a id="5086c9" class="tk">FSMC_BTR4_DATAST_0</a>             ((<a id="5086c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5087" id="5087">
<td><a id="l5087" class='ln'>5087</a></td><td><span class="pp">#define</span> <a id="5087c9" class="tk">FSMC_BTR4_DATAST_1</a>             ((<a id="5087c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5088" id="5088">
<td><a id="l5088" class='ln'>5088</a></td><td><span class="pp">#define</span> <a id="5088c9" class="tk">FSMC_BTR4_DATAST_2</a>             ((<a id="5088c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5089" id="5089">
<td><a id="l5089" class='ln'>5089</a></td><td><span class="pp">#define</span> <a id="5089c9" class="tk">FSMC_BTR4_DATAST_3</a>             ((<a id="5089c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5090" id="5090">
<td><a id="l5090" class='ln'>5090</a></td><td><span class="pp">#define</span> <a id="5090c9" class="tk">FSMC_BTR4_BUSTURN</a>              ((<a id="5090c42" class="tk">uint32_t</a>)0x000F0000)    <span class="ct">/*!&lt;BUSTURN[3:0] bits (Bus turnaround phase duration) */</span></td></tr>
<tr name="5091" id="5091">
<td><a id="l5091" class='ln'>5091</a></td><td><span class="pp">#define</span> <a id="5091c9" class="tk">FSMC_BTR4_BUSTURN_0</a>            ((<a id="5091c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5092" id="5092">
<td><a id="l5092" class='ln'>5092</a></td><td><span class="pp">#define</span> <a id="5092c9" class="tk">FSMC_BTR4_BUSTURN_1</a>            ((<a id="5092c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5093" id="5093">
<td><a id="l5093" class='ln'>5093</a></td><td><span class="pp">#define</span> <a id="5093c9" class="tk">FSMC_BTR4_BUSTURN_2</a>            ((<a id="5093c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5094" id="5094">
<td><a id="l5094" class='ln'>5094</a></td><td><span class="pp">#define</span> <a id="5094c9" class="tk">FSMC_BTR4_BUSTURN_3</a>            ((<a id="5094c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5095" id="5095">
<td><a id="l5095" class='ln'>5095</a></td><td><span class="pp">#define</span> <a id="5095c9" class="tk">FSMC_BTR4_CLKDIV</a>               ((<a id="5095c42" class="tk">uint32_t</a>)0x00F00000)    <span class="ct">/*!&lt;CLKDIV[3:0] bits (Clock divide ratio) */</span></td></tr>
<tr name="5096" id="5096">
<td><a id="l5096" class='ln'>5096</a></td><td><span class="pp">#define</span> <a id="5096c9" class="tk">FSMC_BTR4_CLKDIV_0</a>             ((<a id="5096c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5097" id="5097">
<td><a id="l5097" class='ln'>5097</a></td><td><span class="pp">#define</span> <a id="5097c9" class="tk">FSMC_BTR4_CLKDIV_1</a>             ((<a id="5097c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5098" id="5098">
<td><a id="l5098" class='ln'>5098</a></td><td><span class="pp">#define</span> <a id="5098c9" class="tk">FSMC_BTR4_CLKDIV_2</a>             ((<a id="5098c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5099" id="5099">
<td><a id="l5099" class='ln'>5099</a></td><td><span class="pp">#define</span> <a id="5099c9" class="tk">FSMC_BTR4_CLKDIV_3</a>             ((<a id="5099c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5100" id="5100">
<td><a id="l5100" class='ln'>5100</a></td><td><span class="pp">#define</span> <a id="5100c9" class="tk">FSMC_BTR4_DATLAT</a>               ((<a id="5100c42" class="tk">uint32_t</a>)0x0F000000)    <span class="ct">/*!&lt;DATLA[3:0] bits (Data latency) */</span></td></tr>
<tr name="5101" id="5101">
<td><a id="l5101" class='ln'>5101</a></td><td><span class="pp">#define</span> <a id="5101c9" class="tk">FSMC_BTR4_DATLAT_0</a>             ((<a id="5101c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5102" id="5102">
<td><a id="l5102" class='ln'>5102</a></td><td><span class="pp">#define</span> <a id="5102c9" class="tk">FSMC_BTR4_DATLAT_1</a>             ((<a id="5102c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5103" id="5103">
<td><a id="l5103" class='ln'>5103</a></td><td><span class="pp">#define</span> <a id="5103c9" class="tk">FSMC_BTR4_DATLAT_2</a>             ((<a id="5103c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5104" id="5104">
<td><a id="l5104" class='ln'>5104</a></td><td><span class="pp">#define</span> <a id="5104c9" class="tk">FSMC_BTR4_DATLAT_3</a>             ((<a id="5104c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5105" id="5105">
<td><a id="l5105" class='ln'>5105</a></td><td><span class="pp">#define</span> <a id="5105c9" class="tk">FSMC_BTR4_ACCMOD</a>               ((<a id="5105c42" class="tk">uint32_t</a>)0x30000000)    <span class="ct">/*!&lt;ACCMOD[1:0] bits (Access mode) */</span></td></tr>
<tr name="5106" id="5106">
<td><a id="l5106" class='ln'>5106</a></td><td><span class="pp">#define</span> <a id="5106c9" class="tk">FSMC_BTR4_ACCMOD_0</a>             ((<a id="5106c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5107" id="5107">
<td><a id="l5107" class='ln'>5107</a></td><td><span class="pp">#define</span> <a id="5107c9" class="tk">FSMC_BTR4_ACCMOD_1</a>             ((<a id="5107c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5108" id="5108">
<td><a id="l5108" class='ln'>5108</a></td><td></td></tr>
<tr name="5109" id="5109">
<td><a id="l5109" class='ln'>5109</a></td><td>  <span class="ct">/******************  Bit definition for FSMC_BWTR1 register  ******************/</span></td></tr>
<tr name="5110" id="5110">
<td><a id="l5110" class='ln'>5110</a></td><td><span class="pp">#define</span> <a id="5110c9" class="tk">FSMC_BWTR1_ADDSET</a>              ((<a id="5110c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt;ADDSET[3:0] bits (Address setup phase duration) */</span></td></tr>
<tr name="5111" id="5111">
<td><a id="l5111" class='ln'>5111</a></td><td><span class="pp">#define</span> <a id="5111c9" class="tk">FSMC_BWTR1_ADDSET_0</a>            ((<a id="5111c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5112" id="5112">
<td><a id="l5112" class='ln'>5112</a></td><td><span class="pp">#define</span> <a id="5112c9" class="tk">FSMC_BWTR1_ADDSET_1</a>            ((<a id="5112c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5113" id="5113">
<td><a id="l5113" class='ln'>5113</a></td><td><span class="pp">#define</span> <a id="5113c9" class="tk">FSMC_BWTR1_ADDSET_2</a>            ((<a id="5113c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5114" id="5114">
<td><a id="l5114" class='ln'>5114</a></td><td><span class="pp">#define</span> <a id="5114c9" class="tk">FSMC_BWTR1_ADDSET_3</a>            ((<a id="5114c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5115" id="5115">
<td><a id="l5115" class='ln'>5115</a></td><td><span class="pp">#define</span> <a id="5115c9" class="tk">FSMC_BWTR1_ADDHLD</a>              ((<a id="5115c42" class="tk">uint32_t</a>)0x000000F0)    <span class="ct">/*!&lt;ADDHLD[3:0] bits (Address-hold phase duration) */</span></td></tr>
<tr name="5116" id="5116">
<td><a id="l5116" class='ln'>5116</a></td><td><span class="pp">#define</span> <a id="5116c9" class="tk">FSMC_BWTR1_ADDHLD_0</a>            ((<a id="5116c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5117" id="5117">
<td><a id="l5117" class='ln'>5117</a></td><td><span class="pp">#define</span> <a id="5117c9" class="tk">FSMC_BWTR1_ADDHLD_1</a>            ((<a id="5117c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5118" id="5118">
<td><a id="l5118" class='ln'>5118</a></td><td><span class="pp">#define</span> <a id="5118c9" class="tk">FSMC_BWTR1_ADDHLD_2</a>            ((<a id="5118c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5119" id="5119">
<td><a id="l5119" class='ln'>5119</a></td><td><span class="pp">#define</span> <a id="5119c9" class="tk">FSMC_BWTR1_ADDHLD_3</a>            ((<a id="5119c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5120" id="5120">
<td><a id="l5120" class='ln'>5120</a></td><td><span class="pp">#define</span> <a id="5120c9" class="tk">FSMC_BWTR1_DATAST</a>              ((<a id="5120c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;DATAST [3:0] bits (Data-phase duration) */</span></td></tr>
<tr name="5121" id="5121">
<td><a id="l5121" class='ln'>5121</a></td><td><span class="pp">#define</span> <a id="5121c9" class="tk">FSMC_BWTR1_DATAST_0</a>            ((<a id="5121c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5122" id="5122">
<td><a id="l5122" class='ln'>5122</a></td><td><span class="pp">#define</span> <a id="5122c9" class="tk">FSMC_BWTR1_DATAST_1</a>            ((<a id="5122c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5123" id="5123">
<td><a id="l5123" class='ln'>5123</a></td><td><span class="pp">#define</span> <a id="5123c9" class="tk">FSMC_BWTR1_DATAST_2</a>            ((<a id="5123c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5124" id="5124">
<td><a id="l5124" class='ln'>5124</a></td><td><span class="pp">#define</span> <a id="5124c9" class="tk">FSMC_BWTR1_DATAST_3</a>            ((<a id="5124c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5125" id="5125">
<td><a id="l5125" class='ln'>5125</a></td><td><span class="pp">#define</span> <a id="5125c9" class="tk">FSMC_BWTR1_BUSTURN</a>             ((<a id="5125c42" class="tk">uint32_t</a>)0x000F0000)    <span class="ct">/*!&lt;BUSTURN[3:0] bits (Bus turnaround duration) */</span></td></tr>
<tr name="5126" id="5126">
<td><a id="l5126" class='ln'>5126</a></td><td><span class="pp">#define</span> <a id="5126c9" class="tk">FSMC_BWTR1_BUSTURN_0</a>           ((<a id="5126c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5127" id="5127">
<td><a id="l5127" class='ln'>5127</a></td><td><span class="pp">#define</span> <a id="5127c9" class="tk">FSMC_BWTR1_BUSTURN_1</a>           ((<a id="5127c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5128" id="5128">
<td><a id="l5128" class='ln'>5128</a></td><td><span class="pp">#define</span> <a id="5128c9" class="tk">FSMC_BWTR1_BUSTURN_2</a>           ((<a id="5128c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5129" id="5129">
<td><a id="l5129" class='ln'>5129</a></td><td><span class="pp">#define</span> <a id="5129c9" class="tk">FSMC_BWTR1_BUSTURN_3</a>           ((<a id="5129c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5130" id="5130">
<td><a id="l5130" class='ln'>5130</a></td><td><span class="pp">#define</span> <a id="5130c9" class="tk">FSMC_BWTR1_ACCMOD</a>              ((<a id="5130c42" class="tk">uint32_t</a>)0x30000000)    <span class="ct">/*!&lt;ACCMOD[1:0] bits (Access mode) */</span></td></tr>
<tr name="5131" id="5131">
<td><a id="l5131" class='ln'>5131</a></td><td><span class="pp">#define</span> <a id="5131c9" class="tk">FSMC_BWTR1_ACCMOD_0</a>            ((<a id="5131c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5132" id="5132">
<td><a id="l5132" class='ln'>5132</a></td><td><span class="pp">#define</span> <a id="5132c9" class="tk">FSMC_BWTR1_ACCMOD_1</a>            ((<a id="5132c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5133" id="5133">
<td><a id="l5133" class='ln'>5133</a></td><td></td></tr>
<tr name="5134" id="5134">
<td><a id="l5134" class='ln'>5134</a></td><td>  <span class="ct">/******************  Bit definition for FSMC_BWTR2 register  ******************/</span></td></tr>
<tr name="5135" id="5135">
<td><a id="l5135" class='ln'>5135</a></td><td><span class="pp">#define</span> <a id="5135c9" class="tk">FSMC_BWTR2_ADDSET</a>              ((<a id="5135c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt;ADDSET[3:0] bits (Address setup phase duration) */</span></td></tr>
<tr name="5136" id="5136">
<td><a id="l5136" class='ln'>5136</a></td><td><span class="pp">#define</span> <a id="5136c9" class="tk">FSMC_BWTR2_ADDSET_0</a>            ((<a id="5136c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5137" id="5137">
<td><a id="l5137" class='ln'>5137</a></td><td><span class="pp">#define</span> <a id="5137c9" class="tk">FSMC_BWTR2_ADDSET_1</a>            ((<a id="5137c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5138" id="5138">
<td><a id="l5138" class='ln'>5138</a></td><td><span class="pp">#define</span> <a id="5138c9" class="tk">FSMC_BWTR2_ADDSET_2</a>            ((<a id="5138c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5139" id="5139">
<td><a id="l5139" class='ln'>5139</a></td><td><span class="pp">#define</span> <a id="5139c9" class="tk">FSMC_BWTR2_ADDSET_3</a>            ((<a id="5139c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5140" id="5140">
<td><a id="l5140" class='ln'>5140</a></td><td><span class="pp">#define</span> <a id="5140c9" class="tk">FSMC_BWTR2_ADDHLD</a>              ((<a id="5140c42" class="tk">uint32_t</a>)0x000000F0)    <span class="ct">/*!&lt;ADDHLD[3:0] bits (Address-hold phase duration) */</span></td></tr>
<tr name="5141" id="5141">
<td><a id="l5141" class='ln'>5141</a></td><td><span class="pp">#define</span> <a id="5141c9" class="tk">FSMC_BWTR2_ADDHLD_0</a>            ((<a id="5141c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5142" id="5142">
<td><a id="l5142" class='ln'>5142</a></td><td><span class="pp">#define</span> <a id="5142c9" class="tk">FSMC_BWTR2_ADDHLD_1</a>            ((<a id="5142c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5143" id="5143">
<td><a id="l5143" class='ln'>5143</a></td><td><span class="pp">#define</span> <a id="5143c9" class="tk">FSMC_BWTR2_ADDHLD_2</a>            ((<a id="5143c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5144" id="5144">
<td><a id="l5144" class='ln'>5144</a></td><td><span class="pp">#define</span> <a id="5144c9" class="tk">FSMC_BWTR2_ADDHLD_3</a>            ((<a id="5144c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5145" id="5145">
<td><a id="l5145" class='ln'>5145</a></td><td><span class="pp">#define</span> <a id="5145c9" class="tk">FSMC_BWTR2_DATAST</a>              ((<a id="5145c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;DATAST [3:0] bits (Data-phase duration) */</span></td></tr>
<tr name="5146" id="5146">
<td><a id="l5146" class='ln'>5146</a></td><td><span class="pp">#define</span> <a id="5146c9" class="tk">FSMC_BWTR2_DATAST_0</a>            ((<a id="5146c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5147" id="5147">
<td><a id="l5147" class='ln'>5147</a></td><td><span class="pp">#define</span> <a id="5147c9" class="tk">FSMC_BWTR2_DATAST_1</a>            ((<a id="5147c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5148" id="5148">
<td><a id="l5148" class='ln'>5148</a></td><td><span class="pp">#define</span> <a id="5148c9" class="tk">FSMC_BWTR2_DATAST_2</a>            ((<a id="5148c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5149" id="5149">
<td><a id="l5149" class='ln'>5149</a></td><td><span class="pp">#define</span> <a id="5149c9" class="tk">FSMC_BWTR2_DATAST_3</a>            ((<a id="5149c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5150" id="5150">
<td><a id="l5150" class='ln'>5150</a></td><td><span class="pp">#define</span> <a id="5150c9" class="tk">FSMC_BWTR2_BUSTURN</a>             ((<a id="5150c42" class="tk">uint32_t</a>)0x000F0000)    <span class="ct">/*!&lt;BUSTURN[3:0] bits (Bus turnaround duration) */</span></td></tr>
<tr name="5151" id="5151">
<td><a id="l5151" class='ln'>5151</a></td><td><span class="pp">#define</span> <a id="5151c9" class="tk">FSMC_BWTR2_BUSTURN_0</a>           ((<a id="5151c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5152" id="5152">
<td><a id="l5152" class='ln'>5152</a></td><td><span class="pp">#define</span> <a id="5152c9" class="tk">FSMC_BWTR2_BUSTURN_1</a>           ((<a id="5152c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5153" id="5153">
<td><a id="l5153" class='ln'>5153</a></td><td><span class="pp">#define</span> <a id="5153c9" class="tk">FSMC_BWTR2_BUSTURN_2</a>           ((<a id="5153c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5154" id="5154">
<td><a id="l5154" class='ln'>5154</a></td><td><span class="pp">#define</span> <a id="5154c9" class="tk">FSMC_BWTR2_BUSTURN_3</a>           ((<a id="5154c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5155" id="5155">
<td><a id="l5155" class='ln'>5155</a></td><td><span class="pp">#define</span> <a id="5155c9" class="tk">FSMC_BWTR2_ACCMOD</a>              ((<a id="5155c42" class="tk">uint32_t</a>)0x30000000)    <span class="ct">/*!&lt;ACCMOD[1:0] bits (Access mode) */</span></td></tr>
<tr name="5156" id="5156">
<td><a id="l5156" class='ln'>5156</a></td><td><span class="pp">#define</span> <a id="5156c9" class="tk">FSMC_BWTR2_ACCMOD_0</a>            ((<a id="5156c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5157" id="5157">
<td><a id="l5157" class='ln'>5157</a></td><td><span class="pp">#define</span> <a id="5157c9" class="tk">FSMC_BWTR2_ACCMOD_1</a>            ((<a id="5157c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5158" id="5158">
<td><a id="l5158" class='ln'>5158</a></td><td></td></tr>
<tr name="5159" id="5159">
<td><a id="l5159" class='ln'>5159</a></td><td>  <span class="ct">/******************  Bit definition for FSMC_BWTR3 register  ******************/</span></td></tr>
<tr name="5160" id="5160">
<td><a id="l5160" class='ln'>5160</a></td><td><span class="pp">#define</span> <a id="5160c9" class="tk">FSMC_BWTR3_ADDSET</a>              ((<a id="5160c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt;ADDSET[3:0] bits (Address setup phase duration) */</span></td></tr>
<tr name="5161" id="5161">
<td><a id="l5161" class='ln'>5161</a></td><td><span class="pp">#define</span> <a id="5161c9" class="tk">FSMC_BWTR3_ADDSET_0</a>            ((<a id="5161c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5162" id="5162">
<td><a id="l5162" class='ln'>5162</a></td><td><span class="pp">#define</span> <a id="5162c9" class="tk">FSMC_BWTR3_ADDSET_1</a>            ((<a id="5162c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5163" id="5163">
<td><a id="l5163" class='ln'>5163</a></td><td><span class="pp">#define</span> <a id="5163c9" class="tk">FSMC_BWTR3_ADDSET_2</a>            ((<a id="5163c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5164" id="5164">
<td><a id="l5164" class='ln'>5164</a></td><td><span class="pp">#define</span> <a id="5164c9" class="tk">FSMC_BWTR3_ADDSET_3</a>            ((<a id="5164c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5165" id="5165">
<td><a id="l5165" class='ln'>5165</a></td><td><span class="pp">#define</span> <a id="5165c9" class="tk">FSMC_BWTR3_ADDHLD</a>              ((<a id="5165c42" class="tk">uint32_t</a>)0x000000F0)    <span class="ct">/*!&lt;ADDHLD[3:0] bits (Address-hold phase duration) */</span></td></tr>
<tr name="5166" id="5166">
<td><a id="l5166" class='ln'>5166</a></td><td><span class="pp">#define</span> <a id="5166c9" class="tk">FSMC_BWTR3_ADDHLD_0</a>            ((<a id="5166c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5167" id="5167">
<td><a id="l5167" class='ln'>5167</a></td><td><span class="pp">#define</span> <a id="5167c9" class="tk">FSMC_BWTR3_ADDHLD_1</a>            ((<a id="5167c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5168" id="5168">
<td><a id="l5168" class='ln'>5168</a></td><td><span class="pp">#define</span> <a id="5168c9" class="tk">FSMC_BWTR3_ADDHLD_2</a>            ((<a id="5168c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5169" id="5169">
<td><a id="l5169" class='ln'>5169</a></td><td><span class="pp">#define</span> <a id="5169c9" class="tk">FSMC_BWTR3_ADDHLD_3</a>            ((<a id="5169c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5170" id="5170">
<td><a id="l5170" class='ln'>5170</a></td><td><span class="pp">#define</span> <a id="5170c9" class="tk">FSMC_BWTR3_DATAST</a>              ((<a id="5170c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;DATAST [3:0] bits (Data-phase duration) */</span></td></tr>
<tr name="5171" id="5171">
<td><a id="l5171" class='ln'>5171</a></td><td><span class="pp">#define</span> <a id="5171c9" class="tk">FSMC_BWTR3_DATAST_0</a>            ((<a id="5171c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5172" id="5172">
<td><a id="l5172" class='ln'>5172</a></td><td><span class="pp">#define</span> <a id="5172c9" class="tk">FSMC_BWTR3_DATAST_1</a>            ((<a id="5172c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5173" id="5173">
<td><a id="l5173" class='ln'>5173</a></td><td><span class="pp">#define</span> <a id="5173c9" class="tk">FSMC_BWTR3_DATAST_2</a>            ((<a id="5173c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5174" id="5174">
<td><a id="l5174" class='ln'>5174</a></td><td><span class="pp">#define</span> <a id="5174c9" class="tk">FSMC_BWTR3_DATAST_3</a>            ((<a id="5174c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5175" id="5175">
<td><a id="l5175" class='ln'>5175</a></td><td><span class="pp">#define</span> <a id="5175c9" class="tk">FSMC_BWTR3_BUSTURN</a>             ((<a id="5175c42" class="tk">uint32_t</a>)0x000F0000)    <span class="ct">/*!&lt;BUSTURN[3:0] bits (Bus turnaround duration) */</span></td></tr>
<tr name="5176" id="5176">
<td><a id="l5176" class='ln'>5176</a></td><td><span class="pp">#define</span> <a id="5176c9" class="tk">FSMC_BWTR3_BUSTURN_0</a>           ((<a id="5176c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5177" id="5177">
<td><a id="l5177" class='ln'>5177</a></td><td><span class="pp">#define</span> <a id="5177c9" class="tk">FSMC_BWTR3_BUSTURN_1</a>           ((<a id="5177c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5178" id="5178">
<td><a id="l5178" class='ln'>5178</a></td><td><span class="pp">#define</span> <a id="5178c9" class="tk">FSMC_BWTR3_BUSTURN_2</a>           ((<a id="5178c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5179" id="5179">
<td><a id="l5179" class='ln'>5179</a></td><td><span class="pp">#define</span> <a id="5179c9" class="tk">FSMC_BWTR3_BUSTURN_3</a>           ((<a id="5179c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5180" id="5180">
<td><a id="l5180" class='ln'>5180</a></td><td><span class="pp">#define</span> <a id="5180c9" class="tk">FSMC_BWTR3_ACCMOD</a>              ((<a id="5180c42" class="tk">uint32_t</a>)0x30000000)    <span class="ct">/*!&lt;ACCMOD[1:0] bits (Access mode) */</span></td></tr>
<tr name="5181" id="5181">
<td><a id="l5181" class='ln'>5181</a></td><td><span class="pp">#define</span> <a id="5181c9" class="tk">FSMC_BWTR3_ACCMOD_0</a>            ((<a id="5181c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5182" id="5182">
<td><a id="l5182" class='ln'>5182</a></td><td><span class="pp">#define</span> <a id="5182c9" class="tk">FSMC_BWTR3_ACCMOD_1</a>            ((<a id="5182c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5183" id="5183">
<td><a id="l5183" class='ln'>5183</a></td><td></td></tr>
<tr name="5184" id="5184">
<td><a id="l5184" class='ln'>5184</a></td><td>  <span class="ct">/******************  Bit definition for FSMC_BWTR4 register  ******************/</span></td></tr>
<tr name="5185" id="5185">
<td><a id="l5185" class='ln'>5185</a></td><td><span class="pp">#define</span> <a id="5185c9" class="tk">FSMC_BWTR4_ADDSET</a>              ((<a id="5185c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt;ADDSET[3:0] bits (Address setup phase duration) */</span></td></tr>
<tr name="5186" id="5186">
<td><a id="l5186" class='ln'>5186</a></td><td><span class="pp">#define</span> <a id="5186c9" class="tk">FSMC_BWTR4_ADDSET_0</a>            ((<a id="5186c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5187" id="5187">
<td><a id="l5187" class='ln'>5187</a></td><td><span class="pp">#define</span> <a id="5187c9" class="tk">FSMC_BWTR4_ADDSET_1</a>            ((<a id="5187c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5188" id="5188">
<td><a id="l5188" class='ln'>5188</a></td><td><span class="pp">#define</span> <a id="5188c9" class="tk">FSMC_BWTR4_ADDSET_2</a>            ((<a id="5188c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5189" id="5189">
<td><a id="l5189" class='ln'>5189</a></td><td><span class="pp">#define</span> <a id="5189c9" class="tk">FSMC_BWTR4_ADDSET_3</a>            ((<a id="5189c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5190" id="5190">
<td><a id="l5190" class='ln'>5190</a></td><td><span class="pp">#define</span> <a id="5190c9" class="tk">FSMC_BWTR4_ADDHLD</a>              ((<a id="5190c42" class="tk">uint32_t</a>)0x000000F0)    <span class="ct">/*!&lt;ADDHLD[3:0] bits (Address-hold phase duration) */</span></td></tr>
<tr name="5191" id="5191">
<td><a id="l5191" class='ln'>5191</a></td><td><span class="pp">#define</span> <a id="5191c9" class="tk">FSMC_BWTR4_ADDHLD_0</a>            ((<a id="5191c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5192" id="5192">
<td><a id="l5192" class='ln'>5192</a></td><td><span class="pp">#define</span> <a id="5192c9" class="tk">FSMC_BWTR4_ADDHLD_1</a>            ((<a id="5192c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5193" id="5193">
<td><a id="l5193" class='ln'>5193</a></td><td><span class="pp">#define</span> <a id="5193c9" class="tk">FSMC_BWTR4_ADDHLD_2</a>            ((<a id="5193c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5194" id="5194">
<td><a id="l5194" class='ln'>5194</a></td><td><span class="pp">#define</span> <a id="5194c9" class="tk">FSMC_BWTR4_ADDHLD_3</a>            ((<a id="5194c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5195" id="5195">
<td><a id="l5195" class='ln'>5195</a></td><td><span class="pp">#define</span> <a id="5195c9" class="tk">FSMC_BWTR4_DATAST</a>              ((<a id="5195c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;DATAST [3:0] bits (Data-phase duration) */</span></td></tr>
<tr name="5196" id="5196">
<td><a id="l5196" class='ln'>5196</a></td><td><span class="pp">#define</span> <a id="5196c9" class="tk">FSMC_BWTR4_DATAST_0</a>            ((<a id="5196c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5197" id="5197">
<td><a id="l5197" class='ln'>5197</a></td><td><span class="pp">#define</span> <a id="5197c9" class="tk">FSMC_BWTR4_DATAST_1</a>            ((<a id="5197c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5198" id="5198">
<td><a id="l5198" class='ln'>5198</a></td><td><span class="pp">#define</span> <a id="5198c9" class="tk">FSMC_BWTR4_DATAST_2</a>            ((<a id="5198c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5199" id="5199">
<td><a id="l5199" class='ln'>5199</a></td><td><span class="pp">#define</span> <a id="5199c9" class="tk">FSMC_BWTR4_DATAST_3</a>            ((<a id="5199c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5200" id="5200">
<td><a id="l5200" class='ln'>5200</a></td><td><span class="pp">#define</span> <a id="5200c9" class="tk">FSMC_BWTR4_BUSTURN</a>             ((<a id="5200c42" class="tk">uint32_t</a>)0x000F0000)    <span class="ct">/*!&lt;BUSTURN[3:0] bits (Bus turnaround duration) */</span></td></tr>
<tr name="5201" id="5201">
<td><a id="l5201" class='ln'>5201</a></td><td><span class="pp">#define</span> <a id="5201c9" class="tk">FSMC_BWTR4_BUSTURN_0</a>           ((<a id="5201c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5202" id="5202">
<td><a id="l5202" class='ln'>5202</a></td><td><span class="pp">#define</span> <a id="5202c9" class="tk">FSMC_BWTR4_BUSTURN_1</a>           ((<a id="5202c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5203" id="5203">
<td><a id="l5203" class='ln'>5203</a></td><td><span class="pp">#define</span> <a id="5203c9" class="tk">FSMC_BWTR4_BUSTURN_2</a>           ((<a id="5203c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5204" id="5204">
<td><a id="l5204" class='ln'>5204</a></td><td><span class="pp">#define</span> <a id="5204c9" class="tk">FSMC_BWTR4_BUSTURN_3</a>           ((<a id="5204c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5205" id="5205">
<td><a id="l5205" class='ln'>5205</a></td><td><span class="pp">#define</span> <a id="5205c9" class="tk">FSMC_BWTR4_ACCMOD</a>              ((<a id="5205c42" class="tk">uint32_t</a>)0x30000000)    <span class="ct">/*!&lt;ACCMOD[1:0] bits (Access mode) */</span></td></tr>
<tr name="5206" id="5206">
<td><a id="l5206" class='ln'>5206</a></td><td><span class="pp">#define</span> <a id="5206c9" class="tk">FSMC_BWTR4_ACCMOD_0</a>            ((<a id="5206c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5207" id="5207">
<td><a id="l5207" class='ln'>5207</a></td><td><span class="pp">#define</span> <a id="5207c9" class="tk">FSMC_BWTR4_ACCMOD_1</a>            ((<a id="5207c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5208" id="5208">
<td><a id="l5208" class='ln'>5208</a></td><td></td></tr>
<tr name="5209" id="5209">
<td><a id="l5209" class='ln'>5209</a></td><td>  <span class="ct">/******************  Bit definition for FSMC_PCR2 register  *******************/</span></td></tr>
<tr name="5210" id="5210">
<td><a id="l5210" class='ln'>5210</a></td><td><span class="pp">#define</span> <a id="5210c9" class="tk">FSMC_PCR2_PWAITEN</a>              ((<a id="5210c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Wait feature enable bit */</span></td></tr>
<tr name="5211" id="5211">
<td><a id="l5211" class='ln'>5211</a></td><td><span class="pp">#define</span> <a id="5211c9" class="tk">FSMC_PCR2_PBKEN</a>                ((<a id="5211c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;PC Card/NAND Flash memory bank enable bit */</span></td></tr>
<tr name="5212" id="5212">
<td><a id="l5212" class='ln'>5212</a></td><td><span class="pp">#define</span> <a id="5212c9" class="tk">FSMC_PCR2_PTYP</a>                 ((<a id="5212c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Memory type */</span></td></tr>
<tr name="5213" id="5213">
<td><a id="l5213" class='ln'>5213</a></td><td><span class="pp">#define</span> <a id="5213c9" class="tk">FSMC_PCR2_PWID</a>                 ((<a id="5213c42" class="tk">uint32_t</a>)0x00000030)    <span class="ct">/*!&lt;PWID[1:0] bits (NAND Flash databus width) */</span></td></tr>
<tr name="5214" id="5214">
<td><a id="l5214" class='ln'>5214</a></td><td><span class="pp">#define</span> <a id="5214c9" class="tk">FSMC_PCR2_PWID_0</a>               ((<a id="5214c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5215" id="5215">
<td><a id="l5215" class='ln'>5215</a></td><td><span class="pp">#define</span> <a id="5215c9" class="tk">FSMC_PCR2_PWID_1</a>               ((<a id="5215c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5216" id="5216">
<td><a id="l5216" class='ln'>5216</a></td><td><span class="pp">#define</span> <a id="5216c9" class="tk">FSMC_PCR2_ECCEN</a>                ((<a id="5216c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;ECC computation logic enable bit */</span></td></tr>
<tr name="5217" id="5217">
<td><a id="l5217" class='ln'>5217</a></td><td><span class="pp">#define</span> <a id="5217c9" class="tk">FSMC_PCR2_TCLR</a>                 ((<a id="5217c42" class="tk">uint32_t</a>)0x00001E00)    <span class="ct">/*!&lt;TCLR[3:0] bits (CLE to RE delay) */</span></td></tr>
<tr name="5218" id="5218">
<td><a id="l5218" class='ln'>5218</a></td><td><span class="pp">#define</span> <a id="5218c9" class="tk">FSMC_PCR2_TCLR_0</a>               ((<a id="5218c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5219" id="5219">
<td><a id="l5219" class='ln'>5219</a></td><td><span class="pp">#define</span> <a id="5219c9" class="tk">FSMC_PCR2_TCLR_1</a>               ((<a id="5219c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5220" id="5220">
<td><a id="l5220" class='ln'>5220</a></td><td><span class="pp">#define</span> <a id="5220c9" class="tk">FSMC_PCR2_TCLR_2</a>               ((<a id="5220c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5221" id="5221">
<td><a id="l5221" class='ln'>5221</a></td><td><span class="pp">#define</span> <a id="5221c9" class="tk">FSMC_PCR2_TCLR_3</a>               ((<a id="5221c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5222" id="5222">
<td><a id="l5222" class='ln'>5222</a></td><td><span class="pp">#define</span> <a id="5222c9" class="tk">FSMC_PCR2_TAR</a>                  ((<a id="5222c42" class="tk">uint32_t</a>)0x0001E000)    <span class="ct">/*!&lt;TAR[3:0] bits (ALE to RE delay) */</span></td></tr>
<tr name="5223" id="5223">
<td><a id="l5223" class='ln'>5223</a></td><td><span class="pp">#define</span> <a id="5223c9" class="tk">FSMC_PCR2_TAR_0</a>                ((<a id="5223c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5224" id="5224">
<td><a id="l5224" class='ln'>5224</a></td><td><span class="pp">#define</span> <a id="5224c9" class="tk">FSMC_PCR2_TAR_1</a>                ((<a id="5224c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5225" id="5225">
<td><a id="l5225" class='ln'>5225</a></td><td><span class="pp">#define</span> <a id="5225c9" class="tk">FSMC_PCR2_TAR_2</a>                ((<a id="5225c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5226" id="5226">
<td><a id="l5226" class='ln'>5226</a></td><td><span class="pp">#define</span> <a id="5226c9" class="tk">FSMC_PCR2_TAR_3</a>                ((<a id="5226c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5227" id="5227">
<td><a id="l5227" class='ln'>5227</a></td><td><span class="pp">#define</span> <a id="5227c9" class="tk">FSMC_PCR2_ECCPS</a>                ((<a id="5227c42" class="tk">uint32_t</a>)0x000E0000)    <span class="ct">/*!&lt;ECCPS[1:0] bits (ECC page size) */</span></td></tr>
<tr name="5228" id="5228">
<td><a id="l5228" class='ln'>5228</a></td><td><span class="pp">#define</span> <a id="5228c9" class="tk">FSMC_PCR2_ECCPS_0</a>              ((<a id="5228c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5229" id="5229">
<td><a id="l5229" class='ln'>5229</a></td><td><span class="pp">#define</span> <a id="5229c9" class="tk">FSMC_PCR2_ECCPS_1</a>              ((<a id="5229c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5230" id="5230">
<td><a id="l5230" class='ln'>5230</a></td><td><span class="pp">#define</span> <a id="5230c9" class="tk">FSMC_PCR2_ECCPS_2</a>              ((<a id="5230c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5231" id="5231">
<td><a id="l5231" class='ln'>5231</a></td><td></td></tr>
<tr name="5232" id="5232">
<td><a id="l5232" class='ln'>5232</a></td><td>  <span class="ct">/******************  Bit definition for FSMC_PCR3 register  *******************/</span></td></tr>
<tr name="5233" id="5233">
<td><a id="l5233" class='ln'>5233</a></td><td><span class="pp">#define</span> <a id="5233c9" class="tk">FSMC_PCR3_PWAITEN</a>              ((<a id="5233c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Wait feature enable bit */</span></td></tr>
<tr name="5234" id="5234">
<td><a id="l5234" class='ln'>5234</a></td><td><span class="pp">#define</span> <a id="5234c9" class="tk">FSMC_PCR3_PBKEN</a>                ((<a id="5234c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;PC Card/NAND Flash memory bank enable bit */</span></td></tr>
<tr name="5235" id="5235">
<td><a id="l5235" class='ln'>5235</a></td><td><span class="pp">#define</span> <a id="5235c9" class="tk">FSMC_PCR3_PTYP</a>                 ((<a id="5235c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Memory type */</span></td></tr>
<tr name="5236" id="5236">
<td><a id="l5236" class='ln'>5236</a></td><td><span class="pp">#define</span> <a id="5236c9" class="tk">FSMC_PCR3_PWID</a>                 ((<a id="5236c42" class="tk">uint32_t</a>)0x00000030)    <span class="ct">/*!&lt;PWID[1:0] bits (NAND Flash databus width) */</span></td></tr>
<tr name="5237" id="5237">
<td><a id="l5237" class='ln'>5237</a></td><td><span class="pp">#define</span> <a id="5237c9" class="tk">FSMC_PCR3_PWID_0</a>               ((<a id="5237c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5238" id="5238">
<td><a id="l5238" class='ln'>5238</a></td><td><span class="pp">#define</span> <a id="5238c9" class="tk">FSMC_PCR3_PWID_1</a>               ((<a id="5238c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5239" id="5239">
<td><a id="l5239" class='ln'>5239</a></td><td><span class="pp">#define</span> <a id="5239c9" class="tk">FSMC_PCR3_ECCEN</a>                ((<a id="5239c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;ECC computation logic enable bit */</span></td></tr>
<tr name="5240" id="5240">
<td><a id="l5240" class='ln'>5240</a></td><td><span class="pp">#define</span> <a id="5240c9" class="tk">FSMC_PCR3_TCLR</a>                 ((<a id="5240c42" class="tk">uint32_t</a>)0x00001E00)    <span class="ct">/*!&lt;TCLR[3:0] bits (CLE to RE delay) */</span></td></tr>
<tr name="5241" id="5241">
<td><a id="l5241" class='ln'>5241</a></td><td><span class="pp">#define</span> <a id="5241c9" class="tk">FSMC_PCR3_TCLR_0</a>               ((<a id="5241c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5242" id="5242">
<td><a id="l5242" class='ln'>5242</a></td><td><span class="pp">#define</span> <a id="5242c9" class="tk">FSMC_PCR3_TCLR_1</a>               ((<a id="5242c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5243" id="5243">
<td><a id="l5243" class='ln'>5243</a></td><td><span class="pp">#define</span> <a id="5243c9" class="tk">FSMC_PCR3_TCLR_2</a>               ((<a id="5243c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5244" id="5244">
<td><a id="l5244" class='ln'>5244</a></td><td><span class="pp">#define</span> <a id="5244c9" class="tk">FSMC_PCR3_TCLR_3</a>               ((<a id="5244c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5245" id="5245">
<td><a id="l5245" class='ln'>5245</a></td><td><span class="pp">#define</span> <a id="5245c9" class="tk">FSMC_PCR3_TAR</a>                  ((<a id="5245c42" class="tk">uint32_t</a>)0x0001E000)    <span class="ct">/*!&lt;TAR[3:0] bits (ALE to RE delay) */</span></td></tr>
<tr name="5246" id="5246">
<td><a id="l5246" class='ln'>5246</a></td><td><span class="pp">#define</span> <a id="5246c9" class="tk">FSMC_PCR3_TAR_0</a>                ((<a id="5246c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5247" id="5247">
<td><a id="l5247" class='ln'>5247</a></td><td><span class="pp">#define</span> <a id="5247c9" class="tk">FSMC_PCR3_TAR_1</a>                ((<a id="5247c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5248" id="5248">
<td><a id="l5248" class='ln'>5248</a></td><td><span class="pp">#define</span> <a id="5248c9" class="tk">FSMC_PCR3_TAR_2</a>                ((<a id="5248c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5249" id="5249">
<td><a id="l5249" class='ln'>5249</a></td><td><span class="pp">#define</span> <a id="5249c9" class="tk">FSMC_PCR3_TAR_3</a>                ((<a id="5249c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5250" id="5250">
<td><a id="l5250" class='ln'>5250</a></td><td><span class="pp">#define</span> <a id="5250c9" class="tk">FSMC_PCR3_ECCPS</a>                ((<a id="5250c42" class="tk">uint32_t</a>)0x000E0000)    <span class="ct">/*!&lt;ECCPS[2:0] bits (ECC page size) */</span></td></tr>
<tr name="5251" id="5251">
<td><a id="l5251" class='ln'>5251</a></td><td><span class="pp">#define</span> <a id="5251c9" class="tk">FSMC_PCR3_ECCPS_0</a>              ((<a id="5251c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5252" id="5252">
<td><a id="l5252" class='ln'>5252</a></td><td><span class="pp">#define</span> <a id="5252c9" class="tk">FSMC_PCR3_ECCPS_1</a>              ((<a id="5252c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5253" id="5253">
<td><a id="l5253" class='ln'>5253</a></td><td><span class="pp">#define</span> <a id="5253c9" class="tk">FSMC_PCR3_ECCPS_2</a>              ((<a id="5253c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5254" id="5254">
<td><a id="l5254" class='ln'>5254</a></td><td></td></tr>
<tr name="5255" id="5255">
<td><a id="l5255" class='ln'>5255</a></td><td>  <span class="ct">/******************  Bit definition for FSMC_PCR4 register  *******************/</span></td></tr>
<tr name="5256" id="5256">
<td><a id="l5256" class='ln'>5256</a></td><td><span class="pp">#define</span> <a id="5256c9" class="tk">FSMC_PCR4_PWAITEN</a>              ((<a id="5256c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Wait feature enable bit */</span></td></tr>
<tr name="5257" id="5257">
<td><a id="l5257" class='ln'>5257</a></td><td><span class="pp">#define</span> <a id="5257c9" class="tk">FSMC_PCR4_PBKEN</a>                ((<a id="5257c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;PC Card/NAND Flash memory bank enable bit */</span></td></tr>
<tr name="5258" id="5258">
<td><a id="l5258" class='ln'>5258</a></td><td><span class="pp">#define</span> <a id="5258c9" class="tk">FSMC_PCR4_PTYP</a>                 ((<a id="5258c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Memory type */</span></td></tr>
<tr name="5259" id="5259">
<td><a id="l5259" class='ln'>5259</a></td><td><span class="pp">#define</span> <a id="5259c9" class="tk">FSMC_PCR4_PWID</a>                 ((<a id="5259c42" class="tk">uint32_t</a>)0x00000030)    <span class="ct">/*!&lt;PWID[1:0] bits (NAND Flash databus width) */</span></td></tr>
<tr name="5260" id="5260">
<td><a id="l5260" class='ln'>5260</a></td><td><span class="pp">#define</span> <a id="5260c9" class="tk">FSMC_PCR4_PWID_0</a>               ((<a id="5260c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5261" id="5261">
<td><a id="l5261" class='ln'>5261</a></td><td><span class="pp">#define</span> <a id="5261c9" class="tk">FSMC_PCR4_PWID_1</a>               ((<a id="5261c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5262" id="5262">
<td><a id="l5262" class='ln'>5262</a></td><td><span class="pp">#define</span> <a id="5262c9" class="tk">FSMC_PCR4_ECCEN</a>                ((<a id="5262c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;ECC computation logic enable bit */</span></td></tr>
<tr name="5263" id="5263">
<td><a id="l5263" class='ln'>5263</a></td><td><span class="pp">#define</span> <a id="5263c9" class="tk">FSMC_PCR4_TCLR</a>                 ((<a id="5263c42" class="tk">uint32_t</a>)0x00001E00)    <span class="ct">/*!&lt;TCLR[3:0] bits (CLE to RE delay) */</span></td></tr>
<tr name="5264" id="5264">
<td><a id="l5264" class='ln'>5264</a></td><td><span class="pp">#define</span> <a id="5264c9" class="tk">FSMC_PCR4_TCLR_0</a>               ((<a id="5264c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5265" id="5265">
<td><a id="l5265" class='ln'>5265</a></td><td><span class="pp">#define</span> <a id="5265c9" class="tk">FSMC_PCR4_TCLR_1</a>               ((<a id="5265c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5266" id="5266">
<td><a id="l5266" class='ln'>5266</a></td><td><span class="pp">#define</span> <a id="5266c9" class="tk">FSMC_PCR4_TCLR_2</a>               ((<a id="5266c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5267" id="5267">
<td><a id="l5267" class='ln'>5267</a></td><td><span class="pp">#define</span> <a id="5267c9" class="tk">FSMC_PCR4_TCLR_3</a>               ((<a id="5267c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5268" id="5268">
<td><a id="l5268" class='ln'>5268</a></td><td><span class="pp">#define</span> <a id="5268c9" class="tk">FSMC_PCR4_TAR</a>                  ((<a id="5268c42" class="tk">uint32_t</a>)0x0001E000)    <span class="ct">/*!&lt;TAR[3:0] bits (ALE to RE delay) */</span></td></tr>
<tr name="5269" id="5269">
<td><a id="l5269" class='ln'>5269</a></td><td><span class="pp">#define</span> <a id="5269c9" class="tk">FSMC_PCR4_TAR_0</a>                ((<a id="5269c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5270" id="5270">
<td><a id="l5270" class='ln'>5270</a></td><td><span class="pp">#define</span> <a id="5270c9" class="tk">FSMC_PCR4_TAR_1</a>                ((<a id="5270c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5271" id="5271">
<td><a id="l5271" class='ln'>5271</a></td><td><span class="pp">#define</span> <a id="5271c9" class="tk">FSMC_PCR4_TAR_2</a>                ((<a id="5271c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5272" id="5272">
<td><a id="l5272" class='ln'>5272</a></td><td><span class="pp">#define</span> <a id="5272c9" class="tk">FSMC_PCR4_TAR_3</a>                ((<a id="5272c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5273" id="5273">
<td><a id="l5273" class='ln'>5273</a></td><td><span class="pp">#define</span> <a id="5273c9" class="tk">FSMC_PCR4_ECCPS</a>                ((<a id="5273c42" class="tk">uint32_t</a>)0x000E0000)    <span class="ct">/*!&lt;ECCPS[2:0] bits (ECC page size) */</span></td></tr>
<tr name="5274" id="5274">
<td><a id="l5274" class='ln'>5274</a></td><td><span class="pp">#define</span> <a id="5274c9" class="tk">FSMC_PCR4_ECCPS_0</a>              ((<a id="5274c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5275" id="5275">
<td><a id="l5275" class='ln'>5275</a></td><td><span class="pp">#define</span> <a id="5275c9" class="tk">FSMC_PCR4_ECCPS_1</a>              ((<a id="5275c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5276" id="5276">
<td><a id="l5276" class='ln'>5276</a></td><td><span class="pp">#define</span> <a id="5276c9" class="tk">FSMC_PCR4_ECCPS_2</a>              ((<a id="5276c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5277" id="5277">
<td><a id="l5277" class='ln'>5277</a></td><td></td></tr>
<tr name="5278" id="5278">
<td><a id="l5278" class='ln'>5278</a></td><td>  <span class="ct">/*******************  Bit definition for FSMC_SR2 register  *******************/</span></td></tr>
<tr name="5279" id="5279">
<td><a id="l5279" class='ln'>5279</a></td><td><span class="pp">#define</span> <a id="5279c9" class="tk">FSMC_SR2_IRS</a>                   ((<a id="5279c42" class="tk">uint8_t</a>)0x01)           <span class="ct">/*!&lt;Interrupt Rising Edge status                */</span></td></tr>
<tr name="5280" id="5280">
<td><a id="l5280" class='ln'>5280</a></td><td><span class="pp">#define</span> <a id="5280c9" class="tk">FSMC_SR2_ILS</a>                   ((<a id="5280c42" class="tk">uint8_t</a>)0x02)           <span class="ct">/*!&lt;Interrupt Level status                      */</span></td></tr>
<tr name="5281" id="5281">
<td><a id="l5281" class='ln'>5281</a></td><td><span class="pp">#define</span> <a id="5281c9" class="tk">FSMC_SR2_IFS</a>                   ((<a id="5281c42" class="tk">uint8_t</a>)0x04)           <span class="ct">/*!&lt;Interrupt Falling Edge status               */</span></td></tr>
<tr name="5282" id="5282">
<td><a id="l5282" class='ln'>5282</a></td><td><span class="pp">#define</span> <a id="5282c9" class="tk">FSMC_SR2_IREN</a>                  ((<a id="5282c42" class="tk">uint8_t</a>)0x08)           <span class="ct">/*!&lt;Interrupt Rising Edge detection Enable bit  */</span></td></tr>
<tr name="5283" id="5283">
<td><a id="l5283" class='ln'>5283</a></td><td><span class="pp">#define</span> <a id="5283c9" class="tk">FSMC_SR2_ILEN</a>                  ((<a id="5283c42" class="tk">uint8_t</a>)0x10)           <span class="ct">/*!&lt;Interrupt Level detection Enable bit        */</span></td></tr>
<tr name="5284" id="5284">
<td><a id="l5284" class='ln'>5284</a></td><td><span class="pp">#define</span> <a id="5284c9" class="tk">FSMC_SR2_IFEN</a>                  ((<a id="5284c42" class="tk">uint8_t</a>)0x20)           <span class="ct">/*!&lt;Interrupt Falling Edge detection Enable bit */</span></td></tr>
<tr name="5285" id="5285">
<td><a id="l5285" class='ln'>5285</a></td><td><span class="pp">#define</span> <a id="5285c9" class="tk">FSMC_SR2_FEMPT</a>                 ((<a id="5285c42" class="tk">uint8_t</a>)0x40)           <span class="ct">/*!&lt;FIFO empty */</span></td></tr>
<tr name="5286" id="5286">
<td><a id="l5286" class='ln'>5286</a></td><td></td></tr>
<tr name="5287" id="5287">
<td><a id="l5287" class='ln'>5287</a></td><td>  <span class="ct">/*******************  Bit definition for FSMC_SR3 register  *******************/</span></td></tr>
<tr name="5288" id="5288">
<td><a id="l5288" class='ln'>5288</a></td><td><span class="pp">#define</span> <a id="5288c9" class="tk">FSMC_SR3_IRS</a>                   ((<a id="5288c42" class="tk">uint8_t</a>)0x01)           <span class="ct">/*!&lt;Interrupt Rising Edge status                */</span></td></tr>
<tr name="5289" id="5289">
<td><a id="l5289" class='ln'>5289</a></td><td><span class="pp">#define</span> <a id="5289c9" class="tk">FSMC_SR3_ILS</a>                   ((<a id="5289c42" class="tk">uint8_t</a>)0x02)           <span class="ct">/*!&lt;Interrupt Level status                      */</span></td></tr>
<tr name="5290" id="5290">
<td><a id="l5290" class='ln'>5290</a></td><td><span class="pp">#define</span> <a id="5290c9" class="tk">FSMC_SR3_IFS</a>                   ((<a id="5290c42" class="tk">uint8_t</a>)0x04)           <span class="ct">/*!&lt;Interrupt Falling Edge status               */</span></td></tr>
<tr name="5291" id="5291">
<td><a id="l5291" class='ln'>5291</a></td><td><span class="pp">#define</span> <a id="5291c9" class="tk">FSMC_SR3_IREN</a>                  ((<a id="5291c42" class="tk">uint8_t</a>)0x08)           <span class="ct">/*!&lt;Interrupt Rising Edge detection Enable bit  */</span></td></tr>
<tr name="5292" id="5292">
<td><a id="l5292" class='ln'>5292</a></td><td><span class="pp">#define</span> <a id="5292c9" class="tk">FSMC_SR3_ILEN</a>                  ((<a id="5292c42" class="tk">uint8_t</a>)0x10)           <span class="ct">/*!&lt;Interrupt Level detection Enable bit        */</span></td></tr>
<tr name="5293" id="5293">
<td><a id="l5293" class='ln'>5293</a></td><td><span class="pp">#define</span> <a id="5293c9" class="tk">FSMC_SR3_IFEN</a>                  ((<a id="5293c42" class="tk">uint8_t</a>)0x20)           <span class="ct">/*!&lt;Interrupt Falling Edge detection Enable bit */</span></td></tr>
<tr name="5294" id="5294">
<td><a id="l5294" class='ln'>5294</a></td><td><span class="pp">#define</span> <a id="5294c9" class="tk">FSMC_SR3_FEMPT</a>                 ((<a id="5294c42" class="tk">uint8_t</a>)0x40)           <span class="ct">/*!&lt;FIFO empty */</span></td></tr>
<tr name="5295" id="5295">
<td><a id="l5295" class='ln'>5295</a></td><td></td></tr>
<tr name="5296" id="5296">
<td><a id="l5296" class='ln'>5296</a></td><td>  <span class="ct">/*******************  Bit definition for FSMC_SR4 register  *******************/</span></td></tr>
<tr name="5297" id="5297">
<td><a id="l5297" class='ln'>5297</a></td><td><span class="pp">#define</span> <a id="5297c9" class="tk">FSMC_SR4_IRS</a>                   ((<a id="5297c42" class="tk">uint8_t</a>)0x01)           <span class="ct">/*!&lt;Interrupt Rising Edge status                 */</span></td></tr>
<tr name="5298" id="5298">
<td><a id="l5298" class='ln'>5298</a></td><td><span class="pp">#define</span> <a id="5298c9" class="tk">FSMC_SR4_ILS</a>                   ((<a id="5298c42" class="tk">uint8_t</a>)0x02)           <span class="ct">/*!&lt;Interrupt Level status                       */</span></td></tr>
<tr name="5299" id="5299">
<td><a id="l5299" class='ln'>5299</a></td><td><span class="pp">#define</span> <a id="5299c9" class="tk">FSMC_SR4_IFS</a>                   ((<a id="5299c42" class="tk">uint8_t</a>)0x04)           <span class="ct">/*!&lt;Interrupt Falling Edge status                */</span></td></tr>
<tr name="5300" id="5300">
<td><a id="l5300" class='ln'>5300</a></td><td><span class="pp">#define</span> <a id="5300c9" class="tk">FSMC_SR4_IREN</a>                  ((<a id="5300c42" class="tk">uint8_t</a>)0x08)           <span class="ct">/*!&lt;Interrupt Rising Edge detection Enable bit   */</span></td></tr>
<tr name="5301" id="5301">
<td><a id="l5301" class='ln'>5301</a></td><td><span class="pp">#define</span> <a id="5301c9" class="tk">FSMC_SR4_ILEN</a>                  ((<a id="5301c42" class="tk">uint8_t</a>)0x10)           <span class="ct">/*!&lt;Interrupt Level detection Enable bit         */</span></td></tr>
<tr name="5302" id="5302">
<td><a id="l5302" class='ln'>5302</a></td><td><span class="pp">#define</span> <a id="5302c9" class="tk">FSMC_SR4_IFEN</a>                  ((<a id="5302c42" class="tk">uint8_t</a>)0x20)           <span class="ct">/*!&lt;Interrupt Falling Edge detection Enable bit  */</span></td></tr>
<tr name="5303" id="5303">
<td><a id="l5303" class='ln'>5303</a></td><td><span class="pp">#define</span> <a id="5303c9" class="tk">FSMC_SR4_FEMPT</a>                 ((<a id="5303c42" class="tk">uint8_t</a>)0x40)           <span class="ct">/*!&lt;FIFO empty */</span></td></tr>
<tr name="5304" id="5304">
<td><a id="l5304" class='ln'>5304</a></td><td></td></tr>
<tr name="5305" id="5305">
<td><a id="l5305" class='ln'>5305</a></td><td>  <span class="ct">/******************  Bit definition for FSMC_PMEM2 register  ******************/</span></td></tr>
<tr name="5306" id="5306">
<td><a id="l5306" class='ln'>5306</a></td><td><span class="pp">#define</span> <a id="5306c9" class="tk">FSMC_PMEM2_MEMSET2</a>             ((<a id="5306c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt;MEMSET2[7:0] bits (Common memory 2 setup time) */</span></td></tr>
<tr name="5307" id="5307">
<td><a id="l5307" class='ln'>5307</a></td><td><span class="pp">#define</span> <a id="5307c9" class="tk">FSMC_PMEM2_MEMSET2_0</a>           ((<a id="5307c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5308" id="5308">
<td><a id="l5308" class='ln'>5308</a></td><td><span class="pp">#define</span> <a id="5308c9" class="tk">FSMC_PMEM2_MEMSET2_1</a>           ((<a id="5308c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5309" id="5309">
<td><a id="l5309" class='ln'>5309</a></td><td><span class="pp">#define</span> <a id="5309c9" class="tk">FSMC_PMEM2_MEMSET2_2</a>           ((<a id="5309c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5310" id="5310">
<td><a id="l5310" class='ln'>5310</a></td><td><span class="pp">#define</span> <a id="5310c9" class="tk">FSMC_PMEM2_MEMSET2_3</a>           ((<a id="5310c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5311" id="5311">
<td><a id="l5311" class='ln'>5311</a></td><td><span class="pp">#define</span> <a id="5311c9" class="tk">FSMC_PMEM2_MEMSET2_4</a>           ((<a id="5311c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5312" id="5312">
<td><a id="l5312" class='ln'>5312</a></td><td><span class="pp">#define</span> <a id="5312c9" class="tk">FSMC_PMEM2_MEMSET2_5</a>           ((<a id="5312c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5313" id="5313">
<td><a id="l5313" class='ln'>5313</a></td><td><span class="pp">#define</span> <a id="5313c9" class="tk">FSMC_PMEM2_MEMSET2_6</a>           ((<a id="5313c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5314" id="5314">
<td><a id="l5314" class='ln'>5314</a></td><td><span class="pp">#define</span> <a id="5314c9" class="tk">FSMC_PMEM2_MEMSET2_7</a>           ((<a id="5314c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5315" id="5315">
<td><a id="l5315" class='ln'>5315</a></td><td><span class="pp">#define</span> <a id="5315c9" class="tk">FSMC_PMEM2_MEMWAIT2</a>            ((<a id="5315c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;MEMWAIT2[7:0] bits (Common memory 2 wait time) */</span></td></tr>
<tr name="5316" id="5316">
<td><a id="l5316" class='ln'>5316</a></td><td><span class="pp">#define</span> <a id="5316c9" class="tk">FSMC_PMEM2_MEMWAIT2_0</a>          ((<a id="5316c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5317" id="5317">
<td><a id="l5317" class='ln'>5317</a></td><td><span class="pp">#define</span> <a id="5317c9" class="tk">FSMC_PMEM2_MEMWAIT2_1</a>          ((<a id="5317c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5318" id="5318">
<td><a id="l5318" class='ln'>5318</a></td><td><span class="pp">#define</span> <a id="5318c9" class="tk">FSMC_PMEM2_MEMWAIT2_2</a>          ((<a id="5318c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5319" id="5319">
<td><a id="l5319" class='ln'>5319</a></td><td><span class="pp">#define</span> <a id="5319c9" class="tk">FSMC_PMEM2_MEMWAIT2_3</a>          ((<a id="5319c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5320" id="5320">
<td><a id="l5320" class='ln'>5320</a></td><td><span class="pp">#define</span> <a id="5320c9" class="tk">FSMC_PMEM2_MEMWAIT2_4</a>          ((<a id="5320c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5321" id="5321">
<td><a id="l5321" class='ln'>5321</a></td><td><span class="pp">#define</span> <a id="5321c9" class="tk">FSMC_PMEM2_MEMWAIT2_5</a>          ((<a id="5321c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5322" id="5322">
<td><a id="l5322" class='ln'>5322</a></td><td><span class="pp">#define</span> <a id="5322c9" class="tk">FSMC_PMEM2_MEMWAIT2_6</a>          ((<a id="5322c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5323" id="5323">
<td><a id="l5323" class='ln'>5323</a></td><td><span class="pp">#define</span> <a id="5323c9" class="tk">FSMC_PMEM2_MEMWAIT2_7</a>          ((<a id="5323c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5324" id="5324">
<td><a id="l5324" class='ln'>5324</a></td><td><span class="pp">#define</span> <a id="5324c9" class="tk">FSMC_PMEM2_MEMHOLD2</a>            ((<a id="5324c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;MEMHOLD2[7:0] bits (Common memory 2 hold time) */</span></td></tr>
<tr name="5325" id="5325">
<td><a id="l5325" class='ln'>5325</a></td><td><span class="pp">#define</span> <a id="5325c9" class="tk">FSMC_PMEM2_MEMHOLD2_0</a>          ((<a id="5325c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5326" id="5326">
<td><a id="l5326" class='ln'>5326</a></td><td><span class="pp">#define</span> <a id="5326c9" class="tk">FSMC_PMEM2_MEMHOLD2_1</a>          ((<a id="5326c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5327" id="5327">
<td><a id="l5327" class='ln'>5327</a></td><td><span class="pp">#define</span> <a id="5327c9" class="tk">FSMC_PMEM2_MEMHOLD2_2</a>          ((<a id="5327c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5328" id="5328">
<td><a id="l5328" class='ln'>5328</a></td><td><span class="pp">#define</span> <a id="5328c9" class="tk">FSMC_PMEM2_MEMHOLD2_3</a>          ((<a id="5328c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5329" id="5329">
<td><a id="l5329" class='ln'>5329</a></td><td><span class="pp">#define</span> <a id="5329c9" class="tk">FSMC_PMEM2_MEMHOLD2_4</a>          ((<a id="5329c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5330" id="5330">
<td><a id="l5330" class='ln'>5330</a></td><td><span class="pp">#define</span> <a id="5330c9" class="tk">FSMC_PMEM2_MEMHOLD2_5</a>          ((<a id="5330c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5331" id="5331">
<td><a id="l5331" class='ln'>5331</a></td><td><span class="pp">#define</span> <a id="5331c9" class="tk">FSMC_PMEM2_MEMHOLD2_6</a>          ((<a id="5331c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5332" id="5332">
<td><a id="l5332" class='ln'>5332</a></td><td><span class="pp">#define</span> <a id="5332c9" class="tk">FSMC_PMEM2_MEMHOLD2_7</a>          ((<a id="5332c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5333" id="5333">
<td><a id="l5333" class='ln'>5333</a></td><td><span class="pp">#define</span> <a id="5333c9" class="tk">FSMC_PMEM2_MEMHIZ2</a>             ((<a id="5333c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt;MEMHIZ2[7:0] bits (Common memory 2 databus HiZ time) */</span></td></tr>
<tr name="5334" id="5334">
<td><a id="l5334" class='ln'>5334</a></td><td><span class="pp">#define</span> <a id="5334c9" class="tk">FSMC_PMEM2_MEMHIZ2_0</a>           ((<a id="5334c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5335" id="5335">
<td><a id="l5335" class='ln'>5335</a></td><td><span class="pp">#define</span> <a id="5335c9" class="tk">FSMC_PMEM2_MEMHIZ2_1</a>           ((<a id="5335c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5336" id="5336">
<td><a id="l5336" class='ln'>5336</a></td><td><span class="pp">#define</span> <a id="5336c9" class="tk">FSMC_PMEM2_MEMHIZ2_2</a>           ((<a id="5336c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5337" id="5337">
<td><a id="l5337" class='ln'>5337</a></td><td><span class="pp">#define</span> <a id="5337c9" class="tk">FSMC_PMEM2_MEMHIZ2_3</a>           ((<a id="5337c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5338" id="5338">
<td><a id="l5338" class='ln'>5338</a></td><td><span class="pp">#define</span> <a id="5338c9" class="tk">FSMC_PMEM2_MEMHIZ2_4</a>           ((<a id="5338c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5339" id="5339">
<td><a id="l5339" class='ln'>5339</a></td><td><span class="pp">#define</span> <a id="5339c9" class="tk">FSMC_PMEM2_MEMHIZ2_5</a>           ((<a id="5339c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5340" id="5340">
<td><a id="l5340" class='ln'>5340</a></td><td><span class="pp">#define</span> <a id="5340c9" class="tk">FSMC_PMEM2_MEMHIZ2_6</a>           ((<a id="5340c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5341" id="5341">
<td><a id="l5341" class='ln'>5341</a></td><td><span class="pp">#define</span> <a id="5341c9" class="tk">FSMC_PMEM2_MEMHIZ2_7</a>           ((<a id="5341c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5342" id="5342">
<td><a id="l5342" class='ln'>5342</a></td><td></td></tr>
<tr name="5343" id="5343">
<td><a id="l5343" class='ln'>5343</a></td><td>  <span class="ct">/******************  Bit definition for FSMC_PMEM3 register  ******************/</span></td></tr>
<tr name="5344" id="5344">
<td><a id="l5344" class='ln'>5344</a></td><td><span class="pp">#define</span> <a id="5344c9" class="tk">FSMC_PMEM3_MEMSET3</a>             ((<a id="5344c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt;MEMSET3[7:0] bits (Common memory 3 setup time) */</span></td></tr>
<tr name="5345" id="5345">
<td><a id="l5345" class='ln'>5345</a></td><td><span class="pp">#define</span> <a id="5345c9" class="tk">FSMC_PMEM3_MEMSET3_0</a>           ((<a id="5345c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5346" id="5346">
<td><a id="l5346" class='ln'>5346</a></td><td><span class="pp">#define</span> <a id="5346c9" class="tk">FSMC_PMEM3_MEMSET3_1</a>           ((<a id="5346c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5347" id="5347">
<td><a id="l5347" class='ln'>5347</a></td><td><span class="pp">#define</span> <a id="5347c9" class="tk">FSMC_PMEM3_MEMSET3_2</a>           ((<a id="5347c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5348" id="5348">
<td><a id="l5348" class='ln'>5348</a></td><td><span class="pp">#define</span> <a id="5348c9" class="tk">FSMC_PMEM3_MEMSET3_3</a>           ((<a id="5348c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5349" id="5349">
<td><a id="l5349" class='ln'>5349</a></td><td><span class="pp">#define</span> <a id="5349c9" class="tk">FSMC_PMEM3_MEMSET3_4</a>           ((<a id="5349c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5350" id="5350">
<td><a id="l5350" class='ln'>5350</a></td><td><span class="pp">#define</span> <a id="5350c9" class="tk">FSMC_PMEM3_MEMSET3_5</a>           ((<a id="5350c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5351" id="5351">
<td><a id="l5351" class='ln'>5351</a></td><td><span class="pp">#define</span> <a id="5351c9" class="tk">FSMC_PMEM3_MEMSET3_6</a>           ((<a id="5351c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5352" id="5352">
<td><a id="l5352" class='ln'>5352</a></td><td><span class="pp">#define</span> <a id="5352c9" class="tk">FSMC_PMEM3_MEMSET3_7</a>           ((<a id="5352c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5353" id="5353">
<td><a id="l5353" class='ln'>5353</a></td><td><span class="pp">#define</span> <a id="5353c9" class="tk">FSMC_PMEM3_MEMWAIT3</a>            ((<a id="5353c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;MEMWAIT3[7:0] bits (Common memory 3 wait time) */</span></td></tr>
<tr name="5354" id="5354">
<td><a id="l5354" class='ln'>5354</a></td><td><span class="pp">#define</span> <a id="5354c9" class="tk">FSMC_PMEM3_MEMWAIT3_0</a>          ((<a id="5354c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5355" id="5355">
<td><a id="l5355" class='ln'>5355</a></td><td><span class="pp">#define</span> <a id="5355c9" class="tk">FSMC_PMEM3_MEMWAIT3_1</a>          ((<a id="5355c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5356" id="5356">
<td><a id="l5356" class='ln'>5356</a></td><td><span class="pp">#define</span> <a id="5356c9" class="tk">FSMC_PMEM3_MEMWAIT3_2</a>          ((<a id="5356c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5357" id="5357">
<td><a id="l5357" class='ln'>5357</a></td><td><span class="pp">#define</span> <a id="5357c9" class="tk">FSMC_PMEM3_MEMWAIT3_3</a>          ((<a id="5357c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5358" id="5358">
<td><a id="l5358" class='ln'>5358</a></td><td><span class="pp">#define</span> <a id="5358c9" class="tk">FSMC_PMEM3_MEMWAIT3_4</a>          ((<a id="5358c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5359" id="5359">
<td><a id="l5359" class='ln'>5359</a></td><td><span class="pp">#define</span> <a id="5359c9" class="tk">FSMC_PMEM3_MEMWAIT3_5</a>          ((<a id="5359c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5360" id="5360">
<td><a id="l5360" class='ln'>5360</a></td><td><span class="pp">#define</span> <a id="5360c9" class="tk">FSMC_PMEM3_MEMWAIT3_6</a>          ((<a id="5360c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5361" id="5361">
<td><a id="l5361" class='ln'>5361</a></td><td><span class="pp">#define</span> <a id="5361c9" class="tk">FSMC_PMEM3_MEMWAIT3_7</a>          ((<a id="5361c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5362" id="5362">
<td><a id="l5362" class='ln'>5362</a></td><td><span class="pp">#define</span> <a id="5362c9" class="tk">FSMC_PMEM3_MEMHOLD3</a>            ((<a id="5362c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;MEMHOLD3[7:0] bits (Common memory 3 hold time) */</span></td></tr>
<tr name="5363" id="5363">
<td><a id="l5363" class='ln'>5363</a></td><td><span class="pp">#define</span> <a id="5363c9" class="tk">FSMC_PMEM3_MEMHOLD3_0</a>          ((<a id="5363c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5364" id="5364">
<td><a id="l5364" class='ln'>5364</a></td><td><span class="pp">#define</span> <a id="5364c9" class="tk">FSMC_PMEM3_MEMHOLD3_1</a>          ((<a id="5364c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5365" id="5365">
<td><a id="l5365" class='ln'>5365</a></td><td><span class="pp">#define</span> <a id="5365c9" class="tk">FSMC_PMEM3_MEMHOLD3_2</a>          ((<a id="5365c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5366" id="5366">
<td><a id="l5366" class='ln'>5366</a></td><td><span class="pp">#define</span> <a id="5366c9" class="tk">FSMC_PMEM3_MEMHOLD3_3</a>          ((<a id="5366c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5367" id="5367">
<td><a id="l5367" class='ln'>5367</a></td><td><span class="pp">#define</span> <a id="5367c9" class="tk">FSMC_PMEM3_MEMHOLD3_4</a>          ((<a id="5367c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5368" id="5368">
<td><a id="l5368" class='ln'>5368</a></td><td><span class="pp">#define</span> <a id="5368c9" class="tk">FSMC_PMEM3_MEMHOLD3_5</a>          ((<a id="5368c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5369" id="5369">
<td><a id="l5369" class='ln'>5369</a></td><td><span class="pp">#define</span> <a id="5369c9" class="tk">FSMC_PMEM3_MEMHOLD3_6</a>          ((<a id="5369c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5370" id="5370">
<td><a id="l5370" class='ln'>5370</a></td><td><span class="pp">#define</span> <a id="5370c9" class="tk">FSMC_PMEM3_MEMHOLD3_7</a>          ((<a id="5370c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5371" id="5371">
<td><a id="l5371" class='ln'>5371</a></td><td><span class="pp">#define</span> <a id="5371c9" class="tk">FSMC_PMEM3_MEMHIZ3</a>             ((<a id="5371c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt;MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time) */</span></td></tr>
<tr name="5372" id="5372">
<td><a id="l5372" class='ln'>5372</a></td><td><span class="pp">#define</span> <a id="5372c9" class="tk">FSMC_PMEM3_MEMHIZ3_0</a>           ((<a id="5372c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5373" id="5373">
<td><a id="l5373" class='ln'>5373</a></td><td><span class="pp">#define</span> <a id="5373c9" class="tk">FSMC_PMEM3_MEMHIZ3_1</a>           ((<a id="5373c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5374" id="5374">
<td><a id="l5374" class='ln'>5374</a></td><td><span class="pp">#define</span> <a id="5374c9" class="tk">FSMC_PMEM3_MEMHIZ3_2</a>           ((<a id="5374c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5375" id="5375">
<td><a id="l5375" class='ln'>5375</a></td><td><span class="pp">#define</span> <a id="5375c9" class="tk">FSMC_PMEM3_MEMHIZ3_3</a>           ((<a id="5375c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5376" id="5376">
<td><a id="l5376" class='ln'>5376</a></td><td><span class="pp">#define</span> <a id="5376c9" class="tk">FSMC_PMEM3_MEMHIZ3_4</a>           ((<a id="5376c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5377" id="5377">
<td><a id="l5377" class='ln'>5377</a></td><td><span class="pp">#define</span> <a id="5377c9" class="tk">FSMC_PMEM3_MEMHIZ3_5</a>           ((<a id="5377c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5378" id="5378">
<td><a id="l5378" class='ln'>5378</a></td><td><span class="pp">#define</span> <a id="5378c9" class="tk">FSMC_PMEM3_MEMHIZ3_6</a>           ((<a id="5378c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5379" id="5379">
<td><a id="l5379" class='ln'>5379</a></td><td><span class="pp">#define</span> <a id="5379c9" class="tk">FSMC_PMEM3_MEMHIZ3_7</a>           ((<a id="5379c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5380" id="5380">
<td><a id="l5380" class='ln'>5380</a></td><td></td></tr>
<tr name="5381" id="5381">
<td><a id="l5381" class='ln'>5381</a></td><td>  <span class="ct">/******************  Bit definition for FSMC_PMEM4 register  ******************/</span></td></tr>
<tr name="5382" id="5382">
<td><a id="l5382" class='ln'>5382</a></td><td><span class="pp">#define</span> <a id="5382c9" class="tk">FSMC_PMEM4_MEMSET4</a>             ((<a id="5382c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt;MEMSET4[7:0] bits (Common memory 4 setup time) */</span></td></tr>
<tr name="5383" id="5383">
<td><a id="l5383" class='ln'>5383</a></td><td><span class="pp">#define</span> <a id="5383c9" class="tk">FSMC_PMEM4_MEMSET4_0</a>           ((<a id="5383c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5384" id="5384">
<td><a id="l5384" class='ln'>5384</a></td><td><span class="pp">#define</span> <a id="5384c9" class="tk">FSMC_PMEM4_MEMSET4_1</a>           ((<a id="5384c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5385" id="5385">
<td><a id="l5385" class='ln'>5385</a></td><td><span class="pp">#define</span> <a id="5385c9" class="tk">FSMC_PMEM4_MEMSET4_2</a>           ((<a id="5385c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5386" id="5386">
<td><a id="l5386" class='ln'>5386</a></td><td><span class="pp">#define</span> <a id="5386c9" class="tk">FSMC_PMEM4_MEMSET4_3</a>           ((<a id="5386c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5387" id="5387">
<td><a id="l5387" class='ln'>5387</a></td><td><span class="pp">#define</span> <a id="5387c9" class="tk">FSMC_PMEM4_MEMSET4_4</a>           ((<a id="5387c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5388" id="5388">
<td><a id="l5388" class='ln'>5388</a></td><td><span class="pp">#define</span> <a id="5388c9" class="tk">FSMC_PMEM4_MEMSET4_5</a>           ((<a id="5388c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5389" id="5389">
<td><a id="l5389" class='ln'>5389</a></td><td><span class="pp">#define</span> <a id="5389c9" class="tk">FSMC_PMEM4_MEMSET4_6</a>           ((<a id="5389c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5390" id="5390">
<td><a id="l5390" class='ln'>5390</a></td><td><span class="pp">#define</span> <a id="5390c9" class="tk">FSMC_PMEM4_MEMSET4_7</a>           ((<a id="5390c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5391" id="5391">
<td><a id="l5391" class='ln'>5391</a></td><td><span class="pp">#define</span> <a id="5391c9" class="tk">FSMC_PMEM4_MEMWAIT4</a>            ((<a id="5391c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;MEMWAIT4[7:0] bits (Common memory 4 wait time) */</span></td></tr>
<tr name="5392" id="5392">
<td><a id="l5392" class='ln'>5392</a></td><td><span class="pp">#define</span> <a id="5392c9" class="tk">FSMC_PMEM4_MEMWAIT4_0</a>          ((<a id="5392c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5393" id="5393">
<td><a id="l5393" class='ln'>5393</a></td><td><span class="pp">#define</span> <a id="5393c9" class="tk">FSMC_PMEM4_MEMWAIT4_1</a>          ((<a id="5393c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5394" id="5394">
<td><a id="l5394" class='ln'>5394</a></td><td><span class="pp">#define</span> <a id="5394c9" class="tk">FSMC_PMEM4_MEMWAIT4_2</a>          ((<a id="5394c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5395" id="5395">
<td><a id="l5395" class='ln'>5395</a></td><td><span class="pp">#define</span> <a id="5395c9" class="tk">FSMC_PMEM4_MEMWAIT4_3</a>          ((<a id="5395c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5396" id="5396">
<td><a id="l5396" class='ln'>5396</a></td><td><span class="pp">#define</span> <a id="5396c9" class="tk">FSMC_PMEM4_MEMWAIT4_4</a>          ((<a id="5396c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5397" id="5397">
<td><a id="l5397" class='ln'>5397</a></td><td><span class="pp">#define</span> <a id="5397c9" class="tk">FSMC_PMEM4_MEMWAIT4_5</a>          ((<a id="5397c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5398" id="5398">
<td><a id="l5398" class='ln'>5398</a></td><td><span class="pp">#define</span> <a id="5398c9" class="tk">FSMC_PMEM4_MEMWAIT4_6</a>          ((<a id="5398c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5399" id="5399">
<td><a id="l5399" class='ln'>5399</a></td><td><span class="pp">#define</span> <a id="5399c9" class="tk">FSMC_PMEM4_MEMWAIT4_7</a>          ((<a id="5399c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5400" id="5400">
<td><a id="l5400" class='ln'>5400</a></td><td><span class="pp">#define</span> <a id="5400c9" class="tk">FSMC_PMEM4_MEMHOLD4</a>            ((<a id="5400c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;MEMHOLD4[7:0] bits (Common memory 4 hold time) */</span></td></tr>
<tr name="5401" id="5401">
<td><a id="l5401" class='ln'>5401</a></td><td><span class="pp">#define</span> <a id="5401c9" class="tk">FSMC_PMEM4_MEMHOLD4_0</a>          ((<a id="5401c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5402" id="5402">
<td><a id="l5402" class='ln'>5402</a></td><td><span class="pp">#define</span> <a id="5402c9" class="tk">FSMC_PMEM4_MEMHOLD4_1</a>          ((<a id="5402c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5403" id="5403">
<td><a id="l5403" class='ln'>5403</a></td><td><span class="pp">#define</span> <a id="5403c9" class="tk">FSMC_PMEM4_MEMHOLD4_2</a>          ((<a id="5403c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5404" id="5404">
<td><a id="l5404" class='ln'>5404</a></td><td><span class="pp">#define</span> <a id="5404c9" class="tk">FSMC_PMEM4_MEMHOLD4_3</a>          ((<a id="5404c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5405" id="5405">
<td><a id="l5405" class='ln'>5405</a></td><td><span class="pp">#define</span> <a id="5405c9" class="tk">FSMC_PMEM4_MEMHOLD4_4</a>          ((<a id="5405c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5406" id="5406">
<td><a id="l5406" class='ln'>5406</a></td><td><span class="pp">#define</span> <a id="5406c9" class="tk">FSMC_PMEM4_MEMHOLD4_5</a>          ((<a id="5406c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5407" id="5407">
<td><a id="l5407" class='ln'>5407</a></td><td><span class="pp">#define</span> <a id="5407c9" class="tk">FSMC_PMEM4_MEMHOLD4_6</a>          ((<a id="5407c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5408" id="5408">
<td><a id="l5408" class='ln'>5408</a></td><td><span class="pp">#define</span> <a id="5408c9" class="tk">FSMC_PMEM4_MEMHOLD4_7</a>          ((<a id="5408c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5409" id="5409">
<td><a id="l5409" class='ln'>5409</a></td><td><span class="pp">#define</span> <a id="5409c9" class="tk">FSMC_PMEM4_MEMHIZ4</a>             ((<a id="5409c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt;MEMHIZ4[7:0] bits (Common memory 4 databus HiZ time) */</span></td></tr>
<tr name="5410" id="5410">
<td><a id="l5410" class='ln'>5410</a></td><td><span class="pp">#define</span> <a id="5410c9" class="tk">FSMC_PMEM4_MEMHIZ4_0</a>           ((<a id="5410c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5411" id="5411">
<td><a id="l5411" class='ln'>5411</a></td><td><span class="pp">#define</span> <a id="5411c9" class="tk">FSMC_PMEM4_MEMHIZ4_1</a>           ((<a id="5411c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5412" id="5412">
<td><a id="l5412" class='ln'>5412</a></td><td><span class="pp">#define</span> <a id="5412c9" class="tk">FSMC_PMEM4_MEMHIZ4_2</a>           ((<a id="5412c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5413" id="5413">
<td><a id="l5413" class='ln'>5413</a></td><td><span class="pp">#define</span> <a id="5413c9" class="tk">FSMC_PMEM4_MEMHIZ4_3</a>           ((<a id="5413c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5414" id="5414">
<td><a id="l5414" class='ln'>5414</a></td><td><span class="pp">#define</span> <a id="5414c9" class="tk">FSMC_PMEM4_MEMHIZ4_4</a>           ((<a id="5414c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5415" id="5415">
<td><a id="l5415" class='ln'>5415</a></td><td><span class="pp">#define</span> <a id="5415c9" class="tk">FSMC_PMEM4_MEMHIZ4_5</a>           ((<a id="5415c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5416" id="5416">
<td><a id="l5416" class='ln'>5416</a></td><td><span class="pp">#define</span> <a id="5416c9" class="tk">FSMC_PMEM4_MEMHIZ4_6</a>           ((<a id="5416c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5417" id="5417">
<td><a id="l5417" class='ln'>5417</a></td><td><span class="pp">#define</span> <a id="5417c9" class="tk">FSMC_PMEM4_MEMHIZ4_7</a>           ((<a id="5417c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5418" id="5418">
<td><a id="l5418" class='ln'>5418</a></td><td></td></tr>
<tr name="5419" id="5419">
<td><a id="l5419" class='ln'>5419</a></td><td>  <span class="ct">/******************  Bit definition for FSMC_PATT2 register  ******************/</span></td></tr>
<tr name="5420" id="5420">
<td><a id="l5420" class='ln'>5420</a></td><td><span class="pp">#define</span> <a id="5420c9" class="tk">FSMC_PATT2_ATTSET2</a>             ((<a id="5420c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt;ATTSET2[7:0] bits (Attribute memory 2 setup time) */</span></td></tr>
<tr name="5421" id="5421">
<td><a id="l5421" class='ln'>5421</a></td><td><span class="pp">#define</span> <a id="5421c9" class="tk">FSMC_PATT2_ATTSET2_0</a>           ((<a id="5421c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5422" id="5422">
<td><a id="l5422" class='ln'>5422</a></td><td><span class="pp">#define</span> <a id="5422c9" class="tk">FSMC_PATT2_ATTSET2_1</a>           ((<a id="5422c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5423" id="5423">
<td><a id="l5423" class='ln'>5423</a></td><td><span class="pp">#define</span> <a id="5423c9" class="tk">FSMC_PATT2_ATTSET2_2</a>           ((<a id="5423c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5424" id="5424">
<td><a id="l5424" class='ln'>5424</a></td><td><span class="pp">#define</span> <a id="5424c9" class="tk">FSMC_PATT2_ATTSET2_3</a>           ((<a id="5424c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5425" id="5425">
<td><a id="l5425" class='ln'>5425</a></td><td><span class="pp">#define</span> <a id="5425c9" class="tk">FSMC_PATT2_ATTSET2_4</a>           ((<a id="5425c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5426" id="5426">
<td><a id="l5426" class='ln'>5426</a></td><td><span class="pp">#define</span> <a id="5426c9" class="tk">FSMC_PATT2_ATTSET2_5</a>           ((<a id="5426c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5427" id="5427">
<td><a id="l5427" class='ln'>5427</a></td><td><span class="pp">#define</span> <a id="5427c9" class="tk">FSMC_PATT2_ATTSET2_6</a>           ((<a id="5427c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5428" id="5428">
<td><a id="l5428" class='ln'>5428</a></td><td><span class="pp">#define</span> <a id="5428c9" class="tk">FSMC_PATT2_ATTSET2_7</a>           ((<a id="5428c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5429" id="5429">
<td><a id="l5429" class='ln'>5429</a></td><td><span class="pp">#define</span> <a id="5429c9" class="tk">FSMC_PATT2_ATTWAIT2</a>            ((<a id="5429c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;ATTWAIT2[7:0] bits (Attribute memory 2 wait time) */</span></td></tr>
<tr name="5430" id="5430">
<td><a id="l5430" class='ln'>5430</a></td><td><span class="pp">#define</span> <a id="5430c9" class="tk">FSMC_PATT2_ATTWAIT2_0</a>          ((<a id="5430c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5431" id="5431">
<td><a id="l5431" class='ln'>5431</a></td><td><span class="pp">#define</span> <a id="5431c9" class="tk">FSMC_PATT2_ATTWAIT2_1</a>          ((<a id="5431c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5432" id="5432">
<td><a id="l5432" class='ln'>5432</a></td><td><span class="pp">#define</span> <a id="5432c9" class="tk">FSMC_PATT2_ATTWAIT2_2</a>          ((<a id="5432c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5433" id="5433">
<td><a id="l5433" class='ln'>5433</a></td><td><span class="pp">#define</span> <a id="5433c9" class="tk">FSMC_PATT2_ATTWAIT2_3</a>          ((<a id="5433c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5434" id="5434">
<td><a id="l5434" class='ln'>5434</a></td><td><span class="pp">#define</span> <a id="5434c9" class="tk">FSMC_PATT2_ATTWAIT2_4</a>          ((<a id="5434c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5435" id="5435">
<td><a id="l5435" class='ln'>5435</a></td><td><span class="pp">#define</span> <a id="5435c9" class="tk">FSMC_PATT2_ATTWAIT2_5</a>          ((<a id="5435c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5436" id="5436">
<td><a id="l5436" class='ln'>5436</a></td><td><span class="pp">#define</span> <a id="5436c9" class="tk">FSMC_PATT2_ATTWAIT2_6</a>          ((<a id="5436c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5437" id="5437">
<td><a id="l5437" class='ln'>5437</a></td><td><span class="pp">#define</span> <a id="5437c9" class="tk">FSMC_PATT2_ATTWAIT2_7</a>          ((<a id="5437c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5438" id="5438">
<td><a id="l5438" class='ln'>5438</a></td><td><span class="pp">#define</span> <a id="5438c9" class="tk">FSMC_PATT2_ATTHOLD2</a>            ((<a id="5438c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;ATTHOLD2[7:0] bits (Attribute memory 2 hold time) */</span></td></tr>
<tr name="5439" id="5439">
<td><a id="l5439" class='ln'>5439</a></td><td><span class="pp">#define</span> <a id="5439c9" class="tk">FSMC_PATT2_ATTHOLD2_0</a>          ((<a id="5439c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5440" id="5440">
<td><a id="l5440" class='ln'>5440</a></td><td><span class="pp">#define</span> <a id="5440c9" class="tk">FSMC_PATT2_ATTHOLD2_1</a>          ((<a id="5440c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5441" id="5441">
<td><a id="l5441" class='ln'>5441</a></td><td><span class="pp">#define</span> <a id="5441c9" class="tk">FSMC_PATT2_ATTHOLD2_2</a>          ((<a id="5441c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5442" id="5442">
<td><a id="l5442" class='ln'>5442</a></td><td><span class="pp">#define</span> <a id="5442c9" class="tk">FSMC_PATT2_ATTHOLD2_3</a>          ((<a id="5442c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5443" id="5443">
<td><a id="l5443" class='ln'>5443</a></td><td><span class="pp">#define</span> <a id="5443c9" class="tk">FSMC_PATT2_ATTHOLD2_4</a>          ((<a id="5443c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5444" id="5444">
<td><a id="l5444" class='ln'>5444</a></td><td><span class="pp">#define</span> <a id="5444c9" class="tk">FSMC_PATT2_ATTHOLD2_5</a>          ((<a id="5444c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5445" id="5445">
<td><a id="l5445" class='ln'>5445</a></td><td><span class="pp">#define</span> <a id="5445c9" class="tk">FSMC_PATT2_ATTHOLD2_6</a>          ((<a id="5445c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5446" id="5446">
<td><a id="l5446" class='ln'>5446</a></td><td><span class="pp">#define</span> <a id="5446c9" class="tk">FSMC_PATT2_ATTHOLD2_7</a>          ((<a id="5446c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5447" id="5447">
<td><a id="l5447" class='ln'>5447</a></td><td><span class="pp">#define</span> <a id="5447c9" class="tk">FSMC_PATT2_ATTHIZ2</a>             ((<a id="5447c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt;ATTHIZ2[7:0] bits (Attribute memory 2 databus HiZ time) */</span></td></tr>
<tr name="5448" id="5448">
<td><a id="l5448" class='ln'>5448</a></td><td><span class="pp">#define</span> <a id="5448c9" class="tk">FSMC_PATT2_ATTHIZ2_0</a>           ((<a id="5448c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5449" id="5449">
<td><a id="l5449" class='ln'>5449</a></td><td><span class="pp">#define</span> <a id="5449c9" class="tk">FSMC_PATT2_ATTHIZ2_1</a>           ((<a id="5449c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5450" id="5450">
<td><a id="l5450" class='ln'>5450</a></td><td><span class="pp">#define</span> <a id="5450c9" class="tk">FSMC_PATT2_ATTHIZ2_2</a>           ((<a id="5450c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5451" id="5451">
<td><a id="l5451" class='ln'>5451</a></td><td><span class="pp">#define</span> <a id="5451c9" class="tk">FSMC_PATT2_ATTHIZ2_3</a>           ((<a id="5451c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5452" id="5452">
<td><a id="l5452" class='ln'>5452</a></td><td><span class="pp">#define</span> <a id="5452c9" class="tk">FSMC_PATT2_ATTHIZ2_4</a>           ((<a id="5452c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5453" id="5453">
<td><a id="l5453" class='ln'>5453</a></td><td><span class="pp">#define</span> <a id="5453c9" class="tk">FSMC_PATT2_ATTHIZ2_5</a>           ((<a id="5453c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5454" id="5454">
<td><a id="l5454" class='ln'>5454</a></td><td><span class="pp">#define</span> <a id="5454c9" class="tk">FSMC_PATT2_ATTHIZ2_6</a>           ((<a id="5454c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5455" id="5455">
<td><a id="l5455" class='ln'>5455</a></td><td><span class="pp">#define</span> <a id="5455c9" class="tk">FSMC_PATT2_ATTHIZ2_7</a>           ((<a id="5455c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5456" id="5456">
<td><a id="l5456" class='ln'>5456</a></td><td></td></tr>
<tr name="5457" id="5457">
<td><a id="l5457" class='ln'>5457</a></td><td>  <span class="ct">/******************  Bit definition for FSMC_PATT3 register  ******************/</span></td></tr>
<tr name="5458" id="5458">
<td><a id="l5458" class='ln'>5458</a></td><td><span class="pp">#define</span> <a id="5458c9" class="tk">FSMC_PATT3_ATTSET3</a>             ((<a id="5458c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt;ATTSET3[7:0] bits (Attribute memory 3 setup time) */</span></td></tr>
<tr name="5459" id="5459">
<td><a id="l5459" class='ln'>5459</a></td><td><span class="pp">#define</span> <a id="5459c9" class="tk">FSMC_PATT3_ATTSET3_0</a>           ((<a id="5459c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5460" id="5460">
<td><a id="l5460" class='ln'>5460</a></td><td><span class="pp">#define</span> <a id="5460c9" class="tk">FSMC_PATT3_ATTSET3_1</a>           ((<a id="5460c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5461" id="5461">
<td><a id="l5461" class='ln'>5461</a></td><td><span class="pp">#define</span> <a id="5461c9" class="tk">FSMC_PATT3_ATTSET3_2</a>           ((<a id="5461c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5462" id="5462">
<td><a id="l5462" class='ln'>5462</a></td><td><span class="pp">#define</span> <a id="5462c9" class="tk">FSMC_PATT3_ATTSET3_3</a>           ((<a id="5462c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5463" id="5463">
<td><a id="l5463" class='ln'>5463</a></td><td><span class="pp">#define</span> <a id="5463c9" class="tk">FSMC_PATT3_ATTSET3_4</a>           ((<a id="5463c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5464" id="5464">
<td><a id="l5464" class='ln'>5464</a></td><td><span class="pp">#define</span> <a id="5464c9" class="tk">FSMC_PATT3_ATTSET3_5</a>           ((<a id="5464c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5465" id="5465">
<td><a id="l5465" class='ln'>5465</a></td><td><span class="pp">#define</span> <a id="5465c9" class="tk">FSMC_PATT3_ATTSET3_6</a>           ((<a id="5465c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5466" id="5466">
<td><a id="l5466" class='ln'>5466</a></td><td><span class="pp">#define</span> <a id="5466c9" class="tk">FSMC_PATT3_ATTSET3_7</a>           ((<a id="5466c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5467" id="5467">
<td><a id="l5467" class='ln'>5467</a></td><td><span class="pp">#define</span> <a id="5467c9" class="tk">FSMC_PATT3_ATTWAIT3</a>            ((<a id="5467c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;ATTWAIT3[7:0] bits (Attribute memory 3 wait time) */</span></td></tr>
<tr name="5468" id="5468">
<td><a id="l5468" class='ln'>5468</a></td><td><span class="pp">#define</span> <a id="5468c9" class="tk">FSMC_PATT3_ATTWAIT3_0</a>          ((<a id="5468c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5469" id="5469">
<td><a id="l5469" class='ln'>5469</a></td><td><span class="pp">#define</span> <a id="5469c9" class="tk">FSMC_PATT3_ATTWAIT3_1</a>          ((<a id="5469c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5470" id="5470">
<td><a id="l5470" class='ln'>5470</a></td><td><span class="pp">#define</span> <a id="5470c9" class="tk">FSMC_PATT3_ATTWAIT3_2</a>          ((<a id="5470c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5471" id="5471">
<td><a id="l5471" class='ln'>5471</a></td><td><span class="pp">#define</span> <a id="5471c9" class="tk">FSMC_PATT3_ATTWAIT3_3</a>          ((<a id="5471c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5472" id="5472">
<td><a id="l5472" class='ln'>5472</a></td><td><span class="pp">#define</span> <a id="5472c9" class="tk">FSMC_PATT3_ATTWAIT3_4</a>          ((<a id="5472c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5473" id="5473">
<td><a id="l5473" class='ln'>5473</a></td><td><span class="pp">#define</span> <a id="5473c9" class="tk">FSMC_PATT3_ATTWAIT3_5</a>          ((<a id="5473c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5474" id="5474">
<td><a id="l5474" class='ln'>5474</a></td><td><span class="pp">#define</span> <a id="5474c9" class="tk">FSMC_PATT3_ATTWAIT3_6</a>          ((<a id="5474c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5475" id="5475">
<td><a id="l5475" class='ln'>5475</a></td><td><span class="pp">#define</span> <a id="5475c9" class="tk">FSMC_PATT3_ATTWAIT3_7</a>          ((<a id="5475c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5476" id="5476">
<td><a id="l5476" class='ln'>5476</a></td><td><span class="pp">#define</span> <a id="5476c9" class="tk">FSMC_PATT3_ATTHOLD3</a>            ((<a id="5476c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;ATTHOLD3[7:0] bits (Attribute memory 3 hold time) */</span></td></tr>
<tr name="5477" id="5477">
<td><a id="l5477" class='ln'>5477</a></td><td><span class="pp">#define</span> <a id="5477c9" class="tk">FSMC_PATT3_ATTHOLD3_0</a>          ((<a id="5477c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5478" id="5478">
<td><a id="l5478" class='ln'>5478</a></td><td><span class="pp">#define</span> <a id="5478c9" class="tk">FSMC_PATT3_ATTHOLD3_1</a>          ((<a id="5478c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5479" id="5479">
<td><a id="l5479" class='ln'>5479</a></td><td><span class="pp">#define</span> <a id="5479c9" class="tk">FSMC_PATT3_ATTHOLD3_2</a>          ((<a id="5479c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5480" id="5480">
<td><a id="l5480" class='ln'>5480</a></td><td><span class="pp">#define</span> <a id="5480c9" class="tk">FSMC_PATT3_ATTHOLD3_3</a>          ((<a id="5480c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5481" id="5481">
<td><a id="l5481" class='ln'>5481</a></td><td><span class="pp">#define</span> <a id="5481c9" class="tk">FSMC_PATT3_ATTHOLD3_4</a>          ((<a id="5481c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5482" id="5482">
<td><a id="l5482" class='ln'>5482</a></td><td><span class="pp">#define</span> <a id="5482c9" class="tk">FSMC_PATT3_ATTHOLD3_5</a>          ((<a id="5482c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5483" id="5483">
<td><a id="l5483" class='ln'>5483</a></td><td><span class="pp">#define</span> <a id="5483c9" class="tk">FSMC_PATT3_ATTHOLD3_6</a>          ((<a id="5483c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5484" id="5484">
<td><a id="l5484" class='ln'>5484</a></td><td><span class="pp">#define</span> <a id="5484c9" class="tk">FSMC_PATT3_ATTHOLD3_7</a>          ((<a id="5484c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5485" id="5485">
<td><a id="l5485" class='ln'>5485</a></td><td><span class="pp">#define</span> <a id="5485c9" class="tk">FSMC_PATT3_ATTHIZ3</a>             ((<a id="5485c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt;ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time) */</span></td></tr>
<tr name="5486" id="5486">
<td><a id="l5486" class='ln'>5486</a></td><td><span class="pp">#define</span> <a id="5486c9" class="tk">FSMC_PATT3_ATTHIZ3_0</a>           ((<a id="5486c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5487" id="5487">
<td><a id="l5487" class='ln'>5487</a></td><td><span class="pp">#define</span> <a id="5487c9" class="tk">FSMC_PATT3_ATTHIZ3_1</a>           ((<a id="5487c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5488" id="5488">
<td><a id="l5488" class='ln'>5488</a></td><td><span class="pp">#define</span> <a id="5488c9" class="tk">FSMC_PATT3_ATTHIZ3_2</a>           ((<a id="5488c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5489" id="5489">
<td><a id="l5489" class='ln'>5489</a></td><td><span class="pp">#define</span> <a id="5489c9" class="tk">FSMC_PATT3_ATTHIZ3_3</a>           ((<a id="5489c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5490" id="5490">
<td><a id="l5490" class='ln'>5490</a></td><td><span class="pp">#define</span> <a id="5490c9" class="tk">FSMC_PATT3_ATTHIZ3_4</a>           ((<a id="5490c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5491" id="5491">
<td><a id="l5491" class='ln'>5491</a></td><td><span class="pp">#define</span> <a id="5491c9" class="tk">FSMC_PATT3_ATTHIZ3_5</a>           ((<a id="5491c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5492" id="5492">
<td><a id="l5492" class='ln'>5492</a></td><td><span class="pp">#define</span> <a id="5492c9" class="tk">FSMC_PATT3_ATTHIZ3_6</a>           ((<a id="5492c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5493" id="5493">
<td><a id="l5493" class='ln'>5493</a></td><td><span class="pp">#define</span> <a id="5493c9" class="tk">FSMC_PATT3_ATTHIZ3_7</a>           ((<a id="5493c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5494" id="5494">
<td><a id="l5494" class='ln'>5494</a></td><td></td></tr>
<tr name="5495" id="5495">
<td><a id="l5495" class='ln'>5495</a></td><td>  <span class="ct">/******************  Bit definition for FSMC_PATT4 register  ******************/</span></td></tr>
<tr name="5496" id="5496">
<td><a id="l5496" class='ln'>5496</a></td><td><span class="pp">#define</span> <a id="5496c9" class="tk">FSMC_PATT4_ATTSET4</a>             ((<a id="5496c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt;ATTSET4[7:0] bits (Attribute memory 4 setup time) */</span></td></tr>
<tr name="5497" id="5497">
<td><a id="l5497" class='ln'>5497</a></td><td><span class="pp">#define</span> <a id="5497c9" class="tk">FSMC_PATT4_ATTSET4_0</a>           ((<a id="5497c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5498" id="5498">
<td><a id="l5498" class='ln'>5498</a></td><td><span class="pp">#define</span> <a id="5498c9" class="tk">FSMC_PATT4_ATTSET4_1</a>           ((<a id="5498c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5499" id="5499">
<td><a id="l5499" class='ln'>5499</a></td><td><span class="pp">#define</span> <a id="5499c9" class="tk">FSMC_PATT4_ATTSET4_2</a>           ((<a id="5499c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5500" id="5500">
<td><a id="l5500" class='ln'>5500</a></td><td><span class="pp">#define</span> <a id="5500c9" class="tk">FSMC_PATT4_ATTSET4_3</a>           ((<a id="5500c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5501" id="5501">
<td><a id="l5501" class='ln'>5501</a></td><td><span class="pp">#define</span> <a id="5501c9" class="tk">FSMC_PATT4_ATTSET4_4</a>           ((<a id="5501c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5502" id="5502">
<td><a id="l5502" class='ln'>5502</a></td><td><span class="pp">#define</span> <a id="5502c9" class="tk">FSMC_PATT4_ATTSET4_5</a>           ((<a id="5502c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5503" id="5503">
<td><a id="l5503" class='ln'>5503</a></td><td><span class="pp">#define</span> <a id="5503c9" class="tk">FSMC_PATT4_ATTSET4_6</a>           ((<a id="5503c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5504" id="5504">
<td><a id="l5504" class='ln'>5504</a></td><td><span class="pp">#define</span> <a id="5504c9" class="tk">FSMC_PATT4_ATTSET4_7</a>           ((<a id="5504c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5505" id="5505">
<td><a id="l5505" class='ln'>5505</a></td><td><span class="pp">#define</span> <a id="5505c9" class="tk">FSMC_PATT4_ATTWAIT4</a>            ((<a id="5505c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;ATTWAIT4[7:0] bits (Attribute memory 4 wait time) */</span></td></tr>
<tr name="5506" id="5506">
<td><a id="l5506" class='ln'>5506</a></td><td><span class="pp">#define</span> <a id="5506c9" class="tk">FSMC_PATT4_ATTWAIT4_0</a>          ((<a id="5506c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5507" id="5507">
<td><a id="l5507" class='ln'>5507</a></td><td><span class="pp">#define</span> <a id="5507c9" class="tk">FSMC_PATT4_ATTWAIT4_1</a>          ((<a id="5507c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5508" id="5508">
<td><a id="l5508" class='ln'>5508</a></td><td><span class="pp">#define</span> <a id="5508c9" class="tk">FSMC_PATT4_ATTWAIT4_2</a>          ((<a id="5508c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5509" id="5509">
<td><a id="l5509" class='ln'>5509</a></td><td><span class="pp">#define</span> <a id="5509c9" class="tk">FSMC_PATT4_ATTWAIT4_3</a>          ((<a id="5509c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5510" id="5510">
<td><a id="l5510" class='ln'>5510</a></td><td><span class="pp">#define</span> <a id="5510c9" class="tk">FSMC_PATT4_ATTWAIT4_4</a>          ((<a id="5510c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5511" id="5511">
<td><a id="l5511" class='ln'>5511</a></td><td><span class="pp">#define</span> <a id="5511c9" class="tk">FSMC_PATT4_ATTWAIT4_5</a>          ((<a id="5511c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5512" id="5512">
<td><a id="l5512" class='ln'>5512</a></td><td><span class="pp">#define</span> <a id="5512c9" class="tk">FSMC_PATT4_ATTWAIT4_6</a>          ((<a id="5512c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5513" id="5513">
<td><a id="l5513" class='ln'>5513</a></td><td><span class="pp">#define</span> <a id="5513c9" class="tk">FSMC_PATT4_ATTWAIT4_7</a>          ((<a id="5513c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5514" id="5514">
<td><a id="l5514" class='ln'>5514</a></td><td><span class="pp">#define</span> <a id="5514c9" class="tk">FSMC_PATT4_ATTHOLD4</a>            ((<a id="5514c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;ATTHOLD4[7:0] bits (Attribute memory 4 hold time) */</span></td></tr>
<tr name="5515" id="5515">
<td><a id="l5515" class='ln'>5515</a></td><td><span class="pp">#define</span> <a id="5515c9" class="tk">FSMC_PATT4_ATTHOLD4_0</a>          ((<a id="5515c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5516" id="5516">
<td><a id="l5516" class='ln'>5516</a></td><td><span class="pp">#define</span> <a id="5516c9" class="tk">FSMC_PATT4_ATTHOLD4_1</a>          ((<a id="5516c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5517" id="5517">
<td><a id="l5517" class='ln'>5517</a></td><td><span class="pp">#define</span> <a id="5517c9" class="tk">FSMC_PATT4_ATTHOLD4_2</a>          ((<a id="5517c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5518" id="5518">
<td><a id="l5518" class='ln'>5518</a></td><td><span class="pp">#define</span> <a id="5518c9" class="tk">FSMC_PATT4_ATTHOLD4_3</a>          ((<a id="5518c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5519" id="5519">
<td><a id="l5519" class='ln'>5519</a></td><td><span class="pp">#define</span> <a id="5519c9" class="tk">FSMC_PATT4_ATTHOLD4_4</a>          ((<a id="5519c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5520" id="5520">
<td><a id="l5520" class='ln'>5520</a></td><td><span class="pp">#define</span> <a id="5520c9" class="tk">FSMC_PATT4_ATTHOLD4_5</a>          ((<a id="5520c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5521" id="5521">
<td><a id="l5521" class='ln'>5521</a></td><td><span class="pp">#define</span> <a id="5521c9" class="tk">FSMC_PATT4_ATTHOLD4_6</a>          ((<a id="5521c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5522" id="5522">
<td><a id="l5522" class='ln'>5522</a></td><td><span class="pp">#define</span> <a id="5522c9" class="tk">FSMC_PATT4_ATTHOLD4_7</a>          ((<a id="5522c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5523" id="5523">
<td><a id="l5523" class='ln'>5523</a></td><td><span class="pp">#define</span> <a id="5523c9" class="tk">FSMC_PATT4_ATTHIZ4</a>             ((<a id="5523c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt;ATTHIZ4[7:0] bits (Attribute memory 4 databus HiZ time) */</span></td></tr>
<tr name="5524" id="5524">
<td><a id="l5524" class='ln'>5524</a></td><td><span class="pp">#define</span> <a id="5524c9" class="tk">FSMC_PATT4_ATTHIZ4_0</a>           ((<a id="5524c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5525" id="5525">
<td><a id="l5525" class='ln'>5525</a></td><td><span class="pp">#define</span> <a id="5525c9" class="tk">FSMC_PATT4_ATTHIZ4_1</a>           ((<a id="5525c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5526" id="5526">
<td><a id="l5526" class='ln'>5526</a></td><td><span class="pp">#define</span> <a id="5526c9" class="tk">FSMC_PATT4_ATTHIZ4_2</a>           ((<a id="5526c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5527" id="5527">
<td><a id="l5527" class='ln'>5527</a></td><td><span class="pp">#define</span> <a id="5527c9" class="tk">FSMC_PATT4_ATTHIZ4_3</a>           ((<a id="5527c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5528" id="5528">
<td><a id="l5528" class='ln'>5528</a></td><td><span class="pp">#define</span> <a id="5528c9" class="tk">FSMC_PATT4_ATTHIZ4_4</a>           ((<a id="5528c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5529" id="5529">
<td><a id="l5529" class='ln'>5529</a></td><td><span class="pp">#define</span> <a id="5529c9" class="tk">FSMC_PATT4_ATTHIZ4_5</a>           ((<a id="5529c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5530" id="5530">
<td><a id="l5530" class='ln'>5530</a></td><td><span class="pp">#define</span> <a id="5530c9" class="tk">FSMC_PATT4_ATTHIZ4_6</a>           ((<a id="5530c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5531" id="5531">
<td><a id="l5531" class='ln'>5531</a></td><td><span class="pp">#define</span> <a id="5531c9" class="tk">FSMC_PATT4_ATTHIZ4_7</a>           ((<a id="5531c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5532" id="5532">
<td><a id="l5532" class='ln'>5532</a></td><td></td></tr>
<tr name="5533" id="5533">
<td><a id="l5533" class='ln'>5533</a></td><td>  <span class="ct">/******************  Bit definition for FSMC_PIO4 register  *******************/</span></td></tr>
<tr name="5534" id="5534">
<td><a id="l5534" class='ln'>5534</a></td><td><span class="pp">#define</span> <a id="5534c9" class="tk">FSMC_PIO4_IOSET4</a>               ((<a id="5534c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt;IOSET4[7:0] bits (I/O 4 setup time) */</span></td></tr>
<tr name="5535" id="5535">
<td><a id="l5535" class='ln'>5535</a></td><td><span class="pp">#define</span> <a id="5535c9" class="tk">FSMC_PIO4_IOSET4_0</a>             ((<a id="5535c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5536" id="5536">
<td><a id="l5536" class='ln'>5536</a></td><td><span class="pp">#define</span> <a id="5536c9" class="tk">FSMC_PIO4_IOSET4_1</a>             ((<a id="5536c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5537" id="5537">
<td><a id="l5537" class='ln'>5537</a></td><td><span class="pp">#define</span> <a id="5537c9" class="tk">FSMC_PIO4_IOSET4_2</a>             ((<a id="5537c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5538" id="5538">
<td><a id="l5538" class='ln'>5538</a></td><td><span class="pp">#define</span> <a id="5538c9" class="tk">FSMC_PIO4_IOSET4_3</a>             ((<a id="5538c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5539" id="5539">
<td><a id="l5539" class='ln'>5539</a></td><td><span class="pp">#define</span> <a id="5539c9" class="tk">FSMC_PIO4_IOSET4_4</a>             ((<a id="5539c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5540" id="5540">
<td><a id="l5540" class='ln'>5540</a></td><td><span class="pp">#define</span> <a id="5540c9" class="tk">FSMC_PIO4_IOSET4_5</a>             ((<a id="5540c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5541" id="5541">
<td><a id="l5541" class='ln'>5541</a></td><td><span class="pp">#define</span> <a id="5541c9" class="tk">FSMC_PIO4_IOSET4_6</a>             ((<a id="5541c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5542" id="5542">
<td><a id="l5542" class='ln'>5542</a></td><td><span class="pp">#define</span> <a id="5542c9" class="tk">FSMC_PIO4_IOSET4_7</a>             ((<a id="5542c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5543" id="5543">
<td><a id="l5543" class='ln'>5543</a></td><td><span class="pp">#define</span> <a id="5543c9" class="tk">FSMC_PIO4_IOWAIT4</a>              ((<a id="5543c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;IOWAIT4[7:0] bits (I/O 4 wait time) */</span></td></tr>
<tr name="5544" id="5544">
<td><a id="l5544" class='ln'>5544</a></td><td><span class="pp">#define</span> <a id="5544c9" class="tk">FSMC_PIO4_IOWAIT4_0</a>            ((<a id="5544c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5545" id="5545">
<td><a id="l5545" class='ln'>5545</a></td><td><span class="pp">#define</span> <a id="5545c9" class="tk">FSMC_PIO4_IOWAIT4_1</a>            ((<a id="5545c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5546" id="5546">
<td><a id="l5546" class='ln'>5546</a></td><td><span class="pp">#define</span> <a id="5546c9" class="tk">FSMC_PIO4_IOWAIT4_2</a>            ((<a id="5546c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5547" id="5547">
<td><a id="l5547" class='ln'>5547</a></td><td><span class="pp">#define</span> <a id="5547c9" class="tk">FSMC_PIO4_IOWAIT4_3</a>            ((<a id="5547c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5548" id="5548">
<td><a id="l5548" class='ln'>5548</a></td><td><span class="pp">#define</span> <a id="5548c9" class="tk">FSMC_PIO4_IOWAIT4_4</a>            ((<a id="5548c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5549" id="5549">
<td><a id="l5549" class='ln'>5549</a></td><td><span class="pp">#define</span> <a id="5549c9" class="tk">FSMC_PIO4_IOWAIT4_5</a>            ((<a id="5549c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5550" id="5550">
<td><a id="l5550" class='ln'>5550</a></td><td><span class="pp">#define</span> <a id="5550c9" class="tk">FSMC_PIO4_IOWAIT4_6</a>            ((<a id="5550c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5551" id="5551">
<td><a id="l5551" class='ln'>5551</a></td><td><span class="pp">#define</span> <a id="5551c9" class="tk">FSMC_PIO4_IOWAIT4_7</a>            ((<a id="5551c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5552" id="5552">
<td><a id="l5552" class='ln'>5552</a></td><td><span class="pp">#define</span> <a id="5552c9" class="tk">FSMC_PIO4_IOHOLD4</a>              ((<a id="5552c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;IOHOLD4[7:0] bits (I/O 4 hold time) */</span></td></tr>
<tr name="5553" id="5553">
<td><a id="l5553" class='ln'>5553</a></td><td><span class="pp">#define</span> <a id="5553c9" class="tk">FSMC_PIO4_IOHOLD4_0</a>            ((<a id="5553c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5554" id="5554">
<td><a id="l5554" class='ln'>5554</a></td><td><span class="pp">#define</span> <a id="5554c9" class="tk">FSMC_PIO4_IOHOLD4_1</a>            ((<a id="5554c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5555" id="5555">
<td><a id="l5555" class='ln'>5555</a></td><td><span class="pp">#define</span> <a id="5555c9" class="tk">FSMC_PIO4_IOHOLD4_2</a>            ((<a id="5555c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5556" id="5556">
<td><a id="l5556" class='ln'>5556</a></td><td><span class="pp">#define</span> <a id="5556c9" class="tk">FSMC_PIO4_IOHOLD4_3</a>            ((<a id="5556c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5557" id="5557">
<td><a id="l5557" class='ln'>5557</a></td><td><span class="pp">#define</span> <a id="5557c9" class="tk">FSMC_PIO4_IOHOLD4_4</a>            ((<a id="5557c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5558" id="5558">
<td><a id="l5558" class='ln'>5558</a></td><td><span class="pp">#define</span> <a id="5558c9" class="tk">FSMC_PIO4_IOHOLD4_5</a>            ((<a id="5558c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5559" id="5559">
<td><a id="l5559" class='ln'>5559</a></td><td><span class="pp">#define</span> <a id="5559c9" class="tk">FSMC_PIO4_IOHOLD4_6</a>            ((<a id="5559c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5560" id="5560">
<td><a id="l5560" class='ln'>5560</a></td><td><span class="pp">#define</span> <a id="5560c9" class="tk">FSMC_PIO4_IOHOLD4_7</a>            ((<a id="5560c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5561" id="5561">
<td><a id="l5561" class='ln'>5561</a></td><td><span class="pp">#define</span> <a id="5561c9" class="tk">FSMC_PIO4_IOHIZ4</a>               ((<a id="5561c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt;IOHIZ4[7:0] bits (I/O 4 databus HiZ time) */</span></td></tr>
<tr name="5562" id="5562">
<td><a id="l5562" class='ln'>5562</a></td><td><span class="pp">#define</span> <a id="5562c9" class="tk">FSMC_PIO4_IOHIZ4_0</a>             ((<a id="5562c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5563" id="5563">
<td><a id="l5563" class='ln'>5563</a></td><td><span class="pp">#define</span> <a id="5563c9" class="tk">FSMC_PIO4_IOHIZ4_1</a>             ((<a id="5563c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5564" id="5564">
<td><a id="l5564" class='ln'>5564</a></td><td><span class="pp">#define</span> <a id="5564c9" class="tk">FSMC_PIO4_IOHIZ4_2</a>             ((<a id="5564c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5565" id="5565">
<td><a id="l5565" class='ln'>5565</a></td><td><span class="pp">#define</span> <a id="5565c9" class="tk">FSMC_PIO4_IOHIZ4_3</a>             ((<a id="5565c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5566" id="5566">
<td><a id="l5566" class='ln'>5566</a></td><td><span class="pp">#define</span> <a id="5566c9" class="tk">FSMC_PIO4_IOHIZ4_4</a>             ((<a id="5566c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5567" id="5567">
<td><a id="l5567" class='ln'>5567</a></td><td><span class="pp">#define</span> <a id="5567c9" class="tk">FSMC_PIO4_IOHIZ4_5</a>             ((<a id="5567c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5568" id="5568">
<td><a id="l5568" class='ln'>5568</a></td><td><span class="pp">#define</span> <a id="5568c9" class="tk">FSMC_PIO4_IOHIZ4_6</a>             ((<a id="5568c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5569" id="5569">
<td><a id="l5569" class='ln'>5569</a></td><td><span class="pp">#define</span> <a id="5569c9" class="tk">FSMC_PIO4_IOHIZ4_7</a>             ((<a id="5569c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5570" id="5570">
<td><a id="l5570" class='ln'>5570</a></td><td></td></tr>
<tr name="5571" id="5571">
<td><a id="l5571" class='ln'>5571</a></td><td>  <span class="ct">/******************  Bit definition for FSMC_ECCR2 register  ******************/</span></td></tr>
<tr name="5572" id="5572">
<td><a id="l5572" class='ln'>5572</a></td><td><span class="pp">#define</span> <a id="5572c9" class="tk">FSMC_ECCR2_ECC2</a>                ((<a id="5572c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/*!&lt;ECC result */</span></td></tr>
<tr name="5573" id="5573">
<td><a id="l5573" class='ln'>5573</a></td><td></td></tr>
<tr name="5574" id="5574">
<td><a id="l5574" class='ln'>5574</a></td><td>  <span class="ct">/******************  Bit definition for FSMC_ECCR3 register  ******************/</span></td></tr>
<tr name="5575" id="5575">
<td><a id="l5575" class='ln'>5575</a></td><td><span class="pp">#define</span> <a id="5575c9" class="tk">FSMC_ECCR3_ECC3</a>                ((<a id="5575c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/*!&lt;ECC result */</span></td></tr>
<tr name="5576" id="5576">
<td><a id="l5576" class='ln'>5576</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F40_41xxx || STM32F412xG */</span></td></tr>
<tr name="5577" id="5577">
<td><a id="l5577" class='ln'>5577</a></td><td></td></tr>
<tr name="5578" id="5578">
<td><a id="l5578" class='ln'>5578</a></td><td><span class="pp">#if</span> <a id="5578c5" class="tk">defined</a>(<a id="5578c13" class="tk">STM32F427_437xx</a>) <a id="5578c30" class="tk">||</a> <a id="5578c33" class="tk">defined</a>(<a id="5578c41" class="tk">STM32F429_439xx</a>) <a id="5578c58" class="tk">||</a> <a id="5578c61" class="tk">defined</a>(<a id="5578c69" class="tk">STM32F446xx</a>) <a id="5578c82" class="tk">||</a> <a id="5578c85" class="tk">defined</a>(<a id="5578c93" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="5579" id="5579">
<td><a id="l5579" class='ln'>5579</a></td><td></td></tr>
<tr name="5580" id="5580">
<td><a id="l5580" class='ln'>5580</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="5581" id="5581">
<td><a id="l5581" class='ln'>5581</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="5582" id="5582">
<td><a id="l5582" class='ln'>5582</a></td><td>  <span class="ct">/*                          Flexible Memory Controller                        */</span></td></tr>
<tr name="5583" id="5583">
<td><a id="l5583" class='ln'>5583</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="5584" id="5584">
<td><a id="l5584" class='ln'>5584</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="5585" id="5585">
<td><a id="l5585" class='ln'>5585</a></td><td>  <span class="ct">/******************  Bit definition for FMC_BCR1 register  *******************/</span></td></tr>
<tr name="5586" id="5586">
<td><a id="l5586" class='ln'>5586</a></td><td><span class="pp">#define</span> <a id="5586c9" class="tk">FMC_BCR1_MBKEN</a>                 ((<a id="5586c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Memory bank enable bit                 */</span></td></tr>
<tr name="5587" id="5587">
<td><a id="l5587" class='ln'>5587</a></td><td><span class="pp">#define</span> <a id="5587c9" class="tk">FMC_BCR1_MUXEN</a>                 ((<a id="5587c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Address/data multiplexing enable bit   */</span></td></tr>
<tr name="5588" id="5588">
<td><a id="l5588" class='ln'>5588</a></td><td><span class="pp">#define</span> <a id="5588c9" class="tk">FMC_BCR1_MTYP</a>                  ((<a id="5588c42" class="tk">uint32_t</a>)0x0000000C)    <span class="ct">/*!&lt;MTYP[1:0] bits (Memory type)           */</span></td></tr>
<tr name="5589" id="5589">
<td><a id="l5589" class='ln'>5589</a></td><td><span class="pp">#define</span> <a id="5589c9" class="tk">FMC_BCR1_MTYP_0</a>                ((<a id="5589c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5590" id="5590">
<td><a id="l5590" class='ln'>5590</a></td><td><span class="pp">#define</span> <a id="5590c9" class="tk">FMC_BCR1_MTYP_1</a>                ((<a id="5590c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5591" id="5591">
<td><a id="l5591" class='ln'>5591</a></td><td><span class="pp">#define</span> <a id="5591c9" class="tk">FMC_BCR1_MWID</a>                  ((<a id="5591c42" class="tk">uint32_t</a>)0x00000030)    <span class="ct">/*!&lt;MWID[1:0] bits (Memory data bus width) */</span></td></tr>
<tr name="5592" id="5592">
<td><a id="l5592" class='ln'>5592</a></td><td><span class="pp">#define</span> <a id="5592c9" class="tk">FMC_BCR1_MWID_0</a>                ((<a id="5592c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5593" id="5593">
<td><a id="l5593" class='ln'>5593</a></td><td><span class="pp">#define</span> <a id="5593c9" class="tk">FMC_BCR1_MWID_1</a>                ((<a id="5593c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5594" id="5594">
<td><a id="l5594" class='ln'>5594</a></td><td><span class="pp">#define</span> <a id="5594c9" class="tk">FMC_BCR1_FACCEN</a>                ((<a id="5594c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Flash access enable        */</span></td></tr>
<tr name="5595" id="5595">
<td><a id="l5595" class='ln'>5595</a></td><td><span class="pp">#define</span> <a id="5595c9" class="tk">FMC_BCR1_BURSTEN</a>               ((<a id="5595c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Burst enable bit           */</span></td></tr>
<tr name="5596" id="5596">
<td><a id="l5596" class='ln'>5596</a></td><td><span class="pp">#define</span> <a id="5596c9" class="tk">FMC_BCR1_WAITPOL</a>               ((<a id="5596c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Wait signal polarity bit   */</span></td></tr>
<tr name="5597" id="5597">
<td><a id="l5597" class='ln'>5597</a></td><td><span class="pp">#define</span> <a id="5597c9" class="tk">FMC_BCR1_WRAPMOD</a>               ((<a id="5597c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Wrapped burst mode support */</span></td></tr>
<tr name="5598" id="5598">
<td><a id="l5598" class='ln'>5598</a></td><td><span class="pp">#define</span> <a id="5598c9" class="tk">FMC_BCR1_WAITCFG</a>               ((<a id="5598c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Wait timing configuration  */</span></td></tr>
<tr name="5599" id="5599">
<td><a id="l5599" class='ln'>5599</a></td><td><span class="pp">#define</span> <a id="5599c9" class="tk">FMC_BCR1_WREN</a>                  ((<a id="5599c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Write enable bit           */</span></td></tr>
<tr name="5600" id="5600">
<td><a id="l5600" class='ln'>5600</a></td><td><span class="pp">#define</span> <a id="5600c9" class="tk">FMC_BCR1_WAITEN</a>                ((<a id="5600c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Wait enable bit            */</span></td></tr>
<tr name="5601" id="5601">
<td><a id="l5601" class='ln'>5601</a></td><td><span class="pp">#define</span> <a id="5601c9" class="tk">FMC_BCR1_EXTMOD</a>                ((<a id="5601c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Extended mode enable       */</span></td></tr>
<tr name="5602" id="5602">
<td><a id="l5602" class='ln'>5602</a></td><td><span class="pp">#define</span> <a id="5602c9" class="tk">FMC_BCR1_ASYNCWAIT</a>             ((<a id="5602c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Asynchronous wait          */</span></td></tr>
<tr name="5603" id="5603">
<td><a id="l5603" class='ln'>5603</a></td><td><span class="pp">#define</span> <a id="5603c9" class="tk">FMC_BCR1_CBURSTRW</a>              ((<a id="5603c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Write burst enable         */</span></td></tr>
<tr name="5604" id="5604">
<td><a id="l5604" class='ln'>5604</a></td><td><span class="pp">#define</span> <a id="5604c9" class="tk">FMC_BCR1_CCLKEN</a>                ((<a id="5604c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Continous clock enable     */</span></td></tr>
<tr name="5605" id="5605">
<td><a id="l5605" class='ln'>5605</a></td><td></td></tr>
<tr name="5606" id="5606">
<td><a id="l5606" class='ln'>5606</a></td><td>  <span class="ct">/******************  Bit definition for FMC_BCR2 register  *******************/</span></td></tr>
<tr name="5607" id="5607">
<td><a id="l5607" class='ln'>5607</a></td><td><span class="pp">#define</span> <a id="5607c9" class="tk">FMC_BCR2_MBKEN</a>                 ((<a id="5607c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Memory bank enable bit                 */</span></td></tr>
<tr name="5608" id="5608">
<td><a id="l5608" class='ln'>5608</a></td><td><span class="pp">#define</span> <a id="5608c9" class="tk">FMC_BCR2_MUXEN</a>                 ((<a id="5608c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Address/data multiplexing enable bit   */</span></td></tr>
<tr name="5609" id="5609">
<td><a id="l5609" class='ln'>5609</a></td><td><span class="pp">#define</span> <a id="5609c9" class="tk">FMC_BCR2_MTYP</a>                  ((<a id="5609c42" class="tk">uint32_t</a>)0x0000000C)    <span class="ct">/*!&lt;MTYP[1:0] bits (Memory type)           */</span></td></tr>
<tr name="5610" id="5610">
<td><a id="l5610" class='ln'>5610</a></td><td><span class="pp">#define</span> <a id="5610c9" class="tk">FMC_BCR2_MTYP_0</a>                ((<a id="5610c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5611" id="5611">
<td><a id="l5611" class='ln'>5611</a></td><td><span class="pp">#define</span> <a id="5611c9" class="tk">FMC_BCR2_MTYP_1</a>                ((<a id="5611c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5612" id="5612">
<td><a id="l5612" class='ln'>5612</a></td><td><span class="pp">#define</span> <a id="5612c9" class="tk">FMC_BCR2_MWID</a>                  ((<a id="5612c42" class="tk">uint32_t</a>)0x00000030)    <span class="ct">/*!&lt;MWID[1:0] bits (Memory data bus width) */</span></td></tr>
<tr name="5613" id="5613">
<td><a id="l5613" class='ln'>5613</a></td><td><span class="pp">#define</span> <a id="5613c9" class="tk">FMC_BCR2_MWID_0</a>                ((<a id="5613c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5614" id="5614">
<td><a id="l5614" class='ln'>5614</a></td><td><span class="pp">#define</span> <a id="5614c9" class="tk">FMC_BCR2_MWID_1</a>                ((<a id="5614c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5615" id="5615">
<td><a id="l5615" class='ln'>5615</a></td><td><span class="pp">#define</span> <a id="5615c9" class="tk">FMC_BCR2_FACCEN</a>                ((<a id="5615c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Flash access enable        */</span></td></tr>
<tr name="5616" id="5616">
<td><a id="l5616" class='ln'>5616</a></td><td><span class="pp">#define</span> <a id="5616c9" class="tk">FMC_BCR2_BURSTEN</a>               ((<a id="5616c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Burst enable bit           */</span></td></tr>
<tr name="5617" id="5617">
<td><a id="l5617" class='ln'>5617</a></td><td><span class="pp">#define</span> <a id="5617c9" class="tk">FMC_BCR2_WAITPOL</a>               ((<a id="5617c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Wait signal polarity bit   */</span></td></tr>
<tr name="5618" id="5618">
<td><a id="l5618" class='ln'>5618</a></td><td><span class="pp">#define</span> <a id="5618c9" class="tk">FMC_BCR2_WRAPMOD</a>               ((<a id="5618c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Wrapped burst mode support */</span></td></tr>
<tr name="5619" id="5619">
<td><a id="l5619" class='ln'>5619</a></td><td><span class="pp">#define</span> <a id="5619c9" class="tk">FMC_BCR2_WAITCFG</a>               ((<a id="5619c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Wait timing configuration  */</span></td></tr>
<tr name="5620" id="5620">
<td><a id="l5620" class='ln'>5620</a></td><td><span class="pp">#define</span> <a id="5620c9" class="tk">FMC_BCR2_WREN</a>                  ((<a id="5620c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Write enable bit           */</span></td></tr>
<tr name="5621" id="5621">
<td><a id="l5621" class='ln'>5621</a></td><td><span class="pp">#define</span> <a id="5621c9" class="tk">FMC_BCR2_WAITEN</a>                ((<a id="5621c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Wait enable bit            */</span></td></tr>
<tr name="5622" id="5622">
<td><a id="l5622" class='ln'>5622</a></td><td><span class="pp">#define</span> <a id="5622c9" class="tk">FMC_BCR2_EXTMOD</a>                ((<a id="5622c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Extended mode enable       */</span></td></tr>
<tr name="5623" id="5623">
<td><a id="l5623" class='ln'>5623</a></td><td><span class="pp">#define</span> <a id="5623c9" class="tk">FMC_BCR2_ASYNCWAIT</a>             ((<a id="5623c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Asynchronous wait          */</span></td></tr>
<tr name="5624" id="5624">
<td><a id="l5624" class='ln'>5624</a></td><td><span class="pp">#define</span> <a id="5624c9" class="tk">FMC_BCR2_CBURSTRW</a>              ((<a id="5624c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Write burst enable         */</span></td></tr>
<tr name="5625" id="5625">
<td><a id="l5625" class='ln'>5625</a></td><td></td></tr>
<tr name="5626" id="5626">
<td><a id="l5626" class='ln'>5626</a></td><td>  <span class="ct">/******************  Bit definition for FMC_BCR3 register  *******************/</span></td></tr>
<tr name="5627" id="5627">
<td><a id="l5627" class='ln'>5627</a></td><td><span class="pp">#define</span> <a id="5627c9" class="tk">FMC_BCR3_MBKEN</a>                 ((<a id="5627c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Memory bank enable bit                 */</span></td></tr>
<tr name="5628" id="5628">
<td><a id="l5628" class='ln'>5628</a></td><td><span class="pp">#define</span> <a id="5628c9" class="tk">FMC_BCR3_MUXEN</a>                 ((<a id="5628c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Address/data multiplexing enable bit   */</span></td></tr>
<tr name="5629" id="5629">
<td><a id="l5629" class='ln'>5629</a></td><td><span class="pp">#define</span> <a id="5629c9" class="tk">FMC_BCR3_MTYP</a>                  ((<a id="5629c42" class="tk">uint32_t</a>)0x0000000C)    <span class="ct">/*!&lt;MTYP[1:0] bits (Memory type)           */</span></td></tr>
<tr name="5630" id="5630">
<td><a id="l5630" class='ln'>5630</a></td><td><span class="pp">#define</span> <a id="5630c9" class="tk">FMC_BCR3_MTYP_0</a>                ((<a id="5630c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5631" id="5631">
<td><a id="l5631" class='ln'>5631</a></td><td><span class="pp">#define</span> <a id="5631c9" class="tk">FMC_BCR3_MTYP_1</a>                ((<a id="5631c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5632" id="5632">
<td><a id="l5632" class='ln'>5632</a></td><td><span class="pp">#define</span> <a id="5632c9" class="tk">FMC_BCR3_MWID</a>                  ((<a id="5632c42" class="tk">uint32_t</a>)0x00000030)    <span class="ct">/*!&lt;MWID[1:0] bits (Memory data bus width) */</span></td></tr>
<tr name="5633" id="5633">
<td><a id="l5633" class='ln'>5633</a></td><td><span class="pp">#define</span> <a id="5633c9" class="tk">FMC_BCR3_MWID_0</a>                ((<a id="5633c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5634" id="5634">
<td><a id="l5634" class='ln'>5634</a></td><td><span class="pp">#define</span> <a id="5634c9" class="tk">FMC_BCR3_MWID_1</a>                ((<a id="5634c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5635" id="5635">
<td><a id="l5635" class='ln'>5635</a></td><td><span class="pp">#define</span> <a id="5635c9" class="tk">FMC_BCR3_FACCEN</a>                ((<a id="5635c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Flash access enable        */</span></td></tr>
<tr name="5636" id="5636">
<td><a id="l5636" class='ln'>5636</a></td><td><span class="pp">#define</span> <a id="5636c9" class="tk">FMC_BCR3_BURSTEN</a>               ((<a id="5636c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Burst enable bit           */</span></td></tr>
<tr name="5637" id="5637">
<td><a id="l5637" class='ln'>5637</a></td><td><span class="pp">#define</span> <a id="5637c9" class="tk">FMC_BCR3_WAITPOL</a>               ((<a id="5637c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Wait signal polarity bit   */</span></td></tr>
<tr name="5638" id="5638">
<td><a id="l5638" class='ln'>5638</a></td><td><span class="pp">#define</span> <a id="5638c9" class="tk">FMC_BCR3_WRAPMOD</a>               ((<a id="5638c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Wrapped burst mode support */</span></td></tr>
<tr name="5639" id="5639">
<td><a id="l5639" class='ln'>5639</a></td><td><span class="pp">#define</span> <a id="5639c9" class="tk">FMC_BCR3_WAITCFG</a>               ((<a id="5639c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Wait timing configuration  */</span></td></tr>
<tr name="5640" id="5640">
<td><a id="l5640" class='ln'>5640</a></td><td><span class="pp">#define</span> <a id="5640c9" class="tk">FMC_BCR3_WREN</a>                  ((<a id="5640c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Write enable bit           */</span></td></tr>
<tr name="5641" id="5641">
<td><a id="l5641" class='ln'>5641</a></td><td><span class="pp">#define</span> <a id="5641c9" class="tk">FMC_BCR3_WAITEN</a>                ((<a id="5641c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Wait enable bit            */</span></td></tr>
<tr name="5642" id="5642">
<td><a id="l5642" class='ln'>5642</a></td><td><span class="pp">#define</span> <a id="5642c9" class="tk">FMC_BCR3_EXTMOD</a>                ((<a id="5642c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Extended mode enable       */</span></td></tr>
<tr name="5643" id="5643">
<td><a id="l5643" class='ln'>5643</a></td><td><span class="pp">#define</span> <a id="5643c9" class="tk">FMC_BCR3_ASYNCWAIT</a>             ((<a id="5643c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Asynchronous wait          */</span></td></tr>
<tr name="5644" id="5644">
<td><a id="l5644" class='ln'>5644</a></td><td><span class="pp">#define</span> <a id="5644c9" class="tk">FMC_BCR3_CBURSTRW</a>              ((<a id="5644c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Write burst enable         */</span></td></tr>
<tr name="5645" id="5645">
<td><a id="l5645" class='ln'>5645</a></td><td></td></tr>
<tr name="5646" id="5646">
<td><a id="l5646" class='ln'>5646</a></td><td>  <span class="ct">/******************  Bit definition for FMC_BCR4 register  *******************/</span></td></tr>
<tr name="5647" id="5647">
<td><a id="l5647" class='ln'>5647</a></td><td><span class="pp">#define</span> <a id="5647c9" class="tk">FMC_BCR4_MBKEN</a>                 ((<a id="5647c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Memory bank enable bit                 */</span></td></tr>
<tr name="5648" id="5648">
<td><a id="l5648" class='ln'>5648</a></td><td><span class="pp">#define</span> <a id="5648c9" class="tk">FMC_BCR4_MUXEN</a>                 ((<a id="5648c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Address/data multiplexing enable bit   */</span></td></tr>
<tr name="5649" id="5649">
<td><a id="l5649" class='ln'>5649</a></td><td><span class="pp">#define</span> <a id="5649c9" class="tk">FMC_BCR4_MTYP</a>                  ((<a id="5649c42" class="tk">uint32_t</a>)0x0000000C)    <span class="ct">/*!&lt;MTYP[1:0] bits (Memory type)           */</span></td></tr>
<tr name="5650" id="5650">
<td><a id="l5650" class='ln'>5650</a></td><td><span class="pp">#define</span> <a id="5650c9" class="tk">FMC_BCR4_MTYP_0</a>                ((<a id="5650c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5651" id="5651">
<td><a id="l5651" class='ln'>5651</a></td><td><span class="pp">#define</span> <a id="5651c9" class="tk">FMC_BCR4_MTYP_1</a>                ((<a id="5651c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5652" id="5652">
<td><a id="l5652" class='ln'>5652</a></td><td><span class="pp">#define</span> <a id="5652c9" class="tk">FMC_BCR4_MWID</a>                  ((<a id="5652c42" class="tk">uint32_t</a>)0x00000030)    <span class="ct">/*!&lt;MWID[1:0] bits (Memory data bus width) */</span></td></tr>
<tr name="5653" id="5653">
<td><a id="l5653" class='ln'>5653</a></td><td><span class="pp">#define</span> <a id="5653c9" class="tk">FMC_BCR4_MWID_0</a>                ((<a id="5653c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5654" id="5654">
<td><a id="l5654" class='ln'>5654</a></td><td><span class="pp">#define</span> <a id="5654c9" class="tk">FMC_BCR4_MWID_1</a>                ((<a id="5654c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5655" id="5655">
<td><a id="l5655" class='ln'>5655</a></td><td><span class="pp">#define</span> <a id="5655c9" class="tk">FMC_BCR4_FACCEN</a>                ((<a id="5655c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Flash access enable        */</span></td></tr>
<tr name="5656" id="5656">
<td><a id="l5656" class='ln'>5656</a></td><td><span class="pp">#define</span> <a id="5656c9" class="tk">FMC_BCR4_BURSTEN</a>               ((<a id="5656c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Burst enable bit           */</span></td></tr>
<tr name="5657" id="5657">
<td><a id="l5657" class='ln'>5657</a></td><td><span class="pp">#define</span> <a id="5657c9" class="tk">FMC_BCR4_WAITPOL</a>               ((<a id="5657c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Wait signal polarity bit   */</span></td></tr>
<tr name="5658" id="5658">
<td><a id="l5658" class='ln'>5658</a></td><td><span class="pp">#define</span> <a id="5658c9" class="tk">FMC_BCR4_WRAPMOD</a>               ((<a id="5658c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Wrapped burst mode support */</span></td></tr>
<tr name="5659" id="5659">
<td><a id="l5659" class='ln'>5659</a></td><td><span class="pp">#define</span> <a id="5659c9" class="tk">FMC_BCR4_WAITCFG</a>               ((<a id="5659c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Wait timing configuration  */</span></td></tr>
<tr name="5660" id="5660">
<td><a id="l5660" class='ln'>5660</a></td><td><span class="pp">#define</span> <a id="5660c9" class="tk">FMC_BCR4_WREN</a>                  ((<a id="5660c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Write enable bit           */</span></td></tr>
<tr name="5661" id="5661">
<td><a id="l5661" class='ln'>5661</a></td><td><span class="pp">#define</span> <a id="5661c9" class="tk">FMC_BCR4_WAITEN</a>                ((<a id="5661c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Wait enable bit            */</span></td></tr>
<tr name="5662" id="5662">
<td><a id="l5662" class='ln'>5662</a></td><td><span class="pp">#define</span> <a id="5662c9" class="tk">FMC_BCR4_EXTMOD</a>                ((<a id="5662c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Extended mode enable       */</span></td></tr>
<tr name="5663" id="5663">
<td><a id="l5663" class='ln'>5663</a></td><td><span class="pp">#define</span> <a id="5663c9" class="tk">FMC_BCR4_ASYNCWAIT</a>             ((<a id="5663c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Asynchronous wait          */</span></td></tr>
<tr name="5664" id="5664">
<td><a id="l5664" class='ln'>5664</a></td><td><span class="pp">#define</span> <a id="5664c9" class="tk">FMC_BCR4_CBURSTRW</a>              ((<a id="5664c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Write burst enable         */</span></td></tr>
<tr name="5665" id="5665">
<td><a id="l5665" class='ln'>5665</a></td><td></td></tr>
<tr name="5666" id="5666">
<td><a id="l5666" class='ln'>5666</a></td><td>  <span class="ct">/******************  Bit definition for FMC_BTR1 register  ******************/</span></td></tr>
<tr name="5667" id="5667">
<td><a id="l5667" class='ln'>5667</a></td><td><span class="pp">#define</span> <a id="5667c9" class="tk">FMC_BTR1_ADDSET</a>                ((<a id="5667c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt;ADDSET[3:0] bits (Address setup phase duration) */</span></td></tr>
<tr name="5668" id="5668">
<td><a id="l5668" class='ln'>5668</a></td><td><span class="pp">#define</span> <a id="5668c9" class="tk">FMC_BTR1_ADDSET_0</a>              ((<a id="5668c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5669" id="5669">
<td><a id="l5669" class='ln'>5669</a></td><td><span class="pp">#define</span> <a id="5669c9" class="tk">FMC_BTR1_ADDSET_1</a>              ((<a id="5669c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5670" id="5670">
<td><a id="l5670" class='ln'>5670</a></td><td><span class="pp">#define</span> <a id="5670c9" class="tk">FMC_BTR1_ADDSET_2</a>              ((<a id="5670c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5671" id="5671">
<td><a id="l5671" class='ln'>5671</a></td><td><span class="pp">#define</span> <a id="5671c9" class="tk">FMC_BTR1_ADDSET_3</a>              ((<a id="5671c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5672" id="5672">
<td><a id="l5672" class='ln'>5672</a></td><td><span class="pp">#define</span> <a id="5672c9" class="tk">FMC_BTR1_ADDHLD</a>                ((<a id="5672c42" class="tk">uint32_t</a>)0x000000F0)    <span class="ct">/*!&lt;ADDHLD[3:0] bits (Address-hold phase duration)  */</span></td></tr>
<tr name="5673" id="5673">
<td><a id="l5673" class='ln'>5673</a></td><td><span class="pp">#define</span> <a id="5673c9" class="tk">FMC_BTR1_ADDHLD_0</a>              ((<a id="5673c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5674" id="5674">
<td><a id="l5674" class='ln'>5674</a></td><td><span class="pp">#define</span> <a id="5674c9" class="tk">FMC_BTR1_ADDHLD_1</a>              ((<a id="5674c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5675" id="5675">
<td><a id="l5675" class='ln'>5675</a></td><td><span class="pp">#define</span> <a id="5675c9" class="tk">FMC_BTR1_ADDHLD_2</a>              ((<a id="5675c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5676" id="5676">
<td><a id="l5676" class='ln'>5676</a></td><td><span class="pp">#define</span> <a id="5676c9" class="tk">FMC_BTR1_ADDHLD_3</a>              ((<a id="5676c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5677" id="5677">
<td><a id="l5677" class='ln'>5677</a></td><td><span class="pp">#define</span> <a id="5677c9" class="tk">FMC_BTR1_DATAST</a>                ((<a id="5677c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;DATAST [3:0] bits (Data-phase duration) */</span></td></tr>
<tr name="5678" id="5678">
<td><a id="l5678" class='ln'>5678</a></td><td><span class="pp">#define</span> <a id="5678c9" class="tk">FMC_BTR1_DATAST_0</a>              ((<a id="5678c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5679" id="5679">
<td><a id="l5679" class='ln'>5679</a></td><td><span class="pp">#define</span> <a id="5679c9" class="tk">FMC_BTR1_DATAST_1</a>              ((<a id="5679c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5680" id="5680">
<td><a id="l5680" class='ln'>5680</a></td><td><span class="pp">#define</span> <a id="5680c9" class="tk">FMC_BTR1_DATAST_2</a>              ((<a id="5680c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5681" id="5681">
<td><a id="l5681" class='ln'>5681</a></td><td><span class="pp">#define</span> <a id="5681c9" class="tk">FMC_BTR1_DATAST_3</a>              ((<a id="5681c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5682" id="5682">
<td><a id="l5682" class='ln'>5682</a></td><td><span class="pp">#define</span> <a id="5682c9" class="tk">FMC_BTR1_DATAST_4</a>              ((<a id="5682c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5683" id="5683">
<td><a id="l5683" class='ln'>5683</a></td><td><span class="pp">#define</span> <a id="5683c9" class="tk">FMC_BTR1_DATAST_5</a>              ((<a id="5683c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5684" id="5684">
<td><a id="l5684" class='ln'>5684</a></td><td><span class="pp">#define</span> <a id="5684c9" class="tk">FMC_BTR1_DATAST_6</a>              ((<a id="5684c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5685" id="5685">
<td><a id="l5685" class='ln'>5685</a></td><td><span class="pp">#define</span> <a id="5685c9" class="tk">FMC_BTR1_DATAST_7</a>              ((<a id="5685c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5686" id="5686">
<td><a id="l5686" class='ln'>5686</a></td><td><span class="pp">#define</span> <a id="5686c9" class="tk">FMC_BTR1_BUSTURN</a>               ((<a id="5686c42" class="tk">uint32_t</a>)0x000F0000)    <span class="ct">/*!&lt;BUSTURN[3:0] bits (Bus turnaround phase duration) */</span></td></tr>
<tr name="5687" id="5687">
<td><a id="l5687" class='ln'>5687</a></td><td><span class="pp">#define</span> <a id="5687c9" class="tk">FMC_BTR1_BUSTURN_0</a>             ((<a id="5687c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5688" id="5688">
<td><a id="l5688" class='ln'>5688</a></td><td><span class="pp">#define</span> <a id="5688c9" class="tk">FMC_BTR1_BUSTURN_1</a>             ((<a id="5688c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5689" id="5689">
<td><a id="l5689" class='ln'>5689</a></td><td><span class="pp">#define</span> <a id="5689c9" class="tk">FMC_BTR1_BUSTURN_2</a>             ((<a id="5689c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5690" id="5690">
<td><a id="l5690" class='ln'>5690</a></td><td><span class="pp">#define</span> <a id="5690c9" class="tk">FMC_BTR1_BUSTURN_3</a>             ((<a id="5690c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5691" id="5691">
<td><a id="l5691" class='ln'>5691</a></td><td><span class="pp">#define</span> <a id="5691c9" class="tk">FMC_BTR1_CLKDIV</a>                ((<a id="5691c42" class="tk">uint32_t</a>)0x00F00000)    <span class="ct">/*!&lt;CLKDIV[3:0] bits (Clock divide ratio) */</span></td></tr>
<tr name="5692" id="5692">
<td><a id="l5692" class='ln'>5692</a></td><td><span class="pp">#define</span> <a id="5692c9" class="tk">FMC_BTR1_CLKDIV_0</a>              ((<a id="5692c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5693" id="5693">
<td><a id="l5693" class='ln'>5693</a></td><td><span class="pp">#define</span> <a id="5693c9" class="tk">FMC_BTR1_CLKDIV_1</a>              ((<a id="5693c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5694" id="5694">
<td><a id="l5694" class='ln'>5694</a></td><td><span class="pp">#define</span> <a id="5694c9" class="tk">FMC_BTR1_CLKDIV_2</a>              ((<a id="5694c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5695" id="5695">
<td><a id="l5695" class='ln'>5695</a></td><td><span class="pp">#define</span> <a id="5695c9" class="tk">FMC_BTR1_CLKDIV_3</a>              ((<a id="5695c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5696" id="5696">
<td><a id="l5696" class='ln'>5696</a></td><td><span class="pp">#define</span> <a id="5696c9" class="tk">FMC_BTR1_DATLAT</a>                ((<a id="5696c42" class="tk">uint32_t</a>)0x0F000000)    <span class="ct">/*!&lt;DATLA[3:0] bits (Data latency) */</span></td></tr>
<tr name="5697" id="5697">
<td><a id="l5697" class='ln'>5697</a></td><td><span class="pp">#define</span> <a id="5697c9" class="tk">FMC_BTR1_DATLAT_0</a>              ((<a id="5697c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5698" id="5698">
<td><a id="l5698" class='ln'>5698</a></td><td><span class="pp">#define</span> <a id="5698c9" class="tk">FMC_BTR1_DATLAT_1</a>              ((<a id="5698c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5699" id="5699">
<td><a id="l5699" class='ln'>5699</a></td><td><span class="pp">#define</span> <a id="5699c9" class="tk">FMC_BTR1_DATLAT_2</a>              ((<a id="5699c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5700" id="5700">
<td><a id="l5700" class='ln'>5700</a></td><td><span class="pp">#define</span> <a id="5700c9" class="tk">FMC_BTR1_DATLAT_3</a>              ((<a id="5700c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5701" id="5701">
<td><a id="l5701" class='ln'>5701</a></td><td><span class="pp">#define</span> <a id="5701c9" class="tk">FMC_BTR1_ACCMOD</a>                ((<a id="5701c42" class="tk">uint32_t</a>)0x30000000)    <span class="ct">/*!&lt;ACCMOD[1:0] bits (Access mode) */</span></td></tr>
<tr name="5702" id="5702">
<td><a id="l5702" class='ln'>5702</a></td><td><span class="pp">#define</span> <a id="5702c9" class="tk">FMC_BTR1_ACCMOD_0</a>              ((<a id="5702c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5703" id="5703">
<td><a id="l5703" class='ln'>5703</a></td><td><span class="pp">#define</span> <a id="5703c9" class="tk">FMC_BTR1_ACCMOD_1</a>              ((<a id="5703c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5704" id="5704">
<td><a id="l5704" class='ln'>5704</a></td><td></td></tr>
<tr name="5705" id="5705">
<td><a id="l5705" class='ln'>5705</a></td><td>  <span class="ct">/******************  Bit definition for FMC_BTR2 register  *******************/</span></td></tr>
<tr name="5706" id="5706">
<td><a id="l5706" class='ln'>5706</a></td><td><span class="pp">#define</span> <a id="5706c9" class="tk">FMC_BTR2_ADDSET</a>                ((<a id="5706c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt;ADDSET[3:0] bits (Address setup phase duration) */</span></td></tr>
<tr name="5707" id="5707">
<td><a id="l5707" class='ln'>5707</a></td><td><span class="pp">#define</span> <a id="5707c9" class="tk">FMC_BTR2_ADDSET_0</a>              ((<a id="5707c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5708" id="5708">
<td><a id="l5708" class='ln'>5708</a></td><td><span class="pp">#define</span> <a id="5708c9" class="tk">FMC_BTR2_ADDSET_1</a>              ((<a id="5708c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5709" id="5709">
<td><a id="l5709" class='ln'>5709</a></td><td><span class="pp">#define</span> <a id="5709c9" class="tk">FMC_BTR2_ADDSET_2</a>              ((<a id="5709c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5710" id="5710">
<td><a id="l5710" class='ln'>5710</a></td><td><span class="pp">#define</span> <a id="5710c9" class="tk">FMC_BTR2_ADDSET_3</a>              ((<a id="5710c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5711" id="5711">
<td><a id="l5711" class='ln'>5711</a></td><td><span class="pp">#define</span> <a id="5711c9" class="tk">FMC_BTR2_ADDHLD</a>                ((<a id="5711c42" class="tk">uint32_t</a>)0x000000F0)    <span class="ct">/*!&lt;ADDHLD[3:0] bits (Address-hold phase duration) */</span></td></tr>
<tr name="5712" id="5712">
<td><a id="l5712" class='ln'>5712</a></td><td><span class="pp">#define</span> <a id="5712c9" class="tk">FMC_BTR2_ADDHLD_0</a>              ((<a id="5712c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5713" id="5713">
<td><a id="l5713" class='ln'>5713</a></td><td><span class="pp">#define</span> <a id="5713c9" class="tk">FMC_BTR2_ADDHLD_1</a>              ((<a id="5713c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5714" id="5714">
<td><a id="l5714" class='ln'>5714</a></td><td><span class="pp">#define</span> <a id="5714c9" class="tk">FMC_BTR2_ADDHLD_2</a>              ((<a id="5714c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5715" id="5715">
<td><a id="l5715" class='ln'>5715</a></td><td><span class="pp">#define</span> <a id="5715c9" class="tk">FMC_BTR2_ADDHLD_3</a>              ((<a id="5715c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5716" id="5716">
<td><a id="l5716" class='ln'>5716</a></td><td><span class="pp">#define</span> <a id="5716c9" class="tk">FMC_BTR2_DATAST</a>                ((<a id="5716c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;DATAST [3:0] bits (Data-phase duration) */</span></td></tr>
<tr name="5717" id="5717">
<td><a id="l5717" class='ln'>5717</a></td><td><span class="pp">#define</span> <a id="5717c9" class="tk">FMC_BTR2_DATAST_0</a>              ((<a id="5717c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5718" id="5718">
<td><a id="l5718" class='ln'>5718</a></td><td><span class="pp">#define</span> <a id="5718c9" class="tk">FMC_BTR2_DATAST_1</a>              ((<a id="5718c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5719" id="5719">
<td><a id="l5719" class='ln'>5719</a></td><td><span class="pp">#define</span> <a id="5719c9" class="tk">FMC_BTR2_DATAST_2</a>              ((<a id="5719c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5720" id="5720">
<td><a id="l5720" class='ln'>5720</a></td><td><span class="pp">#define</span> <a id="5720c9" class="tk">FMC_BTR2_DATAST_3</a>              ((<a id="5720c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5721" id="5721">
<td><a id="l5721" class='ln'>5721</a></td><td><span class="pp">#define</span> <a id="5721c9" class="tk">FMC_BTR2_DATAST_4</a>              ((<a id="5721c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5722" id="5722">
<td><a id="l5722" class='ln'>5722</a></td><td><span class="pp">#define</span> <a id="5722c9" class="tk">FMC_BTR2_DATAST_5</a>              ((<a id="5722c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5723" id="5723">
<td><a id="l5723" class='ln'>5723</a></td><td><span class="pp">#define</span> <a id="5723c9" class="tk">FMC_BTR2_DATAST_6</a>              ((<a id="5723c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5724" id="5724">
<td><a id="l5724" class='ln'>5724</a></td><td><span class="pp">#define</span> <a id="5724c9" class="tk">FMC_BTR2_DATAST_7</a>              ((<a id="5724c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5725" id="5725">
<td><a id="l5725" class='ln'>5725</a></td><td><span class="pp">#define</span> <a id="5725c9" class="tk">FMC_BTR2_BUSTURN</a>               ((<a id="5725c42" class="tk">uint32_t</a>)0x000F0000)    <span class="ct">/*!&lt;BUSTURN[3:0] bits (Bus turnaround phase duration) */</span></td></tr>
<tr name="5726" id="5726">
<td><a id="l5726" class='ln'>5726</a></td><td><span class="pp">#define</span> <a id="5726c9" class="tk">FMC_BTR2_BUSTURN_0</a>             ((<a id="5726c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5727" id="5727">
<td><a id="l5727" class='ln'>5727</a></td><td><span class="pp">#define</span> <a id="5727c9" class="tk">FMC_BTR2_BUSTURN_1</a>             ((<a id="5727c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5728" id="5728">
<td><a id="l5728" class='ln'>5728</a></td><td><span class="pp">#define</span> <a id="5728c9" class="tk">FMC_BTR2_BUSTURN_2</a>             ((<a id="5728c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5729" id="5729">
<td><a id="l5729" class='ln'>5729</a></td><td><span class="pp">#define</span> <a id="5729c9" class="tk">FMC_BTR2_BUSTURN_3</a>             ((<a id="5729c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5730" id="5730">
<td><a id="l5730" class='ln'>5730</a></td><td><span class="pp">#define</span> <a id="5730c9" class="tk">FMC_BTR2_CLKDIV</a>                ((<a id="5730c42" class="tk">uint32_t</a>)0x00F00000)    <span class="ct">/*!&lt;CLKDIV[3:0] bits (Clock divide ratio) */</span></td></tr>
<tr name="5731" id="5731">
<td><a id="l5731" class='ln'>5731</a></td><td><span class="pp">#define</span> <a id="5731c9" class="tk">FMC_BTR2_CLKDIV_0</a>              ((<a id="5731c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5732" id="5732">
<td><a id="l5732" class='ln'>5732</a></td><td><span class="pp">#define</span> <a id="5732c9" class="tk">FMC_BTR2_CLKDIV_1</a>              ((<a id="5732c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5733" id="5733">
<td><a id="l5733" class='ln'>5733</a></td><td><span class="pp">#define</span> <a id="5733c9" class="tk">FMC_BTR2_CLKDIV_2</a>              ((<a id="5733c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5734" id="5734">
<td><a id="l5734" class='ln'>5734</a></td><td><span class="pp">#define</span> <a id="5734c9" class="tk">FMC_BTR2_CLKDIV_3</a>              ((<a id="5734c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5735" id="5735">
<td><a id="l5735" class='ln'>5735</a></td><td><span class="pp">#define</span> <a id="5735c9" class="tk">FMC_BTR2_DATLAT</a>                ((<a id="5735c42" class="tk">uint32_t</a>)0x0F000000)    <span class="ct">/*!&lt;DATLA[3:0] bits (Data latency) */</span></td></tr>
<tr name="5736" id="5736">
<td><a id="l5736" class='ln'>5736</a></td><td><span class="pp">#define</span> <a id="5736c9" class="tk">FMC_BTR2_DATLAT_0</a>              ((<a id="5736c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5737" id="5737">
<td><a id="l5737" class='ln'>5737</a></td><td><span class="pp">#define</span> <a id="5737c9" class="tk">FMC_BTR2_DATLAT_1</a>              ((<a id="5737c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5738" id="5738">
<td><a id="l5738" class='ln'>5738</a></td><td><span class="pp">#define</span> <a id="5738c9" class="tk">FMC_BTR2_DATLAT_2</a>              ((<a id="5738c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5739" id="5739">
<td><a id="l5739" class='ln'>5739</a></td><td><span class="pp">#define</span> <a id="5739c9" class="tk">FMC_BTR2_DATLAT_3</a>              ((<a id="5739c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5740" id="5740">
<td><a id="l5740" class='ln'>5740</a></td><td><span class="pp">#define</span> <a id="5740c9" class="tk">FMC_BTR2_ACCMOD</a>                ((<a id="5740c42" class="tk">uint32_t</a>)0x30000000)    <span class="ct">/*!&lt;ACCMOD[1:0] bits (Access mode) */</span></td></tr>
<tr name="5741" id="5741">
<td><a id="l5741" class='ln'>5741</a></td><td><span class="pp">#define</span> <a id="5741c9" class="tk">FMC_BTR2_ACCMOD_0</a>              ((<a id="5741c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5742" id="5742">
<td><a id="l5742" class='ln'>5742</a></td><td><span class="pp">#define</span> <a id="5742c9" class="tk">FMC_BTR2_ACCMOD_1</a>              ((<a id="5742c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5743" id="5743">
<td><a id="l5743" class='ln'>5743</a></td><td></td></tr>
<tr name="5744" id="5744">
<td><a id="l5744" class='ln'>5744</a></td><td>  <span class="ct">/*******************  Bit definition for FMC_BTR3 register  *******************/</span></td></tr>
<tr name="5745" id="5745">
<td><a id="l5745" class='ln'>5745</a></td><td><span class="pp">#define</span> <a id="5745c9" class="tk">FMC_BTR3_ADDSET</a>                ((<a id="5745c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt;ADDSET[3:0] bits (Address setup phase duration) */</span></td></tr>
<tr name="5746" id="5746">
<td><a id="l5746" class='ln'>5746</a></td><td><span class="pp">#define</span> <a id="5746c9" class="tk">FMC_BTR3_ADDSET_0</a>              ((<a id="5746c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5747" id="5747">
<td><a id="l5747" class='ln'>5747</a></td><td><span class="pp">#define</span> <a id="5747c9" class="tk">FMC_BTR3_ADDSET_1</a>              ((<a id="5747c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5748" id="5748">
<td><a id="l5748" class='ln'>5748</a></td><td><span class="pp">#define</span> <a id="5748c9" class="tk">FMC_BTR3_ADDSET_2</a>              ((<a id="5748c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5749" id="5749">
<td><a id="l5749" class='ln'>5749</a></td><td><span class="pp">#define</span> <a id="5749c9" class="tk">FMC_BTR3_ADDSET_3</a>              ((<a id="5749c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5750" id="5750">
<td><a id="l5750" class='ln'>5750</a></td><td><span class="pp">#define</span> <a id="5750c9" class="tk">FMC_BTR3_ADDHLD</a>                ((<a id="5750c42" class="tk">uint32_t</a>)0x000000F0)    <span class="ct">/*!&lt;ADDHLD[3:0] bits (Address-hold phase duration) */</span></td></tr>
<tr name="5751" id="5751">
<td><a id="l5751" class='ln'>5751</a></td><td><span class="pp">#define</span> <a id="5751c9" class="tk">FMC_BTR3_ADDHLD_0</a>              ((<a id="5751c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5752" id="5752">
<td><a id="l5752" class='ln'>5752</a></td><td><span class="pp">#define</span> <a id="5752c9" class="tk">FMC_BTR3_ADDHLD_1</a>              ((<a id="5752c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5753" id="5753">
<td><a id="l5753" class='ln'>5753</a></td><td><span class="pp">#define</span> <a id="5753c9" class="tk">FMC_BTR3_ADDHLD_2</a>              ((<a id="5753c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5754" id="5754">
<td><a id="l5754" class='ln'>5754</a></td><td><span class="pp">#define</span> <a id="5754c9" class="tk">FMC_BTR3_ADDHLD_3</a>              ((<a id="5754c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5755" id="5755">
<td><a id="l5755" class='ln'>5755</a></td><td><span class="pp">#define</span> <a id="5755c9" class="tk">FMC_BTR3_DATAST</a>                ((<a id="5755c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;DATAST [3:0] bits (Data-phase duration) */</span></td></tr>
<tr name="5756" id="5756">
<td><a id="l5756" class='ln'>5756</a></td><td><span class="pp">#define</span> <a id="5756c9" class="tk">FMC_BTR3_DATAST_0</a>              ((<a id="5756c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5757" id="5757">
<td><a id="l5757" class='ln'>5757</a></td><td><span class="pp">#define</span> <a id="5757c9" class="tk">FMC_BTR3_DATAST_1</a>              ((<a id="5757c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5758" id="5758">
<td><a id="l5758" class='ln'>5758</a></td><td><span class="pp">#define</span> <a id="5758c9" class="tk">FMC_BTR3_DATAST_2</a>              ((<a id="5758c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5759" id="5759">
<td><a id="l5759" class='ln'>5759</a></td><td><span class="pp">#define</span> <a id="5759c9" class="tk">FMC_BTR3_DATAST_3</a>              ((<a id="5759c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5760" id="5760">
<td><a id="l5760" class='ln'>5760</a></td><td><span class="pp">#define</span> <a id="5760c9" class="tk">FMC_BTR3_DATAST_4</a>              ((<a id="5760c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5761" id="5761">
<td><a id="l5761" class='ln'>5761</a></td><td><span class="pp">#define</span> <a id="5761c9" class="tk">FMC_BTR3_DATAST_5</a>              ((<a id="5761c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5762" id="5762">
<td><a id="l5762" class='ln'>5762</a></td><td><span class="pp">#define</span> <a id="5762c9" class="tk">FMC_BTR3_DATAST_6</a>              ((<a id="5762c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5763" id="5763">
<td><a id="l5763" class='ln'>5763</a></td><td><span class="pp">#define</span> <a id="5763c9" class="tk">FMC_BTR3_DATAST_7</a>              ((<a id="5763c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5764" id="5764">
<td><a id="l5764" class='ln'>5764</a></td><td><span class="pp">#define</span> <a id="5764c9" class="tk">FMC_BTR3_BUSTURN</a>               ((<a id="5764c42" class="tk">uint32_t</a>)0x000F0000)    <span class="ct">/*!&lt;BUSTURN[3:0] bits (Bus turnaround phase duration) */</span></td></tr>
<tr name="5765" id="5765">
<td><a id="l5765" class='ln'>5765</a></td><td><span class="pp">#define</span> <a id="5765c9" class="tk">FMC_BTR3_BUSTURN_0</a>             ((<a id="5765c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5766" id="5766">
<td><a id="l5766" class='ln'>5766</a></td><td><span class="pp">#define</span> <a id="5766c9" class="tk">FMC_BTR3_BUSTURN_1</a>             ((<a id="5766c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5767" id="5767">
<td><a id="l5767" class='ln'>5767</a></td><td><span class="pp">#define</span> <a id="5767c9" class="tk">FMC_BTR3_BUSTURN_2</a>             ((<a id="5767c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5768" id="5768">
<td><a id="l5768" class='ln'>5768</a></td><td><span class="pp">#define</span> <a id="5768c9" class="tk">FMC_BTR3_BUSTURN_3</a>             ((<a id="5768c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5769" id="5769">
<td><a id="l5769" class='ln'>5769</a></td><td><span class="pp">#define</span> <a id="5769c9" class="tk">FMC_BTR3_CLKDIV</a>                ((<a id="5769c42" class="tk">uint32_t</a>)0x00F00000)    <span class="ct">/*!&lt;CLKDIV[3:0] bits (Clock divide ratio) */</span></td></tr>
<tr name="5770" id="5770">
<td><a id="l5770" class='ln'>5770</a></td><td><span class="pp">#define</span> <a id="5770c9" class="tk">FMC_BTR3_CLKDIV_0</a>              ((<a id="5770c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5771" id="5771">
<td><a id="l5771" class='ln'>5771</a></td><td><span class="pp">#define</span> <a id="5771c9" class="tk">FMC_BTR3_CLKDIV_1</a>              ((<a id="5771c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5772" id="5772">
<td><a id="l5772" class='ln'>5772</a></td><td><span class="pp">#define</span> <a id="5772c9" class="tk">FMC_BTR3_CLKDIV_2</a>              ((<a id="5772c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5773" id="5773">
<td><a id="l5773" class='ln'>5773</a></td><td><span class="pp">#define</span> <a id="5773c9" class="tk">FMC_BTR3_CLKDIV_3</a>              ((<a id="5773c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5774" id="5774">
<td><a id="l5774" class='ln'>5774</a></td><td><span class="pp">#define</span> <a id="5774c9" class="tk">FMC_BTR3_DATLAT</a>                ((<a id="5774c42" class="tk">uint32_t</a>)0x0F000000)    <span class="ct">/*!&lt;DATLA[3:0] bits (Data latency) */</span></td></tr>
<tr name="5775" id="5775">
<td><a id="l5775" class='ln'>5775</a></td><td><span class="pp">#define</span> <a id="5775c9" class="tk">FMC_BTR3_DATLAT_0</a>              ((<a id="5775c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5776" id="5776">
<td><a id="l5776" class='ln'>5776</a></td><td><span class="pp">#define</span> <a id="5776c9" class="tk">FMC_BTR3_DATLAT_1</a>              ((<a id="5776c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5777" id="5777">
<td><a id="l5777" class='ln'>5777</a></td><td><span class="pp">#define</span> <a id="5777c9" class="tk">FMC_BTR3_DATLAT_2</a>              ((<a id="5777c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5778" id="5778">
<td><a id="l5778" class='ln'>5778</a></td><td><span class="pp">#define</span> <a id="5778c9" class="tk">FMC_BTR3_DATLAT_3</a>              ((<a id="5778c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5779" id="5779">
<td><a id="l5779" class='ln'>5779</a></td><td><span class="pp">#define</span> <a id="5779c9" class="tk">FMC_BTR3_ACCMOD</a>                ((<a id="5779c42" class="tk">uint32_t</a>)0x30000000)    <span class="ct">/*!&lt;ACCMOD[1:0] bits (Access mode) */</span></td></tr>
<tr name="5780" id="5780">
<td><a id="l5780" class='ln'>5780</a></td><td><span class="pp">#define</span> <a id="5780c9" class="tk">FMC_BTR3_ACCMOD_0</a>              ((<a id="5780c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5781" id="5781">
<td><a id="l5781" class='ln'>5781</a></td><td><span class="pp">#define</span> <a id="5781c9" class="tk">FMC_BTR3_ACCMOD_1</a>              ((<a id="5781c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5782" id="5782">
<td><a id="l5782" class='ln'>5782</a></td><td></td></tr>
<tr name="5783" id="5783">
<td><a id="l5783" class='ln'>5783</a></td><td>  <span class="ct">/******************  Bit definition for FMC_BTR4 register  *******************/</span></td></tr>
<tr name="5784" id="5784">
<td><a id="l5784" class='ln'>5784</a></td><td><span class="pp">#define</span> <a id="5784c9" class="tk">FMC_BTR4_ADDSET</a>                ((<a id="5784c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt;ADDSET[3:0] bits (Address setup phase duration) */</span></td></tr>
<tr name="5785" id="5785">
<td><a id="l5785" class='ln'>5785</a></td><td><span class="pp">#define</span> <a id="5785c9" class="tk">FMC_BTR4_ADDSET_0</a>              ((<a id="5785c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5786" id="5786">
<td><a id="l5786" class='ln'>5786</a></td><td><span class="pp">#define</span> <a id="5786c9" class="tk">FMC_BTR4_ADDSET_1</a>              ((<a id="5786c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5787" id="5787">
<td><a id="l5787" class='ln'>5787</a></td><td><span class="pp">#define</span> <a id="5787c9" class="tk">FMC_BTR4_ADDSET_2</a>              ((<a id="5787c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5788" id="5788">
<td><a id="l5788" class='ln'>5788</a></td><td><span class="pp">#define</span> <a id="5788c9" class="tk">FMC_BTR4_ADDSET_3</a>              ((<a id="5788c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5789" id="5789">
<td><a id="l5789" class='ln'>5789</a></td><td><span class="pp">#define</span> <a id="5789c9" class="tk">FMC_BTR4_ADDHLD</a>                ((<a id="5789c42" class="tk">uint32_t</a>)0x000000F0)    <span class="ct">/*!&lt;ADDHLD[3:0] bits (Address-hold phase duration) */</span></td></tr>
<tr name="5790" id="5790">
<td><a id="l5790" class='ln'>5790</a></td><td><span class="pp">#define</span> <a id="5790c9" class="tk">FMC_BTR4_ADDHLD_0</a>              ((<a id="5790c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5791" id="5791">
<td><a id="l5791" class='ln'>5791</a></td><td><span class="pp">#define</span> <a id="5791c9" class="tk">FMC_BTR4_ADDHLD_1</a>              ((<a id="5791c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5792" id="5792">
<td><a id="l5792" class='ln'>5792</a></td><td><span class="pp">#define</span> <a id="5792c9" class="tk">FMC_BTR4_ADDHLD_2</a>              ((<a id="5792c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5793" id="5793">
<td><a id="l5793" class='ln'>5793</a></td><td><span class="pp">#define</span> <a id="5793c9" class="tk">FMC_BTR4_ADDHLD_3</a>              ((<a id="5793c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5794" id="5794">
<td><a id="l5794" class='ln'>5794</a></td><td><span class="pp">#define</span> <a id="5794c9" class="tk">FMC_BTR4_DATAST</a>                ((<a id="5794c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;DATAST [3:0] bits (Data-phase duration) */</span></td></tr>
<tr name="5795" id="5795">
<td><a id="l5795" class='ln'>5795</a></td><td><span class="pp">#define</span> <a id="5795c9" class="tk">FMC_BTR4_DATAST_0</a>              ((<a id="5795c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5796" id="5796">
<td><a id="l5796" class='ln'>5796</a></td><td><span class="pp">#define</span> <a id="5796c9" class="tk">FMC_BTR4_DATAST_1</a>              ((<a id="5796c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5797" id="5797">
<td><a id="l5797" class='ln'>5797</a></td><td><span class="pp">#define</span> <a id="5797c9" class="tk">FMC_BTR4_DATAST_2</a>              ((<a id="5797c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5798" id="5798">
<td><a id="l5798" class='ln'>5798</a></td><td><span class="pp">#define</span> <a id="5798c9" class="tk">FMC_BTR4_DATAST_3</a>              ((<a id="5798c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5799" id="5799">
<td><a id="l5799" class='ln'>5799</a></td><td><span class="pp">#define</span> <a id="5799c9" class="tk">FMC_BTR4_DATAST_4</a>              ((<a id="5799c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5800" id="5800">
<td><a id="l5800" class='ln'>5800</a></td><td><span class="pp">#define</span> <a id="5800c9" class="tk">FMC_BTR4_DATAST_5</a>              ((<a id="5800c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5801" id="5801">
<td><a id="l5801" class='ln'>5801</a></td><td><span class="pp">#define</span> <a id="5801c9" class="tk">FMC_BTR4_DATAST_6</a>              ((<a id="5801c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5802" id="5802">
<td><a id="l5802" class='ln'>5802</a></td><td><span class="pp">#define</span> <a id="5802c9" class="tk">FMC_BTR4_DATAST_7</a>              ((<a id="5802c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5803" id="5803">
<td><a id="l5803" class='ln'>5803</a></td><td><span class="pp">#define</span> <a id="5803c9" class="tk">FMC_BTR4_BUSTURN</a>               ((<a id="5803c42" class="tk">uint32_t</a>)0x000F0000)    <span class="ct">/*!&lt;BUSTURN[3:0] bits (Bus turnaround phase duration) */</span></td></tr>
<tr name="5804" id="5804">
<td><a id="l5804" class='ln'>5804</a></td><td><span class="pp">#define</span> <a id="5804c9" class="tk">FMC_BTR4_BUSTURN_0</a>             ((<a id="5804c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5805" id="5805">
<td><a id="l5805" class='ln'>5805</a></td><td><span class="pp">#define</span> <a id="5805c9" class="tk">FMC_BTR4_BUSTURN_1</a>             ((<a id="5805c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5806" id="5806">
<td><a id="l5806" class='ln'>5806</a></td><td><span class="pp">#define</span> <a id="5806c9" class="tk">FMC_BTR4_BUSTURN_2</a>             ((<a id="5806c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5807" id="5807">
<td><a id="l5807" class='ln'>5807</a></td><td><span class="pp">#define</span> <a id="5807c9" class="tk">FMC_BTR4_BUSTURN_3</a>             ((<a id="5807c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5808" id="5808">
<td><a id="l5808" class='ln'>5808</a></td><td><span class="pp">#define</span> <a id="5808c9" class="tk">FMC_BTR4_CLKDIV</a>                ((<a id="5808c42" class="tk">uint32_t</a>)0x00F00000)    <span class="ct">/*!&lt;CLKDIV[3:0] bits (Clock divide ratio) */</span></td></tr>
<tr name="5809" id="5809">
<td><a id="l5809" class='ln'>5809</a></td><td><span class="pp">#define</span> <a id="5809c9" class="tk">FMC_BTR4_CLKDIV_0</a>              ((<a id="5809c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5810" id="5810">
<td><a id="l5810" class='ln'>5810</a></td><td><span class="pp">#define</span> <a id="5810c9" class="tk">FMC_BTR4_CLKDIV_1</a>              ((<a id="5810c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5811" id="5811">
<td><a id="l5811" class='ln'>5811</a></td><td><span class="pp">#define</span> <a id="5811c9" class="tk">FMC_BTR4_CLKDIV_2</a>              ((<a id="5811c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5812" id="5812">
<td><a id="l5812" class='ln'>5812</a></td><td><span class="pp">#define</span> <a id="5812c9" class="tk">FMC_BTR4_CLKDIV_3</a>              ((<a id="5812c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5813" id="5813">
<td><a id="l5813" class='ln'>5813</a></td><td><span class="pp">#define</span> <a id="5813c9" class="tk">FMC_BTR4_DATLAT</a>                ((<a id="5813c42" class="tk">uint32_t</a>)0x0F000000)    <span class="ct">/*!&lt;DATLA[3:0] bits (Data latency) */</span></td></tr>
<tr name="5814" id="5814">
<td><a id="l5814" class='ln'>5814</a></td><td><span class="pp">#define</span> <a id="5814c9" class="tk">FMC_BTR4_DATLAT_0</a>              ((<a id="5814c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5815" id="5815">
<td><a id="l5815" class='ln'>5815</a></td><td><span class="pp">#define</span> <a id="5815c9" class="tk">FMC_BTR4_DATLAT_1</a>              ((<a id="5815c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5816" id="5816">
<td><a id="l5816" class='ln'>5816</a></td><td><span class="pp">#define</span> <a id="5816c9" class="tk">FMC_BTR4_DATLAT_2</a>              ((<a id="5816c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5817" id="5817">
<td><a id="l5817" class='ln'>5817</a></td><td><span class="pp">#define</span> <a id="5817c9" class="tk">FMC_BTR4_DATLAT_3</a>              ((<a id="5817c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5818" id="5818">
<td><a id="l5818" class='ln'>5818</a></td><td><span class="pp">#define</span> <a id="5818c9" class="tk">FMC_BTR4_ACCMOD</a>                ((<a id="5818c42" class="tk">uint32_t</a>)0x30000000)    <span class="ct">/*!&lt;ACCMOD[1:0] bits (Access mode) */</span></td></tr>
<tr name="5819" id="5819">
<td><a id="l5819" class='ln'>5819</a></td><td><span class="pp">#define</span> <a id="5819c9" class="tk">FMC_BTR4_ACCMOD_0</a>              ((<a id="5819c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5820" id="5820">
<td><a id="l5820" class='ln'>5820</a></td><td><span class="pp">#define</span> <a id="5820c9" class="tk">FMC_BTR4_ACCMOD_1</a>              ((<a id="5820c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5821" id="5821">
<td><a id="l5821" class='ln'>5821</a></td><td></td></tr>
<tr name="5822" id="5822">
<td><a id="l5822" class='ln'>5822</a></td><td>  <span class="ct">/******************  Bit definition for FMC_BWTR1 register  ******************/</span></td></tr>
<tr name="5823" id="5823">
<td><a id="l5823" class='ln'>5823</a></td><td><span class="pp">#define</span> <a id="5823c9" class="tk">FMC_BWTR1_ADDSET</a>               ((<a id="5823c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt;ADDSET[3:0] bits (Address setup phase duration) */</span></td></tr>
<tr name="5824" id="5824">
<td><a id="l5824" class='ln'>5824</a></td><td><span class="pp">#define</span> <a id="5824c9" class="tk">FMC_BWTR1_ADDSET_0</a>             ((<a id="5824c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5825" id="5825">
<td><a id="l5825" class='ln'>5825</a></td><td><span class="pp">#define</span> <a id="5825c9" class="tk">FMC_BWTR1_ADDSET_1</a>             ((<a id="5825c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5826" id="5826">
<td><a id="l5826" class='ln'>5826</a></td><td><span class="pp">#define</span> <a id="5826c9" class="tk">FMC_BWTR1_ADDSET_2</a>             ((<a id="5826c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5827" id="5827">
<td><a id="l5827" class='ln'>5827</a></td><td><span class="pp">#define</span> <a id="5827c9" class="tk">FMC_BWTR1_ADDSET_3</a>             ((<a id="5827c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5828" id="5828">
<td><a id="l5828" class='ln'>5828</a></td><td><span class="pp">#define</span> <a id="5828c9" class="tk">FMC_BWTR1_ADDHLD</a>               ((<a id="5828c42" class="tk">uint32_t</a>)0x000000F0)    <span class="ct">/*!&lt;ADDHLD[3:0] bits (Address-hold phase duration) */</span></td></tr>
<tr name="5829" id="5829">
<td><a id="l5829" class='ln'>5829</a></td><td><span class="pp">#define</span> <a id="5829c9" class="tk">FMC_BWTR1_ADDHLD_0</a>             ((<a id="5829c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5830" id="5830">
<td><a id="l5830" class='ln'>5830</a></td><td><span class="pp">#define</span> <a id="5830c9" class="tk">FMC_BWTR1_ADDHLD_1</a>             ((<a id="5830c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5831" id="5831">
<td><a id="l5831" class='ln'>5831</a></td><td><span class="pp">#define</span> <a id="5831c9" class="tk">FMC_BWTR1_ADDHLD_2</a>             ((<a id="5831c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5832" id="5832">
<td><a id="l5832" class='ln'>5832</a></td><td><span class="pp">#define</span> <a id="5832c9" class="tk">FMC_BWTR1_ADDHLD_3</a>             ((<a id="5832c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5833" id="5833">
<td><a id="l5833" class='ln'>5833</a></td><td><span class="pp">#define</span> <a id="5833c9" class="tk">FMC_BWTR1_DATAST</a>               ((<a id="5833c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;DATAST [3:0] bits (Data-phase duration) */</span></td></tr>
<tr name="5834" id="5834">
<td><a id="l5834" class='ln'>5834</a></td><td><span class="pp">#define</span> <a id="5834c9" class="tk">FMC_BWTR1_DATAST_0</a>             ((<a id="5834c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5835" id="5835">
<td><a id="l5835" class='ln'>5835</a></td><td><span class="pp">#define</span> <a id="5835c9" class="tk">FMC_BWTR1_DATAST_1</a>             ((<a id="5835c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5836" id="5836">
<td><a id="l5836" class='ln'>5836</a></td><td><span class="pp">#define</span> <a id="5836c9" class="tk">FMC_BWTR1_DATAST_2</a>             ((<a id="5836c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5837" id="5837">
<td><a id="l5837" class='ln'>5837</a></td><td><span class="pp">#define</span> <a id="5837c9" class="tk">FMC_BWTR1_DATAST_3</a>             ((<a id="5837c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5838" id="5838">
<td><a id="l5838" class='ln'>5838</a></td><td><span class="pp">#define</span> <a id="5838c9" class="tk">FMC_BWTR1_DATAST_4</a>             ((<a id="5838c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5839" id="5839">
<td><a id="l5839" class='ln'>5839</a></td><td><span class="pp">#define</span> <a id="5839c9" class="tk">FMC_BWTR1_DATAST_5</a>             ((<a id="5839c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5840" id="5840">
<td><a id="l5840" class='ln'>5840</a></td><td><span class="pp">#define</span> <a id="5840c9" class="tk">FMC_BWTR1_DATAST_6</a>             ((<a id="5840c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5841" id="5841">
<td><a id="l5841" class='ln'>5841</a></td><td><span class="pp">#define</span> <a id="5841c9" class="tk">FMC_BWTR1_DATAST_7</a>             ((<a id="5841c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5842" id="5842">
<td><a id="l5842" class='ln'>5842</a></td><td><span class="pp">#define</span> <a id="5842c9" class="tk">FMC_BWTR1_BUSTURN</a>              ((<a id="5842c42" class="tk">uint32_t</a>)0x000F0000)    <span class="ct">/*!&lt;BUSTURN[3:0] bits (Bus turnaround duration) */</span></td></tr>
<tr name="5843" id="5843">
<td><a id="l5843" class='ln'>5843</a></td><td><span class="pp">#define</span> <a id="5843c9" class="tk">FMC_BWTR1_BUSTURN_0</a>            ((<a id="5843c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5844" id="5844">
<td><a id="l5844" class='ln'>5844</a></td><td><span class="pp">#define</span> <a id="5844c9" class="tk">FMC_BWTR1_BUSTURN_1</a>            ((<a id="5844c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5845" id="5845">
<td><a id="l5845" class='ln'>5845</a></td><td><span class="pp">#define</span> <a id="5845c9" class="tk">FMC_BWTR1_BUSTURN_2</a>            ((<a id="5845c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5846" id="5846">
<td><a id="l5846" class='ln'>5846</a></td><td><span class="pp">#define</span> <a id="5846c9" class="tk">FMC_BWTR1_BUSTURN_3</a>            ((<a id="5846c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5847" id="5847">
<td><a id="l5847" class='ln'>5847</a></td><td><span class="pp">#define</span> <a id="5847c9" class="tk">FMC_BWTR1_ACCMOD</a>               ((<a id="5847c42" class="tk">uint32_t</a>)0x30000000)    <span class="ct">/*!&lt;ACCMOD[1:0] bits (Access mode) */</span></td></tr>
<tr name="5848" id="5848">
<td><a id="l5848" class='ln'>5848</a></td><td><span class="pp">#define</span> <a id="5848c9" class="tk">FMC_BWTR1_ACCMOD_0</a>             ((<a id="5848c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5849" id="5849">
<td><a id="l5849" class='ln'>5849</a></td><td><span class="pp">#define</span> <a id="5849c9" class="tk">FMC_BWTR1_ACCMOD_1</a>             ((<a id="5849c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5850" id="5850">
<td><a id="l5850" class='ln'>5850</a></td><td></td></tr>
<tr name="5851" id="5851">
<td><a id="l5851" class='ln'>5851</a></td><td>  <span class="ct">/******************  Bit definition for FMC_BWTR2 register  ******************/</span></td></tr>
<tr name="5852" id="5852">
<td><a id="l5852" class='ln'>5852</a></td><td><span class="pp">#define</span> <a id="5852c9" class="tk">FMC_BWTR2_ADDSET</a>               ((<a id="5852c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt;ADDSET[3:0] bits (Address setup phase duration) */</span></td></tr>
<tr name="5853" id="5853">
<td><a id="l5853" class='ln'>5853</a></td><td><span class="pp">#define</span> <a id="5853c9" class="tk">FMC_BWTR2_ADDSET_0</a>             ((<a id="5853c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5854" id="5854">
<td><a id="l5854" class='ln'>5854</a></td><td><span class="pp">#define</span> <a id="5854c9" class="tk">FMC_BWTR2_ADDSET_1</a>             ((<a id="5854c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5855" id="5855">
<td><a id="l5855" class='ln'>5855</a></td><td><span class="pp">#define</span> <a id="5855c9" class="tk">FMC_BWTR2_ADDSET_2</a>             ((<a id="5855c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5856" id="5856">
<td><a id="l5856" class='ln'>5856</a></td><td><span class="pp">#define</span> <a id="5856c9" class="tk">FMC_BWTR2_ADDSET_3</a>             ((<a id="5856c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5857" id="5857">
<td><a id="l5857" class='ln'>5857</a></td><td><span class="pp">#define</span> <a id="5857c9" class="tk">FMC_BWTR2_ADDHLD</a>               ((<a id="5857c42" class="tk">uint32_t</a>)0x000000F0)    <span class="ct">/*!&lt;ADDHLD[3:0] bits (Address-hold phase duration) */</span></td></tr>
<tr name="5858" id="5858">
<td><a id="l5858" class='ln'>5858</a></td><td><span class="pp">#define</span> <a id="5858c9" class="tk">FMC_BWTR2_ADDHLD_0</a>             ((<a id="5858c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5859" id="5859">
<td><a id="l5859" class='ln'>5859</a></td><td><span class="pp">#define</span> <a id="5859c9" class="tk">FMC_BWTR2_ADDHLD_1</a>             ((<a id="5859c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5860" id="5860">
<td><a id="l5860" class='ln'>5860</a></td><td><span class="pp">#define</span> <a id="5860c9" class="tk">FMC_BWTR2_ADDHLD_2</a>             ((<a id="5860c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5861" id="5861">
<td><a id="l5861" class='ln'>5861</a></td><td><span class="pp">#define</span> <a id="5861c9" class="tk">FMC_BWTR2_ADDHLD_3</a>             ((<a id="5861c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5862" id="5862">
<td><a id="l5862" class='ln'>5862</a></td><td><span class="pp">#define</span> <a id="5862c9" class="tk">FMC_BWTR2_DATAST</a>               ((<a id="5862c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;DATAST [3:0] bits (Data-phase duration) */</span></td></tr>
<tr name="5863" id="5863">
<td><a id="l5863" class='ln'>5863</a></td><td><span class="pp">#define</span> <a id="5863c9" class="tk">FMC_BWTR2_DATAST_0</a>             ((<a id="5863c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5864" id="5864">
<td><a id="l5864" class='ln'>5864</a></td><td><span class="pp">#define</span> <a id="5864c9" class="tk">FMC_BWTR2_DATAST_1</a>             ((<a id="5864c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5865" id="5865">
<td><a id="l5865" class='ln'>5865</a></td><td><span class="pp">#define</span> <a id="5865c9" class="tk">FMC_BWTR2_DATAST_2</a>             ((<a id="5865c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5866" id="5866">
<td><a id="l5866" class='ln'>5866</a></td><td><span class="pp">#define</span> <a id="5866c9" class="tk">FMC_BWTR2_DATAST_3</a>             ((<a id="5866c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5867" id="5867">
<td><a id="l5867" class='ln'>5867</a></td><td><span class="pp">#define</span> <a id="5867c9" class="tk">FMC_BWTR2_DATAST_4</a>             ((<a id="5867c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5868" id="5868">
<td><a id="l5868" class='ln'>5868</a></td><td><span class="pp">#define</span> <a id="5868c9" class="tk">FMC_BWTR2_DATAST_5</a>             ((<a id="5868c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5869" id="5869">
<td><a id="l5869" class='ln'>5869</a></td><td><span class="pp">#define</span> <a id="5869c9" class="tk">FMC_BWTR2_DATAST_6</a>             ((<a id="5869c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5870" id="5870">
<td><a id="l5870" class='ln'>5870</a></td><td><span class="pp">#define</span> <a id="5870c9" class="tk">FMC_BWTR2_DATAST_7</a>             ((<a id="5870c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5871" id="5871">
<td><a id="l5871" class='ln'>5871</a></td><td><span class="pp">#define</span> <a id="5871c9" class="tk">FMC_BWTR2_BUSTURN</a>              ((<a id="5871c42" class="tk">uint32_t</a>)0x000F0000)    <span class="ct">/*!&lt;BUSTURN[3:0] bits (Bus turnaround duration) */</span></td></tr>
<tr name="5872" id="5872">
<td><a id="l5872" class='ln'>5872</a></td><td><span class="pp">#define</span> <a id="5872c9" class="tk">FMC_BWTR2_BUSTURN_0</a>            ((<a id="5872c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5873" id="5873">
<td><a id="l5873" class='ln'>5873</a></td><td><span class="pp">#define</span> <a id="5873c9" class="tk">FMC_BWTR2_BUSTURN_1</a>            ((<a id="5873c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5874" id="5874">
<td><a id="l5874" class='ln'>5874</a></td><td><span class="pp">#define</span> <a id="5874c9" class="tk">FMC_BWTR2_BUSTURN_2</a>            ((<a id="5874c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5875" id="5875">
<td><a id="l5875" class='ln'>5875</a></td><td><span class="pp">#define</span> <a id="5875c9" class="tk">FMC_BWTR2_BUSTURN_3</a>            ((<a id="5875c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5876" id="5876">
<td><a id="l5876" class='ln'>5876</a></td><td><span class="pp">#define</span> <a id="5876c9" class="tk">FMC_BWTR2_ACCMOD</a>               ((<a id="5876c42" class="tk">uint32_t</a>)0x30000000)    <span class="ct">/*!&lt;ACCMOD[1:0] bits (Access mode) */</span></td></tr>
<tr name="5877" id="5877">
<td><a id="l5877" class='ln'>5877</a></td><td><span class="pp">#define</span> <a id="5877c9" class="tk">FMC_BWTR2_ACCMOD_0</a>             ((<a id="5877c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5878" id="5878">
<td><a id="l5878" class='ln'>5878</a></td><td><span class="pp">#define</span> <a id="5878c9" class="tk">FMC_BWTR2_ACCMOD_1</a>             ((<a id="5878c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5879" id="5879">
<td><a id="l5879" class='ln'>5879</a></td><td></td></tr>
<tr name="5880" id="5880">
<td><a id="l5880" class='ln'>5880</a></td><td>  <span class="ct">/******************  Bit definition for FMC_BWTR3 register  ******************/</span></td></tr>
<tr name="5881" id="5881">
<td><a id="l5881" class='ln'>5881</a></td><td><span class="pp">#define</span> <a id="5881c9" class="tk">FMC_BWTR3_ADDSET</a>               ((<a id="5881c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt;ADDSET[3:0] bits (Address setup phase duration) */</span></td></tr>
<tr name="5882" id="5882">
<td><a id="l5882" class='ln'>5882</a></td><td><span class="pp">#define</span> <a id="5882c9" class="tk">FMC_BWTR3_ADDSET_0</a>             ((<a id="5882c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5883" id="5883">
<td><a id="l5883" class='ln'>5883</a></td><td><span class="pp">#define</span> <a id="5883c9" class="tk">FMC_BWTR3_ADDSET_1</a>             ((<a id="5883c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5884" id="5884">
<td><a id="l5884" class='ln'>5884</a></td><td><span class="pp">#define</span> <a id="5884c9" class="tk">FMC_BWTR3_ADDSET_2</a>             ((<a id="5884c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5885" id="5885">
<td><a id="l5885" class='ln'>5885</a></td><td><span class="pp">#define</span> <a id="5885c9" class="tk">FMC_BWTR3_ADDSET_3</a>             ((<a id="5885c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5886" id="5886">
<td><a id="l5886" class='ln'>5886</a></td><td><span class="pp">#define</span> <a id="5886c9" class="tk">FMC_BWTR3_ADDHLD</a>               ((<a id="5886c42" class="tk">uint32_t</a>)0x000000F0)    <span class="ct">/*!&lt;ADDHLD[3:0] bits (Address-hold phase duration) */</span></td></tr>
<tr name="5887" id="5887">
<td><a id="l5887" class='ln'>5887</a></td><td><span class="pp">#define</span> <a id="5887c9" class="tk">FMC_BWTR3_ADDHLD_0</a>             ((<a id="5887c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5888" id="5888">
<td><a id="l5888" class='ln'>5888</a></td><td><span class="pp">#define</span> <a id="5888c9" class="tk">FMC_BWTR3_ADDHLD_1</a>             ((<a id="5888c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5889" id="5889">
<td><a id="l5889" class='ln'>5889</a></td><td><span class="pp">#define</span> <a id="5889c9" class="tk">FMC_BWTR3_ADDHLD_2</a>             ((<a id="5889c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5890" id="5890">
<td><a id="l5890" class='ln'>5890</a></td><td><span class="pp">#define</span> <a id="5890c9" class="tk">FMC_BWTR3_ADDHLD_3</a>             ((<a id="5890c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5891" id="5891">
<td><a id="l5891" class='ln'>5891</a></td><td><span class="pp">#define</span> <a id="5891c9" class="tk">FMC_BWTR3_DATAST</a>               ((<a id="5891c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;DATAST [3:0] bits (Data-phase duration) */</span></td></tr>
<tr name="5892" id="5892">
<td><a id="l5892" class='ln'>5892</a></td><td><span class="pp">#define</span> <a id="5892c9" class="tk">FMC_BWTR3_DATAST_0</a>             ((<a id="5892c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5893" id="5893">
<td><a id="l5893" class='ln'>5893</a></td><td><span class="pp">#define</span> <a id="5893c9" class="tk">FMC_BWTR3_DATAST_1</a>             ((<a id="5893c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5894" id="5894">
<td><a id="l5894" class='ln'>5894</a></td><td><span class="pp">#define</span> <a id="5894c9" class="tk">FMC_BWTR3_DATAST_2</a>             ((<a id="5894c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5895" id="5895">
<td><a id="l5895" class='ln'>5895</a></td><td><span class="pp">#define</span> <a id="5895c9" class="tk">FMC_BWTR3_DATAST_3</a>             ((<a id="5895c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5896" id="5896">
<td><a id="l5896" class='ln'>5896</a></td><td><span class="pp">#define</span> <a id="5896c9" class="tk">FMC_BWTR3_DATAST_4</a>             ((<a id="5896c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5897" id="5897">
<td><a id="l5897" class='ln'>5897</a></td><td><span class="pp">#define</span> <a id="5897c9" class="tk">FMC_BWTR3_DATAST_5</a>             ((<a id="5897c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5898" id="5898">
<td><a id="l5898" class='ln'>5898</a></td><td><span class="pp">#define</span> <a id="5898c9" class="tk">FMC_BWTR3_DATAST_6</a>             ((<a id="5898c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5899" id="5899">
<td><a id="l5899" class='ln'>5899</a></td><td><span class="pp">#define</span> <a id="5899c9" class="tk">FMC_BWTR3_DATAST_7</a>             ((<a id="5899c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5900" id="5900">
<td><a id="l5900" class='ln'>5900</a></td><td><span class="pp">#define</span> <a id="5900c9" class="tk">FMC_BWTR3_BUSTURN</a>              ((<a id="5900c42" class="tk">uint32_t</a>)0x000F0000)    <span class="ct">/*!&lt;BUSTURN[3:0] bits (Bus turnaround duration) */</span></td></tr>
<tr name="5901" id="5901">
<td><a id="l5901" class='ln'>5901</a></td><td><span class="pp">#define</span> <a id="5901c9" class="tk">FMC_BWTR3_BUSTURN_0</a>            ((<a id="5901c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5902" id="5902">
<td><a id="l5902" class='ln'>5902</a></td><td><span class="pp">#define</span> <a id="5902c9" class="tk">FMC_BWTR3_BUSTURN_1</a>            ((<a id="5902c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5903" id="5903">
<td><a id="l5903" class='ln'>5903</a></td><td><span class="pp">#define</span> <a id="5903c9" class="tk">FMC_BWTR3_BUSTURN_2</a>            ((<a id="5903c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5904" id="5904">
<td><a id="l5904" class='ln'>5904</a></td><td><span class="pp">#define</span> <a id="5904c9" class="tk">FMC_BWTR3_BUSTURN_3</a>            ((<a id="5904c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5905" id="5905">
<td><a id="l5905" class='ln'>5905</a></td><td><span class="pp">#define</span> <a id="5905c9" class="tk">FMC_BWTR3_ACCMOD</a>               ((<a id="5905c42" class="tk">uint32_t</a>)0x30000000)    <span class="ct">/*!&lt;ACCMOD[1:0] bits (Access mode) */</span></td></tr>
<tr name="5906" id="5906">
<td><a id="l5906" class='ln'>5906</a></td><td><span class="pp">#define</span> <a id="5906c9" class="tk">FMC_BWTR3_ACCMOD_0</a>             ((<a id="5906c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5907" id="5907">
<td><a id="l5907" class='ln'>5907</a></td><td><span class="pp">#define</span> <a id="5907c9" class="tk">FMC_BWTR3_ACCMOD_1</a>             ((<a id="5907c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5908" id="5908">
<td><a id="l5908" class='ln'>5908</a></td><td></td></tr>
<tr name="5909" id="5909">
<td><a id="l5909" class='ln'>5909</a></td><td>  <span class="ct">/******************  Bit definition for FMC_BWTR4 register  ******************/</span></td></tr>
<tr name="5910" id="5910">
<td><a id="l5910" class='ln'>5910</a></td><td><span class="pp">#define</span> <a id="5910c9" class="tk">FMC_BWTR4_ADDSET</a>               ((<a id="5910c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt;ADDSET[3:0] bits (Address setup phase duration) */</span></td></tr>
<tr name="5911" id="5911">
<td><a id="l5911" class='ln'>5911</a></td><td><span class="pp">#define</span> <a id="5911c9" class="tk">FMC_BWTR4_ADDSET_0</a>             ((<a id="5911c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5912" id="5912">
<td><a id="l5912" class='ln'>5912</a></td><td><span class="pp">#define</span> <a id="5912c9" class="tk">FMC_BWTR4_ADDSET_1</a>             ((<a id="5912c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5913" id="5913">
<td><a id="l5913" class='ln'>5913</a></td><td><span class="pp">#define</span> <a id="5913c9" class="tk">FMC_BWTR4_ADDSET_2</a>             ((<a id="5913c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5914" id="5914">
<td><a id="l5914" class='ln'>5914</a></td><td><span class="pp">#define</span> <a id="5914c9" class="tk">FMC_BWTR4_ADDSET_3</a>             ((<a id="5914c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5915" id="5915">
<td><a id="l5915" class='ln'>5915</a></td><td><span class="pp">#define</span> <a id="5915c9" class="tk">FMC_BWTR4_ADDHLD</a>               ((<a id="5915c42" class="tk">uint32_t</a>)0x000000F0)    <span class="ct">/*!&lt;ADDHLD[3:0] bits (Address-hold phase duration) */</span></td></tr>
<tr name="5916" id="5916">
<td><a id="l5916" class='ln'>5916</a></td><td><span class="pp">#define</span> <a id="5916c9" class="tk">FMC_BWTR4_ADDHLD_0</a>             ((<a id="5916c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5917" id="5917">
<td><a id="l5917" class='ln'>5917</a></td><td><span class="pp">#define</span> <a id="5917c9" class="tk">FMC_BWTR4_ADDHLD_1</a>             ((<a id="5917c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5918" id="5918">
<td><a id="l5918" class='ln'>5918</a></td><td><span class="pp">#define</span> <a id="5918c9" class="tk">FMC_BWTR4_ADDHLD_2</a>             ((<a id="5918c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5919" id="5919">
<td><a id="l5919" class='ln'>5919</a></td><td><span class="pp">#define</span> <a id="5919c9" class="tk">FMC_BWTR4_ADDHLD_3</a>             ((<a id="5919c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5920" id="5920">
<td><a id="l5920" class='ln'>5920</a></td><td><span class="pp">#define</span> <a id="5920c9" class="tk">FMC_BWTR4_DATAST</a>               ((<a id="5920c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;DATAST [3:0] bits (Data-phase duration) */</span></td></tr>
<tr name="5921" id="5921">
<td><a id="l5921" class='ln'>5921</a></td><td><span class="pp">#define</span> <a id="5921c9" class="tk">FMC_BWTR4_DATAST_0</a>             ((<a id="5921c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5922" id="5922">
<td><a id="l5922" class='ln'>5922</a></td><td><span class="pp">#define</span> <a id="5922c9" class="tk">FMC_BWTR4_DATAST_1</a>             ((<a id="5922c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5923" id="5923">
<td><a id="l5923" class='ln'>5923</a></td><td><span class="pp">#define</span> <a id="5923c9" class="tk">FMC_BWTR4_DATAST_2</a>             ((<a id="5923c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5924" id="5924">
<td><a id="l5924" class='ln'>5924</a></td><td><span class="pp">#define</span> <a id="5924c9" class="tk">FMC_BWTR4_DATAST_3</a>             ((<a id="5924c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5925" id="5925">
<td><a id="l5925" class='ln'>5925</a></td><td><span class="pp">#define</span> <a id="5925c9" class="tk">FMC_BWTR4_DATAST_4</a>             ((<a id="5925c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="5926" id="5926">
<td><a id="l5926" class='ln'>5926</a></td><td><span class="pp">#define</span> <a id="5926c9" class="tk">FMC_BWTR4_DATAST_5</a>             ((<a id="5926c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="5927" id="5927">
<td><a id="l5927" class='ln'>5927</a></td><td><span class="pp">#define</span> <a id="5927c9" class="tk">FMC_BWTR4_DATAST_6</a>             ((<a id="5927c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="5928" id="5928">
<td><a id="l5928" class='ln'>5928</a></td><td><span class="pp">#define</span> <a id="5928c9" class="tk">FMC_BWTR4_DATAST_7</a>             ((<a id="5928c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="5929" id="5929">
<td><a id="l5929" class='ln'>5929</a></td><td><span class="pp">#define</span> <a id="5929c9" class="tk">FMC_BWTR4_BUSTURN</a>              ((<a id="5929c42" class="tk">uint32_t</a>)0x000F0000)    <span class="ct">/*!&lt;BUSTURN[3:0] bits (Bus turnaround duration) */</span></td></tr>
<tr name="5930" id="5930">
<td><a id="l5930" class='ln'>5930</a></td><td><span class="pp">#define</span> <a id="5930c9" class="tk">FMC_BWTR4_BUSTURN_0</a>            ((<a id="5930c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5931" id="5931">
<td><a id="l5931" class='ln'>5931</a></td><td><span class="pp">#define</span> <a id="5931c9" class="tk">FMC_BWTR4_BUSTURN_1</a>            ((<a id="5931c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5932" id="5932">
<td><a id="l5932" class='ln'>5932</a></td><td><span class="pp">#define</span> <a id="5932c9" class="tk">FMC_BWTR4_BUSTURN_2</a>            ((<a id="5932c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5933" id="5933">
<td><a id="l5933" class='ln'>5933</a></td><td><span class="pp">#define</span> <a id="5933c9" class="tk">FMC_BWTR4_BUSTURN_3</a>            ((<a id="5933c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5934" id="5934">
<td><a id="l5934" class='ln'>5934</a></td><td><span class="pp">#define</span> <a id="5934c9" class="tk">FMC_BWTR4_ACCMOD</a>               ((<a id="5934c42" class="tk">uint32_t</a>)0x30000000)    <span class="ct">/*!&lt;ACCMOD[1:0] bits (Access mode) */</span></td></tr>
<tr name="5935" id="5935">
<td><a id="l5935" class='ln'>5935</a></td><td><span class="pp">#define</span> <a id="5935c9" class="tk">FMC_BWTR4_ACCMOD_0</a>             ((<a id="5935c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5936" id="5936">
<td><a id="l5936" class='ln'>5936</a></td><td><span class="pp">#define</span> <a id="5936c9" class="tk">FMC_BWTR4_ACCMOD_1</a>             ((<a id="5936c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5937" id="5937">
<td><a id="l5937" class='ln'>5937</a></td><td></td></tr>
<tr name="5938" id="5938">
<td><a id="l5938" class='ln'>5938</a></td><td>  <span class="ct">/******************  Bit definition for FMC_PCR2 register  *******************/</span></td></tr>
<tr name="5939" id="5939">
<td><a id="l5939" class='ln'>5939</a></td><td><span class="pp">#define</span> <a id="5939c9" class="tk">FMC_PCR2_PWAITEN</a>               ((<a id="5939c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Wait feature enable bit                   */</span></td></tr>
<tr name="5940" id="5940">
<td><a id="l5940" class='ln'>5940</a></td><td><span class="pp">#define</span> <a id="5940c9" class="tk">FMC_PCR2_PBKEN</a>                 ((<a id="5940c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;PC Card/NAND Flash memory bank enable bit */</span></td></tr>
<tr name="5941" id="5941">
<td><a id="l5941" class='ln'>5941</a></td><td><span class="pp">#define</span> <a id="5941c9" class="tk">FMC_PCR2_PTYP</a>                  ((<a id="5941c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Memory type                               */</span></td></tr>
<tr name="5942" id="5942">
<td><a id="l5942" class='ln'>5942</a></td><td><span class="pp">#define</span> <a id="5942c9" class="tk">FMC_PCR2_PWID</a>                  ((<a id="5942c42" class="tk">uint32_t</a>)0x00000030)    <span class="ct">/*!&lt;PWID[1:0] bits (NAND Flash databus width) */</span></td></tr>
<tr name="5943" id="5943">
<td><a id="l5943" class='ln'>5943</a></td><td><span class="pp">#define</span> <a id="5943c9" class="tk">FMC_PCR2_PWID_0</a>                ((<a id="5943c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5944" id="5944">
<td><a id="l5944" class='ln'>5944</a></td><td><span class="pp">#define</span> <a id="5944c9" class="tk">FMC_PCR2_PWID_1</a>                ((<a id="5944c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5945" id="5945">
<td><a id="l5945" class='ln'>5945</a></td><td><span class="pp">#define</span> <a id="5945c9" class="tk">FMC_PCR2_ECCEN</a>                 ((<a id="5945c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;ECC computation logic enable bit          */</span></td></tr>
<tr name="5946" id="5946">
<td><a id="l5946" class='ln'>5946</a></td><td><span class="pp">#define</span> <a id="5946c9" class="tk">FMC_PCR2_TCLR</a>                  ((<a id="5946c42" class="tk">uint32_t</a>)0x00001E00)    <span class="ct">/*!&lt;TCLR[3:0] bits (CLE to RE delay)          */</span></td></tr>
<tr name="5947" id="5947">
<td><a id="l5947" class='ln'>5947</a></td><td><span class="pp">#define</span> <a id="5947c9" class="tk">FMC_PCR2_TCLR_0</a>                ((<a id="5947c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5948" id="5948">
<td><a id="l5948" class='ln'>5948</a></td><td><span class="pp">#define</span> <a id="5948c9" class="tk">FMC_PCR2_TCLR_1</a>                ((<a id="5948c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5949" id="5949">
<td><a id="l5949" class='ln'>5949</a></td><td><span class="pp">#define</span> <a id="5949c9" class="tk">FMC_PCR2_TCLR_2</a>                ((<a id="5949c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5950" id="5950">
<td><a id="l5950" class='ln'>5950</a></td><td><span class="pp">#define</span> <a id="5950c9" class="tk">FMC_PCR2_TCLR_3</a>                ((<a id="5950c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5951" id="5951">
<td><a id="l5951" class='ln'>5951</a></td><td><span class="pp">#define</span> <a id="5951c9" class="tk">FMC_PCR2_TAR</a>                   ((<a id="5951c42" class="tk">uint32_t</a>)0x0001E000)    <span class="ct">/*!&lt;TAR[3:0] bits (ALE to RE delay)           */</span></td></tr>
<tr name="5952" id="5952">
<td><a id="l5952" class='ln'>5952</a></td><td><span class="pp">#define</span> <a id="5952c9" class="tk">FMC_PCR2_TAR_0</a>                 ((<a id="5952c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5953" id="5953">
<td><a id="l5953" class='ln'>5953</a></td><td><span class="pp">#define</span> <a id="5953c9" class="tk">FMC_PCR2_TAR_1</a>                 ((<a id="5953c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5954" id="5954">
<td><a id="l5954" class='ln'>5954</a></td><td><span class="pp">#define</span> <a id="5954c9" class="tk">FMC_PCR2_TAR_2</a>                 ((<a id="5954c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5955" id="5955">
<td><a id="l5955" class='ln'>5955</a></td><td><span class="pp">#define</span> <a id="5955c9" class="tk">FMC_PCR2_TAR_3</a>                 ((<a id="5955c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5956" id="5956">
<td><a id="l5956" class='ln'>5956</a></td><td><span class="pp">#define</span> <a id="5956c9" class="tk">FMC_PCR2_ECCPS</a>                 ((<a id="5956c42" class="tk">uint32_t</a>)0x000E0000)    <span class="ct">/*!&lt;ECCPS[1:0] bits (ECC page size)           */</span></td></tr>
<tr name="5957" id="5957">
<td><a id="l5957" class='ln'>5957</a></td><td><span class="pp">#define</span> <a id="5957c9" class="tk">FMC_PCR2_ECCPS_0</a>               ((<a id="5957c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5958" id="5958">
<td><a id="l5958" class='ln'>5958</a></td><td><span class="pp">#define</span> <a id="5958c9" class="tk">FMC_PCR2_ECCPS_1</a>               ((<a id="5958c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5959" id="5959">
<td><a id="l5959" class='ln'>5959</a></td><td><span class="pp">#define</span> <a id="5959c9" class="tk">FMC_PCR2_ECCPS_2</a>               ((<a id="5959c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5960" id="5960">
<td><a id="l5960" class='ln'>5960</a></td><td></td></tr>
<tr name="5961" id="5961">
<td><a id="l5961" class='ln'>5961</a></td><td>  <span class="ct">/******************  Bit definition for FMC_PCR3 register  *******************/</span></td></tr>
<tr name="5962" id="5962">
<td><a id="l5962" class='ln'>5962</a></td><td><span class="pp">#define</span> <a id="5962c9" class="tk">FMC_PCR3_PWAITEN</a>               ((<a id="5962c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Wait feature enable bit                   */</span></td></tr>
<tr name="5963" id="5963">
<td><a id="l5963" class='ln'>5963</a></td><td><span class="pp">#define</span> <a id="5963c9" class="tk">FMC_PCR3_PBKEN</a>                 ((<a id="5963c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;PC Card/NAND Flash memory bank enable bit */</span></td></tr>
<tr name="5964" id="5964">
<td><a id="l5964" class='ln'>5964</a></td><td><span class="pp">#define</span> <a id="5964c9" class="tk">FMC_PCR3_PTYP</a>                  ((<a id="5964c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Memory type                               */</span></td></tr>
<tr name="5965" id="5965">
<td><a id="l5965" class='ln'>5965</a></td><td><span class="pp">#define</span> <a id="5965c9" class="tk">FMC_PCR3_PWID</a>                  ((<a id="5965c42" class="tk">uint32_t</a>)0x00000030)    <span class="ct">/*!&lt;PWID[1:0] bits (NAND Flash databus width) */</span></td></tr>
<tr name="5966" id="5966">
<td><a id="l5966" class='ln'>5966</a></td><td><span class="pp">#define</span> <a id="5966c9" class="tk">FMC_PCR3_PWID_0</a>                ((<a id="5966c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5967" id="5967">
<td><a id="l5967" class='ln'>5967</a></td><td><span class="pp">#define</span> <a id="5967c9" class="tk">FMC_PCR3_PWID_1</a>                ((<a id="5967c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5968" id="5968">
<td><a id="l5968" class='ln'>5968</a></td><td><span class="pp">#define</span> <a id="5968c9" class="tk">FMC_PCR3_ECCEN</a>                 ((<a id="5968c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;ECC computation logic enable bit          */</span></td></tr>
<tr name="5969" id="5969">
<td><a id="l5969" class='ln'>5969</a></td><td><span class="pp">#define</span> <a id="5969c9" class="tk">FMC_PCR3_TCLR</a>                  ((<a id="5969c42" class="tk">uint32_t</a>)0x00001E00)    <span class="ct">/*!&lt;TCLR[3:0] bits (CLE to RE delay)          */</span></td></tr>
<tr name="5970" id="5970">
<td><a id="l5970" class='ln'>5970</a></td><td><span class="pp">#define</span> <a id="5970c9" class="tk">FMC_PCR3_TCLR_0</a>                ((<a id="5970c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5971" id="5971">
<td><a id="l5971" class='ln'>5971</a></td><td><span class="pp">#define</span> <a id="5971c9" class="tk">FMC_PCR3_TCLR_1</a>                ((<a id="5971c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5972" id="5972">
<td><a id="l5972" class='ln'>5972</a></td><td><span class="pp">#define</span> <a id="5972c9" class="tk">FMC_PCR3_TCLR_2</a>                ((<a id="5972c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5973" id="5973">
<td><a id="l5973" class='ln'>5973</a></td><td><span class="pp">#define</span> <a id="5973c9" class="tk">FMC_PCR3_TCLR_3</a>                ((<a id="5973c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5974" id="5974">
<td><a id="l5974" class='ln'>5974</a></td><td><span class="pp">#define</span> <a id="5974c9" class="tk">FMC_PCR3_TAR</a>                   ((<a id="5974c42" class="tk">uint32_t</a>)0x0001E000)    <span class="ct">/*!&lt;TAR[3:0] bits (ALE to RE delay)           */</span></td></tr>
<tr name="5975" id="5975">
<td><a id="l5975" class='ln'>5975</a></td><td><span class="pp">#define</span> <a id="5975c9" class="tk">FMC_PCR3_TAR_0</a>                 ((<a id="5975c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5976" id="5976">
<td><a id="l5976" class='ln'>5976</a></td><td><span class="pp">#define</span> <a id="5976c9" class="tk">FMC_PCR3_TAR_1</a>                 ((<a id="5976c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5977" id="5977">
<td><a id="l5977" class='ln'>5977</a></td><td><span class="pp">#define</span> <a id="5977c9" class="tk">FMC_PCR3_TAR_2</a>                 ((<a id="5977c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5978" id="5978">
<td><a id="l5978" class='ln'>5978</a></td><td><span class="pp">#define</span> <a id="5978c9" class="tk">FMC_PCR3_TAR_3</a>                 ((<a id="5978c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5979" id="5979">
<td><a id="l5979" class='ln'>5979</a></td><td><span class="pp">#define</span> <a id="5979c9" class="tk">FMC_PCR3_ECCPS</a>                 ((<a id="5979c42" class="tk">uint32_t</a>)0x000E0000)    <span class="ct">/*!&lt;ECCPS[2:0] bits (ECC page size)           */</span></td></tr>
<tr name="5980" id="5980">
<td><a id="l5980" class='ln'>5980</a></td><td><span class="pp">#define</span> <a id="5980c9" class="tk">FMC_PCR3_ECCPS_0</a>               ((<a id="5980c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5981" id="5981">
<td><a id="l5981" class='ln'>5981</a></td><td><span class="pp">#define</span> <a id="5981c9" class="tk">FMC_PCR3_ECCPS_1</a>               ((<a id="5981c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5982" id="5982">
<td><a id="l5982" class='ln'>5982</a></td><td><span class="pp">#define</span> <a id="5982c9" class="tk">FMC_PCR3_ECCPS_2</a>               ((<a id="5982c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5983" id="5983">
<td><a id="l5983" class='ln'>5983</a></td><td></td></tr>
<tr name="5984" id="5984">
<td><a id="l5984" class='ln'>5984</a></td><td>  <span class="ct">/******************  Bit definition for FMC_PCR4 register  *******************/</span></td></tr>
<tr name="5985" id="5985">
<td><a id="l5985" class='ln'>5985</a></td><td><span class="pp">#define</span> <a id="5985c9" class="tk">FMC_PCR4_PWAITEN</a>               ((<a id="5985c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Wait feature enable bit                   */</span></td></tr>
<tr name="5986" id="5986">
<td><a id="l5986" class='ln'>5986</a></td><td><span class="pp">#define</span> <a id="5986c9" class="tk">FMC_PCR4_PBKEN</a>                 ((<a id="5986c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;PC Card/NAND Flash memory bank enable bit */</span></td></tr>
<tr name="5987" id="5987">
<td><a id="l5987" class='ln'>5987</a></td><td><span class="pp">#define</span> <a id="5987c9" class="tk">FMC_PCR4_PTYP</a>                  ((<a id="5987c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Memory type                               */</span></td></tr>
<tr name="5988" id="5988">
<td><a id="l5988" class='ln'>5988</a></td><td><span class="pp">#define</span> <a id="5988c9" class="tk">FMC_PCR4_PWID</a>                  ((<a id="5988c42" class="tk">uint32_t</a>)0x00000030)    <span class="ct">/*!&lt;PWID[1:0] bits (NAND Flash databus width) */</span></td></tr>
<tr name="5989" id="5989">
<td><a id="l5989" class='ln'>5989</a></td><td><span class="pp">#define</span> <a id="5989c9" class="tk">FMC_PCR4_PWID_0</a>                ((<a id="5989c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5990" id="5990">
<td><a id="l5990" class='ln'>5990</a></td><td><span class="pp">#define</span> <a id="5990c9" class="tk">FMC_PCR4_PWID_1</a>                ((<a id="5990c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5991" id="5991">
<td><a id="l5991" class='ln'>5991</a></td><td><span class="pp">#define</span> <a id="5991c9" class="tk">FMC_PCR4_ECCEN</a>                 ((<a id="5991c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;ECC computation logic enable bit          */</span></td></tr>
<tr name="5992" id="5992">
<td><a id="l5992" class='ln'>5992</a></td><td><span class="pp">#define</span> <a id="5992c9" class="tk">FMC_PCR4_TCLR</a>                  ((<a id="5992c42" class="tk">uint32_t</a>)0x00001E00)    <span class="ct">/*!&lt;TCLR[3:0] bits (CLE to RE delay)          */</span></td></tr>
<tr name="5993" id="5993">
<td><a id="l5993" class='ln'>5993</a></td><td><span class="pp">#define</span> <a id="5993c9" class="tk">FMC_PCR4_TCLR_0</a>                ((<a id="5993c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5994" id="5994">
<td><a id="l5994" class='ln'>5994</a></td><td><span class="pp">#define</span> <a id="5994c9" class="tk">FMC_PCR4_TCLR_1</a>                ((<a id="5994c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="5995" id="5995">
<td><a id="l5995" class='ln'>5995</a></td><td><span class="pp">#define</span> <a id="5995c9" class="tk">FMC_PCR4_TCLR_2</a>                ((<a id="5995c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="5996" id="5996">
<td><a id="l5996" class='ln'>5996</a></td><td><span class="pp">#define</span> <a id="5996c9" class="tk">FMC_PCR4_TCLR_3</a>                ((<a id="5996c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="5997" id="5997">
<td><a id="l5997" class='ln'>5997</a></td><td><span class="pp">#define</span> <a id="5997c9" class="tk">FMC_PCR4_TAR</a>                   ((<a id="5997c42" class="tk">uint32_t</a>)0x0001E000)    <span class="ct">/*!&lt;TAR[3:0] bits (ALE to RE delay)           */</span></td></tr>
<tr name="5998" id="5998">
<td><a id="l5998" class='ln'>5998</a></td><td><span class="pp">#define</span> <a id="5998c9" class="tk">FMC_PCR4_TAR_0</a>                 ((<a id="5998c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="5999" id="5999">
<td><a id="l5999" class='ln'>5999</a></td><td><span class="pp">#define</span> <a id="5999c9" class="tk">FMC_PCR4_TAR_1</a>                 ((<a id="5999c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6000" id="6000">
<td><a id="l6000" class='ln'>6000</a></td><td><span class="pp">#define</span> <a id="6000c9" class="tk">FMC_PCR4_TAR_2</a>                 ((<a id="6000c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6001" id="6001">
<td><a id="l6001" class='ln'>6001</a></td><td><span class="pp">#define</span> <a id="6001c9" class="tk">FMC_PCR4_TAR_3</a>                 ((<a id="6001c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6002" id="6002">
<td><a id="l6002" class='ln'>6002</a></td><td><span class="pp">#define</span> <a id="6002c9" class="tk">FMC_PCR4_ECCPS</a>                 ((<a id="6002c42" class="tk">uint32_t</a>)0x000E0000)    <span class="ct">/*!&lt;ECCPS[2:0] bits (ECC page size)           */</span></td></tr>
<tr name="6003" id="6003">
<td><a id="l6003" class='ln'>6003</a></td><td><span class="pp">#define</span> <a id="6003c9" class="tk">FMC_PCR4_ECCPS_0</a>               ((<a id="6003c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6004" id="6004">
<td><a id="l6004" class='ln'>6004</a></td><td><span class="pp">#define</span> <a id="6004c9" class="tk">FMC_PCR4_ECCPS_1</a>               ((<a id="6004c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6005" id="6005">
<td><a id="l6005" class='ln'>6005</a></td><td><span class="pp">#define</span> <a id="6005c9" class="tk">FMC_PCR4_ECCPS_2</a>               ((<a id="6005c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6006" id="6006">
<td><a id="l6006" class='ln'>6006</a></td><td></td></tr>
<tr name="6007" id="6007">
<td><a id="l6007" class='ln'>6007</a></td><td>  <span class="ct">/*******************  Bit definition for FMC_SR2 register  *******************/</span></td></tr>
<tr name="6008" id="6008">
<td><a id="l6008" class='ln'>6008</a></td><td><span class="pp">#define</span> <a id="6008c9" class="tk">FMC_SR2_IRS</a>                    ((<a id="6008c42" class="tk">uint8_t</a>)0x01)           <span class="ct">/*!&lt;Interrupt Rising Edge status                */</span></td></tr>
<tr name="6009" id="6009">
<td><a id="l6009" class='ln'>6009</a></td><td><span class="pp">#define</span> <a id="6009c9" class="tk">FMC_SR2_ILS</a>                    ((<a id="6009c42" class="tk">uint8_t</a>)0x02)           <span class="ct">/*!&lt;Interrupt Level status                      */</span></td></tr>
<tr name="6010" id="6010">
<td><a id="l6010" class='ln'>6010</a></td><td><span class="pp">#define</span> <a id="6010c9" class="tk">FMC_SR2_IFS</a>                    ((<a id="6010c42" class="tk">uint8_t</a>)0x04)           <span class="ct">/*!&lt;Interrupt Falling Edge status               */</span></td></tr>
<tr name="6011" id="6011">
<td><a id="l6011" class='ln'>6011</a></td><td><span class="pp">#define</span> <a id="6011c9" class="tk">FMC_SR2_IREN</a>                   ((<a id="6011c42" class="tk">uint8_t</a>)0x08)           <span class="ct">/*!&lt;Interrupt Rising Edge detection Enable bit  */</span></td></tr>
<tr name="6012" id="6012">
<td><a id="l6012" class='ln'>6012</a></td><td><span class="pp">#define</span> <a id="6012c9" class="tk">FMC_SR2_ILEN</a>                   ((<a id="6012c42" class="tk">uint8_t</a>)0x10)           <span class="ct">/*!&lt;Interrupt Level detection Enable bit        */</span></td></tr>
<tr name="6013" id="6013">
<td><a id="l6013" class='ln'>6013</a></td><td><span class="pp">#define</span> <a id="6013c9" class="tk">FMC_SR2_IFEN</a>                   ((<a id="6013c42" class="tk">uint8_t</a>)0x20)           <span class="ct">/*!&lt;Interrupt Falling Edge detection Enable bit */</span></td></tr>
<tr name="6014" id="6014">
<td><a id="l6014" class='ln'>6014</a></td><td><span class="pp">#define</span> <a id="6014c9" class="tk">FMC_SR2_FEMPT</a>                  ((<a id="6014c42" class="tk">uint8_t</a>)0x40)           <span class="ct">/*!&lt;FIFO empty                                  */</span></td></tr>
<tr name="6015" id="6015">
<td><a id="l6015" class='ln'>6015</a></td><td></td></tr>
<tr name="6016" id="6016">
<td><a id="l6016" class='ln'>6016</a></td><td>  <span class="ct">/*******************  Bit definition for FMC_SR3 register  *******************/</span></td></tr>
<tr name="6017" id="6017">
<td><a id="l6017" class='ln'>6017</a></td><td><span class="pp">#define</span> <a id="6017c9" class="tk">FMC_SR3_IRS</a>                    ((<a id="6017c42" class="tk">uint8_t</a>)0x01)           <span class="ct">/*!&lt;Interrupt Rising Edge status                */</span></td></tr>
<tr name="6018" id="6018">
<td><a id="l6018" class='ln'>6018</a></td><td><span class="pp">#define</span> <a id="6018c9" class="tk">FMC_SR3_ILS</a>                    ((<a id="6018c42" class="tk">uint8_t</a>)0x02)           <span class="ct">/*!&lt;Interrupt Level status                      */</span></td></tr>
<tr name="6019" id="6019">
<td><a id="l6019" class='ln'>6019</a></td><td><span class="pp">#define</span> <a id="6019c9" class="tk">FMC_SR3_IFS</a>                    ((<a id="6019c42" class="tk">uint8_t</a>)0x04)           <span class="ct">/*!&lt;Interrupt Falling Edge status               */</span></td></tr>
<tr name="6020" id="6020">
<td><a id="l6020" class='ln'>6020</a></td><td><span class="pp">#define</span> <a id="6020c9" class="tk">FMC_SR3_IREN</a>                   ((<a id="6020c42" class="tk">uint8_t</a>)0x08)           <span class="ct">/*!&lt;Interrupt Rising Edge detection Enable bit  */</span></td></tr>
<tr name="6021" id="6021">
<td><a id="l6021" class='ln'>6021</a></td><td><span class="pp">#define</span> <a id="6021c9" class="tk">FMC_SR3_ILEN</a>                   ((<a id="6021c42" class="tk">uint8_t</a>)0x10)           <span class="ct">/*!&lt;Interrupt Level detection Enable bit        */</span></td></tr>
<tr name="6022" id="6022">
<td><a id="l6022" class='ln'>6022</a></td><td><span class="pp">#define</span> <a id="6022c9" class="tk">FMC_SR3_IFEN</a>                   ((<a id="6022c42" class="tk">uint8_t</a>)0x20)           <span class="ct">/*!&lt;Interrupt Falling Edge detection Enable bit */</span></td></tr>
<tr name="6023" id="6023">
<td><a id="l6023" class='ln'>6023</a></td><td><span class="pp">#define</span> <a id="6023c9" class="tk">FMC_SR3_FEMPT</a>                  ((<a id="6023c42" class="tk">uint8_t</a>)0x40)           <span class="ct">/*!&lt;FIFO empty                                  */</span></td></tr>
<tr name="6024" id="6024">
<td><a id="l6024" class='ln'>6024</a></td><td></td></tr>
<tr name="6025" id="6025">
<td><a id="l6025" class='ln'>6025</a></td><td>  <span class="ct">/*******************  Bit definition for FMC_SR4 register  *******************/</span></td></tr>
<tr name="6026" id="6026">
<td><a id="l6026" class='ln'>6026</a></td><td><span class="pp">#define</span> <a id="6026c9" class="tk">FMC_SR4_IRS</a>                    ((<a id="6026c42" class="tk">uint8_t</a>)0x01)           <span class="ct">/*!&lt;Interrupt Rising Edge status                */</span></td></tr>
<tr name="6027" id="6027">
<td><a id="l6027" class='ln'>6027</a></td><td><span class="pp">#define</span> <a id="6027c9" class="tk">FMC_SR4_ILS</a>                    ((<a id="6027c42" class="tk">uint8_t</a>)0x02)           <span class="ct">/*!&lt;Interrupt Level status                      */</span></td></tr>
<tr name="6028" id="6028">
<td><a id="l6028" class='ln'>6028</a></td><td><span class="pp">#define</span> <a id="6028c9" class="tk">FMC_SR4_IFS</a>                    ((<a id="6028c42" class="tk">uint8_t</a>)0x04)           <span class="ct">/*!&lt;Interrupt Falling Edge status               */</span></td></tr>
<tr name="6029" id="6029">
<td><a id="l6029" class='ln'>6029</a></td><td><span class="pp">#define</span> <a id="6029c9" class="tk">FMC_SR4_IREN</a>                   ((<a id="6029c42" class="tk">uint8_t</a>)0x08)           <span class="ct">/*!&lt;Interrupt Rising Edge detection Enable bit  */</span></td></tr>
<tr name="6030" id="6030">
<td><a id="l6030" class='ln'>6030</a></td><td><span class="pp">#define</span> <a id="6030c9" class="tk">FMC_SR4_ILEN</a>                   ((<a id="6030c42" class="tk">uint8_t</a>)0x10)           <span class="ct">/*!&lt;Interrupt Level detection Enable bit        */</span></td></tr>
<tr name="6031" id="6031">
<td><a id="l6031" class='ln'>6031</a></td><td><span class="pp">#define</span> <a id="6031c9" class="tk">FMC_SR4_IFEN</a>                   ((<a id="6031c42" class="tk">uint8_t</a>)0x20)           <span class="ct">/*!&lt;Interrupt Falling Edge detection Enable bit */</span></td></tr>
<tr name="6032" id="6032">
<td><a id="l6032" class='ln'>6032</a></td><td><span class="pp">#define</span> <a id="6032c9" class="tk">FMC_SR4_FEMPT</a>                  ((<a id="6032c42" class="tk">uint8_t</a>)0x40)           <span class="ct">/*!&lt;FIFO empty                                  */</span></td></tr>
<tr name="6033" id="6033">
<td><a id="l6033" class='ln'>6033</a></td><td></td></tr>
<tr name="6034" id="6034">
<td><a id="l6034" class='ln'>6034</a></td><td>  <span class="ct">/******************  Bit definition for FMC_PMEM2 register  ******************/</span></td></tr>
<tr name="6035" id="6035">
<td><a id="l6035" class='ln'>6035</a></td><td><span class="pp">#define</span> <a id="6035c9" class="tk">FMC_PMEM2_MEMSET2</a>              ((<a id="6035c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt;MEMSET2[7:0] bits (Common memory 2 setup time) */</span></td></tr>
<tr name="6036" id="6036">
<td><a id="l6036" class='ln'>6036</a></td><td><span class="pp">#define</span> <a id="6036c9" class="tk">FMC_PMEM2_MEMSET2_0</a>            ((<a id="6036c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6037" id="6037">
<td><a id="l6037" class='ln'>6037</a></td><td><span class="pp">#define</span> <a id="6037c9" class="tk">FMC_PMEM2_MEMSET2_1</a>            ((<a id="6037c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6038" id="6038">
<td><a id="l6038" class='ln'>6038</a></td><td><span class="pp">#define</span> <a id="6038c9" class="tk">FMC_PMEM2_MEMSET2_2</a>            ((<a id="6038c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6039" id="6039">
<td><a id="l6039" class='ln'>6039</a></td><td><span class="pp">#define</span> <a id="6039c9" class="tk">FMC_PMEM2_MEMSET2_3</a>            ((<a id="6039c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6040" id="6040">
<td><a id="l6040" class='ln'>6040</a></td><td><span class="pp">#define</span> <a id="6040c9" class="tk">FMC_PMEM2_MEMSET2_4</a>            ((<a id="6040c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6041" id="6041">
<td><a id="l6041" class='ln'>6041</a></td><td><span class="pp">#define</span> <a id="6041c9" class="tk">FMC_PMEM2_MEMSET2_5</a>            ((<a id="6041c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6042" id="6042">
<td><a id="l6042" class='ln'>6042</a></td><td><span class="pp">#define</span> <a id="6042c9" class="tk">FMC_PMEM2_MEMSET2_6</a>            ((<a id="6042c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6043" id="6043">
<td><a id="l6043" class='ln'>6043</a></td><td><span class="pp">#define</span> <a id="6043c9" class="tk">FMC_PMEM2_MEMSET2_7</a>            ((<a id="6043c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6044" id="6044">
<td><a id="l6044" class='ln'>6044</a></td><td><span class="pp">#define</span> <a id="6044c9" class="tk">FMC_PMEM2_MEMWAIT2</a>             ((<a id="6044c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;MEMWAIT2[7:0] bits (Common memory 2 wait time) */</span></td></tr>
<tr name="6045" id="6045">
<td><a id="l6045" class='ln'>6045</a></td><td><span class="pp">#define</span> <a id="6045c9" class="tk">FMC_PMEM2_MEMWAIT2_0</a>           ((<a id="6045c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6046" id="6046">
<td><a id="l6046" class='ln'>6046</a></td><td><span class="pp">#define</span> <a id="6046c9" class="tk">FMC_PMEM2_MEMWAIT2_1</a>           ((<a id="6046c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6047" id="6047">
<td><a id="l6047" class='ln'>6047</a></td><td><span class="pp">#define</span> <a id="6047c9" class="tk">FMC_PMEM2_MEMWAIT2_2</a>           ((<a id="6047c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6048" id="6048">
<td><a id="l6048" class='ln'>6048</a></td><td><span class="pp">#define</span> <a id="6048c9" class="tk">FMC_PMEM2_MEMWAIT2_3</a>           ((<a id="6048c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6049" id="6049">
<td><a id="l6049" class='ln'>6049</a></td><td><span class="pp">#define</span> <a id="6049c9" class="tk">FMC_PMEM2_MEMWAIT2_4</a>           ((<a id="6049c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6050" id="6050">
<td><a id="l6050" class='ln'>6050</a></td><td><span class="pp">#define</span> <a id="6050c9" class="tk">FMC_PMEM2_MEMWAIT2_5</a>           ((<a id="6050c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6051" id="6051">
<td><a id="l6051" class='ln'>6051</a></td><td><span class="pp">#define</span> <a id="6051c9" class="tk">FMC_PMEM2_MEMWAIT2_6</a>           ((<a id="6051c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6052" id="6052">
<td><a id="l6052" class='ln'>6052</a></td><td><span class="pp">#define</span> <a id="6052c9" class="tk">FMC_PMEM2_MEMWAIT2_7</a>           ((<a id="6052c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6053" id="6053">
<td><a id="l6053" class='ln'>6053</a></td><td><span class="pp">#define</span> <a id="6053c9" class="tk">FMC_PMEM2_MEMHOLD2</a>             ((<a id="6053c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;MEMHOLD2[7:0] bits (Common memory 2 hold time) */</span></td></tr>
<tr name="6054" id="6054">
<td><a id="l6054" class='ln'>6054</a></td><td><span class="pp">#define</span> <a id="6054c9" class="tk">FMC_PMEM2_MEMHOLD2_0</a>           ((<a id="6054c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6055" id="6055">
<td><a id="l6055" class='ln'>6055</a></td><td><span class="pp">#define</span> <a id="6055c9" class="tk">FMC_PMEM2_MEMHOLD2_1</a>           ((<a id="6055c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6056" id="6056">
<td><a id="l6056" class='ln'>6056</a></td><td><span class="pp">#define</span> <a id="6056c9" class="tk">FMC_PMEM2_MEMHOLD2_2</a>           ((<a id="6056c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6057" id="6057">
<td><a id="l6057" class='ln'>6057</a></td><td><span class="pp">#define</span> <a id="6057c9" class="tk">FMC_PMEM2_MEMHOLD2_3</a>           ((<a id="6057c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6058" id="6058">
<td><a id="l6058" class='ln'>6058</a></td><td><span class="pp">#define</span> <a id="6058c9" class="tk">FMC_PMEM2_MEMHOLD2_4</a>           ((<a id="6058c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6059" id="6059">
<td><a id="l6059" class='ln'>6059</a></td><td><span class="pp">#define</span> <a id="6059c9" class="tk">FMC_PMEM2_MEMHOLD2_5</a>           ((<a id="6059c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6060" id="6060">
<td><a id="l6060" class='ln'>6060</a></td><td><span class="pp">#define</span> <a id="6060c9" class="tk">FMC_PMEM2_MEMHOLD2_6</a>           ((<a id="6060c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6061" id="6061">
<td><a id="l6061" class='ln'>6061</a></td><td><span class="pp">#define</span> <a id="6061c9" class="tk">FMC_PMEM2_MEMHOLD2_7</a>           ((<a id="6061c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6062" id="6062">
<td><a id="l6062" class='ln'>6062</a></td><td><span class="pp">#define</span> <a id="6062c9" class="tk">FMC_PMEM2_MEMHIZ2</a>              ((<a id="6062c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt;MEMHIZ2[7:0] bits (Common memory 2 databus HiZ time) */</span></td></tr>
<tr name="6063" id="6063">
<td><a id="l6063" class='ln'>6063</a></td><td><span class="pp">#define</span> <a id="6063c9" class="tk">FMC_PMEM2_MEMHIZ2_0</a>            ((<a id="6063c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6064" id="6064">
<td><a id="l6064" class='ln'>6064</a></td><td><span class="pp">#define</span> <a id="6064c9" class="tk">FMC_PMEM2_MEMHIZ2_1</a>            ((<a id="6064c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6065" id="6065">
<td><a id="l6065" class='ln'>6065</a></td><td><span class="pp">#define</span> <a id="6065c9" class="tk">FMC_PMEM2_MEMHIZ2_2</a>            ((<a id="6065c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6066" id="6066">
<td><a id="l6066" class='ln'>6066</a></td><td><span class="pp">#define</span> <a id="6066c9" class="tk">FMC_PMEM2_MEMHIZ2_3</a>            ((<a id="6066c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6067" id="6067">
<td><a id="l6067" class='ln'>6067</a></td><td><span class="pp">#define</span> <a id="6067c9" class="tk">FMC_PMEM2_MEMHIZ2_4</a>            ((<a id="6067c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6068" id="6068">
<td><a id="l6068" class='ln'>6068</a></td><td><span class="pp">#define</span> <a id="6068c9" class="tk">FMC_PMEM2_MEMHIZ2_5</a>            ((<a id="6068c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6069" id="6069">
<td><a id="l6069" class='ln'>6069</a></td><td><span class="pp">#define</span> <a id="6069c9" class="tk">FMC_PMEM2_MEMHIZ2_6</a>            ((<a id="6069c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6070" id="6070">
<td><a id="l6070" class='ln'>6070</a></td><td><span class="pp">#define</span> <a id="6070c9" class="tk">FMC_PMEM2_MEMHIZ2_7</a>            ((<a id="6070c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6071" id="6071">
<td><a id="l6071" class='ln'>6071</a></td><td></td></tr>
<tr name="6072" id="6072">
<td><a id="l6072" class='ln'>6072</a></td><td>  <span class="ct">/******************  Bit definition for FMC_PMEM3 register  ******************/</span></td></tr>
<tr name="6073" id="6073">
<td><a id="l6073" class='ln'>6073</a></td><td><span class="pp">#define</span> <a id="6073c9" class="tk">FMC_PMEM3_MEMSET3</a>              ((<a id="6073c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt;MEMSET3[7:0] bits (Common memory 3 setup time) */</span></td></tr>
<tr name="6074" id="6074">
<td><a id="l6074" class='ln'>6074</a></td><td><span class="pp">#define</span> <a id="6074c9" class="tk">FMC_PMEM3_MEMSET3_0</a>            ((<a id="6074c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6075" id="6075">
<td><a id="l6075" class='ln'>6075</a></td><td><span class="pp">#define</span> <a id="6075c9" class="tk">FMC_PMEM3_MEMSET3_1</a>            ((<a id="6075c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6076" id="6076">
<td><a id="l6076" class='ln'>6076</a></td><td><span class="pp">#define</span> <a id="6076c9" class="tk">FMC_PMEM3_MEMSET3_2</a>            ((<a id="6076c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6077" id="6077">
<td><a id="l6077" class='ln'>6077</a></td><td><span class="pp">#define</span> <a id="6077c9" class="tk">FMC_PMEM3_MEMSET3_3</a>            ((<a id="6077c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6078" id="6078">
<td><a id="l6078" class='ln'>6078</a></td><td><span class="pp">#define</span> <a id="6078c9" class="tk">FMC_PMEM3_MEMSET3_4</a>            ((<a id="6078c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6079" id="6079">
<td><a id="l6079" class='ln'>6079</a></td><td><span class="pp">#define</span> <a id="6079c9" class="tk">FMC_PMEM3_MEMSET3_5</a>            ((<a id="6079c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6080" id="6080">
<td><a id="l6080" class='ln'>6080</a></td><td><span class="pp">#define</span> <a id="6080c9" class="tk">FMC_PMEM3_MEMSET3_6</a>            ((<a id="6080c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6081" id="6081">
<td><a id="l6081" class='ln'>6081</a></td><td><span class="pp">#define</span> <a id="6081c9" class="tk">FMC_PMEM3_MEMSET3_7</a>            ((<a id="6081c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6082" id="6082">
<td><a id="l6082" class='ln'>6082</a></td><td><span class="pp">#define</span> <a id="6082c9" class="tk">FMC_PMEM3_MEMWAIT3</a>             ((<a id="6082c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;MEMWAIT3[7:0] bits (Common memory 3 wait time) */</span></td></tr>
<tr name="6083" id="6083">
<td><a id="l6083" class='ln'>6083</a></td><td><span class="pp">#define</span> <a id="6083c9" class="tk">FMC_PMEM3_MEMWAIT3_0</a>           ((<a id="6083c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6084" id="6084">
<td><a id="l6084" class='ln'>6084</a></td><td><span class="pp">#define</span> <a id="6084c9" class="tk">FMC_PMEM3_MEMWAIT3_1</a>           ((<a id="6084c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6085" id="6085">
<td><a id="l6085" class='ln'>6085</a></td><td><span class="pp">#define</span> <a id="6085c9" class="tk">FMC_PMEM3_MEMWAIT3_2</a>           ((<a id="6085c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6086" id="6086">
<td><a id="l6086" class='ln'>6086</a></td><td><span class="pp">#define</span> <a id="6086c9" class="tk">FMC_PMEM3_MEMWAIT3_3</a>           ((<a id="6086c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6087" id="6087">
<td><a id="l6087" class='ln'>6087</a></td><td><span class="pp">#define</span> <a id="6087c9" class="tk">FMC_PMEM3_MEMWAIT3_4</a>           ((<a id="6087c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6088" id="6088">
<td><a id="l6088" class='ln'>6088</a></td><td><span class="pp">#define</span> <a id="6088c9" class="tk">FMC_PMEM3_MEMWAIT3_5</a>           ((<a id="6088c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6089" id="6089">
<td><a id="l6089" class='ln'>6089</a></td><td><span class="pp">#define</span> <a id="6089c9" class="tk">FMC_PMEM3_MEMWAIT3_6</a>           ((<a id="6089c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6090" id="6090">
<td><a id="l6090" class='ln'>6090</a></td><td><span class="pp">#define</span> <a id="6090c9" class="tk">FMC_PMEM3_MEMWAIT3_7</a>           ((<a id="6090c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6091" id="6091">
<td><a id="l6091" class='ln'>6091</a></td><td><span class="pp">#define</span> <a id="6091c9" class="tk">FMC_PMEM3_MEMHOLD3</a>             ((<a id="6091c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;MEMHOLD3[7:0] bits (Common memory 3 hold time) */</span></td></tr>
<tr name="6092" id="6092">
<td><a id="l6092" class='ln'>6092</a></td><td><span class="pp">#define</span> <a id="6092c9" class="tk">FMC_PMEM3_MEMHOLD3_0</a>           ((<a id="6092c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6093" id="6093">
<td><a id="l6093" class='ln'>6093</a></td><td><span class="pp">#define</span> <a id="6093c9" class="tk">FMC_PMEM3_MEMHOLD3_1</a>           ((<a id="6093c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6094" id="6094">
<td><a id="l6094" class='ln'>6094</a></td><td><span class="pp">#define</span> <a id="6094c9" class="tk">FMC_PMEM3_MEMHOLD3_2</a>           ((<a id="6094c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6095" id="6095">
<td><a id="l6095" class='ln'>6095</a></td><td><span class="pp">#define</span> <a id="6095c9" class="tk">FMC_PMEM3_MEMHOLD3_3</a>           ((<a id="6095c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6096" id="6096">
<td><a id="l6096" class='ln'>6096</a></td><td><span class="pp">#define</span> <a id="6096c9" class="tk">FMC_PMEM3_MEMHOLD3_4</a>           ((<a id="6096c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6097" id="6097">
<td><a id="l6097" class='ln'>6097</a></td><td><span class="pp">#define</span> <a id="6097c9" class="tk">FMC_PMEM3_MEMHOLD3_5</a>           ((<a id="6097c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6098" id="6098">
<td><a id="l6098" class='ln'>6098</a></td><td><span class="pp">#define</span> <a id="6098c9" class="tk">FMC_PMEM3_MEMHOLD3_6</a>           ((<a id="6098c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6099" id="6099">
<td><a id="l6099" class='ln'>6099</a></td><td><span class="pp">#define</span> <a id="6099c9" class="tk">FMC_PMEM3_MEMHOLD3_7</a>           ((<a id="6099c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6100" id="6100">
<td><a id="l6100" class='ln'>6100</a></td><td><span class="pp">#define</span> <a id="6100c9" class="tk">FMC_PMEM3_MEMHIZ3</a>              ((<a id="6100c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt;MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time) */</span></td></tr>
<tr name="6101" id="6101">
<td><a id="l6101" class='ln'>6101</a></td><td><span class="pp">#define</span> <a id="6101c9" class="tk">FMC_PMEM3_MEMHIZ3_0</a>            ((<a id="6101c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6102" id="6102">
<td><a id="l6102" class='ln'>6102</a></td><td><span class="pp">#define</span> <a id="6102c9" class="tk">FMC_PMEM3_MEMHIZ3_1</a>            ((<a id="6102c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6103" id="6103">
<td><a id="l6103" class='ln'>6103</a></td><td><span class="pp">#define</span> <a id="6103c9" class="tk">FMC_PMEM3_MEMHIZ3_2</a>            ((<a id="6103c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6104" id="6104">
<td><a id="l6104" class='ln'>6104</a></td><td><span class="pp">#define</span> <a id="6104c9" class="tk">FMC_PMEM3_MEMHIZ3_3</a>            ((<a id="6104c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6105" id="6105">
<td><a id="l6105" class='ln'>6105</a></td><td><span class="pp">#define</span> <a id="6105c9" class="tk">FMC_PMEM3_MEMHIZ3_4</a>            ((<a id="6105c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6106" id="6106">
<td><a id="l6106" class='ln'>6106</a></td><td><span class="pp">#define</span> <a id="6106c9" class="tk">FMC_PMEM3_MEMHIZ3_5</a>            ((<a id="6106c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6107" id="6107">
<td><a id="l6107" class='ln'>6107</a></td><td><span class="pp">#define</span> <a id="6107c9" class="tk">FMC_PMEM3_MEMHIZ3_6</a>            ((<a id="6107c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6108" id="6108">
<td><a id="l6108" class='ln'>6108</a></td><td><span class="pp">#define</span> <a id="6108c9" class="tk">FMC_PMEM3_MEMHIZ3_7</a>            ((<a id="6108c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6109" id="6109">
<td><a id="l6109" class='ln'>6109</a></td><td></td></tr>
<tr name="6110" id="6110">
<td><a id="l6110" class='ln'>6110</a></td><td>  <span class="ct">/******************  Bit definition for FMC_PMEM4 register  ******************/</span></td></tr>
<tr name="6111" id="6111">
<td><a id="l6111" class='ln'>6111</a></td><td><span class="pp">#define</span> <a id="6111c9" class="tk">FMC_PMEM4_MEMSET4</a>              ((<a id="6111c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt;MEMSET4[7:0] bits (Common memory 4 setup time) */</span></td></tr>
<tr name="6112" id="6112">
<td><a id="l6112" class='ln'>6112</a></td><td><span class="pp">#define</span> <a id="6112c9" class="tk">FMC_PMEM4_MEMSET4_0</a>            ((<a id="6112c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6113" id="6113">
<td><a id="l6113" class='ln'>6113</a></td><td><span class="pp">#define</span> <a id="6113c9" class="tk">FMC_PMEM4_MEMSET4_1</a>            ((<a id="6113c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6114" id="6114">
<td><a id="l6114" class='ln'>6114</a></td><td><span class="pp">#define</span> <a id="6114c9" class="tk">FMC_PMEM4_MEMSET4_2</a>            ((<a id="6114c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6115" id="6115">
<td><a id="l6115" class='ln'>6115</a></td><td><span class="pp">#define</span> <a id="6115c9" class="tk">FMC_PMEM4_MEMSET4_3</a>            ((<a id="6115c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6116" id="6116">
<td><a id="l6116" class='ln'>6116</a></td><td><span class="pp">#define</span> <a id="6116c9" class="tk">FMC_PMEM4_MEMSET4_4</a>            ((<a id="6116c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6117" id="6117">
<td><a id="l6117" class='ln'>6117</a></td><td><span class="pp">#define</span> <a id="6117c9" class="tk">FMC_PMEM4_MEMSET4_5</a>            ((<a id="6117c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6118" id="6118">
<td><a id="l6118" class='ln'>6118</a></td><td><span class="pp">#define</span> <a id="6118c9" class="tk">FMC_PMEM4_MEMSET4_6</a>            ((<a id="6118c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6119" id="6119">
<td><a id="l6119" class='ln'>6119</a></td><td><span class="pp">#define</span> <a id="6119c9" class="tk">FMC_PMEM4_MEMSET4_7</a>            ((<a id="6119c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6120" id="6120">
<td><a id="l6120" class='ln'>6120</a></td><td><span class="pp">#define</span> <a id="6120c9" class="tk">FMC_PMEM4_MEMWAIT4</a>             ((<a id="6120c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;MEMWAIT4[7:0] bits (Common memory 4 wait time) */</span></td></tr>
<tr name="6121" id="6121">
<td><a id="l6121" class='ln'>6121</a></td><td><span class="pp">#define</span> <a id="6121c9" class="tk">FMC_PMEM4_MEMWAIT4_0</a>           ((<a id="6121c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6122" id="6122">
<td><a id="l6122" class='ln'>6122</a></td><td><span class="pp">#define</span> <a id="6122c9" class="tk">FMC_PMEM4_MEMWAIT4_1</a>           ((<a id="6122c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6123" id="6123">
<td><a id="l6123" class='ln'>6123</a></td><td><span class="pp">#define</span> <a id="6123c9" class="tk">FMC_PMEM4_MEMWAIT4_2</a>           ((<a id="6123c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6124" id="6124">
<td><a id="l6124" class='ln'>6124</a></td><td><span class="pp">#define</span> <a id="6124c9" class="tk">FMC_PMEM4_MEMWAIT4_3</a>           ((<a id="6124c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6125" id="6125">
<td><a id="l6125" class='ln'>6125</a></td><td><span class="pp">#define</span> <a id="6125c9" class="tk">FMC_PMEM4_MEMWAIT4_4</a>           ((<a id="6125c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6126" id="6126">
<td><a id="l6126" class='ln'>6126</a></td><td><span class="pp">#define</span> <a id="6126c9" class="tk">FMC_PMEM4_MEMWAIT4_5</a>           ((<a id="6126c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6127" id="6127">
<td><a id="l6127" class='ln'>6127</a></td><td><span class="pp">#define</span> <a id="6127c9" class="tk">FMC_PMEM4_MEMWAIT4_6</a>           ((<a id="6127c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6128" id="6128">
<td><a id="l6128" class='ln'>6128</a></td><td><span class="pp">#define</span> <a id="6128c9" class="tk">FMC_PMEM4_MEMWAIT4_7</a>           ((<a id="6128c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6129" id="6129">
<td><a id="l6129" class='ln'>6129</a></td><td><span class="pp">#define</span> <a id="6129c9" class="tk">FMC_PMEM4_MEMHOLD4</a>             ((<a id="6129c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;MEMHOLD4[7:0] bits (Common memory 4 hold time) */</span></td></tr>
<tr name="6130" id="6130">
<td><a id="l6130" class='ln'>6130</a></td><td><span class="pp">#define</span> <a id="6130c9" class="tk">FMC_PMEM4_MEMHOLD4_0</a>           ((<a id="6130c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6131" id="6131">
<td><a id="l6131" class='ln'>6131</a></td><td><span class="pp">#define</span> <a id="6131c9" class="tk">FMC_PMEM4_MEMHOLD4_1</a>           ((<a id="6131c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6132" id="6132">
<td><a id="l6132" class='ln'>6132</a></td><td><span class="pp">#define</span> <a id="6132c9" class="tk">FMC_PMEM4_MEMHOLD4_2</a>           ((<a id="6132c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6133" id="6133">
<td><a id="l6133" class='ln'>6133</a></td><td><span class="pp">#define</span> <a id="6133c9" class="tk">FMC_PMEM4_MEMHOLD4_3</a>           ((<a id="6133c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6134" id="6134">
<td><a id="l6134" class='ln'>6134</a></td><td><span class="pp">#define</span> <a id="6134c9" class="tk">FMC_PMEM4_MEMHOLD4_4</a>           ((<a id="6134c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6135" id="6135">
<td><a id="l6135" class='ln'>6135</a></td><td><span class="pp">#define</span> <a id="6135c9" class="tk">FMC_PMEM4_MEMHOLD4_5</a>           ((<a id="6135c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6136" id="6136">
<td><a id="l6136" class='ln'>6136</a></td><td><span class="pp">#define</span> <a id="6136c9" class="tk">FMC_PMEM4_MEMHOLD4_6</a>           ((<a id="6136c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6137" id="6137">
<td><a id="l6137" class='ln'>6137</a></td><td><span class="pp">#define</span> <a id="6137c9" class="tk">FMC_PMEM4_MEMHOLD4_7</a>           ((<a id="6137c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6138" id="6138">
<td><a id="l6138" class='ln'>6138</a></td><td><span class="pp">#define</span> <a id="6138c9" class="tk">FMC_PMEM4_MEMHIZ4</a>              ((<a id="6138c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt;MEMHIZ4[7:0] bits (Common memory 4 databus HiZ time) */</span></td></tr>
<tr name="6139" id="6139">
<td><a id="l6139" class='ln'>6139</a></td><td><span class="pp">#define</span> <a id="6139c9" class="tk">FMC_PMEM4_MEMHIZ4_0</a>            ((<a id="6139c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6140" id="6140">
<td><a id="l6140" class='ln'>6140</a></td><td><span class="pp">#define</span> <a id="6140c9" class="tk">FMC_PMEM4_MEMHIZ4_1</a>            ((<a id="6140c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6141" id="6141">
<td><a id="l6141" class='ln'>6141</a></td><td><span class="pp">#define</span> <a id="6141c9" class="tk">FMC_PMEM4_MEMHIZ4_2</a>            ((<a id="6141c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6142" id="6142">
<td><a id="l6142" class='ln'>6142</a></td><td><span class="pp">#define</span> <a id="6142c9" class="tk">FMC_PMEM4_MEMHIZ4_3</a>            ((<a id="6142c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6143" id="6143">
<td><a id="l6143" class='ln'>6143</a></td><td><span class="pp">#define</span> <a id="6143c9" class="tk">FMC_PMEM4_MEMHIZ4_4</a>            ((<a id="6143c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6144" id="6144">
<td><a id="l6144" class='ln'>6144</a></td><td><span class="pp">#define</span> <a id="6144c9" class="tk">FMC_PMEM4_MEMHIZ4_5</a>            ((<a id="6144c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6145" id="6145">
<td><a id="l6145" class='ln'>6145</a></td><td><span class="pp">#define</span> <a id="6145c9" class="tk">FMC_PMEM4_MEMHIZ4_6</a>            ((<a id="6145c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6146" id="6146">
<td><a id="l6146" class='ln'>6146</a></td><td><span class="pp">#define</span> <a id="6146c9" class="tk">FMC_PMEM4_MEMHIZ4_7</a>            ((<a id="6146c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6147" id="6147">
<td><a id="l6147" class='ln'>6147</a></td><td></td></tr>
<tr name="6148" id="6148">
<td><a id="l6148" class='ln'>6148</a></td><td>  <span class="ct">/******************  Bit definition for FMC_PATT2 register  ******************/</span></td></tr>
<tr name="6149" id="6149">
<td><a id="l6149" class='ln'>6149</a></td><td><span class="pp">#define</span> <a id="6149c9" class="tk">FMC_PATT2_ATTSET2</a>              ((<a id="6149c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt;ATTSET2[7:0] bits (Attribute memory 2 setup time) */</span></td></tr>
<tr name="6150" id="6150">
<td><a id="l6150" class='ln'>6150</a></td><td><span class="pp">#define</span> <a id="6150c9" class="tk">FMC_PATT2_ATTSET2_0</a>            ((<a id="6150c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6151" id="6151">
<td><a id="l6151" class='ln'>6151</a></td><td><span class="pp">#define</span> <a id="6151c9" class="tk">FMC_PATT2_ATTSET2_1</a>            ((<a id="6151c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6152" id="6152">
<td><a id="l6152" class='ln'>6152</a></td><td><span class="pp">#define</span> <a id="6152c9" class="tk">FMC_PATT2_ATTSET2_2</a>            ((<a id="6152c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6153" id="6153">
<td><a id="l6153" class='ln'>6153</a></td><td><span class="pp">#define</span> <a id="6153c9" class="tk">FMC_PATT2_ATTSET2_3</a>            ((<a id="6153c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6154" id="6154">
<td><a id="l6154" class='ln'>6154</a></td><td><span class="pp">#define</span> <a id="6154c9" class="tk">FMC_PATT2_ATTSET2_4</a>            ((<a id="6154c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6155" id="6155">
<td><a id="l6155" class='ln'>6155</a></td><td><span class="pp">#define</span> <a id="6155c9" class="tk">FMC_PATT2_ATTSET2_5</a>            ((<a id="6155c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6156" id="6156">
<td><a id="l6156" class='ln'>6156</a></td><td><span class="pp">#define</span> <a id="6156c9" class="tk">FMC_PATT2_ATTSET2_6</a>            ((<a id="6156c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6157" id="6157">
<td><a id="l6157" class='ln'>6157</a></td><td><span class="pp">#define</span> <a id="6157c9" class="tk">FMC_PATT2_ATTSET2_7</a>            ((<a id="6157c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6158" id="6158">
<td><a id="l6158" class='ln'>6158</a></td><td><span class="pp">#define</span> <a id="6158c9" class="tk">FMC_PATT2_ATTWAIT2</a>             ((<a id="6158c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;ATTWAIT2[7:0] bits (Attribute memory 2 wait time) */</span></td></tr>
<tr name="6159" id="6159">
<td><a id="l6159" class='ln'>6159</a></td><td><span class="pp">#define</span> <a id="6159c9" class="tk">FMC_PATT2_ATTWAIT2_0</a>           ((<a id="6159c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6160" id="6160">
<td><a id="l6160" class='ln'>6160</a></td><td><span class="pp">#define</span> <a id="6160c9" class="tk">FMC_PATT2_ATTWAIT2_1</a>           ((<a id="6160c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6161" id="6161">
<td><a id="l6161" class='ln'>6161</a></td><td><span class="pp">#define</span> <a id="6161c9" class="tk">FMC_PATT2_ATTWAIT2_2</a>           ((<a id="6161c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6162" id="6162">
<td><a id="l6162" class='ln'>6162</a></td><td><span class="pp">#define</span> <a id="6162c9" class="tk">FMC_PATT2_ATTWAIT2_3</a>           ((<a id="6162c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6163" id="6163">
<td><a id="l6163" class='ln'>6163</a></td><td><span class="pp">#define</span> <a id="6163c9" class="tk">FMC_PATT2_ATTWAIT2_4</a>           ((<a id="6163c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6164" id="6164">
<td><a id="l6164" class='ln'>6164</a></td><td><span class="pp">#define</span> <a id="6164c9" class="tk">FMC_PATT2_ATTWAIT2_5</a>           ((<a id="6164c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6165" id="6165">
<td><a id="l6165" class='ln'>6165</a></td><td><span class="pp">#define</span> <a id="6165c9" class="tk">FMC_PATT2_ATTWAIT2_6</a>           ((<a id="6165c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6166" id="6166">
<td><a id="l6166" class='ln'>6166</a></td><td><span class="pp">#define</span> <a id="6166c9" class="tk">FMC_PATT2_ATTWAIT2_7</a>           ((<a id="6166c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6167" id="6167">
<td><a id="l6167" class='ln'>6167</a></td><td><span class="pp">#define</span> <a id="6167c9" class="tk">FMC_PATT2_ATTHOLD2</a>             ((<a id="6167c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;ATTHOLD2[7:0] bits (Attribute memory 2 hold time) */</span></td></tr>
<tr name="6168" id="6168">
<td><a id="l6168" class='ln'>6168</a></td><td><span class="pp">#define</span> <a id="6168c9" class="tk">FMC_PATT2_ATTHOLD2_0</a>           ((<a id="6168c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6169" id="6169">
<td><a id="l6169" class='ln'>6169</a></td><td><span class="pp">#define</span> <a id="6169c9" class="tk">FMC_PATT2_ATTHOLD2_1</a>           ((<a id="6169c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6170" id="6170">
<td><a id="l6170" class='ln'>6170</a></td><td><span class="pp">#define</span> <a id="6170c9" class="tk">FMC_PATT2_ATTHOLD2_2</a>           ((<a id="6170c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6171" id="6171">
<td><a id="l6171" class='ln'>6171</a></td><td><span class="pp">#define</span> <a id="6171c9" class="tk">FMC_PATT2_ATTHOLD2_3</a>           ((<a id="6171c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6172" id="6172">
<td><a id="l6172" class='ln'>6172</a></td><td><span class="pp">#define</span> <a id="6172c9" class="tk">FMC_PATT2_ATTHOLD2_4</a>           ((<a id="6172c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6173" id="6173">
<td><a id="l6173" class='ln'>6173</a></td><td><span class="pp">#define</span> <a id="6173c9" class="tk">FMC_PATT2_ATTHOLD2_5</a>           ((<a id="6173c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6174" id="6174">
<td><a id="l6174" class='ln'>6174</a></td><td><span class="pp">#define</span> <a id="6174c9" class="tk">FMC_PATT2_ATTHOLD2_6</a>           ((<a id="6174c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6175" id="6175">
<td><a id="l6175" class='ln'>6175</a></td><td><span class="pp">#define</span> <a id="6175c9" class="tk">FMC_PATT2_ATTHOLD2_7</a>           ((<a id="6175c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6176" id="6176">
<td><a id="l6176" class='ln'>6176</a></td><td><span class="pp">#define</span> <a id="6176c9" class="tk">FMC_PATT2_ATTHIZ2</a>              ((<a id="6176c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt;ATTHIZ2[7:0] bits (Attribute memory 2 databus HiZ time) */</span></td></tr>
<tr name="6177" id="6177">
<td><a id="l6177" class='ln'>6177</a></td><td><span class="pp">#define</span> <a id="6177c9" class="tk">FMC_PATT2_ATTHIZ2_0</a>            ((<a id="6177c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6178" id="6178">
<td><a id="l6178" class='ln'>6178</a></td><td><span class="pp">#define</span> <a id="6178c9" class="tk">FMC_PATT2_ATTHIZ2_1</a>            ((<a id="6178c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6179" id="6179">
<td><a id="l6179" class='ln'>6179</a></td><td><span class="pp">#define</span> <a id="6179c9" class="tk">FMC_PATT2_ATTHIZ2_2</a>            ((<a id="6179c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6180" id="6180">
<td><a id="l6180" class='ln'>6180</a></td><td><span class="pp">#define</span> <a id="6180c9" class="tk">FMC_PATT2_ATTHIZ2_3</a>            ((<a id="6180c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6181" id="6181">
<td><a id="l6181" class='ln'>6181</a></td><td><span class="pp">#define</span> <a id="6181c9" class="tk">FMC_PATT2_ATTHIZ2_4</a>            ((<a id="6181c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6182" id="6182">
<td><a id="l6182" class='ln'>6182</a></td><td><span class="pp">#define</span> <a id="6182c9" class="tk">FMC_PATT2_ATTHIZ2_5</a>            ((<a id="6182c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6183" id="6183">
<td><a id="l6183" class='ln'>6183</a></td><td><span class="pp">#define</span> <a id="6183c9" class="tk">FMC_PATT2_ATTHIZ2_6</a>            ((<a id="6183c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6184" id="6184">
<td><a id="l6184" class='ln'>6184</a></td><td><span class="pp">#define</span> <a id="6184c9" class="tk">FMC_PATT2_ATTHIZ2_7</a>            ((<a id="6184c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6185" id="6185">
<td><a id="l6185" class='ln'>6185</a></td><td></td></tr>
<tr name="6186" id="6186">
<td><a id="l6186" class='ln'>6186</a></td><td>  <span class="ct">/******************  Bit definition for FMC_PATT3 register  ******************/</span></td></tr>
<tr name="6187" id="6187">
<td><a id="l6187" class='ln'>6187</a></td><td><span class="pp">#define</span> <a id="6187c9" class="tk">FMC_PATT3_ATTSET3</a>              ((<a id="6187c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt;ATTSET3[7:0] bits (Attribute memory 3 setup time) */</span></td></tr>
<tr name="6188" id="6188">
<td><a id="l6188" class='ln'>6188</a></td><td><span class="pp">#define</span> <a id="6188c9" class="tk">FMC_PATT3_ATTSET3_0</a>            ((<a id="6188c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6189" id="6189">
<td><a id="l6189" class='ln'>6189</a></td><td><span class="pp">#define</span> <a id="6189c9" class="tk">FMC_PATT3_ATTSET3_1</a>            ((<a id="6189c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6190" id="6190">
<td><a id="l6190" class='ln'>6190</a></td><td><span class="pp">#define</span> <a id="6190c9" class="tk">FMC_PATT3_ATTSET3_2</a>            ((<a id="6190c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6191" id="6191">
<td><a id="l6191" class='ln'>6191</a></td><td><span class="pp">#define</span> <a id="6191c9" class="tk">FMC_PATT3_ATTSET3_3</a>            ((<a id="6191c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6192" id="6192">
<td><a id="l6192" class='ln'>6192</a></td><td><span class="pp">#define</span> <a id="6192c9" class="tk">FMC_PATT3_ATTSET3_4</a>            ((<a id="6192c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6193" id="6193">
<td><a id="l6193" class='ln'>6193</a></td><td><span class="pp">#define</span> <a id="6193c9" class="tk">FMC_PATT3_ATTSET3_5</a>            ((<a id="6193c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6194" id="6194">
<td><a id="l6194" class='ln'>6194</a></td><td><span class="pp">#define</span> <a id="6194c9" class="tk">FMC_PATT3_ATTSET3_6</a>            ((<a id="6194c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6195" id="6195">
<td><a id="l6195" class='ln'>6195</a></td><td><span class="pp">#define</span> <a id="6195c9" class="tk">FMC_PATT3_ATTSET3_7</a>            ((<a id="6195c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6196" id="6196">
<td><a id="l6196" class='ln'>6196</a></td><td><span class="pp">#define</span> <a id="6196c9" class="tk">FMC_PATT3_ATTWAIT3</a>             ((<a id="6196c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;ATTWAIT3[7:0] bits (Attribute memory 3 wait time) */</span></td></tr>
<tr name="6197" id="6197">
<td><a id="l6197" class='ln'>6197</a></td><td><span class="pp">#define</span> <a id="6197c9" class="tk">FMC_PATT3_ATTWAIT3_0</a>           ((<a id="6197c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6198" id="6198">
<td><a id="l6198" class='ln'>6198</a></td><td><span class="pp">#define</span> <a id="6198c9" class="tk">FMC_PATT3_ATTWAIT3_1</a>           ((<a id="6198c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6199" id="6199">
<td><a id="l6199" class='ln'>6199</a></td><td><span class="pp">#define</span> <a id="6199c9" class="tk">FMC_PATT3_ATTWAIT3_2</a>           ((<a id="6199c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6200" id="6200">
<td><a id="l6200" class='ln'>6200</a></td><td><span class="pp">#define</span> <a id="6200c9" class="tk">FMC_PATT3_ATTWAIT3_3</a>           ((<a id="6200c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6201" id="6201">
<td><a id="l6201" class='ln'>6201</a></td><td><span class="pp">#define</span> <a id="6201c9" class="tk">FMC_PATT3_ATTWAIT3_4</a>           ((<a id="6201c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6202" id="6202">
<td><a id="l6202" class='ln'>6202</a></td><td><span class="pp">#define</span> <a id="6202c9" class="tk">FMC_PATT3_ATTWAIT3_5</a>           ((<a id="6202c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6203" id="6203">
<td><a id="l6203" class='ln'>6203</a></td><td><span class="pp">#define</span> <a id="6203c9" class="tk">FMC_PATT3_ATTWAIT3_6</a>           ((<a id="6203c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6204" id="6204">
<td><a id="l6204" class='ln'>6204</a></td><td><span class="pp">#define</span> <a id="6204c9" class="tk">FMC_PATT3_ATTWAIT3_7</a>           ((<a id="6204c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6205" id="6205">
<td><a id="l6205" class='ln'>6205</a></td><td><span class="pp">#define</span> <a id="6205c9" class="tk">FMC_PATT3_ATTHOLD3</a>             ((<a id="6205c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;ATTHOLD3[7:0] bits (Attribute memory 3 hold time) */</span></td></tr>
<tr name="6206" id="6206">
<td><a id="l6206" class='ln'>6206</a></td><td><span class="pp">#define</span> <a id="6206c9" class="tk">FMC_PATT3_ATTHOLD3_0</a>           ((<a id="6206c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6207" id="6207">
<td><a id="l6207" class='ln'>6207</a></td><td><span class="pp">#define</span> <a id="6207c9" class="tk">FMC_PATT3_ATTHOLD3_1</a>           ((<a id="6207c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6208" id="6208">
<td><a id="l6208" class='ln'>6208</a></td><td><span class="pp">#define</span> <a id="6208c9" class="tk">FMC_PATT3_ATTHOLD3_2</a>           ((<a id="6208c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6209" id="6209">
<td><a id="l6209" class='ln'>6209</a></td><td><span class="pp">#define</span> <a id="6209c9" class="tk">FMC_PATT3_ATTHOLD3_3</a>           ((<a id="6209c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6210" id="6210">
<td><a id="l6210" class='ln'>6210</a></td><td><span class="pp">#define</span> <a id="6210c9" class="tk">FMC_PATT3_ATTHOLD3_4</a>           ((<a id="6210c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6211" id="6211">
<td><a id="l6211" class='ln'>6211</a></td><td><span class="pp">#define</span> <a id="6211c9" class="tk">FMC_PATT3_ATTHOLD3_5</a>           ((<a id="6211c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6212" id="6212">
<td><a id="l6212" class='ln'>6212</a></td><td><span class="pp">#define</span> <a id="6212c9" class="tk">FMC_PATT3_ATTHOLD3_6</a>           ((<a id="6212c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6213" id="6213">
<td><a id="l6213" class='ln'>6213</a></td><td><span class="pp">#define</span> <a id="6213c9" class="tk">FMC_PATT3_ATTHOLD3_7</a>           ((<a id="6213c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6214" id="6214">
<td><a id="l6214" class='ln'>6214</a></td><td><span class="pp">#define</span> <a id="6214c9" class="tk">FMC_PATT3_ATTHIZ3</a>              ((<a id="6214c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt;ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time) */</span></td></tr>
<tr name="6215" id="6215">
<td><a id="l6215" class='ln'>6215</a></td><td><span class="pp">#define</span> <a id="6215c9" class="tk">FMC_PATT3_ATTHIZ3_0</a>            ((<a id="6215c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6216" id="6216">
<td><a id="l6216" class='ln'>6216</a></td><td><span class="pp">#define</span> <a id="6216c9" class="tk">FMC_PATT3_ATTHIZ3_1</a>            ((<a id="6216c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6217" id="6217">
<td><a id="l6217" class='ln'>6217</a></td><td><span class="pp">#define</span> <a id="6217c9" class="tk">FMC_PATT3_ATTHIZ3_2</a>            ((<a id="6217c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6218" id="6218">
<td><a id="l6218" class='ln'>6218</a></td><td><span class="pp">#define</span> <a id="6218c9" class="tk">FMC_PATT3_ATTHIZ3_3</a>            ((<a id="6218c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6219" id="6219">
<td><a id="l6219" class='ln'>6219</a></td><td><span class="pp">#define</span> <a id="6219c9" class="tk">FMC_PATT3_ATTHIZ3_4</a>            ((<a id="6219c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6220" id="6220">
<td><a id="l6220" class='ln'>6220</a></td><td><span class="pp">#define</span> <a id="6220c9" class="tk">FMC_PATT3_ATTHIZ3_5</a>            ((<a id="6220c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6221" id="6221">
<td><a id="l6221" class='ln'>6221</a></td><td><span class="pp">#define</span> <a id="6221c9" class="tk">FMC_PATT3_ATTHIZ3_6</a>            ((<a id="6221c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6222" id="6222">
<td><a id="l6222" class='ln'>6222</a></td><td><span class="pp">#define</span> <a id="6222c9" class="tk">FMC_PATT3_ATTHIZ3_7</a>            ((<a id="6222c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6223" id="6223">
<td><a id="l6223" class='ln'>6223</a></td><td></td></tr>
<tr name="6224" id="6224">
<td><a id="l6224" class='ln'>6224</a></td><td>  <span class="ct">/******************  Bit definition for FMC_PATT4 register  ******************/</span></td></tr>
<tr name="6225" id="6225">
<td><a id="l6225" class='ln'>6225</a></td><td><span class="pp">#define</span> <a id="6225c9" class="tk">FMC_PATT4_ATTSET4</a>              ((<a id="6225c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt;ATTSET4[7:0] bits (Attribute memory 4 setup time) */</span></td></tr>
<tr name="6226" id="6226">
<td><a id="l6226" class='ln'>6226</a></td><td><span class="pp">#define</span> <a id="6226c9" class="tk">FMC_PATT4_ATTSET4_0</a>            ((<a id="6226c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6227" id="6227">
<td><a id="l6227" class='ln'>6227</a></td><td><span class="pp">#define</span> <a id="6227c9" class="tk">FMC_PATT4_ATTSET4_1</a>            ((<a id="6227c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6228" id="6228">
<td><a id="l6228" class='ln'>6228</a></td><td><span class="pp">#define</span> <a id="6228c9" class="tk">FMC_PATT4_ATTSET4_2</a>            ((<a id="6228c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6229" id="6229">
<td><a id="l6229" class='ln'>6229</a></td><td><span class="pp">#define</span> <a id="6229c9" class="tk">FMC_PATT4_ATTSET4_3</a>            ((<a id="6229c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6230" id="6230">
<td><a id="l6230" class='ln'>6230</a></td><td><span class="pp">#define</span> <a id="6230c9" class="tk">FMC_PATT4_ATTSET4_4</a>            ((<a id="6230c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6231" id="6231">
<td><a id="l6231" class='ln'>6231</a></td><td><span class="pp">#define</span> <a id="6231c9" class="tk">FMC_PATT4_ATTSET4_5</a>            ((<a id="6231c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6232" id="6232">
<td><a id="l6232" class='ln'>6232</a></td><td><span class="pp">#define</span> <a id="6232c9" class="tk">FMC_PATT4_ATTSET4_6</a>            ((<a id="6232c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6233" id="6233">
<td><a id="l6233" class='ln'>6233</a></td><td><span class="pp">#define</span> <a id="6233c9" class="tk">FMC_PATT4_ATTSET4_7</a>            ((<a id="6233c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6234" id="6234">
<td><a id="l6234" class='ln'>6234</a></td><td><span class="pp">#define</span> <a id="6234c9" class="tk">FMC_PATT4_ATTWAIT4</a>             ((<a id="6234c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;ATTWAIT4[7:0] bits (Attribute memory 4 wait time) */</span></td></tr>
<tr name="6235" id="6235">
<td><a id="l6235" class='ln'>6235</a></td><td><span class="pp">#define</span> <a id="6235c9" class="tk">FMC_PATT4_ATTWAIT4_0</a>           ((<a id="6235c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6236" id="6236">
<td><a id="l6236" class='ln'>6236</a></td><td><span class="pp">#define</span> <a id="6236c9" class="tk">FMC_PATT4_ATTWAIT4_1</a>           ((<a id="6236c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6237" id="6237">
<td><a id="l6237" class='ln'>6237</a></td><td><span class="pp">#define</span> <a id="6237c9" class="tk">FMC_PATT4_ATTWAIT4_2</a>           ((<a id="6237c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6238" id="6238">
<td><a id="l6238" class='ln'>6238</a></td><td><span class="pp">#define</span> <a id="6238c9" class="tk">FMC_PATT4_ATTWAIT4_3</a>           ((<a id="6238c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6239" id="6239">
<td><a id="l6239" class='ln'>6239</a></td><td><span class="pp">#define</span> <a id="6239c9" class="tk">FMC_PATT4_ATTWAIT4_4</a>           ((<a id="6239c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6240" id="6240">
<td><a id="l6240" class='ln'>6240</a></td><td><span class="pp">#define</span> <a id="6240c9" class="tk">FMC_PATT4_ATTWAIT4_5</a>           ((<a id="6240c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6241" id="6241">
<td><a id="l6241" class='ln'>6241</a></td><td><span class="pp">#define</span> <a id="6241c9" class="tk">FMC_PATT4_ATTWAIT4_6</a>           ((<a id="6241c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6242" id="6242">
<td><a id="l6242" class='ln'>6242</a></td><td><span class="pp">#define</span> <a id="6242c9" class="tk">FMC_PATT4_ATTWAIT4_7</a>           ((<a id="6242c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6243" id="6243">
<td><a id="l6243" class='ln'>6243</a></td><td><span class="pp">#define</span> <a id="6243c9" class="tk">FMC_PATT4_ATTHOLD4</a>             ((<a id="6243c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;ATTHOLD4[7:0] bits (Attribute memory 4 hold time) */</span></td></tr>
<tr name="6244" id="6244">
<td><a id="l6244" class='ln'>6244</a></td><td><span class="pp">#define</span> <a id="6244c9" class="tk">FMC_PATT4_ATTHOLD4_0</a>           ((<a id="6244c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6245" id="6245">
<td><a id="l6245" class='ln'>6245</a></td><td><span class="pp">#define</span> <a id="6245c9" class="tk">FMC_PATT4_ATTHOLD4_1</a>           ((<a id="6245c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6246" id="6246">
<td><a id="l6246" class='ln'>6246</a></td><td><span class="pp">#define</span> <a id="6246c9" class="tk">FMC_PATT4_ATTHOLD4_2</a>           ((<a id="6246c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6247" id="6247">
<td><a id="l6247" class='ln'>6247</a></td><td><span class="pp">#define</span> <a id="6247c9" class="tk">FMC_PATT4_ATTHOLD4_3</a>           ((<a id="6247c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6248" id="6248">
<td><a id="l6248" class='ln'>6248</a></td><td><span class="pp">#define</span> <a id="6248c9" class="tk">FMC_PATT4_ATTHOLD4_4</a>           ((<a id="6248c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6249" id="6249">
<td><a id="l6249" class='ln'>6249</a></td><td><span class="pp">#define</span> <a id="6249c9" class="tk">FMC_PATT4_ATTHOLD4_5</a>           ((<a id="6249c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6250" id="6250">
<td><a id="l6250" class='ln'>6250</a></td><td><span class="pp">#define</span> <a id="6250c9" class="tk">FMC_PATT4_ATTHOLD4_6</a>           ((<a id="6250c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6251" id="6251">
<td><a id="l6251" class='ln'>6251</a></td><td><span class="pp">#define</span> <a id="6251c9" class="tk">FMC_PATT4_ATTHOLD4_7</a>           ((<a id="6251c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6252" id="6252">
<td><a id="l6252" class='ln'>6252</a></td><td><span class="pp">#define</span> <a id="6252c9" class="tk">FMC_PATT4_ATTHIZ4</a>              ((<a id="6252c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt;ATTHIZ4[7:0] bits (Attribute memory 4 databus HiZ time) */</span></td></tr>
<tr name="6253" id="6253">
<td><a id="l6253" class='ln'>6253</a></td><td><span class="pp">#define</span> <a id="6253c9" class="tk">FMC_PATT4_ATTHIZ4_0</a>            ((<a id="6253c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6254" id="6254">
<td><a id="l6254" class='ln'>6254</a></td><td><span class="pp">#define</span> <a id="6254c9" class="tk">FMC_PATT4_ATTHIZ4_1</a>            ((<a id="6254c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6255" id="6255">
<td><a id="l6255" class='ln'>6255</a></td><td><span class="pp">#define</span> <a id="6255c9" class="tk">FMC_PATT4_ATTHIZ4_2</a>            ((<a id="6255c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6256" id="6256">
<td><a id="l6256" class='ln'>6256</a></td><td><span class="pp">#define</span> <a id="6256c9" class="tk">FMC_PATT4_ATTHIZ4_3</a>            ((<a id="6256c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6257" id="6257">
<td><a id="l6257" class='ln'>6257</a></td><td><span class="pp">#define</span> <a id="6257c9" class="tk">FMC_PATT4_ATTHIZ4_4</a>            ((<a id="6257c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6258" id="6258">
<td><a id="l6258" class='ln'>6258</a></td><td><span class="pp">#define</span> <a id="6258c9" class="tk">FMC_PATT4_ATTHIZ4_5</a>            ((<a id="6258c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6259" id="6259">
<td><a id="l6259" class='ln'>6259</a></td><td><span class="pp">#define</span> <a id="6259c9" class="tk">FMC_PATT4_ATTHIZ4_6</a>            ((<a id="6259c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6260" id="6260">
<td><a id="l6260" class='ln'>6260</a></td><td><span class="pp">#define</span> <a id="6260c9" class="tk">FMC_PATT4_ATTHIZ4_7</a>            ((<a id="6260c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6261" id="6261">
<td><a id="l6261" class='ln'>6261</a></td><td></td></tr>
<tr name="6262" id="6262">
<td><a id="l6262" class='ln'>6262</a></td><td>  <span class="ct">/******************  Bit definition for FMC_PIO4 register  *******************/</span></td></tr>
<tr name="6263" id="6263">
<td><a id="l6263" class='ln'>6263</a></td><td><span class="pp">#define</span> <a id="6263c9" class="tk">FMC_PIO4_IOSET4</a>                ((<a id="6263c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt;IOSET4[7:0] bits (I/O 4 setup time) */</span></td></tr>
<tr name="6264" id="6264">
<td><a id="l6264" class='ln'>6264</a></td><td><span class="pp">#define</span> <a id="6264c9" class="tk">FMC_PIO4_IOSET4_0</a>              ((<a id="6264c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6265" id="6265">
<td><a id="l6265" class='ln'>6265</a></td><td><span class="pp">#define</span> <a id="6265c9" class="tk">FMC_PIO4_IOSET4_1</a>              ((<a id="6265c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6266" id="6266">
<td><a id="l6266" class='ln'>6266</a></td><td><span class="pp">#define</span> <a id="6266c9" class="tk">FMC_PIO4_IOSET4_2</a>              ((<a id="6266c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6267" id="6267">
<td><a id="l6267" class='ln'>6267</a></td><td><span class="pp">#define</span> <a id="6267c9" class="tk">FMC_PIO4_IOSET4_3</a>              ((<a id="6267c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6268" id="6268">
<td><a id="l6268" class='ln'>6268</a></td><td><span class="pp">#define</span> <a id="6268c9" class="tk">FMC_PIO4_IOSET4_4</a>              ((<a id="6268c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6269" id="6269">
<td><a id="l6269" class='ln'>6269</a></td><td><span class="pp">#define</span> <a id="6269c9" class="tk">FMC_PIO4_IOSET4_5</a>              ((<a id="6269c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6270" id="6270">
<td><a id="l6270" class='ln'>6270</a></td><td><span class="pp">#define</span> <a id="6270c9" class="tk">FMC_PIO4_IOSET4_6</a>              ((<a id="6270c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6271" id="6271">
<td><a id="l6271" class='ln'>6271</a></td><td><span class="pp">#define</span> <a id="6271c9" class="tk">FMC_PIO4_IOSET4_7</a>              ((<a id="6271c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6272" id="6272">
<td><a id="l6272" class='ln'>6272</a></td><td><span class="pp">#define</span> <a id="6272c9" class="tk">FMC_PIO4_IOWAIT4</a>               ((<a id="6272c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt;IOWAIT4[7:0] bits (I/O 4 wait time) */</span></td></tr>
<tr name="6273" id="6273">
<td><a id="l6273" class='ln'>6273</a></td><td><span class="pp">#define</span> <a id="6273c9" class="tk">FMC_PIO4_IOWAIT4_0</a>             ((<a id="6273c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6274" id="6274">
<td><a id="l6274" class='ln'>6274</a></td><td><span class="pp">#define</span> <a id="6274c9" class="tk">FMC_PIO4_IOWAIT4_1</a>             ((<a id="6274c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6275" id="6275">
<td><a id="l6275" class='ln'>6275</a></td><td><span class="pp">#define</span> <a id="6275c9" class="tk">FMC_PIO4_IOWAIT4_2</a>             ((<a id="6275c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6276" id="6276">
<td><a id="l6276" class='ln'>6276</a></td><td><span class="pp">#define</span> <a id="6276c9" class="tk">FMC_PIO4_IOWAIT4_3</a>             ((<a id="6276c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6277" id="6277">
<td><a id="l6277" class='ln'>6277</a></td><td><span class="pp">#define</span> <a id="6277c9" class="tk">FMC_PIO4_IOWAIT4_4</a>             ((<a id="6277c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6278" id="6278">
<td><a id="l6278" class='ln'>6278</a></td><td><span class="pp">#define</span> <a id="6278c9" class="tk">FMC_PIO4_IOWAIT4_5</a>             ((<a id="6278c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6279" id="6279">
<td><a id="l6279" class='ln'>6279</a></td><td><span class="pp">#define</span> <a id="6279c9" class="tk">FMC_PIO4_IOWAIT4_6</a>             ((<a id="6279c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6280" id="6280">
<td><a id="l6280" class='ln'>6280</a></td><td><span class="pp">#define</span> <a id="6280c9" class="tk">FMC_PIO4_IOWAIT4_7</a>             ((<a id="6280c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6281" id="6281">
<td><a id="l6281" class='ln'>6281</a></td><td><span class="pp">#define</span> <a id="6281c9" class="tk">FMC_PIO4_IOHOLD4</a>               ((<a id="6281c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;IOHOLD4[7:0] bits (I/O 4 hold time) */</span></td></tr>
<tr name="6282" id="6282">
<td><a id="l6282" class='ln'>6282</a></td><td><span class="pp">#define</span> <a id="6282c9" class="tk">FMC_PIO4_IOHOLD4_0</a>             ((<a id="6282c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6283" id="6283">
<td><a id="l6283" class='ln'>6283</a></td><td><span class="pp">#define</span> <a id="6283c9" class="tk">FMC_PIO4_IOHOLD4_1</a>             ((<a id="6283c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6284" id="6284">
<td><a id="l6284" class='ln'>6284</a></td><td><span class="pp">#define</span> <a id="6284c9" class="tk">FMC_PIO4_IOHOLD4_2</a>             ((<a id="6284c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6285" id="6285">
<td><a id="l6285" class='ln'>6285</a></td><td><span class="pp">#define</span> <a id="6285c9" class="tk">FMC_PIO4_IOHOLD4_3</a>             ((<a id="6285c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6286" id="6286">
<td><a id="l6286" class='ln'>6286</a></td><td><span class="pp">#define</span> <a id="6286c9" class="tk">FMC_PIO4_IOHOLD4_4</a>             ((<a id="6286c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6287" id="6287">
<td><a id="l6287" class='ln'>6287</a></td><td><span class="pp">#define</span> <a id="6287c9" class="tk">FMC_PIO4_IOHOLD4_5</a>             ((<a id="6287c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6288" id="6288">
<td><a id="l6288" class='ln'>6288</a></td><td><span class="pp">#define</span> <a id="6288c9" class="tk">FMC_PIO4_IOHOLD4_6</a>             ((<a id="6288c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6289" id="6289">
<td><a id="l6289" class='ln'>6289</a></td><td><span class="pp">#define</span> <a id="6289c9" class="tk">FMC_PIO4_IOHOLD4_7</a>             ((<a id="6289c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6290" id="6290">
<td><a id="l6290" class='ln'>6290</a></td><td><span class="pp">#define</span> <a id="6290c9" class="tk">FMC_PIO4_IOHIZ4</a>                ((<a id="6290c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt;IOHIZ4[7:0] bits (I/O 4 databus HiZ time) */</span></td></tr>
<tr name="6291" id="6291">
<td><a id="l6291" class='ln'>6291</a></td><td><span class="pp">#define</span> <a id="6291c9" class="tk">FMC_PIO4_IOHIZ4_0</a>              ((<a id="6291c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6292" id="6292">
<td><a id="l6292" class='ln'>6292</a></td><td><span class="pp">#define</span> <a id="6292c9" class="tk">FMC_PIO4_IOHIZ4_1</a>              ((<a id="6292c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6293" id="6293">
<td><a id="l6293" class='ln'>6293</a></td><td><span class="pp">#define</span> <a id="6293c9" class="tk">FMC_PIO4_IOHIZ4_2</a>              ((<a id="6293c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6294" id="6294">
<td><a id="l6294" class='ln'>6294</a></td><td><span class="pp">#define</span> <a id="6294c9" class="tk">FMC_PIO4_IOHIZ4_3</a>              ((<a id="6294c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6295" id="6295">
<td><a id="l6295" class='ln'>6295</a></td><td><span class="pp">#define</span> <a id="6295c9" class="tk">FMC_PIO4_IOHIZ4_4</a>              ((<a id="6295c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6296" id="6296">
<td><a id="l6296" class='ln'>6296</a></td><td><span class="pp">#define</span> <a id="6296c9" class="tk">FMC_PIO4_IOHIZ4_5</a>              ((<a id="6296c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6297" id="6297">
<td><a id="l6297" class='ln'>6297</a></td><td><span class="pp">#define</span> <a id="6297c9" class="tk">FMC_PIO4_IOHIZ4_6</a>              ((<a id="6297c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6298" id="6298">
<td><a id="l6298" class='ln'>6298</a></td><td><span class="pp">#define</span> <a id="6298c9" class="tk">FMC_PIO4_IOHIZ4_7</a>              ((<a id="6298c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6299" id="6299">
<td><a id="l6299" class='ln'>6299</a></td><td></td></tr>
<tr name="6300" id="6300">
<td><a id="l6300" class='ln'>6300</a></td><td>  <span class="ct">/******************  Bit definition for FMC_ECCR2 register  ******************/</span></td></tr>
<tr name="6301" id="6301">
<td><a id="l6301" class='ln'>6301</a></td><td><span class="pp">#define</span> <a id="6301c9" class="tk">FMC_ECCR2_ECC2</a>                 ((<a id="6301c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/*!&lt;ECC result */</span></td></tr>
<tr name="6302" id="6302">
<td><a id="l6302" class='ln'>6302</a></td><td></td></tr>
<tr name="6303" id="6303">
<td><a id="l6303" class='ln'>6303</a></td><td>  <span class="ct">/******************  Bit definition for FMC_ECCR3 register  ******************/</span></td></tr>
<tr name="6304" id="6304">
<td><a id="l6304" class='ln'>6304</a></td><td><span class="pp">#define</span> <a id="6304c9" class="tk">FMC_ECCR3_ECC3</a>                 ((<a id="6304c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/*!&lt;ECC result */</span></td></tr>
<tr name="6305" id="6305">
<td><a id="l6305" class='ln'>6305</a></td><td></td></tr>
<tr name="6306" id="6306">
<td><a id="l6306" class='ln'>6306</a></td><td>  <span class="ct">/******************  Bit definition for FMC_SDCR1 register  ******************/</span></td></tr>
<tr name="6307" id="6307">
<td><a id="l6307" class='ln'>6307</a></td><td><span class="pp">#define</span> <a id="6307c9" class="tk">FMC_SDCR1_NC</a>                   ((<a id="6307c42" class="tk">uint32_t</a>)0x00000003)    <span class="ct">/*!&lt;NC[1:0] bits (Number of column bits) */</span></td></tr>
<tr name="6308" id="6308">
<td><a id="l6308" class='ln'>6308</a></td><td><span class="pp">#define</span> <a id="6308c9" class="tk">FMC_SDCR1_NC_0</a>                 ((<a id="6308c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6309" id="6309">
<td><a id="l6309" class='ln'>6309</a></td><td><span class="pp">#define</span> <a id="6309c9" class="tk">FMC_SDCR1_NC_1</a>                 ((<a id="6309c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6310" id="6310">
<td><a id="l6310" class='ln'>6310</a></td><td><span class="pp">#define</span> <a id="6310c9" class="tk">FMC_SDCR1_NR</a>                   ((<a id="6310c42" class="tk">uint32_t</a>)0x0000000C)    <span class="ct">/*!&lt;NR[1:0] bits (Number of row bits) */</span></td></tr>
<tr name="6311" id="6311">
<td><a id="l6311" class='ln'>6311</a></td><td><span class="pp">#define</span> <a id="6311c9" class="tk">FMC_SDCR1_NR_0</a>                 ((<a id="6311c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6312" id="6312">
<td><a id="l6312" class='ln'>6312</a></td><td><span class="pp">#define</span> <a id="6312c9" class="tk">FMC_SDCR1_NR_1</a>                 ((<a id="6312c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6313" id="6313">
<td><a id="l6313" class='ln'>6313</a></td><td><span class="pp">#define</span> <a id="6313c9" class="tk">FMC_SDCR1_MWID</a>                 ((<a id="6313c42" class="tk">uint32_t</a>)0x00000030)    <span class="ct">/*!&lt;NR[1:0] bits (Number of row bits) */</span></td></tr>
<tr name="6314" id="6314">
<td><a id="l6314" class='ln'>6314</a></td><td><span class="pp">#define</span> <a id="6314c9" class="tk">FMC_SDCR1_MWID_0</a>               ((<a id="6314c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6315" id="6315">
<td><a id="l6315" class='ln'>6315</a></td><td><span class="pp">#define</span> <a id="6315c9" class="tk">FMC_SDCR1_MWID_1</a>               ((<a id="6315c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6316" id="6316">
<td><a id="l6316" class='ln'>6316</a></td><td><span class="pp">#define</span> <a id="6316c9" class="tk">FMC_SDCR1_NB</a>                   ((<a id="6316c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Number of internal bank */</span></td></tr>
<tr name="6317" id="6317">
<td><a id="l6317" class='ln'>6317</a></td><td><span class="pp">#define</span> <a id="6317c9" class="tk">FMC_SDCR1_CAS</a>                  ((<a id="6317c42" class="tk">uint32_t</a>)0x00000180)    <span class="ct">/*!&lt;CAS[1:0] bits (CAS latency) */</span></td></tr>
<tr name="6318" id="6318">
<td><a id="l6318" class='ln'>6318</a></td><td><span class="pp">#define</span> <a id="6318c9" class="tk">FMC_SDCR1_CAS_0</a>                ((<a id="6318c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6319" id="6319">
<td><a id="l6319" class='ln'>6319</a></td><td><span class="pp">#define</span> <a id="6319c9" class="tk">FMC_SDCR1_CAS_1</a>                ((<a id="6319c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6320" id="6320">
<td><a id="l6320" class='ln'>6320</a></td><td><span class="pp">#define</span> <a id="6320c9" class="tk">FMC_SDCR1_WP</a>                   ((<a id="6320c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Write protection */</span></td></tr>
<tr name="6321" id="6321">
<td><a id="l6321" class='ln'>6321</a></td><td><span class="pp">#define</span> <a id="6321c9" class="tk">FMC_SDCR1_SDCLK</a>                ((<a id="6321c42" class="tk">uint32_t</a>)0x00000C00)    <span class="ct">/*!&lt;SDRAM clock configuration */</span></td></tr>
<tr name="6322" id="6322">
<td><a id="l6322" class='ln'>6322</a></td><td><span class="pp">#define</span> <a id="6322c9" class="tk">FMC_SDCR1_SDCLK_0</a>              ((<a id="6322c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6323" id="6323">
<td><a id="l6323" class='ln'>6323</a></td><td><span class="pp">#define</span> <a id="6323c9" class="tk">FMC_SDCR1_SDCLK_1</a>              ((<a id="6323c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6324" id="6324">
<td><a id="l6324" class='ln'>6324</a></td><td><span class="pp">#define</span> <a id="6324c9" class="tk">FMC_SDCR1_RBURST</a>               ((<a id="6324c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Read burst */</span></td></tr>
<tr name="6325" id="6325">
<td><a id="l6325" class='ln'>6325</a></td><td><span class="pp">#define</span> <a id="6325c9" class="tk">FMC_SDCR1_RPIPE</a>                ((<a id="6325c42" class="tk">uint32_t</a>)0x00006000)    <span class="ct">/*!&lt;Write protection */</span></td></tr>
<tr name="6326" id="6326">
<td><a id="l6326" class='ln'>6326</a></td><td><span class="pp">#define</span> <a id="6326c9" class="tk">FMC_SDCR1_RPIPE_0</a>              ((<a id="6326c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6327" id="6327">
<td><a id="l6327" class='ln'>6327</a></td><td><span class="pp">#define</span> <a id="6327c9" class="tk">FMC_SDCR1_RPIPE_1</a>              ((<a id="6327c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6328" id="6328">
<td><a id="l6328" class='ln'>6328</a></td><td></td></tr>
<tr name="6329" id="6329">
<td><a id="l6329" class='ln'>6329</a></td><td>  <span class="ct">/******************  Bit definition for FMC_SDCR2 register  ******************/</span></td></tr>
<tr name="6330" id="6330">
<td><a id="l6330" class='ln'>6330</a></td><td><span class="pp">#define</span> <a id="6330c9" class="tk">FMC_SDCR2_NC</a>                   ((<a id="6330c42" class="tk">uint32_t</a>)0x00000003)    <span class="ct">/*!&lt;NC[1:0] bits (Number of column bits) */</span></td></tr>
<tr name="6331" id="6331">
<td><a id="l6331" class='ln'>6331</a></td><td><span class="pp">#define</span> <a id="6331c9" class="tk">FMC_SDCR2_NC_0</a>                 ((<a id="6331c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6332" id="6332">
<td><a id="l6332" class='ln'>6332</a></td><td><span class="pp">#define</span> <a id="6332c9" class="tk">FMC_SDCR2_NC_1</a>                 ((<a id="6332c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6333" id="6333">
<td><a id="l6333" class='ln'>6333</a></td><td><span class="pp">#define</span> <a id="6333c9" class="tk">FMC_SDCR2_NR</a>                   ((<a id="6333c42" class="tk">uint32_t</a>)0x0000000C)    <span class="ct">/*!&lt;NR[1:0] bits (Number of row bits) */</span></td></tr>
<tr name="6334" id="6334">
<td><a id="l6334" class='ln'>6334</a></td><td><span class="pp">#define</span> <a id="6334c9" class="tk">FMC_SDCR2_NR_0</a>                 ((<a id="6334c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6335" id="6335">
<td><a id="l6335" class='ln'>6335</a></td><td><span class="pp">#define</span> <a id="6335c9" class="tk">FMC_SDCR2_NR_1</a>                 ((<a id="6335c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6336" id="6336">
<td><a id="l6336" class='ln'>6336</a></td><td><span class="pp">#define</span> <a id="6336c9" class="tk">FMC_SDCR2_MWID</a>                 ((<a id="6336c42" class="tk">uint32_t</a>)0x00000030)    <span class="ct">/*!&lt;NR[1:0] bits (Number of row bits) */</span></td></tr>
<tr name="6337" id="6337">
<td><a id="l6337" class='ln'>6337</a></td><td><span class="pp">#define</span> <a id="6337c9" class="tk">FMC_SDCR2_MWID_0</a>               ((<a id="6337c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6338" id="6338">
<td><a id="l6338" class='ln'>6338</a></td><td><span class="pp">#define</span> <a id="6338c9" class="tk">FMC_SDCR2_MWID_1</a>               ((<a id="6338c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6339" id="6339">
<td><a id="l6339" class='ln'>6339</a></td><td><span class="pp">#define</span> <a id="6339c9" class="tk">FMC_SDCR2_NB</a>                   ((<a id="6339c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Number of internal bank */</span></td></tr>
<tr name="6340" id="6340">
<td><a id="l6340" class='ln'>6340</a></td><td><span class="pp">#define</span> <a id="6340c9" class="tk">FMC_SDCR2_CAS</a>                  ((<a id="6340c42" class="tk">uint32_t</a>)0x00000180)    <span class="ct">/*!&lt;CAS[1:0] bits (CAS latency) */</span></td></tr>
<tr name="6341" id="6341">
<td><a id="l6341" class='ln'>6341</a></td><td><span class="pp">#define</span> <a id="6341c9" class="tk">FMC_SDCR2_CAS_0</a>                ((<a id="6341c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6342" id="6342">
<td><a id="l6342" class='ln'>6342</a></td><td><span class="pp">#define</span> <a id="6342c9" class="tk">FMC_SDCR2_CAS_1</a>                ((<a id="6342c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6343" id="6343">
<td><a id="l6343" class='ln'>6343</a></td><td><span class="pp">#define</span> <a id="6343c9" class="tk">FMC_SDCR2_WP</a>                   ((<a id="6343c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Write protection */</span></td></tr>
<tr name="6344" id="6344">
<td><a id="l6344" class='ln'>6344</a></td><td><span class="pp">#define</span> <a id="6344c9" class="tk">FMC_SDCR2_SDCLK</a>                ((<a id="6344c42" class="tk">uint32_t</a>)0x00000C00)    <span class="ct">/*!&lt;SDCLK[1:0] (SDRAM clock configuration) */</span></td></tr>
<tr name="6345" id="6345">
<td><a id="l6345" class='ln'>6345</a></td><td><span class="pp">#define</span> <a id="6345c9" class="tk">FMC_SDCR2_SDCLK_0</a>              ((<a id="6345c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6346" id="6346">
<td><a id="l6346" class='ln'>6346</a></td><td><span class="pp">#define</span> <a id="6346c9" class="tk">FMC_SDCR2_SDCLK_1</a>              ((<a id="6346c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6347" id="6347">
<td><a id="l6347" class='ln'>6347</a></td><td><span class="pp">#define</span> <a id="6347c9" class="tk">FMC_SDCR2_RBURST</a>               ((<a id="6347c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Read burst */</span></td></tr>
<tr name="6348" id="6348">
<td><a id="l6348" class='ln'>6348</a></td><td><span class="pp">#define</span> <a id="6348c9" class="tk">FMC_SDCR2_RPIPE</a>                ((<a id="6348c42" class="tk">uint32_t</a>)0x00006000)    <span class="ct">/*!&lt;RPIPE[1:0](Read pipe) */</span></td></tr>
<tr name="6349" id="6349">
<td><a id="l6349" class='ln'>6349</a></td><td><span class="pp">#define</span> <a id="6349c9" class="tk">FMC_SDCR2_RPIPE_0</a>              ((<a id="6349c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6350" id="6350">
<td><a id="l6350" class='ln'>6350</a></td><td><span class="pp">#define</span> <a id="6350c9" class="tk">FMC_SDCR2_RPIPE_1</a>              ((<a id="6350c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6351" id="6351">
<td><a id="l6351" class='ln'>6351</a></td><td></td></tr>
<tr name="6352" id="6352">
<td><a id="l6352" class='ln'>6352</a></td><td>  <span class="ct">/******************  Bit definition for FMC_SDTR1 register  ******************/</span></td></tr>
<tr name="6353" id="6353">
<td><a id="l6353" class='ln'>6353</a></td><td><span class="pp">#define</span> <a id="6353c9" class="tk">FMC_SDTR1_TMRD</a>                 ((<a id="6353c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt;TMRD[3:0] bits (Load mode register to active) */</span></td></tr>
<tr name="6354" id="6354">
<td><a id="l6354" class='ln'>6354</a></td><td><span class="pp">#define</span> <a id="6354c9" class="tk">FMC_SDTR1_TMRD_0</a>               ((<a id="6354c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6355" id="6355">
<td><a id="l6355" class='ln'>6355</a></td><td><span class="pp">#define</span> <a id="6355c9" class="tk">FMC_SDTR1_TMRD_1</a>               ((<a id="6355c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6356" id="6356">
<td><a id="l6356" class='ln'>6356</a></td><td><span class="pp">#define</span> <a id="6356c9" class="tk">FMC_SDTR1_TMRD_2</a>               ((<a id="6356c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6357" id="6357">
<td><a id="l6357" class='ln'>6357</a></td><td><span class="pp">#define</span> <a id="6357c9" class="tk">FMC_SDTR1_TMRD_3</a>               ((<a id="6357c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6358" id="6358">
<td><a id="l6358" class='ln'>6358</a></td><td><span class="pp">#define</span> <a id="6358c9" class="tk">FMC_SDTR1_TXSR</a>                 ((<a id="6358c42" class="tk">uint32_t</a>)0x000000F0)    <span class="ct">/*!&lt;TXSR[3:0] bits (Exit self refresh) */</span></td></tr>
<tr name="6359" id="6359">
<td><a id="l6359" class='ln'>6359</a></td><td><span class="pp">#define</span> <a id="6359c9" class="tk">FMC_SDTR1_TXSR_0</a>               ((<a id="6359c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6360" id="6360">
<td><a id="l6360" class='ln'>6360</a></td><td><span class="pp">#define</span> <a id="6360c9" class="tk">FMC_SDTR1_TXSR_1</a>               ((<a id="6360c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6361" id="6361">
<td><a id="l6361" class='ln'>6361</a></td><td><span class="pp">#define</span> <a id="6361c9" class="tk">FMC_SDTR1_TXSR_2</a>               ((<a id="6361c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6362" id="6362">
<td><a id="l6362" class='ln'>6362</a></td><td><span class="pp">#define</span> <a id="6362c9" class="tk">FMC_SDTR1_TXSR_3</a>               ((<a id="6362c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6363" id="6363">
<td><a id="l6363" class='ln'>6363</a></td><td><span class="pp">#define</span> <a id="6363c9" class="tk">FMC_SDTR1_TRAS</a>                 ((<a id="6363c42" class="tk">uint32_t</a>)0x00000F00)    <span class="ct">/*!&lt;TRAS[3:0] bits (Self refresh time) */</span></td></tr>
<tr name="6364" id="6364">
<td><a id="l6364" class='ln'>6364</a></td><td><span class="pp">#define</span> <a id="6364c9" class="tk">FMC_SDTR1_TRAS_0</a>               ((<a id="6364c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6365" id="6365">
<td><a id="l6365" class='ln'>6365</a></td><td><span class="pp">#define</span> <a id="6365c9" class="tk">FMC_SDTR1_TRAS_1</a>               ((<a id="6365c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6366" id="6366">
<td><a id="l6366" class='ln'>6366</a></td><td><span class="pp">#define</span> <a id="6366c9" class="tk">FMC_SDTR1_TRAS_2</a>               ((<a id="6366c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6367" id="6367">
<td><a id="l6367" class='ln'>6367</a></td><td><span class="pp">#define</span> <a id="6367c9" class="tk">FMC_SDTR1_TRAS_3</a>               ((<a id="6367c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6368" id="6368">
<td><a id="l6368" class='ln'>6368</a></td><td><span class="pp">#define</span> <a id="6368c9" class="tk">FMC_SDTR1_TRC</a>                  ((<a id="6368c42" class="tk">uint32_t</a>)0x0000F000)    <span class="ct">/*!&lt;TRC[2:0] bits (Row cycle delay) */</span></td></tr>
<tr name="6369" id="6369">
<td><a id="l6369" class='ln'>6369</a></td><td><span class="pp">#define</span> <a id="6369c9" class="tk">FMC_SDTR1_TRC_0</a>                ((<a id="6369c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6370" id="6370">
<td><a id="l6370" class='ln'>6370</a></td><td><span class="pp">#define</span> <a id="6370c9" class="tk">FMC_SDTR1_TRC_1</a>                ((<a id="6370c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6371" id="6371">
<td><a id="l6371" class='ln'>6371</a></td><td><span class="pp">#define</span> <a id="6371c9" class="tk">FMC_SDTR1_TRC_2</a>                ((<a id="6371c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6372" id="6372">
<td><a id="l6372" class='ln'>6372</a></td><td><span class="pp">#define</span> <a id="6372c9" class="tk">FMC_SDTR1_TWR</a>                  ((<a id="6372c42" class="tk">uint32_t</a>)0x000F0000)    <span class="ct">/*!&lt;TRC[2:0] bits (Write recovery delay) */</span></td></tr>
<tr name="6373" id="6373">
<td><a id="l6373" class='ln'>6373</a></td><td><span class="pp">#define</span> <a id="6373c9" class="tk">FMC_SDTR1_TWR_0</a>                ((<a id="6373c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6374" id="6374">
<td><a id="l6374" class='ln'>6374</a></td><td><span class="pp">#define</span> <a id="6374c9" class="tk">FMC_SDTR1_TWR_1</a>                ((<a id="6374c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6375" id="6375">
<td><a id="l6375" class='ln'>6375</a></td><td><span class="pp">#define</span> <a id="6375c9" class="tk">FMC_SDTR1_TWR_2</a>                ((<a id="6375c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6376" id="6376">
<td><a id="l6376" class='ln'>6376</a></td><td><span class="pp">#define</span> <a id="6376c9" class="tk">FMC_SDTR1_TRP</a>                  ((<a id="6376c42" class="tk">uint32_t</a>)0x00F00000)    <span class="ct">/*!&lt;TRP[2:0] bits (Row precharge delay) */</span></td></tr>
<tr name="6377" id="6377">
<td><a id="l6377" class='ln'>6377</a></td><td><span class="pp">#define</span> <a id="6377c9" class="tk">FMC_SDTR1_TRP_0</a>                ((<a id="6377c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6378" id="6378">
<td><a id="l6378" class='ln'>6378</a></td><td><span class="pp">#define</span> <a id="6378c9" class="tk">FMC_SDTR1_TRP_1</a>                ((<a id="6378c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6379" id="6379">
<td><a id="l6379" class='ln'>6379</a></td><td><span class="pp">#define</span> <a id="6379c9" class="tk">FMC_SDTR1_TRP_2</a>                ((<a id="6379c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6380" id="6380">
<td><a id="l6380" class='ln'>6380</a></td><td><span class="pp">#define</span> <a id="6380c9" class="tk">FMC_SDTR1_TRCD</a>                 ((<a id="6380c42" class="tk">uint32_t</a>)0x0F000000)    <span class="ct">/*!&lt;TRP[2:0] bits (Row to column delay) */</span></td></tr>
<tr name="6381" id="6381">
<td><a id="l6381" class='ln'>6381</a></td><td><span class="pp">#define</span> <a id="6381c9" class="tk">FMC_SDTR1_TRCD_0</a>               ((<a id="6381c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6382" id="6382">
<td><a id="l6382" class='ln'>6382</a></td><td><span class="pp">#define</span> <a id="6382c9" class="tk">FMC_SDTR1_TRCD_1</a>               ((<a id="6382c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6383" id="6383">
<td><a id="l6383" class='ln'>6383</a></td><td><span class="pp">#define</span> <a id="6383c9" class="tk">FMC_SDTR1_TRCD_2</a>               ((<a id="6383c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6384" id="6384">
<td><a id="l6384" class='ln'>6384</a></td><td></td></tr>
<tr name="6385" id="6385">
<td><a id="l6385" class='ln'>6385</a></td><td>  <span class="ct">/******************  Bit definition for FMC_SDTR2 register  ******************/</span></td></tr>
<tr name="6386" id="6386">
<td><a id="l6386" class='ln'>6386</a></td><td><span class="pp">#define</span> <a id="6386c9" class="tk">FMC_SDTR2_TMRD</a>                 ((<a id="6386c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt;TMRD[3:0] bits (Load mode register to active) */</span></td></tr>
<tr name="6387" id="6387">
<td><a id="l6387" class='ln'>6387</a></td><td><span class="pp">#define</span> <a id="6387c9" class="tk">FMC_SDTR2_TMRD_0</a>               ((<a id="6387c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6388" id="6388">
<td><a id="l6388" class='ln'>6388</a></td><td><span class="pp">#define</span> <a id="6388c9" class="tk">FMC_SDTR2_TMRD_1</a>               ((<a id="6388c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6389" id="6389">
<td><a id="l6389" class='ln'>6389</a></td><td><span class="pp">#define</span> <a id="6389c9" class="tk">FMC_SDTR2_TMRD_2</a>               ((<a id="6389c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6390" id="6390">
<td><a id="l6390" class='ln'>6390</a></td><td><span class="pp">#define</span> <a id="6390c9" class="tk">FMC_SDTR2_TMRD_3</a>               ((<a id="6390c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6391" id="6391">
<td><a id="l6391" class='ln'>6391</a></td><td><span class="pp">#define</span> <a id="6391c9" class="tk">FMC_SDTR2_TXSR</a>                 ((<a id="6391c42" class="tk">uint32_t</a>)0x000000F0)    <span class="ct">/*!&lt;TXSR[3:0] bits (Exit self refresh) */</span></td></tr>
<tr name="6392" id="6392">
<td><a id="l6392" class='ln'>6392</a></td><td><span class="pp">#define</span> <a id="6392c9" class="tk">FMC_SDTR2_TXSR_0</a>               ((<a id="6392c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6393" id="6393">
<td><a id="l6393" class='ln'>6393</a></td><td><span class="pp">#define</span> <a id="6393c9" class="tk">FMC_SDTR2_TXSR_1</a>               ((<a id="6393c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6394" id="6394">
<td><a id="l6394" class='ln'>6394</a></td><td><span class="pp">#define</span> <a id="6394c9" class="tk">FMC_SDTR2_TXSR_2</a>               ((<a id="6394c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6395" id="6395">
<td><a id="l6395" class='ln'>6395</a></td><td><span class="pp">#define</span> <a id="6395c9" class="tk">FMC_SDTR2_TXSR_3</a>               ((<a id="6395c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6396" id="6396">
<td><a id="l6396" class='ln'>6396</a></td><td><span class="pp">#define</span> <a id="6396c9" class="tk">FMC_SDTR2_TRAS</a>                 ((<a id="6396c42" class="tk">uint32_t</a>)0x00000F00)    <span class="ct">/*!&lt;TRAS[3:0] bits (Self refresh time) */</span></td></tr>
<tr name="6397" id="6397">
<td><a id="l6397" class='ln'>6397</a></td><td><span class="pp">#define</span> <a id="6397c9" class="tk">FMC_SDTR2_TRAS_0</a>               ((<a id="6397c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6398" id="6398">
<td><a id="l6398" class='ln'>6398</a></td><td><span class="pp">#define</span> <a id="6398c9" class="tk">FMC_SDTR2_TRAS_1</a>               ((<a id="6398c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6399" id="6399">
<td><a id="l6399" class='ln'>6399</a></td><td><span class="pp">#define</span> <a id="6399c9" class="tk">FMC_SDTR2_TRAS_2</a>               ((<a id="6399c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6400" id="6400">
<td><a id="l6400" class='ln'>6400</a></td><td><span class="pp">#define</span> <a id="6400c9" class="tk">FMC_SDTR2_TRAS_3</a>               ((<a id="6400c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6401" id="6401">
<td><a id="l6401" class='ln'>6401</a></td><td><span class="pp">#define</span> <a id="6401c9" class="tk">FMC_SDTR2_TRC</a>                  ((<a id="6401c42" class="tk">uint32_t</a>)0x0000F000)    <span class="ct">/*!&lt;TRC[2:0] bits (Row cycle delay) */</span></td></tr>
<tr name="6402" id="6402">
<td><a id="l6402" class='ln'>6402</a></td><td><span class="pp">#define</span> <a id="6402c9" class="tk">FMC_SDTR2_TRC_0</a>                ((<a id="6402c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6403" id="6403">
<td><a id="l6403" class='ln'>6403</a></td><td><span class="pp">#define</span> <a id="6403c9" class="tk">FMC_SDTR2_TRC_1</a>                ((<a id="6403c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6404" id="6404">
<td><a id="l6404" class='ln'>6404</a></td><td><span class="pp">#define</span> <a id="6404c9" class="tk">FMC_SDTR2_TRC_2</a>                ((<a id="6404c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6405" id="6405">
<td><a id="l6405" class='ln'>6405</a></td><td><span class="pp">#define</span> <a id="6405c9" class="tk">FMC_SDTR2_TWR</a>                  ((<a id="6405c42" class="tk">uint32_t</a>)0x000F0000)    <span class="ct">/*!&lt;TRC[2:0] bits (Write recovery delay) */</span></td></tr>
<tr name="6406" id="6406">
<td><a id="l6406" class='ln'>6406</a></td><td><span class="pp">#define</span> <a id="6406c9" class="tk">FMC_SDTR2_TWR_0</a>                ((<a id="6406c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6407" id="6407">
<td><a id="l6407" class='ln'>6407</a></td><td><span class="pp">#define</span> <a id="6407c9" class="tk">FMC_SDTR2_TWR_1</a>                ((<a id="6407c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6408" id="6408">
<td><a id="l6408" class='ln'>6408</a></td><td><span class="pp">#define</span> <a id="6408c9" class="tk">FMC_SDTR2_TWR_2</a>                ((<a id="6408c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6409" id="6409">
<td><a id="l6409" class='ln'>6409</a></td><td><span class="pp">#define</span> <a id="6409c9" class="tk">FMC_SDTR2_TRP</a>                  ((<a id="6409c42" class="tk">uint32_t</a>)0x00F00000)    <span class="ct">/*!&lt;TRP[2:0] bits (Row precharge delay) */</span></td></tr>
<tr name="6410" id="6410">
<td><a id="l6410" class='ln'>6410</a></td><td><span class="pp">#define</span> <a id="6410c9" class="tk">FMC_SDTR2_TRP_0</a>                ((<a id="6410c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6411" id="6411">
<td><a id="l6411" class='ln'>6411</a></td><td><span class="pp">#define</span> <a id="6411c9" class="tk">FMC_SDTR2_TRP_1</a>                ((<a id="6411c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6412" id="6412">
<td><a id="l6412" class='ln'>6412</a></td><td><span class="pp">#define</span> <a id="6412c9" class="tk">FMC_SDTR2_TRP_2</a>                ((<a id="6412c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6413" id="6413">
<td><a id="l6413" class='ln'>6413</a></td><td><span class="pp">#define</span> <a id="6413c9" class="tk">FMC_SDTR2_TRCD</a>                 ((<a id="6413c42" class="tk">uint32_t</a>)0x0F000000)    <span class="ct">/*!&lt;TRP[2:0] bits (Row to column delay) */</span></td></tr>
<tr name="6414" id="6414">
<td><a id="l6414" class='ln'>6414</a></td><td><span class="pp">#define</span> <a id="6414c9" class="tk">FMC_SDTR2_TRCD_0</a>               ((<a id="6414c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6415" id="6415">
<td><a id="l6415" class='ln'>6415</a></td><td><span class="pp">#define</span> <a id="6415c9" class="tk">FMC_SDTR2_TRCD_1</a>               ((<a id="6415c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6416" id="6416">
<td><a id="l6416" class='ln'>6416</a></td><td><span class="pp">#define</span> <a id="6416c9" class="tk">FMC_SDTR2_TRCD_2</a>               ((<a id="6416c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6417" id="6417">
<td><a id="l6417" class='ln'>6417</a></td><td></td></tr>
<tr name="6418" id="6418">
<td><a id="l6418" class='ln'>6418</a></td><td>  <span class="ct">/******************  Bit definition for FMC_SDCMR register  ******************/</span></td></tr>
<tr name="6419" id="6419">
<td><a id="l6419" class='ln'>6419</a></td><td><span class="pp">#define</span> <a id="6419c9" class="tk">FMC_SDCMR_MODE</a>                 ((<a id="6419c42" class="tk">uint32_t</a>)0x00000007)    <span class="ct">/*!&lt;MODE[2:0] bits (Command mode) */</span></td></tr>
<tr name="6420" id="6420">
<td><a id="l6420" class='ln'>6420</a></td><td><span class="pp">#define</span> <a id="6420c9" class="tk">FMC_SDCMR_MODE_0</a>               ((<a id="6420c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6421" id="6421">
<td><a id="l6421" class='ln'>6421</a></td><td><span class="pp">#define</span> <a id="6421c9" class="tk">FMC_SDCMR_MODE_1</a>               ((<a id="6421c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6422" id="6422">
<td><a id="l6422" class='ln'>6422</a></td><td><span class="pp">#define</span> <a id="6422c9" class="tk">FMC_SDCMR_MODE_2</a>               ((<a id="6422c42" class="tk">uint32_t</a>)0x00000003)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6423" id="6423">
<td><a id="l6423" class='ln'>6423</a></td><td><span class="pp">#define</span> <a id="6423c9" class="tk">FMC_SDCMR_CTB2</a>                 ((<a id="6423c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Command target 2 */</span></td></tr>
<tr name="6424" id="6424">
<td><a id="l6424" class='ln'>6424</a></td><td><span class="pp">#define</span> <a id="6424c9" class="tk">FMC_SDCMR_CTB1</a>                 ((<a id="6424c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Command target 1 */</span></td></tr>
<tr name="6425" id="6425">
<td><a id="l6425" class='ln'>6425</a></td><td><span class="pp">#define</span> <a id="6425c9" class="tk">FMC_SDCMR_NRFS</a>                 ((<a id="6425c42" class="tk">uint32_t</a>)0x000001E0)    <span class="ct">/*!&lt;NRFS[3:0] bits (Number of auto-refresh) */</span></td></tr>
<tr name="6426" id="6426">
<td><a id="l6426" class='ln'>6426</a></td><td><span class="pp">#define</span> <a id="6426c9" class="tk">FMC_SDCMR_NRFS_0</a>               ((<a id="6426c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6427" id="6427">
<td><a id="l6427" class='ln'>6427</a></td><td><span class="pp">#define</span> <a id="6427c9" class="tk">FMC_SDCMR_NRFS_1</a>               ((<a id="6427c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6428" id="6428">
<td><a id="l6428" class='ln'>6428</a></td><td><span class="pp">#define</span> <a id="6428c9" class="tk">FMC_SDCMR_NRFS_2</a>               ((<a id="6428c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6429" id="6429">
<td><a id="l6429" class='ln'>6429</a></td><td><span class="pp">#define</span> <a id="6429c9" class="tk">FMC_SDCMR_NRFS_3</a>               ((<a id="6429c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6430" id="6430">
<td><a id="l6430" class='ln'>6430</a></td><td><span class="pp">#define</span> <a id="6430c9" class="tk">FMC_SDCMR_MRD</a>                  ((<a id="6430c42" class="tk">uint32_t</a>)0x003FFE00)    <span class="ct">/*!&lt;MRD[12:0] bits (Mode register definition) */</span></td></tr>
<tr name="6431" id="6431">
<td><a id="l6431" class='ln'>6431</a></td><td></td></tr>
<tr name="6432" id="6432">
<td><a id="l6432" class='ln'>6432</a></td><td>  <span class="ct">/******************  Bit definition for FMC_SDRTR register  ******************/</span></td></tr>
<tr name="6433" id="6433">
<td><a id="l6433" class='ln'>6433</a></td><td><span class="pp">#define</span> <a id="6433c9" class="tk">FMC_SDRTR_CRE</a>                  ((<a id="6433c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Clear refresh error flag */</span></td></tr>
<tr name="6434" id="6434">
<td><a id="l6434" class='ln'>6434</a></td><td><span class="pp">#define</span> <a id="6434c9" class="tk">FMC_SDRTR_COUNT</a>                ((<a id="6434c42" class="tk">uint32_t</a>)0x00003FFE)    <span class="ct">/*!&lt;COUNT[12:0] bits (Refresh timer count) */</span></td></tr>
<tr name="6435" id="6435">
<td><a id="l6435" class='ln'>6435</a></td><td><span class="pp">#define</span> <a id="6435c9" class="tk">FMC_SDRTR_REIE</a>                 ((<a id="6435c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;RES interupt enable */</span></td></tr>
<tr name="6436" id="6436">
<td><a id="l6436" class='ln'>6436</a></td><td></td></tr>
<tr name="6437" id="6437">
<td><a id="l6437" class='ln'>6437</a></td><td>  <span class="ct">/******************  Bit definition for FMC_SDSR register  ******************/</span></td></tr>
<tr name="6438" id="6438">
<td><a id="l6438" class='ln'>6438</a></td><td><span class="pp">#define</span> <a id="6438c9" class="tk">FMC_SDSR_RE</a>                    ((<a id="6438c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Refresh error flag */</span></td></tr>
<tr name="6439" id="6439">
<td><a id="l6439" class='ln'>6439</a></td><td><span class="pp">#define</span> <a id="6439c9" class="tk">FMC_SDSR_MODES1</a>                ((<a id="6439c42" class="tk">uint32_t</a>)0x00000006)    <span class="ct">/*!&lt;MODES1[1:0]bits (Status mode for bank 1) */</span></td></tr>
<tr name="6440" id="6440">
<td><a id="l6440" class='ln'>6440</a></td><td><span class="pp">#define</span> <a id="6440c9" class="tk">FMC_SDSR_MODES1_0</a>              ((<a id="6440c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6441" id="6441">
<td><a id="l6441" class='ln'>6441</a></td><td><span class="pp">#define</span> <a id="6441c9" class="tk">FMC_SDSR_MODES1_1</a>              ((<a id="6441c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6442" id="6442">
<td><a id="l6442" class='ln'>6442</a></td><td><span class="pp">#define</span> <a id="6442c9" class="tk">FMC_SDSR_MODES2</a>                ((<a id="6442c42" class="tk">uint32_t</a>)0x00000018)    <span class="ct">/*!&lt;MODES2[1:0]bits (Status mode for bank 2) */</span></td></tr>
<tr name="6443" id="6443">
<td><a id="l6443" class='ln'>6443</a></td><td><span class="pp">#define</span> <a id="6443c9" class="tk">FMC_SDSR_MODES2_0</a>              ((<a id="6443c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6444" id="6444">
<td><a id="l6444" class='ln'>6444</a></td><td><span class="pp">#define</span> <a id="6444c9" class="tk">FMC_SDSR_MODES2_1</a>              ((<a id="6444c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6445" id="6445">
<td><a id="l6445" class='ln'>6445</a></td><td><span class="pp">#define</span> <a id="6445c9" class="tk">FMC_SDSR_BUSY</a>                  ((<a id="6445c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Busy status */</span></td></tr>
<tr name="6446" id="6446">
<td><a id="l6446" class='ln'>6446</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F427_437xx ||  STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span></td></tr>
<tr name="6447" id="6447">
<td><a id="l6447" class='ln'>6447</a></td><td></td></tr>
<tr name="6448" id="6448">
<td><a id="l6448" class='ln'>6448</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="6449" id="6449">
<td><a id="l6449" class='ln'>6449</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="6450" id="6450">
<td><a id="l6450" class='ln'>6450</a></td><td>  <span class="ct">/*                            General Purpose I/O                             */</span></td></tr>
<tr name="6451" id="6451">
<td><a id="l6451" class='ln'>6451</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="6452" id="6452">
<td><a id="l6452" class='ln'>6452</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="6453" id="6453">
<td><a id="l6453" class='ln'>6453</a></td><td>  <span class="ct">/******************  Bits definition for GPIO_MODER register  *****************/</span></td></tr>
<tr name="6454" id="6454">
<td><a id="l6454" class='ln'>6454</a></td><td><span class="pp">#define</span> <a id="6454c9" class="tk">GPIO_MODER_MODER0</a>              ((<a id="6454c42" class="tk">uint32_t</a>)0x00000003)</td></tr>
<tr name="6455" id="6455">
<td><a id="l6455" class='ln'>6455</a></td><td><span class="pp">#define</span> <a id="6455c9" class="tk">GPIO_MODER_MODER0_0</a>            ((<a id="6455c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="6456" id="6456">
<td><a id="l6456" class='ln'>6456</a></td><td><span class="pp">#define</span> <a id="6456c9" class="tk">GPIO_MODER_MODER0_1</a>            ((<a id="6456c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="6457" id="6457">
<td><a id="l6457" class='ln'>6457</a></td><td><span class="pp">#define</span> <a id="6457c9" class="tk">GPIO_MODER_MODER1</a>              ((<a id="6457c42" class="tk">uint32_t</a>)0x0000000C)</td></tr>
<tr name="6458" id="6458">
<td><a id="l6458" class='ln'>6458</a></td><td><span class="pp">#define</span> <a id="6458c9" class="tk">GPIO_MODER_MODER1_0</a>            ((<a id="6458c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="6459" id="6459">
<td><a id="l6459" class='ln'>6459</a></td><td><span class="pp">#define</span> <a id="6459c9" class="tk">GPIO_MODER_MODER1_1</a>            ((<a id="6459c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="6460" id="6460">
<td><a id="l6460" class='ln'>6460</a></td><td><span class="pp">#define</span> <a id="6460c9" class="tk">GPIO_MODER_MODER2</a>              ((<a id="6460c42" class="tk">uint32_t</a>)0x00000030)</td></tr>
<tr name="6461" id="6461">
<td><a id="l6461" class='ln'>6461</a></td><td><span class="pp">#define</span> <a id="6461c9" class="tk">GPIO_MODER_MODER2_0</a>            ((<a id="6461c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="6462" id="6462">
<td><a id="l6462" class='ln'>6462</a></td><td><span class="pp">#define</span> <a id="6462c9" class="tk">GPIO_MODER_MODER2_1</a>            ((<a id="6462c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="6463" id="6463">
<td><a id="l6463" class='ln'>6463</a></td><td><span class="pp">#define</span> <a id="6463c9" class="tk">GPIO_MODER_MODER3</a>              ((<a id="6463c42" class="tk">uint32_t</a>)0x000000C0)</td></tr>
<tr name="6464" id="6464">
<td><a id="l6464" class='ln'>6464</a></td><td><span class="pp">#define</span> <a id="6464c9" class="tk">GPIO_MODER_MODER3_0</a>            ((<a id="6464c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="6465" id="6465">
<td><a id="l6465" class='ln'>6465</a></td><td><span class="pp">#define</span> <a id="6465c9" class="tk">GPIO_MODER_MODER3_1</a>            ((<a id="6465c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="6466" id="6466">
<td><a id="l6466" class='ln'>6466</a></td><td><span class="pp">#define</span> <a id="6466c9" class="tk">GPIO_MODER_MODER4</a>              ((<a id="6466c42" class="tk">uint32_t</a>)0x00000300)</td></tr>
<tr name="6467" id="6467">
<td><a id="l6467" class='ln'>6467</a></td><td><span class="pp">#define</span> <a id="6467c9" class="tk">GPIO_MODER_MODER4_0</a>            ((<a id="6467c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="6468" id="6468">
<td><a id="l6468" class='ln'>6468</a></td><td><span class="pp">#define</span> <a id="6468c9" class="tk">GPIO_MODER_MODER4_1</a>            ((<a id="6468c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="6469" id="6469">
<td><a id="l6469" class='ln'>6469</a></td><td><span class="pp">#define</span> <a id="6469c9" class="tk">GPIO_MODER_MODER5</a>              ((<a id="6469c42" class="tk">uint32_t</a>)0x00000C00)</td></tr>
<tr name="6470" id="6470">
<td><a id="l6470" class='ln'>6470</a></td><td><span class="pp">#define</span> <a id="6470c9" class="tk">GPIO_MODER_MODER5_0</a>            ((<a id="6470c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="6471" id="6471">
<td><a id="l6471" class='ln'>6471</a></td><td><span class="pp">#define</span> <a id="6471c9" class="tk">GPIO_MODER_MODER5_1</a>            ((<a id="6471c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="6472" id="6472">
<td><a id="l6472" class='ln'>6472</a></td><td><span class="pp">#define</span> <a id="6472c9" class="tk">GPIO_MODER_MODER6</a>              ((<a id="6472c42" class="tk">uint32_t</a>)0x00003000)</td></tr>
<tr name="6473" id="6473">
<td><a id="l6473" class='ln'>6473</a></td><td><span class="pp">#define</span> <a id="6473c9" class="tk">GPIO_MODER_MODER6_0</a>            ((<a id="6473c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="6474" id="6474">
<td><a id="l6474" class='ln'>6474</a></td><td><span class="pp">#define</span> <a id="6474c9" class="tk">GPIO_MODER_MODER6_1</a>            ((<a id="6474c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="6475" id="6475">
<td><a id="l6475" class='ln'>6475</a></td><td><span class="pp">#define</span> <a id="6475c9" class="tk">GPIO_MODER_MODER7</a>              ((<a id="6475c42" class="tk">uint32_t</a>)0x0000C000)</td></tr>
<tr name="6476" id="6476">
<td><a id="l6476" class='ln'>6476</a></td><td><span class="pp">#define</span> <a id="6476c9" class="tk">GPIO_MODER_MODER7_0</a>            ((<a id="6476c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="6477" id="6477">
<td><a id="l6477" class='ln'>6477</a></td><td><span class="pp">#define</span> <a id="6477c9" class="tk">GPIO_MODER_MODER7_1</a>            ((<a id="6477c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="6478" id="6478">
<td><a id="l6478" class='ln'>6478</a></td><td><span class="pp">#define</span> <a id="6478c9" class="tk">GPIO_MODER_MODER8</a>              ((<a id="6478c42" class="tk">uint32_t</a>)0x00030000)</td></tr>
<tr name="6479" id="6479">
<td><a id="l6479" class='ln'>6479</a></td><td><span class="pp">#define</span> <a id="6479c9" class="tk">GPIO_MODER_MODER8_0</a>            ((<a id="6479c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="6480" id="6480">
<td><a id="l6480" class='ln'>6480</a></td><td><span class="pp">#define</span> <a id="6480c9" class="tk">GPIO_MODER_MODER8_1</a>            ((<a id="6480c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="6481" id="6481">
<td><a id="l6481" class='ln'>6481</a></td><td><span class="pp">#define</span> <a id="6481c9" class="tk">GPIO_MODER_MODER9</a>              ((<a id="6481c42" class="tk">uint32_t</a>)0x000C0000)</td></tr>
<tr name="6482" id="6482">
<td><a id="l6482" class='ln'>6482</a></td><td><span class="pp">#define</span> <a id="6482c9" class="tk">GPIO_MODER_MODER9_0</a>            ((<a id="6482c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="6483" id="6483">
<td><a id="l6483" class='ln'>6483</a></td><td><span class="pp">#define</span> <a id="6483c9" class="tk">GPIO_MODER_MODER9_1</a>            ((<a id="6483c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="6484" id="6484">
<td><a id="l6484" class='ln'>6484</a></td><td><span class="pp">#define</span> <a id="6484c9" class="tk">GPIO_MODER_MODER10</a>             ((<a id="6484c42" class="tk">uint32_t</a>)0x00300000)</td></tr>
<tr name="6485" id="6485">
<td><a id="l6485" class='ln'>6485</a></td><td><span class="pp">#define</span> <a id="6485c9" class="tk">GPIO_MODER_MODER10_0</a>           ((<a id="6485c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="6486" id="6486">
<td><a id="l6486" class='ln'>6486</a></td><td><span class="pp">#define</span> <a id="6486c9" class="tk">GPIO_MODER_MODER10_1</a>           ((<a id="6486c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="6487" id="6487">
<td><a id="l6487" class='ln'>6487</a></td><td><span class="pp">#define</span> <a id="6487c9" class="tk">GPIO_MODER_MODER11</a>             ((<a id="6487c42" class="tk">uint32_t</a>)0x00C00000)</td></tr>
<tr name="6488" id="6488">
<td><a id="l6488" class='ln'>6488</a></td><td><span class="pp">#define</span> <a id="6488c9" class="tk">GPIO_MODER_MODER11_0</a>           ((<a id="6488c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="6489" id="6489">
<td><a id="l6489" class='ln'>6489</a></td><td><span class="pp">#define</span> <a id="6489c9" class="tk">GPIO_MODER_MODER11_1</a>           ((<a id="6489c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="6490" id="6490">
<td><a id="l6490" class='ln'>6490</a></td><td><span class="pp">#define</span> <a id="6490c9" class="tk">GPIO_MODER_MODER12</a>             ((<a id="6490c42" class="tk">uint32_t</a>)0x03000000)</td></tr>
<tr name="6491" id="6491">
<td><a id="l6491" class='ln'>6491</a></td><td><span class="pp">#define</span> <a id="6491c9" class="tk">GPIO_MODER_MODER12_0</a>           ((<a id="6491c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="6492" id="6492">
<td><a id="l6492" class='ln'>6492</a></td><td><span class="pp">#define</span> <a id="6492c9" class="tk">GPIO_MODER_MODER12_1</a>           ((<a id="6492c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="6493" id="6493">
<td><a id="l6493" class='ln'>6493</a></td><td><span class="pp">#define</span> <a id="6493c9" class="tk">GPIO_MODER_MODER13</a>             ((<a id="6493c42" class="tk">uint32_t</a>)0x0C000000)</td></tr>
<tr name="6494" id="6494">
<td><a id="l6494" class='ln'>6494</a></td><td><span class="pp">#define</span> <a id="6494c9" class="tk">GPIO_MODER_MODER13_0</a>           ((<a id="6494c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="6495" id="6495">
<td><a id="l6495" class='ln'>6495</a></td><td><span class="pp">#define</span> <a id="6495c9" class="tk">GPIO_MODER_MODER13_1</a>           ((<a id="6495c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="6496" id="6496">
<td><a id="l6496" class='ln'>6496</a></td><td><span class="pp">#define</span> <a id="6496c9" class="tk">GPIO_MODER_MODER14</a>             ((<a id="6496c42" class="tk">uint32_t</a>)0x30000000)</td></tr>
<tr name="6497" id="6497">
<td><a id="l6497" class='ln'>6497</a></td><td><span class="pp">#define</span> <a id="6497c9" class="tk">GPIO_MODER_MODER14_0</a>           ((<a id="6497c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="6498" id="6498">
<td><a id="l6498" class='ln'>6498</a></td><td><span class="pp">#define</span> <a id="6498c9" class="tk">GPIO_MODER_MODER14_1</a>           ((<a id="6498c42" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="6499" id="6499">
<td><a id="l6499" class='ln'>6499</a></td><td><span class="pp">#define</span> <a id="6499c9" class="tk">GPIO_MODER_MODER15</a>             ((<a id="6499c42" class="tk">uint32_t</a>)0xC0000000)</td></tr>
<tr name="6500" id="6500">
<td><a id="l6500" class='ln'>6500</a></td><td><span class="pp">#define</span> <a id="6500c9" class="tk">GPIO_MODER_MODER15_0</a>           ((<a id="6500c42" class="tk">uint32_t</a>)0x40000000)</td></tr>
<tr name="6501" id="6501">
<td><a id="l6501" class='ln'>6501</a></td><td><span class="pp">#define</span> <a id="6501c9" class="tk">GPIO_MODER_MODER15_1</a>           ((<a id="6501c42" class="tk">uint32_t</a>)0x80000000)</td></tr>
<tr name="6502" id="6502">
<td><a id="l6502" class='ln'>6502</a></td><td></td></tr>
<tr name="6503" id="6503">
<td><a id="l6503" class='ln'>6503</a></td><td>  <span class="ct">/******************  Bits definition for GPIO_OTYPER register  ****************/</span></td></tr>
<tr name="6504" id="6504">
<td><a id="l6504" class='ln'>6504</a></td><td><span class="pp">#define</span> <a id="6504c9" class="tk">GPIO_OTYPER_OT_0</a>               ((<a id="6504c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="6505" id="6505">
<td><a id="l6505" class='ln'>6505</a></td><td><span class="pp">#define</span> <a id="6505c9" class="tk">GPIO_OTYPER_OT_1</a>               ((<a id="6505c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="6506" id="6506">
<td><a id="l6506" class='ln'>6506</a></td><td><span class="pp">#define</span> <a id="6506c9" class="tk">GPIO_OTYPER_OT_2</a>               ((<a id="6506c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="6507" id="6507">
<td><a id="l6507" class='ln'>6507</a></td><td><span class="pp">#define</span> <a id="6507c9" class="tk">GPIO_OTYPER_OT_3</a>               ((<a id="6507c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="6508" id="6508">
<td><a id="l6508" class='ln'>6508</a></td><td><span class="pp">#define</span> <a id="6508c9" class="tk">GPIO_OTYPER_OT_4</a>               ((<a id="6508c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="6509" id="6509">
<td><a id="l6509" class='ln'>6509</a></td><td><span class="pp">#define</span> <a id="6509c9" class="tk">GPIO_OTYPER_OT_5</a>               ((<a id="6509c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="6510" id="6510">
<td><a id="l6510" class='ln'>6510</a></td><td><span class="pp">#define</span> <a id="6510c9" class="tk">GPIO_OTYPER_OT_6</a>               ((<a id="6510c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="6511" id="6511">
<td><a id="l6511" class='ln'>6511</a></td><td><span class="pp">#define</span> <a id="6511c9" class="tk">GPIO_OTYPER_OT_7</a>               ((<a id="6511c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="6512" id="6512">
<td><a id="l6512" class='ln'>6512</a></td><td><span class="pp">#define</span> <a id="6512c9" class="tk">GPIO_OTYPER_OT_8</a>               ((<a id="6512c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="6513" id="6513">
<td><a id="l6513" class='ln'>6513</a></td><td><span class="pp">#define</span> <a id="6513c9" class="tk">GPIO_OTYPER_OT_9</a>               ((<a id="6513c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="6514" id="6514">
<td><a id="l6514" class='ln'>6514</a></td><td><span class="pp">#define</span> <a id="6514c9" class="tk">GPIO_OTYPER_OT_10</a>              ((<a id="6514c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="6515" id="6515">
<td><a id="l6515" class='ln'>6515</a></td><td><span class="pp">#define</span> <a id="6515c9" class="tk">GPIO_OTYPER_OT_11</a>              ((<a id="6515c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="6516" id="6516">
<td><a id="l6516" class='ln'>6516</a></td><td><span class="pp">#define</span> <a id="6516c9" class="tk">GPIO_OTYPER_OT_12</a>              ((<a id="6516c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="6517" id="6517">
<td><a id="l6517" class='ln'>6517</a></td><td><span class="pp">#define</span> <a id="6517c9" class="tk">GPIO_OTYPER_OT_13</a>              ((<a id="6517c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="6518" id="6518">
<td><a id="l6518" class='ln'>6518</a></td><td><span class="pp">#define</span> <a id="6518c9" class="tk">GPIO_OTYPER_OT_14</a>              ((<a id="6518c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="6519" id="6519">
<td><a id="l6519" class='ln'>6519</a></td><td><span class="pp">#define</span> <a id="6519c9" class="tk">GPIO_OTYPER_OT_15</a>              ((<a id="6519c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="6520" id="6520">
<td><a id="l6520" class='ln'>6520</a></td><td></td></tr>
<tr name="6521" id="6521">
<td><a id="l6521" class='ln'>6521</a></td><td>  <span class="ct">/******************  Bits definition for GPIO_OSPEEDR register  ***************/</span></td></tr>
<tr name="6522" id="6522">
<td><a id="l6522" class='ln'>6522</a></td><td><span class="pp">#define</span> <a id="6522c9" class="tk">GPIO_OSPEEDER_OSPEEDR0</a>         ((<a id="6522c42" class="tk">uint32_t</a>)0x00000003)</td></tr>
<tr name="6523" id="6523">
<td><a id="l6523" class='ln'>6523</a></td><td><span class="pp">#define</span> <a id="6523c9" class="tk">GPIO_OSPEEDER_OSPEEDR0_0</a>       ((<a id="6523c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="6524" id="6524">
<td><a id="l6524" class='ln'>6524</a></td><td><span class="pp">#define</span> <a id="6524c9" class="tk">GPIO_OSPEEDER_OSPEEDR0_1</a>       ((<a id="6524c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="6525" id="6525">
<td><a id="l6525" class='ln'>6525</a></td><td><span class="pp">#define</span> <a id="6525c9" class="tk">GPIO_OSPEEDER_OSPEEDR1</a>         ((<a id="6525c42" class="tk">uint32_t</a>)0x0000000C)</td></tr>
<tr name="6526" id="6526">
<td><a id="l6526" class='ln'>6526</a></td><td><span class="pp">#define</span> <a id="6526c9" class="tk">GPIO_OSPEEDER_OSPEEDR1_0</a>       ((<a id="6526c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="6527" id="6527">
<td><a id="l6527" class='ln'>6527</a></td><td><span class="pp">#define</span> <a id="6527c9" class="tk">GPIO_OSPEEDER_OSPEEDR1_1</a>       ((<a id="6527c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="6528" id="6528">
<td><a id="l6528" class='ln'>6528</a></td><td><span class="pp">#define</span> <a id="6528c9" class="tk">GPIO_OSPEEDER_OSPEEDR2</a>         ((<a id="6528c42" class="tk">uint32_t</a>)0x00000030)</td></tr>
<tr name="6529" id="6529">
<td><a id="l6529" class='ln'>6529</a></td><td><span class="pp">#define</span> <a id="6529c9" class="tk">GPIO_OSPEEDER_OSPEEDR2_0</a>       ((<a id="6529c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="6530" id="6530">
<td><a id="l6530" class='ln'>6530</a></td><td><span class="pp">#define</span> <a id="6530c9" class="tk">GPIO_OSPEEDER_OSPEEDR2_1</a>       ((<a id="6530c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="6531" id="6531">
<td><a id="l6531" class='ln'>6531</a></td><td><span class="pp">#define</span> <a id="6531c9" class="tk">GPIO_OSPEEDER_OSPEEDR3</a>         ((<a id="6531c42" class="tk">uint32_t</a>)0x000000C0)</td></tr>
<tr name="6532" id="6532">
<td><a id="l6532" class='ln'>6532</a></td><td><span class="pp">#define</span> <a id="6532c9" class="tk">GPIO_OSPEEDER_OSPEEDR3_0</a>       ((<a id="6532c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="6533" id="6533">
<td><a id="l6533" class='ln'>6533</a></td><td><span class="pp">#define</span> <a id="6533c9" class="tk">GPIO_OSPEEDER_OSPEEDR3_1</a>       ((<a id="6533c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="6534" id="6534">
<td><a id="l6534" class='ln'>6534</a></td><td><span class="pp">#define</span> <a id="6534c9" class="tk">GPIO_OSPEEDER_OSPEEDR4</a>         ((<a id="6534c42" class="tk">uint32_t</a>)0x00000300)</td></tr>
<tr name="6535" id="6535">
<td><a id="l6535" class='ln'>6535</a></td><td><span class="pp">#define</span> <a id="6535c9" class="tk">GPIO_OSPEEDER_OSPEEDR4_0</a>       ((<a id="6535c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="6536" id="6536">
<td><a id="l6536" class='ln'>6536</a></td><td><span class="pp">#define</span> <a id="6536c9" class="tk">GPIO_OSPEEDER_OSPEEDR4_1</a>       ((<a id="6536c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="6537" id="6537">
<td><a id="l6537" class='ln'>6537</a></td><td><span class="pp">#define</span> <a id="6537c9" class="tk">GPIO_OSPEEDER_OSPEEDR5</a>         ((<a id="6537c42" class="tk">uint32_t</a>)0x00000C00)</td></tr>
<tr name="6538" id="6538">
<td><a id="l6538" class='ln'>6538</a></td><td><span class="pp">#define</span> <a id="6538c9" class="tk">GPIO_OSPEEDER_OSPEEDR5_0</a>       ((<a id="6538c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="6539" id="6539">
<td><a id="l6539" class='ln'>6539</a></td><td><span class="pp">#define</span> <a id="6539c9" class="tk">GPIO_OSPEEDER_OSPEEDR5_1</a>       ((<a id="6539c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="6540" id="6540">
<td><a id="l6540" class='ln'>6540</a></td><td><span class="pp">#define</span> <a id="6540c9" class="tk">GPIO_OSPEEDER_OSPEEDR6</a>         ((<a id="6540c42" class="tk">uint32_t</a>)0x00003000)</td></tr>
<tr name="6541" id="6541">
<td><a id="l6541" class='ln'>6541</a></td><td><span class="pp">#define</span> <a id="6541c9" class="tk">GPIO_OSPEEDER_OSPEEDR6_0</a>       ((<a id="6541c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="6542" id="6542">
<td><a id="l6542" class='ln'>6542</a></td><td><span class="pp">#define</span> <a id="6542c9" class="tk">GPIO_OSPEEDER_OSPEEDR6_1</a>       ((<a id="6542c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="6543" id="6543">
<td><a id="l6543" class='ln'>6543</a></td><td><span class="pp">#define</span> <a id="6543c9" class="tk">GPIO_OSPEEDER_OSPEEDR7</a>         ((<a id="6543c42" class="tk">uint32_t</a>)0x0000C000)</td></tr>
<tr name="6544" id="6544">
<td><a id="l6544" class='ln'>6544</a></td><td><span class="pp">#define</span> <a id="6544c9" class="tk">GPIO_OSPEEDER_OSPEEDR7_0</a>       ((<a id="6544c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="6545" id="6545">
<td><a id="l6545" class='ln'>6545</a></td><td><span class="pp">#define</span> <a id="6545c9" class="tk">GPIO_OSPEEDER_OSPEEDR7_1</a>       ((<a id="6545c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="6546" id="6546">
<td><a id="l6546" class='ln'>6546</a></td><td><span class="pp">#define</span> <a id="6546c9" class="tk">GPIO_OSPEEDER_OSPEEDR8</a>         ((<a id="6546c42" class="tk">uint32_t</a>)0x00030000)</td></tr>
<tr name="6547" id="6547">
<td><a id="l6547" class='ln'>6547</a></td><td><span class="pp">#define</span> <a id="6547c9" class="tk">GPIO_OSPEEDER_OSPEEDR8_0</a>       ((<a id="6547c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="6548" id="6548">
<td><a id="l6548" class='ln'>6548</a></td><td><span class="pp">#define</span> <a id="6548c9" class="tk">GPIO_OSPEEDER_OSPEEDR8_1</a>       ((<a id="6548c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="6549" id="6549">
<td><a id="l6549" class='ln'>6549</a></td><td><span class="pp">#define</span> <a id="6549c9" class="tk">GPIO_OSPEEDER_OSPEEDR9</a>         ((<a id="6549c42" class="tk">uint32_t</a>)0x000C0000)</td></tr>
<tr name="6550" id="6550">
<td><a id="l6550" class='ln'>6550</a></td><td><span class="pp">#define</span> <a id="6550c9" class="tk">GPIO_OSPEEDER_OSPEEDR9_0</a>       ((<a id="6550c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="6551" id="6551">
<td><a id="l6551" class='ln'>6551</a></td><td><span class="pp">#define</span> <a id="6551c9" class="tk">GPIO_OSPEEDER_OSPEEDR9_1</a>       ((<a id="6551c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="6552" id="6552">
<td><a id="l6552" class='ln'>6552</a></td><td><span class="pp">#define</span> <a id="6552c9" class="tk">GPIO_OSPEEDER_OSPEEDR10</a>        ((<a id="6552c42" class="tk">uint32_t</a>)0x00300000)</td></tr>
<tr name="6553" id="6553">
<td><a id="l6553" class='ln'>6553</a></td><td><span class="pp">#define</span> <a id="6553c9" class="tk">GPIO_OSPEEDER_OSPEEDR10_0</a>      ((<a id="6553c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="6554" id="6554">
<td><a id="l6554" class='ln'>6554</a></td><td><span class="pp">#define</span> <a id="6554c9" class="tk">GPIO_OSPEEDER_OSPEEDR10_1</a>      ((<a id="6554c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="6555" id="6555">
<td><a id="l6555" class='ln'>6555</a></td><td><span class="pp">#define</span> <a id="6555c9" class="tk">GPIO_OSPEEDER_OSPEEDR11</a>        ((<a id="6555c42" class="tk">uint32_t</a>)0x00C00000)</td></tr>
<tr name="6556" id="6556">
<td><a id="l6556" class='ln'>6556</a></td><td><span class="pp">#define</span> <a id="6556c9" class="tk">GPIO_OSPEEDER_OSPEEDR11_0</a>      ((<a id="6556c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="6557" id="6557">
<td><a id="l6557" class='ln'>6557</a></td><td><span class="pp">#define</span> <a id="6557c9" class="tk">GPIO_OSPEEDER_OSPEEDR11_1</a>      ((<a id="6557c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="6558" id="6558">
<td><a id="l6558" class='ln'>6558</a></td><td><span class="pp">#define</span> <a id="6558c9" class="tk">GPIO_OSPEEDER_OSPEEDR12</a>        ((<a id="6558c42" class="tk">uint32_t</a>)0x03000000)</td></tr>
<tr name="6559" id="6559">
<td><a id="l6559" class='ln'>6559</a></td><td><span class="pp">#define</span> <a id="6559c9" class="tk">GPIO_OSPEEDER_OSPEEDR12_0</a>      ((<a id="6559c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="6560" id="6560">
<td><a id="l6560" class='ln'>6560</a></td><td><span class="pp">#define</span> <a id="6560c9" class="tk">GPIO_OSPEEDER_OSPEEDR12_1</a>      ((<a id="6560c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="6561" id="6561">
<td><a id="l6561" class='ln'>6561</a></td><td><span class="pp">#define</span> <a id="6561c9" class="tk">GPIO_OSPEEDER_OSPEEDR13</a>        ((<a id="6561c42" class="tk">uint32_t</a>)0x0C000000)</td></tr>
<tr name="6562" id="6562">
<td><a id="l6562" class='ln'>6562</a></td><td><span class="pp">#define</span> <a id="6562c9" class="tk">GPIO_OSPEEDER_OSPEEDR13_0</a>      ((<a id="6562c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="6563" id="6563">
<td><a id="l6563" class='ln'>6563</a></td><td><span class="pp">#define</span> <a id="6563c9" class="tk">GPIO_OSPEEDER_OSPEEDR13_1</a>      ((<a id="6563c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="6564" id="6564">
<td><a id="l6564" class='ln'>6564</a></td><td><span class="pp">#define</span> <a id="6564c9" class="tk">GPIO_OSPEEDER_OSPEEDR14</a>        ((<a id="6564c42" class="tk">uint32_t</a>)0x30000000)</td></tr>
<tr name="6565" id="6565">
<td><a id="l6565" class='ln'>6565</a></td><td><span class="pp">#define</span> <a id="6565c9" class="tk">GPIO_OSPEEDER_OSPEEDR14_0</a>      ((<a id="6565c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="6566" id="6566">
<td><a id="l6566" class='ln'>6566</a></td><td><span class="pp">#define</span> <a id="6566c9" class="tk">GPIO_OSPEEDER_OSPEEDR14_1</a>      ((<a id="6566c42" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="6567" id="6567">
<td><a id="l6567" class='ln'>6567</a></td><td><span class="pp">#define</span> <a id="6567c9" class="tk">GPIO_OSPEEDER_OSPEEDR15</a>        ((<a id="6567c42" class="tk">uint32_t</a>)0xC0000000)</td></tr>
<tr name="6568" id="6568">
<td><a id="l6568" class='ln'>6568</a></td><td><span class="pp">#define</span> <a id="6568c9" class="tk">GPIO_OSPEEDER_OSPEEDR15_0</a>      ((<a id="6568c42" class="tk">uint32_t</a>)0x40000000)</td></tr>
<tr name="6569" id="6569">
<td><a id="l6569" class='ln'>6569</a></td><td><span class="pp">#define</span> <a id="6569c9" class="tk">GPIO_OSPEEDER_OSPEEDR15_1</a>      ((<a id="6569c42" class="tk">uint32_t</a>)0x80000000)</td></tr>
<tr name="6570" id="6570">
<td><a id="l6570" class='ln'>6570</a></td><td></td></tr>
<tr name="6571" id="6571">
<td><a id="l6571" class='ln'>6571</a></td><td>  <span class="ct">/******************  Bits definition for GPIO_PUPDR register  *****************/</span></td></tr>
<tr name="6572" id="6572">
<td><a id="l6572" class='ln'>6572</a></td><td><span class="pp">#define</span> <a id="6572c9" class="tk">GPIO_PUPDR_PUPDR0</a>              ((<a id="6572c42" class="tk">uint32_t</a>)0x00000003)</td></tr>
<tr name="6573" id="6573">
<td><a id="l6573" class='ln'>6573</a></td><td><span class="pp">#define</span> <a id="6573c9" class="tk">GPIO_PUPDR_PUPDR0_0</a>            ((<a id="6573c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="6574" id="6574">
<td><a id="l6574" class='ln'>6574</a></td><td><span class="pp">#define</span> <a id="6574c9" class="tk">GPIO_PUPDR_PUPDR0_1</a>            ((<a id="6574c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="6575" id="6575">
<td><a id="l6575" class='ln'>6575</a></td><td><span class="pp">#define</span> <a id="6575c9" class="tk">GPIO_PUPDR_PUPDR1</a>              ((<a id="6575c42" class="tk">uint32_t</a>)0x0000000C)</td></tr>
<tr name="6576" id="6576">
<td><a id="l6576" class='ln'>6576</a></td><td><span class="pp">#define</span> <a id="6576c9" class="tk">GPIO_PUPDR_PUPDR1_0</a>            ((<a id="6576c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="6577" id="6577">
<td><a id="l6577" class='ln'>6577</a></td><td><span class="pp">#define</span> <a id="6577c9" class="tk">GPIO_PUPDR_PUPDR1_1</a>            ((<a id="6577c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="6578" id="6578">
<td><a id="l6578" class='ln'>6578</a></td><td><span class="pp">#define</span> <a id="6578c9" class="tk">GPIO_PUPDR_PUPDR2</a>              ((<a id="6578c42" class="tk">uint32_t</a>)0x00000030)</td></tr>
<tr name="6579" id="6579">
<td><a id="l6579" class='ln'>6579</a></td><td><span class="pp">#define</span> <a id="6579c9" class="tk">GPIO_PUPDR_PUPDR2_0</a>            ((<a id="6579c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="6580" id="6580">
<td><a id="l6580" class='ln'>6580</a></td><td><span class="pp">#define</span> <a id="6580c9" class="tk">GPIO_PUPDR_PUPDR2_1</a>            ((<a id="6580c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="6581" id="6581">
<td><a id="l6581" class='ln'>6581</a></td><td><span class="pp">#define</span> <a id="6581c9" class="tk">GPIO_PUPDR_PUPDR3</a>              ((<a id="6581c42" class="tk">uint32_t</a>)0x000000C0)</td></tr>
<tr name="6582" id="6582">
<td><a id="l6582" class='ln'>6582</a></td><td><span class="pp">#define</span> <a id="6582c9" class="tk">GPIO_PUPDR_PUPDR3_0</a>            ((<a id="6582c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="6583" id="6583">
<td><a id="l6583" class='ln'>6583</a></td><td><span class="pp">#define</span> <a id="6583c9" class="tk">GPIO_PUPDR_PUPDR3_1</a>            ((<a id="6583c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="6584" id="6584">
<td><a id="l6584" class='ln'>6584</a></td><td><span class="pp">#define</span> <a id="6584c9" class="tk">GPIO_PUPDR_PUPDR4</a>              ((<a id="6584c42" class="tk">uint32_t</a>)0x00000300)</td></tr>
<tr name="6585" id="6585">
<td><a id="l6585" class='ln'>6585</a></td><td><span class="pp">#define</span> <a id="6585c9" class="tk">GPIO_PUPDR_PUPDR4_0</a>            ((<a id="6585c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="6586" id="6586">
<td><a id="l6586" class='ln'>6586</a></td><td><span class="pp">#define</span> <a id="6586c9" class="tk">GPIO_PUPDR_PUPDR4_1</a>            ((<a id="6586c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="6587" id="6587">
<td><a id="l6587" class='ln'>6587</a></td><td><span class="pp">#define</span> <a id="6587c9" class="tk">GPIO_PUPDR_PUPDR5</a>              ((<a id="6587c42" class="tk">uint32_t</a>)0x00000C00)</td></tr>
<tr name="6588" id="6588">
<td><a id="l6588" class='ln'>6588</a></td><td><span class="pp">#define</span> <a id="6588c9" class="tk">GPIO_PUPDR_PUPDR5_0</a>            ((<a id="6588c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="6589" id="6589">
<td><a id="l6589" class='ln'>6589</a></td><td><span class="pp">#define</span> <a id="6589c9" class="tk">GPIO_PUPDR_PUPDR5_1</a>            ((<a id="6589c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="6590" id="6590">
<td><a id="l6590" class='ln'>6590</a></td><td><span class="pp">#define</span> <a id="6590c9" class="tk">GPIO_PUPDR_PUPDR6</a>              ((<a id="6590c42" class="tk">uint32_t</a>)0x00003000)</td></tr>
<tr name="6591" id="6591">
<td><a id="l6591" class='ln'>6591</a></td><td><span class="pp">#define</span> <a id="6591c9" class="tk">GPIO_PUPDR_PUPDR6_0</a>            ((<a id="6591c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="6592" id="6592">
<td><a id="l6592" class='ln'>6592</a></td><td><span class="pp">#define</span> <a id="6592c9" class="tk">GPIO_PUPDR_PUPDR6_1</a>            ((<a id="6592c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="6593" id="6593">
<td><a id="l6593" class='ln'>6593</a></td><td><span class="pp">#define</span> <a id="6593c9" class="tk">GPIO_PUPDR_PUPDR7</a>              ((<a id="6593c42" class="tk">uint32_t</a>)0x0000C000)</td></tr>
<tr name="6594" id="6594">
<td><a id="l6594" class='ln'>6594</a></td><td><span class="pp">#define</span> <a id="6594c9" class="tk">GPIO_PUPDR_PUPDR7_0</a>            ((<a id="6594c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="6595" id="6595">
<td><a id="l6595" class='ln'>6595</a></td><td><span class="pp">#define</span> <a id="6595c9" class="tk">GPIO_PUPDR_PUPDR7_1</a>            ((<a id="6595c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="6596" id="6596">
<td><a id="l6596" class='ln'>6596</a></td><td><span class="pp">#define</span> <a id="6596c9" class="tk">GPIO_PUPDR_PUPDR8</a>              ((<a id="6596c42" class="tk">uint32_t</a>)0x00030000)</td></tr>
<tr name="6597" id="6597">
<td><a id="l6597" class='ln'>6597</a></td><td><span class="pp">#define</span> <a id="6597c9" class="tk">GPIO_PUPDR_PUPDR8_0</a>            ((<a id="6597c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="6598" id="6598">
<td><a id="l6598" class='ln'>6598</a></td><td><span class="pp">#define</span> <a id="6598c9" class="tk">GPIO_PUPDR_PUPDR8_1</a>            ((<a id="6598c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="6599" id="6599">
<td><a id="l6599" class='ln'>6599</a></td><td><span class="pp">#define</span> <a id="6599c9" class="tk">GPIO_PUPDR_PUPDR9</a>              ((<a id="6599c42" class="tk">uint32_t</a>)0x000C0000)</td></tr>
<tr name="6600" id="6600">
<td><a id="l6600" class='ln'>6600</a></td><td><span class="pp">#define</span> <a id="6600c9" class="tk">GPIO_PUPDR_PUPDR9_0</a>            ((<a id="6600c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="6601" id="6601">
<td><a id="l6601" class='ln'>6601</a></td><td><span class="pp">#define</span> <a id="6601c9" class="tk">GPIO_PUPDR_PUPDR9_1</a>            ((<a id="6601c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="6602" id="6602">
<td><a id="l6602" class='ln'>6602</a></td><td><span class="pp">#define</span> <a id="6602c9" class="tk">GPIO_PUPDR_PUPDR10</a>             ((<a id="6602c42" class="tk">uint32_t</a>)0x00300000)</td></tr>
<tr name="6603" id="6603">
<td><a id="l6603" class='ln'>6603</a></td><td><span class="pp">#define</span> <a id="6603c9" class="tk">GPIO_PUPDR_PUPDR10_0</a>           ((<a id="6603c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="6604" id="6604">
<td><a id="l6604" class='ln'>6604</a></td><td><span class="pp">#define</span> <a id="6604c9" class="tk">GPIO_PUPDR_PUPDR10_1</a>           ((<a id="6604c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="6605" id="6605">
<td><a id="l6605" class='ln'>6605</a></td><td><span class="pp">#define</span> <a id="6605c9" class="tk">GPIO_PUPDR_PUPDR11</a>             ((<a id="6605c42" class="tk">uint32_t</a>)0x00C00000)</td></tr>
<tr name="6606" id="6606">
<td><a id="l6606" class='ln'>6606</a></td><td><span class="pp">#define</span> <a id="6606c9" class="tk">GPIO_PUPDR_PUPDR11_0</a>           ((<a id="6606c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="6607" id="6607">
<td><a id="l6607" class='ln'>6607</a></td><td><span class="pp">#define</span> <a id="6607c9" class="tk">GPIO_PUPDR_PUPDR11_1</a>           ((<a id="6607c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="6608" id="6608">
<td><a id="l6608" class='ln'>6608</a></td><td><span class="pp">#define</span> <a id="6608c9" class="tk">GPIO_PUPDR_PUPDR12</a>             ((<a id="6608c42" class="tk">uint32_t</a>)0x03000000)</td></tr>
<tr name="6609" id="6609">
<td><a id="l6609" class='ln'>6609</a></td><td><span class="pp">#define</span> <a id="6609c9" class="tk">GPIO_PUPDR_PUPDR12_0</a>           ((<a id="6609c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="6610" id="6610">
<td><a id="l6610" class='ln'>6610</a></td><td><span class="pp">#define</span> <a id="6610c9" class="tk">GPIO_PUPDR_PUPDR12_1</a>           ((<a id="6610c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="6611" id="6611">
<td><a id="l6611" class='ln'>6611</a></td><td><span class="pp">#define</span> <a id="6611c9" class="tk">GPIO_PUPDR_PUPDR13</a>             ((<a id="6611c42" class="tk">uint32_t</a>)0x0C000000)</td></tr>
<tr name="6612" id="6612">
<td><a id="l6612" class='ln'>6612</a></td><td><span class="pp">#define</span> <a id="6612c9" class="tk">GPIO_PUPDR_PUPDR13_0</a>           ((<a id="6612c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="6613" id="6613">
<td><a id="l6613" class='ln'>6613</a></td><td><span class="pp">#define</span> <a id="6613c9" class="tk">GPIO_PUPDR_PUPDR13_1</a>           ((<a id="6613c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="6614" id="6614">
<td><a id="l6614" class='ln'>6614</a></td><td><span class="pp">#define</span> <a id="6614c9" class="tk">GPIO_PUPDR_PUPDR14</a>             ((<a id="6614c42" class="tk">uint32_t</a>)0x30000000)</td></tr>
<tr name="6615" id="6615">
<td><a id="l6615" class='ln'>6615</a></td><td><span class="pp">#define</span> <a id="6615c9" class="tk">GPIO_PUPDR_PUPDR14_0</a>           ((<a id="6615c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="6616" id="6616">
<td><a id="l6616" class='ln'>6616</a></td><td><span class="pp">#define</span> <a id="6616c9" class="tk">GPIO_PUPDR_PUPDR14_1</a>           ((<a id="6616c42" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="6617" id="6617">
<td><a id="l6617" class='ln'>6617</a></td><td><span class="pp">#define</span> <a id="6617c9" class="tk">GPIO_PUPDR_PUPDR15</a>             ((<a id="6617c42" class="tk">uint32_t</a>)0xC0000000)</td></tr>
<tr name="6618" id="6618">
<td><a id="l6618" class='ln'>6618</a></td><td><span class="pp">#define</span> <a id="6618c9" class="tk">GPIO_PUPDR_PUPDR15_0</a>           ((<a id="6618c42" class="tk">uint32_t</a>)0x40000000)</td></tr>
<tr name="6619" id="6619">
<td><a id="l6619" class='ln'>6619</a></td><td><span class="pp">#define</span> <a id="6619c9" class="tk">GPIO_PUPDR_PUPDR15_1</a>           ((<a id="6619c42" class="tk">uint32_t</a>)0x80000000)</td></tr>
<tr name="6620" id="6620">
<td><a id="l6620" class='ln'>6620</a></td><td></td></tr>
<tr name="6621" id="6621">
<td><a id="l6621" class='ln'>6621</a></td><td>  <span class="ct">/******************  Bits definition for GPIO_IDR register  *******************/</span></td></tr>
<tr name="6622" id="6622">
<td><a id="l6622" class='ln'>6622</a></td><td><span class="pp">#define</span> <a id="6622c9" class="tk">GPIO_IDR_IDR_0</a>                 ((<a id="6622c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="6623" id="6623">
<td><a id="l6623" class='ln'>6623</a></td><td><span class="pp">#define</span> <a id="6623c9" class="tk">GPIO_IDR_IDR_1</a>                 ((<a id="6623c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="6624" id="6624">
<td><a id="l6624" class='ln'>6624</a></td><td><span class="pp">#define</span> <a id="6624c9" class="tk">GPIO_IDR_IDR_2</a>                 ((<a id="6624c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="6625" id="6625">
<td><a id="l6625" class='ln'>6625</a></td><td><span class="pp">#define</span> <a id="6625c9" class="tk">GPIO_IDR_IDR_3</a>                 ((<a id="6625c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="6626" id="6626">
<td><a id="l6626" class='ln'>6626</a></td><td><span class="pp">#define</span> <a id="6626c9" class="tk">GPIO_IDR_IDR_4</a>                 ((<a id="6626c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="6627" id="6627">
<td><a id="l6627" class='ln'>6627</a></td><td><span class="pp">#define</span> <a id="6627c9" class="tk">GPIO_IDR_IDR_5</a>                 ((<a id="6627c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="6628" id="6628">
<td><a id="l6628" class='ln'>6628</a></td><td><span class="pp">#define</span> <a id="6628c9" class="tk">GPIO_IDR_IDR_6</a>                 ((<a id="6628c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="6629" id="6629">
<td><a id="l6629" class='ln'>6629</a></td><td><span class="pp">#define</span> <a id="6629c9" class="tk">GPIO_IDR_IDR_7</a>                 ((<a id="6629c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="6630" id="6630">
<td><a id="l6630" class='ln'>6630</a></td><td><span class="pp">#define</span> <a id="6630c9" class="tk">GPIO_IDR_IDR_8</a>                 ((<a id="6630c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="6631" id="6631">
<td><a id="l6631" class='ln'>6631</a></td><td><span class="pp">#define</span> <a id="6631c9" class="tk">GPIO_IDR_IDR_9</a>                 ((<a id="6631c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="6632" id="6632">
<td><a id="l6632" class='ln'>6632</a></td><td><span class="pp">#define</span> <a id="6632c9" class="tk">GPIO_IDR_IDR_10</a>                ((<a id="6632c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="6633" id="6633">
<td><a id="l6633" class='ln'>6633</a></td><td><span class="pp">#define</span> <a id="6633c9" class="tk">GPIO_IDR_IDR_11</a>                ((<a id="6633c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="6634" id="6634">
<td><a id="l6634" class='ln'>6634</a></td><td><span class="pp">#define</span> <a id="6634c9" class="tk">GPIO_IDR_IDR_12</a>                ((<a id="6634c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="6635" id="6635">
<td><a id="l6635" class='ln'>6635</a></td><td><span class="pp">#define</span> <a id="6635c9" class="tk">GPIO_IDR_IDR_13</a>                ((<a id="6635c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="6636" id="6636">
<td><a id="l6636" class='ln'>6636</a></td><td><span class="pp">#define</span> <a id="6636c9" class="tk">GPIO_IDR_IDR_14</a>                ((<a id="6636c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="6637" id="6637">
<td><a id="l6637" class='ln'>6637</a></td><td><span class="pp">#define</span> <a id="6637c9" class="tk">GPIO_IDR_IDR_15</a>                ((<a id="6637c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="6638" id="6638">
<td><a id="l6638" class='ln'>6638</a></td><td></td></tr>
<tr name="6639" id="6639">
<td><a id="l6639" class='ln'>6639</a></td><td>  <span class="ct">/* Old GPIO_IDR register bits definition, maintained for legacy purpose */</span></td></tr>
<tr name="6640" id="6640">
<td><a id="l6640" class='ln'>6640</a></td><td><span class="pp">#define</span> <a id="6640c9" class="tk">GPIO_OTYPER_IDR_0</a>              <a id="6640c40" class="tk">GPIO_IDR_IDR_0</a></td></tr>
<tr name="6641" id="6641">
<td><a id="l6641" class='ln'>6641</a></td><td><span class="pp">#define</span> <a id="6641c9" class="tk">GPIO_OTYPER_IDR_1</a>              <a id="6641c40" class="tk">GPIO_IDR_IDR_1</a></td></tr>
<tr name="6642" id="6642">
<td><a id="l6642" class='ln'>6642</a></td><td><span class="pp">#define</span> <a id="6642c9" class="tk">GPIO_OTYPER_IDR_2</a>              <a id="6642c40" class="tk">GPIO_IDR_IDR_2</a></td></tr>
<tr name="6643" id="6643">
<td><a id="l6643" class='ln'>6643</a></td><td><span class="pp">#define</span> <a id="6643c9" class="tk">GPIO_OTYPER_IDR_3</a>              <a id="6643c40" class="tk">GPIO_IDR_IDR_3</a></td></tr>
<tr name="6644" id="6644">
<td><a id="l6644" class='ln'>6644</a></td><td><span class="pp">#define</span> <a id="6644c9" class="tk">GPIO_OTYPER_IDR_4</a>              <a id="6644c40" class="tk">GPIO_IDR_IDR_4</a></td></tr>
<tr name="6645" id="6645">
<td><a id="l6645" class='ln'>6645</a></td><td><span class="pp">#define</span> <a id="6645c9" class="tk">GPIO_OTYPER_IDR_5</a>              <a id="6645c40" class="tk">GPIO_IDR_IDR_5</a></td></tr>
<tr name="6646" id="6646">
<td><a id="l6646" class='ln'>6646</a></td><td><span class="pp">#define</span> <a id="6646c9" class="tk">GPIO_OTYPER_IDR_6</a>              <a id="6646c40" class="tk">GPIO_IDR_IDR_6</a></td></tr>
<tr name="6647" id="6647">
<td><a id="l6647" class='ln'>6647</a></td><td><span class="pp">#define</span> <a id="6647c9" class="tk">GPIO_OTYPER_IDR_7</a>              <a id="6647c40" class="tk">GPIO_IDR_IDR_7</a></td></tr>
<tr name="6648" id="6648">
<td><a id="l6648" class='ln'>6648</a></td><td><span class="pp">#define</span> <a id="6648c9" class="tk">GPIO_OTYPER_IDR_8</a>              <a id="6648c40" class="tk">GPIO_IDR_IDR_8</a></td></tr>
<tr name="6649" id="6649">
<td><a id="l6649" class='ln'>6649</a></td><td><span class="pp">#define</span> <a id="6649c9" class="tk">GPIO_OTYPER_IDR_9</a>              <a id="6649c40" class="tk">GPIO_IDR_IDR_9</a></td></tr>
<tr name="6650" id="6650">
<td><a id="l6650" class='ln'>6650</a></td><td><span class="pp">#define</span> <a id="6650c9" class="tk">GPIO_OTYPER_IDR_10</a>             <a id="6650c40" class="tk">GPIO_IDR_IDR_10</a></td></tr>
<tr name="6651" id="6651">
<td><a id="l6651" class='ln'>6651</a></td><td><span class="pp">#define</span> <a id="6651c9" class="tk">GPIO_OTYPER_IDR_11</a>             <a id="6651c40" class="tk">GPIO_IDR_IDR_11</a></td></tr>
<tr name="6652" id="6652">
<td><a id="l6652" class='ln'>6652</a></td><td><span class="pp">#define</span> <a id="6652c9" class="tk">GPIO_OTYPER_IDR_12</a>             <a id="6652c40" class="tk">GPIO_IDR_IDR_12</a></td></tr>
<tr name="6653" id="6653">
<td><a id="l6653" class='ln'>6653</a></td><td><span class="pp">#define</span> <a id="6653c9" class="tk">GPIO_OTYPER_IDR_13</a>             <a id="6653c40" class="tk">GPIO_IDR_IDR_13</a></td></tr>
<tr name="6654" id="6654">
<td><a id="l6654" class='ln'>6654</a></td><td><span class="pp">#define</span> <a id="6654c9" class="tk">GPIO_OTYPER_IDR_14</a>             <a id="6654c40" class="tk">GPIO_IDR_IDR_14</a></td></tr>
<tr name="6655" id="6655">
<td><a id="l6655" class='ln'>6655</a></td><td><span class="pp">#define</span> <a id="6655c9" class="tk">GPIO_OTYPER_IDR_15</a>             <a id="6655c40" class="tk">GPIO_IDR_IDR_15</a></td></tr>
<tr name="6656" id="6656">
<td><a id="l6656" class='ln'>6656</a></td><td></td></tr>
<tr name="6657" id="6657">
<td><a id="l6657" class='ln'>6657</a></td><td>  <span class="ct">/******************  Bits definition for GPIO_ODR register  *******************/</span></td></tr>
<tr name="6658" id="6658">
<td><a id="l6658" class='ln'>6658</a></td><td><span class="pp">#define</span> <a id="6658c9" class="tk">GPIO_ODR_ODR_0</a>                 ((<a id="6658c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="6659" id="6659">
<td><a id="l6659" class='ln'>6659</a></td><td><span class="pp">#define</span> <a id="6659c9" class="tk">GPIO_ODR_ODR_1</a>                 ((<a id="6659c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="6660" id="6660">
<td><a id="l6660" class='ln'>6660</a></td><td><span class="pp">#define</span> <a id="6660c9" class="tk">GPIO_ODR_ODR_2</a>                 ((<a id="6660c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="6661" id="6661">
<td><a id="l6661" class='ln'>6661</a></td><td><span class="pp">#define</span> <a id="6661c9" class="tk">GPIO_ODR_ODR_3</a>                 ((<a id="6661c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="6662" id="6662">
<td><a id="l6662" class='ln'>6662</a></td><td><span class="pp">#define</span> <a id="6662c9" class="tk">GPIO_ODR_ODR_4</a>                 ((<a id="6662c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="6663" id="6663">
<td><a id="l6663" class='ln'>6663</a></td><td><span class="pp">#define</span> <a id="6663c9" class="tk">GPIO_ODR_ODR_5</a>                 ((<a id="6663c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="6664" id="6664">
<td><a id="l6664" class='ln'>6664</a></td><td><span class="pp">#define</span> <a id="6664c9" class="tk">GPIO_ODR_ODR_6</a>                 ((<a id="6664c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="6665" id="6665">
<td><a id="l6665" class='ln'>6665</a></td><td><span class="pp">#define</span> <a id="6665c9" class="tk">GPIO_ODR_ODR_7</a>                 ((<a id="6665c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="6666" id="6666">
<td><a id="l6666" class='ln'>6666</a></td><td><span class="pp">#define</span> <a id="6666c9" class="tk">GPIO_ODR_ODR_8</a>                 ((<a id="6666c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="6667" id="6667">
<td><a id="l6667" class='ln'>6667</a></td><td><span class="pp">#define</span> <a id="6667c9" class="tk">GPIO_ODR_ODR_9</a>                 ((<a id="6667c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="6668" id="6668">
<td><a id="l6668" class='ln'>6668</a></td><td><span class="pp">#define</span> <a id="6668c9" class="tk">GPIO_ODR_ODR_10</a>                ((<a id="6668c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="6669" id="6669">
<td><a id="l6669" class='ln'>6669</a></td><td><span class="pp">#define</span> <a id="6669c9" class="tk">GPIO_ODR_ODR_11</a>                ((<a id="6669c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="6670" id="6670">
<td><a id="l6670" class='ln'>6670</a></td><td><span class="pp">#define</span> <a id="6670c9" class="tk">GPIO_ODR_ODR_12</a>                ((<a id="6670c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="6671" id="6671">
<td><a id="l6671" class='ln'>6671</a></td><td><span class="pp">#define</span> <a id="6671c9" class="tk">GPIO_ODR_ODR_13</a>                ((<a id="6671c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="6672" id="6672">
<td><a id="l6672" class='ln'>6672</a></td><td><span class="pp">#define</span> <a id="6672c9" class="tk">GPIO_ODR_ODR_14</a>                ((<a id="6672c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="6673" id="6673">
<td><a id="l6673" class='ln'>6673</a></td><td><span class="pp">#define</span> <a id="6673c9" class="tk">GPIO_ODR_ODR_15</a>                ((<a id="6673c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="6674" id="6674">
<td><a id="l6674" class='ln'>6674</a></td><td></td></tr>
<tr name="6675" id="6675">
<td><a id="l6675" class='ln'>6675</a></td><td>  <span class="ct">/* Old GPIO_ODR register bits definition, maintained for legacy purpose */</span></td></tr>
<tr name="6676" id="6676">
<td><a id="l6676" class='ln'>6676</a></td><td><span class="pp">#define</span> <a id="6676c9" class="tk">GPIO_OTYPER_ODR_0</a>              <a id="6676c40" class="tk">GPIO_ODR_ODR_0</a></td></tr>
<tr name="6677" id="6677">
<td><a id="l6677" class='ln'>6677</a></td><td><span class="pp">#define</span> <a id="6677c9" class="tk">GPIO_OTYPER_ODR_1</a>              <a id="6677c40" class="tk">GPIO_ODR_ODR_1</a></td></tr>
<tr name="6678" id="6678">
<td><a id="l6678" class='ln'>6678</a></td><td><span class="pp">#define</span> <a id="6678c9" class="tk">GPIO_OTYPER_ODR_2</a>              <a id="6678c40" class="tk">GPIO_ODR_ODR_2</a></td></tr>
<tr name="6679" id="6679">
<td><a id="l6679" class='ln'>6679</a></td><td><span class="pp">#define</span> <a id="6679c9" class="tk">GPIO_OTYPER_ODR_3</a>              <a id="6679c40" class="tk">GPIO_ODR_ODR_3</a></td></tr>
<tr name="6680" id="6680">
<td><a id="l6680" class='ln'>6680</a></td><td><span class="pp">#define</span> <a id="6680c9" class="tk">GPIO_OTYPER_ODR_4</a>              <a id="6680c40" class="tk">GPIO_ODR_ODR_4</a></td></tr>
<tr name="6681" id="6681">
<td><a id="l6681" class='ln'>6681</a></td><td><span class="pp">#define</span> <a id="6681c9" class="tk">GPIO_OTYPER_ODR_5</a>              <a id="6681c40" class="tk">GPIO_ODR_ODR_5</a></td></tr>
<tr name="6682" id="6682">
<td><a id="l6682" class='ln'>6682</a></td><td><span class="pp">#define</span> <a id="6682c9" class="tk">GPIO_OTYPER_ODR_6</a>              <a id="6682c40" class="tk">GPIO_ODR_ODR_6</a></td></tr>
<tr name="6683" id="6683">
<td><a id="l6683" class='ln'>6683</a></td><td><span class="pp">#define</span> <a id="6683c9" class="tk">GPIO_OTYPER_ODR_7</a>              <a id="6683c40" class="tk">GPIO_ODR_ODR_7</a></td></tr>
<tr name="6684" id="6684">
<td><a id="l6684" class='ln'>6684</a></td><td><span class="pp">#define</span> <a id="6684c9" class="tk">GPIO_OTYPER_ODR_8</a>              <a id="6684c40" class="tk">GPIO_ODR_ODR_8</a></td></tr>
<tr name="6685" id="6685">
<td><a id="l6685" class='ln'>6685</a></td><td><span class="pp">#define</span> <a id="6685c9" class="tk">GPIO_OTYPER_ODR_9</a>              <a id="6685c40" class="tk">GPIO_ODR_ODR_9</a></td></tr>
<tr name="6686" id="6686">
<td><a id="l6686" class='ln'>6686</a></td><td><span class="pp">#define</span> <a id="6686c9" class="tk">GPIO_OTYPER_ODR_10</a>             <a id="6686c40" class="tk">GPIO_ODR_ODR_10</a></td></tr>
<tr name="6687" id="6687">
<td><a id="l6687" class='ln'>6687</a></td><td><span class="pp">#define</span> <a id="6687c9" class="tk">GPIO_OTYPER_ODR_11</a>             <a id="6687c40" class="tk">GPIO_ODR_ODR_11</a></td></tr>
<tr name="6688" id="6688">
<td><a id="l6688" class='ln'>6688</a></td><td><span class="pp">#define</span> <a id="6688c9" class="tk">GPIO_OTYPER_ODR_12</a>             <a id="6688c40" class="tk">GPIO_ODR_ODR_12</a></td></tr>
<tr name="6689" id="6689">
<td><a id="l6689" class='ln'>6689</a></td><td><span class="pp">#define</span> <a id="6689c9" class="tk">GPIO_OTYPER_ODR_13</a>             <a id="6689c40" class="tk">GPIO_ODR_ODR_13</a></td></tr>
<tr name="6690" id="6690">
<td><a id="l6690" class='ln'>6690</a></td><td><span class="pp">#define</span> <a id="6690c9" class="tk">GPIO_OTYPER_ODR_14</a>             <a id="6690c40" class="tk">GPIO_ODR_ODR_14</a></td></tr>
<tr name="6691" id="6691">
<td><a id="l6691" class='ln'>6691</a></td><td><span class="pp">#define</span> <a id="6691c9" class="tk">GPIO_OTYPER_ODR_15</a>             <a id="6691c40" class="tk">GPIO_ODR_ODR_15</a></td></tr>
<tr name="6692" id="6692">
<td><a id="l6692" class='ln'>6692</a></td><td></td></tr>
<tr name="6693" id="6693">
<td><a id="l6693" class='ln'>6693</a></td><td>  <span class="ct">/******************  Bits definition for GPIO_BSRR register  ******************/</span></td></tr>
<tr name="6694" id="6694">
<td><a id="l6694" class='ln'>6694</a></td><td><span class="pp">#define</span> <a id="6694c9" class="tk">GPIO_BSRR_BS_0</a>                 ((<a id="6694c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="6695" id="6695">
<td><a id="l6695" class='ln'>6695</a></td><td><span class="pp">#define</span> <a id="6695c9" class="tk">GPIO_BSRR_BS_1</a>                 ((<a id="6695c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="6696" id="6696">
<td><a id="l6696" class='ln'>6696</a></td><td><span class="pp">#define</span> <a id="6696c9" class="tk">GPIO_BSRR_BS_2</a>                 ((<a id="6696c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="6697" id="6697">
<td><a id="l6697" class='ln'>6697</a></td><td><span class="pp">#define</span> <a id="6697c9" class="tk">GPIO_BSRR_BS_3</a>                 ((<a id="6697c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="6698" id="6698">
<td><a id="l6698" class='ln'>6698</a></td><td><span class="pp">#define</span> <a id="6698c9" class="tk">GPIO_BSRR_BS_4</a>                 ((<a id="6698c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="6699" id="6699">
<td><a id="l6699" class='ln'>6699</a></td><td><span class="pp">#define</span> <a id="6699c9" class="tk">GPIO_BSRR_BS_5</a>                 ((<a id="6699c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="6700" id="6700">
<td><a id="l6700" class='ln'>6700</a></td><td><span class="pp">#define</span> <a id="6700c9" class="tk">GPIO_BSRR_BS_6</a>                 ((<a id="6700c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="6701" id="6701">
<td><a id="l6701" class='ln'>6701</a></td><td><span class="pp">#define</span> <a id="6701c9" class="tk">GPIO_BSRR_BS_7</a>                 ((<a id="6701c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="6702" id="6702">
<td><a id="l6702" class='ln'>6702</a></td><td><span class="pp">#define</span> <a id="6702c9" class="tk">GPIO_BSRR_BS_8</a>                 ((<a id="6702c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="6703" id="6703">
<td><a id="l6703" class='ln'>6703</a></td><td><span class="pp">#define</span> <a id="6703c9" class="tk">GPIO_BSRR_BS_9</a>                 ((<a id="6703c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="6704" id="6704">
<td><a id="l6704" class='ln'>6704</a></td><td><span class="pp">#define</span> <a id="6704c9" class="tk">GPIO_BSRR_BS_10</a>                ((<a id="6704c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="6705" id="6705">
<td><a id="l6705" class='ln'>6705</a></td><td><span class="pp">#define</span> <a id="6705c9" class="tk">GPIO_BSRR_BS_11</a>                ((<a id="6705c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="6706" id="6706">
<td><a id="l6706" class='ln'>6706</a></td><td><span class="pp">#define</span> <a id="6706c9" class="tk">GPIO_BSRR_BS_12</a>                ((<a id="6706c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="6707" id="6707">
<td><a id="l6707" class='ln'>6707</a></td><td><span class="pp">#define</span> <a id="6707c9" class="tk">GPIO_BSRR_BS_13</a>                ((<a id="6707c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="6708" id="6708">
<td><a id="l6708" class='ln'>6708</a></td><td><span class="pp">#define</span> <a id="6708c9" class="tk">GPIO_BSRR_BS_14</a>                ((<a id="6708c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="6709" id="6709">
<td><a id="l6709" class='ln'>6709</a></td><td><span class="pp">#define</span> <a id="6709c9" class="tk">GPIO_BSRR_BS_15</a>                ((<a id="6709c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="6710" id="6710">
<td><a id="l6710" class='ln'>6710</a></td><td><span class="pp">#define</span> <a id="6710c9" class="tk">GPIO_BSRR_BR_0</a>                 ((<a id="6710c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="6711" id="6711">
<td><a id="l6711" class='ln'>6711</a></td><td><span class="pp">#define</span> <a id="6711c9" class="tk">GPIO_BSRR_BR_1</a>                 ((<a id="6711c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="6712" id="6712">
<td><a id="l6712" class='ln'>6712</a></td><td><span class="pp">#define</span> <a id="6712c9" class="tk">GPIO_BSRR_BR_2</a>                 ((<a id="6712c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="6713" id="6713">
<td><a id="l6713" class='ln'>6713</a></td><td><span class="pp">#define</span> <a id="6713c9" class="tk">GPIO_BSRR_BR_3</a>                 ((<a id="6713c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="6714" id="6714">
<td><a id="l6714" class='ln'>6714</a></td><td><span class="pp">#define</span> <a id="6714c9" class="tk">GPIO_BSRR_BR_4</a>                 ((<a id="6714c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="6715" id="6715">
<td><a id="l6715" class='ln'>6715</a></td><td><span class="pp">#define</span> <a id="6715c9" class="tk">GPIO_BSRR_BR_5</a>                 ((<a id="6715c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="6716" id="6716">
<td><a id="l6716" class='ln'>6716</a></td><td><span class="pp">#define</span> <a id="6716c9" class="tk">GPIO_BSRR_BR_6</a>                 ((<a id="6716c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="6717" id="6717">
<td><a id="l6717" class='ln'>6717</a></td><td><span class="pp">#define</span> <a id="6717c9" class="tk">GPIO_BSRR_BR_7</a>                 ((<a id="6717c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="6718" id="6718">
<td><a id="l6718" class='ln'>6718</a></td><td><span class="pp">#define</span> <a id="6718c9" class="tk">GPIO_BSRR_BR_8</a>                 ((<a id="6718c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="6719" id="6719">
<td><a id="l6719" class='ln'>6719</a></td><td><span class="pp">#define</span> <a id="6719c9" class="tk">GPIO_BSRR_BR_9</a>                 ((<a id="6719c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="6720" id="6720">
<td><a id="l6720" class='ln'>6720</a></td><td><span class="pp">#define</span> <a id="6720c9" class="tk">GPIO_BSRR_BR_10</a>                ((<a id="6720c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="6721" id="6721">
<td><a id="l6721" class='ln'>6721</a></td><td><span class="pp">#define</span> <a id="6721c9" class="tk">GPIO_BSRR_BR_11</a>                ((<a id="6721c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="6722" id="6722">
<td><a id="l6722" class='ln'>6722</a></td><td><span class="pp">#define</span> <a id="6722c9" class="tk">GPIO_BSRR_BR_12</a>                ((<a id="6722c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="6723" id="6723">
<td><a id="l6723" class='ln'>6723</a></td><td><span class="pp">#define</span> <a id="6723c9" class="tk">GPIO_BSRR_BR_13</a>                ((<a id="6723c42" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="6724" id="6724">
<td><a id="l6724" class='ln'>6724</a></td><td><span class="pp">#define</span> <a id="6724c9" class="tk">GPIO_BSRR_BR_14</a>                ((<a id="6724c42" class="tk">uint32_t</a>)0x40000000)</td></tr>
<tr name="6725" id="6725">
<td><a id="l6725" class='ln'>6725</a></td><td><span class="pp">#define</span> <a id="6725c9" class="tk">GPIO_BSRR_BR_15</a>                ((<a id="6725c42" class="tk">uint32_t</a>)0x80000000)</td></tr>
<tr name="6726" id="6726">
<td><a id="l6726" class='ln'>6726</a></td><td></td></tr>
<tr name="6727" id="6727">
<td><a id="l6727" class='ln'>6727</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="6728" id="6728">
<td><a id="l6728" class='ln'>6728</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="6729" id="6729">
<td><a id="l6729" class='ln'>6729</a></td><td>  <span class="ct">/*                                    HASH                                    */</span></td></tr>
<tr name="6730" id="6730">
<td><a id="l6730" class='ln'>6730</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="6731" id="6731">
<td><a id="l6731" class='ln'>6731</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="6732" id="6732">
<td><a id="l6732" class='ln'>6732</a></td><td>  <span class="ct">/******************  Bits definition for HASH_CR register  ********************/</span></td></tr>
<tr name="6733" id="6733">
<td><a id="l6733" class='ln'>6733</a></td><td><span class="pp">#define</span> <a id="6733c9" class="tk">HASH_CR_INIT</a>                   ((<a id="6733c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="6734" id="6734">
<td><a id="l6734" class='ln'>6734</a></td><td><span class="pp">#define</span> <a id="6734c9" class="tk">HASH_CR_DMAE</a>                   ((<a id="6734c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="6735" id="6735">
<td><a id="l6735" class='ln'>6735</a></td><td><span class="pp">#define</span> <a id="6735c9" class="tk">HASH_CR_DATATYPE</a>               ((<a id="6735c42" class="tk">uint32_t</a>)0x00000030)</td></tr>
<tr name="6736" id="6736">
<td><a id="l6736" class='ln'>6736</a></td><td><span class="pp">#define</span> <a id="6736c9" class="tk">HASH_CR_DATATYPE_0</a>             ((<a id="6736c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="6737" id="6737">
<td><a id="l6737" class='ln'>6737</a></td><td><span class="pp">#define</span> <a id="6737c9" class="tk">HASH_CR_DATATYPE_1</a>             ((<a id="6737c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="6738" id="6738">
<td><a id="l6738" class='ln'>6738</a></td><td><span class="pp">#define</span> <a id="6738c9" class="tk">HASH_CR_MODE</a>                   ((<a id="6738c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="6739" id="6739">
<td><a id="l6739" class='ln'>6739</a></td><td><span class="pp">#define</span> <a id="6739c9" class="tk">HASH_CR_ALGO</a>                   ((<a id="6739c42" class="tk">uint32_t</a>)0x00040080)</td></tr>
<tr name="6740" id="6740">
<td><a id="l6740" class='ln'>6740</a></td><td><span class="pp">#define</span> <a id="6740c9" class="tk">HASH_CR_ALGO_0</a>                 ((<a id="6740c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="6741" id="6741">
<td><a id="l6741" class='ln'>6741</a></td><td><span class="pp">#define</span> <a id="6741c9" class="tk">HASH_CR_ALGO_1</a>                 ((<a id="6741c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="6742" id="6742">
<td><a id="l6742" class='ln'>6742</a></td><td><span class="pp">#define</span> <a id="6742c9" class="tk">HASH_CR_NBW</a>                    ((<a id="6742c42" class="tk">uint32_t</a>)0x00000F00)</td></tr>
<tr name="6743" id="6743">
<td><a id="l6743" class='ln'>6743</a></td><td><span class="pp">#define</span> <a id="6743c9" class="tk">HASH_CR_NBW_0</a>                  ((<a id="6743c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="6744" id="6744">
<td><a id="l6744" class='ln'>6744</a></td><td><span class="pp">#define</span> <a id="6744c9" class="tk">HASH_CR_NBW_1</a>                  ((<a id="6744c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="6745" id="6745">
<td><a id="l6745" class='ln'>6745</a></td><td><span class="pp">#define</span> <a id="6745c9" class="tk">HASH_CR_NBW_2</a>                  ((<a id="6745c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="6746" id="6746">
<td><a id="l6746" class='ln'>6746</a></td><td><span class="pp">#define</span> <a id="6746c9" class="tk">HASH_CR_NBW_3</a>                  ((<a id="6746c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="6747" id="6747">
<td><a id="l6747" class='ln'>6747</a></td><td><span class="pp">#define</span> <a id="6747c9" class="tk">HASH_CR_DINNE</a>                  ((<a id="6747c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="6748" id="6748">
<td><a id="l6748" class='ln'>6748</a></td><td><span class="pp">#define</span> <a id="6748c9" class="tk">HASH_CR_MDMAT</a>                  ((<a id="6748c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="6749" id="6749">
<td><a id="l6749" class='ln'>6749</a></td><td><span class="pp">#define</span> <a id="6749c9" class="tk">HASH_CR_LKEY</a>                   ((<a id="6749c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="6750" id="6750">
<td><a id="l6750" class='ln'>6750</a></td><td></td></tr>
<tr name="6751" id="6751">
<td><a id="l6751" class='ln'>6751</a></td><td>  <span class="ct">/******************  Bits definition for HASH_STR register  *******************/</span></td></tr>
<tr name="6752" id="6752">
<td><a id="l6752" class='ln'>6752</a></td><td><span class="pp">#define</span> <a id="6752c9" class="tk">HASH_STR_NBW</a>                   ((<a id="6752c42" class="tk">uint32_t</a>)0x0000001F)</td></tr>
<tr name="6753" id="6753">
<td><a id="l6753" class='ln'>6753</a></td><td><span class="pp">#define</span> <a id="6753c9" class="tk">HASH_STR_NBW_0</a>                 ((<a id="6753c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="6754" id="6754">
<td><a id="l6754" class='ln'>6754</a></td><td><span class="pp">#define</span> <a id="6754c9" class="tk">HASH_STR_NBW_1</a>                 ((<a id="6754c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="6755" id="6755">
<td><a id="l6755" class='ln'>6755</a></td><td><span class="pp">#define</span> <a id="6755c9" class="tk">HASH_STR_NBW_2</a>                 ((<a id="6755c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="6756" id="6756">
<td><a id="l6756" class='ln'>6756</a></td><td><span class="pp">#define</span> <a id="6756c9" class="tk">HASH_STR_NBW_3</a>                 ((<a id="6756c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="6757" id="6757">
<td><a id="l6757" class='ln'>6757</a></td><td><span class="pp">#define</span> <a id="6757c9" class="tk">HASH_STR_NBW_4</a>                 ((<a id="6757c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="6758" id="6758">
<td><a id="l6758" class='ln'>6758</a></td><td><span class="pp">#define</span> <a id="6758c9" class="tk">HASH_STR_DCAL</a>                  ((<a id="6758c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="6759" id="6759">
<td><a id="l6759" class='ln'>6759</a></td><td></td></tr>
<tr name="6760" id="6760">
<td><a id="l6760" class='ln'>6760</a></td><td>  <span class="ct">/******************  Bits definition for HASH_IMR register  *******************/</span></td></tr>
<tr name="6761" id="6761">
<td><a id="l6761" class='ln'>6761</a></td><td><span class="pp">#define</span> <a id="6761c9" class="tk">HASH_IMR_DINIM</a>                 ((<a id="6761c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="6762" id="6762">
<td><a id="l6762" class='ln'>6762</a></td><td><span class="pp">#define</span> <a id="6762c9" class="tk">HASH_IMR_DCIM</a>                  ((<a id="6762c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="6763" id="6763">
<td><a id="l6763" class='ln'>6763</a></td><td></td></tr>
<tr name="6764" id="6764">
<td><a id="l6764" class='ln'>6764</a></td><td>  <span class="ct">/******************  Bits definition for HASH_SR register  ********************/</span></td></tr>
<tr name="6765" id="6765">
<td><a id="l6765" class='ln'>6765</a></td><td><span class="pp">#define</span> <a id="6765c9" class="tk">HASH_SR_DINIS</a>                  ((<a id="6765c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="6766" id="6766">
<td><a id="l6766" class='ln'>6766</a></td><td><span class="pp">#define</span> <a id="6766c9" class="tk">HASH_SR_DCIS</a>                   ((<a id="6766c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="6767" id="6767">
<td><a id="l6767" class='ln'>6767</a></td><td><span class="pp">#define</span> <a id="6767c9" class="tk">HASH_SR_DMAS</a>                   ((<a id="6767c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="6768" id="6768">
<td><a id="l6768" class='ln'>6768</a></td><td><span class="pp">#define</span> <a id="6768c9" class="tk">HASH_SR_BUSY</a>                   ((<a id="6768c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="6769" id="6769">
<td><a id="l6769" class='ln'>6769</a></td><td></td></tr>
<tr name="6770" id="6770">
<td><a id="l6770" class='ln'>6770</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="6771" id="6771">
<td><a id="l6771" class='ln'>6771</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="6772" id="6772">
<td><a id="l6772" class='ln'>6772</a></td><td>  <span class="ct">/*                      Inter-integrated Circuit Interface                    */</span></td></tr>
<tr name="6773" id="6773">
<td><a id="l6773" class='ln'>6773</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="6774" id="6774">
<td><a id="l6774" class='ln'>6774</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="6775" id="6775">
<td><a id="l6775" class='ln'>6775</a></td><td>  <span class="ct">/*******************  Bit definition for I2C_CR1 register  ********************/</span></td></tr>
<tr name="6776" id="6776">
<td><a id="l6776" class='ln'>6776</a></td><td><span class="pp">#define</span> <a id="6776c9" class="tk">I2C_CR1_PE</a>                     ((<a id="6776c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Peripheral Enable                             */</span></td></tr>
<tr name="6777" id="6777">
<td><a id="l6777" class='ln'>6777</a></td><td><span class="pp">#define</span> <a id="6777c9" class="tk">I2C_CR1_SMBUS</a>                  ((<a id="6777c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;SMBus Mode                                    */</span></td></tr>
<tr name="6778" id="6778">
<td><a id="l6778" class='ln'>6778</a></td><td><span class="pp">#define</span> <a id="6778c9" class="tk">I2C_CR1_SMBTYPE</a>                ((<a id="6778c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;SMBus Type                                    */</span></td></tr>
<tr name="6779" id="6779">
<td><a id="l6779" class='ln'>6779</a></td><td><span class="pp">#define</span> <a id="6779c9" class="tk">I2C_CR1_ENARP</a>                  ((<a id="6779c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;ARP Enable                                    */</span></td></tr>
<tr name="6780" id="6780">
<td><a id="l6780" class='ln'>6780</a></td><td><span class="pp">#define</span> <a id="6780c9" class="tk">I2C_CR1_ENPEC</a>                  ((<a id="6780c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;PEC Enable                                    */</span></td></tr>
<tr name="6781" id="6781">
<td><a id="l6781" class='ln'>6781</a></td><td><span class="pp">#define</span> <a id="6781c9" class="tk">I2C_CR1_ENGC</a>                   ((<a id="6781c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;General Call Enable                           */</span></td></tr>
<tr name="6782" id="6782">
<td><a id="l6782" class='ln'>6782</a></td><td><span class="pp">#define</span> <a id="6782c9" class="tk">I2C_CR1_NOSTRETCH</a>              ((<a id="6782c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;Clock Stretching Disable (Slave mode)         */</span></td></tr>
<tr name="6783" id="6783">
<td><a id="l6783" class='ln'>6783</a></td><td><span class="pp">#define</span> <a id="6783c9" class="tk">I2C_CR1_START</a>                  ((<a id="6783c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;Start Generation                              */</span></td></tr>
<tr name="6784" id="6784">
<td><a id="l6784" class='ln'>6784</a></td><td><span class="pp">#define</span> <a id="6784c9" class="tk">I2C_CR1_STOP</a>                   ((<a id="6784c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Stop Generation                               */</span></td></tr>
<tr name="6785" id="6785">
<td><a id="l6785" class='ln'>6785</a></td><td><span class="pp">#define</span> <a id="6785c9" class="tk">I2C_CR1_ACK</a>                    ((<a id="6785c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Acknowledge Enable                            */</span></td></tr>
<tr name="6786" id="6786">
<td><a id="l6786" class='ln'>6786</a></td><td><span class="pp">#define</span> <a id="6786c9" class="tk">I2C_CR1_POS</a>                    ((<a id="6786c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;Acknowledge/PEC Position (for data reception) */</span></td></tr>
<tr name="6787" id="6787">
<td><a id="l6787" class='ln'>6787</a></td><td><span class="pp">#define</span> <a id="6787c9" class="tk">I2C_CR1_PEC</a>                    ((<a id="6787c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;Packet Error Checking                         */</span></td></tr>
<tr name="6788" id="6788">
<td><a id="l6788" class='ln'>6788</a></td><td><span class="pp">#define</span> <a id="6788c9" class="tk">I2C_CR1_ALERT</a>                  ((<a id="6788c42" class="tk">uint16_t</a>)0x2000)        <span class="ct">/*!&lt;SMBus Alert                                   */</span></td></tr>
<tr name="6789" id="6789">
<td><a id="l6789" class='ln'>6789</a></td><td><span class="pp">#define</span> <a id="6789c9" class="tk">I2C_CR1_SWRST</a>                  ((<a id="6789c42" class="tk">uint16_t</a>)0x8000)        <span class="ct">/*!&lt;Software Reset                                */</span></td></tr>
<tr name="6790" id="6790">
<td><a id="l6790" class='ln'>6790</a></td><td></td></tr>
<tr name="6791" id="6791">
<td><a id="l6791" class='ln'>6791</a></td><td>  <span class="ct">/*******************  Bit definition for I2C_CR2 register  ********************/</span></td></tr>
<tr name="6792" id="6792">
<td><a id="l6792" class='ln'>6792</a></td><td><span class="pp">#define</span> <a id="6792c9" class="tk">I2C_CR2_FREQ</a>                   ((<a id="6792c42" class="tk">uint16_t</a>)0x003F)        <span class="ct">/*!&lt;FREQ[5:0] bits (Peripheral Clock Frequency)   */</span></td></tr>
<tr name="6793" id="6793">
<td><a id="l6793" class='ln'>6793</a></td><td><span class="pp">#define</span> <a id="6793c9" class="tk">I2C_CR2_FREQ_0</a>                 ((<a id="6793c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6794" id="6794">
<td><a id="l6794" class='ln'>6794</a></td><td><span class="pp">#define</span> <a id="6794c9" class="tk">I2C_CR2_FREQ_1</a>                 ((<a id="6794c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6795" id="6795">
<td><a id="l6795" class='ln'>6795</a></td><td><span class="pp">#define</span> <a id="6795c9" class="tk">I2C_CR2_FREQ_2</a>                 ((<a id="6795c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6796" id="6796">
<td><a id="l6796" class='ln'>6796</a></td><td><span class="pp">#define</span> <a id="6796c9" class="tk">I2C_CR2_FREQ_3</a>                 ((<a id="6796c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6797" id="6797">
<td><a id="l6797" class='ln'>6797</a></td><td><span class="pp">#define</span> <a id="6797c9" class="tk">I2C_CR2_FREQ_4</a>                 ((<a id="6797c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6798" id="6798">
<td><a id="l6798" class='ln'>6798</a></td><td><span class="pp">#define</span> <a id="6798c9" class="tk">I2C_CR2_FREQ_5</a>                 ((<a id="6798c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6799" id="6799">
<td><a id="l6799" class='ln'>6799</a></td><td><span class="pp">#define</span> <a id="6799c9" class="tk">I2C_CR2_ITERREN</a>                ((<a id="6799c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;Error Interrupt Enable  */</span></td></tr>
<tr name="6800" id="6800">
<td><a id="l6800" class='ln'>6800</a></td><td><span class="pp">#define</span> <a id="6800c9" class="tk">I2C_CR2_ITEVTEN</a>                ((<a id="6800c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Event Interrupt Enable  */</span></td></tr>
<tr name="6801" id="6801">
<td><a id="l6801" class='ln'>6801</a></td><td><span class="pp">#define</span> <a id="6801c9" class="tk">I2C_CR2_ITBUFEN</a>                ((<a id="6801c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Buffer Interrupt Enable */</span></td></tr>
<tr name="6802" id="6802">
<td><a id="l6802" class='ln'>6802</a></td><td><span class="pp">#define</span> <a id="6802c9" class="tk">I2C_CR2_DMAEN</a>                  ((<a id="6802c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;DMA Requests Enable     */</span></td></tr>
<tr name="6803" id="6803">
<td><a id="l6803" class='ln'>6803</a></td><td><span class="pp">#define</span> <a id="6803c9" class="tk">I2C_CR2_LAST</a>                   ((<a id="6803c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;DMA Last Transfer       */</span></td></tr>
<tr name="6804" id="6804">
<td><a id="l6804" class='ln'>6804</a></td><td></td></tr>
<tr name="6805" id="6805">
<td><a id="l6805" class='ln'>6805</a></td><td>  <span class="ct">/*******************  Bit definition for I2C_OAR1 register  *******************/</span></td></tr>
<tr name="6806" id="6806">
<td><a id="l6806" class='ln'>6806</a></td><td><span class="pp">#define</span> <a id="6806c9" class="tk">I2C_OAR1_ADD1_7</a>                ((<a id="6806c42" class="tk">uint16_t</a>)0x00FE)        <span class="ct">/*!&lt;Interface Address */</span></td></tr>
<tr name="6807" id="6807">
<td><a id="l6807" class='ln'>6807</a></td><td><span class="pp">#define</span> <a id="6807c9" class="tk">I2C_OAR1_ADD8_9</a>                ((<a id="6807c42" class="tk">uint16_t</a>)0x0300)        <span class="ct">/*!&lt;Interface Address */</span></td></tr>
<tr name="6808" id="6808">
<td><a id="l6808" class='ln'>6808</a></td><td><span class="pp">#define</span> <a id="6808c9" class="tk">I2C_OAR1_ADD0</a>                  ((<a id="6808c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6809" id="6809">
<td><a id="l6809" class='ln'>6809</a></td><td><span class="pp">#define</span> <a id="6809c9" class="tk">I2C_OAR1_ADD1</a>                  ((<a id="6809c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6810" id="6810">
<td><a id="l6810" class='ln'>6810</a></td><td><span class="pp">#define</span> <a id="6810c9" class="tk">I2C_OAR1_ADD2</a>                  ((<a id="6810c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6811" id="6811">
<td><a id="l6811" class='ln'>6811</a></td><td><span class="pp">#define</span> <a id="6811c9" class="tk">I2C_OAR1_ADD3</a>                  ((<a id="6811c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="6812" id="6812">
<td><a id="l6812" class='ln'>6812</a></td><td><span class="pp">#define</span> <a id="6812c9" class="tk">I2C_OAR1_ADD4</a>                  ((<a id="6812c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="6813" id="6813">
<td><a id="l6813" class='ln'>6813</a></td><td><span class="pp">#define</span> <a id="6813c9" class="tk">I2C_OAR1_ADD5</a>                  ((<a id="6813c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="6814" id="6814">
<td><a id="l6814" class='ln'>6814</a></td><td><span class="pp">#define</span> <a id="6814c9" class="tk">I2C_OAR1_ADD6</a>                  ((<a id="6814c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="6815" id="6815">
<td><a id="l6815" class='ln'>6815</a></td><td><span class="pp">#define</span> <a id="6815c9" class="tk">I2C_OAR1_ADD7</a>                  ((<a id="6815c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="6816" id="6816">
<td><a id="l6816" class='ln'>6816</a></td><td><span class="pp">#define</span> <a id="6816c9" class="tk">I2C_OAR1_ADD8</a>                  ((<a id="6816c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;Bit 8 */</span></td></tr>
<tr name="6817" id="6817">
<td><a id="l6817" class='ln'>6817</a></td><td><span class="pp">#define</span> <a id="6817c9" class="tk">I2C_OAR1_ADD9</a>                  ((<a id="6817c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Bit 9 */</span></td></tr>
<tr name="6818" id="6818">
<td><a id="l6818" class='ln'>6818</a></td><td><span class="pp">#define</span> <a id="6818c9" class="tk">I2C_OAR1_ADDMODE</a>               ((<a id="6818c42" class="tk">uint16_t</a>)0x8000)        <span class="ct">/*!&lt;Addressing Mode (Slave mode) */</span></td></tr>
<tr name="6819" id="6819">
<td><a id="l6819" class='ln'>6819</a></td><td></td></tr>
<tr name="6820" id="6820">
<td><a id="l6820" class='ln'>6820</a></td><td>  <span class="ct">/*******************  Bit definition for I2C_OAR2 register  *******************/</span></td></tr>
<tr name="6821" id="6821">
<td><a id="l6821" class='ln'>6821</a></td><td><span class="pp">#define</span> <a id="6821c9" class="tk">I2C_OAR2_ENDUAL</a>                ((<a id="6821c42" class="tk">uint8_t</a>)0x01)           <span class="ct">/*!&lt;Dual addressing mode enable */</span></td></tr>
<tr name="6822" id="6822">
<td><a id="l6822" class='ln'>6822</a></td><td><span class="pp">#define</span> <a id="6822c9" class="tk">I2C_OAR2_ADD2</a>                  ((<a id="6822c42" class="tk">uint8_t</a>)0xFE)           <span class="ct">/*!&lt;Interface address           */</span></td></tr>
<tr name="6823" id="6823">
<td><a id="l6823" class='ln'>6823</a></td><td></td></tr>
<tr name="6824" id="6824">
<td><a id="l6824" class='ln'>6824</a></td><td>  <span class="ct">/********************  Bit definition for I2C_DR register  ********************/</span></td></tr>
<tr name="6825" id="6825">
<td><a id="l6825" class='ln'>6825</a></td><td><span class="pp">#define</span> <a id="6825c9" class="tk">I2C_DR_DR</a>                      ((<a id="6825c42" class="tk">uint8_t</a>)0xFF)           <span class="ct">/*!&lt;8-bit Data Register         */</span></td></tr>
<tr name="6826" id="6826">
<td><a id="l6826" class='ln'>6826</a></td><td></td></tr>
<tr name="6827" id="6827">
<td><a id="l6827" class='ln'>6827</a></td><td>  <span class="ct">/*******************  Bit definition for I2C_SR1 register  ********************/</span></td></tr>
<tr name="6828" id="6828">
<td><a id="l6828" class='ln'>6828</a></td><td><span class="pp">#define</span> <a id="6828c9" class="tk">I2C_SR1_SB</a>                     ((<a id="6828c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Start Bit (Master mode)                         */</span></td></tr>
<tr name="6829" id="6829">
<td><a id="l6829" class='ln'>6829</a></td><td><span class="pp">#define</span> <a id="6829c9" class="tk">I2C_SR1_ADDR</a>                   ((<a id="6829c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Address sent (master mode)/matched (slave mode) */</span></td></tr>
<tr name="6830" id="6830">
<td><a id="l6830" class='ln'>6830</a></td><td><span class="pp">#define</span> <a id="6830c9" class="tk">I2C_SR1_BTF</a>                    ((<a id="6830c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Byte Transfer Finished                          */</span></td></tr>
<tr name="6831" id="6831">
<td><a id="l6831" class='ln'>6831</a></td><td><span class="pp">#define</span> <a id="6831c9" class="tk">I2C_SR1_ADD10</a>                  ((<a id="6831c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;10-bit header sent (Master mode)                */</span></td></tr>
<tr name="6832" id="6832">
<td><a id="l6832" class='ln'>6832</a></td><td><span class="pp">#define</span> <a id="6832c9" class="tk">I2C_SR1_STOPF</a>                  ((<a id="6832c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Stop detection (Slave mode)                     */</span></td></tr>
<tr name="6833" id="6833">
<td><a id="l6833" class='ln'>6833</a></td><td><span class="pp">#define</span> <a id="6833c9" class="tk">I2C_SR1_RXNE</a>                   ((<a id="6833c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;Data Register not Empty (receivers)             */</span></td></tr>
<tr name="6834" id="6834">
<td><a id="l6834" class='ln'>6834</a></td><td><span class="pp">#define</span> <a id="6834c9" class="tk">I2C_SR1_TXE</a>                    ((<a id="6834c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;Data Register Empty (transmitters)              */</span></td></tr>
<tr name="6835" id="6835">
<td><a id="l6835" class='ln'>6835</a></td><td><span class="pp">#define</span> <a id="6835c9" class="tk">I2C_SR1_BERR</a>                   ((<a id="6835c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;Bus Error                                       */</span></td></tr>
<tr name="6836" id="6836">
<td><a id="l6836" class='ln'>6836</a></td><td><span class="pp">#define</span> <a id="6836c9" class="tk">I2C_SR1_ARLO</a>                   ((<a id="6836c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Arbitration Lost (master mode)                  */</span></td></tr>
<tr name="6837" id="6837">
<td><a id="l6837" class='ln'>6837</a></td><td><span class="pp">#define</span> <a id="6837c9" class="tk">I2C_SR1_AF</a>                     ((<a id="6837c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Acknowledge Failure                             */</span></td></tr>
<tr name="6838" id="6838">
<td><a id="l6838" class='ln'>6838</a></td><td><span class="pp">#define</span> <a id="6838c9" class="tk">I2C_SR1_OVR</a>                    ((<a id="6838c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;Overrun/Underrun                                */</span></td></tr>
<tr name="6839" id="6839">
<td><a id="l6839" class='ln'>6839</a></td><td><span class="pp">#define</span> <a id="6839c9" class="tk">I2C_SR1_PECERR</a>                 ((<a id="6839c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;PEC Error in reception                          */</span></td></tr>
<tr name="6840" id="6840">
<td><a id="l6840" class='ln'>6840</a></td><td><span class="pp">#define</span> <a id="6840c9" class="tk">I2C_SR1_TIMEOUT</a>                ((<a id="6840c42" class="tk">uint16_t</a>)0x4000)        <span class="ct">/*!&lt;Timeout or Tlow Error                           */</span></td></tr>
<tr name="6841" id="6841">
<td><a id="l6841" class='ln'>6841</a></td><td><span class="pp">#define</span> <a id="6841c9" class="tk">I2C_SR1_SMBALERT</a>               ((<a id="6841c42" class="tk">uint16_t</a>)0x8000)        <span class="ct">/*!&lt;SMBus Alert                                     */</span></td></tr>
<tr name="6842" id="6842">
<td><a id="l6842" class='ln'>6842</a></td><td></td></tr>
<tr name="6843" id="6843">
<td><a id="l6843" class='ln'>6843</a></td><td>  <span class="ct">/*******************  Bit definition for I2C_SR2 register  ********************/</span></td></tr>
<tr name="6844" id="6844">
<td><a id="l6844" class='ln'>6844</a></td><td><span class="pp">#define</span> <a id="6844c9" class="tk">I2C_SR2_MSL</a>                    ((<a id="6844c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Master/Slave                              */</span></td></tr>
<tr name="6845" id="6845">
<td><a id="l6845" class='ln'>6845</a></td><td><span class="pp">#define</span> <a id="6845c9" class="tk">I2C_SR2_BUSY</a>                   ((<a id="6845c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Bus Busy                                  */</span></td></tr>
<tr name="6846" id="6846">
<td><a id="l6846" class='ln'>6846</a></td><td><span class="pp">#define</span> <a id="6846c9" class="tk">I2C_SR2_TRA</a>                    ((<a id="6846c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Transmitter/Receiver                      */</span></td></tr>
<tr name="6847" id="6847">
<td><a id="l6847" class='ln'>6847</a></td><td><span class="pp">#define</span> <a id="6847c9" class="tk">I2C_SR2_GENCALL</a>                ((<a id="6847c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;General Call Address (Slave mode)         */</span></td></tr>
<tr name="6848" id="6848">
<td><a id="l6848" class='ln'>6848</a></td><td><span class="pp">#define</span> <a id="6848c9" class="tk">I2C_SR2_SMBDEFAULT</a>             ((<a id="6848c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;SMBus Device Default Address (Slave mode) */</span></td></tr>
<tr name="6849" id="6849">
<td><a id="l6849" class='ln'>6849</a></td><td><span class="pp">#define</span> <a id="6849c9" class="tk">I2C_SR2_SMBHOST</a>                ((<a id="6849c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;SMBus Host Header (Slave mode)            */</span></td></tr>
<tr name="6850" id="6850">
<td><a id="l6850" class='ln'>6850</a></td><td><span class="pp">#define</span> <a id="6850c9" class="tk">I2C_SR2_DUALF</a>                  ((<a id="6850c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;Dual Flag (Slave mode)                    */</span></td></tr>
<tr name="6851" id="6851">
<td><a id="l6851" class='ln'>6851</a></td><td><span class="pp">#define</span> <a id="6851c9" class="tk">I2C_SR2_PEC</a>                    ((<a id="6851c42" class="tk">uint16_t</a>)0xFF00)        <span class="ct">/*!&lt;Packet Error Checking Register            */</span></td></tr>
<tr name="6852" id="6852">
<td><a id="l6852" class='ln'>6852</a></td><td></td></tr>
<tr name="6853" id="6853">
<td><a id="l6853" class='ln'>6853</a></td><td>  <span class="ct">/*******************  Bit definition for I2C_CCR register  ********************/</span></td></tr>
<tr name="6854" id="6854">
<td><a id="l6854" class='ln'>6854</a></td><td><span class="pp">#define</span> <a id="6854c9" class="tk">I2C_CCR_CCR</a>                    ((<a id="6854c42" class="tk">uint16_t</a>)0x0FFF)        <span class="ct">/*!&lt;Clock Control Register in Fast/Standard mode (Master mode) */</span></td></tr>
<tr name="6855" id="6855">
<td><a id="l6855" class='ln'>6855</a></td><td><span class="pp">#define</span> <a id="6855c9" class="tk">I2C_CCR_DUTY</a>                   ((<a id="6855c42" class="tk">uint16_t</a>)0x4000)        <span class="ct">/*!&lt;Fast Mode Duty Cycle                                       */</span></td></tr>
<tr name="6856" id="6856">
<td><a id="l6856" class='ln'>6856</a></td><td><span class="pp">#define</span> <a id="6856c9" class="tk">I2C_CCR_FS</a>                     ((<a id="6856c42" class="tk">uint16_t</a>)0x8000)        <span class="ct">/*!&lt;I2C Master Mode Selection                                  */</span></td></tr>
<tr name="6857" id="6857">
<td><a id="l6857" class='ln'>6857</a></td><td></td></tr>
<tr name="6858" id="6858">
<td><a id="l6858" class='ln'>6858</a></td><td>  <span class="ct">/******************  Bit definition for I2C_TRISE register  *******************/</span></td></tr>
<tr name="6859" id="6859">
<td><a id="l6859" class='ln'>6859</a></td><td><span class="pp">#define</span> <a id="6859c9" class="tk">I2C_TRISE_TRISE</a>                ((<a id="6859c42" class="tk">uint8_t</a>)0x3F)           <span class="ct">/*!&lt;Maximum Rise Time in Fast/Standard mode (Master mode) */</span></td></tr>
<tr name="6860" id="6860">
<td><a id="l6860" class='ln'>6860</a></td><td></td></tr>
<tr name="6861" id="6861">
<td><a id="l6861" class='ln'>6861</a></td><td>  <span class="ct">/******************  Bit definition for I2C_FLTR register  *******************/</span></td></tr>
<tr name="6862" id="6862">
<td><a id="l6862" class='ln'>6862</a></td><td><span class="pp">#define</span> <a id="6862c9" class="tk">I2C_FLTR_DNF</a>                   ((<a id="6862c42" class="tk">uint8_t</a>)0x0F)           <span class="ct">/*!&lt;Digital Noise Filter */</span></td></tr>
<tr name="6863" id="6863">
<td><a id="l6863" class='ln'>6863</a></td><td><span class="pp">#define</span> <a id="6863c9" class="tk">I2C_FLTR_ANOFF</a>                 ((<a id="6863c42" class="tk">uint8_t</a>)0x10)           <span class="ct">/*!&lt;Analog Noise Filter OFF */</span></td></tr>
<tr name="6864" id="6864">
<td><a id="l6864" class='ln'>6864</a></td><td><span class="pp">#if</span> <a id="6864c5" class="tk">defined</a>(<a id="6864c13" class="tk">STM32F410xx</a>) <a id="6864c26" class="tk">||</a> <a id="6864c29" class="tk">defined</a>(<a id="6864c37" class="tk">STM32F412xG</a>) <a id="6864c50" class="tk">||</a> <a id="6864c53" class="tk">defined</a>(<a id="6864c61" class="tk">STM32F446xx</a>)</td></tr>
<tr name="6865" id="6865">
<td><a id="l6865" class='ln'>6865</a></td><td></td></tr>
<tr name="6866" id="6866">
<td><a id="l6866" class='ln'>6866</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="6867" id="6867">
<td><a id="l6867" class='ln'>6867</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="6868" id="6868">
<td><a id="l6868" class='ln'>6868</a></td><td>  <span class="ct">/*              Fast-mode Plus Inter-integrated circuit (FMPI2C)              */</span></td></tr>
<tr name="6869" id="6869">
<td><a id="l6869" class='ln'>6869</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="6870" id="6870">
<td><a id="l6870" class='ln'>6870</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="6871" id="6871">
<td><a id="l6871" class='ln'>6871</a></td><td>  <span class="ct">/*******************  Bit definition for I2C_CR1 register  *******************/</span></td></tr>
<tr name="6872" id="6872">
<td><a id="l6872" class='ln'>6872</a></td><td><span class="pp">#define</span> <a id="6872c9" class="tk">FMPI2C_CR1_PE</a>                  ((<a id="6872c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Peripheral enable                   */</span></td></tr>
<tr name="6873" id="6873">
<td><a id="l6873" class='ln'>6873</a></td><td><span class="pp">#define</span> <a id="6873c9" class="tk">FMPI2C_CR1_TXIE</a>                ((<a id="6873c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; TX interrupt enable                 */</span></td></tr>
<tr name="6874" id="6874">
<td><a id="l6874" class='ln'>6874</a></td><td><span class="pp">#define</span> <a id="6874c9" class="tk">FMPI2C_CR1_RXIE</a>                ((<a id="6874c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; RX interrupt enable                 */</span></td></tr>
<tr name="6875" id="6875">
<td><a id="l6875" class='ln'>6875</a></td><td><span class="pp">#define</span> <a id="6875c9" class="tk">FMPI2C_CR1_ADDRIE</a>              ((<a id="6875c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Address match interrupt enable      */</span></td></tr>
<tr name="6876" id="6876">
<td><a id="l6876" class='ln'>6876</a></td><td><span class="pp">#define</span> <a id="6876c9" class="tk">FMPI2C_CR1_NACKIE</a>              ((<a id="6876c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; NACK received interrupt enable      */</span></td></tr>
<tr name="6877" id="6877">
<td><a id="l6877" class='ln'>6877</a></td><td><span class="pp">#define</span> <a id="6877c9" class="tk">FMPI2C_CR1_STOPIE</a>              ((<a id="6877c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; STOP detection interrupt enable     */</span></td></tr>
<tr name="6878" id="6878">
<td><a id="l6878" class='ln'>6878</a></td><td><span class="pp">#define</span> <a id="6878c9" class="tk">FMPI2C_CR1_TCIE</a>                ((<a id="6878c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; Transfer complete interrupt enable  */</span></td></tr>
<tr name="6879" id="6879">
<td><a id="l6879" class='ln'>6879</a></td><td><span class="pp">#define</span> <a id="6879c9" class="tk">FMPI2C_CR1_ERRIE</a>               ((<a id="6879c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; Errors interrupt enable             */</span></td></tr>
<tr name="6880" id="6880">
<td><a id="l6880" class='ln'>6880</a></td><td><span class="pp">#define</span> <a id="6880c9" class="tk">FMPI2C_CR1_DFN</a>                 ((<a id="6880c42" class="tk">uint32_t</a>)0x00000F00)    <span class="ct">/*!&lt; Digital noise filter                */</span></td></tr>
<tr name="6881" id="6881">
<td><a id="l6881" class='ln'>6881</a></td><td><span class="pp">#define</span> <a id="6881c9" class="tk">FMPI2C_CR1_ANFOFF</a>              ((<a id="6881c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Analog noise filter OFF             */</span></td></tr>
<tr name="6882" id="6882">
<td><a id="l6882" class='ln'>6882</a></td><td><span class="pp">#define</span> <a id="6882c9" class="tk">FMPI2C_CR1_TXDMAEN</a>             ((<a id="6882c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt; DMA transmission requests enable    */</span></td></tr>
<tr name="6883" id="6883">
<td><a id="l6883" class='ln'>6883</a></td><td><span class="pp">#define</span> <a id="6883c9" class="tk">FMPI2C_CR1_RXDMAEN</a>             ((<a id="6883c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt; DMA reception requests enable       */</span></td></tr>
<tr name="6884" id="6884">
<td><a id="l6884" class='ln'>6884</a></td><td><span class="pp">#define</span> <a id="6884c9" class="tk">FMPI2C_CR1_SBC</a>                 ((<a id="6884c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; Slave byte control                  */</span></td></tr>
<tr name="6885" id="6885">
<td><a id="l6885" class='ln'>6885</a></td><td><span class="pp">#define</span> <a id="6885c9" class="tk">FMPI2C_CR1_NOSTRETCH</a>           ((<a id="6885c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt; Clock stretching disable            */</span></td></tr>
<tr name="6886" id="6886">
<td><a id="l6886" class='ln'>6886</a></td><td><span class="pp">#define</span> <a id="6886c9" class="tk">FMPI2C_CR1_GCEN</a>                ((<a id="6886c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt; General call enable                 */</span></td></tr>
<tr name="6887" id="6887">
<td><a id="l6887" class='ln'>6887</a></td><td><span class="pp">#define</span> <a id="6887c9" class="tk">FMPI2C_CR1_SMBHEN</a>              ((<a id="6887c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt; SMBus host address enable           */</span></td></tr>
<tr name="6888" id="6888">
<td><a id="l6888" class='ln'>6888</a></td><td><span class="pp">#define</span> <a id="6888c9" class="tk">FMPI2C_CR1_SMBDEN</a>              ((<a id="6888c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt; SMBus device default address enable */</span></td></tr>
<tr name="6889" id="6889">
<td><a id="l6889" class='ln'>6889</a></td><td><span class="pp">#define</span> <a id="6889c9" class="tk">FMPI2C_CR1_ALERTEN</a>             ((<a id="6889c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt; SMBus alert enable                  */</span></td></tr>
<tr name="6890" id="6890">
<td><a id="l6890" class='ln'>6890</a></td><td><span class="pp">#define</span> <a id="6890c9" class="tk">FMPI2C_CR1_PECEN</a>               ((<a id="6890c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt; PEC enable                          */</span></td></tr>
<tr name="6891" id="6891">
<td><a id="l6891" class='ln'>6891</a></td><td></td></tr>
<tr name="6892" id="6892">
<td><a id="l6892" class='ln'>6892</a></td><td>  <span class="ct">/******************  Bit definition for I2C_CR2 register  ********************/</span></td></tr>
<tr name="6893" id="6893">
<td><a id="l6893" class='ln'>6893</a></td><td><span class="pp">#define</span> <a id="6893c9" class="tk">FMPI2C_CR2_SADD</a>                ((<a id="6893c42" class="tk">uint32_t</a>)0x000003FF)    <span class="ct">/*!&lt; Slave address (master mode)                             */</span></td></tr>
<tr name="6894" id="6894">
<td><a id="l6894" class='ln'>6894</a></td><td><span class="pp">#define</span> <a id="6894c9" class="tk">FMPI2C_CR2_RD_WRN</a>              ((<a id="6894c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Transfer direction (master mode)                        */</span></td></tr>
<tr name="6895" id="6895">
<td><a id="l6895" class='ln'>6895</a></td><td><span class="pp">#define</span> <a id="6895c9" class="tk">FMPI2C_CR2_ADD10</a>               ((<a id="6895c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; 10-bit addressing mode (master mode)                    */</span></td></tr>
<tr name="6896" id="6896">
<td><a id="l6896" class='ln'>6896</a></td><td><span class="pp">#define</span> <a id="6896c9" class="tk">FMPI2C_CR2_HEAD10R</a>             ((<a id="6896c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; 10-bit address header only read direction (master mode) */</span></td></tr>
<tr name="6897" id="6897">
<td><a id="l6897" class='ln'>6897</a></td><td><span class="pp">#define</span> <a id="6897c9" class="tk">FMPI2C_CR2_START</a>               ((<a id="6897c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; START generation                                        */</span></td></tr>
<tr name="6898" id="6898">
<td><a id="l6898" class='ln'>6898</a></td><td><span class="pp">#define</span> <a id="6898c9" class="tk">FMPI2C_CR2_STOP</a>                ((<a id="6898c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt; STOP generation (master mode)                           */</span></td></tr>
<tr name="6899" id="6899">
<td><a id="l6899" class='ln'>6899</a></td><td><span class="pp">#define</span> <a id="6899c9" class="tk">FMPI2C_CR2_NACK</a>                ((<a id="6899c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt; NACK generation (slave mode)                            */</span></td></tr>
<tr name="6900" id="6900">
<td><a id="l6900" class='ln'>6900</a></td><td><span class="pp">#define</span> <a id="6900c9" class="tk">FMPI2C_CR2_NBYTES</a>              ((<a id="6900c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt; Number of bytes                                         */</span></td></tr>
<tr name="6901" id="6901">
<td><a id="l6901" class='ln'>6901</a></td><td><span class="pp">#define</span> <a id="6901c9" class="tk">FMPI2C_CR2_RELOAD</a>              ((<a id="6901c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt; NBYTES reload mode                                      */</span></td></tr>
<tr name="6902" id="6902">
<td><a id="l6902" class='ln'>6902</a></td><td><span class="pp">#define</span> <a id="6902c9" class="tk">FMPI2C_CR2_AUTOEND</a>             ((<a id="6902c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt; Automatic end mode (master mode)                        */</span></td></tr>
<tr name="6903" id="6903">
<td><a id="l6903" class='ln'>6903</a></td><td><span class="pp">#define</span> <a id="6903c9" class="tk">FMPI2C_CR2_PECBYTE</a>             ((<a id="6903c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt; Packet error checking byte                              */</span></td></tr>
<tr name="6904" id="6904">
<td><a id="l6904" class='ln'>6904</a></td><td></td></tr>
<tr name="6905" id="6905">
<td><a id="l6905" class='ln'>6905</a></td><td>  <span class="ct">/*******************  Bit definition for I2C_OAR1 register  ******************/</span></td></tr>
<tr name="6906" id="6906">
<td><a id="l6906" class='ln'>6906</a></td><td><span class="pp">#define</span> <a id="6906c9" class="tk">FMPI2C_OAR1_OA1</a>                ((<a id="6906c42" class="tk">uint32_t</a>)0x000003FF)    <span class="ct">/*!&lt; Interface own address 1   */</span></td></tr>
<tr name="6907" id="6907">
<td><a id="l6907" class='ln'>6907</a></td><td><span class="pp">#define</span> <a id="6907c9" class="tk">FMPI2C_OAR1_OA1MODE</a>            ((<a id="6907c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Own address 1 10-bit mode */</span></td></tr>
<tr name="6908" id="6908">
<td><a id="l6908" class='ln'>6908</a></td><td><span class="pp">#define</span> <a id="6908c9" class="tk">FMPI2C_OAR1_OA1EN</a>              ((<a id="6908c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt; Own address 1 enable     */</span></td></tr>
<tr name="6909" id="6909">
<td><a id="l6909" class='ln'>6909</a></td><td></td></tr>
<tr name="6910" id="6910">
<td><a id="l6910" class='ln'>6910</a></td><td>  <span class="ct">/*******************  Bit definition for I2C_OAR2 register  *******************/</span></td></tr>
<tr name="6911" id="6911">
<td><a id="l6911" class='ln'>6911</a></td><td><span class="pp">#define</span> <a id="6911c9" class="tk">FMPI2C_OAR2_OA2</a>                ((<a id="6911c42" class="tk">uint32_t</a>)0x000000FE)    <span class="ct">/*!&lt; Interface own address 2 */</span></td></tr>
<tr name="6912" id="6912">
<td><a id="l6912" class='ln'>6912</a></td><td><span class="pp">#define</span> <a id="6912c9" class="tk">FMPI2C_OAR2_OA2MSK</a>             ((<a id="6912c42" class="tk">uint32_t</a>)0x00000700)    <span class="ct">/*!&lt; Own address 2 masks     */</span></td></tr>
<tr name="6913" id="6913">
<td><a id="l6913" class='ln'>6913</a></td><td><span class="pp">#define</span> <a id="6913c9" class="tk">FMPI2C_OAR2_OA2EN</a>              ((<a id="6913c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt; Own address 2 enable    */</span></td></tr>
<tr name="6914" id="6914">
<td><a id="l6914" class='ln'>6914</a></td><td></td></tr>
<tr name="6915" id="6915">
<td><a id="l6915" class='ln'>6915</a></td><td>  <span class="ct">/*******************  Bit definition for I2C_TIMINGR register *****************/</span></td></tr>
<tr name="6916" id="6916">
<td><a id="l6916" class='ln'>6916</a></td><td><span class="pp">#define</span> <a id="6916c9" class="tk">FMPI2C_TIMINGR_SCLL</a>            ((<a id="6916c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt; SCL low period (master mode)  */</span></td></tr>
<tr name="6917" id="6917">
<td><a id="l6917" class='ln'>6917</a></td><td><span class="pp">#define</span> <a id="6917c9" class="tk">FMPI2C_TIMINGR_SCLH</a>            ((<a id="6917c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt; SCL high period (master mode) */</span></td></tr>
<tr name="6918" id="6918">
<td><a id="l6918" class='ln'>6918</a></td><td><span class="pp">#define</span> <a id="6918c9" class="tk">FMPI2C_TIMINGR_SDADEL</a>          ((<a id="6918c42" class="tk">uint32_t</a>)0x000F0000)    <span class="ct">/*!&lt; Data hold time                */</span></td></tr>
<tr name="6919" id="6919">
<td><a id="l6919" class='ln'>6919</a></td><td><span class="pp">#define</span> <a id="6919c9" class="tk">FMPI2C_TIMINGR_SCLDEL</a>          ((<a id="6919c42" class="tk">uint32_t</a>)0x00F00000)    <span class="ct">/*!&lt; Data setup time               */</span></td></tr>
<tr name="6920" id="6920">
<td><a id="l6920" class='ln'>6920</a></td><td><span class="pp">#define</span> <a id="6920c9" class="tk">FMPI2C_TIMINGR_PRESC</a>           ((<a id="6920c42" class="tk">uint32_t</a>)0xF0000000)    <span class="ct">/*!&lt; Timings prescaler             */</span></td></tr>
<tr name="6921" id="6921">
<td><a id="l6921" class='ln'>6921</a></td><td></td></tr>
<tr name="6922" id="6922">
<td><a id="l6922" class='ln'>6922</a></td><td>  <span class="ct">/******************* Bit definition for I2C_TIMEOUTR register *****************/</span></td></tr>
<tr name="6923" id="6923">
<td><a id="l6923" class='ln'>6923</a></td><td><span class="pp">#define</span> <a id="6923c9" class="tk">FMPI2C_TIMEOUTR_TIMEOUTA</a>       ((<a id="6923c42" class="tk">uint32_t</a>)0x00000FFF)    <span class="ct">/*!&lt; Bus timeout A                 */</span></td></tr>
<tr name="6924" id="6924">
<td><a id="l6924" class='ln'>6924</a></td><td><span class="pp">#define</span> <a id="6924c9" class="tk">FMPI2C_TIMEOUTR_TIDLE</a>          ((<a id="6924c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Idle clock timeout detection  */</span></td></tr>
<tr name="6925" id="6925">
<td><a id="l6925" class='ln'>6925</a></td><td><span class="pp">#define</span> <a id="6925c9" class="tk">FMPI2C_TIMEOUTR_TIMOUTEN</a>       ((<a id="6925c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt; Clock timeout enable          */</span></td></tr>
<tr name="6926" id="6926">
<td><a id="l6926" class='ln'>6926</a></td><td><span class="pp">#define</span> <a id="6926c9" class="tk">FMPI2C_TIMEOUTR_TIMEOUTB</a>       ((<a id="6926c42" class="tk">uint32_t</a>)0x0FFF0000)    <span class="ct">/*!&lt; Bus timeout B                 */</span></td></tr>
<tr name="6927" id="6927">
<td><a id="l6927" class='ln'>6927</a></td><td><span class="pp">#define</span> <a id="6927c9" class="tk">FMPI2C_TIMEOUTR_TEXTEN</a>         ((<a id="6927c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt; Extended clock timeout enable */</span></td></tr>
<tr name="6928" id="6928">
<td><a id="l6928" class='ln'>6928</a></td><td></td></tr>
<tr name="6929" id="6929">
<td><a id="l6929" class='ln'>6929</a></td><td>  <span class="ct">/******************  Bit definition for I2C_ISR register  *********************/</span></td></tr>
<tr name="6930" id="6930">
<td><a id="l6930" class='ln'>6930</a></td><td><span class="pp">#define</span> <a id="6930c9" class="tk">FMPI2C_ISR_TXE</a>                 ((<a id="6930c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Transmit data register empty    */</span></td></tr>
<tr name="6931" id="6931">
<td><a id="l6931" class='ln'>6931</a></td><td><span class="pp">#define</span> <a id="6931c9" class="tk">FMPI2C_ISR_TXIS</a>                ((<a id="6931c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Transmit interrupt status       */</span></td></tr>
<tr name="6932" id="6932">
<td><a id="l6932" class='ln'>6932</a></td><td><span class="pp">#define</span> <a id="6932c9" class="tk">FMPI2C_ISR_RXNE</a>                ((<a id="6932c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Receive data register not empty */</span></td></tr>
<tr name="6933" id="6933">
<td><a id="l6933" class='ln'>6933</a></td><td><span class="pp">#define</span> <a id="6933c9" class="tk">FMPI2C_ISR_ADDR</a>                ((<a id="6933c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Address matched (slave mode)    */</span></td></tr>
<tr name="6934" id="6934">
<td><a id="l6934" class='ln'>6934</a></td><td><span class="pp">#define</span> <a id="6934c9" class="tk">FMPI2C_ISR_NACKF</a>               ((<a id="6934c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; NACK received flag              */</span></td></tr>
<tr name="6935" id="6935">
<td><a id="l6935" class='ln'>6935</a></td><td><span class="pp">#define</span> <a id="6935c9" class="tk">FMPI2C_ISR_STOPF</a>               ((<a id="6935c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; STOP detection flag             */</span></td></tr>
<tr name="6936" id="6936">
<td><a id="l6936" class='ln'>6936</a></td><td><span class="pp">#define</span> <a id="6936c9" class="tk">FMPI2C_ISR_TC</a>                  ((<a id="6936c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; Transfer complete (master mode) */</span></td></tr>
<tr name="6937" id="6937">
<td><a id="l6937" class='ln'>6937</a></td><td><span class="pp">#define</span> <a id="6937c9" class="tk">FMPI2C_ISR_TCR</a>                 ((<a id="6937c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; Transfer complete reload        */</span></td></tr>
<tr name="6938" id="6938">
<td><a id="l6938" class='ln'>6938</a></td><td><span class="pp">#define</span> <a id="6938c9" class="tk">FMPI2C_ISR_BERR</a>                ((<a id="6938c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Bus error                       */</span></td></tr>
<tr name="6939" id="6939">
<td><a id="l6939" class='ln'>6939</a></td><td><span class="pp">#define</span> <a id="6939c9" class="tk">FMPI2C_ISR_ARLO</a>                ((<a id="6939c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Arbitration lost                */</span></td></tr>
<tr name="6940" id="6940">
<td><a id="l6940" class='ln'>6940</a></td><td><span class="pp">#define</span> <a id="6940c9" class="tk">FMPI2C_ISR_OVR</a>                 ((<a id="6940c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Overrun/Underrun                */</span></td></tr>
<tr name="6941" id="6941">
<td><a id="l6941" class='ln'>6941</a></td><td><span class="pp">#define</span> <a id="6941c9" class="tk">FMPI2C_ISR_PECERR</a>              ((<a id="6941c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; PEC error in reception          */</span></td></tr>
<tr name="6942" id="6942">
<td><a id="l6942" class='ln'>6942</a></td><td><span class="pp">#define</span> <a id="6942c9" class="tk">FMPI2C_ISR_TIMEOUT</a>             ((<a id="6942c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Timeout or Tlow detection flag  */</span></td></tr>
<tr name="6943" id="6943">
<td><a id="l6943" class='ln'>6943</a></td><td><span class="pp">#define</span> <a id="6943c9" class="tk">FMPI2C_ISR_ALERT</a>               ((<a id="6943c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; SMBus alert                     */</span></td></tr>
<tr name="6944" id="6944">
<td><a id="l6944" class='ln'>6944</a></td><td><span class="pp">#define</span> <a id="6944c9" class="tk">FMPI2C_ISR_BUSY</a>                ((<a id="6944c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt; Bus busy                        */</span></td></tr>
<tr name="6945" id="6945">
<td><a id="l6945" class='ln'>6945</a></td><td><span class="pp">#define</span> <a id="6945c9" class="tk">FMPI2C_ISR_DIR</a>                 ((<a id="6945c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; Transfer direction (slave mode) */</span></td></tr>
<tr name="6946" id="6946">
<td><a id="l6946" class='ln'>6946</a></td><td><span class="pp">#define</span> <a id="6946c9" class="tk">FMPI2C_ISR_ADDCODE</a>             ((<a id="6946c42" class="tk">uint32_t</a>)0x00FE0000)    <span class="ct">/*!&lt; Address match code (slave mode) */</span></td></tr>
<tr name="6947" id="6947">
<td><a id="l6947" class='ln'>6947</a></td><td></td></tr>
<tr name="6948" id="6948">
<td><a id="l6948" class='ln'>6948</a></td><td>  <span class="ct">/******************  Bit definition for I2C_ICR register  *********************/</span></td></tr>
<tr name="6949" id="6949">
<td><a id="l6949" class='ln'>6949</a></td><td><span class="pp">#define</span> <a id="6949c9" class="tk">FMPI2C_ICR_ADDRCF</a>              ((<a id="6949c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Address matched clear flag  */</span></td></tr>
<tr name="6950" id="6950">
<td><a id="l6950" class='ln'>6950</a></td><td><span class="pp">#define</span> <a id="6950c9" class="tk">FMPI2C_ICR_NACKCF</a>              ((<a id="6950c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; NACK clear flag             */</span></td></tr>
<tr name="6951" id="6951">
<td><a id="l6951" class='ln'>6951</a></td><td><span class="pp">#define</span> <a id="6951c9" class="tk">FMPI2C_ICR_STOPCF</a>              ((<a id="6951c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; STOP detection clear flag   */</span></td></tr>
<tr name="6952" id="6952">
<td><a id="l6952" class='ln'>6952</a></td><td><span class="pp">#define</span> <a id="6952c9" class="tk">FMPI2C_ICR_BERRCF</a>              ((<a id="6952c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Bus error clear flag */</span></td></tr>
<tr name="6953" id="6953">
<td><a id="l6953" class='ln'>6953</a></td><td><span class="pp">#define</span> <a id="6953c9" class="tk">FMPI2C_ICR_ARLOCF</a>              ((<a id="6953c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Arbitration lost clear flag */</span></td></tr>
<tr name="6954" id="6954">
<td><a id="l6954" class='ln'>6954</a></td><td><span class="pp">#define</span> <a id="6954c9" class="tk">FMPI2C_ICR_OVRCF</a>               ((<a id="6954c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Overrun/Underrun clear flag */</span></td></tr>
<tr name="6955" id="6955">
<td><a id="l6955" class='ln'>6955</a></td><td><span class="pp">#define</span> <a id="6955c9" class="tk">FMPI2C_ICR_PECCF</a>               ((<a id="6955c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; PAC error clear flag        */</span></td></tr>
<tr name="6956" id="6956">
<td><a id="l6956" class='ln'>6956</a></td><td><span class="pp">#define</span> <a id="6956c9" class="tk">FMPI2C_ICR_TIMOUTCF</a>            ((<a id="6956c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Timeout clear flag          */</span></td></tr>
<tr name="6957" id="6957">
<td><a id="l6957" class='ln'>6957</a></td><td><span class="pp">#define</span> <a id="6957c9" class="tk">FMPI2C_ICR_ALERTCF</a>             ((<a id="6957c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Alert clear flag            */</span></td></tr>
<tr name="6958" id="6958">
<td><a id="l6958" class='ln'>6958</a></td><td></td></tr>
<tr name="6959" id="6959">
<td><a id="l6959" class='ln'>6959</a></td><td>  <span class="ct">/******************  Bit definition for I2C_PECR register  ********************/</span></td></tr>
<tr name="6960" id="6960">
<td><a id="l6960" class='ln'>6960</a></td><td><span class="pp">#define</span> <a id="6960c9" class="tk">FMPI2C_PECR_PEC</a>                ((<a id="6960c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt; PEC register */</span></td></tr>
<tr name="6961" id="6961">
<td><a id="l6961" class='ln'>6961</a></td><td></td></tr>
<tr name="6962" id="6962">
<td><a id="l6962" class='ln'>6962</a></td><td>  <span class="ct">/******************  Bit definition for I2C_RXDR register  *********************/</span></td></tr>
<tr name="6963" id="6963">
<td><a id="l6963" class='ln'>6963</a></td><td><span class="pp">#define</span> <a id="6963c9" class="tk">FMPI2C_RXDR_RXDATA</a>             ((<a id="6963c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt; 8-bit receive data */</span></td></tr>
<tr name="6964" id="6964">
<td><a id="l6964" class='ln'>6964</a></td><td></td></tr>
<tr name="6965" id="6965">
<td><a id="l6965" class='ln'>6965</a></td><td>  <span class="ct">/******************  Bit definition for I2C_TXDR register  *********************/</span></td></tr>
<tr name="6966" id="6966">
<td><a id="l6966" class='ln'>6966</a></td><td><span class="pp">#define</span> <a id="6966c9" class="tk">FMPI2C_TXDR_TXDATA</a>             ((<a id="6966c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt; 8-bit transmit data */</span></td></tr>
<tr name="6967" id="6967">
<td><a id="l6967" class='ln'>6967</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F410xx || STM32F412xG || STM32F446xx */</span></td></tr>
<tr name="6968" id="6968">
<td><a id="l6968" class='ln'>6968</a></td><td></td></tr>
<tr name="6969" id="6969">
<td><a id="l6969" class='ln'>6969</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="6970" id="6970">
<td><a id="l6970" class='ln'>6970</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="6971" id="6971">
<td><a id="l6971" class='ln'>6971</a></td><td>  <span class="ct">/*                           Independent WATCHDOG                             */</span></td></tr>
<tr name="6972" id="6972">
<td><a id="l6972" class='ln'>6972</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="6973" id="6973">
<td><a id="l6973" class='ln'>6973</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="6974" id="6974">
<td><a id="l6974" class='ln'>6974</a></td><td>  <span class="ct">/*******************  Bit definition for IWDG_KR register  ********************/</span></td></tr>
<tr name="6975" id="6975">
<td><a id="l6975" class='ln'>6975</a></td><td><span class="pp">#define</span> <a id="6975c9" class="tk">IWDG_KR_KEY</a>                    ((<a id="6975c42" class="tk">uint16_t</a>)0xFFFF)        <span class="ct">/*!&lt;Key value (write only, read 0000h)  */</span></td></tr>
<tr name="6976" id="6976">
<td><a id="l6976" class='ln'>6976</a></td><td></td></tr>
<tr name="6977" id="6977">
<td><a id="l6977" class='ln'>6977</a></td><td>  <span class="ct">/*******************  Bit definition for IWDG_PR register  ********************/</span></td></tr>
<tr name="6978" id="6978">
<td><a id="l6978" class='ln'>6978</a></td><td><span class="pp">#define</span> <a id="6978c9" class="tk">IWDG_PR_PR</a>                     ((<a id="6978c42" class="tk">uint8_t</a>)0x07)           <span class="ct">/*!&lt;PR[2:0] (Prescaler divider)         */</span></td></tr>
<tr name="6979" id="6979">
<td><a id="l6979" class='ln'>6979</a></td><td><span class="pp">#define</span> <a id="6979c9" class="tk">IWDG_PR_PR_0</a>                   ((<a id="6979c42" class="tk">uint8_t</a>)0x01)           <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="6980" id="6980">
<td><a id="l6980" class='ln'>6980</a></td><td><span class="pp">#define</span> <a id="6980c9" class="tk">IWDG_PR_PR_1</a>                   ((<a id="6980c42" class="tk">uint8_t</a>)0x02)           <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="6981" id="6981">
<td><a id="l6981" class='ln'>6981</a></td><td><span class="pp">#define</span> <a id="6981c9" class="tk">IWDG_PR_PR_2</a>                   ((<a id="6981c42" class="tk">uint8_t</a>)0x04)           <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="6982" id="6982">
<td><a id="l6982" class='ln'>6982</a></td><td></td></tr>
<tr name="6983" id="6983">
<td><a id="l6983" class='ln'>6983</a></td><td>  <span class="ct">/*******************  Bit definition for IWDG_RLR register  *******************/</span></td></tr>
<tr name="6984" id="6984">
<td><a id="l6984" class='ln'>6984</a></td><td><span class="pp">#define</span> <a id="6984c9" class="tk">IWDG_RLR_RL</a>                    ((<a id="6984c42" class="tk">uint16_t</a>)0x0FFF)        <span class="ct">/*!&lt;Watchdog counter reload value        */</span></td></tr>
<tr name="6985" id="6985">
<td><a id="l6985" class='ln'>6985</a></td><td></td></tr>
<tr name="6986" id="6986">
<td><a id="l6986" class='ln'>6986</a></td><td>  <span class="ct">/*******************  Bit definition for IWDG_SR register  ********************/</span></td></tr>
<tr name="6987" id="6987">
<td><a id="l6987" class='ln'>6987</a></td><td><span class="pp">#define</span> <a id="6987c9" class="tk">IWDG_SR_PVU</a>                    ((<a id="6987c42" class="tk">uint8_t</a>)0x01)           <span class="ct">/*!&lt;Watchdog prescaler value update      */</span></td></tr>
<tr name="6988" id="6988">
<td><a id="l6988" class='ln'>6988</a></td><td><span class="pp">#define</span> <a id="6988c9" class="tk">IWDG_SR_RVU</a>                    ((<a id="6988c42" class="tk">uint8_t</a>)0x02)           <span class="ct">/*!&lt;Watchdog counter reload value update */</span></td></tr>
<tr name="6989" id="6989">
<td><a id="l6989" class='ln'>6989</a></td><td></td></tr>
<tr name="6990" id="6990">
<td><a id="l6990" class='ln'>6990</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="6991" id="6991">
<td><a id="l6991" class='ln'>6991</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="6992" id="6992">
<td><a id="l6992" class='ln'>6992</a></td><td>  <span class="ct">/*                      LCD-TFT Display Controller (LTDC)                     */</span></td></tr>
<tr name="6993" id="6993">
<td><a id="l6993" class='ln'>6993</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="6994" id="6994">
<td><a id="l6994" class='ln'>6994</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="6995" id="6995">
<td><a id="l6995" class='ln'>6995</a></td><td></td></tr>
<tr name="6996" id="6996">
<td><a id="l6996" class='ln'>6996</a></td><td>  <span class="ct">/********************  Bit definition for LTDC_SSCR register  *****************/</span></td></tr>
<tr name="6997" id="6997">
<td><a id="l6997" class='ln'>6997</a></td><td><span class="pp">#define</span> <a id="6997c9" class="tk">LTDC_SSCR_VSH</a>                  ((<a id="6997c42" class="tk">uint32_t</a>)0x000007FF)    <span class="ct">/*!&lt; Vertical Synchronization Height */</span></td></tr>
<tr name="6998" id="6998">
<td><a id="l6998" class='ln'>6998</a></td><td><span class="pp">#define</span> <a id="6998c9" class="tk">LTDC_SSCR_HSW</a>                  ((<a id="6998c42" class="tk">uint32_t</a>)0x0FFF0000)    <span class="ct">/*!&lt; Horizontal Synchronization Width */</span></td></tr>
<tr name="6999" id="6999">
<td><a id="l6999" class='ln'>6999</a></td><td></td></tr>
<tr name="7000" id="7000">
<td><a id="l7000" class='ln'>7000</a></td><td>  <span class="ct">/********************  Bit definition for LTDC_BPCR register  *****************/</span></td></tr>
<tr name="7001" id="7001">
<td><a id="l7001" class='ln'>7001</a></td><td><span class="pp">#define</span> <a id="7001c9" class="tk">LTDC_BPCR_AVBP</a>                 ((<a id="7001c42" class="tk">uint32_t</a>)0x000007FF)    <span class="ct">/*!&lt; Accumulated Vertical Back Porch */</span></td></tr>
<tr name="7002" id="7002">
<td><a id="l7002" class='ln'>7002</a></td><td><span class="pp">#define</span> <a id="7002c9" class="tk">LTDC_BPCR_AHBP</a>                 ((<a id="7002c42" class="tk">uint32_t</a>)0x0FFF0000)    <span class="ct">/*!&lt; Accumulated Horizontal Back Porch */</span></td></tr>
<tr name="7003" id="7003">
<td><a id="l7003" class='ln'>7003</a></td><td></td></tr>
<tr name="7004" id="7004">
<td><a id="l7004" class='ln'>7004</a></td><td>  <span class="ct">/********************  Bit definition for LTDC_AWCR register  *****************/</span></td></tr>
<tr name="7005" id="7005">
<td><a id="l7005" class='ln'>7005</a></td><td><span class="pp">#define</span> <a id="7005c9" class="tk">LTDC_AWCR_AAH</a>                  ((<a id="7005c42" class="tk">uint32_t</a>)0x000007FF)    <span class="ct">/*!&lt; Accumulated Active heigh */</span></td></tr>
<tr name="7006" id="7006">
<td><a id="l7006" class='ln'>7006</a></td><td><span class="pp">#define</span> <a id="7006c9" class="tk">LTDC_AWCR_AAW</a>                  ((<a id="7006c42" class="tk">uint32_t</a>)0x0FFF0000)    <span class="ct">/*!&lt; Accumulated Active Width */</span></td></tr>
<tr name="7007" id="7007">
<td><a id="l7007" class='ln'>7007</a></td><td></td></tr>
<tr name="7008" id="7008">
<td><a id="l7008" class='ln'>7008</a></td><td>  <span class="ct">/********************  Bit definition for LTDC_TWCR register  *****************/</span></td></tr>
<tr name="7009" id="7009">
<td><a id="l7009" class='ln'>7009</a></td><td><span class="pp">#define</span> <a id="7009c9" class="tk">LTDC_TWCR_TOTALH</a>               ((<a id="7009c42" class="tk">uint32_t</a>)0x000007FF)    <span class="ct">/*!&lt; Total Heigh */</span></td></tr>
<tr name="7010" id="7010">
<td><a id="l7010" class='ln'>7010</a></td><td><span class="pp">#define</span> <a id="7010c9" class="tk">LTDC_TWCR_TOTALW</a>               ((<a id="7010c42" class="tk">uint32_t</a>)0x0FFF0000)    <span class="ct">/*!&lt; Total Width */</span></td></tr>
<tr name="7011" id="7011">
<td><a id="l7011" class='ln'>7011</a></td><td></td></tr>
<tr name="7012" id="7012">
<td><a id="l7012" class='ln'>7012</a></td><td>  <span class="ct">/********************  Bit definition for LTDC_GCR register  ******************/</span></td></tr>
<tr name="7013" id="7013">
<td><a id="l7013" class='ln'>7013</a></td><td><span class="pp">#define</span> <a id="7013c9" class="tk">LTDC_GCR_LTDCEN</a>                ((<a id="7013c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; LCD-TFT controller enable bit */</span></td></tr>
<tr name="7014" id="7014">
<td><a id="l7014" class='ln'>7014</a></td><td><span class="pp">#define</span> <a id="7014c9" class="tk">LTDC_GCR_DBW</a>                   ((<a id="7014c42" class="tk">uint32_t</a>)0x00000070)    <span class="ct">/*!&lt; Dither Blue Width */</span></td></tr>
<tr name="7015" id="7015">
<td><a id="l7015" class='ln'>7015</a></td><td><span class="pp">#define</span> <a id="7015c9" class="tk">LTDC_GCR_DGW</a>                   ((<a id="7015c42" class="tk">uint32_t</a>)0x00000700)    <span class="ct">/*!&lt; Dither Green Width */</span></td></tr>
<tr name="7016" id="7016">
<td><a id="l7016" class='ln'>7016</a></td><td><span class="pp">#define</span> <a id="7016c9" class="tk">LTDC_GCR_DRW</a>                   ((<a id="7016c42" class="tk">uint32_t</a>)0x00007000)    <span class="ct">/*!&lt; Dither Red Width */</span></td></tr>
<tr name="7017" id="7017">
<td><a id="l7017" class='ln'>7017</a></td><td><span class="pp">#define</span> <a id="7017c9" class="tk">LTDC_GCR_DEN</a>                   ((<a id="7017c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; Dither Enable */</span></td></tr>
<tr name="7018" id="7018">
<td><a id="l7018" class='ln'>7018</a></td><td><span class="pp">#define</span> <a id="7018c9" class="tk">LTDC_GCR_PCPOL</a>                 ((<a id="7018c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt; Pixel Clock Polarity */</span></td></tr>
<tr name="7019" id="7019">
<td><a id="l7019" class='ln'>7019</a></td><td><span class="pp">#define</span> <a id="7019c9" class="tk">LTDC_GCR_DEPOL</a>                 ((<a id="7019c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt; Data Enable Polarity */</span></td></tr>
<tr name="7020" id="7020">
<td><a id="l7020" class='ln'>7020</a></td><td><span class="pp">#define</span> <a id="7020c9" class="tk">LTDC_GCR_VSPOL</a>                 ((<a id="7020c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt; Vertical Synchronization Polarity */</span></td></tr>
<tr name="7021" id="7021">
<td><a id="l7021" class='ln'>7021</a></td><td><span class="pp">#define</span> <a id="7021c9" class="tk">LTDC_GCR_HSPOL</a>                 ((<a id="7021c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt; Horizontal Synchronization Polarity */</span></td></tr>
<tr name="7022" id="7022">
<td><a id="l7022" class='ln'>7022</a></td><td></td></tr>
<tr name="7023" id="7023">
<td><a id="l7023" class='ln'>7023</a></td><td>  <span class="ct">/* Legacy defines */</span></td></tr>
<tr name="7024" id="7024">
<td><a id="l7024" class='ln'>7024</a></td><td><span class="pp">#define</span> <a id="7024c9" class="tk">LTDC_GCR_DTEN</a>                  <a id="7024c40" class="tk">LTDC_GCR_DEN</a></td></tr>
<tr name="7025" id="7025">
<td><a id="l7025" class='ln'>7025</a></td><td></td></tr>
<tr name="7026" id="7026">
<td><a id="l7026" class='ln'>7026</a></td><td>  <span class="ct">/********************  Bit definition for LTDC_SRCR register  *****************/</span></td></tr>
<tr name="7027" id="7027">
<td><a id="l7027" class='ln'>7027</a></td><td><span class="pp">#define</span> <a id="7027c9" class="tk">LTDC_SRCR_IMR</a>                  ((<a id="7027c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Immediate Reload */</span></td></tr>
<tr name="7028" id="7028">
<td><a id="l7028" class='ln'>7028</a></td><td><span class="pp">#define</span> <a id="7028c9" class="tk">LTDC_SRCR_VBR</a>                  ((<a id="7028c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Vertical Blanking Reload */</span></td></tr>
<tr name="7029" id="7029">
<td><a id="l7029" class='ln'>7029</a></td><td></td></tr>
<tr name="7030" id="7030">
<td><a id="l7030" class='ln'>7030</a></td><td>  <span class="ct">/********************  Bit definition for LTDC_BCCR register  *****************/</span></td></tr>
<tr name="7031" id="7031">
<td><a id="l7031" class='ln'>7031</a></td><td><span class="pp">#define</span> <a id="7031c9" class="tk">LTDC_BCCR_BCBLUE</a>               ((<a id="7031c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt; Background Blue value */</span></td></tr>
<tr name="7032" id="7032">
<td><a id="l7032" class='ln'>7032</a></td><td><span class="pp">#define</span> <a id="7032c9" class="tk">LTDC_BCCR_BCGREEN</a>              ((<a id="7032c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt; Background Green value */</span></td></tr>
<tr name="7033" id="7033">
<td><a id="l7033" class='ln'>7033</a></td><td><span class="pp">#define</span> <a id="7033c9" class="tk">LTDC_BCCR_BCRED</a>                ((<a id="7033c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt; Background Red value */</span></td></tr>
<tr name="7034" id="7034">
<td><a id="l7034" class='ln'>7034</a></td><td></td></tr>
<tr name="7035" id="7035">
<td><a id="l7035" class='ln'>7035</a></td><td>  <span class="ct">/********************  Bit definition for LTDC_IER register  ******************/</span></td></tr>
<tr name="7036" id="7036">
<td><a id="l7036" class='ln'>7036</a></td><td><span class="pp">#define</span> <a id="7036c9" class="tk">LTDC_IER_LIE</a>                   ((<a id="7036c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Line Interrupt Enable */</span></td></tr>
<tr name="7037" id="7037">
<td><a id="l7037" class='ln'>7037</a></td><td><span class="pp">#define</span> <a id="7037c9" class="tk">LTDC_IER_FUIE</a>                  ((<a id="7037c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; FIFO Underrun Interrupt Enable */</span></td></tr>
<tr name="7038" id="7038">
<td><a id="l7038" class='ln'>7038</a></td><td><span class="pp">#define</span> <a id="7038c9" class="tk">LTDC_IER_TERRIE</a>                ((<a id="7038c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Transfer Error Interrupt Enable */</span></td></tr>
<tr name="7039" id="7039">
<td><a id="l7039" class='ln'>7039</a></td><td><span class="pp">#define</span> <a id="7039c9" class="tk">LTDC_IER_RRIE</a>                  ((<a id="7039c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Register Reload interrupt enable */</span></td></tr>
<tr name="7040" id="7040">
<td><a id="l7040" class='ln'>7040</a></td><td></td></tr>
<tr name="7041" id="7041">
<td><a id="l7041" class='ln'>7041</a></td><td>  <span class="ct">/********************  Bit definition for LTDC_ISR register  ******************/</span></td></tr>
<tr name="7042" id="7042">
<td><a id="l7042" class='ln'>7042</a></td><td><span class="pp">#define</span> <a id="7042c9" class="tk">LTDC_ISR_LIF</a>                   ((<a id="7042c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Line Interrupt Flag */</span></td></tr>
<tr name="7043" id="7043">
<td><a id="l7043" class='ln'>7043</a></td><td><span class="pp">#define</span> <a id="7043c9" class="tk">LTDC_ISR_FUIF</a>                  ((<a id="7043c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; FIFO Underrun Interrupt Flag */</span></td></tr>
<tr name="7044" id="7044">
<td><a id="l7044" class='ln'>7044</a></td><td><span class="pp">#define</span> <a id="7044c9" class="tk">LTDC_ISR_TERRIF</a>                ((<a id="7044c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Transfer Error Interrupt Flag */</span></td></tr>
<tr name="7045" id="7045">
<td><a id="l7045" class='ln'>7045</a></td><td><span class="pp">#define</span> <a id="7045c9" class="tk">LTDC_ISR_RRIF</a>                  ((<a id="7045c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Register Reload interrupt Flag */</span></td></tr>
<tr name="7046" id="7046">
<td><a id="l7046" class='ln'>7046</a></td><td></td></tr>
<tr name="7047" id="7047">
<td><a id="l7047" class='ln'>7047</a></td><td>  <span class="ct">/********************  Bit definition for LTDC_ICR register  ******************/</span></td></tr>
<tr name="7048" id="7048">
<td><a id="l7048" class='ln'>7048</a></td><td><span class="pp">#define</span> <a id="7048c9" class="tk">LTDC_ICR_CLIF</a>                  ((<a id="7048c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Clears the Line Interrupt Flag */</span></td></tr>
<tr name="7049" id="7049">
<td><a id="l7049" class='ln'>7049</a></td><td><span class="pp">#define</span> <a id="7049c9" class="tk">LTDC_ICR_CFUIF</a>                 ((<a id="7049c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Clears the FIFO Underrun Interrupt Flag */</span></td></tr>
<tr name="7050" id="7050">
<td><a id="l7050" class='ln'>7050</a></td><td><span class="pp">#define</span> <a id="7050c9" class="tk">LTDC_ICR_CTERRIF</a>               ((<a id="7050c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Clears the Transfer Error Interrupt Flag */</span></td></tr>
<tr name="7051" id="7051">
<td><a id="l7051" class='ln'>7051</a></td><td><span class="pp">#define</span> <a id="7051c9" class="tk">LTDC_ICR_CRRIF</a>                 ((<a id="7051c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Clears Register Reload interrupt Flag */</span></td></tr>
<tr name="7052" id="7052">
<td><a id="l7052" class='ln'>7052</a></td><td></td></tr>
<tr name="7053" id="7053">
<td><a id="l7053" class='ln'>7053</a></td><td>  <span class="ct">/********************  Bit definition for LTDC_LIPCR register  ****************/</span></td></tr>
<tr name="7054" id="7054">
<td><a id="l7054" class='ln'>7054</a></td><td><span class="pp">#define</span> <a id="7054c9" class="tk">LTDC_LIPCR_LIPOS</a>               ((<a id="7054c42" class="tk">uint32_t</a>)0x000007FF)    <span class="ct">/*!&lt; Line Interrupt Position */</span></td></tr>
<tr name="7055" id="7055">
<td><a id="l7055" class='ln'>7055</a></td><td></td></tr>
<tr name="7056" id="7056">
<td><a id="l7056" class='ln'>7056</a></td><td>  <span class="ct">/********************  Bit definition for LTDC_CPSR register  *****************/</span></td></tr>
<tr name="7057" id="7057">
<td><a id="l7057" class='ln'>7057</a></td><td><span class="pp">#define</span> <a id="7057c9" class="tk">LTDC_CPSR_CYPOS</a>                ((<a id="7057c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/*!&lt; Current Y Position */</span></td></tr>
<tr name="7058" id="7058">
<td><a id="l7058" class='ln'>7058</a></td><td><span class="pp">#define</span> <a id="7058c9" class="tk">LTDC_CPSR_CXPOS</a>                ((<a id="7058c42" class="tk">uint32_t</a>)0xFFFF0000)    <span class="ct">/*!&lt; Current X Position */</span></td></tr>
<tr name="7059" id="7059">
<td><a id="l7059" class='ln'>7059</a></td><td></td></tr>
<tr name="7060" id="7060">
<td><a id="l7060" class='ln'>7060</a></td><td>  <span class="ct">/********************  Bit definition for LTDC_CDSR register  *****************/</span></td></tr>
<tr name="7061" id="7061">
<td><a id="l7061" class='ln'>7061</a></td><td><span class="pp">#define</span> <a id="7061c9" class="tk">LTDC_CDSR_VDES</a>                 ((<a id="7061c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Vertical Data Enable Status */</span></td></tr>
<tr name="7062" id="7062">
<td><a id="l7062" class='ln'>7062</a></td><td><span class="pp">#define</span> <a id="7062c9" class="tk">LTDC_CDSR_HDES</a>                 ((<a id="7062c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Horizontal Data Enable Status */</span></td></tr>
<tr name="7063" id="7063">
<td><a id="l7063" class='ln'>7063</a></td><td><span class="pp">#define</span> <a id="7063c9" class="tk">LTDC_CDSR_VSYNCS</a>               ((<a id="7063c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Vertical Synchronization Status */</span></td></tr>
<tr name="7064" id="7064">
<td><a id="l7064" class='ln'>7064</a></td><td><span class="pp">#define</span> <a id="7064c9" class="tk">LTDC_CDSR_HSYNCS</a>               ((<a id="7064c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Horizontal Synchronization Status */</span></td></tr>
<tr name="7065" id="7065">
<td><a id="l7065" class='ln'>7065</a></td><td></td></tr>
<tr name="7066" id="7066">
<td><a id="l7066" class='ln'>7066</a></td><td>  <span class="ct">/********************  Bit definition for LTDC_LxCR register  *****************/</span></td></tr>
<tr name="7067" id="7067">
<td><a id="l7067" class='ln'>7067</a></td><td><span class="pp">#define</span> <a id="7067c9" class="tk">LTDC_LxCR_LEN</a>                  ((<a id="7067c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Layer Enable */</span></td></tr>
<tr name="7068" id="7068">
<td><a id="l7068" class='ln'>7068</a></td><td><span class="pp">#define</span> <a id="7068c9" class="tk">LTDC_LxCR_COLKEN</a>               ((<a id="7068c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Color Keying Enable */</span></td></tr>
<tr name="7069" id="7069">
<td><a id="l7069" class='ln'>7069</a></td><td><span class="pp">#define</span> <a id="7069c9" class="tk">LTDC_LxCR_CLUTEN</a>               ((<a id="7069c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Color Lockup Table Enable */</span></td></tr>
<tr name="7070" id="7070">
<td><a id="l7070" class='ln'>7070</a></td><td></td></tr>
<tr name="7071" id="7071">
<td><a id="l7071" class='ln'>7071</a></td><td>  <span class="ct">/********************  Bit definition for LTDC_LxWHPCR register  **************/</span></td></tr>
<tr name="7072" id="7072">
<td><a id="l7072" class='ln'>7072</a></td><td><span class="pp">#define</span> <a id="7072c9" class="tk">LTDC_LxWHPCR_WHSTPOS</a>           ((<a id="7072c42" class="tk">uint32_t</a>)0x00000FFF)    <span class="ct">/*!&lt; Window Horizontal Start Position */</span></td></tr>
<tr name="7073" id="7073">
<td><a id="l7073" class='ln'>7073</a></td><td><span class="pp">#define</span> <a id="7073c9" class="tk">LTDC_LxWHPCR_WHSPPOS</a>           ((<a id="7073c42" class="tk">uint32_t</a>)0xFFFF0000)    <span class="ct">/*!&lt; Window Horizontal Stop Position */</span></td></tr>
<tr name="7074" id="7074">
<td><a id="l7074" class='ln'>7074</a></td><td></td></tr>
<tr name="7075" id="7075">
<td><a id="l7075" class='ln'>7075</a></td><td>  <span class="ct">/********************  Bit definition for LTDC_LxWVPCR register  **************/</span></td></tr>
<tr name="7076" id="7076">
<td><a id="l7076" class='ln'>7076</a></td><td><span class="pp">#define</span> <a id="7076c9" class="tk">LTDC_LxWVPCR_WVSTPOS</a>           ((<a id="7076c42" class="tk">uint32_t</a>)0x00000FFF)    <span class="ct">/*!&lt; Window Vertical Start Position */</span></td></tr>
<tr name="7077" id="7077">
<td><a id="l7077" class='ln'>7077</a></td><td><span class="pp">#define</span> <a id="7077c9" class="tk">LTDC_LxWVPCR_WVSPPOS</a>           ((<a id="7077c42" class="tk">uint32_t</a>)0xFFFF0000)    <span class="ct">/*!&lt; Window Vertical Stop Position */</span></td></tr>
<tr name="7078" id="7078">
<td><a id="l7078" class='ln'>7078</a></td><td></td></tr>
<tr name="7079" id="7079">
<td><a id="l7079" class='ln'>7079</a></td><td>  <span class="ct">/********************  Bit definition for LTDC_LxCKCR register  ***************/</span></td></tr>
<tr name="7080" id="7080">
<td><a id="l7080" class='ln'>7080</a></td><td><span class="pp">#define</span> <a id="7080c9" class="tk">LTDC_LxCKCR_CKBLUE</a>             ((<a id="7080c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt; Color Key Blue value */</span></td></tr>
<tr name="7081" id="7081">
<td><a id="l7081" class='ln'>7081</a></td><td><span class="pp">#define</span> <a id="7081c9" class="tk">LTDC_LxCKCR_CKGREEN</a>            ((<a id="7081c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt; Color Key Green value */</span></td></tr>
<tr name="7082" id="7082">
<td><a id="l7082" class='ln'>7082</a></td><td><span class="pp">#define</span> <a id="7082c9" class="tk">LTDC_LxCKCR_CKRED</a>              ((<a id="7082c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt; Color Key Red value */</span></td></tr>
<tr name="7083" id="7083">
<td><a id="l7083" class='ln'>7083</a></td><td></td></tr>
<tr name="7084" id="7084">
<td><a id="l7084" class='ln'>7084</a></td><td>  <span class="ct">/********************  Bit definition for LTDC_LxPFCR register  ***************/</span></td></tr>
<tr name="7085" id="7085">
<td><a id="l7085" class='ln'>7085</a></td><td><span class="pp">#define</span> <a id="7085c9" class="tk">LTDC_LxPFCR_PF</a>                 ((<a id="7085c42" class="tk">uint32_t</a>)0x00000007)    <span class="ct">/*!&lt; Pixel Format */</span></td></tr>
<tr name="7086" id="7086">
<td><a id="l7086" class='ln'>7086</a></td><td></td></tr>
<tr name="7087" id="7087">
<td><a id="l7087" class='ln'>7087</a></td><td>  <span class="ct">/********************  Bit definition for LTDC_LxCACR register  ***************/</span></td></tr>
<tr name="7088" id="7088">
<td><a id="l7088" class='ln'>7088</a></td><td><span class="pp">#define</span> <a id="7088c9" class="tk">LTDC_LxCACR_CONSTA</a>             ((<a id="7088c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt; Constant Alpha */</span></td></tr>
<tr name="7089" id="7089">
<td><a id="l7089" class='ln'>7089</a></td><td></td></tr>
<tr name="7090" id="7090">
<td><a id="l7090" class='ln'>7090</a></td><td>  <span class="ct">/********************  Bit definition for LTDC_LxDCCR register  ***************/</span></td></tr>
<tr name="7091" id="7091">
<td><a id="l7091" class='ln'>7091</a></td><td><span class="pp">#define</span> <a id="7091c9" class="tk">LTDC_LxDCCR_DCBLUE</a>             ((<a id="7091c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt; Default Color Blue */</span></td></tr>
<tr name="7092" id="7092">
<td><a id="l7092" class='ln'>7092</a></td><td><span class="pp">#define</span> <a id="7092c9" class="tk">LTDC_LxDCCR_DCGREEN</a>            ((<a id="7092c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt; Default Color Green */</span></td></tr>
<tr name="7093" id="7093">
<td><a id="l7093" class='ln'>7093</a></td><td><span class="pp">#define</span> <a id="7093c9" class="tk">LTDC_LxDCCR_DCRED</a>              ((<a id="7093c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt; Default Color Red */</span></td></tr>
<tr name="7094" id="7094">
<td><a id="l7094" class='ln'>7094</a></td><td><span class="pp">#define</span> <a id="7094c9" class="tk">LTDC_LxDCCR_DCALPHA</a>            ((<a id="7094c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt; Default Color Alpha */</span></td></tr>
<tr name="7095" id="7095">
<td><a id="l7095" class='ln'>7095</a></td><td></td></tr>
<tr name="7096" id="7096">
<td><a id="l7096" class='ln'>7096</a></td><td>  <span class="ct">/********************  Bit definition for LTDC_LxBFCR register  ***************/</span></td></tr>
<tr name="7097" id="7097">
<td><a id="l7097" class='ln'>7097</a></td><td><span class="pp">#define</span> <a id="7097c9" class="tk">LTDC_LxBFCR_BF2</a>                ((<a id="7097c42" class="tk">uint32_t</a>)0x00000007)    <span class="ct">/*!&lt; Blending Factor 2 */</span></td></tr>
<tr name="7098" id="7098">
<td><a id="l7098" class='ln'>7098</a></td><td><span class="pp">#define</span> <a id="7098c9" class="tk">LTDC_LxBFCR_BF1</a>                ((<a id="7098c42" class="tk">uint32_t</a>)0x00000700)    <span class="ct">/*!&lt; Blending Factor 1 */</span></td></tr>
<tr name="7099" id="7099">
<td><a id="l7099" class='ln'>7099</a></td><td></td></tr>
<tr name="7100" id="7100">
<td><a id="l7100" class='ln'>7100</a></td><td>  <span class="ct">/********************  Bit definition for LTDC_LxCFBAR register  **************/</span></td></tr>
<tr name="7101" id="7101">
<td><a id="l7101" class='ln'>7101</a></td><td><span class="pp">#define</span> <a id="7101c9" class="tk">LTDC_LxCFBAR_CFBADD</a>            ((<a id="7101c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/*!&lt; Color Frame Buffer Start Address */</span></td></tr>
<tr name="7102" id="7102">
<td><a id="l7102" class='ln'>7102</a></td><td></td></tr>
<tr name="7103" id="7103">
<td><a id="l7103" class='ln'>7103</a></td><td>  <span class="ct">/********************  Bit definition for LTDC_LxCFBLR register  **************/</span></td></tr>
<tr name="7104" id="7104">
<td><a id="l7104" class='ln'>7104</a></td><td><span class="pp">#define</span> <a id="7104c9" class="tk">LTDC_LxCFBLR_CFBLL</a>             ((<a id="7104c42" class="tk">uint32_t</a>)0x00001FFF)    <span class="ct">/*!&lt; Color Frame Buffer Line Length */</span></td></tr>
<tr name="7105" id="7105">
<td><a id="l7105" class='ln'>7105</a></td><td><span class="pp">#define</span> <a id="7105c9" class="tk">LTDC_LxCFBLR_CFBP</a>              ((<a id="7105c42" class="tk">uint32_t</a>)0x1FFF0000)    <span class="ct">/*!&lt; Color Frame Buffer Pitch in bytes */</span></td></tr>
<tr name="7106" id="7106">
<td><a id="l7106" class='ln'>7106</a></td><td></td></tr>
<tr name="7107" id="7107">
<td><a id="l7107" class='ln'>7107</a></td><td>  <span class="ct">/********************  Bit definition for LTDC_LxCFBLNR register  *************/</span></td></tr>
<tr name="7108" id="7108">
<td><a id="l7108" class='ln'>7108</a></td><td><span class="pp">#define</span> <a id="7108c9" class="tk">LTDC_LxCFBLNR_CFBLNBR</a>          ((<a id="7108c42" class="tk">uint32_t</a>)0x000007FF)    <span class="ct">/*!&lt; Frame Buffer Line Number */</span></td></tr>
<tr name="7109" id="7109">
<td><a id="l7109" class='ln'>7109</a></td><td></td></tr>
<tr name="7110" id="7110">
<td><a id="l7110" class='ln'>7110</a></td><td>  <span class="ct">/********************  Bit definition for LTDC_LxCLUTWR register  *************/</span></td></tr>
<tr name="7111" id="7111">
<td><a id="l7111" class='ln'>7111</a></td><td><span class="pp">#define</span> <a id="7111c9" class="tk">LTDC_LxCLUTWR_BLUE</a>             ((<a id="7111c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt; Blue value */</span></td></tr>
<tr name="7112" id="7112">
<td><a id="l7112" class='ln'>7112</a></td><td><span class="pp">#define</span> <a id="7112c9" class="tk">LTDC_LxCLUTWR_GREEN</a>            ((<a id="7112c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt; Green value */</span></td></tr>
<tr name="7113" id="7113">
<td><a id="l7113" class='ln'>7113</a></td><td><span class="pp">#define</span> <a id="7113c9" class="tk">LTDC_LxCLUTWR_RED</a>              ((<a id="7113c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt; Red value */</span></td></tr>
<tr name="7114" id="7114">
<td><a id="l7114" class='ln'>7114</a></td><td><span class="pp">#define</span> <a id="7114c9" class="tk">LTDC_LxCLUTWR_CLUTADD</a>          ((<a id="7114c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt; CLUT address */</span></td></tr>
<tr name="7115" id="7115">
<td><a id="l7115" class='ln'>7115</a></td><td><span class="pp">#if</span> <a id="7115c5" class="tk">defined</a>(<a id="7115c13" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="7116" id="7116">
<td><a id="l7116" class='ln'>7116</a></td><td></td></tr>
<tr name="7117" id="7117">
<td><a id="l7117" class='ln'>7117</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="7118" id="7118">
<td><a id="l7118" class='ln'>7118</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="7119" id="7119">
<td><a id="l7119" class='ln'>7119</a></td><td>  <span class="ct">/*                                    DSI                                     */</span></td></tr>
<tr name="7120" id="7120">
<td><a id="l7120" class='ln'>7120</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="7121" id="7121">
<td><a id="l7121" class='ln'>7121</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="7122" id="7122">
<td><a id="l7122" class='ln'>7122</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_VR register  *****************/</span></td></tr>
<tr name="7123" id="7123">
<td><a id="l7123" class='ln'>7123</a></td><td><span class="pp">#define</span> <a id="7123c9" class="tk">DSI_VR</a>                         ((<a id="7123c42" class="tk">uint32_t</a>)0x3133302A)    <span class="ct">/*!&lt; DSI Host Version */</span></td></tr>
<tr name="7124" id="7124">
<td><a id="l7124" class='ln'>7124</a></td><td></td></tr>
<tr name="7125" id="7125">
<td><a id="l7125" class='ln'>7125</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_CR register  *****************/</span></td></tr>
<tr name="7126" id="7126">
<td><a id="l7126" class='ln'>7126</a></td><td><span class="pp">#define</span> <a id="7126c9" class="tk">DSI_CR_EN</a>                      ((<a id="7126c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; DSI Host power up and reset */</span></td></tr>
<tr name="7127" id="7127">
<td><a id="l7127" class='ln'>7127</a></td><td></td></tr>
<tr name="7128" id="7128">
<td><a id="l7128" class='ln'>7128</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_CCR register  ****************/</span></td></tr>
<tr name="7129" id="7129">
<td><a id="l7129" class='ln'>7129</a></td><td><span class="pp">#define</span> <a id="7129c9" class="tk">DSI_CCR_TXECKDIV</a>               ((<a id="7129c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt; TX Escape Clock Division */</span></td></tr>
<tr name="7130" id="7130">
<td><a id="l7130" class='ln'>7130</a></td><td><span class="pp">#define</span> <a id="7130c9" class="tk">DSI_CCR_TXECKDIV0</a>              ((<a id="7130c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7131" id="7131">
<td><a id="l7131" class='ln'>7131</a></td><td><span class="pp">#define</span> <a id="7131c9" class="tk">DSI_CCR_TXECKDIV1</a>              ((<a id="7131c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7132" id="7132">
<td><a id="l7132" class='ln'>7132</a></td><td><span class="pp">#define</span> <a id="7132c9" class="tk">DSI_CCR_TXECKDIV2</a>              ((<a id="7132c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7133" id="7133">
<td><a id="l7133" class='ln'>7133</a></td><td><span class="pp">#define</span> <a id="7133c9" class="tk">DSI_CCR_TXECKDIV3</a>              ((<a id="7133c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7134" id="7134">
<td><a id="l7134" class='ln'>7134</a></td><td><span class="pp">#define</span> <a id="7134c9" class="tk">DSI_CCR_TXECKDIV4</a>              ((<a id="7134c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7135" id="7135">
<td><a id="l7135" class='ln'>7135</a></td><td><span class="pp">#define</span> <a id="7135c9" class="tk">DSI_CCR_TXECKDIV5</a>              ((<a id="7135c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7136" id="7136">
<td><a id="l7136" class='ln'>7136</a></td><td><span class="pp">#define</span> <a id="7136c9" class="tk">DSI_CCR_TXECKDIV6</a>              ((<a id="7136c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7137" id="7137">
<td><a id="l7137" class='ln'>7137</a></td><td><span class="pp">#define</span> <a id="7137c9" class="tk">DSI_CCR_TXECKDIV7</a>              ((<a id="7137c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7138" id="7138">
<td><a id="l7138" class='ln'>7138</a></td><td><span class="pp">#define</span> <a id="7138c9" class="tk">DSI_CCR_TOCKDIV</a>                ((<a id="7138c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt; Timeout Clock Division */</span></td></tr>
<tr name="7139" id="7139">
<td><a id="l7139" class='ln'>7139</a></td><td><span class="pp">#define</span> <a id="7139c9" class="tk">DSI_CCR_TOCKDIV0</a>               ((<a id="7139c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7140" id="7140">
<td><a id="l7140" class='ln'>7140</a></td><td><span class="pp">#define</span> <a id="7140c9" class="tk">DSI_CCR_TOCKDIV1</a>               ((<a id="7140c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7141" id="7141">
<td><a id="l7141" class='ln'>7141</a></td><td><span class="pp">#define</span> <a id="7141c9" class="tk">DSI_CCR_TOCKDIV2</a>               ((<a id="7141c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="7142" id="7142">
<td><a id="l7142" class='ln'>7142</a></td><td><span class="pp">#define</span> <a id="7142c9" class="tk">DSI_CCR_TOCKDIV3</a>               ((<a id="7142c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="7143" id="7143">
<td><a id="l7143" class='ln'>7143</a></td><td><span class="pp">#define</span> <a id="7143c9" class="tk">DSI_CCR_TOCKDIV4</a>               ((<a id="7143c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="7144" id="7144">
<td><a id="l7144" class='ln'>7144</a></td><td><span class="pp">#define</span> <a id="7144c9" class="tk">DSI_CCR_TOCKDIV5</a>               ((<a id="7144c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="7145" id="7145">
<td><a id="l7145" class='ln'>7145</a></td><td><span class="pp">#define</span> <a id="7145c9" class="tk">DSI_CCR_TOCKDIV6</a>               ((<a id="7145c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="7146" id="7146">
<td><a id="l7146" class='ln'>7146</a></td><td><span class="pp">#define</span> <a id="7146c9" class="tk">DSI_CCR_TOCKDIV7</a>               ((<a id="7146c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="7147" id="7147">
<td><a id="l7147" class='ln'>7147</a></td><td></td></tr>
<tr name="7148" id="7148">
<td><a id="l7148" class='ln'>7148</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_LVCIDR register  *************/</span></td></tr>
<tr name="7149" id="7149">
<td><a id="l7149" class='ln'>7149</a></td><td><span class="pp">#define</span> <a id="7149c9" class="tk">DSI_LVCIDR_VCID</a>                ((<a id="7149c42" class="tk">uint32_t</a>)0x00000003)    <span class="ct">/*!&lt; Virtual Channel ID */</span></td></tr>
<tr name="7150" id="7150">
<td><a id="l7150" class='ln'>7150</a></td><td><span class="pp">#define</span> <a id="7150c9" class="tk">DSI_LVCIDR_VCID0</a>               ((<a id="7150c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7151" id="7151">
<td><a id="l7151" class='ln'>7151</a></td><td><span class="pp">#define</span> <a id="7151c9" class="tk">DSI_LVCIDR_VCID1</a>               ((<a id="7151c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7152" id="7152">
<td><a id="l7152" class='ln'>7152</a></td><td></td></tr>
<tr name="7153" id="7153">
<td><a id="l7153" class='ln'>7153</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_LCOLCR register  *************/</span></td></tr>
<tr name="7154" id="7154">
<td><a id="l7154" class='ln'>7154</a></td><td><span class="pp">#define</span> <a id="7154c9" class="tk">DSI_LCOLCR_COLC</a>                ((<a id="7154c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt; Color Coding */</span></td></tr>
<tr name="7155" id="7155">
<td><a id="l7155" class='ln'>7155</a></td><td><span class="pp">#define</span> <a id="7155c9" class="tk">DSI_LCOLCR_COLC0</a>               ((<a id="7155c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7156" id="7156">
<td><a id="l7156" class='ln'>7156</a></td><td><span class="pp">#define</span> <a id="7156c9" class="tk">DSI_LCOLCR_COLC1</a>               ((<a id="7156c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7157" id="7157">
<td><a id="l7157" class='ln'>7157</a></td><td><span class="pp">#define</span> <a id="7157c9" class="tk">DSI_LCOLCR_COLC2</a>               ((<a id="7157c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7158" id="7158">
<td><a id="l7158" class='ln'>7158</a></td><td><span class="pp">#define</span> <a id="7158c9" class="tk">DSI_LCOLCR_COLC3</a>               ((<a id="7158c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7159" id="7159">
<td><a id="l7159" class='ln'>7159</a></td><td><span class="pp">#define</span> <a id="7159c9" class="tk">DSI_LCOLCR_LPE</a>                 ((<a id="7159c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Loosly Packet Enable */</span></td></tr>
<tr name="7160" id="7160">
<td><a id="l7160" class='ln'>7160</a></td><td></td></tr>
<tr name="7161" id="7161">
<td><a id="l7161" class='ln'>7161</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_LPCR register  ***************/</span></td></tr>
<tr name="7162" id="7162">
<td><a id="l7162" class='ln'>7162</a></td><td><span class="pp">#define</span> <a id="7162c9" class="tk">DSI_LPCR_DEP</a>                   ((<a id="7162c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Data Enable Polarity */</span></td></tr>
<tr name="7163" id="7163">
<td><a id="l7163" class='ln'>7163</a></td><td><span class="pp">#define</span> <a id="7163c9" class="tk">DSI_LPCR_VSP</a>                   ((<a id="7163c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; VSYNC Polarity */</span></td></tr>
<tr name="7164" id="7164">
<td><a id="l7164" class='ln'>7164</a></td><td><span class="pp">#define</span> <a id="7164c9" class="tk">DSI_LPCR_HSP</a>                   ((<a id="7164c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; HSYNC Polarity */</span></td></tr>
<tr name="7165" id="7165">
<td><a id="l7165" class='ln'>7165</a></td><td></td></tr>
<tr name="7166" id="7166">
<td><a id="l7166" class='ln'>7166</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_LPMCR register  **************/</span></td></tr>
<tr name="7167" id="7167">
<td><a id="l7167" class='ln'>7167</a></td><td><span class="pp">#define</span> <a id="7167c9" class="tk">DSI_LPMCR_VLPSIZE</a>              ((<a id="7167c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt; VACT Largest Packet Size */</span></td></tr>
<tr name="7168" id="7168">
<td><a id="l7168" class='ln'>7168</a></td><td><span class="pp">#define</span> <a id="7168c9" class="tk">DSI_LPMCR_VLPSIZE0</a>             ((<a id="7168c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7169" id="7169">
<td><a id="l7169" class='ln'>7169</a></td><td><span class="pp">#define</span> <a id="7169c9" class="tk">DSI_LPMCR_VLPSIZE1</a>             ((<a id="7169c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7170" id="7170">
<td><a id="l7170" class='ln'>7170</a></td><td><span class="pp">#define</span> <a id="7170c9" class="tk">DSI_LPMCR_VLPSIZE2</a>             ((<a id="7170c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7171" id="7171">
<td><a id="l7171" class='ln'>7171</a></td><td><span class="pp">#define</span> <a id="7171c9" class="tk">DSI_LPMCR_VLPSIZE3</a>             ((<a id="7171c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7172" id="7172">
<td><a id="l7172" class='ln'>7172</a></td><td><span class="pp">#define</span> <a id="7172c9" class="tk">DSI_LPMCR_VLPSIZE4</a>             ((<a id="7172c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7173" id="7173">
<td><a id="l7173" class='ln'>7173</a></td><td><span class="pp">#define</span> <a id="7173c9" class="tk">DSI_LPMCR_VLPSIZE5</a>             ((<a id="7173c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7174" id="7174">
<td><a id="l7174" class='ln'>7174</a></td><td><span class="pp">#define</span> <a id="7174c9" class="tk">DSI_LPMCR_VLPSIZE6</a>             ((<a id="7174c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7175" id="7175">
<td><a id="l7175" class='ln'>7175</a></td><td><span class="pp">#define</span> <a id="7175c9" class="tk">DSI_LPMCR_VLPSIZE7</a>             ((<a id="7175c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7176" id="7176">
<td><a id="l7176" class='ln'>7176</a></td><td><span class="pp">#define</span> <a id="7176c9" class="tk">DSI_LPMCR_LPSIZE</a>               ((<a id="7176c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt; Largest Packet Size */</span></td></tr>
<tr name="7177" id="7177">
<td><a id="l7177" class='ln'>7177</a></td><td><span class="pp">#define</span> <a id="7177c9" class="tk">DSI_LPMCR_LPSIZE0</a>              ((<a id="7177c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="7178" id="7178">
<td><a id="l7178" class='ln'>7178</a></td><td><span class="pp">#define</span> <a id="7178c9" class="tk">DSI_LPMCR_LPSIZE1</a>              ((<a id="7178c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="7179" id="7179">
<td><a id="l7179" class='ln'>7179</a></td><td><span class="pp">#define</span> <a id="7179c9" class="tk">DSI_LPMCR_LPSIZE2</a>              ((<a id="7179c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="7180" id="7180">
<td><a id="l7180" class='ln'>7180</a></td><td><span class="pp">#define</span> <a id="7180c9" class="tk">DSI_LPMCR_LPSIZE3</a>              ((<a id="7180c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="7181" id="7181">
<td><a id="l7181" class='ln'>7181</a></td><td><span class="pp">#define</span> <a id="7181c9" class="tk">DSI_LPMCR_LPSIZE4</a>              ((<a id="7181c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="7182" id="7182">
<td><a id="l7182" class='ln'>7182</a></td><td><span class="pp">#define</span> <a id="7182c9" class="tk">DSI_LPMCR_LPSIZE5</a>              ((<a id="7182c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="7183" id="7183">
<td><a id="l7183" class='ln'>7183</a></td><td><span class="pp">#define</span> <a id="7183c9" class="tk">DSI_LPMCR_LPSIZE6</a>              ((<a id="7183c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="7184" id="7184">
<td><a id="l7184" class='ln'>7184</a></td><td><span class="pp">#define</span> <a id="7184c9" class="tk">DSI_LPMCR_LPSIZE7</a>              ((<a id="7184c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="7185" id="7185">
<td><a id="l7185" class='ln'>7185</a></td><td></td></tr>
<tr name="7186" id="7186">
<td><a id="l7186" class='ln'>7186</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_PCR register  ****************/</span></td></tr>
<tr name="7187" id="7187">
<td><a id="l7187" class='ln'>7187</a></td><td><span class="pp">#define</span> <a id="7187c9" class="tk">DSI_PCR_ETTXE</a>                  ((<a id="7187c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; EoTp Transmission Enable */</span></td></tr>
<tr name="7188" id="7188">
<td><a id="l7188" class='ln'>7188</a></td><td><span class="pp">#define</span> <a id="7188c9" class="tk">DSI_PCR_ETRXE</a>                  ((<a id="7188c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; EoTp Reception Enable */</span></td></tr>
<tr name="7189" id="7189">
<td><a id="l7189" class='ln'>7189</a></td><td><span class="pp">#define</span> <a id="7189c9" class="tk">DSI_PCR_BTAE</a>                   ((<a id="7189c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Bus Turn Around Enable */</span></td></tr>
<tr name="7190" id="7190">
<td><a id="l7190" class='ln'>7190</a></td><td><span class="pp">#define</span> <a id="7190c9" class="tk">DSI_PCR_ECCRXE</a>                 ((<a id="7190c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; ECC Reception Enable */</span></td></tr>
<tr name="7191" id="7191">
<td><a id="l7191" class='ln'>7191</a></td><td><span class="pp">#define</span> <a id="7191c9" class="tk">DSI_PCR_CRCRXE</a>                 ((<a id="7191c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; CRC Reception Enable */</span></td></tr>
<tr name="7192" id="7192">
<td><a id="l7192" class='ln'>7192</a></td><td></td></tr>
<tr name="7193" id="7193">
<td><a id="l7193" class='ln'>7193</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_GVCIDR register  *************/</span></td></tr>
<tr name="7194" id="7194">
<td><a id="l7194" class='ln'>7194</a></td><td><span class="pp">#define</span> <a id="7194c9" class="tk">DSI_GVCIDR_VCID</a>                ((<a id="7194c42" class="tk">uint32_t</a>)0x00000003)    <span class="ct">/*!&lt; Virtual Channel ID */</span></td></tr>
<tr name="7195" id="7195">
<td><a id="l7195" class='ln'>7195</a></td><td><span class="pp">#define</span> <a id="7195c9" class="tk">DSI_GVCIDR_VCID0</a>               ((<a id="7195c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7196" id="7196">
<td><a id="l7196" class='ln'>7196</a></td><td><span class="pp">#define</span> <a id="7196c9" class="tk">DSI_GVCIDR_VCID1</a>               ((<a id="7196c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7197" id="7197">
<td><a id="l7197" class='ln'>7197</a></td><td></td></tr>
<tr name="7198" id="7198">
<td><a id="l7198" class='ln'>7198</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_MCR register  ****************/</span></td></tr>
<tr name="7199" id="7199">
<td><a id="l7199" class='ln'>7199</a></td><td><span class="pp">#define</span> <a id="7199c9" class="tk">DSI_MCR_CMDM</a>                   ((<a id="7199c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Command Mode */</span></td></tr>
<tr name="7200" id="7200">
<td><a id="l7200" class='ln'>7200</a></td><td></td></tr>
<tr name="7201" id="7201">
<td><a id="l7201" class='ln'>7201</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_VMCR register  ***************/</span></td></tr>
<tr name="7202" id="7202">
<td><a id="l7202" class='ln'>7202</a></td><td><span class="pp">#define</span> <a id="7202c9" class="tk">DSI_VMCR_VMT</a>                   ((<a id="7202c42" class="tk">uint32_t</a>)0x00000003)    <span class="ct">/*!&lt; Video Mode Type */</span></td></tr>
<tr name="7203" id="7203">
<td><a id="l7203" class='ln'>7203</a></td><td><span class="pp">#define</span> <a id="7203c9" class="tk">DSI_VMCR_VMT0</a>                  ((<a id="7203c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7204" id="7204">
<td><a id="l7204" class='ln'>7204</a></td><td><span class="pp">#define</span> <a id="7204c9" class="tk">DSI_VMCR_VMT1</a>                  ((<a id="7204c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7205" id="7205">
<td><a id="l7205" class='ln'>7205</a></td><td><span class="pp">#define</span> <a id="7205c9" class="tk">DSI_VMCR_LPVSAE</a>                ((<a id="7205c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Low-Power Vertical Sync Active Enable */</span></td></tr>
<tr name="7206" id="7206">
<td><a id="l7206" class='ln'>7206</a></td><td><span class="pp">#define</span> <a id="7206c9" class="tk">DSI_VMCR_LPVBPE</a>                ((<a id="7206c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Low-power Vertical Back-Porch Enable */</span></td></tr>
<tr name="7207" id="7207">
<td><a id="l7207" class='ln'>7207</a></td><td><span class="pp">#define</span> <a id="7207c9" class="tk">DSI_VMCR_LPVFPE</a>                ((<a id="7207c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Low-power Vertical Front-porch Enable */</span></td></tr>
<tr name="7208" id="7208">
<td><a id="l7208" class='ln'>7208</a></td><td><span class="pp">#define</span> <a id="7208c9" class="tk">DSI_VMCR_LPVAE</a>                 ((<a id="7208c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; Low-Power Vertical Active Enable */</span></td></tr>
<tr name="7209" id="7209">
<td><a id="l7209" class='ln'>7209</a></td><td><span class="pp">#define</span> <a id="7209c9" class="tk">DSI_VMCR_LPHBPE</a>                ((<a id="7209c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Low-Power Horizontal Back-Porch Enable */</span></td></tr>
<tr name="7210" id="7210">
<td><a id="l7210" class='ln'>7210</a></td><td><span class="pp">#define</span> <a id="7210c9" class="tk">DSI_VMCR_LPHFPE</a>                ((<a id="7210c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Low-Power Horizontal Front-Porch Enable */</span></td></tr>
<tr name="7211" id="7211">
<td><a id="l7211" class='ln'>7211</a></td><td><span class="pp">#define</span> <a id="7211c9" class="tk">DSI_VMCR_FBTAAE</a>                ((<a id="7211c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt; Frame Bus-Turn-Around Acknowledge Enable */</span></td></tr>
<tr name="7212" id="7212">
<td><a id="l7212" class='ln'>7212</a></td><td><span class="pp">#define</span> <a id="7212c9" class="tk">DSI_VMCR_LPCE</a>                  ((<a id="7212c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt; Low-Power Command Enable */</span></td></tr>
<tr name="7213" id="7213">
<td><a id="l7213" class='ln'>7213</a></td><td><span class="pp">#define</span> <a id="7213c9" class="tk">DSI_VMCR_PGE</a>                   ((<a id="7213c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; Pattern Generator Enable */</span></td></tr>
<tr name="7214" id="7214">
<td><a id="l7214" class='ln'>7214</a></td><td><span class="pp">#define</span> <a id="7214c9" class="tk">DSI_VMCR_PGM</a>                   ((<a id="7214c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt; Pattern Generator Mode */</span></td></tr>
<tr name="7215" id="7215">
<td><a id="l7215" class='ln'>7215</a></td><td><span class="pp">#define</span> <a id="7215c9" class="tk">DSI_VMCR_PGO</a>                   ((<a id="7215c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt; Pattern Generator Orientation */</span></td></tr>
<tr name="7216" id="7216">
<td><a id="l7216" class='ln'>7216</a></td><td></td></tr>
<tr name="7217" id="7217">
<td><a id="l7217" class='ln'>7217</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_VPCR register  ***************/</span></td></tr>
<tr name="7218" id="7218">
<td><a id="l7218" class='ln'>7218</a></td><td><span class="pp">#define</span> <a id="7218c9" class="tk">DSI_VPCR_VPSIZE</a>                ((<a id="7218c42" class="tk">uint32_t</a>)0x00003FFF)    <span class="ct">/*!&lt; Video Packet Size */</span></td></tr>
<tr name="7219" id="7219">
<td><a id="l7219" class='ln'>7219</a></td><td><span class="pp">#define</span> <a id="7219c9" class="tk">DSI_VPCR_VPSIZE0</a>               ((<a id="7219c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7220" id="7220">
<td><a id="l7220" class='ln'>7220</a></td><td><span class="pp">#define</span> <a id="7220c9" class="tk">DSI_VPCR_VPSIZE1</a>               ((<a id="7220c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7221" id="7221">
<td><a id="l7221" class='ln'>7221</a></td><td><span class="pp">#define</span> <a id="7221c9" class="tk">DSI_VPCR_VPSIZE2</a>               ((<a id="7221c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7222" id="7222">
<td><a id="l7222" class='ln'>7222</a></td><td><span class="pp">#define</span> <a id="7222c9" class="tk">DSI_VPCR_VPSIZE3</a>               ((<a id="7222c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7223" id="7223">
<td><a id="l7223" class='ln'>7223</a></td><td><span class="pp">#define</span> <a id="7223c9" class="tk">DSI_VPCR_VPSIZE4</a>               ((<a id="7223c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7224" id="7224">
<td><a id="l7224" class='ln'>7224</a></td><td><span class="pp">#define</span> <a id="7224c9" class="tk">DSI_VPCR_VPSIZE5</a>               ((<a id="7224c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7225" id="7225">
<td><a id="l7225" class='ln'>7225</a></td><td><span class="pp">#define</span> <a id="7225c9" class="tk">DSI_VPCR_VPSIZE6</a>               ((<a id="7225c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7226" id="7226">
<td><a id="l7226" class='ln'>7226</a></td><td><span class="pp">#define</span> <a id="7226c9" class="tk">DSI_VPCR_VPSIZE7</a>               ((<a id="7226c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7227" id="7227">
<td><a id="l7227" class='ln'>7227</a></td><td><span class="pp">#define</span> <a id="7227c9" class="tk">DSI_VPCR_VPSIZE8</a>               ((<a id="7227c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7228" id="7228">
<td><a id="l7228" class='ln'>7228</a></td><td><span class="pp">#define</span> <a id="7228c9" class="tk">DSI_VPCR_VPSIZE9</a>               ((<a id="7228c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7229" id="7229">
<td><a id="l7229" class='ln'>7229</a></td><td><span class="pp">#define</span> <a id="7229c9" class="tk">DSI_VPCR_VPSIZE10</a>              ((<a id="7229c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="7230" id="7230">
<td><a id="l7230" class='ln'>7230</a></td><td><span class="pp">#define</span> <a id="7230c9" class="tk">DSI_VPCR_VPSIZE11</a>              ((<a id="7230c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="7231" id="7231">
<td><a id="l7231" class='ln'>7231</a></td><td><span class="pp">#define</span> <a id="7231c9" class="tk">DSI_VPCR_VPSIZE12</a>              ((<a id="7231c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="7232" id="7232">
<td><a id="l7232" class='ln'>7232</a></td><td><span class="pp">#define</span> <a id="7232c9" class="tk">DSI_VPCR_VPSIZE13</a>              ((<a id="7232c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="7233" id="7233">
<td><a id="l7233" class='ln'>7233</a></td><td></td></tr>
<tr name="7234" id="7234">
<td><a id="l7234" class='ln'>7234</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_VCCR register  ***************/</span></td></tr>
<tr name="7235" id="7235">
<td><a id="l7235" class='ln'>7235</a></td><td><span class="pp">#define</span> <a id="7235c9" class="tk">DSI_VCCR_NUMC</a>                  ((<a id="7235c42" class="tk">uint32_t</a>)0x00001FFF)    <span class="ct">/*!&lt; Number of Chunks */</span></td></tr>
<tr name="7236" id="7236">
<td><a id="l7236" class='ln'>7236</a></td><td><span class="pp">#define</span> <a id="7236c9" class="tk">DSI_VCCR_NUMC0</a>                 ((<a id="7236c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7237" id="7237">
<td><a id="l7237" class='ln'>7237</a></td><td><span class="pp">#define</span> <a id="7237c9" class="tk">DSI_VCCR_NUMC1</a>                 ((<a id="7237c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7238" id="7238">
<td><a id="l7238" class='ln'>7238</a></td><td><span class="pp">#define</span> <a id="7238c9" class="tk">DSI_VCCR_NUMC2</a>                 ((<a id="7238c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7239" id="7239">
<td><a id="l7239" class='ln'>7239</a></td><td><span class="pp">#define</span> <a id="7239c9" class="tk">DSI_VCCR_NUMC3</a>                 ((<a id="7239c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7240" id="7240">
<td><a id="l7240" class='ln'>7240</a></td><td><span class="pp">#define</span> <a id="7240c9" class="tk">DSI_VCCR_NUMC4</a>                 ((<a id="7240c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7241" id="7241">
<td><a id="l7241" class='ln'>7241</a></td><td><span class="pp">#define</span> <a id="7241c9" class="tk">DSI_VCCR_NUMC5</a>                 ((<a id="7241c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7242" id="7242">
<td><a id="l7242" class='ln'>7242</a></td><td><span class="pp">#define</span> <a id="7242c9" class="tk">DSI_VCCR_NUMC6</a>                 ((<a id="7242c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7243" id="7243">
<td><a id="l7243" class='ln'>7243</a></td><td><span class="pp">#define</span> <a id="7243c9" class="tk">DSI_VCCR_NUMC7</a>                 ((<a id="7243c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7244" id="7244">
<td><a id="l7244" class='ln'>7244</a></td><td><span class="pp">#define</span> <a id="7244c9" class="tk">DSI_VCCR_NUMC8</a>                 ((<a id="7244c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7245" id="7245">
<td><a id="l7245" class='ln'>7245</a></td><td><span class="pp">#define</span> <a id="7245c9" class="tk">DSI_VCCR_NUMC9</a>                 ((<a id="7245c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7246" id="7246">
<td><a id="l7246" class='ln'>7246</a></td><td><span class="pp">#define</span> <a id="7246c9" class="tk">DSI_VCCR_NUMC10</a>                ((<a id="7246c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="7247" id="7247">
<td><a id="l7247" class='ln'>7247</a></td><td><span class="pp">#define</span> <a id="7247c9" class="tk">DSI_VCCR_NUMC11</a>                ((<a id="7247c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="7248" id="7248">
<td><a id="l7248" class='ln'>7248</a></td><td><span class="pp">#define</span> <a id="7248c9" class="tk">DSI_VCCR_NUMC12</a>                ((<a id="7248c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="7249" id="7249">
<td><a id="l7249" class='ln'>7249</a></td><td></td></tr>
<tr name="7250" id="7250">
<td><a id="l7250" class='ln'>7250</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_VNPCR register  **************/</span></td></tr>
<tr name="7251" id="7251">
<td><a id="l7251" class='ln'>7251</a></td><td><span class="pp">#define</span> <a id="7251c9" class="tk">DSI_VNPCR_NPSIZE</a>               ((<a id="7251c42" class="tk">uint32_t</a>)0x00001FFF)    <span class="ct">/*!&lt; Null Packet Size */</span></td></tr>
<tr name="7252" id="7252">
<td><a id="l7252" class='ln'>7252</a></td><td><span class="pp">#define</span> <a id="7252c9" class="tk">DSI_VNPCR_NPSIZE0</a>              ((<a id="7252c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7253" id="7253">
<td><a id="l7253" class='ln'>7253</a></td><td><span class="pp">#define</span> <a id="7253c9" class="tk">DSI_VNPCR_NPSIZE1</a>              ((<a id="7253c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7254" id="7254">
<td><a id="l7254" class='ln'>7254</a></td><td><span class="pp">#define</span> <a id="7254c9" class="tk">DSI_VNPCR_NPSIZE2</a>              ((<a id="7254c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7255" id="7255">
<td><a id="l7255" class='ln'>7255</a></td><td><span class="pp">#define</span> <a id="7255c9" class="tk">DSI_VNPCR_NPSIZE3</a>              ((<a id="7255c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7256" id="7256">
<td><a id="l7256" class='ln'>7256</a></td><td><span class="pp">#define</span> <a id="7256c9" class="tk">DSI_VNPCR_NPSIZE4</a>              ((<a id="7256c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7257" id="7257">
<td><a id="l7257" class='ln'>7257</a></td><td><span class="pp">#define</span> <a id="7257c9" class="tk">DSI_VNPCR_NPSIZE5</a>              ((<a id="7257c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7258" id="7258">
<td><a id="l7258" class='ln'>7258</a></td><td><span class="pp">#define</span> <a id="7258c9" class="tk">DSI_VNPCR_NPSIZE6</a>              ((<a id="7258c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7259" id="7259">
<td><a id="l7259" class='ln'>7259</a></td><td><span class="pp">#define</span> <a id="7259c9" class="tk">DSI_VNPCR_NPSIZE7</a>              ((<a id="7259c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7260" id="7260">
<td><a id="l7260" class='ln'>7260</a></td><td><span class="pp">#define</span> <a id="7260c9" class="tk">DSI_VNPCR_NPSIZE8</a>              ((<a id="7260c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7261" id="7261">
<td><a id="l7261" class='ln'>7261</a></td><td><span class="pp">#define</span> <a id="7261c9" class="tk">DSI_VNPCR_NPSIZE9</a>              ((<a id="7261c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7262" id="7262">
<td><a id="l7262" class='ln'>7262</a></td><td><span class="pp">#define</span> <a id="7262c9" class="tk">DSI_VNPCR_NPSIZE10</a>             ((<a id="7262c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="7263" id="7263">
<td><a id="l7263" class='ln'>7263</a></td><td><span class="pp">#define</span> <a id="7263c9" class="tk">DSI_VNPCR_NPSIZE11</a>             ((<a id="7263c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="7264" id="7264">
<td><a id="l7264" class='ln'>7264</a></td><td><span class="pp">#define</span> <a id="7264c9" class="tk">DSI_VNPCR_NPSIZE12</a>             ((<a id="7264c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="7265" id="7265">
<td><a id="l7265" class='ln'>7265</a></td><td></td></tr>
<tr name="7266" id="7266">
<td><a id="l7266" class='ln'>7266</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_VHSACR register  *************/</span></td></tr>
<tr name="7267" id="7267">
<td><a id="l7267" class='ln'>7267</a></td><td><span class="pp">#define</span> <a id="7267c9" class="tk">DSI_VHSACR_HSA</a>                 ((<a id="7267c42" class="tk">uint32_t</a>)0x00000FFF)    <span class="ct">/*!&lt; Horizontal Synchronism Active duration */</span></td></tr>
<tr name="7268" id="7268">
<td><a id="l7268" class='ln'>7268</a></td><td><span class="pp">#define</span> <a id="7268c9" class="tk">DSI_VHSACR_HSA0</a>                ((<a id="7268c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7269" id="7269">
<td><a id="l7269" class='ln'>7269</a></td><td><span class="pp">#define</span> <a id="7269c9" class="tk">DSI_VHSACR_HSA1</a>                ((<a id="7269c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7270" id="7270">
<td><a id="l7270" class='ln'>7270</a></td><td><span class="pp">#define</span> <a id="7270c9" class="tk">DSI_VHSACR_HSA2</a>                ((<a id="7270c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7271" id="7271">
<td><a id="l7271" class='ln'>7271</a></td><td><span class="pp">#define</span> <a id="7271c9" class="tk">DSI_VHSACR_HSA3</a>                ((<a id="7271c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7272" id="7272">
<td><a id="l7272" class='ln'>7272</a></td><td><span class="pp">#define</span> <a id="7272c9" class="tk">DSI_VHSACR_HSA4</a>                ((<a id="7272c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7273" id="7273">
<td><a id="l7273" class='ln'>7273</a></td><td><span class="pp">#define</span> <a id="7273c9" class="tk">DSI_VHSACR_HSA5</a>                ((<a id="7273c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7274" id="7274">
<td><a id="l7274" class='ln'>7274</a></td><td><span class="pp">#define</span> <a id="7274c9" class="tk">DSI_VHSACR_HSA6</a>                ((<a id="7274c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7275" id="7275">
<td><a id="l7275" class='ln'>7275</a></td><td><span class="pp">#define</span> <a id="7275c9" class="tk">DSI_VHSACR_HSA7</a>                ((<a id="7275c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7276" id="7276">
<td><a id="l7276" class='ln'>7276</a></td><td><span class="pp">#define</span> <a id="7276c9" class="tk">DSI_VHSACR_HSA8</a>                ((<a id="7276c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7277" id="7277">
<td><a id="l7277" class='ln'>7277</a></td><td><span class="pp">#define</span> <a id="7277c9" class="tk">DSI_VHSACR_HSA9</a>                ((<a id="7277c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7278" id="7278">
<td><a id="l7278" class='ln'>7278</a></td><td><span class="pp">#define</span> <a id="7278c9" class="tk">DSI_VHSACR_HSA10</a>               ((<a id="7278c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="7279" id="7279">
<td><a id="l7279" class='ln'>7279</a></td><td><span class="pp">#define</span> <a id="7279c9" class="tk">DSI_VHSACR_HSA11</a>               ((<a id="7279c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="7280" id="7280">
<td><a id="l7280" class='ln'>7280</a></td><td></td></tr>
<tr name="7281" id="7281">
<td><a id="l7281" class='ln'>7281</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_VHBPCR register  *************/</span></td></tr>
<tr name="7282" id="7282">
<td><a id="l7282" class='ln'>7282</a></td><td><span class="pp">#define</span> <a id="7282c9" class="tk">DSI_VHBPCR_HBP</a>                 ((<a id="7282c42" class="tk">uint32_t</a>)0x00000FFF)    <span class="ct">/*!&lt; Horizontal Back-Porch duration */</span></td></tr>
<tr name="7283" id="7283">
<td><a id="l7283" class='ln'>7283</a></td><td><span class="pp">#define</span> <a id="7283c9" class="tk">DSI_VHBPCR_HBP0</a>                ((<a id="7283c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7284" id="7284">
<td><a id="l7284" class='ln'>7284</a></td><td><span class="pp">#define</span> <a id="7284c9" class="tk">DSI_VHBPCR_HBP1</a>                ((<a id="7284c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7285" id="7285">
<td><a id="l7285" class='ln'>7285</a></td><td><span class="pp">#define</span> <a id="7285c9" class="tk">DSI_VHBPCR_HBP2</a>                ((<a id="7285c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7286" id="7286">
<td><a id="l7286" class='ln'>7286</a></td><td><span class="pp">#define</span> <a id="7286c9" class="tk">DSI_VHBPCR_HBP3</a>                ((<a id="7286c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7287" id="7287">
<td><a id="l7287" class='ln'>7287</a></td><td><span class="pp">#define</span> <a id="7287c9" class="tk">DSI_VHBPCR_HBP4</a>                ((<a id="7287c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7288" id="7288">
<td><a id="l7288" class='ln'>7288</a></td><td><span class="pp">#define</span> <a id="7288c9" class="tk">DSI_VHBPCR_HBP5</a>                ((<a id="7288c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7289" id="7289">
<td><a id="l7289" class='ln'>7289</a></td><td><span class="pp">#define</span> <a id="7289c9" class="tk">DSI_VHBPCR_HBP6</a>                ((<a id="7289c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7290" id="7290">
<td><a id="l7290" class='ln'>7290</a></td><td><span class="pp">#define</span> <a id="7290c9" class="tk">DSI_VHBPCR_HBP7</a>                ((<a id="7290c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7291" id="7291">
<td><a id="l7291" class='ln'>7291</a></td><td><span class="pp">#define</span> <a id="7291c9" class="tk">DSI_VHBPCR_HBP8</a>                ((<a id="7291c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7292" id="7292">
<td><a id="l7292" class='ln'>7292</a></td><td><span class="pp">#define</span> <a id="7292c9" class="tk">DSI_VHBPCR_HBP9</a>                ((<a id="7292c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7293" id="7293">
<td><a id="l7293" class='ln'>7293</a></td><td><span class="pp">#define</span> <a id="7293c9" class="tk">DSI_VHBPCR_HBP10</a>               ((<a id="7293c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="7294" id="7294">
<td><a id="l7294" class='ln'>7294</a></td><td><span class="pp">#define</span> <a id="7294c9" class="tk">DSI_VHBPCR_HBP11</a>               ((<a id="7294c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="7295" id="7295">
<td><a id="l7295" class='ln'>7295</a></td><td></td></tr>
<tr name="7296" id="7296">
<td><a id="l7296" class='ln'>7296</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_VLCR register  ***************/</span></td></tr>
<tr name="7297" id="7297">
<td><a id="l7297" class='ln'>7297</a></td><td><span class="pp">#define</span> <a id="7297c9" class="tk">DSI_VLCR_HLINE</a>                 ((<a id="7297c42" class="tk">uint32_t</a>)0x00007FFF)    <span class="ct">/*!&lt; Horizontal Line duration */</span></td></tr>
<tr name="7298" id="7298">
<td><a id="l7298" class='ln'>7298</a></td><td><span class="pp">#define</span> <a id="7298c9" class="tk">DSI_VLCR_HLINE0</a>                ((<a id="7298c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7299" id="7299">
<td><a id="l7299" class='ln'>7299</a></td><td><span class="pp">#define</span> <a id="7299c9" class="tk">DSI_VLCR_HLINE1</a>                ((<a id="7299c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7300" id="7300">
<td><a id="l7300" class='ln'>7300</a></td><td><span class="pp">#define</span> <a id="7300c9" class="tk">DSI_VLCR_HLINE2</a>                ((<a id="7300c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7301" id="7301">
<td><a id="l7301" class='ln'>7301</a></td><td><span class="pp">#define</span> <a id="7301c9" class="tk">DSI_VLCR_HLINE3</a>                ((<a id="7301c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7302" id="7302">
<td><a id="l7302" class='ln'>7302</a></td><td><span class="pp">#define</span> <a id="7302c9" class="tk">DSI_VLCR_HLINE4</a>                ((<a id="7302c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7303" id="7303">
<td><a id="l7303" class='ln'>7303</a></td><td><span class="pp">#define</span> <a id="7303c9" class="tk">DSI_VLCR_HLINE5</a>                ((<a id="7303c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7304" id="7304">
<td><a id="l7304" class='ln'>7304</a></td><td><span class="pp">#define</span> <a id="7304c9" class="tk">DSI_VLCR_HLINE6</a>                ((<a id="7304c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7305" id="7305">
<td><a id="l7305" class='ln'>7305</a></td><td><span class="pp">#define</span> <a id="7305c9" class="tk">DSI_VLCR_HLINE7</a>                ((<a id="7305c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7306" id="7306">
<td><a id="l7306" class='ln'>7306</a></td><td><span class="pp">#define</span> <a id="7306c9" class="tk">DSI_VLCR_HLINE8</a>                ((<a id="7306c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7307" id="7307">
<td><a id="l7307" class='ln'>7307</a></td><td><span class="pp">#define</span> <a id="7307c9" class="tk">DSI_VLCR_HLINE9</a>                ((<a id="7307c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7308" id="7308">
<td><a id="l7308" class='ln'>7308</a></td><td><span class="pp">#define</span> <a id="7308c9" class="tk">DSI_VLCR_HLINE10</a>               ((<a id="7308c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="7309" id="7309">
<td><a id="l7309" class='ln'>7309</a></td><td><span class="pp">#define</span> <a id="7309c9" class="tk">DSI_VLCR_HLINE11</a>               ((<a id="7309c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="7310" id="7310">
<td><a id="l7310" class='ln'>7310</a></td><td><span class="pp">#define</span> <a id="7310c9" class="tk">DSI_VLCR_HLINE12</a>               ((<a id="7310c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="7311" id="7311">
<td><a id="l7311" class='ln'>7311</a></td><td><span class="pp">#define</span> <a id="7311c9" class="tk">DSI_VLCR_HLINE13</a>               ((<a id="7311c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="7312" id="7312">
<td><a id="l7312" class='ln'>7312</a></td><td><span class="pp">#define</span> <a id="7312c9" class="tk">DSI_VLCR_HLINE14</a>               ((<a id="7312c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="7313" id="7313">
<td><a id="l7313" class='ln'>7313</a></td><td></td></tr>
<tr name="7314" id="7314">
<td><a id="l7314" class='ln'>7314</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_VVSACR register  *************/</span></td></tr>
<tr name="7315" id="7315">
<td><a id="l7315" class='ln'>7315</a></td><td><span class="pp">#define</span> <a id="7315c9" class="tk">DSI_VVSACR_VSA</a>                 ((<a id="7315c42" class="tk">uint32_t</a>)0x000003FF)    <span class="ct">/*!&lt; Vertical Synchronism Active duration */</span></td></tr>
<tr name="7316" id="7316">
<td><a id="l7316" class='ln'>7316</a></td><td><span class="pp">#define</span> <a id="7316c9" class="tk">DSI_VVSACR_VSA0</a>                ((<a id="7316c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7317" id="7317">
<td><a id="l7317" class='ln'>7317</a></td><td><span class="pp">#define</span> <a id="7317c9" class="tk">DSI_VVSACR_VSA1</a>                ((<a id="7317c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7318" id="7318">
<td><a id="l7318" class='ln'>7318</a></td><td><span class="pp">#define</span> <a id="7318c9" class="tk">DSI_VVSACR_VSA2</a>                ((<a id="7318c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7319" id="7319">
<td><a id="l7319" class='ln'>7319</a></td><td><span class="pp">#define</span> <a id="7319c9" class="tk">DSI_VVSACR_VSA3</a>                ((<a id="7319c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7320" id="7320">
<td><a id="l7320" class='ln'>7320</a></td><td><span class="pp">#define</span> <a id="7320c9" class="tk">DSI_VVSACR_VSA4</a>                ((<a id="7320c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7321" id="7321">
<td><a id="l7321" class='ln'>7321</a></td><td><span class="pp">#define</span> <a id="7321c9" class="tk">DSI_VVSACR_VSA5</a>                ((<a id="7321c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7322" id="7322">
<td><a id="l7322" class='ln'>7322</a></td><td><span class="pp">#define</span> <a id="7322c9" class="tk">DSI_VVSACR_VSA6</a>                ((<a id="7322c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7323" id="7323">
<td><a id="l7323" class='ln'>7323</a></td><td><span class="pp">#define</span> <a id="7323c9" class="tk">DSI_VVSACR_VSA7</a>                ((<a id="7323c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7324" id="7324">
<td><a id="l7324" class='ln'>7324</a></td><td><span class="pp">#define</span> <a id="7324c9" class="tk">DSI_VVSACR_VSA8</a>                ((<a id="7324c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7325" id="7325">
<td><a id="l7325" class='ln'>7325</a></td><td><span class="pp">#define</span> <a id="7325c9" class="tk">DSI_VVSACR_VSA9</a>                ((<a id="7325c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7326" id="7326">
<td><a id="l7326" class='ln'>7326</a></td><td></td></tr>
<tr name="7327" id="7327">
<td><a id="l7327" class='ln'>7327</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_VVBPCR register  *************/</span></td></tr>
<tr name="7328" id="7328">
<td><a id="l7328" class='ln'>7328</a></td><td><span class="pp">#define</span> <a id="7328c9" class="tk">DSI_VVBPCR_VBP</a>                 ((<a id="7328c42" class="tk">uint32_t</a>)0x000003FF)    <span class="ct">/*!&lt; Vertical Back-Porch duration */</span></td></tr>
<tr name="7329" id="7329">
<td><a id="l7329" class='ln'>7329</a></td><td><span class="pp">#define</span> <a id="7329c9" class="tk">DSI_VVBPCR_VBP0</a>                ((<a id="7329c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7330" id="7330">
<td><a id="l7330" class='ln'>7330</a></td><td><span class="pp">#define</span> <a id="7330c9" class="tk">DSI_VVBPCR_VBP1</a>                ((<a id="7330c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7331" id="7331">
<td><a id="l7331" class='ln'>7331</a></td><td><span class="pp">#define</span> <a id="7331c9" class="tk">DSI_VVBPCR_VBP2</a>                ((<a id="7331c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7332" id="7332">
<td><a id="l7332" class='ln'>7332</a></td><td><span class="pp">#define</span> <a id="7332c9" class="tk">DSI_VVBPCR_VBP3</a>                ((<a id="7332c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7333" id="7333">
<td><a id="l7333" class='ln'>7333</a></td><td><span class="pp">#define</span> <a id="7333c9" class="tk">DSI_VVBPCR_VBP4</a>                ((<a id="7333c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7334" id="7334">
<td><a id="l7334" class='ln'>7334</a></td><td><span class="pp">#define</span> <a id="7334c9" class="tk">DSI_VVBPCR_VBP5</a>                ((<a id="7334c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7335" id="7335">
<td><a id="l7335" class='ln'>7335</a></td><td><span class="pp">#define</span> <a id="7335c9" class="tk">DSI_VVBPCR_VBP6</a>                ((<a id="7335c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7336" id="7336">
<td><a id="l7336" class='ln'>7336</a></td><td><span class="pp">#define</span> <a id="7336c9" class="tk">DSI_VVBPCR_VBP7</a>                ((<a id="7336c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7337" id="7337">
<td><a id="l7337" class='ln'>7337</a></td><td><span class="pp">#define</span> <a id="7337c9" class="tk">DSI_VVBPCR_VBP8</a>                ((<a id="7337c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7338" id="7338">
<td><a id="l7338" class='ln'>7338</a></td><td><span class="pp">#define</span> <a id="7338c9" class="tk">DSI_VVBPCR_VBP9</a>                ((<a id="7338c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7339" id="7339">
<td><a id="l7339" class='ln'>7339</a></td><td></td></tr>
<tr name="7340" id="7340">
<td><a id="l7340" class='ln'>7340</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_VVFPCR register  *************/</span></td></tr>
<tr name="7341" id="7341">
<td><a id="l7341" class='ln'>7341</a></td><td><span class="pp">#define</span> <a id="7341c9" class="tk">DSI_VVFPCR_VFP</a>                 ((<a id="7341c42" class="tk">uint32_t</a>)0x000003FF)    <span class="ct">/*!&lt; Vertical Front-Porch duration */</span></td></tr>
<tr name="7342" id="7342">
<td><a id="l7342" class='ln'>7342</a></td><td><span class="pp">#define</span> <a id="7342c9" class="tk">DSI_VVFPCR_VFP0</a>                ((<a id="7342c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7343" id="7343">
<td><a id="l7343" class='ln'>7343</a></td><td><span class="pp">#define</span> <a id="7343c9" class="tk">DSI_VVFPCR_VFP1</a>                ((<a id="7343c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7344" id="7344">
<td><a id="l7344" class='ln'>7344</a></td><td><span class="pp">#define</span> <a id="7344c9" class="tk">DSI_VVFPCR_VFP2</a>                ((<a id="7344c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7345" id="7345">
<td><a id="l7345" class='ln'>7345</a></td><td><span class="pp">#define</span> <a id="7345c9" class="tk">DSI_VVFPCR_VFP3</a>                ((<a id="7345c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7346" id="7346">
<td><a id="l7346" class='ln'>7346</a></td><td><span class="pp">#define</span> <a id="7346c9" class="tk">DSI_VVFPCR_VFP4</a>                ((<a id="7346c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7347" id="7347">
<td><a id="l7347" class='ln'>7347</a></td><td><span class="pp">#define</span> <a id="7347c9" class="tk">DSI_VVFPCR_VFP5</a>                ((<a id="7347c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7348" id="7348">
<td><a id="l7348" class='ln'>7348</a></td><td><span class="pp">#define</span> <a id="7348c9" class="tk">DSI_VVFPCR_VFP6</a>                ((<a id="7348c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7349" id="7349">
<td><a id="l7349" class='ln'>7349</a></td><td><span class="pp">#define</span> <a id="7349c9" class="tk">DSI_VVFPCR_VFP7</a>                ((<a id="7349c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7350" id="7350">
<td><a id="l7350" class='ln'>7350</a></td><td><span class="pp">#define</span> <a id="7350c9" class="tk">DSI_VVFPCR_VFP8</a>                ((<a id="7350c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7351" id="7351">
<td><a id="l7351" class='ln'>7351</a></td><td><span class="pp">#define</span> <a id="7351c9" class="tk">DSI_VVFPCR_VFP9</a>                ((<a id="7351c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7352" id="7352">
<td><a id="l7352" class='ln'>7352</a></td><td></td></tr>
<tr name="7353" id="7353">
<td><a id="l7353" class='ln'>7353</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_VVACR register  **************/</span></td></tr>
<tr name="7354" id="7354">
<td><a id="l7354" class='ln'>7354</a></td><td><span class="pp">#define</span> <a id="7354c9" class="tk">DSI_VVACR_VA</a>                   ((<a id="7354c42" class="tk">uint32_t</a>)0x00003FFF)    <span class="ct">/*!&lt; Vertical Active duration */</span></td></tr>
<tr name="7355" id="7355">
<td><a id="l7355" class='ln'>7355</a></td><td><span class="pp">#define</span> <a id="7355c9" class="tk">DSI_VVACR_VA0</a>                  ((<a id="7355c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7356" id="7356">
<td><a id="l7356" class='ln'>7356</a></td><td><span class="pp">#define</span> <a id="7356c9" class="tk">DSI_VVACR_VA1</a>                  ((<a id="7356c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7357" id="7357">
<td><a id="l7357" class='ln'>7357</a></td><td><span class="pp">#define</span> <a id="7357c9" class="tk">DSI_VVACR_VA2</a>                  ((<a id="7357c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7358" id="7358">
<td><a id="l7358" class='ln'>7358</a></td><td><span class="pp">#define</span> <a id="7358c9" class="tk">DSI_VVACR_VA3</a>                  ((<a id="7358c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7359" id="7359">
<td><a id="l7359" class='ln'>7359</a></td><td><span class="pp">#define</span> <a id="7359c9" class="tk">DSI_VVACR_VA4</a>                  ((<a id="7359c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7360" id="7360">
<td><a id="l7360" class='ln'>7360</a></td><td><span class="pp">#define</span> <a id="7360c9" class="tk">DSI_VVACR_VA5</a>                  ((<a id="7360c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7361" id="7361">
<td><a id="l7361" class='ln'>7361</a></td><td><span class="pp">#define</span> <a id="7361c9" class="tk">DSI_VVACR_VA6</a>                  ((<a id="7361c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7362" id="7362">
<td><a id="l7362" class='ln'>7362</a></td><td><span class="pp">#define</span> <a id="7362c9" class="tk">DSI_VVACR_VA7</a>                  ((<a id="7362c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7363" id="7363">
<td><a id="l7363" class='ln'>7363</a></td><td><span class="pp">#define</span> <a id="7363c9" class="tk">DSI_VVACR_VA8</a>                  ((<a id="7363c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7364" id="7364">
<td><a id="l7364" class='ln'>7364</a></td><td><span class="pp">#define</span> <a id="7364c9" class="tk">DSI_VVACR_VA9</a>                  ((<a id="7364c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7365" id="7365">
<td><a id="l7365" class='ln'>7365</a></td><td><span class="pp">#define</span> <a id="7365c9" class="tk">DSI_VVACR_VA10</a>                 ((<a id="7365c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="7366" id="7366">
<td><a id="l7366" class='ln'>7366</a></td><td><span class="pp">#define</span> <a id="7366c9" class="tk">DSI_VVACR_VA11</a>                 ((<a id="7366c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="7367" id="7367">
<td><a id="l7367" class='ln'>7367</a></td><td><span class="pp">#define</span> <a id="7367c9" class="tk">DSI_VVACR_VA12</a>                 ((<a id="7367c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="7368" id="7368">
<td><a id="l7368" class='ln'>7368</a></td><td><span class="pp">#define</span> <a id="7368c9" class="tk">DSI_VVACR_VA13</a>                 ((<a id="7368c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="7369" id="7369">
<td><a id="l7369" class='ln'>7369</a></td><td></td></tr>
<tr name="7370" id="7370">
<td><a id="l7370" class='ln'>7370</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_LCCR register  ***************/</span></td></tr>
<tr name="7371" id="7371">
<td><a id="l7371" class='ln'>7371</a></td><td><span class="pp">#define</span> <a id="7371c9" class="tk">DSI_LCCR_CMDSIZE</a>               ((<a id="7371c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/*!&lt; Command Size */</span></td></tr>
<tr name="7372" id="7372">
<td><a id="l7372" class='ln'>7372</a></td><td><span class="pp">#define</span> <a id="7372c9" class="tk">DSI_LCCR_CMDSIZE0</a>              ((<a id="7372c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7373" id="7373">
<td><a id="l7373" class='ln'>7373</a></td><td><span class="pp">#define</span> <a id="7373c9" class="tk">DSI_LCCR_CMDSIZE1</a>              ((<a id="7373c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7374" id="7374">
<td><a id="l7374" class='ln'>7374</a></td><td><span class="pp">#define</span> <a id="7374c9" class="tk">DSI_LCCR_CMDSIZE2</a>              ((<a id="7374c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7375" id="7375">
<td><a id="l7375" class='ln'>7375</a></td><td><span class="pp">#define</span> <a id="7375c9" class="tk">DSI_LCCR_CMDSIZE3</a>              ((<a id="7375c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7376" id="7376">
<td><a id="l7376" class='ln'>7376</a></td><td><span class="pp">#define</span> <a id="7376c9" class="tk">DSI_LCCR_CMDSIZE4</a>              ((<a id="7376c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7377" id="7377">
<td><a id="l7377" class='ln'>7377</a></td><td><span class="pp">#define</span> <a id="7377c9" class="tk">DSI_LCCR_CMDSIZE5</a>              ((<a id="7377c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7378" id="7378">
<td><a id="l7378" class='ln'>7378</a></td><td><span class="pp">#define</span> <a id="7378c9" class="tk">DSI_LCCR_CMDSIZE6</a>              ((<a id="7378c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7379" id="7379">
<td><a id="l7379" class='ln'>7379</a></td><td><span class="pp">#define</span> <a id="7379c9" class="tk">DSI_LCCR_CMDSIZE7</a>              ((<a id="7379c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7380" id="7380">
<td><a id="l7380" class='ln'>7380</a></td><td><span class="pp">#define</span> <a id="7380c9" class="tk">DSI_LCCR_CMDSIZE8</a>              ((<a id="7380c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7381" id="7381">
<td><a id="l7381" class='ln'>7381</a></td><td><span class="pp">#define</span> <a id="7381c9" class="tk">DSI_LCCR_CMDSIZE9</a>              ((<a id="7381c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7382" id="7382">
<td><a id="l7382" class='ln'>7382</a></td><td><span class="pp">#define</span> <a id="7382c9" class="tk">DSI_LCCR_CMDSIZE10</a>             ((<a id="7382c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="7383" id="7383">
<td><a id="l7383" class='ln'>7383</a></td><td><span class="pp">#define</span> <a id="7383c9" class="tk">DSI_LCCR_CMDSIZE11</a>             ((<a id="7383c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="7384" id="7384">
<td><a id="l7384" class='ln'>7384</a></td><td><span class="pp">#define</span> <a id="7384c9" class="tk">DSI_LCCR_CMDSIZE12</a>             ((<a id="7384c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="7385" id="7385">
<td><a id="l7385" class='ln'>7385</a></td><td><span class="pp">#define</span> <a id="7385c9" class="tk">DSI_LCCR_CMDSIZE13</a>             ((<a id="7385c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="7386" id="7386">
<td><a id="l7386" class='ln'>7386</a></td><td><span class="pp">#define</span> <a id="7386c9" class="tk">DSI_LCCR_CMDSIZE14</a>             ((<a id="7386c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="7387" id="7387">
<td><a id="l7387" class='ln'>7387</a></td><td><span class="pp">#define</span> <a id="7387c9" class="tk">DSI_LCCR_CMDSIZE15</a>             ((<a id="7387c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="7388" id="7388">
<td><a id="l7388" class='ln'>7388</a></td><td></td></tr>
<tr name="7389" id="7389">
<td><a id="l7389" class='ln'>7389</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_CMCR register  ***************/</span></td></tr>
<tr name="7390" id="7390">
<td><a id="l7390" class='ln'>7390</a></td><td><span class="pp">#define</span> <a id="7390c9" class="tk">DSI_CMCR_TEARE</a>                 ((<a id="7390c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Tearing Effect Acknowledge Request Enable */</span></td></tr>
<tr name="7391" id="7391">
<td><a id="l7391" class='ln'>7391</a></td><td><span class="pp">#define</span> <a id="7391c9" class="tk">DSI_CMCR_ARE</a>                   ((<a id="7391c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Acknowledge Request Enable */</span></td></tr>
<tr name="7392" id="7392">
<td><a id="l7392" class='ln'>7392</a></td><td><span class="pp">#define</span> <a id="7392c9" class="tk">DSI_CMCR_GSW0TX</a>                ((<a id="7392c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Generic Short Write Zero parameters Transmission */</span></td></tr>
<tr name="7393" id="7393">
<td><a id="l7393" class='ln'>7393</a></td><td><span class="pp">#define</span> <a id="7393c9" class="tk">DSI_CMCR_GSW1TX</a>                ((<a id="7393c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Generic Short Write One parameters Transmission */</span></td></tr>
<tr name="7394" id="7394">
<td><a id="l7394" class='ln'>7394</a></td><td><span class="pp">#define</span> <a id="7394c9" class="tk">DSI_CMCR_GSW2TX</a>                ((<a id="7394c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Generic Short Write Two parameters Transmission */</span></td></tr>
<tr name="7395" id="7395">
<td><a id="l7395" class='ln'>7395</a></td><td><span class="pp">#define</span> <a id="7395c9" class="tk">DSI_CMCR_GSR0TX</a>                ((<a id="7395c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; Generic Short Read Zero parameters Transmission */</span></td></tr>
<tr name="7396" id="7396">
<td><a id="l7396" class='ln'>7396</a></td><td><span class="pp">#define</span> <a id="7396c9" class="tk">DSI_CMCR_GSR1TX</a>                ((<a id="7396c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Generic Short Read One parameters Transmission */</span></td></tr>
<tr name="7397" id="7397">
<td><a id="l7397" class='ln'>7397</a></td><td><span class="pp">#define</span> <a id="7397c9" class="tk">DSI_CMCR_GSR2TX</a>                ((<a id="7397c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Generic Short Read Two parameters Transmission */</span></td></tr>
<tr name="7398" id="7398">
<td><a id="l7398" class='ln'>7398</a></td><td><span class="pp">#define</span> <a id="7398c9" class="tk">DSI_CMCR_GLWTX</a>                 ((<a id="7398c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt; Generic Long Write Transmission */</span></td></tr>
<tr name="7399" id="7399">
<td><a id="l7399" class='ln'>7399</a></td><td><span class="pp">#define</span> <a id="7399c9" class="tk">DSI_CMCR_DSW0TX</a>                ((<a id="7399c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; DCS Short Write Zero parameter Transmission */</span></td></tr>
<tr name="7400" id="7400">
<td><a id="l7400" class='ln'>7400</a></td><td><span class="pp">#define</span> <a id="7400c9" class="tk">DSI_CMCR_DSW1TX</a>                ((<a id="7400c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt; DCS Short Read One parameter Transmission */</span></td></tr>
<tr name="7401" id="7401">
<td><a id="l7401" class='ln'>7401</a></td><td><span class="pp">#define</span> <a id="7401c9" class="tk">DSI_CMCR_DSR0TX</a>                ((<a id="7401c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt; DCS Short Read Zero parameter Transmission */</span></td></tr>
<tr name="7402" id="7402">
<td><a id="l7402" class='ln'>7402</a></td><td><span class="pp">#define</span> <a id="7402c9" class="tk">DSI_CMCR_DLWTX</a>                 ((<a id="7402c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt; DCS Long Write Transmission */</span></td></tr>
<tr name="7403" id="7403">
<td><a id="l7403" class='ln'>7403</a></td><td><span class="pp">#define</span> <a id="7403c9" class="tk">DSI_CMCR_MRDPS</a>                 ((<a id="7403c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt; Maximum Read Packet Size */</span></td></tr>
<tr name="7404" id="7404">
<td><a id="l7404" class='ln'>7404</a></td><td></td></tr>
<tr name="7405" id="7405">
<td><a id="l7405" class='ln'>7405</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_GHCR register  ***************/</span></td></tr>
<tr name="7406" id="7406">
<td><a id="l7406" class='ln'>7406</a></td><td><span class="pp">#define</span> <a id="7406c9" class="tk">DSI_GHCR_DT</a>                    ((<a id="7406c42" class="tk">uint32_t</a>)0x0000003F)    <span class="ct">/*!&lt; Type */</span></td></tr>
<tr name="7407" id="7407">
<td><a id="l7407" class='ln'>7407</a></td><td><span class="pp">#define</span> <a id="7407c9" class="tk">DSI_GHCR_DT0</a>                   ((<a id="7407c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7408" id="7408">
<td><a id="l7408" class='ln'>7408</a></td><td><span class="pp">#define</span> <a id="7408c9" class="tk">DSI_GHCR_DT1</a>                   ((<a id="7408c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7409" id="7409">
<td><a id="l7409" class='ln'>7409</a></td><td><span class="pp">#define</span> <a id="7409c9" class="tk">DSI_GHCR_DT2</a>                   ((<a id="7409c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7410" id="7410">
<td><a id="l7410" class='ln'>7410</a></td><td><span class="pp">#define</span> <a id="7410c9" class="tk">DSI_GHCR_DT3</a>                   ((<a id="7410c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7411" id="7411">
<td><a id="l7411" class='ln'>7411</a></td><td><span class="pp">#define</span> <a id="7411c9" class="tk">DSI_GHCR_DT4</a>                   ((<a id="7411c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7412" id="7412">
<td><a id="l7412" class='ln'>7412</a></td><td><span class="pp">#define</span> <a id="7412c9" class="tk">DSI_GHCR_DT5</a>                   ((<a id="7412c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7413" id="7413">
<td><a id="l7413" class='ln'>7413</a></td><td><span class="pp">#define</span> <a id="7413c9" class="tk">DSI_GHCR_VCID</a>                  ((<a id="7413c42" class="tk">uint32_t</a>)0x000000C0)    <span class="ct">/*!&lt; Channel */</span></td></tr>
<tr name="7414" id="7414">
<td><a id="l7414" class='ln'>7414</a></td><td><span class="pp">#define</span> <a id="7414c9" class="tk">DSI_GHCR_VCID0</a>                 ((<a id="7414c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7415" id="7415">
<td><a id="l7415" class='ln'>7415</a></td><td><span class="pp">#define</span> <a id="7415c9" class="tk">DSI_GHCR_VCID1</a>                 ((<a id="7415c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7416" id="7416">
<td><a id="l7416" class='ln'>7416</a></td><td><span class="pp">#define</span> <a id="7416c9" class="tk">DSI_GHCR_WCLSB</a>                 ((<a id="7416c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt; WordCount LSB */</span></td></tr>
<tr name="7417" id="7417">
<td><a id="l7417" class='ln'>7417</a></td><td><span class="pp">#define</span> <a id="7417c9" class="tk">DSI_GHCR_WCLSB0</a>                ((<a id="7417c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7418" id="7418">
<td><a id="l7418" class='ln'>7418</a></td><td><span class="pp">#define</span> <a id="7418c9" class="tk">DSI_GHCR_WCLSB1</a>                ((<a id="7418c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7419" id="7419">
<td><a id="l7419" class='ln'>7419</a></td><td><span class="pp">#define</span> <a id="7419c9" class="tk">DSI_GHCR_WCLSB2</a>                ((<a id="7419c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="7420" id="7420">
<td><a id="l7420" class='ln'>7420</a></td><td><span class="pp">#define</span> <a id="7420c9" class="tk">DSI_GHCR_WCLSB3</a>                ((<a id="7420c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="7421" id="7421">
<td><a id="l7421" class='ln'>7421</a></td><td><span class="pp">#define</span> <a id="7421c9" class="tk">DSI_GHCR_WCLSB4</a>                ((<a id="7421c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="7422" id="7422">
<td><a id="l7422" class='ln'>7422</a></td><td><span class="pp">#define</span> <a id="7422c9" class="tk">DSI_GHCR_WCLSB5</a>                ((<a id="7422c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="7423" id="7423">
<td><a id="l7423" class='ln'>7423</a></td><td><span class="pp">#define</span> <a id="7423c9" class="tk">DSI_GHCR_WCLSB6</a>                ((<a id="7423c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="7424" id="7424">
<td><a id="l7424" class='ln'>7424</a></td><td><span class="pp">#define</span> <a id="7424c9" class="tk">DSI_GHCR_WCLSB7</a>                ((<a id="7424c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="7425" id="7425">
<td><a id="l7425" class='ln'>7425</a></td><td><span class="pp">#define</span> <a id="7425c9" class="tk">DSI_GHCR_WCMSB</a>                 ((<a id="7425c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt; WordCount MSB */</span></td></tr>
<tr name="7426" id="7426">
<td><a id="l7426" class='ln'>7426</a></td><td><span class="pp">#define</span> <a id="7426c9" class="tk">DSI_GHCR_WCMSB0</a>                ((<a id="7426c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="7427" id="7427">
<td><a id="l7427" class='ln'>7427</a></td><td><span class="pp">#define</span> <a id="7427c9" class="tk">DSI_GHCR_WCMSB1</a>                ((<a id="7427c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="7428" id="7428">
<td><a id="l7428" class='ln'>7428</a></td><td><span class="pp">#define</span> <a id="7428c9" class="tk">DSI_GHCR_WCMSB2</a>                ((<a id="7428c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="7429" id="7429">
<td><a id="l7429" class='ln'>7429</a></td><td><span class="pp">#define</span> <a id="7429c9" class="tk">DSI_GHCR_WCMSB3</a>                ((<a id="7429c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="7430" id="7430">
<td><a id="l7430" class='ln'>7430</a></td><td><span class="pp">#define</span> <a id="7430c9" class="tk">DSI_GHCR_WCMSB4</a>                ((<a id="7430c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="7431" id="7431">
<td><a id="l7431" class='ln'>7431</a></td><td><span class="pp">#define</span> <a id="7431c9" class="tk">DSI_GHCR_WCMSB5</a>                ((<a id="7431c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="7432" id="7432">
<td><a id="l7432" class='ln'>7432</a></td><td><span class="pp">#define</span> <a id="7432c9" class="tk">DSI_GHCR_WCMSB6</a>                ((<a id="7432c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="7433" id="7433">
<td><a id="l7433" class='ln'>7433</a></td><td><span class="pp">#define</span> <a id="7433c9" class="tk">DSI_GHCR_WCMSB7</a>                ((<a id="7433c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="7434" id="7434">
<td><a id="l7434" class='ln'>7434</a></td><td></td></tr>
<tr name="7435" id="7435">
<td><a id="l7435" class='ln'>7435</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_GPDR register  ***************/</span></td></tr>
<tr name="7436" id="7436">
<td><a id="l7436" class='ln'>7436</a></td><td><span class="pp">#define</span> <a id="7436c9" class="tk">DSI_GPDR_DATA1</a>                 ((<a id="7436c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt; Payload Byte 1 */</span></td></tr>
<tr name="7437" id="7437">
<td><a id="l7437" class='ln'>7437</a></td><td><span class="pp">#define</span> <a id="7437c9" class="tk">DSI_GPDR_DATA1_0</a>               ((<a id="7437c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7438" id="7438">
<td><a id="l7438" class='ln'>7438</a></td><td><span class="pp">#define</span> <a id="7438c9" class="tk">DSI_GPDR_DATA1_1</a>               ((<a id="7438c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7439" id="7439">
<td><a id="l7439" class='ln'>7439</a></td><td><span class="pp">#define</span> <a id="7439c9" class="tk">DSI_GPDR_DATA1_2</a>               ((<a id="7439c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7440" id="7440">
<td><a id="l7440" class='ln'>7440</a></td><td><span class="pp">#define</span> <a id="7440c9" class="tk">DSI_GPDR_DATA1_3</a>               ((<a id="7440c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7441" id="7441">
<td><a id="l7441" class='ln'>7441</a></td><td><span class="pp">#define</span> <a id="7441c9" class="tk">DSI_GPDR_DATA1_4</a>               ((<a id="7441c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7442" id="7442">
<td><a id="l7442" class='ln'>7442</a></td><td><span class="pp">#define</span> <a id="7442c9" class="tk">DSI_GPDR_DATA1_5</a>               ((<a id="7442c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7443" id="7443">
<td><a id="l7443" class='ln'>7443</a></td><td><span class="pp">#define</span> <a id="7443c9" class="tk">DSI_GPDR_DATA1_6</a>               ((<a id="7443c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7444" id="7444">
<td><a id="l7444" class='ln'>7444</a></td><td><span class="pp">#define</span> <a id="7444c9" class="tk">DSI_GPDR_DATA1_7</a>               ((<a id="7444c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7445" id="7445">
<td><a id="l7445" class='ln'>7445</a></td><td><span class="pp">#define</span> <a id="7445c9" class="tk">DSI_GPDR_DATA2</a>                 ((<a id="7445c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt; Payload Byte 2 */</span></td></tr>
<tr name="7446" id="7446">
<td><a id="l7446" class='ln'>7446</a></td><td><span class="pp">#define</span> <a id="7446c9" class="tk">DSI_GPDR_DATA2_0</a>               ((<a id="7446c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7447" id="7447">
<td><a id="l7447" class='ln'>7447</a></td><td><span class="pp">#define</span> <a id="7447c9" class="tk">DSI_GPDR_DATA2_1</a>               ((<a id="7447c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7448" id="7448">
<td><a id="l7448" class='ln'>7448</a></td><td><span class="pp">#define</span> <a id="7448c9" class="tk">DSI_GPDR_DATA2_2</a>               ((<a id="7448c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="7449" id="7449">
<td><a id="l7449" class='ln'>7449</a></td><td><span class="pp">#define</span> <a id="7449c9" class="tk">DSI_GPDR_DATA2_3</a>               ((<a id="7449c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="7450" id="7450">
<td><a id="l7450" class='ln'>7450</a></td><td><span class="pp">#define</span> <a id="7450c9" class="tk">DSI_GPDR_DATA2_4</a>               ((<a id="7450c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="7451" id="7451">
<td><a id="l7451" class='ln'>7451</a></td><td><span class="pp">#define</span> <a id="7451c9" class="tk">DSI_GPDR_DATA2_5</a>               ((<a id="7451c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="7452" id="7452">
<td><a id="l7452" class='ln'>7452</a></td><td><span class="pp">#define</span> <a id="7452c9" class="tk">DSI_GPDR_DATA2_6</a>               ((<a id="7452c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="7453" id="7453">
<td><a id="l7453" class='ln'>7453</a></td><td><span class="pp">#define</span> <a id="7453c9" class="tk">DSI_GPDR_DATA2_7</a>               ((<a id="7453c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="7454" id="7454">
<td><a id="l7454" class='ln'>7454</a></td><td><span class="pp">#define</span> <a id="7454c9" class="tk">DSI_GPDR_DATA3</a>                 ((<a id="7454c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt; Payload Byte 3 */</span></td></tr>
<tr name="7455" id="7455">
<td><a id="l7455" class='ln'>7455</a></td><td><span class="pp">#define</span> <a id="7455c9" class="tk">DSI_GPDR_DATA3_0</a>               ((<a id="7455c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="7456" id="7456">
<td><a id="l7456" class='ln'>7456</a></td><td><span class="pp">#define</span> <a id="7456c9" class="tk">DSI_GPDR_DATA3_1</a>               ((<a id="7456c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="7457" id="7457">
<td><a id="l7457" class='ln'>7457</a></td><td><span class="pp">#define</span> <a id="7457c9" class="tk">DSI_GPDR_DATA3_2</a>               ((<a id="7457c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="7458" id="7458">
<td><a id="l7458" class='ln'>7458</a></td><td><span class="pp">#define</span> <a id="7458c9" class="tk">DSI_GPDR_DATA3_3</a>               ((<a id="7458c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="7459" id="7459">
<td><a id="l7459" class='ln'>7459</a></td><td><span class="pp">#define</span> <a id="7459c9" class="tk">DSI_GPDR_DATA3_4</a>               ((<a id="7459c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="7460" id="7460">
<td><a id="l7460" class='ln'>7460</a></td><td><span class="pp">#define</span> <a id="7460c9" class="tk">DSI_GPDR_DATA3_5</a>               ((<a id="7460c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="7461" id="7461">
<td><a id="l7461" class='ln'>7461</a></td><td><span class="pp">#define</span> <a id="7461c9" class="tk">DSI_GPDR_DATA3_6</a>               ((<a id="7461c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="7462" id="7462">
<td><a id="l7462" class='ln'>7462</a></td><td><span class="pp">#define</span> <a id="7462c9" class="tk">DSI_GPDR_DATA3_7</a>               ((<a id="7462c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="7463" id="7463">
<td><a id="l7463" class='ln'>7463</a></td><td><span class="pp">#define</span> <a id="7463c9" class="tk">DSI_GPDR_DATA4</a>                 ((<a id="7463c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt; Payload Byte 4 */</span></td></tr>
<tr name="7464" id="7464">
<td><a id="l7464" class='ln'>7464</a></td><td><span class="pp">#define</span> <a id="7464c9" class="tk">DSI_GPDR_DATA4_0</a>               ((<a id="7464c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="7465" id="7465">
<td><a id="l7465" class='ln'>7465</a></td><td><span class="pp">#define</span> <a id="7465c9" class="tk">DSI_GPDR_DATA4_1</a>               ((<a id="7465c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="7466" id="7466">
<td><a id="l7466" class='ln'>7466</a></td><td><span class="pp">#define</span> <a id="7466c9" class="tk">DSI_GPDR_DATA4_2</a>               ((<a id="7466c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="7467" id="7467">
<td><a id="l7467" class='ln'>7467</a></td><td><span class="pp">#define</span> <a id="7467c9" class="tk">DSI_GPDR_DATA4_3</a>               ((<a id="7467c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="7468" id="7468">
<td><a id="l7468" class='ln'>7468</a></td><td><span class="pp">#define</span> <a id="7468c9" class="tk">DSI_GPDR_DATA4_4</a>               ((<a id="7468c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="7469" id="7469">
<td><a id="l7469" class='ln'>7469</a></td><td><span class="pp">#define</span> <a id="7469c9" class="tk">DSI_GPDR_DATA4_5</a>               ((<a id="7469c42" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="7470" id="7470">
<td><a id="l7470" class='ln'>7470</a></td><td><span class="pp">#define</span> <a id="7470c9" class="tk">DSI_GPDR_DATA4_6</a>               ((<a id="7470c42" class="tk">uint32_t</a>)0x40000000)</td></tr>
<tr name="7471" id="7471">
<td><a id="l7471" class='ln'>7471</a></td><td><span class="pp">#define</span> <a id="7471c9" class="tk">DSI_GPDR_DATA4_7</a>               ((<a id="7471c42" class="tk">uint32_t</a>)0x80000000)</td></tr>
<tr name="7472" id="7472">
<td><a id="l7472" class='ln'>7472</a></td><td></td></tr>
<tr name="7473" id="7473">
<td><a id="l7473" class='ln'>7473</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_GPSR register  ***************/</span></td></tr>
<tr name="7474" id="7474">
<td><a id="l7474" class='ln'>7474</a></td><td><span class="pp">#define</span> <a id="7474c9" class="tk">DSI_GPSR_CMDFE</a>                 ((<a id="7474c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Command FIFO Empty */</span></td></tr>
<tr name="7475" id="7475">
<td><a id="l7475" class='ln'>7475</a></td><td><span class="pp">#define</span> <a id="7475c9" class="tk">DSI_GPSR_CMDFF</a>                 ((<a id="7475c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Command FIFO Full */</span></td></tr>
<tr name="7476" id="7476">
<td><a id="l7476" class='ln'>7476</a></td><td><span class="pp">#define</span> <a id="7476c9" class="tk">DSI_GPSR_PWRFE</a>                 ((<a id="7476c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Payload Write FIFO Empty */</span></td></tr>
<tr name="7477" id="7477">
<td><a id="l7477" class='ln'>7477</a></td><td><span class="pp">#define</span> <a id="7477c9" class="tk">DSI_GPSR_PWRFF</a>                 ((<a id="7477c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Payload Write FIFO Full */</span></td></tr>
<tr name="7478" id="7478">
<td><a id="l7478" class='ln'>7478</a></td><td><span class="pp">#define</span> <a id="7478c9" class="tk">DSI_GPSR_PRDFE</a>                 ((<a id="7478c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Payload Read FIFO Empty */</span></td></tr>
<tr name="7479" id="7479">
<td><a id="l7479" class='ln'>7479</a></td><td><span class="pp">#define</span> <a id="7479c9" class="tk">DSI_GPSR_PRDFF</a>                 ((<a id="7479c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Payload Read FIFO Full */</span></td></tr>
<tr name="7480" id="7480">
<td><a id="l7480" class='ln'>7480</a></td><td><span class="pp">#define</span> <a id="7480c9" class="tk">DSI_GPSR_RCB</a>                   ((<a id="7480c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; Read Command Busy */</span></td></tr>
<tr name="7481" id="7481">
<td><a id="l7481" class='ln'>7481</a></td><td></td></tr>
<tr name="7482" id="7482">
<td><a id="l7482" class='ln'>7482</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_TCCR0 register  **************/</span></td></tr>
<tr name="7483" id="7483">
<td><a id="l7483" class='ln'>7483</a></td><td><span class="pp">#define</span> <a id="7483c9" class="tk">DSI_TCCR0_LPRX_TOCNT</a>           ((<a id="7483c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/*!&lt; Low-power Reception Timeout Counter */</span></td></tr>
<tr name="7484" id="7484">
<td><a id="l7484" class='ln'>7484</a></td><td><span class="pp">#define</span> <a id="7484c9" class="tk">DSI_TCCR0_LPRX_TOCNT0</a>          ((<a id="7484c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7485" id="7485">
<td><a id="l7485" class='ln'>7485</a></td><td><span class="pp">#define</span> <a id="7485c9" class="tk">DSI_TCCR0_LPRX_TOCNT1</a>          ((<a id="7485c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7486" id="7486">
<td><a id="l7486" class='ln'>7486</a></td><td><span class="pp">#define</span> <a id="7486c9" class="tk">DSI_TCCR0_LPRX_TOCNT2</a>          ((<a id="7486c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7487" id="7487">
<td><a id="l7487" class='ln'>7487</a></td><td><span class="pp">#define</span> <a id="7487c9" class="tk">DSI_TCCR0_LPRX_TOCNT3</a>          ((<a id="7487c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7488" id="7488">
<td><a id="l7488" class='ln'>7488</a></td><td><span class="pp">#define</span> <a id="7488c9" class="tk">DSI_TCCR0_LPRX_TOCNT4</a>          ((<a id="7488c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7489" id="7489">
<td><a id="l7489" class='ln'>7489</a></td><td><span class="pp">#define</span> <a id="7489c9" class="tk">DSI_TCCR0_LPRX_TOCNT5</a>          ((<a id="7489c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7490" id="7490">
<td><a id="l7490" class='ln'>7490</a></td><td><span class="pp">#define</span> <a id="7490c9" class="tk">DSI_TCCR0_LPRX_TOCNT6</a>          ((<a id="7490c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7491" id="7491">
<td><a id="l7491" class='ln'>7491</a></td><td><span class="pp">#define</span> <a id="7491c9" class="tk">DSI_TCCR0_LPRX_TOCNT7</a>          ((<a id="7491c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7492" id="7492">
<td><a id="l7492" class='ln'>7492</a></td><td><span class="pp">#define</span> <a id="7492c9" class="tk">DSI_TCCR0_LPRX_TOCNT8</a>          ((<a id="7492c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7493" id="7493">
<td><a id="l7493" class='ln'>7493</a></td><td><span class="pp">#define</span> <a id="7493c9" class="tk">DSI_TCCR0_LPRX_TOCNT9</a>          ((<a id="7493c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7494" id="7494">
<td><a id="l7494" class='ln'>7494</a></td><td><span class="pp">#define</span> <a id="7494c9" class="tk">DSI_TCCR0_LPRX_TOCNT10</a>         ((<a id="7494c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="7495" id="7495">
<td><a id="l7495" class='ln'>7495</a></td><td><span class="pp">#define</span> <a id="7495c9" class="tk">DSI_TCCR0_LPRX_TOCNT11</a>         ((<a id="7495c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="7496" id="7496">
<td><a id="l7496" class='ln'>7496</a></td><td><span class="pp">#define</span> <a id="7496c9" class="tk">DSI_TCCR0_LPRX_TOCNT12</a>         ((<a id="7496c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="7497" id="7497">
<td><a id="l7497" class='ln'>7497</a></td><td><span class="pp">#define</span> <a id="7497c9" class="tk">DSI_TCCR0_LPRX_TOCNT13</a>         ((<a id="7497c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="7498" id="7498">
<td><a id="l7498" class='ln'>7498</a></td><td><span class="pp">#define</span> <a id="7498c9" class="tk">DSI_TCCR0_LPRX_TOCNT14</a>         ((<a id="7498c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="7499" id="7499">
<td><a id="l7499" class='ln'>7499</a></td><td><span class="pp">#define</span> <a id="7499c9" class="tk">DSI_TCCR0_LPRX_TOCNT15</a>         ((<a id="7499c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="7500" id="7500">
<td><a id="l7500" class='ln'>7500</a></td><td><span class="pp">#define</span> <a id="7500c9" class="tk">DSI_TCCR0_HSTX_TOCNT</a>           ((<a id="7500c42" class="tk">uint32_t</a>)0xFFFF0000)    <span class="ct">/*!&lt; High-Speed Transmission Timeout Counter */</span></td></tr>
<tr name="7501" id="7501">
<td><a id="l7501" class='ln'>7501</a></td><td><span class="pp">#define</span> <a id="7501c9" class="tk">DSI_TCCR0_HSTX_TOCNT0</a>          ((<a id="7501c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="7502" id="7502">
<td><a id="l7502" class='ln'>7502</a></td><td><span class="pp">#define</span> <a id="7502c9" class="tk">DSI_TCCR0_HSTX_TOCNT1</a>          ((<a id="7502c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="7503" id="7503">
<td><a id="l7503" class='ln'>7503</a></td><td><span class="pp">#define</span> <a id="7503c9" class="tk">DSI_TCCR0_HSTX_TOCNT2</a>          ((<a id="7503c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="7504" id="7504">
<td><a id="l7504" class='ln'>7504</a></td><td><span class="pp">#define</span> <a id="7504c9" class="tk">DSI_TCCR0_HSTX_TOCNT3</a>          ((<a id="7504c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="7505" id="7505">
<td><a id="l7505" class='ln'>7505</a></td><td><span class="pp">#define</span> <a id="7505c9" class="tk">DSI_TCCR0_HSTX_TOCNT4</a>          ((<a id="7505c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="7506" id="7506">
<td><a id="l7506" class='ln'>7506</a></td><td><span class="pp">#define</span> <a id="7506c9" class="tk">DSI_TCCR0_HSTX_TOCNT5</a>          ((<a id="7506c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="7507" id="7507">
<td><a id="l7507" class='ln'>7507</a></td><td><span class="pp">#define</span> <a id="7507c9" class="tk">DSI_TCCR0_HSTX_TOCNT6</a>          ((<a id="7507c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="7508" id="7508">
<td><a id="l7508" class='ln'>7508</a></td><td><span class="pp">#define</span> <a id="7508c9" class="tk">DSI_TCCR0_HSTX_TOCNT7</a>          ((<a id="7508c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="7509" id="7509">
<td><a id="l7509" class='ln'>7509</a></td><td><span class="pp">#define</span> <a id="7509c9" class="tk">DSI_TCCR0_HSTX_TOCNT8</a>          ((<a id="7509c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="7510" id="7510">
<td><a id="l7510" class='ln'>7510</a></td><td><span class="pp">#define</span> <a id="7510c9" class="tk">DSI_TCCR0_HSTX_TOCNT9</a>          ((<a id="7510c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="7511" id="7511">
<td><a id="l7511" class='ln'>7511</a></td><td><span class="pp">#define</span> <a id="7511c9" class="tk">DSI_TCCR0_HSTX_TOCNT10</a>         ((<a id="7511c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="7512" id="7512">
<td><a id="l7512" class='ln'>7512</a></td><td><span class="pp">#define</span> <a id="7512c9" class="tk">DSI_TCCR0_HSTX_TOCNT11</a>         ((<a id="7512c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="7513" id="7513">
<td><a id="l7513" class='ln'>7513</a></td><td><span class="pp">#define</span> <a id="7513c9" class="tk">DSI_TCCR0_HSTX_TOCNT12</a>         ((<a id="7513c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="7514" id="7514">
<td><a id="l7514" class='ln'>7514</a></td><td><span class="pp">#define</span> <a id="7514c9" class="tk">DSI_TCCR0_HSTX_TOCNT13</a>         ((<a id="7514c42" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="7515" id="7515">
<td><a id="l7515" class='ln'>7515</a></td><td><span class="pp">#define</span> <a id="7515c9" class="tk">DSI_TCCR0_HSTX_TOCNT14</a>         ((<a id="7515c42" class="tk">uint32_t</a>)0x40000000)</td></tr>
<tr name="7516" id="7516">
<td><a id="l7516" class='ln'>7516</a></td><td><span class="pp">#define</span> <a id="7516c9" class="tk">DSI_TCCR0_HSTX_TOCNT15</a>         ((<a id="7516c42" class="tk">uint32_t</a>)0x80000000)</td></tr>
<tr name="7517" id="7517">
<td><a id="l7517" class='ln'>7517</a></td><td></td></tr>
<tr name="7518" id="7518">
<td><a id="l7518" class='ln'>7518</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_TCCR1 register  **************/</span></td></tr>
<tr name="7519" id="7519">
<td><a id="l7519" class='ln'>7519</a></td><td><span class="pp">#define</span> <a id="7519c9" class="tk">DSI_TCCR1_HSRD_TOCNT</a>           ((<a id="7519c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/*!&lt; High-Speed Read Timeout Counter */</span></td></tr>
<tr name="7520" id="7520">
<td><a id="l7520" class='ln'>7520</a></td><td><span class="pp">#define</span> <a id="7520c9" class="tk">DSI_TCCR1_HSRD_TOCNT0</a>          ((<a id="7520c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7521" id="7521">
<td><a id="l7521" class='ln'>7521</a></td><td><span class="pp">#define</span> <a id="7521c9" class="tk">DSI_TCCR1_HSRD_TOCNT1</a>          ((<a id="7521c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7522" id="7522">
<td><a id="l7522" class='ln'>7522</a></td><td><span class="pp">#define</span> <a id="7522c9" class="tk">DSI_TCCR1_HSRD_TOCNT2</a>          ((<a id="7522c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7523" id="7523">
<td><a id="l7523" class='ln'>7523</a></td><td><span class="pp">#define</span> <a id="7523c9" class="tk">DSI_TCCR1_HSRD_TOCNT3</a>          ((<a id="7523c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7524" id="7524">
<td><a id="l7524" class='ln'>7524</a></td><td><span class="pp">#define</span> <a id="7524c9" class="tk">DSI_TCCR1_HSRD_TOCNT4</a>          ((<a id="7524c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7525" id="7525">
<td><a id="l7525" class='ln'>7525</a></td><td><span class="pp">#define</span> <a id="7525c9" class="tk">DSI_TCCR1_HSRD_TOCNT5</a>          ((<a id="7525c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7526" id="7526">
<td><a id="l7526" class='ln'>7526</a></td><td><span class="pp">#define</span> <a id="7526c9" class="tk">DSI_TCCR1_HSRD_TOCNT6</a>          ((<a id="7526c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7527" id="7527">
<td><a id="l7527" class='ln'>7527</a></td><td><span class="pp">#define</span> <a id="7527c9" class="tk">DSI_TCCR1_HSRD_TOCNT7</a>          ((<a id="7527c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7528" id="7528">
<td><a id="l7528" class='ln'>7528</a></td><td><span class="pp">#define</span> <a id="7528c9" class="tk">DSI_TCCR1_HSRD_TOCNT8</a>          ((<a id="7528c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7529" id="7529">
<td><a id="l7529" class='ln'>7529</a></td><td><span class="pp">#define</span> <a id="7529c9" class="tk">DSI_TCCR1_HSRD_TOCNT9</a>          ((<a id="7529c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7530" id="7530">
<td><a id="l7530" class='ln'>7530</a></td><td><span class="pp">#define</span> <a id="7530c9" class="tk">DSI_TCCR1_HSRD_TOCNT10</a>         ((<a id="7530c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="7531" id="7531">
<td><a id="l7531" class='ln'>7531</a></td><td><span class="pp">#define</span> <a id="7531c9" class="tk">DSI_TCCR1_HSRD_TOCNT11</a>         ((<a id="7531c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="7532" id="7532">
<td><a id="l7532" class='ln'>7532</a></td><td><span class="pp">#define</span> <a id="7532c9" class="tk">DSI_TCCR1_HSRD_TOCNT12</a>         ((<a id="7532c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="7533" id="7533">
<td><a id="l7533" class='ln'>7533</a></td><td><span class="pp">#define</span> <a id="7533c9" class="tk">DSI_TCCR1_HSRD_TOCNT13</a>         ((<a id="7533c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="7534" id="7534">
<td><a id="l7534" class='ln'>7534</a></td><td><span class="pp">#define</span> <a id="7534c9" class="tk">DSI_TCCR1_HSRD_TOCNT14</a>         ((<a id="7534c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="7535" id="7535">
<td><a id="l7535" class='ln'>7535</a></td><td><span class="pp">#define</span> <a id="7535c9" class="tk">DSI_TCCR1_HSRD_TOCNT15</a>         ((<a id="7535c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="7536" id="7536">
<td><a id="l7536" class='ln'>7536</a></td><td></td></tr>
<tr name="7537" id="7537">
<td><a id="l7537" class='ln'>7537</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_TCCR2 register  **************/</span></td></tr>
<tr name="7538" id="7538">
<td><a id="l7538" class='ln'>7538</a></td><td><span class="pp">#define</span> <a id="7538c9" class="tk">DSI_TCCR2_LPRD_TOCNT</a>           ((<a id="7538c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/*!&lt; Low-Power Read Timeout Counter */</span></td></tr>
<tr name="7539" id="7539">
<td><a id="l7539" class='ln'>7539</a></td><td><span class="pp">#define</span> <a id="7539c9" class="tk">DSI_TCCR2_LPRD_TOCNT0</a>          ((<a id="7539c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7540" id="7540">
<td><a id="l7540" class='ln'>7540</a></td><td><span class="pp">#define</span> <a id="7540c9" class="tk">DSI_TCCR2_LPRD_TOCNT1</a>          ((<a id="7540c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7541" id="7541">
<td><a id="l7541" class='ln'>7541</a></td><td><span class="pp">#define</span> <a id="7541c9" class="tk">DSI_TCCR2_LPRD_TOCNT2</a>          ((<a id="7541c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7542" id="7542">
<td><a id="l7542" class='ln'>7542</a></td><td><span class="pp">#define</span> <a id="7542c9" class="tk">DSI_TCCR2_LPRD_TOCNT3</a>          ((<a id="7542c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7543" id="7543">
<td><a id="l7543" class='ln'>7543</a></td><td><span class="pp">#define</span> <a id="7543c9" class="tk">DSI_TCCR2_LPRD_TOCNT4</a>          ((<a id="7543c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7544" id="7544">
<td><a id="l7544" class='ln'>7544</a></td><td><span class="pp">#define</span> <a id="7544c9" class="tk">DSI_TCCR2_LPRD_TOCNT5</a>          ((<a id="7544c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7545" id="7545">
<td><a id="l7545" class='ln'>7545</a></td><td><span class="pp">#define</span> <a id="7545c9" class="tk">DSI_TCCR2_LPRD_TOCNT6</a>          ((<a id="7545c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7546" id="7546">
<td><a id="l7546" class='ln'>7546</a></td><td><span class="pp">#define</span> <a id="7546c9" class="tk">DSI_TCCR2_LPRD_TOCNT7</a>          ((<a id="7546c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7547" id="7547">
<td><a id="l7547" class='ln'>7547</a></td><td><span class="pp">#define</span> <a id="7547c9" class="tk">DSI_TCCR2_LPRD_TOCNT8</a>          ((<a id="7547c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7548" id="7548">
<td><a id="l7548" class='ln'>7548</a></td><td><span class="pp">#define</span> <a id="7548c9" class="tk">DSI_TCCR2_LPRD_TOCNT9</a>          ((<a id="7548c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7549" id="7549">
<td><a id="l7549" class='ln'>7549</a></td><td><span class="pp">#define</span> <a id="7549c9" class="tk">DSI_TCCR2_LPRD_TOCNT10</a>         ((<a id="7549c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="7550" id="7550">
<td><a id="l7550" class='ln'>7550</a></td><td><span class="pp">#define</span> <a id="7550c9" class="tk">DSI_TCCR2_LPRD_TOCNT11</a>         ((<a id="7550c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="7551" id="7551">
<td><a id="l7551" class='ln'>7551</a></td><td><span class="pp">#define</span> <a id="7551c9" class="tk">DSI_TCCR2_LPRD_TOCNT12</a>         ((<a id="7551c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="7552" id="7552">
<td><a id="l7552" class='ln'>7552</a></td><td><span class="pp">#define</span> <a id="7552c9" class="tk">DSI_TCCR2_LPRD_TOCNT13</a>         ((<a id="7552c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="7553" id="7553">
<td><a id="l7553" class='ln'>7553</a></td><td><span class="pp">#define</span> <a id="7553c9" class="tk">DSI_TCCR2_LPRD_TOCNT14</a>         ((<a id="7553c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="7554" id="7554">
<td><a id="l7554" class='ln'>7554</a></td><td><span class="pp">#define</span> <a id="7554c9" class="tk">DSI_TCCR2_LPRD_TOCNT15</a>         ((<a id="7554c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="7555" id="7555">
<td><a id="l7555" class='ln'>7555</a></td><td></td></tr>
<tr name="7556" id="7556">
<td><a id="l7556" class='ln'>7556</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_TCCR3 register  **************/</span></td></tr>
<tr name="7557" id="7557">
<td><a id="l7557" class='ln'>7557</a></td><td><span class="pp">#define</span> <a id="7557c9" class="tk">DSI_TCCR3_HSWR_TOCNT</a>           ((<a id="7557c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/*!&lt; High-Speed Write Timeout Counter */</span></td></tr>
<tr name="7558" id="7558">
<td><a id="l7558" class='ln'>7558</a></td><td><span class="pp">#define</span> <a id="7558c9" class="tk">DSI_TCCR3_HSWR_TOCNT0</a>          ((<a id="7558c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7559" id="7559">
<td><a id="l7559" class='ln'>7559</a></td><td><span class="pp">#define</span> <a id="7559c9" class="tk">DSI_TCCR3_HSWR_TOCNT1</a>          ((<a id="7559c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7560" id="7560">
<td><a id="l7560" class='ln'>7560</a></td><td><span class="pp">#define</span> <a id="7560c9" class="tk">DSI_TCCR3_HSWR_TOCNT2</a>          ((<a id="7560c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7561" id="7561">
<td><a id="l7561" class='ln'>7561</a></td><td><span class="pp">#define</span> <a id="7561c9" class="tk">DSI_TCCR3_HSWR_TOCNT3</a>          ((<a id="7561c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7562" id="7562">
<td><a id="l7562" class='ln'>7562</a></td><td><span class="pp">#define</span> <a id="7562c9" class="tk">DSI_TCCR3_HSWR_TOCNT4</a>          ((<a id="7562c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7563" id="7563">
<td><a id="l7563" class='ln'>7563</a></td><td><span class="pp">#define</span> <a id="7563c9" class="tk">DSI_TCCR3_HSWR_TOCNT5</a>          ((<a id="7563c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7564" id="7564">
<td><a id="l7564" class='ln'>7564</a></td><td><span class="pp">#define</span> <a id="7564c9" class="tk">DSI_TCCR3_HSWR_TOCNT6</a>          ((<a id="7564c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7565" id="7565">
<td><a id="l7565" class='ln'>7565</a></td><td><span class="pp">#define</span> <a id="7565c9" class="tk">DSI_TCCR3_HSWR_TOCNT7</a>          ((<a id="7565c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7566" id="7566">
<td><a id="l7566" class='ln'>7566</a></td><td><span class="pp">#define</span> <a id="7566c9" class="tk">DSI_TCCR3_HSWR_TOCNT8</a>          ((<a id="7566c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7567" id="7567">
<td><a id="l7567" class='ln'>7567</a></td><td><span class="pp">#define</span> <a id="7567c9" class="tk">DSI_TCCR3_HSWR_TOCNT9</a>          ((<a id="7567c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7568" id="7568">
<td><a id="l7568" class='ln'>7568</a></td><td><span class="pp">#define</span> <a id="7568c9" class="tk">DSI_TCCR3_HSWR_TOCNT10</a>         ((<a id="7568c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="7569" id="7569">
<td><a id="l7569" class='ln'>7569</a></td><td><span class="pp">#define</span> <a id="7569c9" class="tk">DSI_TCCR3_HSWR_TOCNT11</a>         ((<a id="7569c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="7570" id="7570">
<td><a id="l7570" class='ln'>7570</a></td><td><span class="pp">#define</span> <a id="7570c9" class="tk">DSI_TCCR3_HSWR_TOCNT12</a>         ((<a id="7570c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="7571" id="7571">
<td><a id="l7571" class='ln'>7571</a></td><td><span class="pp">#define</span> <a id="7571c9" class="tk">DSI_TCCR3_HSWR_TOCNT13</a>         ((<a id="7571c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="7572" id="7572">
<td><a id="l7572" class='ln'>7572</a></td><td><span class="pp">#define</span> <a id="7572c9" class="tk">DSI_TCCR3_HSWR_TOCNT14</a>         ((<a id="7572c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="7573" id="7573">
<td><a id="l7573" class='ln'>7573</a></td><td><span class="pp">#define</span> <a id="7573c9" class="tk">DSI_TCCR3_HSWR_TOCNT15</a>         ((<a id="7573c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="7574" id="7574">
<td><a id="l7574" class='ln'>7574</a></td><td><span class="pp">#define</span> <a id="7574c9" class="tk">DSI_TCCR3_PM</a>                   ((<a id="7574c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt; Presp Mode */</span></td></tr>
<tr name="7575" id="7575">
<td><a id="l7575" class='ln'>7575</a></td><td></td></tr>
<tr name="7576" id="7576">
<td><a id="l7576" class='ln'>7576</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_TCCR4 register  **************/</span></td></tr>
<tr name="7577" id="7577">
<td><a id="l7577" class='ln'>7577</a></td><td><span class="pp">#define</span> <a id="7577c9" class="tk">DSI_TCCR4_LPWR_TOCNT</a>           ((<a id="7577c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/*!&lt; Low-Power Write Timeout Counter */</span></td></tr>
<tr name="7578" id="7578">
<td><a id="l7578" class='ln'>7578</a></td><td><span class="pp">#define</span> <a id="7578c9" class="tk">DSI_TCCR4_LPWR_TOCNT0</a>          ((<a id="7578c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7579" id="7579">
<td><a id="l7579" class='ln'>7579</a></td><td><span class="pp">#define</span> <a id="7579c9" class="tk">DSI_TCCR4_LPWR_TOCNT1</a>          ((<a id="7579c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7580" id="7580">
<td><a id="l7580" class='ln'>7580</a></td><td><span class="pp">#define</span> <a id="7580c9" class="tk">DSI_TCCR4_LPWR_TOCNT2</a>          ((<a id="7580c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7581" id="7581">
<td><a id="l7581" class='ln'>7581</a></td><td><span class="pp">#define</span> <a id="7581c9" class="tk">DSI_TCCR4_LPWR_TOCNT3</a>          ((<a id="7581c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7582" id="7582">
<td><a id="l7582" class='ln'>7582</a></td><td><span class="pp">#define</span> <a id="7582c9" class="tk">DSI_TCCR4_LPWR_TOCNT4</a>          ((<a id="7582c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7583" id="7583">
<td><a id="l7583" class='ln'>7583</a></td><td><span class="pp">#define</span> <a id="7583c9" class="tk">DSI_TCCR4_LPWR_TOCNT5</a>          ((<a id="7583c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7584" id="7584">
<td><a id="l7584" class='ln'>7584</a></td><td><span class="pp">#define</span> <a id="7584c9" class="tk">DSI_TCCR4_LPWR_TOCNT6</a>          ((<a id="7584c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7585" id="7585">
<td><a id="l7585" class='ln'>7585</a></td><td><span class="pp">#define</span> <a id="7585c9" class="tk">DSI_TCCR4_LPWR_TOCNT7</a>          ((<a id="7585c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7586" id="7586">
<td><a id="l7586" class='ln'>7586</a></td><td><span class="pp">#define</span> <a id="7586c9" class="tk">DSI_TCCR4_LPWR_TOCNT8</a>          ((<a id="7586c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7587" id="7587">
<td><a id="l7587" class='ln'>7587</a></td><td><span class="pp">#define</span> <a id="7587c9" class="tk">DSI_TCCR4_LPWR_TOCNT9</a>          ((<a id="7587c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7588" id="7588">
<td><a id="l7588" class='ln'>7588</a></td><td><span class="pp">#define</span> <a id="7588c9" class="tk">DSI_TCCR4_LPWR_TOCNT10</a>         ((<a id="7588c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="7589" id="7589">
<td><a id="l7589" class='ln'>7589</a></td><td><span class="pp">#define</span> <a id="7589c9" class="tk">DSI_TCCR4_LPWR_TOCNT11</a>         ((<a id="7589c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="7590" id="7590">
<td><a id="l7590" class='ln'>7590</a></td><td><span class="pp">#define</span> <a id="7590c9" class="tk">DSI_TCCR4_LPWR_TOCNT12</a>         ((<a id="7590c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="7591" id="7591">
<td><a id="l7591" class='ln'>7591</a></td><td><span class="pp">#define</span> <a id="7591c9" class="tk">DSI_TCCR4_LPWR_TOCNT13</a>         ((<a id="7591c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="7592" id="7592">
<td><a id="l7592" class='ln'>7592</a></td><td><span class="pp">#define</span> <a id="7592c9" class="tk">DSI_TCCR4_LPWR_TOCNT14</a>         ((<a id="7592c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="7593" id="7593">
<td><a id="l7593" class='ln'>7593</a></td><td><span class="pp">#define</span> <a id="7593c9" class="tk">DSI_TCCR4_LPWR_TOCNT15</a>         ((<a id="7593c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="7594" id="7594">
<td><a id="l7594" class='ln'>7594</a></td><td></td></tr>
<tr name="7595" id="7595">
<td><a id="l7595" class='ln'>7595</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_TCCR5 register  **************/</span></td></tr>
<tr name="7596" id="7596">
<td><a id="l7596" class='ln'>7596</a></td><td><span class="pp">#define</span> <a id="7596c9" class="tk">DSI_TCCR5_BTA_TOCNT</a>            ((<a id="7596c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/*!&lt; Bus-Turn-Around Timeout Counter */</span></td></tr>
<tr name="7597" id="7597">
<td><a id="l7597" class='ln'>7597</a></td><td><span class="pp">#define</span> <a id="7597c9" class="tk">DSI_TCCR5_BTA_TOCNT0</a>           ((<a id="7597c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7598" id="7598">
<td><a id="l7598" class='ln'>7598</a></td><td><span class="pp">#define</span> <a id="7598c9" class="tk">DSI_TCCR5_BTA_TOCNT1</a>           ((<a id="7598c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7599" id="7599">
<td><a id="l7599" class='ln'>7599</a></td><td><span class="pp">#define</span> <a id="7599c9" class="tk">DSI_TCCR5_BTA_TOCNT2</a>           ((<a id="7599c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7600" id="7600">
<td><a id="l7600" class='ln'>7600</a></td><td><span class="pp">#define</span> <a id="7600c9" class="tk">DSI_TCCR5_BTA_TOCNT3</a>           ((<a id="7600c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7601" id="7601">
<td><a id="l7601" class='ln'>7601</a></td><td><span class="pp">#define</span> <a id="7601c9" class="tk">DSI_TCCR5_BTA_TOCNT4</a>           ((<a id="7601c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7602" id="7602">
<td><a id="l7602" class='ln'>7602</a></td><td><span class="pp">#define</span> <a id="7602c9" class="tk">DSI_TCCR5_BTA_TOCNT5</a>           ((<a id="7602c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7603" id="7603">
<td><a id="l7603" class='ln'>7603</a></td><td><span class="pp">#define</span> <a id="7603c9" class="tk">DSI_TCCR5_BTA_TOCNT6</a>           ((<a id="7603c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7604" id="7604">
<td><a id="l7604" class='ln'>7604</a></td><td><span class="pp">#define</span> <a id="7604c9" class="tk">DSI_TCCR5_BTA_TOCNT7</a>           ((<a id="7604c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7605" id="7605">
<td><a id="l7605" class='ln'>7605</a></td><td><span class="pp">#define</span> <a id="7605c9" class="tk">DSI_TCCR5_BTA_TOCNT8</a>           ((<a id="7605c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7606" id="7606">
<td><a id="l7606" class='ln'>7606</a></td><td><span class="pp">#define</span> <a id="7606c9" class="tk">DSI_TCCR5_BTA_TOCNT9</a>           ((<a id="7606c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7607" id="7607">
<td><a id="l7607" class='ln'>7607</a></td><td><span class="pp">#define</span> <a id="7607c9" class="tk">DSI_TCCR5_BTA_TOCNT10</a>          ((<a id="7607c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="7608" id="7608">
<td><a id="l7608" class='ln'>7608</a></td><td><span class="pp">#define</span> <a id="7608c9" class="tk">DSI_TCCR5_BTA_TOCNT11</a>          ((<a id="7608c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="7609" id="7609">
<td><a id="l7609" class='ln'>7609</a></td><td><span class="pp">#define</span> <a id="7609c9" class="tk">DSI_TCCR5_BTA_TOCNT12</a>          ((<a id="7609c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="7610" id="7610">
<td><a id="l7610" class='ln'>7610</a></td><td><span class="pp">#define</span> <a id="7610c9" class="tk">DSI_TCCR5_BTA_TOCNT13</a>          ((<a id="7610c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="7611" id="7611">
<td><a id="l7611" class='ln'>7611</a></td><td><span class="pp">#define</span> <a id="7611c9" class="tk">DSI_TCCR5_BTA_TOCNT14</a>          ((<a id="7611c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="7612" id="7612">
<td><a id="l7612" class='ln'>7612</a></td><td><span class="pp">#define</span> <a id="7612c9" class="tk">DSI_TCCR5_BTA_TOCNT15</a>          ((<a id="7612c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="7613" id="7613">
<td><a id="l7613" class='ln'>7613</a></td><td></td></tr>
<tr name="7614" id="7614">
<td><a id="l7614" class='ln'>7614</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_TDCR register  ***************/</span></td></tr>
<tr name="7615" id="7615">
<td><a id="l7615" class='ln'>7615</a></td><td><span class="pp">#define</span> <a id="7615c9" class="tk">DSI_TDCR_3DM</a>                   ((<a id="7615c42" class="tk">uint32_t</a>)0x00000003)    <span class="ct">/*!&lt; 3D Mode */</span></td></tr>
<tr name="7616" id="7616">
<td><a id="l7616" class='ln'>7616</a></td><td><span class="pp">#define</span> <a id="7616c9" class="tk">DSI_TDCR_3DM0</a>                  ((<a id="7616c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7617" id="7617">
<td><a id="l7617" class='ln'>7617</a></td><td><span class="pp">#define</span> <a id="7617c9" class="tk">DSI_TDCR_3DM1</a>                  ((<a id="7617c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7618" id="7618">
<td><a id="l7618" class='ln'>7618</a></td><td><span class="pp">#define</span> <a id="7618c9" class="tk">DSI_TDCR_3DF</a>                   ((<a id="7618c42" class="tk">uint32_t</a>)0x0000000C)    <span class="ct">/*!&lt; 3D Format */</span></td></tr>
<tr name="7619" id="7619">
<td><a id="l7619" class='ln'>7619</a></td><td><span class="pp">#define</span> <a id="7619c9" class="tk">DSI_TDCR_3DF0</a>                  ((<a id="7619c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7620" id="7620">
<td><a id="l7620" class='ln'>7620</a></td><td><span class="pp">#define</span> <a id="7620c9" class="tk">DSI_TDCR_3DF1</a>                  ((<a id="7620c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7621" id="7621">
<td><a id="l7621" class='ln'>7621</a></td><td><span class="pp">#define</span> <a id="7621c9" class="tk">DSI_TDCR_SVS</a>                   ((<a id="7621c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Second VSYNC */</span></td></tr>
<tr name="7622" id="7622">
<td><a id="l7622" class='ln'>7622</a></td><td><span class="pp">#define</span> <a id="7622c9" class="tk">DSI_TDCR_RF</a>                    ((<a id="7622c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Right First */</span></td></tr>
<tr name="7623" id="7623">
<td><a id="l7623" class='ln'>7623</a></td><td><span class="pp">#define</span> <a id="7623c9" class="tk">DSI_TDCR_S3DC</a>                  ((<a id="7623c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; Send 3D Control */</span></td></tr>
<tr name="7624" id="7624">
<td><a id="l7624" class='ln'>7624</a></td><td></td></tr>
<tr name="7625" id="7625">
<td><a id="l7625" class='ln'>7625</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_CLCR register  ***************/</span></td></tr>
<tr name="7626" id="7626">
<td><a id="l7626" class='ln'>7626</a></td><td><span class="pp">#define</span> <a id="7626c9" class="tk">DSI_CLCR_DPCC</a>                  ((<a id="7626c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; D-PHY Clock Control */</span></td></tr>
<tr name="7627" id="7627">
<td><a id="l7627" class='ln'>7627</a></td><td><span class="pp">#define</span> <a id="7627c9" class="tk">DSI_CLCR_ACR</a>                   ((<a id="7627c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Automatic Clocklane Control */</span></td></tr>
<tr name="7628" id="7628">
<td><a id="l7628" class='ln'>7628</a></td><td></td></tr>
<tr name="7629" id="7629">
<td><a id="l7629" class='ln'>7629</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_CLTCR register  **************/</span></td></tr>
<tr name="7630" id="7630">
<td><a id="l7630" class='ln'>7630</a></td><td><span class="pp">#define</span> <a id="7630c9" class="tk">DSI_CLTCR_LP2HS_TIME</a>           ((<a id="7630c42" class="tk">uint32_t</a>)0x000003FF)    <span class="ct">/*!&lt; Low-Power to High-Speed Time */</span></td></tr>
<tr name="7631" id="7631">
<td><a id="l7631" class='ln'>7631</a></td><td><span class="pp">#define</span> <a id="7631c9" class="tk">DSI_CLTCR_LP2HS_TIME0</a>          ((<a id="7631c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7632" id="7632">
<td><a id="l7632" class='ln'>7632</a></td><td><span class="pp">#define</span> <a id="7632c9" class="tk">DSI_CLTCR_LP2HS_TIME1</a>          ((<a id="7632c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7633" id="7633">
<td><a id="l7633" class='ln'>7633</a></td><td><span class="pp">#define</span> <a id="7633c9" class="tk">DSI_CLTCR_LP2HS_TIME2</a>          ((<a id="7633c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7634" id="7634">
<td><a id="l7634" class='ln'>7634</a></td><td><span class="pp">#define</span> <a id="7634c9" class="tk">DSI_CLTCR_LP2HS_TIME3</a>          ((<a id="7634c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7635" id="7635">
<td><a id="l7635" class='ln'>7635</a></td><td><span class="pp">#define</span> <a id="7635c9" class="tk">DSI_CLTCR_LP2HS_TIME4</a>          ((<a id="7635c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7636" id="7636">
<td><a id="l7636" class='ln'>7636</a></td><td><span class="pp">#define</span> <a id="7636c9" class="tk">DSI_CLTCR_LP2HS_TIME5</a>          ((<a id="7636c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7637" id="7637">
<td><a id="l7637" class='ln'>7637</a></td><td><span class="pp">#define</span> <a id="7637c9" class="tk">DSI_CLTCR_LP2HS_TIME6</a>          ((<a id="7637c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7638" id="7638">
<td><a id="l7638" class='ln'>7638</a></td><td><span class="pp">#define</span> <a id="7638c9" class="tk">DSI_CLTCR_LP2HS_TIME7</a>          ((<a id="7638c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7639" id="7639">
<td><a id="l7639" class='ln'>7639</a></td><td><span class="pp">#define</span> <a id="7639c9" class="tk">DSI_CLTCR_LP2HS_TIME8</a>          ((<a id="7639c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7640" id="7640">
<td><a id="l7640" class='ln'>7640</a></td><td><span class="pp">#define</span> <a id="7640c9" class="tk">DSI_CLTCR_LP2HS_TIME9</a>          ((<a id="7640c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7641" id="7641">
<td><a id="l7641" class='ln'>7641</a></td><td><span class="pp">#define</span> <a id="7641c9" class="tk">DSI_CLTCR_HS2LP_TIME</a>           ((<a id="7641c42" class="tk">uint32_t</a>)0x03FF0000)    <span class="ct">/*!&lt; High-Speed to Low-Power Time */</span></td></tr>
<tr name="7642" id="7642">
<td><a id="l7642" class='ln'>7642</a></td><td><span class="pp">#define</span> <a id="7642c9" class="tk">DSI_CLTCR_HS2LP_TIME0</a>          ((<a id="7642c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="7643" id="7643">
<td><a id="l7643" class='ln'>7643</a></td><td><span class="pp">#define</span> <a id="7643c9" class="tk">DSI_CLTCR_HS2LP_TIME1</a>          ((<a id="7643c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="7644" id="7644">
<td><a id="l7644" class='ln'>7644</a></td><td><span class="pp">#define</span> <a id="7644c9" class="tk">DSI_CLTCR_HS2LP_TIME2</a>          ((<a id="7644c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="7645" id="7645">
<td><a id="l7645" class='ln'>7645</a></td><td><span class="pp">#define</span> <a id="7645c9" class="tk">DSI_CLTCR_HS2LP_TIME3</a>          ((<a id="7645c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="7646" id="7646">
<td><a id="l7646" class='ln'>7646</a></td><td><span class="pp">#define</span> <a id="7646c9" class="tk">DSI_CLTCR_HS2LP_TIME4</a>          ((<a id="7646c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="7647" id="7647">
<td><a id="l7647" class='ln'>7647</a></td><td><span class="pp">#define</span> <a id="7647c9" class="tk">DSI_CLTCR_HS2LP_TIME5</a>          ((<a id="7647c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="7648" id="7648">
<td><a id="l7648" class='ln'>7648</a></td><td><span class="pp">#define</span> <a id="7648c9" class="tk">DSI_CLTCR_HS2LP_TIME6</a>          ((<a id="7648c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="7649" id="7649">
<td><a id="l7649" class='ln'>7649</a></td><td><span class="pp">#define</span> <a id="7649c9" class="tk">DSI_CLTCR_HS2LP_TIME7</a>          ((<a id="7649c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="7650" id="7650">
<td><a id="l7650" class='ln'>7650</a></td><td><span class="pp">#define</span> <a id="7650c9" class="tk">DSI_CLTCR_HS2LP_TIME8</a>          ((<a id="7650c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="7651" id="7651">
<td><a id="l7651" class='ln'>7651</a></td><td><span class="pp">#define</span> <a id="7651c9" class="tk">DSI_CLTCR_HS2LP_TIME9</a>          ((<a id="7651c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="7652" id="7652">
<td><a id="l7652" class='ln'>7652</a></td><td></td></tr>
<tr name="7653" id="7653">
<td><a id="l7653" class='ln'>7653</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_DLTCR register  **************/</span></td></tr>
<tr name="7654" id="7654">
<td><a id="l7654" class='ln'>7654</a></td><td><span class="pp">#define</span> <a id="7654c9" class="tk">DSI_DLTCR_MRD_TIME</a>             ((<a id="7654c42" class="tk">uint32_t</a>)0x00007FFF)    <span class="ct">/*!&lt; Maximum Read Time */</span></td></tr>
<tr name="7655" id="7655">
<td><a id="l7655" class='ln'>7655</a></td><td><span class="pp">#define</span> <a id="7655c9" class="tk">DSI_DLTCR_MRD_TIME0</a>            ((<a id="7655c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7656" id="7656">
<td><a id="l7656" class='ln'>7656</a></td><td><span class="pp">#define</span> <a id="7656c9" class="tk">DSI_DLTCR_MRD_TIME1</a>            ((<a id="7656c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7657" id="7657">
<td><a id="l7657" class='ln'>7657</a></td><td><span class="pp">#define</span> <a id="7657c9" class="tk">DSI_DLTCR_MRD_TIME2</a>            ((<a id="7657c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7658" id="7658">
<td><a id="l7658" class='ln'>7658</a></td><td><span class="pp">#define</span> <a id="7658c9" class="tk">DSI_DLTCR_MRD_TIME3</a>            ((<a id="7658c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7659" id="7659">
<td><a id="l7659" class='ln'>7659</a></td><td><span class="pp">#define</span> <a id="7659c9" class="tk">DSI_DLTCR_MRD_TIME4</a>            ((<a id="7659c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7660" id="7660">
<td><a id="l7660" class='ln'>7660</a></td><td><span class="pp">#define</span> <a id="7660c9" class="tk">DSI_DLTCR_MRD_TIME5</a>            ((<a id="7660c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7661" id="7661">
<td><a id="l7661" class='ln'>7661</a></td><td><span class="pp">#define</span> <a id="7661c9" class="tk">DSI_DLTCR_MRD_TIME6</a>            ((<a id="7661c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7662" id="7662">
<td><a id="l7662" class='ln'>7662</a></td><td><span class="pp">#define</span> <a id="7662c9" class="tk">DSI_DLTCR_MRD_TIME7</a>            ((<a id="7662c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7663" id="7663">
<td><a id="l7663" class='ln'>7663</a></td><td><span class="pp">#define</span> <a id="7663c9" class="tk">DSI_DLTCR_MRD_TIME8</a>            ((<a id="7663c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7664" id="7664">
<td><a id="l7664" class='ln'>7664</a></td><td><span class="pp">#define</span> <a id="7664c9" class="tk">DSI_DLTCR_MRD_TIME9</a>            ((<a id="7664c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7665" id="7665">
<td><a id="l7665" class='ln'>7665</a></td><td><span class="pp">#define</span> <a id="7665c9" class="tk">DSI_DLTCR_MRD_TIME10</a>           ((<a id="7665c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="7666" id="7666">
<td><a id="l7666" class='ln'>7666</a></td><td><span class="pp">#define</span> <a id="7666c9" class="tk">DSI_DLTCR_MRD_TIME11</a>           ((<a id="7666c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="7667" id="7667">
<td><a id="l7667" class='ln'>7667</a></td><td><span class="pp">#define</span> <a id="7667c9" class="tk">DSI_DLTCR_MRD_TIME12</a>           ((<a id="7667c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="7668" id="7668">
<td><a id="l7668" class='ln'>7668</a></td><td><span class="pp">#define</span> <a id="7668c9" class="tk">DSI_DLTCR_MRD_TIME13</a>           ((<a id="7668c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="7669" id="7669">
<td><a id="l7669" class='ln'>7669</a></td><td><span class="pp">#define</span> <a id="7669c9" class="tk">DSI_DLTCR_MRD_TIME14</a>           ((<a id="7669c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="7670" id="7670">
<td><a id="l7670" class='ln'>7670</a></td><td><span class="pp">#define</span> <a id="7670c9" class="tk">DSI_DLTCR_LP2HS_TIME</a>           ((<a id="7670c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt; Low-Power To High-Speed Time */</span></td></tr>
<tr name="7671" id="7671">
<td><a id="l7671" class='ln'>7671</a></td><td><span class="pp">#define</span> <a id="7671c9" class="tk">DSI_DLTCR_LP2HS_TIME0</a>          ((<a id="7671c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="7672" id="7672">
<td><a id="l7672" class='ln'>7672</a></td><td><span class="pp">#define</span> <a id="7672c9" class="tk">DSI_DLTCR_LP2HS_TIME1</a>          ((<a id="7672c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="7673" id="7673">
<td><a id="l7673" class='ln'>7673</a></td><td><span class="pp">#define</span> <a id="7673c9" class="tk">DSI_DLTCR_LP2HS_TIME2</a>          ((<a id="7673c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="7674" id="7674">
<td><a id="l7674" class='ln'>7674</a></td><td><span class="pp">#define</span> <a id="7674c9" class="tk">DSI_DLTCR_LP2HS_TIME3</a>          ((<a id="7674c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="7675" id="7675">
<td><a id="l7675" class='ln'>7675</a></td><td><span class="pp">#define</span> <a id="7675c9" class="tk">DSI_DLTCR_LP2HS_TIME4</a>          ((<a id="7675c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="7676" id="7676">
<td><a id="l7676" class='ln'>7676</a></td><td><span class="pp">#define</span> <a id="7676c9" class="tk">DSI_DLTCR_LP2HS_TIME5</a>          ((<a id="7676c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="7677" id="7677">
<td><a id="l7677" class='ln'>7677</a></td><td><span class="pp">#define</span> <a id="7677c9" class="tk">DSI_DLTCR_LP2HS_TIME6</a>          ((<a id="7677c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="7678" id="7678">
<td><a id="l7678" class='ln'>7678</a></td><td><span class="pp">#define</span> <a id="7678c9" class="tk">DSI_DLTCR_LP2HS_TIME7</a>          ((<a id="7678c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="7679" id="7679">
<td><a id="l7679" class='ln'>7679</a></td><td><span class="pp">#define</span> <a id="7679c9" class="tk">DSI_DLTCR_HS2LP_TIME</a>           ((<a id="7679c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt; High-Speed To Low-Power Time */</span></td></tr>
<tr name="7680" id="7680">
<td><a id="l7680" class='ln'>7680</a></td><td><span class="pp">#define</span> <a id="7680c9" class="tk">DSI_DLTCR_HS2LP_TIME0</a>          ((<a id="7680c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="7681" id="7681">
<td><a id="l7681" class='ln'>7681</a></td><td><span class="pp">#define</span> <a id="7681c9" class="tk">DSI_DLTCR_HS2LP_TIME1</a>          ((<a id="7681c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="7682" id="7682">
<td><a id="l7682" class='ln'>7682</a></td><td><span class="pp">#define</span> <a id="7682c9" class="tk">DSI_DLTCR_HS2LP_TIME2</a>          ((<a id="7682c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="7683" id="7683">
<td><a id="l7683" class='ln'>7683</a></td><td><span class="pp">#define</span> <a id="7683c9" class="tk">DSI_DLTCR_HS2LP_TIME3</a>          ((<a id="7683c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="7684" id="7684">
<td><a id="l7684" class='ln'>7684</a></td><td><span class="pp">#define</span> <a id="7684c9" class="tk">DSI_DLTCR_HS2LP_TIME4</a>          ((<a id="7684c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="7685" id="7685">
<td><a id="l7685" class='ln'>7685</a></td><td><span class="pp">#define</span> <a id="7685c9" class="tk">DSI_DLTCR_HS2LP_TIME5</a>          ((<a id="7685c42" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="7686" id="7686">
<td><a id="l7686" class='ln'>7686</a></td><td><span class="pp">#define</span> <a id="7686c9" class="tk">DSI_DLTCR_HS2LP_TIME6</a>          ((<a id="7686c42" class="tk">uint32_t</a>)0x40000000)</td></tr>
<tr name="7687" id="7687">
<td><a id="l7687" class='ln'>7687</a></td><td><span class="pp">#define</span> <a id="7687c9" class="tk">DSI_DLTCR_HS2LP_TIME7</a>          ((<a id="7687c42" class="tk">uint32_t</a>)0x80000000)</td></tr>
<tr name="7688" id="7688">
<td><a id="l7688" class='ln'>7688</a></td><td></td></tr>
<tr name="7689" id="7689">
<td><a id="l7689" class='ln'>7689</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_PCTLR register  **************/</span></td></tr>
<tr name="7690" id="7690">
<td><a id="l7690" class='ln'>7690</a></td><td><span class="pp">#define</span> <a id="7690c9" class="tk">DSI_PCTLR_DEN</a>                  ((<a id="7690c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Digital Enable */</span></td></tr>
<tr name="7691" id="7691">
<td><a id="l7691" class='ln'>7691</a></td><td><span class="pp">#define</span> <a id="7691c9" class="tk">DSI_PCTLR_CKE</a>                  ((<a id="7691c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Clock Enable */</span></td></tr>
<tr name="7692" id="7692">
<td><a id="l7692" class='ln'>7692</a></td><td></td></tr>
<tr name="7693" id="7693">
<td><a id="l7693" class='ln'>7693</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_PCONFR register  *************/</span></td></tr>
<tr name="7694" id="7694">
<td><a id="l7694" class='ln'>7694</a></td><td><span class="pp">#define</span> <a id="7694c9" class="tk">DSI_PCONFR_NL</a>                  ((<a id="7694c42" class="tk">uint32_t</a>)0x00000003)    <span class="ct">/*!&lt; Number of Lanes */</span></td></tr>
<tr name="7695" id="7695">
<td><a id="l7695" class='ln'>7695</a></td><td><span class="pp">#define</span> <a id="7695c9" class="tk">DSI_PCONFR_NL0</a>                 ((<a id="7695c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7696" id="7696">
<td><a id="l7696" class='ln'>7696</a></td><td><span class="pp">#define</span> <a id="7696c9" class="tk">DSI_PCONFR_NL1</a>                 ((<a id="7696c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7697" id="7697">
<td><a id="l7697" class='ln'>7697</a></td><td><span class="pp">#define</span> <a id="7697c9" class="tk">DSI_PCONFR_SW_TIME</a>             ((<a id="7697c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt; Stop Wait Time */</span></td></tr>
<tr name="7698" id="7698">
<td><a id="l7698" class='ln'>7698</a></td><td><span class="pp">#define</span> <a id="7698c9" class="tk">DSI_PCONFR_SW_TIME0</a>            ((<a id="7698c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7699" id="7699">
<td><a id="l7699" class='ln'>7699</a></td><td><span class="pp">#define</span> <a id="7699c9" class="tk">DSI_PCONFR_SW_TIME1</a>            ((<a id="7699c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7700" id="7700">
<td><a id="l7700" class='ln'>7700</a></td><td><span class="pp">#define</span> <a id="7700c9" class="tk">DSI_PCONFR_SW_TIME2</a>            ((<a id="7700c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="7701" id="7701">
<td><a id="l7701" class='ln'>7701</a></td><td><span class="pp">#define</span> <a id="7701c9" class="tk">DSI_PCONFR_SW_TIME3</a>            ((<a id="7701c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="7702" id="7702">
<td><a id="l7702" class='ln'>7702</a></td><td><span class="pp">#define</span> <a id="7702c9" class="tk">DSI_PCONFR_SW_TIME4</a>            ((<a id="7702c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="7703" id="7703">
<td><a id="l7703" class='ln'>7703</a></td><td><span class="pp">#define</span> <a id="7703c9" class="tk">DSI_PCONFR_SW_TIME5</a>            ((<a id="7703c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="7704" id="7704">
<td><a id="l7704" class='ln'>7704</a></td><td><span class="pp">#define</span> <a id="7704c9" class="tk">DSI_PCONFR_SW_TIME6</a>            ((<a id="7704c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="7705" id="7705">
<td><a id="l7705" class='ln'>7705</a></td><td><span class="pp">#define</span> <a id="7705c9" class="tk">DSI_PCONFR_SW_TIME7</a>            ((<a id="7705c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="7706" id="7706">
<td><a id="l7706" class='ln'>7706</a></td><td></td></tr>
<tr name="7707" id="7707">
<td><a id="l7707" class='ln'>7707</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_PUCR register  ***************/</span></td></tr>
<tr name="7708" id="7708">
<td><a id="l7708" class='ln'>7708</a></td><td><span class="pp">#define</span> <a id="7708c9" class="tk">DSI_PUCR_URCL</a>                  ((<a id="7708c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; ULPS Request on Clock Lane */</span></td></tr>
<tr name="7709" id="7709">
<td><a id="l7709" class='ln'>7709</a></td><td><span class="pp">#define</span> <a id="7709c9" class="tk">DSI_PUCR_UECL</a>                  ((<a id="7709c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; ULPS Exit on Clock Lane */</span></td></tr>
<tr name="7710" id="7710">
<td><a id="l7710" class='ln'>7710</a></td><td><span class="pp">#define</span> <a id="7710c9" class="tk">DSI_PUCR_URDL</a>                  ((<a id="7710c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; ULPS Request on Data Lane */</span></td></tr>
<tr name="7711" id="7711">
<td><a id="l7711" class='ln'>7711</a></td><td><span class="pp">#define</span> <a id="7711c9" class="tk">DSI_PUCR_UEDL</a>                  ((<a id="7711c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; ULPS Exit on Data Lane */</span></td></tr>
<tr name="7712" id="7712">
<td><a id="l7712" class='ln'>7712</a></td><td></td></tr>
<tr name="7713" id="7713">
<td><a id="l7713" class='ln'>7713</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_PTTCR register  **************/</span></td></tr>
<tr name="7714" id="7714">
<td><a id="l7714" class='ln'>7714</a></td><td><span class="pp">#define</span> <a id="7714c9" class="tk">DSI_PTTCR_TX_TRIG</a>              ((<a id="7714c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt; Transmission Trigger */</span></td></tr>
<tr name="7715" id="7715">
<td><a id="l7715" class='ln'>7715</a></td><td><span class="pp">#define</span> <a id="7715c9" class="tk">DSI_PTTCR_TX_TRIG0</a>             ((<a id="7715c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7716" id="7716">
<td><a id="l7716" class='ln'>7716</a></td><td><span class="pp">#define</span> <a id="7716c9" class="tk">DSI_PTTCR_TX_TRIG1</a>             ((<a id="7716c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7717" id="7717">
<td><a id="l7717" class='ln'>7717</a></td><td><span class="pp">#define</span> <a id="7717c9" class="tk">DSI_PTTCR_TX_TRIG2</a>             ((<a id="7717c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7718" id="7718">
<td><a id="l7718" class='ln'>7718</a></td><td><span class="pp">#define</span> <a id="7718c9" class="tk">DSI_PTTCR_TX_TRIG3</a>             ((<a id="7718c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7719" id="7719">
<td><a id="l7719" class='ln'>7719</a></td><td></td></tr>
<tr name="7720" id="7720">
<td><a id="l7720" class='ln'>7720</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_PSR register  ****************/</span></td></tr>
<tr name="7721" id="7721">
<td><a id="l7721" class='ln'>7721</a></td><td><span class="pp">#define</span> <a id="7721c9" class="tk">DSI_PSR_PD</a>                     ((<a id="7721c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; PHY Direction */</span></td></tr>
<tr name="7722" id="7722">
<td><a id="l7722" class='ln'>7722</a></td><td><span class="pp">#define</span> <a id="7722c9" class="tk">DSI_PSR_PSSC</a>                   ((<a id="7722c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; PHY Stop State Clock lane */</span></td></tr>
<tr name="7723" id="7723">
<td><a id="l7723" class='ln'>7723</a></td><td><span class="pp">#define</span> <a id="7723c9" class="tk">DSI_PSR_UANC</a>                   ((<a id="7723c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; ULPS Active Not Clock lane */</span></td></tr>
<tr name="7724" id="7724">
<td><a id="l7724" class='ln'>7724</a></td><td><span class="pp">#define</span> <a id="7724c9" class="tk">DSI_PSR_PSS0</a>                   ((<a id="7724c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; PHY Stop State lane 0 */</span></td></tr>
<tr name="7725" id="7725">
<td><a id="l7725" class='ln'>7725</a></td><td><span class="pp">#define</span> <a id="7725c9" class="tk">DSI_PSR_UAN0</a>                   ((<a id="7725c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; ULPS Active Not lane 0 */</span></td></tr>
<tr name="7726" id="7726">
<td><a id="l7726" class='ln'>7726</a></td><td><span class="pp">#define</span> <a id="7726c9" class="tk">DSI_PSR_RUE0</a>                   ((<a id="7726c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; RX ULPS Escape lane 0 */</span></td></tr>
<tr name="7727" id="7727">
<td><a id="l7727" class='ln'>7727</a></td><td><span class="pp">#define</span> <a id="7727c9" class="tk">DSI_PSR_PSS1</a>                   ((<a id="7727c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; PHY Stop State lane 1 */</span></td></tr>
<tr name="7728" id="7728">
<td><a id="l7728" class='ln'>7728</a></td><td><span class="pp">#define</span> <a id="7728c9" class="tk">DSI_PSR_UAN1</a>                   ((<a id="7728c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; ULPS Active Not lane 1 */</span></td></tr>
<tr name="7729" id="7729">
<td><a id="l7729" class='ln'>7729</a></td><td></td></tr>
<tr name="7730" id="7730">
<td><a id="l7730" class='ln'>7730</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_ISR0 register  ***************/</span></td></tr>
<tr name="7731" id="7731">
<td><a id="l7731" class='ln'>7731</a></td><td><span class="pp">#define</span> <a id="7731c9" class="tk">DSI_ISR0_AE0</a>                   ((<a id="7731c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Acknowledge Error 0 */</span></td></tr>
<tr name="7732" id="7732">
<td><a id="l7732" class='ln'>7732</a></td><td><span class="pp">#define</span> <a id="7732c9" class="tk">DSI_ISR0_AE1</a>                   ((<a id="7732c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Acknowledge Error 1 */</span></td></tr>
<tr name="7733" id="7733">
<td><a id="l7733" class='ln'>7733</a></td><td><span class="pp">#define</span> <a id="7733c9" class="tk">DSI_ISR0_AE2</a>                   ((<a id="7733c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Acknowledge Error 2 */</span></td></tr>
<tr name="7734" id="7734">
<td><a id="l7734" class='ln'>7734</a></td><td><span class="pp">#define</span> <a id="7734c9" class="tk">DSI_ISR0_AE3</a>                   ((<a id="7734c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Acknowledge Error 3 */</span></td></tr>
<tr name="7735" id="7735">
<td><a id="l7735" class='ln'>7735</a></td><td><span class="pp">#define</span> <a id="7735c9" class="tk">DSI_ISR0_AE4</a>                   ((<a id="7735c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Acknowledge Error 4 */</span></td></tr>
<tr name="7736" id="7736">
<td><a id="l7736" class='ln'>7736</a></td><td><span class="pp">#define</span> <a id="7736c9" class="tk">DSI_ISR0_AE5</a>                   ((<a id="7736c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Acknowledge Error 5 */</span></td></tr>
<tr name="7737" id="7737">
<td><a id="l7737" class='ln'>7737</a></td><td><span class="pp">#define</span> <a id="7737c9" class="tk">DSI_ISR0_AE6</a>                   ((<a id="7737c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; Acknowledge Error 6 */</span></td></tr>
<tr name="7738" id="7738">
<td><a id="l7738" class='ln'>7738</a></td><td><span class="pp">#define</span> <a id="7738c9" class="tk">DSI_ISR0_AE7</a>                   ((<a id="7738c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; Acknowledge Error 7 */</span></td></tr>
<tr name="7739" id="7739">
<td><a id="l7739" class='ln'>7739</a></td><td><span class="pp">#define</span> <a id="7739c9" class="tk">DSI_ISR0_AE8</a>                   ((<a id="7739c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Acknowledge Error 8 */</span></td></tr>
<tr name="7740" id="7740">
<td><a id="l7740" class='ln'>7740</a></td><td><span class="pp">#define</span> <a id="7740c9" class="tk">DSI_ISR0_AE9</a>                   ((<a id="7740c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Acknowledge Error 9 */</span></td></tr>
<tr name="7741" id="7741">
<td><a id="l7741" class='ln'>7741</a></td><td><span class="pp">#define</span> <a id="7741c9" class="tk">DSI_ISR0_AE10</a>                  ((<a id="7741c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Acknowledge Error 10 */</span></td></tr>
<tr name="7742" id="7742">
<td><a id="l7742" class='ln'>7742</a></td><td><span class="pp">#define</span> <a id="7742c9" class="tk">DSI_ISR0_AE11</a>                  ((<a id="7742c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; Acknowledge Error 11 */</span></td></tr>
<tr name="7743" id="7743">
<td><a id="l7743" class='ln'>7743</a></td><td><span class="pp">#define</span> <a id="7743c9" class="tk">DSI_ISR0_AE12</a>                  ((<a id="7743c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Acknowledge Error 12 */</span></td></tr>
<tr name="7744" id="7744">
<td><a id="l7744" class='ln'>7744</a></td><td><span class="pp">#define</span> <a id="7744c9" class="tk">DSI_ISR0_AE13</a>                  ((<a id="7744c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Acknowledge Error 13 */</span></td></tr>
<tr name="7745" id="7745">
<td><a id="l7745" class='ln'>7745</a></td><td><span class="pp">#define</span> <a id="7745c9" class="tk">DSI_ISR0_AE14</a>                  ((<a id="7745c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt; Acknowledge Error 14 */</span></td></tr>
<tr name="7746" id="7746">
<td><a id="l7746" class='ln'>7746</a></td><td><span class="pp">#define</span> <a id="7746c9" class="tk">DSI_ISR0_AE15</a>                  ((<a id="7746c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt; Acknowledge Error 15 */</span></td></tr>
<tr name="7747" id="7747">
<td><a id="l7747" class='ln'>7747</a></td><td><span class="pp">#define</span> <a id="7747c9" class="tk">DSI_ISR0_PE0</a>                   ((<a id="7747c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; PHY Error 0 */</span></td></tr>
<tr name="7748" id="7748">
<td><a id="l7748" class='ln'>7748</a></td><td><span class="pp">#define</span> <a id="7748c9" class="tk">DSI_ISR0_PE1</a>                   ((<a id="7748c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt; PHY Error 1 */</span></td></tr>
<tr name="7749" id="7749">
<td><a id="l7749" class='ln'>7749</a></td><td><span class="pp">#define</span> <a id="7749c9" class="tk">DSI_ISR0_PE2</a>                   ((<a id="7749c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt; PHY Error 2 */</span></td></tr>
<tr name="7750" id="7750">
<td><a id="l7750" class='ln'>7750</a></td><td><span class="pp">#define</span> <a id="7750c9" class="tk">DSI_ISR0_PE3</a>                   ((<a id="7750c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt; PHY Error 3 */</span></td></tr>
<tr name="7751" id="7751">
<td><a id="l7751" class='ln'>7751</a></td><td><span class="pp">#define</span> <a id="7751c9" class="tk">DSI_ISR0_PE4</a>                   ((<a id="7751c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt; PHY Error 4 */</span></td></tr>
<tr name="7752" id="7752">
<td><a id="l7752" class='ln'>7752</a></td><td></td></tr>
<tr name="7753" id="7753">
<td><a id="l7753" class='ln'>7753</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_ISR1 register  ***************/</span></td></tr>
<tr name="7754" id="7754">
<td><a id="l7754" class='ln'>7754</a></td><td><span class="pp">#define</span> <a id="7754c9" class="tk">DSI_ISR1_TOHSTX</a>                ((<a id="7754c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Timeout High-Speed Transmission */</span></td></tr>
<tr name="7755" id="7755">
<td><a id="l7755" class='ln'>7755</a></td><td><span class="pp">#define</span> <a id="7755c9" class="tk">DSI_ISR1_TOLPRX</a>                ((<a id="7755c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Timeout Low-Power Reception */</span></td></tr>
<tr name="7756" id="7756">
<td><a id="l7756" class='ln'>7756</a></td><td><span class="pp">#define</span> <a id="7756c9" class="tk">DSI_ISR1_ECCSE</a>                 ((<a id="7756c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; ECC Single-bit Error */</span></td></tr>
<tr name="7757" id="7757">
<td><a id="l7757" class='ln'>7757</a></td><td><span class="pp">#define</span> <a id="7757c9" class="tk">DSI_ISR1_ECCME</a>                 ((<a id="7757c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; ECC Multi-bit Error */</span></td></tr>
<tr name="7758" id="7758">
<td><a id="l7758" class='ln'>7758</a></td><td><span class="pp">#define</span> <a id="7758c9" class="tk">DSI_ISR1_CRCE</a>                  ((<a id="7758c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; CRC Error */</span></td></tr>
<tr name="7759" id="7759">
<td><a id="l7759" class='ln'>7759</a></td><td><span class="pp">#define</span> <a id="7759c9" class="tk">DSI_ISR1_PSE</a>                   ((<a id="7759c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Packet Size Error */</span></td></tr>
<tr name="7760" id="7760">
<td><a id="l7760" class='ln'>7760</a></td><td><span class="pp">#define</span> <a id="7760c9" class="tk">DSI_ISR1_EOTPE</a>                 ((<a id="7760c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; EoTp Error */</span></td></tr>
<tr name="7761" id="7761">
<td><a id="l7761" class='ln'>7761</a></td><td><span class="pp">#define</span> <a id="7761c9" class="tk">DSI_ISR1_LPWRE</a>                 ((<a id="7761c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; LTDC Payload Write Error */</span></td></tr>
<tr name="7762" id="7762">
<td><a id="l7762" class='ln'>7762</a></td><td><span class="pp">#define</span> <a id="7762c9" class="tk">DSI_ISR1_GCWRE</a>                 ((<a id="7762c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Generic Command Write Error */</span></td></tr>
<tr name="7763" id="7763">
<td><a id="l7763" class='ln'>7763</a></td><td><span class="pp">#define</span> <a id="7763c9" class="tk">DSI_ISR1_GPWRE</a>                 ((<a id="7763c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Generic Payload Write Error */</span></td></tr>
<tr name="7764" id="7764">
<td><a id="l7764" class='ln'>7764</a></td><td><span class="pp">#define</span> <a id="7764c9" class="tk">DSI_ISR1_GPTXE</a>                 ((<a id="7764c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Generic Payload Transmit Error */</span></td></tr>
<tr name="7765" id="7765">
<td><a id="l7765" class='ln'>7765</a></td><td><span class="pp">#define</span> <a id="7765c9" class="tk">DSI_ISR1_GPRDE</a>                 ((<a id="7765c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; Generic Payload Read Error */</span></td></tr>
<tr name="7766" id="7766">
<td><a id="l7766" class='ln'>7766</a></td><td><span class="pp">#define</span> <a id="7766c9" class="tk">DSI_ISR1_GPRXE</a>                 ((<a id="7766c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Generic Payload Receive Error */</span></td></tr>
<tr name="7767" id="7767">
<td><a id="l7767" class='ln'>7767</a></td><td></td></tr>
<tr name="7768" id="7768">
<td><a id="l7768" class='ln'>7768</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_IER0 register  ***************/</span></td></tr>
<tr name="7769" id="7769">
<td><a id="l7769" class='ln'>7769</a></td><td><span class="pp">#define</span> <a id="7769c9" class="tk">DSI_IER0_AE0IE</a>                 ((<a id="7769c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Acknowledge Error 0 Interrupt Enable */</span></td></tr>
<tr name="7770" id="7770">
<td><a id="l7770" class='ln'>7770</a></td><td><span class="pp">#define</span> <a id="7770c9" class="tk">DSI_IER0_AE1IE</a>                 ((<a id="7770c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Acknowledge Error 1 Interrupt Enable */</span></td></tr>
<tr name="7771" id="7771">
<td><a id="l7771" class='ln'>7771</a></td><td><span class="pp">#define</span> <a id="7771c9" class="tk">DSI_IER0_AE2IE</a>                 ((<a id="7771c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Acknowledge Error 2 Interrupt Enable */</span></td></tr>
<tr name="7772" id="7772">
<td><a id="l7772" class='ln'>7772</a></td><td><span class="pp">#define</span> <a id="7772c9" class="tk">DSI_IER0_AE3IE</a>                 ((<a id="7772c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Acknowledge Error 3 Interrupt Enable */</span></td></tr>
<tr name="7773" id="7773">
<td><a id="l7773" class='ln'>7773</a></td><td><span class="pp">#define</span> <a id="7773c9" class="tk">DSI_IER0_AE4IE</a>                 ((<a id="7773c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Acknowledge Error 4 Interrupt Enable */</span></td></tr>
<tr name="7774" id="7774">
<td><a id="l7774" class='ln'>7774</a></td><td><span class="pp">#define</span> <a id="7774c9" class="tk">DSI_IER0_AE5IE</a>                 ((<a id="7774c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Acknowledge Error 5 Interrupt Enable */</span></td></tr>
<tr name="7775" id="7775">
<td><a id="l7775" class='ln'>7775</a></td><td><span class="pp">#define</span> <a id="7775c9" class="tk">DSI_IER0_AE6IE</a>                 ((<a id="7775c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; Acknowledge Error 6 Interrupt Enable */</span></td></tr>
<tr name="7776" id="7776">
<td><a id="l7776" class='ln'>7776</a></td><td><span class="pp">#define</span> <a id="7776c9" class="tk">DSI_IER0_AE7IE</a>                 ((<a id="7776c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; Acknowledge Error 7 Interrupt Enable */</span></td></tr>
<tr name="7777" id="7777">
<td><a id="l7777" class='ln'>7777</a></td><td><span class="pp">#define</span> <a id="7777c9" class="tk">DSI_IER0_AE8IE</a>                 ((<a id="7777c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Acknowledge Error 8 Interrupt Enable */</span></td></tr>
<tr name="7778" id="7778">
<td><a id="l7778" class='ln'>7778</a></td><td><span class="pp">#define</span> <a id="7778c9" class="tk">DSI_IER0_AE9IE</a>                 ((<a id="7778c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Acknowledge Error 9 Interrupt Enable */</span></td></tr>
<tr name="7779" id="7779">
<td><a id="l7779" class='ln'>7779</a></td><td><span class="pp">#define</span> <a id="7779c9" class="tk">DSI_IER0_AE10IE</a>                ((<a id="7779c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Acknowledge Error 10 Interrupt Enable */</span></td></tr>
<tr name="7780" id="7780">
<td><a id="l7780" class='ln'>7780</a></td><td><span class="pp">#define</span> <a id="7780c9" class="tk">DSI_IER0_AE11IE</a>                ((<a id="7780c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; Acknowledge Error 11 Interrupt Enable */</span></td></tr>
<tr name="7781" id="7781">
<td><a id="l7781" class='ln'>7781</a></td><td><span class="pp">#define</span> <a id="7781c9" class="tk">DSI_IER0_AE12IE</a>                ((<a id="7781c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Acknowledge Error 12 Interrupt Enable */</span></td></tr>
<tr name="7782" id="7782">
<td><a id="l7782" class='ln'>7782</a></td><td><span class="pp">#define</span> <a id="7782c9" class="tk">DSI_IER0_AE13IE</a>                ((<a id="7782c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Acknowledge Error 13 Interrupt Enable */</span></td></tr>
<tr name="7783" id="7783">
<td><a id="l7783" class='ln'>7783</a></td><td><span class="pp">#define</span> <a id="7783c9" class="tk">DSI_IER0_AE14IE</a>                ((<a id="7783c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt; Acknowledge Error 14 Interrupt Enable */</span></td></tr>
<tr name="7784" id="7784">
<td><a id="l7784" class='ln'>7784</a></td><td><span class="pp">#define</span> <a id="7784c9" class="tk">DSI_IER0_AE15IE</a>                ((<a id="7784c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt; Acknowledge Error 15 Interrupt Enable */</span></td></tr>
<tr name="7785" id="7785">
<td><a id="l7785" class='ln'>7785</a></td><td><span class="pp">#define</span> <a id="7785c9" class="tk">DSI_IER0_PE0IE</a>                 ((<a id="7785c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; PHY Error 0 Interrupt Enable */</span></td></tr>
<tr name="7786" id="7786">
<td><a id="l7786" class='ln'>7786</a></td><td><span class="pp">#define</span> <a id="7786c9" class="tk">DSI_IER0_PE1IE</a>                 ((<a id="7786c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt; PHY Error 1 Interrupt Enable */</span></td></tr>
<tr name="7787" id="7787">
<td><a id="l7787" class='ln'>7787</a></td><td><span class="pp">#define</span> <a id="7787c9" class="tk">DSI_IER0_PE2IE</a>                 ((<a id="7787c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt; PHY Error 2 Interrupt Enable */</span></td></tr>
<tr name="7788" id="7788">
<td><a id="l7788" class='ln'>7788</a></td><td><span class="pp">#define</span> <a id="7788c9" class="tk">DSI_IER0_PE3IE</a>                 ((<a id="7788c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt; PHY Error 3 Interrupt Enable */</span></td></tr>
<tr name="7789" id="7789">
<td><a id="l7789" class='ln'>7789</a></td><td><span class="pp">#define</span> <a id="7789c9" class="tk">DSI_IER0_PE4IE</a>                 ((<a id="7789c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt; PHY Error 4 Interrupt Enable */</span></td></tr>
<tr name="7790" id="7790">
<td><a id="l7790" class='ln'>7790</a></td><td></td></tr>
<tr name="7791" id="7791">
<td><a id="l7791" class='ln'>7791</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_IER1 register  ***************/</span></td></tr>
<tr name="7792" id="7792">
<td><a id="l7792" class='ln'>7792</a></td><td><span class="pp">#define</span> <a id="7792c9" class="tk">DSI_IER1_TOHSTXIE</a>              ((<a id="7792c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Timeout High-Speed Transmission Interrupt Enable */</span></td></tr>
<tr name="7793" id="7793">
<td><a id="l7793" class='ln'>7793</a></td><td><span class="pp">#define</span> <a id="7793c9" class="tk">DSI_IER1_TOLPRXIE</a>              ((<a id="7793c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Timeout Low-Power Reception Interrupt Enable */</span></td></tr>
<tr name="7794" id="7794">
<td><a id="l7794" class='ln'>7794</a></td><td><span class="pp">#define</span> <a id="7794c9" class="tk">DSI_IER1_ECCSEIE</a>               ((<a id="7794c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; ECC Single-bit Error Interrupt Enable */</span></td></tr>
<tr name="7795" id="7795">
<td><a id="l7795" class='ln'>7795</a></td><td><span class="pp">#define</span> <a id="7795c9" class="tk">DSI_IER1_ECCMEIE</a>               ((<a id="7795c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; ECC Multi-bit Error Interrupt Enable */</span></td></tr>
<tr name="7796" id="7796">
<td><a id="l7796" class='ln'>7796</a></td><td><span class="pp">#define</span> <a id="7796c9" class="tk">DSI_IER1_CRCEIE</a>                ((<a id="7796c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; CRC Error Interrupt Enable */</span></td></tr>
<tr name="7797" id="7797">
<td><a id="l7797" class='ln'>7797</a></td><td><span class="pp">#define</span> <a id="7797c9" class="tk">DSI_IER1_PSEIE</a>                 ((<a id="7797c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Packet Size Error Interrupt Enable */</span></td></tr>
<tr name="7798" id="7798">
<td><a id="l7798" class='ln'>7798</a></td><td><span class="pp">#define</span> <a id="7798c9" class="tk">DSI_IER1_EOTPEIE</a>               ((<a id="7798c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; EoTp Error Interrupt Enable */</span></td></tr>
<tr name="7799" id="7799">
<td><a id="l7799" class='ln'>7799</a></td><td><span class="pp">#define</span> <a id="7799c9" class="tk">DSI_IER1_LPWREIE</a>               ((<a id="7799c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; LTDC Payload Write Error Interrupt Enable */</span></td></tr>
<tr name="7800" id="7800">
<td><a id="l7800" class='ln'>7800</a></td><td><span class="pp">#define</span> <a id="7800c9" class="tk">DSI_IER1_GCWREIE</a>               ((<a id="7800c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Generic Command Write Error Interrupt Enable */</span></td></tr>
<tr name="7801" id="7801">
<td><a id="l7801" class='ln'>7801</a></td><td><span class="pp">#define</span> <a id="7801c9" class="tk">DSI_IER1_GPWREIE</a>               ((<a id="7801c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Generic Payload Write Error Interrupt Enable */</span></td></tr>
<tr name="7802" id="7802">
<td><a id="l7802" class='ln'>7802</a></td><td><span class="pp">#define</span> <a id="7802c9" class="tk">DSI_IER1_GPTXEIE</a>               ((<a id="7802c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Generic Payload Transmit Error Interrupt Enable */</span></td></tr>
<tr name="7803" id="7803">
<td><a id="l7803" class='ln'>7803</a></td><td><span class="pp">#define</span> <a id="7803c9" class="tk">DSI_IER1_GPRDEIE</a>               ((<a id="7803c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; Generic Payload Read Error Interrupt Enable */</span></td></tr>
<tr name="7804" id="7804">
<td><a id="l7804" class='ln'>7804</a></td><td><span class="pp">#define</span> <a id="7804c9" class="tk">DSI_IER1_GPRXEIE</a>               ((<a id="7804c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Generic Payload Receive Error Interrupt Enable */</span></td></tr>
<tr name="7805" id="7805">
<td><a id="l7805" class='ln'>7805</a></td><td></td></tr>
<tr name="7806" id="7806">
<td><a id="l7806" class='ln'>7806</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_FIR0 register  ***************/</span></td></tr>
<tr name="7807" id="7807">
<td><a id="l7807" class='ln'>7807</a></td><td><span class="pp">#define</span> <a id="7807c9" class="tk">DSI_FIR0_FAE0</a>                  ((<a id="7807c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Force Acknowledge Error 0 */</span></td></tr>
<tr name="7808" id="7808">
<td><a id="l7808" class='ln'>7808</a></td><td><span class="pp">#define</span> <a id="7808c9" class="tk">DSI_FIR0_FAE1</a>                  ((<a id="7808c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Force Acknowledge Error 1 */</span></td></tr>
<tr name="7809" id="7809">
<td><a id="l7809" class='ln'>7809</a></td><td><span class="pp">#define</span> <a id="7809c9" class="tk">DSI_FIR0_FAE2</a>                  ((<a id="7809c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Force Acknowledge Error 2 */</span></td></tr>
<tr name="7810" id="7810">
<td><a id="l7810" class='ln'>7810</a></td><td><span class="pp">#define</span> <a id="7810c9" class="tk">DSI_FIR0_FAE3</a>                  ((<a id="7810c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Force Acknowledge Error 3 */</span></td></tr>
<tr name="7811" id="7811">
<td><a id="l7811" class='ln'>7811</a></td><td><span class="pp">#define</span> <a id="7811c9" class="tk">DSI_FIR0_FAE4</a>                  ((<a id="7811c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Force Acknowledge Error 4 */</span></td></tr>
<tr name="7812" id="7812">
<td><a id="l7812" class='ln'>7812</a></td><td><span class="pp">#define</span> <a id="7812c9" class="tk">DSI_FIR0_FAE5</a>                  ((<a id="7812c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Force Acknowledge Error 5 */</span></td></tr>
<tr name="7813" id="7813">
<td><a id="l7813" class='ln'>7813</a></td><td><span class="pp">#define</span> <a id="7813c9" class="tk">DSI_FIR0_FAE6</a>                  ((<a id="7813c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; Force Acknowledge Error 6 */</span></td></tr>
<tr name="7814" id="7814">
<td><a id="l7814" class='ln'>7814</a></td><td><span class="pp">#define</span> <a id="7814c9" class="tk">DSI_FIR0_FAE7</a>                  ((<a id="7814c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; Force Acknowledge Error 7 */</span></td></tr>
<tr name="7815" id="7815">
<td><a id="l7815" class='ln'>7815</a></td><td><span class="pp">#define</span> <a id="7815c9" class="tk">DSI_FIR0_FAE8</a>                  ((<a id="7815c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Force Acknowledge Error 8 */</span></td></tr>
<tr name="7816" id="7816">
<td><a id="l7816" class='ln'>7816</a></td><td><span class="pp">#define</span> <a id="7816c9" class="tk">DSI_FIR0_FAE9</a>                  ((<a id="7816c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Force Acknowledge Error 9 */</span></td></tr>
<tr name="7817" id="7817">
<td><a id="l7817" class='ln'>7817</a></td><td><span class="pp">#define</span> <a id="7817c9" class="tk">DSI_FIR0_FAE10</a>                 ((<a id="7817c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Force Acknowledge Error 10 */</span></td></tr>
<tr name="7818" id="7818">
<td><a id="l7818" class='ln'>7818</a></td><td><span class="pp">#define</span> <a id="7818c9" class="tk">DSI_FIR0_FAE11</a>                 ((<a id="7818c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; Force Acknowledge Error 11 */</span></td></tr>
<tr name="7819" id="7819">
<td><a id="l7819" class='ln'>7819</a></td><td><span class="pp">#define</span> <a id="7819c9" class="tk">DSI_FIR0_FAE12</a>                 ((<a id="7819c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Force Acknowledge Error 12 */</span></td></tr>
<tr name="7820" id="7820">
<td><a id="l7820" class='ln'>7820</a></td><td><span class="pp">#define</span> <a id="7820c9" class="tk">DSI_FIR0_FAE13</a>                 ((<a id="7820c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Force Acknowledge Error 13 */</span></td></tr>
<tr name="7821" id="7821">
<td><a id="l7821" class='ln'>7821</a></td><td><span class="pp">#define</span> <a id="7821c9" class="tk">DSI_FIR0_FAE14</a>                 ((<a id="7821c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt; Force Acknowledge Error 14 */</span></td></tr>
<tr name="7822" id="7822">
<td><a id="l7822" class='ln'>7822</a></td><td><span class="pp">#define</span> <a id="7822c9" class="tk">DSI_FIR0_FAE15</a>                 ((<a id="7822c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt; Force Acknowledge Error 15 */</span></td></tr>
<tr name="7823" id="7823">
<td><a id="l7823" class='ln'>7823</a></td><td><span class="pp">#define</span> <a id="7823c9" class="tk">DSI_FIR0_FPE0</a>                  ((<a id="7823c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; Force PHY Error 0 */</span></td></tr>
<tr name="7824" id="7824">
<td><a id="l7824" class='ln'>7824</a></td><td><span class="pp">#define</span> <a id="7824c9" class="tk">DSI_FIR0_FPE1</a>                  ((<a id="7824c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt; Force PHY Error 1 */</span></td></tr>
<tr name="7825" id="7825">
<td><a id="l7825" class='ln'>7825</a></td><td><span class="pp">#define</span> <a id="7825c9" class="tk">DSI_FIR0_FPE2</a>                  ((<a id="7825c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt; Force PHY Error 2 */</span></td></tr>
<tr name="7826" id="7826">
<td><a id="l7826" class='ln'>7826</a></td><td><span class="pp">#define</span> <a id="7826c9" class="tk">DSI_FIR0_FPE3</a>                  ((<a id="7826c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt; Force PHY Error 3 */</span></td></tr>
<tr name="7827" id="7827">
<td><a id="l7827" class='ln'>7827</a></td><td><span class="pp">#define</span> <a id="7827c9" class="tk">DSI_FIR0_FPE4</a>                  ((<a id="7827c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt; Force PHY Error 4 */</span></td></tr>
<tr name="7828" id="7828">
<td><a id="l7828" class='ln'>7828</a></td><td></td></tr>
<tr name="7829" id="7829">
<td><a id="l7829" class='ln'>7829</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_FIR1 register  ***************/</span></td></tr>
<tr name="7830" id="7830">
<td><a id="l7830" class='ln'>7830</a></td><td><span class="pp">#define</span> <a id="7830c9" class="tk">DSI_FIR1_FTOHSTX</a>               ((<a id="7830c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Force Timeout High-Speed Transmission */</span></td></tr>
<tr name="7831" id="7831">
<td><a id="l7831" class='ln'>7831</a></td><td><span class="pp">#define</span> <a id="7831c9" class="tk">DSI_FIR1_FTOLPRX</a>               ((<a id="7831c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Force Timeout Low-Power Reception */</span></td></tr>
<tr name="7832" id="7832">
<td><a id="l7832" class='ln'>7832</a></td><td><span class="pp">#define</span> <a id="7832c9" class="tk">DSI_FIR1_FECCSE</a>                ((<a id="7832c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Force ECC Single-bit Error */</span></td></tr>
<tr name="7833" id="7833">
<td><a id="l7833" class='ln'>7833</a></td><td><span class="pp">#define</span> <a id="7833c9" class="tk">DSI_FIR1_FECCME</a>                ((<a id="7833c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Force ECC Multi-bit Error */</span></td></tr>
<tr name="7834" id="7834">
<td><a id="l7834" class='ln'>7834</a></td><td><span class="pp">#define</span> <a id="7834c9" class="tk">DSI_FIR1_FCRCE</a>                 ((<a id="7834c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Force CRC Error */</span></td></tr>
<tr name="7835" id="7835">
<td><a id="l7835" class='ln'>7835</a></td><td><span class="pp">#define</span> <a id="7835c9" class="tk">DSI_FIR1_FPSE</a>                  ((<a id="7835c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Force Packet Size Error */</span></td></tr>
<tr name="7836" id="7836">
<td><a id="l7836" class='ln'>7836</a></td><td><span class="pp">#define</span> <a id="7836c9" class="tk">DSI_FIR1_FEOTPE</a>                ((<a id="7836c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; Force EoTp Error */</span></td></tr>
<tr name="7837" id="7837">
<td><a id="l7837" class='ln'>7837</a></td><td><span class="pp">#define</span> <a id="7837c9" class="tk">DSI_FIR1_FLPWRE</a>                ((<a id="7837c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; Force LTDC Payload Write Error */</span></td></tr>
<tr name="7838" id="7838">
<td><a id="l7838" class='ln'>7838</a></td><td><span class="pp">#define</span> <a id="7838c9" class="tk">DSI_FIR1_FGCWRE</a>                ((<a id="7838c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Force Generic Command Write Error */</span></td></tr>
<tr name="7839" id="7839">
<td><a id="l7839" class='ln'>7839</a></td><td><span class="pp">#define</span> <a id="7839c9" class="tk">DSI_FIR1_FGPWRE</a>                ((<a id="7839c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Force Generic Payload Write Error */</span></td></tr>
<tr name="7840" id="7840">
<td><a id="l7840" class='ln'>7840</a></td><td><span class="pp">#define</span> <a id="7840c9" class="tk">DSI_FIR1_FGPTXE</a>                ((<a id="7840c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Force Generic Payload Transmit Error */</span></td></tr>
<tr name="7841" id="7841">
<td><a id="l7841" class='ln'>7841</a></td><td><span class="pp">#define</span> <a id="7841c9" class="tk">DSI_FIR1_FGPRDE</a>                ((<a id="7841c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; Force Generic Payload Read Error */</span></td></tr>
<tr name="7842" id="7842">
<td><a id="l7842" class='ln'>7842</a></td><td><span class="pp">#define</span> <a id="7842c9" class="tk">DSI_FIR1_FGPRXE</a>                ((<a id="7842c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Force Generic Payload Receive Error */</span></td></tr>
<tr name="7843" id="7843">
<td><a id="l7843" class='ln'>7843</a></td><td></td></tr>
<tr name="7844" id="7844">
<td><a id="l7844" class='ln'>7844</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_VSCR register  ***************/</span></td></tr>
<tr name="7845" id="7845">
<td><a id="l7845" class='ln'>7845</a></td><td><span class="pp">#define</span> <a id="7845c9" class="tk">DSI_VSCR_EN</a>                    ((<a id="7845c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Enable */</span></td></tr>
<tr name="7846" id="7846">
<td><a id="l7846" class='ln'>7846</a></td><td><span class="pp">#define</span> <a id="7846c9" class="tk">DSI_VSCR_UR</a>                    ((<a id="7846c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Update Register */</span></td></tr>
<tr name="7847" id="7847">
<td><a id="l7847" class='ln'>7847</a></td><td></td></tr>
<tr name="7848" id="7848">
<td><a id="l7848" class='ln'>7848</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_LCVCIDR register  ************/</span></td></tr>
<tr name="7849" id="7849">
<td><a id="l7849" class='ln'>7849</a></td><td><span class="pp">#define</span> <a id="7849c9" class="tk">DSI_LCVCIDR_VCID</a>               ((<a id="7849c42" class="tk">uint32_t</a>)0x00000003)    <span class="ct">/*!&lt; Virtual Channel ID */</span></td></tr>
<tr name="7850" id="7850">
<td><a id="l7850" class='ln'>7850</a></td><td><span class="pp">#define</span> <a id="7850c9" class="tk">DSI_LCVCIDR_VCID0</a>              ((<a id="7850c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7851" id="7851">
<td><a id="l7851" class='ln'>7851</a></td><td><span class="pp">#define</span> <a id="7851c9" class="tk">DSI_LCVCIDR_VCID1</a>              ((<a id="7851c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7852" id="7852">
<td><a id="l7852" class='ln'>7852</a></td><td></td></tr>
<tr name="7853" id="7853">
<td><a id="l7853" class='ln'>7853</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_LCCCR register  **************/</span></td></tr>
<tr name="7854" id="7854">
<td><a id="l7854" class='ln'>7854</a></td><td><span class="pp">#define</span> <a id="7854c9" class="tk">DSI_LCCCR_COLC</a>                 ((<a id="7854c42" class="tk">uint32_t</a>)0x0000000F)    <span class="ct">/*!&lt; Color Coding */</span></td></tr>
<tr name="7855" id="7855">
<td><a id="l7855" class='ln'>7855</a></td><td><span class="pp">#define</span> <a id="7855c9" class="tk">DSI_LCCCR_COLC0</a>                ((<a id="7855c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7856" id="7856">
<td><a id="l7856" class='ln'>7856</a></td><td><span class="pp">#define</span> <a id="7856c9" class="tk">DSI_LCCCR_COLC1</a>                ((<a id="7856c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7857" id="7857">
<td><a id="l7857" class='ln'>7857</a></td><td><span class="pp">#define</span> <a id="7857c9" class="tk">DSI_LCCCR_COLC2</a>                ((<a id="7857c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7858" id="7858">
<td><a id="l7858" class='ln'>7858</a></td><td><span class="pp">#define</span> <a id="7858c9" class="tk">DSI_LCCCR_COLC3</a>                ((<a id="7858c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7859" id="7859">
<td><a id="l7859" class='ln'>7859</a></td><td><span class="pp">#define</span> <a id="7859c9" class="tk">DSI_LCCCR_LPE</a>                  ((<a id="7859c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Loosely Packed Enable */</span></td></tr>
<tr name="7860" id="7860">
<td><a id="l7860" class='ln'>7860</a></td><td></td></tr>
<tr name="7861" id="7861">
<td><a id="l7861" class='ln'>7861</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_LPMCCR register  *************/</span></td></tr>
<tr name="7862" id="7862">
<td><a id="l7862" class='ln'>7862</a></td><td><span class="pp">#define</span> <a id="7862c9" class="tk">DSI_LPMCCR_VLPSIZE</a>             ((<a id="7862c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt; VACT Largest Packet Size */</span></td></tr>
<tr name="7863" id="7863">
<td><a id="l7863" class='ln'>7863</a></td><td><span class="pp">#define</span> <a id="7863c9" class="tk">DSI_LPMCCR_VLPSIZE0</a>            ((<a id="7863c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7864" id="7864">
<td><a id="l7864" class='ln'>7864</a></td><td><span class="pp">#define</span> <a id="7864c9" class="tk">DSI_LPMCCR_VLPSIZE1</a>            ((<a id="7864c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7865" id="7865">
<td><a id="l7865" class='ln'>7865</a></td><td><span class="pp">#define</span> <a id="7865c9" class="tk">DSI_LPMCCR_VLPSIZE2</a>            ((<a id="7865c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7866" id="7866">
<td><a id="l7866" class='ln'>7866</a></td><td><span class="pp">#define</span> <a id="7866c9" class="tk">DSI_LPMCCR_VLPSIZE3</a>            ((<a id="7866c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7867" id="7867">
<td><a id="l7867" class='ln'>7867</a></td><td><span class="pp">#define</span> <a id="7867c9" class="tk">DSI_LPMCCR_VLPSIZE4</a>            ((<a id="7867c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7868" id="7868">
<td><a id="l7868" class='ln'>7868</a></td><td><span class="pp">#define</span> <a id="7868c9" class="tk">DSI_LPMCCR_VLPSIZE5</a>            ((<a id="7868c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7869" id="7869">
<td><a id="l7869" class='ln'>7869</a></td><td><span class="pp">#define</span> <a id="7869c9" class="tk">DSI_LPMCCR_VLPSIZE6</a>            ((<a id="7869c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7870" id="7870">
<td><a id="l7870" class='ln'>7870</a></td><td><span class="pp">#define</span> <a id="7870c9" class="tk">DSI_LPMCCR_VLPSIZE7</a>            ((<a id="7870c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7871" id="7871">
<td><a id="l7871" class='ln'>7871</a></td><td><span class="pp">#define</span> <a id="7871c9" class="tk">DSI_LPMCCR_LPSIZE</a>              ((<a id="7871c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt; Largest Packet Size */</span></td></tr>
<tr name="7872" id="7872">
<td><a id="l7872" class='ln'>7872</a></td><td><span class="pp">#define</span> <a id="7872c9" class="tk">DSI_LPMCCR_LPSIZE0</a>             ((<a id="7872c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="7873" id="7873">
<td><a id="l7873" class='ln'>7873</a></td><td><span class="pp">#define</span> <a id="7873c9" class="tk">DSI_LPMCCR_LPSIZE1</a>             ((<a id="7873c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="7874" id="7874">
<td><a id="l7874" class='ln'>7874</a></td><td><span class="pp">#define</span> <a id="7874c9" class="tk">DSI_LPMCCR_LPSIZE2</a>             ((<a id="7874c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="7875" id="7875">
<td><a id="l7875" class='ln'>7875</a></td><td><span class="pp">#define</span> <a id="7875c9" class="tk">DSI_LPMCCR_LPSIZE3</a>             ((<a id="7875c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="7876" id="7876">
<td><a id="l7876" class='ln'>7876</a></td><td><span class="pp">#define</span> <a id="7876c9" class="tk">DSI_LPMCCR_LPSIZE4</a>             ((<a id="7876c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="7877" id="7877">
<td><a id="l7877" class='ln'>7877</a></td><td><span class="pp">#define</span> <a id="7877c9" class="tk">DSI_LPMCCR_LPSIZE5</a>             ((<a id="7877c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="7878" id="7878">
<td><a id="l7878" class='ln'>7878</a></td><td><span class="pp">#define</span> <a id="7878c9" class="tk">DSI_LPMCCR_LPSIZE6</a>             ((<a id="7878c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="7879" id="7879">
<td><a id="l7879" class='ln'>7879</a></td><td><span class="pp">#define</span> <a id="7879c9" class="tk">DSI_LPMCCR_LPSIZE7</a>             ((<a id="7879c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="7880" id="7880">
<td><a id="l7880" class='ln'>7880</a></td><td></td></tr>
<tr name="7881" id="7881">
<td><a id="l7881" class='ln'>7881</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_VMCCR register  **************/</span></td></tr>
<tr name="7882" id="7882">
<td><a id="l7882" class='ln'>7882</a></td><td><span class="pp">#define</span> <a id="7882c9" class="tk">DSI_VMCCR_VMT</a>                  ((<a id="7882c42" class="tk">uint32_t</a>)0x00000003)    <span class="ct">/*!&lt; Video Mode Type */</span></td></tr>
<tr name="7883" id="7883">
<td><a id="l7883" class='ln'>7883</a></td><td><span class="pp">#define</span> <a id="7883c9" class="tk">DSI_VMCCR_VMT0</a>                 ((<a id="7883c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7884" id="7884">
<td><a id="l7884" class='ln'>7884</a></td><td><span class="pp">#define</span> <a id="7884c9" class="tk">DSI_VMCCR_VMT1</a>                 ((<a id="7884c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7885" id="7885">
<td><a id="l7885" class='ln'>7885</a></td><td><span class="pp">#define</span> <a id="7885c9" class="tk">DSI_VMCCR_LPVSAE</a>               ((<a id="7885c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Low-power Vertical Sync time Enable */</span></td></tr>
<tr name="7886" id="7886">
<td><a id="l7886" class='ln'>7886</a></td><td><span class="pp">#define</span> <a id="7886c9" class="tk">DSI_VMCCR_LPVBPE</a>               ((<a id="7886c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Low-power Vertical Back-porch Enable */</span></td></tr>
<tr name="7887" id="7887">
<td><a id="l7887" class='ln'>7887</a></td><td><span class="pp">#define</span> <a id="7887c9" class="tk">DSI_VMCCR_LPVFPE</a>               ((<a id="7887c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Low-power Vertical Front-porch Enable */</span></td></tr>
<tr name="7888" id="7888">
<td><a id="l7888" class='ln'>7888</a></td><td><span class="pp">#define</span> <a id="7888c9" class="tk">DSI_VMCCR_LPVAE</a>                ((<a id="7888c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; Low-power Vertical Active Enable */</span></td></tr>
<tr name="7889" id="7889">
<td><a id="l7889" class='ln'>7889</a></td><td><span class="pp">#define</span> <a id="7889c9" class="tk">DSI_VMCCR_LPHBPE</a>               ((<a id="7889c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Low-power Horizontal Back-porch Enable */</span></td></tr>
<tr name="7890" id="7890">
<td><a id="l7890" class='ln'>7890</a></td><td><span class="pp">#define</span> <a id="7890c9" class="tk">DSI_VMCCR_LPHFE</a>                ((<a id="7890c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Low-power Horizontal Front-porch Enable */</span></td></tr>
<tr name="7891" id="7891">
<td><a id="l7891" class='ln'>7891</a></td><td><span class="pp">#define</span> <a id="7891c9" class="tk">DSI_VMCCR_FBTAAE</a>               ((<a id="7891c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt; Frame BTA Acknowledge Enable */</span></td></tr>
<tr name="7892" id="7892">
<td><a id="l7892" class='ln'>7892</a></td><td><span class="pp">#define</span> <a id="7892c9" class="tk">DSI_VMCCR_LPCE</a>                 ((<a id="7892c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt; Low-power Command Enable */</span></td></tr>
<tr name="7893" id="7893">
<td><a id="l7893" class='ln'>7893</a></td><td></td></tr>
<tr name="7894" id="7894">
<td><a id="l7894" class='ln'>7894</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_VPCCR register  **************/</span></td></tr>
<tr name="7895" id="7895">
<td><a id="l7895" class='ln'>7895</a></td><td><span class="pp">#define</span> <a id="7895c9" class="tk">DSI_VPCCR_VPSIZE</a>               ((<a id="7895c42" class="tk">uint32_t</a>)0x00003FFF)    <span class="ct">/*!&lt; Video Packet Size */</span></td></tr>
<tr name="7896" id="7896">
<td><a id="l7896" class='ln'>7896</a></td><td><span class="pp">#define</span> <a id="7896c9" class="tk">DSI_VPCCR_VPSIZE0</a>              ((<a id="7896c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7897" id="7897">
<td><a id="l7897" class='ln'>7897</a></td><td><span class="pp">#define</span> <a id="7897c9" class="tk">DSI_VPCCR_VPSIZE1</a>              ((<a id="7897c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7898" id="7898">
<td><a id="l7898" class='ln'>7898</a></td><td><span class="pp">#define</span> <a id="7898c9" class="tk">DSI_VPCCR_VPSIZE2</a>              ((<a id="7898c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7899" id="7899">
<td><a id="l7899" class='ln'>7899</a></td><td><span class="pp">#define</span> <a id="7899c9" class="tk">DSI_VPCCR_VPSIZE3</a>              ((<a id="7899c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7900" id="7900">
<td><a id="l7900" class='ln'>7900</a></td><td><span class="pp">#define</span> <a id="7900c9" class="tk">DSI_VPCCR_VPSIZE4</a>              ((<a id="7900c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7901" id="7901">
<td><a id="l7901" class='ln'>7901</a></td><td><span class="pp">#define</span> <a id="7901c9" class="tk">DSI_VPCCR_VPSIZE5</a>              ((<a id="7901c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7902" id="7902">
<td><a id="l7902" class='ln'>7902</a></td><td><span class="pp">#define</span> <a id="7902c9" class="tk">DSI_VPCCR_VPSIZE6</a>              ((<a id="7902c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7903" id="7903">
<td><a id="l7903" class='ln'>7903</a></td><td><span class="pp">#define</span> <a id="7903c9" class="tk">DSI_VPCCR_VPSIZE7</a>              ((<a id="7903c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7904" id="7904">
<td><a id="l7904" class='ln'>7904</a></td><td><span class="pp">#define</span> <a id="7904c9" class="tk">DSI_VPCCR_VPSIZE8</a>              ((<a id="7904c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7905" id="7905">
<td><a id="l7905" class='ln'>7905</a></td><td><span class="pp">#define</span> <a id="7905c9" class="tk">DSI_VPCCR_VPSIZE9</a>              ((<a id="7905c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7906" id="7906">
<td><a id="l7906" class='ln'>7906</a></td><td><span class="pp">#define</span> <a id="7906c9" class="tk">DSI_VPCCR_VPSIZE10</a>             ((<a id="7906c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="7907" id="7907">
<td><a id="l7907" class='ln'>7907</a></td><td><span class="pp">#define</span> <a id="7907c9" class="tk">DSI_VPCCR_VPSIZE11</a>             ((<a id="7907c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="7908" id="7908">
<td><a id="l7908" class='ln'>7908</a></td><td><span class="pp">#define</span> <a id="7908c9" class="tk">DSI_VPCCR_VPSIZE12</a>             ((<a id="7908c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="7909" id="7909">
<td><a id="l7909" class='ln'>7909</a></td><td><span class="pp">#define</span> <a id="7909c9" class="tk">DSI_VPCCR_VPSIZE13</a>             ((<a id="7909c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="7910" id="7910">
<td><a id="l7910" class='ln'>7910</a></td><td></td></tr>
<tr name="7911" id="7911">
<td><a id="l7911" class='ln'>7911</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_VCCCR register  **************/</span></td></tr>
<tr name="7912" id="7912">
<td><a id="l7912" class='ln'>7912</a></td><td><span class="pp">#define</span> <a id="7912c9" class="tk">DSI_VCCCR_NUMC</a>                 ((<a id="7912c42" class="tk">uint32_t</a>)0x00001FFF)    <span class="ct">/*!&lt; Number of Chunks */</span></td></tr>
<tr name="7913" id="7913">
<td><a id="l7913" class='ln'>7913</a></td><td><span class="pp">#define</span> <a id="7913c9" class="tk">DSI_VCCCR_NUMC0</a>                ((<a id="7913c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7914" id="7914">
<td><a id="l7914" class='ln'>7914</a></td><td><span class="pp">#define</span> <a id="7914c9" class="tk">DSI_VCCCR_NUMC1</a>                ((<a id="7914c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7915" id="7915">
<td><a id="l7915" class='ln'>7915</a></td><td><span class="pp">#define</span> <a id="7915c9" class="tk">DSI_VCCCR_NUMC2</a>                ((<a id="7915c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7916" id="7916">
<td><a id="l7916" class='ln'>7916</a></td><td><span class="pp">#define</span> <a id="7916c9" class="tk">DSI_VCCCR_NUMC3</a>                ((<a id="7916c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7917" id="7917">
<td><a id="l7917" class='ln'>7917</a></td><td><span class="pp">#define</span> <a id="7917c9" class="tk">DSI_VCCCR_NUMC4</a>                ((<a id="7917c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7918" id="7918">
<td><a id="l7918" class='ln'>7918</a></td><td><span class="pp">#define</span> <a id="7918c9" class="tk">DSI_VCCCR_NUMC5</a>                ((<a id="7918c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7919" id="7919">
<td><a id="l7919" class='ln'>7919</a></td><td><span class="pp">#define</span> <a id="7919c9" class="tk">DSI_VCCCR_NUMC6</a>                ((<a id="7919c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7920" id="7920">
<td><a id="l7920" class='ln'>7920</a></td><td><span class="pp">#define</span> <a id="7920c9" class="tk">DSI_VCCCR_NUMC7</a>                ((<a id="7920c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7921" id="7921">
<td><a id="l7921" class='ln'>7921</a></td><td><span class="pp">#define</span> <a id="7921c9" class="tk">DSI_VCCCR_NUMC8</a>                ((<a id="7921c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7922" id="7922">
<td><a id="l7922" class='ln'>7922</a></td><td><span class="pp">#define</span> <a id="7922c9" class="tk">DSI_VCCCR_NUMC9</a>                ((<a id="7922c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7923" id="7923">
<td><a id="l7923" class='ln'>7923</a></td><td><span class="pp">#define</span> <a id="7923c9" class="tk">DSI_VCCCR_NUMC10</a>               ((<a id="7923c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="7924" id="7924">
<td><a id="l7924" class='ln'>7924</a></td><td><span class="pp">#define</span> <a id="7924c9" class="tk">DSI_VCCCR_NUMC11</a>               ((<a id="7924c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="7925" id="7925">
<td><a id="l7925" class='ln'>7925</a></td><td><span class="pp">#define</span> <a id="7925c9" class="tk">DSI_VCCCR_NUMC12</a>               ((<a id="7925c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="7926" id="7926">
<td><a id="l7926" class='ln'>7926</a></td><td></td></tr>
<tr name="7927" id="7927">
<td><a id="l7927" class='ln'>7927</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_VNPCCR register  *************/</span></td></tr>
<tr name="7928" id="7928">
<td><a id="l7928" class='ln'>7928</a></td><td><span class="pp">#define</span> <a id="7928c9" class="tk">DSI_VNPCCR_NPSIZE</a>              ((<a id="7928c42" class="tk">uint32_t</a>)0x00001FFF)    <span class="ct">/*!&lt; Number of Chunks */</span></td></tr>
<tr name="7929" id="7929">
<td><a id="l7929" class='ln'>7929</a></td><td><span class="pp">#define</span> <a id="7929c9" class="tk">DSI_VNPCCR_NPSIZE0</a>             ((<a id="7929c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7930" id="7930">
<td><a id="l7930" class='ln'>7930</a></td><td><span class="pp">#define</span> <a id="7930c9" class="tk">DSI_VNPCCR_NPSIZE1</a>             ((<a id="7930c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7931" id="7931">
<td><a id="l7931" class='ln'>7931</a></td><td><span class="pp">#define</span> <a id="7931c9" class="tk">DSI_VNPCCR_NPSIZE2</a>             ((<a id="7931c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7932" id="7932">
<td><a id="l7932" class='ln'>7932</a></td><td><span class="pp">#define</span> <a id="7932c9" class="tk">DSI_VNPCCR_NPSIZE3</a>             ((<a id="7932c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7933" id="7933">
<td><a id="l7933" class='ln'>7933</a></td><td><span class="pp">#define</span> <a id="7933c9" class="tk">DSI_VNPCCR_NPSIZE4</a>             ((<a id="7933c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7934" id="7934">
<td><a id="l7934" class='ln'>7934</a></td><td><span class="pp">#define</span> <a id="7934c9" class="tk">DSI_VNPCCR_NPSIZE5</a>             ((<a id="7934c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7935" id="7935">
<td><a id="l7935" class='ln'>7935</a></td><td><span class="pp">#define</span> <a id="7935c9" class="tk">DSI_VNPCCR_NPSIZE6</a>             ((<a id="7935c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7936" id="7936">
<td><a id="l7936" class='ln'>7936</a></td><td><span class="pp">#define</span> <a id="7936c9" class="tk">DSI_VNPCCR_NPSIZE7</a>             ((<a id="7936c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7937" id="7937">
<td><a id="l7937" class='ln'>7937</a></td><td><span class="pp">#define</span> <a id="7937c9" class="tk">DSI_VNPCCR_NPSIZE8</a>             ((<a id="7937c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7938" id="7938">
<td><a id="l7938" class='ln'>7938</a></td><td><span class="pp">#define</span> <a id="7938c9" class="tk">DSI_VNPCCR_NPSIZE9</a>             ((<a id="7938c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7939" id="7939">
<td><a id="l7939" class='ln'>7939</a></td><td><span class="pp">#define</span> <a id="7939c9" class="tk">DSI_VNPCCR_NPSIZE10</a>            ((<a id="7939c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="7940" id="7940">
<td><a id="l7940" class='ln'>7940</a></td><td><span class="pp">#define</span> <a id="7940c9" class="tk">DSI_VNPCCR_NPSIZE11</a>            ((<a id="7940c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="7941" id="7941">
<td><a id="l7941" class='ln'>7941</a></td><td><span class="pp">#define</span> <a id="7941c9" class="tk">DSI_VNPCCR_NPSIZE12</a>            ((<a id="7941c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="7942" id="7942">
<td><a id="l7942" class='ln'>7942</a></td><td></td></tr>
<tr name="7943" id="7943">
<td><a id="l7943" class='ln'>7943</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_VHSACCR register  ************/</span></td></tr>
<tr name="7944" id="7944">
<td><a id="l7944" class='ln'>7944</a></td><td><span class="pp">#define</span> <a id="7944c9" class="tk">DSI_VHSACCR_HSA</a>                ((<a id="7944c42" class="tk">uint32_t</a>)0x00000FFF)    <span class="ct">/*!&lt; Horizontal Synchronism Active duration */</span></td></tr>
<tr name="7945" id="7945">
<td><a id="l7945" class='ln'>7945</a></td><td><span class="pp">#define</span> <a id="7945c9" class="tk">DSI_VHSACCR_HSA0</a>               ((<a id="7945c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7946" id="7946">
<td><a id="l7946" class='ln'>7946</a></td><td><span class="pp">#define</span> <a id="7946c9" class="tk">DSI_VHSACCR_HSA1</a>               ((<a id="7946c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7947" id="7947">
<td><a id="l7947" class='ln'>7947</a></td><td><span class="pp">#define</span> <a id="7947c9" class="tk">DSI_VHSACCR_HSA2</a>               ((<a id="7947c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7948" id="7948">
<td><a id="l7948" class='ln'>7948</a></td><td><span class="pp">#define</span> <a id="7948c9" class="tk">DSI_VHSACCR_HSA3</a>               ((<a id="7948c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7949" id="7949">
<td><a id="l7949" class='ln'>7949</a></td><td><span class="pp">#define</span> <a id="7949c9" class="tk">DSI_VHSACCR_HSA4</a>               ((<a id="7949c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7950" id="7950">
<td><a id="l7950" class='ln'>7950</a></td><td><span class="pp">#define</span> <a id="7950c9" class="tk">DSI_VHSACCR_HSA5</a>               ((<a id="7950c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7951" id="7951">
<td><a id="l7951" class='ln'>7951</a></td><td><span class="pp">#define</span> <a id="7951c9" class="tk">DSI_VHSACCR_HSA6</a>               ((<a id="7951c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7952" id="7952">
<td><a id="l7952" class='ln'>7952</a></td><td><span class="pp">#define</span> <a id="7952c9" class="tk">DSI_VHSACCR_HSA7</a>               ((<a id="7952c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7953" id="7953">
<td><a id="l7953" class='ln'>7953</a></td><td><span class="pp">#define</span> <a id="7953c9" class="tk">DSI_VHSACCR_HSA8</a>               ((<a id="7953c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7954" id="7954">
<td><a id="l7954" class='ln'>7954</a></td><td><span class="pp">#define</span> <a id="7954c9" class="tk">DSI_VHSACCR_HSA9</a>               ((<a id="7954c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7955" id="7955">
<td><a id="l7955" class='ln'>7955</a></td><td><span class="pp">#define</span> <a id="7955c9" class="tk">DSI_VHSACCR_HSA10</a>              ((<a id="7955c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="7956" id="7956">
<td><a id="l7956" class='ln'>7956</a></td><td><span class="pp">#define</span> <a id="7956c9" class="tk">DSI_VHSACCR_HSA11</a>              ((<a id="7956c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="7957" id="7957">
<td><a id="l7957" class='ln'>7957</a></td><td></td></tr>
<tr name="7958" id="7958">
<td><a id="l7958" class='ln'>7958</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_VHBPCCR register  ************/</span></td></tr>
<tr name="7959" id="7959">
<td><a id="l7959" class='ln'>7959</a></td><td><span class="pp">#define</span> <a id="7959c9" class="tk">DSI_VHBPCCR_HBP</a>                ((<a id="7959c42" class="tk">uint32_t</a>)0x00000FFF)    <span class="ct">/*!&lt; Horizontal Back-Porch duration */</span></td></tr>
<tr name="7960" id="7960">
<td><a id="l7960" class='ln'>7960</a></td><td><span class="pp">#define</span> <a id="7960c9" class="tk">DSI_VHBPCCR_HBP0</a>               ((<a id="7960c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7961" id="7961">
<td><a id="l7961" class='ln'>7961</a></td><td><span class="pp">#define</span> <a id="7961c9" class="tk">DSI_VHBPCCR_HBP1</a>               ((<a id="7961c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7962" id="7962">
<td><a id="l7962" class='ln'>7962</a></td><td><span class="pp">#define</span> <a id="7962c9" class="tk">DSI_VHBPCCR_HBP2</a>               ((<a id="7962c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7963" id="7963">
<td><a id="l7963" class='ln'>7963</a></td><td><span class="pp">#define</span> <a id="7963c9" class="tk">DSI_VHBPCCR_HBP3</a>               ((<a id="7963c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7964" id="7964">
<td><a id="l7964" class='ln'>7964</a></td><td><span class="pp">#define</span> <a id="7964c9" class="tk">DSI_VHBPCCR_HBP4</a>               ((<a id="7964c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7965" id="7965">
<td><a id="l7965" class='ln'>7965</a></td><td><span class="pp">#define</span> <a id="7965c9" class="tk">DSI_VHBPCCR_HBP5</a>               ((<a id="7965c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7966" id="7966">
<td><a id="l7966" class='ln'>7966</a></td><td><span class="pp">#define</span> <a id="7966c9" class="tk">DSI_VHBPCCR_HBP6</a>               ((<a id="7966c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7967" id="7967">
<td><a id="l7967" class='ln'>7967</a></td><td><span class="pp">#define</span> <a id="7967c9" class="tk">DSI_VHBPCCR_HBP7</a>               ((<a id="7967c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7968" id="7968">
<td><a id="l7968" class='ln'>7968</a></td><td><span class="pp">#define</span> <a id="7968c9" class="tk">DSI_VHBPCCR_HBP8</a>               ((<a id="7968c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7969" id="7969">
<td><a id="l7969" class='ln'>7969</a></td><td><span class="pp">#define</span> <a id="7969c9" class="tk">DSI_VHBPCCR_HBP9</a>               ((<a id="7969c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7970" id="7970">
<td><a id="l7970" class='ln'>7970</a></td><td><span class="pp">#define</span> <a id="7970c9" class="tk">DSI_VHBPCCR_HBP10</a>              ((<a id="7970c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="7971" id="7971">
<td><a id="l7971" class='ln'>7971</a></td><td><span class="pp">#define</span> <a id="7971c9" class="tk">DSI_VHBPCCR_HBP11</a>              ((<a id="7971c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="7972" id="7972">
<td><a id="l7972" class='ln'>7972</a></td><td></td></tr>
<tr name="7973" id="7973">
<td><a id="l7973" class='ln'>7973</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_VLCCR register  **************/</span></td></tr>
<tr name="7974" id="7974">
<td><a id="l7974" class='ln'>7974</a></td><td><span class="pp">#define</span> <a id="7974c9" class="tk">DSI_VLCCR_HLINE</a>                ((<a id="7974c42" class="tk">uint32_t</a>)0x00007FFF)    <span class="ct">/*!&lt; Horizontal Line duration */</span></td></tr>
<tr name="7975" id="7975">
<td><a id="l7975" class='ln'>7975</a></td><td><span class="pp">#define</span> <a id="7975c9" class="tk">DSI_VLCCR_HLINE0</a>               ((<a id="7975c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7976" id="7976">
<td><a id="l7976" class='ln'>7976</a></td><td><span class="pp">#define</span> <a id="7976c9" class="tk">DSI_VLCCR_HLINE1</a>               ((<a id="7976c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7977" id="7977">
<td><a id="l7977" class='ln'>7977</a></td><td><span class="pp">#define</span> <a id="7977c9" class="tk">DSI_VLCCR_HLINE2</a>               ((<a id="7977c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7978" id="7978">
<td><a id="l7978" class='ln'>7978</a></td><td><span class="pp">#define</span> <a id="7978c9" class="tk">DSI_VLCCR_HLINE3</a>               ((<a id="7978c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7979" id="7979">
<td><a id="l7979" class='ln'>7979</a></td><td><span class="pp">#define</span> <a id="7979c9" class="tk">DSI_VLCCR_HLINE4</a>               ((<a id="7979c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7980" id="7980">
<td><a id="l7980" class='ln'>7980</a></td><td><span class="pp">#define</span> <a id="7980c9" class="tk">DSI_VLCCR_HLINE5</a>               ((<a id="7980c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7981" id="7981">
<td><a id="l7981" class='ln'>7981</a></td><td><span class="pp">#define</span> <a id="7981c9" class="tk">DSI_VLCCR_HLINE6</a>               ((<a id="7981c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="7982" id="7982">
<td><a id="l7982" class='ln'>7982</a></td><td><span class="pp">#define</span> <a id="7982c9" class="tk">DSI_VLCCR_HLINE7</a>               ((<a id="7982c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="7983" id="7983">
<td><a id="l7983" class='ln'>7983</a></td><td><span class="pp">#define</span> <a id="7983c9" class="tk">DSI_VLCCR_HLINE8</a>               ((<a id="7983c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="7984" id="7984">
<td><a id="l7984" class='ln'>7984</a></td><td><span class="pp">#define</span> <a id="7984c9" class="tk">DSI_VLCCR_HLINE9</a>               ((<a id="7984c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="7985" id="7985">
<td><a id="l7985" class='ln'>7985</a></td><td><span class="pp">#define</span> <a id="7985c9" class="tk">DSI_VLCCR_HLINE10</a>              ((<a id="7985c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="7986" id="7986">
<td><a id="l7986" class='ln'>7986</a></td><td><span class="pp">#define</span> <a id="7986c9" class="tk">DSI_VLCCR_HLINE11</a>              ((<a id="7986c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="7987" id="7987">
<td><a id="l7987" class='ln'>7987</a></td><td><span class="pp">#define</span> <a id="7987c9" class="tk">DSI_VLCCR_HLINE12</a>              ((<a id="7987c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="7988" id="7988">
<td><a id="l7988" class='ln'>7988</a></td><td><span class="pp">#define</span> <a id="7988c9" class="tk">DSI_VLCCR_HLINE13</a>              ((<a id="7988c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="7989" id="7989">
<td><a id="l7989" class='ln'>7989</a></td><td><span class="pp">#define</span> <a id="7989c9" class="tk">DSI_VLCCR_HLINE14</a>              ((<a id="7989c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="7990" id="7990">
<td><a id="l7990" class='ln'>7990</a></td><td></td></tr>
<tr name="7991" id="7991">
<td><a id="l7991" class='ln'>7991</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_VVSACCR register  ***************/</span></td></tr>
<tr name="7992" id="7992">
<td><a id="l7992" class='ln'>7992</a></td><td><span class="pp">#define</span> <a id="7992c9" class="tk">DSI_VVSACCR_VSA</a>                ((<a id="7992c42" class="tk">uint32_t</a>)0x000003FF)    <span class="ct">/*!&lt; Vertical Synchronism Active duration */</span></td></tr>
<tr name="7993" id="7993">
<td><a id="l7993" class='ln'>7993</a></td><td><span class="pp">#define</span> <a id="7993c9" class="tk">DSI_VVSACCR_VSA0</a>               ((<a id="7993c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="7994" id="7994">
<td><a id="l7994" class='ln'>7994</a></td><td><span class="pp">#define</span> <a id="7994c9" class="tk">DSI_VVSACCR_VSA1</a>               ((<a id="7994c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="7995" id="7995">
<td><a id="l7995" class='ln'>7995</a></td><td><span class="pp">#define</span> <a id="7995c9" class="tk">DSI_VVSACCR_VSA2</a>               ((<a id="7995c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="7996" id="7996">
<td><a id="l7996" class='ln'>7996</a></td><td><span class="pp">#define</span> <a id="7996c9" class="tk">DSI_VVSACCR_VSA3</a>               ((<a id="7996c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="7997" id="7997">
<td><a id="l7997" class='ln'>7997</a></td><td><span class="pp">#define</span> <a id="7997c9" class="tk">DSI_VVSACCR_VSA4</a>               ((<a id="7997c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="7998" id="7998">
<td><a id="l7998" class='ln'>7998</a></td><td><span class="pp">#define</span> <a id="7998c9" class="tk">DSI_VVSACCR_VSA5</a>               ((<a id="7998c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="7999" id="7999">
<td><a id="l7999" class='ln'>7999</a></td><td><span class="pp">#define</span> <a id="7999c9" class="tk">DSI_VVSACCR_VSA6</a>               ((<a id="7999c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="8000" id="8000">
<td><a id="l8000" class='ln'>8000</a></td><td><span class="pp">#define</span> <a id="8000c9" class="tk">DSI_VVSACCR_VSA7</a>               ((<a id="8000c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="8001" id="8001">
<td><a id="l8001" class='ln'>8001</a></td><td><span class="pp">#define</span> <a id="8001c9" class="tk">DSI_VVSACCR_VSA8</a>               ((<a id="8001c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="8002" id="8002">
<td><a id="l8002" class='ln'>8002</a></td><td><span class="pp">#define</span> <a id="8002c9" class="tk">DSI_VVSACCR_VSA9</a>               ((<a id="8002c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="8003" id="8003">
<td><a id="l8003" class='ln'>8003</a></td><td></td></tr>
<tr name="8004" id="8004">
<td><a id="l8004" class='ln'>8004</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_VVBPCCR register  ************/</span></td></tr>
<tr name="8005" id="8005">
<td><a id="l8005" class='ln'>8005</a></td><td><span class="pp">#define</span> <a id="8005c9" class="tk">DSI_VVBPCCR_VBP</a>                ((<a id="8005c42" class="tk">uint32_t</a>)0x000003FF)    <span class="ct">/*!&lt; Vertical Back-Porch duration */</span></td></tr>
<tr name="8006" id="8006">
<td><a id="l8006" class='ln'>8006</a></td><td><span class="pp">#define</span> <a id="8006c9" class="tk">DSI_VVBPCCR_VBP0</a>               ((<a id="8006c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8007" id="8007">
<td><a id="l8007" class='ln'>8007</a></td><td><span class="pp">#define</span> <a id="8007c9" class="tk">DSI_VVBPCCR_VBP1</a>               ((<a id="8007c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="8008" id="8008">
<td><a id="l8008" class='ln'>8008</a></td><td><span class="pp">#define</span> <a id="8008c9" class="tk">DSI_VVBPCCR_VBP2</a>               ((<a id="8008c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="8009" id="8009">
<td><a id="l8009" class='ln'>8009</a></td><td><span class="pp">#define</span> <a id="8009c9" class="tk">DSI_VVBPCCR_VBP3</a>               ((<a id="8009c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="8010" id="8010">
<td><a id="l8010" class='ln'>8010</a></td><td><span class="pp">#define</span> <a id="8010c9" class="tk">DSI_VVBPCCR_VBP4</a>               ((<a id="8010c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="8011" id="8011">
<td><a id="l8011" class='ln'>8011</a></td><td><span class="pp">#define</span> <a id="8011c9" class="tk">DSI_VVBPCCR_VBP5</a>               ((<a id="8011c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="8012" id="8012">
<td><a id="l8012" class='ln'>8012</a></td><td><span class="pp">#define</span> <a id="8012c9" class="tk">DSI_VVBPCCR_VBP6</a>               ((<a id="8012c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="8013" id="8013">
<td><a id="l8013" class='ln'>8013</a></td><td><span class="pp">#define</span> <a id="8013c9" class="tk">DSI_VVBPCCR_VBP7</a>               ((<a id="8013c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="8014" id="8014">
<td><a id="l8014" class='ln'>8014</a></td><td><span class="pp">#define</span> <a id="8014c9" class="tk">DSI_VVBPCCR_VBP8</a>               ((<a id="8014c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="8015" id="8015">
<td><a id="l8015" class='ln'>8015</a></td><td><span class="pp">#define</span> <a id="8015c9" class="tk">DSI_VVBPCCR_VBP9</a>               ((<a id="8015c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="8016" id="8016">
<td><a id="l8016" class='ln'>8016</a></td><td></td></tr>
<tr name="8017" id="8017">
<td><a id="l8017" class='ln'>8017</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_VVFPCCR register  ************/</span></td></tr>
<tr name="8018" id="8018">
<td><a id="l8018" class='ln'>8018</a></td><td><span class="pp">#define</span> <a id="8018c9" class="tk">DSI_VVFPCCR_VFP</a>                ((<a id="8018c42" class="tk">uint32_t</a>)0x000003FF)    <span class="ct">/*!&lt; Vertical Front-Porch duration */</span></td></tr>
<tr name="8019" id="8019">
<td><a id="l8019" class='ln'>8019</a></td><td><span class="pp">#define</span> <a id="8019c9" class="tk">DSI_VVFPCCR_VFP0</a>               ((<a id="8019c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8020" id="8020">
<td><a id="l8020" class='ln'>8020</a></td><td><span class="pp">#define</span> <a id="8020c9" class="tk">DSI_VVFPCCR_VFP1</a>               ((<a id="8020c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="8021" id="8021">
<td><a id="l8021" class='ln'>8021</a></td><td><span class="pp">#define</span> <a id="8021c9" class="tk">DSI_VVFPCCR_VFP2</a>               ((<a id="8021c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="8022" id="8022">
<td><a id="l8022" class='ln'>8022</a></td><td><span class="pp">#define</span> <a id="8022c9" class="tk">DSI_VVFPCCR_VFP3</a>               ((<a id="8022c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="8023" id="8023">
<td><a id="l8023" class='ln'>8023</a></td><td><span class="pp">#define</span> <a id="8023c9" class="tk">DSI_VVFPCCR_VFP4</a>               ((<a id="8023c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="8024" id="8024">
<td><a id="l8024" class='ln'>8024</a></td><td><span class="pp">#define</span> <a id="8024c9" class="tk">DSI_VVFPCCR_VFP5</a>               ((<a id="8024c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="8025" id="8025">
<td><a id="l8025" class='ln'>8025</a></td><td><span class="pp">#define</span> <a id="8025c9" class="tk">DSI_VVFPCCR_VFP6</a>               ((<a id="8025c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="8026" id="8026">
<td><a id="l8026" class='ln'>8026</a></td><td><span class="pp">#define</span> <a id="8026c9" class="tk">DSI_VVFPCCR_VFP7</a>               ((<a id="8026c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="8027" id="8027">
<td><a id="l8027" class='ln'>8027</a></td><td><span class="pp">#define</span> <a id="8027c9" class="tk">DSI_VVFPCCR_VFP8</a>               ((<a id="8027c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="8028" id="8028">
<td><a id="l8028" class='ln'>8028</a></td><td><span class="pp">#define</span> <a id="8028c9" class="tk">DSI_VVFPCCR_VFP9</a>               ((<a id="8028c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="8029" id="8029">
<td><a id="l8029" class='ln'>8029</a></td><td></td></tr>
<tr name="8030" id="8030">
<td><a id="l8030" class='ln'>8030</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_VVACCR register  *************/</span></td></tr>
<tr name="8031" id="8031">
<td><a id="l8031" class='ln'>8031</a></td><td><span class="pp">#define</span> <a id="8031c9" class="tk">DSI_VVACCR_VA</a>                  ((<a id="8031c42" class="tk">uint32_t</a>)0x00003FFF)    <span class="ct">/*!&lt; Vertical Active duration */</span></td></tr>
<tr name="8032" id="8032">
<td><a id="l8032" class='ln'>8032</a></td><td><span class="pp">#define</span> <a id="8032c9" class="tk">DSI_VVACCR_VA0</a>                 ((<a id="8032c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8033" id="8033">
<td><a id="l8033" class='ln'>8033</a></td><td><span class="pp">#define</span> <a id="8033c9" class="tk">DSI_VVACCR_VA1</a>                 ((<a id="8033c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="8034" id="8034">
<td><a id="l8034" class='ln'>8034</a></td><td><span class="pp">#define</span> <a id="8034c9" class="tk">DSI_VVACCR_VA2</a>                 ((<a id="8034c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="8035" id="8035">
<td><a id="l8035" class='ln'>8035</a></td><td><span class="pp">#define</span> <a id="8035c9" class="tk">DSI_VVACCR_VA3</a>                 ((<a id="8035c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="8036" id="8036">
<td><a id="l8036" class='ln'>8036</a></td><td><span class="pp">#define</span> <a id="8036c9" class="tk">DSI_VVACCR_VA4</a>                 ((<a id="8036c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="8037" id="8037">
<td><a id="l8037" class='ln'>8037</a></td><td><span class="pp">#define</span> <a id="8037c9" class="tk">DSI_VVACCR_VA5</a>                 ((<a id="8037c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="8038" id="8038">
<td><a id="l8038" class='ln'>8038</a></td><td><span class="pp">#define</span> <a id="8038c9" class="tk">DSI_VVACCR_VA6</a>                 ((<a id="8038c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="8039" id="8039">
<td><a id="l8039" class='ln'>8039</a></td><td><span class="pp">#define</span> <a id="8039c9" class="tk">DSI_VVACCR_VA7</a>                 ((<a id="8039c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="8040" id="8040">
<td><a id="l8040" class='ln'>8040</a></td><td><span class="pp">#define</span> <a id="8040c9" class="tk">DSI_VVACCR_VA8</a>                 ((<a id="8040c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="8041" id="8041">
<td><a id="l8041" class='ln'>8041</a></td><td><span class="pp">#define</span> <a id="8041c9" class="tk">DSI_VVACCR_VA9</a>                 ((<a id="8041c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="8042" id="8042">
<td><a id="l8042" class='ln'>8042</a></td><td><span class="pp">#define</span> <a id="8042c9" class="tk">DSI_VVACCR_VA10</a>                ((<a id="8042c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="8043" id="8043">
<td><a id="l8043" class='ln'>8043</a></td><td><span class="pp">#define</span> <a id="8043c9" class="tk">DSI_VVACCR_VA11</a>                ((<a id="8043c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="8044" id="8044">
<td><a id="l8044" class='ln'>8044</a></td><td><span class="pp">#define</span> <a id="8044c9" class="tk">DSI_VVACCR_VA12</a>                ((<a id="8044c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="8045" id="8045">
<td><a id="l8045" class='ln'>8045</a></td><td><span class="pp">#define</span> <a id="8045c9" class="tk">DSI_VVACCR_VA13</a>                ((<a id="8045c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="8046" id="8046">
<td><a id="l8046" class='ln'>8046</a></td><td></td></tr>
<tr name="8047" id="8047">
<td><a id="l8047" class='ln'>8047</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_TDCCR register  **************/</span></td></tr>
<tr name="8048" id="8048">
<td><a id="l8048" class='ln'>8048</a></td><td><span class="pp">#define</span> <a id="8048c9" class="tk">DSI_TDCCR_3DM</a>                  ((<a id="8048c42" class="tk">uint32_t</a>)0x00000003)    <span class="ct">/*!&lt; 3D Mode */</span></td></tr>
<tr name="8049" id="8049">
<td><a id="l8049" class='ln'>8049</a></td><td><span class="pp">#define</span> <a id="8049c9" class="tk">DSI_TDCCR_3DM0</a>                 ((<a id="8049c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8050" id="8050">
<td><a id="l8050" class='ln'>8050</a></td><td><span class="pp">#define</span> <a id="8050c9" class="tk">DSI_TDCCR_3DM1</a>                 ((<a id="8050c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="8051" id="8051">
<td><a id="l8051" class='ln'>8051</a></td><td><span class="pp">#define</span> <a id="8051c9" class="tk">DSI_TDCCR_3DF</a>                  ((<a id="8051c42" class="tk">uint32_t</a>)0x0000000C)    <span class="ct">/*!&lt; 3D Format */</span></td></tr>
<tr name="8052" id="8052">
<td><a id="l8052" class='ln'>8052</a></td><td><span class="pp">#define</span> <a id="8052c9" class="tk">DSI_TDCCR_3DF0</a>                 ((<a id="8052c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="8053" id="8053">
<td><a id="l8053" class='ln'>8053</a></td><td><span class="pp">#define</span> <a id="8053c9" class="tk">DSI_TDCCR_3DF1</a>                 ((<a id="8053c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="8054" id="8054">
<td><a id="l8054" class='ln'>8054</a></td><td><span class="pp">#define</span> <a id="8054c9" class="tk">DSI_TDCCR_SVS</a>                  ((<a id="8054c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Second VSYNC */</span></td></tr>
<tr name="8055" id="8055">
<td><a id="l8055" class='ln'>8055</a></td><td><span class="pp">#define</span> <a id="8055c9" class="tk">DSI_TDCCR_RF</a>                   ((<a id="8055c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Right First */</span></td></tr>
<tr name="8056" id="8056">
<td><a id="l8056" class='ln'>8056</a></td><td><span class="pp">#define</span> <a id="8056c9" class="tk">DSI_TDCCR_S3DC</a>                 ((<a id="8056c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; Send 3D Control */</span></td></tr>
<tr name="8057" id="8057">
<td><a id="l8057" class='ln'>8057</a></td><td></td></tr>
<tr name="8058" id="8058">
<td><a id="l8058" class='ln'>8058</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_WCFGR register  ***************/</span></td></tr>
<tr name="8059" id="8059">
<td><a id="l8059" class='ln'>8059</a></td><td><span class="pp">#define</span> <a id="8059c9" class="tk">DSI_WCFGR_DSIM</a>                 ((<a id="8059c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; DSI Mode */</span></td></tr>
<tr name="8060" id="8060">
<td><a id="l8060" class='ln'>8060</a></td><td><span class="pp">#define</span> <a id="8060c9" class="tk">DSI_WCFGR_COLMUX</a>               ((<a id="8060c42" class="tk">uint32_t</a>)0x0000000E)    <span class="ct">/*!&lt; Color Multiplexing */</span></td></tr>
<tr name="8061" id="8061">
<td><a id="l8061" class='ln'>8061</a></td><td><span class="pp">#define</span> <a id="8061c9" class="tk">DSI_WCFGR_COLMUX0</a>              ((<a id="8061c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="8062" id="8062">
<td><a id="l8062" class='ln'>8062</a></td><td><span class="pp">#define</span> <a id="8062c9" class="tk">DSI_WCFGR_COLMUX1</a>              ((<a id="8062c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="8063" id="8063">
<td><a id="l8063" class='ln'>8063</a></td><td><span class="pp">#define</span> <a id="8063c9" class="tk">DSI_WCFGR_COLMUX2</a>              ((<a id="8063c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="8064" id="8064">
<td><a id="l8064" class='ln'>8064</a></td><td><span class="pp">#define</span> <a id="8064c9" class="tk">DSI_WCFGR_TESRC</a>                ((<a id="8064c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Tearing Effect Source */</span></td></tr>
<tr name="8065" id="8065">
<td><a id="l8065" class='ln'>8065</a></td><td><span class="pp">#define</span> <a id="8065c9" class="tk">DSI_WCFGR_TEPOL</a>                ((<a id="8065c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Tearing Effect Polarity */</span></td></tr>
<tr name="8066" id="8066">
<td><a id="l8066" class='ln'>8066</a></td><td><span class="pp">#define</span> <a id="8066c9" class="tk">DSI_WCFGR_AR</a>                   ((<a id="8066c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; Automatic Refresh */</span></td></tr>
<tr name="8067" id="8067">
<td><a id="l8067" class='ln'>8067</a></td><td><span class="pp">#define</span> <a id="8067c9" class="tk">DSI_WCFGR_VSPOL</a>                ((<a id="8067c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; VSync Polarity */</span></td></tr>
<tr name="8068" id="8068">
<td><a id="l8068" class='ln'>8068</a></td><td></td></tr>
<tr name="8069" id="8069">
<td><a id="l8069" class='ln'>8069</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_WCR register  *****************/</span></td></tr>
<tr name="8070" id="8070">
<td><a id="l8070" class='ln'>8070</a></td><td><span class="pp">#define</span> <a id="8070c9" class="tk">DSI_WCR_COLM</a>                   ((<a id="8070c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Color Mode */</span></td></tr>
<tr name="8071" id="8071">
<td><a id="l8071" class='ln'>8071</a></td><td><span class="pp">#define</span> <a id="8071c9" class="tk">DSI_WCR_SHTDN</a>                  ((<a id="8071c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Shutdown */</span></td></tr>
<tr name="8072" id="8072">
<td><a id="l8072" class='ln'>8072</a></td><td><span class="pp">#define</span> <a id="8072c9" class="tk">DSI_WCR_LTDCEN</a>                 ((<a id="8072c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; LTDC Enable */</span></td></tr>
<tr name="8073" id="8073">
<td><a id="l8073" class='ln'>8073</a></td><td><span class="pp">#define</span> <a id="8073c9" class="tk">DSI_WCR_DSIEN</a>                  ((<a id="8073c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; DSI Enable */</span></td></tr>
<tr name="8074" id="8074">
<td><a id="l8074" class='ln'>8074</a></td><td></td></tr>
<tr name="8075" id="8075">
<td><a id="l8075" class='ln'>8075</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_WIER register  ****************/</span></td></tr>
<tr name="8076" id="8076">
<td><a id="l8076" class='ln'>8076</a></td><td><span class="pp">#define</span> <a id="8076c9" class="tk">DSI_WIER_TEIE</a>                  ((<a id="8076c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Tearing Effect Interrupt Enable */</span></td></tr>
<tr name="8077" id="8077">
<td><a id="l8077" class='ln'>8077</a></td><td><span class="pp">#define</span> <a id="8077c9" class="tk">DSI_WIER_ERIE</a>                  ((<a id="8077c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; End of Refresh Interrupt Enable */</span></td></tr>
<tr name="8078" id="8078">
<td><a id="l8078" class='ln'>8078</a></td><td><span class="pp">#define</span> <a id="8078c9" class="tk">DSI_WIER_PLLLIE</a>                ((<a id="8078c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; PLL Lock Interrupt Enable */</span></td></tr>
<tr name="8079" id="8079">
<td><a id="l8079" class='ln'>8079</a></td><td><span class="pp">#define</span> <a id="8079c9" class="tk">DSI_WIER_PLLUIE</a>                ((<a id="8079c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; PLL Unlock Interrupt Enable */</span></td></tr>
<tr name="8080" id="8080">
<td><a id="l8080" class='ln'>8080</a></td><td><span class="pp">#define</span> <a id="8080c9" class="tk">DSI_WIER_RRIE</a>                  ((<a id="8080c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Regulator Ready Interrupt Enable */</span></td></tr>
<tr name="8081" id="8081">
<td><a id="l8081" class='ln'>8081</a></td><td></td></tr>
<tr name="8082" id="8082">
<td><a id="l8082" class='ln'>8082</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_WISR register  ****************/</span></td></tr>
<tr name="8083" id="8083">
<td><a id="l8083" class='ln'>8083</a></td><td><span class="pp">#define</span> <a id="8083c9" class="tk">DSI_WISR_TEIF</a>                  ((<a id="8083c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Tearing Effect Interrupt Flag */</span></td></tr>
<tr name="8084" id="8084">
<td><a id="l8084" class='ln'>8084</a></td><td><span class="pp">#define</span> <a id="8084c9" class="tk">DSI_WISR_ERIF</a>                  ((<a id="8084c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; End of Refresh Interrupt Flag */</span></td></tr>
<tr name="8085" id="8085">
<td><a id="l8085" class='ln'>8085</a></td><td><span class="pp">#define</span> <a id="8085c9" class="tk">DSI_WISR_BUSY</a>                  ((<a id="8085c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Busy Flag */</span></td></tr>
<tr name="8086" id="8086">
<td><a id="l8086" class='ln'>8086</a></td><td><span class="pp">#define</span> <a id="8086c9" class="tk">DSI_WISR_PLLLS</a>                 ((<a id="8086c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; PLL Lock Status */</span></td></tr>
<tr name="8087" id="8087">
<td><a id="l8087" class='ln'>8087</a></td><td><span class="pp">#define</span> <a id="8087c9" class="tk">DSI_WISR_PLLLIF</a>                ((<a id="8087c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; PLL Lock Interrupt Flag */</span></td></tr>
<tr name="8088" id="8088">
<td><a id="l8088" class='ln'>8088</a></td><td><span class="pp">#define</span> <a id="8088c9" class="tk">DSI_WISR_PLLUIF</a>                ((<a id="8088c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; PLL Unlock Interrupt Flag */</span></td></tr>
<tr name="8089" id="8089">
<td><a id="l8089" class='ln'>8089</a></td><td><span class="pp">#define</span> <a id="8089c9" class="tk">DSI_WISR_RRS</a>                   ((<a id="8089c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Regulator Ready Flag */</span></td></tr>
<tr name="8090" id="8090">
<td><a id="l8090" class='ln'>8090</a></td><td><span class="pp">#define</span> <a id="8090c9" class="tk">DSI_WISR_RRIF</a>                  ((<a id="8090c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Regulator Ready Interrupt Flag */</span></td></tr>
<tr name="8091" id="8091">
<td><a id="l8091" class='ln'>8091</a></td><td></td></tr>
<tr name="8092" id="8092">
<td><a id="l8092" class='ln'>8092</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_WIFCR register  ***************/</span></td></tr>
<tr name="8093" id="8093">
<td><a id="l8093" class='ln'>8093</a></td><td><span class="pp">#define</span> <a id="8093c9" class="tk">DSI_WIFCR_CTEIF</a>                ((<a id="8093c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Clear Tearing Effect Interrupt Flag */</span></td></tr>
<tr name="8094" id="8094">
<td><a id="l8094" class='ln'>8094</a></td><td><span class="pp">#define</span> <a id="8094c9" class="tk">DSI_WIFCR_CERIF</a>                ((<a id="8094c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Clear End of Refresh Interrupt Flag */</span></td></tr>
<tr name="8095" id="8095">
<td><a id="l8095" class='ln'>8095</a></td><td><span class="pp">#define</span> <a id="8095c9" class="tk">DSI_WIFCR_CPLLLIF</a>              ((<a id="8095c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Clear PLL Lock Interrupt Flag */</span></td></tr>
<tr name="8096" id="8096">
<td><a id="l8096" class='ln'>8096</a></td><td><span class="pp">#define</span> <a id="8096c9" class="tk">DSI_WIFCR_CPLLUIF</a>              ((<a id="8096c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Clear PLL Unlock Interrupt Flag */</span></td></tr>
<tr name="8097" id="8097">
<td><a id="l8097" class='ln'>8097</a></td><td><span class="pp">#define</span> <a id="8097c9" class="tk">DSI_WIFCR_CRRIF</a>                ((<a id="8097c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Clear Regulator Ready Interrupt Flag */</span></td></tr>
<tr name="8098" id="8098">
<td><a id="l8098" class='ln'>8098</a></td><td></td></tr>
<tr name="8099" id="8099">
<td><a id="l8099" class='ln'>8099</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_WPCR0 register  ***************/</span></td></tr>
<tr name="8100" id="8100">
<td><a id="l8100" class='ln'>8100</a></td><td><span class="pp">#define</span> <a id="8100c9" class="tk">DSI_WPCR0_UIX4</a>                 ((<a id="8100c42" class="tk">uint32_t</a>)0x0000003F)    <span class="ct">/*!&lt; Unit Interval multiplied by 4 */</span></td></tr>
<tr name="8101" id="8101">
<td><a id="l8101" class='ln'>8101</a></td><td><span class="pp">#define</span> <a id="8101c9" class="tk">DSI_WPCR0_UIX4_0</a>               ((<a id="8101c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8102" id="8102">
<td><a id="l8102" class='ln'>8102</a></td><td><span class="pp">#define</span> <a id="8102c9" class="tk">DSI_WPCR0_UIX4_1</a>               ((<a id="8102c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="8103" id="8103">
<td><a id="l8103" class='ln'>8103</a></td><td><span class="pp">#define</span> <a id="8103c9" class="tk">DSI_WPCR0_UIX4_2</a>               ((<a id="8103c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="8104" id="8104">
<td><a id="l8104" class='ln'>8104</a></td><td><span class="pp">#define</span> <a id="8104c9" class="tk">DSI_WPCR0_UIX4_3</a>               ((<a id="8104c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="8105" id="8105">
<td><a id="l8105" class='ln'>8105</a></td><td><span class="pp">#define</span> <a id="8105c9" class="tk">DSI_WPCR0_UIX4_4</a>               ((<a id="8105c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="8106" id="8106">
<td><a id="l8106" class='ln'>8106</a></td><td><span class="pp">#define</span> <a id="8106c9" class="tk">DSI_WPCR0_UIX4_5</a>               ((<a id="8106c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="8107" id="8107">
<td><a id="l8107" class='ln'>8107</a></td><td><span class="pp">#define</span> <a id="8107c9" class="tk">DSI_WPCR0_SWCL</a>                 ((<a id="8107c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; Swap pins on clock lane */</span></td></tr>
<tr name="8108" id="8108">
<td><a id="l8108" class='ln'>8108</a></td><td><span class="pp">#define</span> <a id="8108c9" class="tk">DSI_WPCR0_SWDL0</a>                ((<a id="8108c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; Swap pins on data lane 1 */</span></td></tr>
<tr name="8109" id="8109">
<td><a id="l8109" class='ln'>8109</a></td><td><span class="pp">#define</span> <a id="8109c9" class="tk">DSI_WPCR0_SWDL1</a>                ((<a id="8109c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Swap pins on data lane 2 */</span></td></tr>
<tr name="8110" id="8110">
<td><a id="l8110" class='ln'>8110</a></td><td><span class="pp">#define</span> <a id="8110c9" class="tk">DSI_WPCR0_HSICL</a>                ((<a id="8110c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Invert the high-speed data signal on clock lane */</span></td></tr>
<tr name="8111" id="8111">
<td><a id="l8111" class='ln'>8111</a></td><td><span class="pp">#define</span> <a id="8111c9" class="tk">DSI_WPCR0_HSIDL0</a>               ((<a id="8111c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Invert the high-speed data signal on lane 1 */</span></td></tr>
<tr name="8112" id="8112">
<td><a id="l8112" class='ln'>8112</a></td><td><span class="pp">#define</span> <a id="8112c9" class="tk">DSI_WPCR0_HSIDL1</a>               ((<a id="8112c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; Invert the high-speed data signal on lane 2 */</span></td></tr>
<tr name="8113" id="8113">
<td><a id="l8113" class='ln'>8113</a></td><td><span class="pp">#define</span> <a id="8113c9" class="tk">DSI_WPCR0_FTXSMCL</a>              ((<a id="8113c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Force clock lane in TX stop mode */</span></td></tr>
<tr name="8114" id="8114">
<td><a id="l8114" class='ln'>8114</a></td><td><span class="pp">#define</span> <a id="8114c9" class="tk">DSI_WPCR0_FTXSMDL</a>              ((<a id="8114c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Force data lanes in TX stop mode */</span></td></tr>
<tr name="8115" id="8115">
<td><a id="l8115" class='ln'>8115</a></td><td><span class="pp">#define</span> <a id="8115c9" class="tk">DSI_WPCR0_CDOFFDL</a>              ((<a id="8115c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt; Contention detection OFF */</span></td></tr>
<tr name="8116" id="8116">
<td><a id="l8116" class='ln'>8116</a></td><td><span class="pp">#define</span> <a id="8116c9" class="tk">DSI_WPCR0_TDDL</a>                 ((<a id="8116c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; Turn Disable Data Lanes */</span></td></tr>
<tr name="8117" id="8117">
<td><a id="l8117" class='ln'>8117</a></td><td><span class="pp">#define</span> <a id="8117c9" class="tk">DSI_WPCR0_PDEN</a>                 ((<a id="8117c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt; Pull-Down Enable */</span></td></tr>
<tr name="8118" id="8118">
<td><a id="l8118" class='ln'>8118</a></td><td><span class="pp">#define</span> <a id="8118c9" class="tk">DSI_WPCR0_TCLKPREPEN</a>           ((<a id="8118c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt; Timer for t-CLKPREP Enable */</span></td></tr>
<tr name="8119" id="8119">
<td><a id="l8119" class='ln'>8119</a></td><td><span class="pp">#define</span> <a id="8119c9" class="tk">DSI_WPCR0_TCLKZEROEN</a>           ((<a id="8119c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt; Timer for t-CLKZERO Enable */</span></td></tr>
<tr name="8120" id="8120">
<td><a id="l8120" class='ln'>8120</a></td><td><span class="pp">#define</span> <a id="8120c9" class="tk">DSI_WPCR0_THSPREPEN</a>            ((<a id="8120c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt; Timer for t-HSPREP Enable */</span></td></tr>
<tr name="8121" id="8121">
<td><a id="l8121" class='ln'>8121</a></td><td><span class="pp">#define</span> <a id="8121c9" class="tk">DSI_WPCR0_THSTRAILEN</a>           ((<a id="8121c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt; Timer for t-HSTRAIL Enable */</span></td></tr>
<tr name="8122" id="8122">
<td><a id="l8122" class='ln'>8122</a></td><td><span class="pp">#define</span> <a id="8122c9" class="tk">DSI_WPCR0_THSZEROEN</a>            ((<a id="8122c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt; Timer for t-HSZERO Enable */</span></td></tr>
<tr name="8123" id="8123">
<td><a id="l8123" class='ln'>8123</a></td><td><span class="pp">#define</span> <a id="8123c9" class="tk">DSI_WPCR0_TLPXDEN</a>              ((<a id="8123c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt; Timer for t-LPXD Enable */</span></td></tr>
<tr name="8124" id="8124">
<td><a id="l8124" class='ln'>8124</a></td><td><span class="pp">#define</span> <a id="8124c9" class="tk">DSI_WPCR0_THSEXITEN</a>            ((<a id="8124c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt; Timer for t-HSEXIT Enable */</span></td></tr>
<tr name="8125" id="8125">
<td><a id="l8125" class='ln'>8125</a></td><td><span class="pp">#define</span> <a id="8125c9" class="tk">DSI_WPCR0_TLPXCEN</a>              ((<a id="8125c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt; Timer for t-LPXC Enable */</span></td></tr>
<tr name="8126" id="8126">
<td><a id="l8126" class='ln'>8126</a></td><td><span class="pp">#define</span> <a id="8126c9" class="tk">DSI_WPCR0_TCLKPOSTEN</a>           ((<a id="8126c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt; Timer for t-CLKPOST Enable */</span></td></tr>
<tr name="8127" id="8127">
<td><a id="l8127" class='ln'>8127</a></td><td></td></tr>
<tr name="8128" id="8128">
<td><a id="l8128" class='ln'>8128</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_WPCR1 register  ***************/</span></td></tr>
<tr name="8129" id="8129">
<td><a id="l8129" class='ln'>8129</a></td><td><span class="pp">#define</span> <a id="8129c9" class="tk">DSI_WPCR1_HSTXDCL</a>              ((<a id="8129c42" class="tk">uint32_t</a>)0x00000003)    <span class="ct">/*!&lt; High-Speed Transmission Delay on Clock Lane */</span></td></tr>
<tr name="8130" id="8130">
<td><a id="l8130" class='ln'>8130</a></td><td><span class="pp">#define</span> <a id="8130c9" class="tk">DSI_WPCR1_HSTXDCL0</a>             ((<a id="8130c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8131" id="8131">
<td><a id="l8131" class='ln'>8131</a></td><td><span class="pp">#define</span> <a id="8131c9" class="tk">DSI_WPCR1_HSTXDCL1</a>             ((<a id="8131c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="8132" id="8132">
<td><a id="l8132" class='ln'>8132</a></td><td><span class="pp">#define</span> <a id="8132c9" class="tk">DSI_WPCR1_HSTXDDL</a>              ((<a id="8132c42" class="tk">uint32_t</a>)0x0000000C)    <span class="ct">/*!&lt; High-Speed Transmission Delay on Data Lane */</span></td></tr>
<tr name="8133" id="8133">
<td><a id="l8133" class='ln'>8133</a></td><td><span class="pp">#define</span> <a id="8133c9" class="tk">DSI_WPCR1_HSTXDDL0</a>             ((<a id="8133c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="8134" id="8134">
<td><a id="l8134" class='ln'>8134</a></td><td><span class="pp">#define</span> <a id="8134c9" class="tk">DSI_WPCR1_HSTXDDL1</a>             ((<a id="8134c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="8135" id="8135">
<td><a id="l8135" class='ln'>8135</a></td><td><span class="pp">#define</span> <a id="8135c9" class="tk">DSI_WPCR1_LPSRCCL</a>              ((<a id="8135c42" class="tk">uint32_t</a>)0x000000C0)    <span class="ct">/*!&lt; Low-Power transmission Slew Rate Compensation on Clock Lane */</span></td></tr>
<tr name="8136" id="8136">
<td><a id="l8136" class='ln'>8136</a></td><td><span class="pp">#define</span> <a id="8136c9" class="tk">DSI_WPCR1_LPSRCCL0</a>             ((<a id="8136c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="8137" id="8137">
<td><a id="l8137" class='ln'>8137</a></td><td><span class="pp">#define</span> <a id="8137c9" class="tk">DSI_WPCR1_LPSRCCL1</a>             ((<a id="8137c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="8138" id="8138">
<td><a id="l8138" class='ln'>8138</a></td><td><span class="pp">#define</span> <a id="8138c9" class="tk">DSI_WPCR1_LPSRCDL</a>              ((<a id="8138c42" class="tk">uint32_t</a>)0x00000300)    <span class="ct">/*!&lt; Low-Power transmission Slew Rate Compensation on Data Lane */</span></td></tr>
<tr name="8139" id="8139">
<td><a id="l8139" class='ln'>8139</a></td><td><span class="pp">#define</span> <a id="8139c9" class="tk">DSI_WPCR1_LPSRCDL0</a>             ((<a id="8139c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="8140" id="8140">
<td><a id="l8140" class='ln'>8140</a></td><td><span class="pp">#define</span> <a id="8140c9" class="tk">DSI_WPCR1_LPSRCDL1</a>             ((<a id="8140c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="8141" id="8141">
<td><a id="l8141" class='ln'>8141</a></td><td><span class="pp">#define</span> <a id="8141c9" class="tk">DSI_WPCR1_SDDC</a>                 ((<a id="8141c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; SDD Control */</span></td></tr>
<tr name="8142" id="8142">
<td><a id="l8142" class='ln'>8142</a></td><td><span class="pp">#define</span> <a id="8142c9" class="tk">DSI_WPCR1_LPRXVCDL</a>             ((<a id="8142c42" class="tk">uint32_t</a>)0x0000C000)    <span class="ct">/*!&lt; Low-Power Reception V-IL Compensation on Data Lanes */</span></td></tr>
<tr name="8143" id="8143">
<td><a id="l8143" class='ln'>8143</a></td><td><span class="pp">#define</span> <a id="8143c9" class="tk">DSI_WPCR1_LPRXVCDL0</a>            ((<a id="8143c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="8144" id="8144">
<td><a id="l8144" class='ln'>8144</a></td><td><span class="pp">#define</span> <a id="8144c9" class="tk">DSI_WPCR1_LPRXVCDL1</a>            ((<a id="8144c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="8145" id="8145">
<td><a id="l8145" class='ln'>8145</a></td><td><span class="pp">#define</span> <a id="8145c9" class="tk">DSI_WPCR1_HSTXSRCCL</a>            ((<a id="8145c42" class="tk">uint32_t</a>)0x00030000)    <span class="ct">/*!&lt; High-Speed Transmission Delay on Clock Lane */</span></td></tr>
<tr name="8146" id="8146">
<td><a id="l8146" class='ln'>8146</a></td><td><span class="pp">#define</span> <a id="8146c9" class="tk">DSI_WPCR1_HSTXSRCCL0</a>           ((<a id="8146c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="8147" id="8147">
<td><a id="l8147" class='ln'>8147</a></td><td><span class="pp">#define</span> <a id="8147c9" class="tk">DSI_WPCR1_HSTXSRCCL1</a>           ((<a id="8147c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="8148" id="8148">
<td><a id="l8148" class='ln'>8148</a></td><td><span class="pp">#define</span> <a id="8148c9" class="tk">DSI_WPCR1_HSTXSRCDL</a>            ((<a id="8148c42" class="tk">uint32_t</a>)0x000C0000)    <span class="ct">/*!&lt; High-Speed Transmission Delay on Data Lane */</span></td></tr>
<tr name="8149" id="8149">
<td><a id="l8149" class='ln'>8149</a></td><td><span class="pp">#define</span> <a id="8149c9" class="tk">DSI_WPCR1_HSTXSRCDL0</a>           ((<a id="8149c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="8150" id="8150">
<td><a id="l8150" class='ln'>8150</a></td><td><span class="pp">#define</span> <a id="8150c9" class="tk">DSI_WPCR1_HSTXSRCDL1</a>           ((<a id="8150c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="8151" id="8151">
<td><a id="l8151" class='ln'>8151</a></td><td><span class="pp">#define</span> <a id="8151c9" class="tk">DSI_WPCR1_FLPRXLPM</a>             ((<a id="8151c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt; Forces LP Receiver in Low-Power Mode */</span></td></tr>
<tr name="8152" id="8152">
<td><a id="l8152" class='ln'>8152</a></td><td><span class="pp">#define</span> <a id="8152c9" class="tk">DSI_WPCR1_LPRXFT</a>               ((<a id="8152c42" class="tk">uint32_t</a>)0x06000000)    <span class="ct">/*!&lt; Low-Power RX low-pass Filtering Tuning */</span></td></tr>
<tr name="8153" id="8153">
<td><a id="l8153" class='ln'>8153</a></td><td><span class="pp">#define</span> <a id="8153c9" class="tk">DSI_WPCR1_LPRXFT0</a>              ((<a id="8153c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="8154" id="8154">
<td><a id="l8154" class='ln'>8154</a></td><td><span class="pp">#define</span> <a id="8154c9" class="tk">DSI_WPCR1_LPRXFT1</a>              ((<a id="8154c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="8155" id="8155">
<td><a id="l8155" class='ln'>8155</a></td><td></td></tr>
<tr name="8156" id="8156">
<td><a id="l8156" class='ln'>8156</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_WPCR2 register  ***************/</span></td></tr>
<tr name="8157" id="8157">
<td><a id="l8157" class='ln'>8157</a></td><td><span class="pp">#define</span> <a id="8157c9" class="tk">DSI_WPCR2_TCLKPREP</a>             ((<a id="8157c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt; t-CLKPREP */</span></td></tr>
<tr name="8158" id="8158">
<td><a id="l8158" class='ln'>8158</a></td><td><span class="pp">#define</span> <a id="8158c9" class="tk">DSI_WPCR2_TCLKPREP0</a>            ((<a id="8158c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8159" id="8159">
<td><a id="l8159" class='ln'>8159</a></td><td><span class="pp">#define</span> <a id="8159c9" class="tk">DSI_WPCR2_TCLKPREP1</a>            ((<a id="8159c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="8160" id="8160">
<td><a id="l8160" class='ln'>8160</a></td><td><span class="pp">#define</span> <a id="8160c9" class="tk">DSI_WPCR2_TCLKPREP2</a>            ((<a id="8160c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="8161" id="8161">
<td><a id="l8161" class='ln'>8161</a></td><td><span class="pp">#define</span> <a id="8161c9" class="tk">DSI_WPCR2_TCLKPREP3</a>            ((<a id="8161c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="8162" id="8162">
<td><a id="l8162" class='ln'>8162</a></td><td><span class="pp">#define</span> <a id="8162c9" class="tk">DSI_WPCR2_TCLKPREP4</a>            ((<a id="8162c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="8163" id="8163">
<td><a id="l8163" class='ln'>8163</a></td><td><span class="pp">#define</span> <a id="8163c9" class="tk">DSI_WPCR2_TCLKPREP5</a>            ((<a id="8163c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="8164" id="8164">
<td><a id="l8164" class='ln'>8164</a></td><td><span class="pp">#define</span> <a id="8164c9" class="tk">DSI_WPCR2_TCLKPREP6</a>            ((<a id="8164c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="8165" id="8165">
<td><a id="l8165" class='ln'>8165</a></td><td><span class="pp">#define</span> <a id="8165c9" class="tk">DSI_WPCR2_TCLKPREP7</a>            ((<a id="8165c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="8166" id="8166">
<td><a id="l8166" class='ln'>8166</a></td><td><span class="pp">#define</span> <a id="8166c9" class="tk">DSI_WPCR2_TCLKZERO</a>             ((<a id="8166c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt; t-CLKZERO */</span></td></tr>
<tr name="8167" id="8167">
<td><a id="l8167" class='ln'>8167</a></td><td><span class="pp">#define</span> <a id="8167c9" class="tk">DSI_WPCR2_TCLKZERO0</a>            ((<a id="8167c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="8168" id="8168">
<td><a id="l8168" class='ln'>8168</a></td><td><span class="pp">#define</span> <a id="8168c9" class="tk">DSI_WPCR2_TCLKZERO1</a>            ((<a id="8168c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="8169" id="8169">
<td><a id="l8169" class='ln'>8169</a></td><td><span class="pp">#define</span> <a id="8169c9" class="tk">DSI_WPCR2_TCLKZERO2</a>            ((<a id="8169c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="8170" id="8170">
<td><a id="l8170" class='ln'>8170</a></td><td><span class="pp">#define</span> <a id="8170c9" class="tk">DSI_WPCR2_TCLKZERO3</a>            ((<a id="8170c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="8171" id="8171">
<td><a id="l8171" class='ln'>8171</a></td><td><span class="pp">#define</span> <a id="8171c9" class="tk">DSI_WPCR2_TCLKZERO4</a>            ((<a id="8171c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="8172" id="8172">
<td><a id="l8172" class='ln'>8172</a></td><td><span class="pp">#define</span> <a id="8172c9" class="tk">DSI_WPCR2_TCLKZERO5</a>            ((<a id="8172c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="8173" id="8173">
<td><a id="l8173" class='ln'>8173</a></td><td><span class="pp">#define</span> <a id="8173c9" class="tk">DSI_WPCR2_TCLKZERO6</a>            ((<a id="8173c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="8174" id="8174">
<td><a id="l8174" class='ln'>8174</a></td><td><span class="pp">#define</span> <a id="8174c9" class="tk">DSI_WPCR2_TCLKZERO7</a>            ((<a id="8174c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="8175" id="8175">
<td><a id="l8175" class='ln'>8175</a></td><td><span class="pp">#define</span> <a id="8175c9" class="tk">DSI_WPCR2_THSPREP</a>              ((<a id="8175c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt; t-HSPREP */</span></td></tr>
<tr name="8176" id="8176">
<td><a id="l8176" class='ln'>8176</a></td><td><span class="pp">#define</span> <a id="8176c9" class="tk">DSI_WPCR2_THSPREP0</a>             ((<a id="8176c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="8177" id="8177">
<td><a id="l8177" class='ln'>8177</a></td><td><span class="pp">#define</span> <a id="8177c9" class="tk">DSI_WPCR2_THSPREP1</a>             ((<a id="8177c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="8178" id="8178">
<td><a id="l8178" class='ln'>8178</a></td><td><span class="pp">#define</span> <a id="8178c9" class="tk">DSI_WPCR2_THSPREP2</a>             ((<a id="8178c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="8179" id="8179">
<td><a id="l8179" class='ln'>8179</a></td><td><span class="pp">#define</span> <a id="8179c9" class="tk">DSI_WPCR2_THSPREP3</a>             ((<a id="8179c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="8180" id="8180">
<td><a id="l8180" class='ln'>8180</a></td><td><span class="pp">#define</span> <a id="8180c9" class="tk">DSI_WPCR2_THSPREP4</a>             ((<a id="8180c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="8181" id="8181">
<td><a id="l8181" class='ln'>8181</a></td><td><span class="pp">#define</span> <a id="8181c9" class="tk">DSI_WPCR2_THSPREP5</a>             ((<a id="8181c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="8182" id="8182">
<td><a id="l8182" class='ln'>8182</a></td><td><span class="pp">#define</span> <a id="8182c9" class="tk">DSI_WPCR2_THSPREP6</a>             ((<a id="8182c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="8183" id="8183">
<td><a id="l8183" class='ln'>8183</a></td><td><span class="pp">#define</span> <a id="8183c9" class="tk">DSI_WPCR2_THSPREP7</a>             ((<a id="8183c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="8184" id="8184">
<td><a id="l8184" class='ln'>8184</a></td><td><span class="pp">#define</span> <a id="8184c9" class="tk">DSI_WPCR2_THSTRAIL</a>             ((<a id="8184c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt; t-HSTRAIL */</span></td></tr>
<tr name="8185" id="8185">
<td><a id="l8185" class='ln'>8185</a></td><td><span class="pp">#define</span> <a id="8185c9" class="tk">DSI_WPCR2_THSTRAIL0</a>            ((<a id="8185c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="8186" id="8186">
<td><a id="l8186" class='ln'>8186</a></td><td><span class="pp">#define</span> <a id="8186c9" class="tk">DSI_WPCR2_THSTRAIL1</a>            ((<a id="8186c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="8187" id="8187">
<td><a id="l8187" class='ln'>8187</a></td><td><span class="pp">#define</span> <a id="8187c9" class="tk">DSI_WPCR2_THSTRAIL2</a>            ((<a id="8187c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="8188" id="8188">
<td><a id="l8188" class='ln'>8188</a></td><td><span class="pp">#define</span> <a id="8188c9" class="tk">DSI_WPCR2_THSTRAIL3</a>            ((<a id="8188c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="8189" id="8189">
<td><a id="l8189" class='ln'>8189</a></td><td><span class="pp">#define</span> <a id="8189c9" class="tk">DSI_WPCR2_THSTRAIL4</a>            ((<a id="8189c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="8190" id="8190">
<td><a id="l8190" class='ln'>8190</a></td><td><span class="pp">#define</span> <a id="8190c9" class="tk">DSI_WPCR2_THSTRAIL5</a>            ((<a id="8190c42" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="8191" id="8191">
<td><a id="l8191" class='ln'>8191</a></td><td><span class="pp">#define</span> <a id="8191c9" class="tk">DSI_WPCR2_THSTRAIL6</a>            ((<a id="8191c42" class="tk">uint32_t</a>)0x40000000)</td></tr>
<tr name="8192" id="8192">
<td><a id="l8192" class='ln'>8192</a></td><td><span class="pp">#define</span> <a id="8192c9" class="tk">DSI_WPCR2_THSTRAIL7</a>            ((<a id="8192c42" class="tk">uint32_t</a>)0x80000000)</td></tr>
<tr name="8193" id="8193">
<td><a id="l8193" class='ln'>8193</a></td><td></td></tr>
<tr name="8194" id="8194">
<td><a id="l8194" class='ln'>8194</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_WPCR3 register  ***************/</span></td></tr>
<tr name="8195" id="8195">
<td><a id="l8195" class='ln'>8195</a></td><td><span class="pp">#define</span> <a id="8195c9" class="tk">DSI_WPCR3_THSZERO</a>              ((<a id="8195c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt; t-HSZERO */</span></td></tr>
<tr name="8196" id="8196">
<td><a id="l8196" class='ln'>8196</a></td><td><span class="pp">#define</span> <a id="8196c9" class="tk">DSI_WPCR3_THSZERO0</a>             ((<a id="8196c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8197" id="8197">
<td><a id="l8197" class='ln'>8197</a></td><td><span class="pp">#define</span> <a id="8197c9" class="tk">DSI_WPCR3_THSZERO1</a>             ((<a id="8197c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="8198" id="8198">
<td><a id="l8198" class='ln'>8198</a></td><td><span class="pp">#define</span> <a id="8198c9" class="tk">DSI_WPCR3_THSZERO2</a>             ((<a id="8198c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="8199" id="8199">
<td><a id="l8199" class='ln'>8199</a></td><td><span class="pp">#define</span> <a id="8199c9" class="tk">DSI_WPCR3_THSZERO3</a>             ((<a id="8199c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="8200" id="8200">
<td><a id="l8200" class='ln'>8200</a></td><td><span class="pp">#define</span> <a id="8200c9" class="tk">DSI_WPCR3_THSZERO4</a>             ((<a id="8200c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="8201" id="8201">
<td><a id="l8201" class='ln'>8201</a></td><td><span class="pp">#define</span> <a id="8201c9" class="tk">DSI_WPCR3_THSZERO5</a>             ((<a id="8201c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="8202" id="8202">
<td><a id="l8202" class='ln'>8202</a></td><td><span class="pp">#define</span> <a id="8202c9" class="tk">DSI_WPCR3_THSZERO6</a>             ((<a id="8202c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="8203" id="8203">
<td><a id="l8203" class='ln'>8203</a></td><td><span class="pp">#define</span> <a id="8203c9" class="tk">DSI_WPCR3_THSZERO7</a>             ((<a id="8203c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="8204" id="8204">
<td><a id="l8204" class='ln'>8204</a></td><td><span class="pp">#define</span> <a id="8204c9" class="tk">DSI_WPCR3_TLPXD</a>                ((<a id="8204c42" class="tk">uint32_t</a>)0x0000FF00)    <span class="ct">/*!&lt; t-LPXD */</span></td></tr>
<tr name="8205" id="8205">
<td><a id="l8205" class='ln'>8205</a></td><td><span class="pp">#define</span> <a id="8205c9" class="tk">DSI_WPCR3_TLPXD0</a>               ((<a id="8205c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="8206" id="8206">
<td><a id="l8206" class='ln'>8206</a></td><td><span class="pp">#define</span> <a id="8206c9" class="tk">DSI_WPCR3_TLPXD1</a>               ((<a id="8206c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="8207" id="8207">
<td><a id="l8207" class='ln'>8207</a></td><td><span class="pp">#define</span> <a id="8207c9" class="tk">DSI_WPCR3_TLPXD2</a>               ((<a id="8207c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="8208" id="8208">
<td><a id="l8208" class='ln'>8208</a></td><td><span class="pp">#define</span> <a id="8208c9" class="tk">DSI_WPCR3_TLPXD3</a>               ((<a id="8208c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="8209" id="8209">
<td><a id="l8209" class='ln'>8209</a></td><td><span class="pp">#define</span> <a id="8209c9" class="tk">DSI_WPCR3_TLPXD4</a>               ((<a id="8209c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="8210" id="8210">
<td><a id="l8210" class='ln'>8210</a></td><td><span class="pp">#define</span> <a id="8210c9" class="tk">DSI_WPCR3_TLPXD5</a>               ((<a id="8210c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="8211" id="8211">
<td><a id="l8211" class='ln'>8211</a></td><td><span class="pp">#define</span> <a id="8211c9" class="tk">DSI_WPCR3_TLPXD6</a>               ((<a id="8211c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="8212" id="8212">
<td><a id="l8212" class='ln'>8212</a></td><td><span class="pp">#define</span> <a id="8212c9" class="tk">DSI_WPCR3_TLPXD7</a>               ((<a id="8212c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="8213" id="8213">
<td><a id="l8213" class='ln'>8213</a></td><td><span class="pp">#define</span> <a id="8213c9" class="tk">DSI_WPCR3_THSEXIT</a>              ((<a id="8213c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt; t-HSEXIT */</span></td></tr>
<tr name="8214" id="8214">
<td><a id="l8214" class='ln'>8214</a></td><td><span class="pp">#define</span> <a id="8214c9" class="tk">DSI_WPCR3_THSEXIT0</a>             ((<a id="8214c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="8215" id="8215">
<td><a id="l8215" class='ln'>8215</a></td><td><span class="pp">#define</span> <a id="8215c9" class="tk">DSI_WPCR3_THSEXIT1</a>             ((<a id="8215c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="8216" id="8216">
<td><a id="l8216" class='ln'>8216</a></td><td><span class="pp">#define</span> <a id="8216c9" class="tk">DSI_WPCR3_THSEXIT2</a>             ((<a id="8216c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="8217" id="8217">
<td><a id="l8217" class='ln'>8217</a></td><td><span class="pp">#define</span> <a id="8217c9" class="tk">DSI_WPCR3_THSEXIT3</a>             ((<a id="8217c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="8218" id="8218">
<td><a id="l8218" class='ln'>8218</a></td><td><span class="pp">#define</span> <a id="8218c9" class="tk">DSI_WPCR3_THSEXIT4</a>             ((<a id="8218c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="8219" id="8219">
<td><a id="l8219" class='ln'>8219</a></td><td><span class="pp">#define</span> <a id="8219c9" class="tk">DSI_WPCR3_THSEXIT5</a>             ((<a id="8219c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="8220" id="8220">
<td><a id="l8220" class='ln'>8220</a></td><td><span class="pp">#define</span> <a id="8220c9" class="tk">DSI_WPCR3_THSEXIT6</a>             ((<a id="8220c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="8221" id="8221">
<td><a id="l8221" class='ln'>8221</a></td><td><span class="pp">#define</span> <a id="8221c9" class="tk">DSI_WPCR3_THSEXIT7</a>             ((<a id="8221c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="8222" id="8222">
<td><a id="l8222" class='ln'>8222</a></td><td><span class="pp">#define</span> <a id="8222c9" class="tk">DSI_WPCR3_TLPXC</a>                ((<a id="8222c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt; t-LPXC */</span></td></tr>
<tr name="8223" id="8223">
<td><a id="l8223" class='ln'>8223</a></td><td><span class="pp">#define</span> <a id="8223c9" class="tk">DSI_WPCR3_TLPXC0</a>               ((<a id="8223c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="8224" id="8224">
<td><a id="l8224" class='ln'>8224</a></td><td><span class="pp">#define</span> <a id="8224c9" class="tk">DSI_WPCR3_TLPXC1</a>               ((<a id="8224c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="8225" id="8225">
<td><a id="l8225" class='ln'>8225</a></td><td><span class="pp">#define</span> <a id="8225c9" class="tk">DSI_WPCR3_TLPXC2</a>               ((<a id="8225c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="8226" id="8226">
<td><a id="l8226" class='ln'>8226</a></td><td><span class="pp">#define</span> <a id="8226c9" class="tk">DSI_WPCR3_TLPXC3</a>               ((<a id="8226c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="8227" id="8227">
<td><a id="l8227" class='ln'>8227</a></td><td><span class="pp">#define</span> <a id="8227c9" class="tk">DSI_WPCR3_TLPXC4</a>               ((<a id="8227c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="8228" id="8228">
<td><a id="l8228" class='ln'>8228</a></td><td><span class="pp">#define</span> <a id="8228c9" class="tk">DSI_WPCR3_TLPXC5</a>               ((<a id="8228c42" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="8229" id="8229">
<td><a id="l8229" class='ln'>8229</a></td><td><span class="pp">#define</span> <a id="8229c9" class="tk">DSI_WPCR3_TLPXC6</a>               ((<a id="8229c42" class="tk">uint32_t</a>)0x40000000)</td></tr>
<tr name="8230" id="8230">
<td><a id="l8230" class='ln'>8230</a></td><td><span class="pp">#define</span> <a id="8230c9" class="tk">DSI_WPCR3_TLPXC7</a>               ((<a id="8230c42" class="tk">uint32_t</a>)0x80000000)</td></tr>
<tr name="8231" id="8231">
<td><a id="l8231" class='ln'>8231</a></td><td></td></tr>
<tr name="8232" id="8232">
<td><a id="l8232" class='ln'>8232</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_WPCR4 register  ***************/</span></td></tr>
<tr name="8233" id="8233">
<td><a id="l8233" class='ln'>8233</a></td><td><span class="pp">#define</span> <a id="8233c9" class="tk">DSI_WPCR4_TCLKPOST</a>             ((<a id="8233c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt; t-CLKPOST */</span></td></tr>
<tr name="8234" id="8234">
<td><a id="l8234" class='ln'>8234</a></td><td><span class="pp">#define</span> <a id="8234c9" class="tk">DSI_WPCR4_TCLKPOST0</a>            ((<a id="8234c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8235" id="8235">
<td><a id="l8235" class='ln'>8235</a></td><td><span class="pp">#define</span> <a id="8235c9" class="tk">DSI_WPCR4_TCLKPOST1</a>            ((<a id="8235c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="8236" id="8236">
<td><a id="l8236" class='ln'>8236</a></td><td><span class="pp">#define</span> <a id="8236c9" class="tk">DSI_WPCR4_TCLKPOST2</a>            ((<a id="8236c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="8237" id="8237">
<td><a id="l8237" class='ln'>8237</a></td><td><span class="pp">#define</span> <a id="8237c9" class="tk">DSI_WPCR4_TCLKPOST3</a>            ((<a id="8237c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="8238" id="8238">
<td><a id="l8238" class='ln'>8238</a></td><td><span class="pp">#define</span> <a id="8238c9" class="tk">DSI_WPCR4_TCLKPOST4</a>            ((<a id="8238c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="8239" id="8239">
<td><a id="l8239" class='ln'>8239</a></td><td><span class="pp">#define</span> <a id="8239c9" class="tk">DSI_WPCR4_TCLKPOST5</a>            ((<a id="8239c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="8240" id="8240">
<td><a id="l8240" class='ln'>8240</a></td><td><span class="pp">#define</span> <a id="8240c9" class="tk">DSI_WPCR4_TCLKPOST6</a>            ((<a id="8240c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="8241" id="8241">
<td><a id="l8241" class='ln'>8241</a></td><td><span class="pp">#define</span> <a id="8241c9" class="tk">DSI_WPCR4_TCLKPOST7</a>            ((<a id="8241c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="8242" id="8242">
<td><a id="l8242" class='ln'>8242</a></td><td></td></tr>
<tr name="8243" id="8243">
<td><a id="l8243" class='ln'>8243</a></td><td>  <span class="ct">/*******************  Bit definition for DSI_WRPCR register  ***************/</span></td></tr>
<tr name="8244" id="8244">
<td><a id="l8244" class='ln'>8244</a></td><td><span class="pp">#define</span> <a id="8244c9" class="tk">DSI_WRPCR_PLLEN</a>                ((<a id="8244c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; PLL Enable */</span></td></tr>
<tr name="8245" id="8245">
<td><a id="l8245" class='ln'>8245</a></td><td><span class="pp">#define</span> <a id="8245c9" class="tk">DSI_WRPCR_PLL_NDIV</a>             ((<a id="8245c42" class="tk">uint32_t</a>)0x000001FC)    <span class="ct">/*!&lt; PLL Loop Division Factor */</span></td></tr>
<tr name="8246" id="8246">
<td><a id="l8246" class='ln'>8246</a></td><td><span class="pp">#define</span> <a id="8246c9" class="tk">DSI_WRPCR_PLL_NDIV0</a>            ((<a id="8246c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="8247" id="8247">
<td><a id="l8247" class='ln'>8247</a></td><td><span class="pp">#define</span> <a id="8247c9" class="tk">DSI_WRPCR_PLL_NDIV1</a>            ((<a id="8247c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="8248" id="8248">
<td><a id="l8248" class='ln'>8248</a></td><td><span class="pp">#define</span> <a id="8248c9" class="tk">DSI_WRPCR_PLL_NDIV2</a>            ((<a id="8248c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="8249" id="8249">
<td><a id="l8249" class='ln'>8249</a></td><td><span class="pp">#define</span> <a id="8249c9" class="tk">DSI_WRPCR_PLL_NDIV3</a>            ((<a id="8249c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="8250" id="8250">
<td><a id="l8250" class='ln'>8250</a></td><td><span class="pp">#define</span> <a id="8250c9" class="tk">DSI_WRPCR_PLL_NDIV4</a>            ((<a id="8250c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="8251" id="8251">
<td><a id="l8251" class='ln'>8251</a></td><td><span class="pp">#define</span> <a id="8251c9" class="tk">DSI_WRPCR_PLL_NDIV5</a>            ((<a id="8251c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="8252" id="8252">
<td><a id="l8252" class='ln'>8252</a></td><td><span class="pp">#define</span> <a id="8252c9" class="tk">DSI_WRPCR_PLL_NDIV6</a>            ((<a id="8252c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="8253" id="8253">
<td><a id="l8253" class='ln'>8253</a></td><td><span class="pp">#define</span> <a id="8253c9" class="tk">DSI_WRPCR_PLL_IDF</a>              ((<a id="8253c42" class="tk">uint32_t</a>)0x00007800)    <span class="ct">/*!&lt; PLL Input Division Factor */</span></td></tr>
<tr name="8254" id="8254">
<td><a id="l8254" class='ln'>8254</a></td><td><span class="pp">#define</span> <a id="8254c9" class="tk">DSI_WRPCR_PLL_IDF0</a>             ((<a id="8254c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="8255" id="8255">
<td><a id="l8255" class='ln'>8255</a></td><td><span class="pp">#define</span> <a id="8255c9" class="tk">DSI_WRPCR_PLL_IDF1</a>             ((<a id="8255c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="8256" id="8256">
<td><a id="l8256" class='ln'>8256</a></td><td><span class="pp">#define</span> <a id="8256c9" class="tk">DSI_WRPCR_PLL_IDF2</a>             ((<a id="8256c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="8257" id="8257">
<td><a id="l8257" class='ln'>8257</a></td><td><span class="pp">#define</span> <a id="8257c9" class="tk">DSI_WRPCR_PLL_IDF3</a>             ((<a id="8257c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="8258" id="8258">
<td><a id="l8258" class='ln'>8258</a></td><td><span class="pp">#define</span> <a id="8258c9" class="tk">DSI_WRPCR_PLL_ODF</a>              ((<a id="8258c42" class="tk">uint32_t</a>)0x00030000)    <span class="ct">/*!&lt; PLL Output Division Factor */</span></td></tr>
<tr name="8259" id="8259">
<td><a id="l8259" class='ln'>8259</a></td><td><span class="pp">#define</span> <a id="8259c9" class="tk">DSI_WRPCR_PLL_ODF0</a>             ((<a id="8259c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="8260" id="8260">
<td><a id="l8260" class='ln'>8260</a></td><td><span class="pp">#define</span> <a id="8260c9" class="tk">DSI_WRPCR_PLL_ODF1</a>             ((<a id="8260c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="8261" id="8261">
<td><a id="l8261" class='ln'>8261</a></td><td><span class="pp">#define</span> <a id="8261c9" class="tk">DSI_WRPCR_REGEN</a>                ((<a id="8261c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt; Regulator Enable */</span></td></tr>
<tr name="8262" id="8262">
<td><a id="l8262" class='ln'>8262</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F469_479xx */</span></td></tr>
<tr name="8263" id="8263">
<td><a id="l8263" class='ln'>8263</a></td><td></td></tr>
<tr name="8264" id="8264">
<td><a id="l8264" class='ln'>8264</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="8265" id="8265">
<td><a id="l8265" class='ln'>8265</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="8266" id="8266">
<td><a id="l8266" class='ln'>8266</a></td><td>  <span class="ct">/*                             Power Control                                  */</span></td></tr>
<tr name="8267" id="8267">
<td><a id="l8267" class='ln'>8267</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="8268" id="8268">
<td><a id="l8268" class='ln'>8268</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="8269" id="8269">
<td><a id="l8269" class='ln'>8269</a></td><td>  <span class="ct">/********************  Bit definition for PWR_CR register  ********************/</span></td></tr>
<tr name="8270" id="8270">
<td><a id="l8270" class='ln'>8270</a></td><td><span class="pp">#define</span> <a id="8270c9" class="tk">PWR_CR_LPDS</a>                    ((<a id="8270c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Low-Power Deepsleep                 */</span></td></tr>
<tr name="8271" id="8271">
<td><a id="l8271" class='ln'>8271</a></td><td><span class="pp">#define</span> <a id="8271c9" class="tk">PWR_CR_PDDS</a>                    ((<a id="8271c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Power Down Deepsleep                */</span></td></tr>
<tr name="8272" id="8272">
<td><a id="l8272" class='ln'>8272</a></td><td><span class="pp">#define</span> <a id="8272c9" class="tk">PWR_CR_CWUF</a>                    ((<a id="8272c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Clear Wakeup Flag                   */</span></td></tr>
<tr name="8273" id="8273">
<td><a id="l8273" class='ln'>8273</a></td><td><span class="pp">#define</span> <a id="8273c9" class="tk">PWR_CR_CSBF</a>                    ((<a id="8273c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Clear Standby Flag                  */</span></td></tr>
<tr name="8274" id="8274">
<td><a id="l8274" class='ln'>8274</a></td><td><span class="pp">#define</span> <a id="8274c9" class="tk">PWR_CR_PVDE</a>                    ((<a id="8274c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Power Voltage Detector Enable       */</span></td></tr>
<tr name="8275" id="8275">
<td><a id="l8275" class='ln'>8275</a></td><td><span class="pp">#define</span> <a id="8275c9" class="tk">PWR_CR_PLS</a>                     ((<a id="8275c42" class="tk">uint32_t</a>)0x000000E0)    <span class="ct">/*!&lt; PLS[2:0] bits (PVD Level Selection) */</span></td></tr>
<tr name="8276" id="8276">
<td><a id="l8276" class='ln'>8276</a></td><td><span class="pp">#define</span> <a id="8276c9" class="tk">PWR_CR_PLS_0</a>                   ((<a id="8276c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="8277" id="8277">
<td><a id="l8277" class='ln'>8277</a></td><td><span class="pp">#define</span> <a id="8277c9" class="tk">PWR_CR_PLS_1</a>                   ((<a id="8277c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="8278" id="8278">
<td><a id="l8278" class='ln'>8278</a></td><td><span class="pp">#define</span> <a id="8278c9" class="tk">PWR_CR_PLS_2</a>                   ((<a id="8278c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; Bit 2 */</span></td></tr>
<tr name="8279" id="8279">
<td><a id="l8279" class='ln'>8279</a></td><td></td></tr>
<tr name="8280" id="8280">
<td><a id="l8280" class='ln'>8280</a></td><td>  <span class="ct">/*!&lt; PVD level configuration */</span></td></tr>
<tr name="8281" id="8281">
<td><a id="l8281" class='ln'>8281</a></td><td><span class="pp">#define</span> <a id="8281c9" class="tk">PWR_CR_PLS_LEV0</a>                ((<a id="8281c42" class="tk">uint32_t</a>)0x00000000)    <span class="ct">/*!&lt; PVD level 0 */</span></td></tr>
<tr name="8282" id="8282">
<td><a id="l8282" class='ln'>8282</a></td><td><span class="pp">#define</span> <a id="8282c9" class="tk">PWR_CR_PLS_LEV1</a>                ((<a id="8282c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; PVD level 1 */</span></td></tr>
<tr name="8283" id="8283">
<td><a id="l8283" class='ln'>8283</a></td><td><span class="pp">#define</span> <a id="8283c9" class="tk">PWR_CR_PLS_LEV2</a>                ((<a id="8283c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; PVD level 2 */</span></td></tr>
<tr name="8284" id="8284">
<td><a id="l8284" class='ln'>8284</a></td><td><span class="pp">#define</span> <a id="8284c9" class="tk">PWR_CR_PLS_LEV3</a>                ((<a id="8284c42" class="tk">uint32_t</a>)0x00000060)    <span class="ct">/*!&lt; PVD level 3 */</span></td></tr>
<tr name="8285" id="8285">
<td><a id="l8285" class='ln'>8285</a></td><td><span class="pp">#define</span> <a id="8285c9" class="tk">PWR_CR_PLS_LEV4</a>                ((<a id="8285c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; PVD level 4 */</span></td></tr>
<tr name="8286" id="8286">
<td><a id="l8286" class='ln'>8286</a></td><td><span class="pp">#define</span> <a id="8286c9" class="tk">PWR_CR_PLS_LEV5</a>                ((<a id="8286c42" class="tk">uint32_t</a>)0x000000A0)    <span class="ct">/*!&lt; PVD level 5 */</span></td></tr>
<tr name="8287" id="8287">
<td><a id="l8287" class='ln'>8287</a></td><td><span class="pp">#define</span> <a id="8287c9" class="tk">PWR_CR_PLS_LEV6</a>                ((<a id="8287c42" class="tk">uint32_t</a>)0x000000C0)    <span class="ct">/*!&lt; PVD level 6 */</span></td></tr>
<tr name="8288" id="8288">
<td><a id="l8288" class='ln'>8288</a></td><td><span class="pp">#define</span> <a id="8288c9" class="tk">PWR_CR_PLS_LEV7</a>                ((<a id="8288c42" class="tk">uint32_t</a>)0x000000E0)    <span class="ct">/*!&lt; PVD level 7 */</span></td></tr>
<tr name="8289" id="8289">
<td><a id="l8289" class='ln'>8289</a></td><td><span class="pp">#define</span> <a id="8289c9" class="tk">PWR_CR_DBP</a>                     ((<a id="8289c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Disable Backup Domain write protection                     */</span></td></tr>
<tr name="8290" id="8290">
<td><a id="l8290" class='ln'>8290</a></td><td><span class="pp">#define</span> <a id="8290c9" class="tk">PWR_CR_FPDS</a>                    ((<a id="8290c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Flash power down in Stop mode                              */</span></td></tr>
<tr name="8291" id="8291">
<td><a id="l8291" class='ln'>8291</a></td><td><span class="pp">#define</span> <a id="8291c9" class="tk">PWR_CR_LPUDS</a>                   ((<a id="8291c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Low-Power Regulator in Stop under-drive mode               */</span></td></tr>
<tr name="8292" id="8292">
<td><a id="l8292" class='ln'>8292</a></td><td><span class="pp">#define</span> <a id="8292c9" class="tk">PWR_CR_MRUDS</a>                   ((<a id="8292c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; Main regulator in Stop under-drive mode                    */</span></td></tr>
<tr name="8293" id="8293">
<td><a id="l8293" class='ln'>8293</a></td><td><span class="pp">#define</span> <a id="8293c9" class="tk">PWR_CR_LPLVDS</a>                  ((<a id="8293c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Low-power regulator Low Voltage in Deep Sleep mode         */</span></td></tr>
<tr name="8294" id="8294">
<td><a id="l8294" class='ln'>8294</a></td><td><span class="pp">#define</span> <a id="8294c9" class="tk">PWR_CR_MRLVDS</a>                  ((<a id="8294c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; Main regulator Low Voltage in Deep Sleep mode              */</span></td></tr>
<tr name="8295" id="8295">
<td><a id="l8295" class='ln'>8295</a></td><td><span class="pp">#define</span> <a id="8295c9" class="tk">PWR_CR_ADCDC1</a>                  ((<a id="8295c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Refer to AN4073 on how to use this bit */</span></td></tr>
<tr name="8296" id="8296">
<td><a id="l8296" class='ln'>8296</a></td><td><span class="pp">#define</span> <a id="8296c9" class="tk">PWR_CR_VOS</a>                     ((<a id="8296c42" class="tk">uint32_t</a>)0x0000C000)    <span class="ct">/*!&lt; VOS[1:0] bits (Regulator voltage scaling output selection) */</span></td></tr>
<tr name="8297" id="8297">
<td><a id="l8297" class='ln'>8297</a></td><td><span class="pp">#define</span> <a id="8297c9" class="tk">PWR_CR_VOS_0</a>                   ((<a id="8297c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="8298" id="8298">
<td><a id="l8298" class='ln'>8298</a></td><td><span class="pp">#define</span> <a id="8298c9" class="tk">PWR_CR_VOS_1</a>                   ((<a id="8298c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="8299" id="8299">
<td><a id="l8299" class='ln'>8299</a></td><td><span class="pp">#define</span> <a id="8299c9" class="tk">PWR_CR_ODEN</a>                    ((<a id="8299c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; Over Drive enable                   */</span></td></tr>
<tr name="8300" id="8300">
<td><a id="l8300" class='ln'>8300</a></td><td><span class="pp">#define</span> <a id="8300c9" class="tk">PWR_CR_ODSWEN</a>                  ((<a id="8300c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt; Over Drive switch enabled           */</span></td></tr>
<tr name="8301" id="8301">
<td><a id="l8301" class='ln'>8301</a></td><td><span class="pp">#define</span> <a id="8301c9" class="tk">PWR_CR_UDEN</a>                    ((<a id="8301c42" class="tk">uint32_t</a>)0x000C0000)    <span class="ct">/*!&lt; Under Drive enable in stop mode     */</span></td></tr>
<tr name="8302" id="8302">
<td><a id="l8302" class='ln'>8302</a></td><td><span class="pp">#define</span> <a id="8302c9" class="tk">PWR_CR_UDEN_0</a>                  ((<a id="8302c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt; Bit 0                               */</span></td></tr>
<tr name="8303" id="8303">
<td><a id="l8303" class='ln'>8303</a></td><td><span class="pp">#define</span> <a id="8303c9" class="tk">PWR_CR_UDEN_1</a>                  ((<a id="8303c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt; Bit 1                               */</span></td></tr>
<tr name="8304" id="8304">
<td><a id="l8304" class='ln'>8304</a></td><td><span class="pp">#define</span> <a id="8304c9" class="tk">PWR_CR_FMSSR</a>                   ((<a id="8304c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt; Flash Memory Sleep System Run        */</span></td></tr>
<tr name="8305" id="8305">
<td><a id="l8305" class='ln'>8305</a></td><td><span class="pp">#define</span> <a id="8305c9" class="tk">PWR_CR_FISSR</a>                   ((<a id="8305c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt; Flash Interface Stop while System Run */</span></td></tr>
<tr name="8306" id="8306">
<td><a id="l8306" class='ln'>8306</a></td><td></td></tr>
<tr name="8307" id="8307">
<td><a id="l8307" class='ln'>8307</a></td><td>  <span class="ct">/* Legacy define */</span></td></tr>
<tr name="8308" id="8308">
<td><a id="l8308" class='ln'>8308</a></td><td><span class="pp">#define</span> <a id="8308c9" class="tk">PWR_CR_PMODE</a>                   <a id="8308c40" class="tk">PWR_CR_VOS</a></td></tr>
<tr name="8309" id="8309">
<td><a id="l8309" class='ln'>8309</a></td><td></td></tr>
<tr name="8310" id="8310">
<td><a id="l8310" class='ln'>8310</a></td><td>  <span class="ct">/*******************  Bit definition for PWR_CSR register  ********************/</span></td></tr>
<tr name="8311" id="8311">
<td><a id="l8311" class='ln'>8311</a></td><td><span class="pp">#define</span> <a id="8311c9" class="tk">PWR_CSR_WUF</a>                    ((<a id="8311c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Wakeup Flag                                      */</span></td></tr>
<tr name="8312" id="8312">
<td><a id="l8312" class='ln'>8312</a></td><td><span class="pp">#define</span> <a id="8312c9" class="tk">PWR_CSR_SBF</a>                    ((<a id="8312c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Standby Flag                                     */</span></td></tr>
<tr name="8313" id="8313">
<td><a id="l8313" class='ln'>8313</a></td><td><span class="pp">#define</span> <a id="8313c9" class="tk">PWR_CSR_PVDO</a>                   ((<a id="8313c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; PVD Output                                       */</span></td></tr>
<tr name="8314" id="8314">
<td><a id="l8314" class='ln'>8314</a></td><td><span class="pp">#define</span> <a id="8314c9" class="tk">PWR_CSR_BRR</a>                    ((<a id="8314c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Backup regulator ready                           */</span></td></tr>
<tr name="8315" id="8315">
<td><a id="l8315" class='ln'>8315</a></td><td><span class="pp">#define</span> <a id="8315c9" class="tk">PWR_CSR_WUPP</a>                   ((<a id="8315c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; WKUP pin Polarity                                */</span></td></tr>
<tr name="8316" id="8316">
<td><a id="l8316" class='ln'>8316</a></td><td><span class="pp">#define</span> <a id="8316c9" class="tk">PWR_CSR_EWUP</a>                   ((<a id="8316c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Enable WKUP pin                                  */</span></td></tr>
<tr name="8317" id="8317">
<td><a id="l8317" class='ln'>8317</a></td><td><span class="pp">#define</span> <a id="8317c9" class="tk">PWR_CSR_BRE</a>                    ((<a id="8317c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Backup regulator enable                          */</span></td></tr>
<tr name="8318" id="8318">
<td><a id="l8318" class='ln'>8318</a></td><td><span class="pp">#define</span> <a id="8318c9" class="tk">PWR_CSR_VOSRDY</a>                 ((<a id="8318c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt; Regulator voltage scaling output selection ready */</span></td></tr>
<tr name="8319" id="8319">
<td><a id="l8319" class='ln'>8319</a></td><td><span class="pp">#define</span> <a id="8319c9" class="tk">PWR_CSR_ODRDY</a>                  ((<a id="8319c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; Over Drive generator ready                       */</span></td></tr>
<tr name="8320" id="8320">
<td><a id="l8320" class='ln'>8320</a></td><td><span class="pp">#define</span> <a id="8320c9" class="tk">PWR_CSR_ODSWRDY</a>                ((<a id="8320c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt; Over Drive Switch ready                          */</span></td></tr>
<tr name="8321" id="8321">
<td><a id="l8321" class='ln'>8321</a></td><td><span class="pp">#define</span> <a id="8321c9" class="tk">PWR_CSR_UDSWRDY</a>                ((<a id="8321c42" class="tk">uint32_t</a>)0x000C0000)    <span class="ct">/*!&lt; Under Drive ready                                */</span></td></tr>
<tr name="8322" id="8322">
<td><a id="l8322" class='ln'>8322</a></td><td></td></tr>
<tr name="8323" id="8323">
<td><a id="l8323" class='ln'>8323</a></td><td>  <span class="ct">/* Legacy define */</span></td></tr>
<tr name="8324" id="8324">
<td><a id="l8324" class='ln'>8324</a></td><td><span class="pp">#define</span> <a id="8324c9" class="tk">PWR_CSR_REGRDY</a>                 <a id="8324c40" class="tk">PWR_CSR_VOSRDY</a></td></tr>
<tr name="8325" id="8325">
<td><a id="l8325" class='ln'>8325</a></td><td><span class="pp">#if</span> <a id="8325c5" class="tk">defined</a>(<a id="8325c13" class="tk">STM32F412xG</a>) <a id="8325c26" class="tk">||</a> <a id="8325c29" class="tk">defined</a>(<a id="8325c37" class="tk">STM32F446xx</a>) <a id="8325c50" class="tk">||</a> <a id="8325c53" class="tk">defined</a>(<a id="8325c61" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="8326" id="8326">
<td><a id="l8326" class='ln'>8326</a></td><td></td></tr>
<tr name="8327" id="8327">
<td><a id="l8327" class='ln'>8327</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="8328" id="8328">
<td><a id="l8328" class='ln'>8328</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="8329" id="8329">
<td><a id="l8329" class='ln'>8329</a></td><td>  <span class="ct">/*                                    QUADSPI                                 */</span></td></tr>
<tr name="8330" id="8330">
<td><a id="l8330" class='ln'>8330</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="8331" id="8331">
<td><a id="l8331" class='ln'>8331</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="8332" id="8332">
<td><a id="l8332" class='ln'>8332</a></td><td>  <span class="ct">/*****************  Bit definition for QUADSPI_CR register  *******************/</span></td></tr>
<tr name="8333" id="8333">
<td><a id="l8333" class='ln'>8333</a></td><td><span class="pp">#define</span> <a id="8333c9" class="tk">QUADSPI_CR_EN</a>                  ((<a id="8333c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Enable                             */</span></td></tr>
<tr name="8334" id="8334">
<td><a id="l8334" class='ln'>8334</a></td><td><span class="pp">#define</span> <a id="8334c9" class="tk">QUADSPI_CR_ABORT</a>               ((<a id="8334c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Abort request                      */</span></td></tr>
<tr name="8335" id="8335">
<td><a id="l8335" class='ln'>8335</a></td><td><span class="pp">#define</span> <a id="8335c9" class="tk">QUADSPI_CR_DMAEN</a>               ((<a id="8335c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; DMA Enable                         */</span></td></tr>
<tr name="8336" id="8336">
<td><a id="l8336" class='ln'>8336</a></td><td><span class="pp">#define</span> <a id="8336c9" class="tk">QUADSPI_CR_TCEN</a>                ((<a id="8336c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Timeout Counter Enable             */</span></td></tr>
<tr name="8337" id="8337">
<td><a id="l8337" class='ln'>8337</a></td><td><span class="pp">#define</span> <a id="8337c9" class="tk">QUADSPI_CR_SSHIFT</a>              ((<a id="8337c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; SSHIFT Sample Shift                */</span></td></tr>
<tr name="8338" id="8338">
<td><a id="l8338" class='ln'>8338</a></td><td><span class="pp">#define</span> <a id="8338c9" class="tk">QUADSPI_CR_DFM</a>                 ((<a id="8338c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; Dual Flash Mode                    */</span></td></tr>
<tr name="8339" id="8339">
<td><a id="l8339" class='ln'>8339</a></td><td><span class="pp">#define</span> <a id="8339c9" class="tk">QUADSPI_CR_FSEL</a>                ((<a id="8339c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; Flash Select                       */</span></td></tr>
<tr name="8340" id="8340">
<td><a id="l8340" class='ln'>8340</a></td><td><span class="pp">#define</span> <a id="8340c9" class="tk">QUADSPI_CR_FTHRES</a>              ((<a id="8340c42" class="tk">uint32_t</a>)0x00001F00)    <span class="ct">/*!&lt; FTHRES[3:0] FIFO Level             */</span></td></tr>
<tr name="8341" id="8341">
<td><a id="l8341" class='ln'>8341</a></td><td><span class="pp">#define</span> <a id="8341c9" class="tk">QUADSPI_CR_FTHRES_0</a>            ((<a id="8341c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="8342" id="8342">
<td><a id="l8342" class='ln'>8342</a></td><td><span class="pp">#define</span> <a id="8342c9" class="tk">QUADSPI_CR_FTHRES_1</a>            ((<a id="8342c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="8343" id="8343">
<td><a id="l8343" class='ln'>8343</a></td><td><span class="pp">#define</span> <a id="8343c9" class="tk">QUADSPI_CR_FTHRES_2</a>            ((<a id="8343c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Bit 2 */</span></td></tr>
<tr name="8344" id="8344">
<td><a id="l8344" class='ln'>8344</a></td><td><span class="pp">#define</span> <a id="8344c9" class="tk">QUADSPI_CR_FTHRES_3</a>            ((<a id="8344c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; Bit 3 */</span></td></tr>
<tr name="8345" id="8345">
<td><a id="l8345" class='ln'>8345</a></td><td><span class="pp">#define</span> <a id="8345c9" class="tk">QUADSPI_CR_FTHRES_4</a>            ((<a id="8345c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Bit 4 */</span></td></tr>
<tr name="8346" id="8346">
<td><a id="l8346" class='ln'>8346</a></td><td><span class="pp">#define</span> <a id="8346c9" class="tk">QUADSPI_CR_TEIE</a>                ((<a id="8346c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; Transfer Error Interrupt Enable    */</span></td></tr>
<tr name="8347" id="8347">
<td><a id="l8347" class='ln'>8347</a></td><td><span class="pp">#define</span> <a id="8347c9" class="tk">QUADSPI_CR_TCIE</a>                ((<a id="8347c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt; Transfer Complete Interrupt Enable */</span></td></tr>
<tr name="8348" id="8348">
<td><a id="l8348" class='ln'>8348</a></td><td><span class="pp">#define</span> <a id="8348c9" class="tk">QUADSPI_CR_FTIE</a>                ((<a id="8348c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt; FIFO Threshold Interrupt Enable    */</span></td></tr>
<tr name="8349" id="8349">
<td><a id="l8349" class='ln'>8349</a></td><td><span class="pp">#define</span> <a id="8349c9" class="tk">QUADSPI_CR_SMIE</a>                ((<a id="8349c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt; Status Match Interrupt Enable      */</span></td></tr>
<tr name="8350" id="8350">
<td><a id="l8350" class='ln'>8350</a></td><td><span class="pp">#define</span> <a id="8350c9" class="tk">QUADSPI_CR_TOIE</a>                ((<a id="8350c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt; TimeOut Interrupt Enable           */</span></td></tr>
<tr name="8351" id="8351">
<td><a id="l8351" class='ln'>8351</a></td><td><span class="pp">#define</span> <a id="8351c9" class="tk">QUADSPI_CR_APMS</a>                ((<a id="8351c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt; Bit 1                              */</span></td></tr>
<tr name="8352" id="8352">
<td><a id="l8352" class='ln'>8352</a></td><td><span class="pp">#define</span> <a id="8352c9" class="tk">QUADSPI_CR_PMM</a>                 ((<a id="8352c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt; Polling Match Mode                 */</span></td></tr>
<tr name="8353" id="8353">
<td><a id="l8353" class='ln'>8353</a></td><td><span class="pp">#define</span> <a id="8353c9" class="tk">QUADSPI_CR_PRESCALER</a>           ((<a id="8353c42" class="tk">uint32_t</a>)0xFF000000)    <span class="ct">/*!&lt; PRESCALER[7:0] Clock prescaler     */</span></td></tr>
<tr name="8354" id="8354">
<td><a id="l8354" class='ln'>8354</a></td><td><span class="pp">#define</span> <a id="8354c9" class="tk">QUADSPI_CR_PRESCALER_0</a>         ((<a id="8354c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="8355" id="8355">
<td><a id="l8355" class='ln'>8355</a></td><td><span class="pp">#define</span> <a id="8355c9" class="tk">QUADSPI_CR_PRESCALER_1</a>         ((<a id="8355c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="8356" id="8356">
<td><a id="l8356" class='ln'>8356</a></td><td><span class="pp">#define</span> <a id="8356c9" class="tk">QUADSPI_CR_PRESCALER_2</a>         ((<a id="8356c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt; Bit 2 */</span></td></tr>
<tr name="8357" id="8357">
<td><a id="l8357" class='ln'>8357</a></td><td><span class="pp">#define</span> <a id="8357c9" class="tk">QUADSPI_CR_PRESCALER_3</a>         ((<a id="8357c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt; Bit 3 */</span></td></tr>
<tr name="8358" id="8358">
<td><a id="l8358" class='ln'>8358</a></td><td><span class="pp">#define</span> <a id="8358c9" class="tk">QUADSPI_CR_PRESCALER_4</a>         ((<a id="8358c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt; Bit 4 */</span></td></tr>
<tr name="8359" id="8359">
<td><a id="l8359" class='ln'>8359</a></td><td><span class="pp">#define</span> <a id="8359c9" class="tk">QUADSPI_CR_PRESCALER_5</a>         ((<a id="8359c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/*!&lt; Bit 5 */</span></td></tr>
<tr name="8360" id="8360">
<td><a id="l8360" class='ln'>8360</a></td><td><span class="pp">#define</span> <a id="8360c9" class="tk">QUADSPI_CR_PRESCALER_6</a>         ((<a id="8360c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt; Bit 6 */</span></td></tr>
<tr name="8361" id="8361">
<td><a id="l8361" class='ln'>8361</a></td><td><span class="pp">#define</span> <a id="8361c9" class="tk">QUADSPI_CR_PRESCALER_7</a>         ((<a id="8361c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt; Bit 7 */</span></td></tr>
<tr name="8362" id="8362">
<td><a id="l8362" class='ln'>8362</a></td><td></td></tr>
<tr name="8363" id="8363">
<td><a id="l8363" class='ln'>8363</a></td><td>  <span class="ct">/*****************  Bit definition for QUADSPI_DCR register  ******************/</span></td></tr>
<tr name="8364" id="8364">
<td><a id="l8364" class='ln'>8364</a></td><td><span class="pp">#define</span> <a id="8364c9" class="tk">QUADSPI_DCR_CKMODE</a>             ((<a id="8364c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Mode 0 / Mode 3                 */</span></td></tr>
<tr name="8365" id="8365">
<td><a id="l8365" class='ln'>8365</a></td><td><span class="pp">#define</span> <a id="8365c9" class="tk">QUADSPI_DCR_CSHT</a>               ((<a id="8365c42" class="tk">uint32_t</a>)0x00000700)    <span class="ct">/*!&lt; CSHT[2:0]: ChipSelect High Time */</span></td></tr>
<tr name="8366" id="8366">
<td><a id="l8366" class='ln'>8366</a></td><td><span class="pp">#define</span> <a id="8366c9" class="tk">QUADSPI_DCR_CSHT_0</a>             ((<a id="8366c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="8367" id="8367">
<td><a id="l8367" class='ln'>8367</a></td><td><span class="pp">#define</span> <a id="8367c9" class="tk">QUADSPI_DCR_CSHT_1</a>             ((<a id="8367c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="8368" id="8368">
<td><a id="l8368" class='ln'>8368</a></td><td><span class="pp">#define</span> <a id="8368c9" class="tk">QUADSPI_DCR_CSHT_2</a>             ((<a id="8368c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Bit 2 */</span></td></tr>
<tr name="8369" id="8369">
<td><a id="l8369" class='ln'>8369</a></td><td><span class="pp">#define</span> <a id="8369c9" class="tk">QUADSPI_DCR_FSIZE</a>              ((<a id="8369c42" class="tk">uint32_t</a>)0x001F0000)    <span class="ct">/*!&lt; FSIZE[4:0]: Flash Size          */</span></td></tr>
<tr name="8370" id="8370">
<td><a id="l8370" class='ln'>8370</a></td><td><span class="pp">#define</span> <a id="8370c9" class="tk">QUADSPI_DCR_FSIZE_0</a>            ((<a id="8370c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="8371" id="8371">
<td><a id="l8371" class='ln'>8371</a></td><td><span class="pp">#define</span> <a id="8371c9" class="tk">QUADSPI_DCR_FSIZE_1</a>            ((<a id="8371c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="8372" id="8372">
<td><a id="l8372" class='ln'>8372</a></td><td><span class="pp">#define</span> <a id="8372c9" class="tk">QUADSPI_DCR_FSIZE_2</a>            ((<a id="8372c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt; Bit 2 */</span></td></tr>
<tr name="8373" id="8373">
<td><a id="l8373" class='ln'>8373</a></td><td><span class="pp">#define</span> <a id="8373c9" class="tk">QUADSPI_DCR_FSIZE_3</a>            ((<a id="8373c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt; Bit 3 */</span></td></tr>
<tr name="8374" id="8374">
<td><a id="l8374" class='ln'>8374</a></td><td><span class="pp">#define</span> <a id="8374c9" class="tk">QUADSPI_DCR_FSIZE_4</a>            ((<a id="8374c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt; Bit 4 */</span></td></tr>
<tr name="8375" id="8375">
<td><a id="l8375" class='ln'>8375</a></td><td></td></tr>
<tr name="8376" id="8376">
<td><a id="l8376" class='ln'>8376</a></td><td>  <span class="ct">/******************  Bit definition for QUADSPI_SR register  *******************/</span></td></tr>
<tr name="8377" id="8377">
<td><a id="l8377" class='ln'>8377</a></td><td><span class="pp">#define</span> <a id="8377c9" class="tk">QUADSPI_SR_TEF</a>                 ((<a id="8377c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Transfer Error Flag     */</span></td></tr>
<tr name="8378" id="8378">
<td><a id="l8378" class='ln'>8378</a></td><td><span class="pp">#define</span> <a id="8378c9" class="tk">QUADSPI_SR_TCF</a>                 ((<a id="8378c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Transfer Complete Flag  */</span></td></tr>
<tr name="8379" id="8379">
<td><a id="l8379" class='ln'>8379</a></td><td><span class="pp">#define</span> <a id="8379c9" class="tk">QUADSPI_SR_FTF</a>                 ((<a id="8379c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; FIFO Threshlod Flag     */</span></td></tr>
<tr name="8380" id="8380">
<td><a id="l8380" class='ln'>8380</a></td><td><span class="pp">#define</span> <a id="8380c9" class="tk">QUADSPI_SR_SMF</a>                 ((<a id="8380c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Status Match Flag       */</span></td></tr>
<tr name="8381" id="8381">
<td><a id="l8381" class='ln'>8381</a></td><td><span class="pp">#define</span> <a id="8381c9" class="tk">QUADSPI_SR_TOF</a>                 ((<a id="8381c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Timeout Flag            */</span></td></tr>
<tr name="8382" id="8382">
<td><a id="l8382" class='ln'>8382</a></td><td><span class="pp">#define</span> <a id="8382c9" class="tk">QUADSPI_SR_BUSY</a>                ((<a id="8382c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Busy                    */</span></td></tr>
<tr name="8383" id="8383">
<td><a id="l8383" class='ln'>8383</a></td><td><span class="pp">#define</span> <a id="8383c9" class="tk">QUADSPI_SR_FLEVEL</a>              ((<a id="8383c42" class="tk">uint32_t</a>)0x00003F00)    <span class="ct">/*!&lt; FIFO Level              */</span></td></tr>
<tr name="8384" id="8384">
<td><a id="l8384" class='ln'>8384</a></td><td><span class="pp">#define</span> <a id="8384c9" class="tk">QUADSPI_SR_FLEVEL_0</a>            ((<a id="8384c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="8385" id="8385">
<td><a id="l8385" class='ln'>8385</a></td><td><span class="pp">#define</span> <a id="8385c9" class="tk">QUADSPI_SR_FLEVEL_1</a>            ((<a id="8385c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="8386" id="8386">
<td><a id="l8386" class='ln'>8386</a></td><td><span class="pp">#define</span> <a id="8386c9" class="tk">QUADSPI_SR_FLEVEL_2</a>            ((<a id="8386c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Bit 2 */</span></td></tr>
<tr name="8387" id="8387">
<td><a id="l8387" class='ln'>8387</a></td><td><span class="pp">#define</span> <a id="8387c9" class="tk">QUADSPI_SR_FLEVEL_3</a>            ((<a id="8387c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; Bit 3 */</span></td></tr>
<tr name="8388" id="8388">
<td><a id="l8388" class='ln'>8388</a></td><td><span class="pp">#define</span> <a id="8388c9" class="tk">QUADSPI_SR_FLEVEL_4</a>            ((<a id="8388c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Bit 4 */</span></td></tr>
<tr name="8389" id="8389">
<td><a id="l8389" class='ln'>8389</a></td><td><span class="pp">#define</span> <a id="8389c9" class="tk">QUADSPI_SR_FLEVEL_5</a>            ((<a id="8389c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Bit 5 */</span></td></tr>
<tr name="8390" id="8390">
<td><a id="l8390" class='ln'>8390</a></td><td></td></tr>
<tr name="8391" id="8391">
<td><a id="l8391" class='ln'>8391</a></td><td>  <span class="ct">/******************  Bit definition for QUADSPI_FCR register  ******************/</span></td></tr>
<tr name="8392" id="8392">
<td><a id="l8392" class='ln'>8392</a></td><td><span class="pp">#define</span> <a id="8392c9" class="tk">QUADSPI_FCR_CTEF</a>               ((<a id="8392c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Clear Transfer Error Flag    */</span></td></tr>
<tr name="8393" id="8393">
<td><a id="l8393" class='ln'>8393</a></td><td><span class="pp">#define</span> <a id="8393c9" class="tk">QUADSPI_FCR_CTCF</a>               ((<a id="8393c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Clear Transfer Complete Flag */</span></td></tr>
<tr name="8394" id="8394">
<td><a id="l8394" class='ln'>8394</a></td><td><span class="pp">#define</span> <a id="8394c9" class="tk">QUADSPI_FCR_CSMF</a>               ((<a id="8394c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Clear Status Match Flag      */</span></td></tr>
<tr name="8395" id="8395">
<td><a id="l8395" class='ln'>8395</a></td><td><span class="pp">#define</span> <a id="8395c9" class="tk">QUADSPI_FCR_CTOF</a>               ((<a id="8395c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Clear Timeout Flag           */</span></td></tr>
<tr name="8396" id="8396">
<td><a id="l8396" class='ln'>8396</a></td><td></td></tr>
<tr name="8397" id="8397">
<td><a id="l8397" class='ln'>8397</a></td><td>  <span class="ct">/******************  Bit definition for QUADSPI_DLR register  ******************/</span></td></tr>
<tr name="8398" id="8398">
<td><a id="l8398" class='ln'>8398</a></td><td><span class="pp">#define</span> <a id="8398c9" class="tk">QUADSPI_DLR_DL</a>                 ((<a id="8398c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/*!&lt; DL[31:0]: Data Length */</span></td></tr>
<tr name="8399" id="8399">
<td><a id="l8399" class='ln'>8399</a></td><td></td></tr>
<tr name="8400" id="8400">
<td><a id="l8400" class='ln'>8400</a></td><td>  <span class="ct">/******************  Bit definition for QUADSPI_CCR register  ******************/</span></td></tr>
<tr name="8401" id="8401">
<td><a id="l8401" class='ln'>8401</a></td><td><span class="pp">#define</span> <a id="8401c9" class="tk">QUADSPI_CCR_INSTRUCTION</a>        ((<a id="8401c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt; INSTRUCTION[7:0]: Instruction */</span></td></tr>
<tr name="8402" id="8402">
<td><a id="l8402" class='ln'>8402</a></td><td><span class="pp">#define</span> <a id="8402c9" class="tk">QUADSPI_CCR_INSTRUCTION_0</a>      ((<a id="8402c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="8403" id="8403">
<td><a id="l8403" class='ln'>8403</a></td><td><span class="pp">#define</span> <a id="8403c9" class="tk">QUADSPI_CCR_INSTRUCTION_1</a>      ((<a id="8403c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="8404" id="8404">
<td><a id="l8404" class='ln'>8404</a></td><td><span class="pp">#define</span> <a id="8404c9" class="tk">QUADSPI_CCR_INSTRUCTION_2</a>      ((<a id="8404c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Bit 2 */</span></td></tr>
<tr name="8405" id="8405">
<td><a id="l8405" class='ln'>8405</a></td><td><span class="pp">#define</span> <a id="8405c9" class="tk">QUADSPI_CCR_INSTRUCTION_3</a>      ((<a id="8405c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Bit 3 */</span></td></tr>
<tr name="8406" id="8406">
<td><a id="l8406" class='ln'>8406</a></td><td><span class="pp">#define</span> <a id="8406c9" class="tk">QUADSPI_CCR_INSTRUCTION_4</a>      ((<a id="8406c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Bit 4 */</span></td></tr>
<tr name="8407" id="8407">
<td><a id="l8407" class='ln'>8407</a></td><td><span class="pp">#define</span> <a id="8407c9" class="tk">QUADSPI_CCR_INSTRUCTION_5</a>      ((<a id="8407c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Bit 5 */</span></td></tr>
<tr name="8408" id="8408">
<td><a id="l8408" class='ln'>8408</a></td><td><span class="pp">#define</span> <a id="8408c9" class="tk">QUADSPI_CCR_INSTRUCTION_6</a>      ((<a id="8408c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; Bit 6 */</span></td></tr>
<tr name="8409" id="8409">
<td><a id="l8409" class='ln'>8409</a></td><td><span class="pp">#define</span> <a id="8409c9" class="tk">QUADSPI_CCR_INSTRUCTION_7</a>      ((<a id="8409c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; Bit 7 */</span></td></tr>
<tr name="8410" id="8410">
<td><a id="l8410" class='ln'>8410</a></td><td><span class="pp">#define</span> <a id="8410c9" class="tk">QUADSPI_CCR_IMODE</a>              ((<a id="8410c42" class="tk">uint32_t</a>)0x00000300)    <span class="ct">/*!&lt; IMODE[1:0]: Instruction Mode */</span></td></tr>
<tr name="8411" id="8411">
<td><a id="l8411" class='ln'>8411</a></td><td><span class="pp">#define</span> <a id="8411c9" class="tk">QUADSPI_CCR_IMODE_0</a>            ((<a id="8411c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="8412" id="8412">
<td><a id="l8412" class='ln'>8412</a></td><td><span class="pp">#define</span> <a id="8412c9" class="tk">QUADSPI_CCR_IMODE_1</a>            ((<a id="8412c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="8413" id="8413">
<td><a id="l8413" class='ln'>8413</a></td><td><span class="pp">#define</span> <a id="8413c9" class="tk">QUADSPI_CCR_ADMODE</a>             ((<a id="8413c42" class="tk">uint32_t</a>)0x00000C00)    <span class="ct">/*!&lt; ADMODE[1:0]: Address Mode */</span></td></tr>
<tr name="8414" id="8414">
<td><a id="l8414" class='ln'>8414</a></td><td><span class="pp">#define</span> <a id="8414c9" class="tk">QUADSPI_CCR_ADMODE_0</a>           ((<a id="8414c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="8415" id="8415">
<td><a id="l8415" class='ln'>8415</a></td><td><span class="pp">#define</span> <a id="8415c9" class="tk">QUADSPI_CCR_ADMODE_1</a>           ((<a id="8415c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="8416" id="8416">
<td><a id="l8416" class='ln'>8416</a></td><td><span class="pp">#define</span> <a id="8416c9" class="tk">QUADSPI_CCR_ADSIZE</a>             ((<a id="8416c42" class="tk">uint32_t</a>)0x00003000)    <span class="ct">/*!&lt; ADSIZE[1:0]: Address Size */</span></td></tr>
<tr name="8417" id="8417">
<td><a id="l8417" class='ln'>8417</a></td><td><span class="pp">#define</span> <a id="8417c9" class="tk">QUADSPI_CCR_ADSIZE_0</a>           ((<a id="8417c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="8418" id="8418">
<td><a id="l8418" class='ln'>8418</a></td><td><span class="pp">#define</span> <a id="8418c9" class="tk">QUADSPI_CCR_ADSIZE_1</a>           ((<a id="8418c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="8419" id="8419">
<td><a id="l8419" class='ln'>8419</a></td><td><span class="pp">#define</span> <a id="8419c9" class="tk">QUADSPI_CCR_ABMODE</a>             ((<a id="8419c42" class="tk">uint32_t</a>)0x0000C000)    <span class="ct">/*!&lt; ABMODE[1:0]: Alternate Bytes Mode */</span></td></tr>
<tr name="8420" id="8420">
<td><a id="l8420" class='ln'>8420</a></td><td><span class="pp">#define</span> <a id="8420c9" class="tk">QUADSPI_CCR_ABMODE_0</a>           ((<a id="8420c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="8421" id="8421">
<td><a id="l8421" class='ln'>8421</a></td><td><span class="pp">#define</span> <a id="8421c9" class="tk">QUADSPI_CCR_ABMODE_1</a>           ((<a id="8421c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="8422" id="8422">
<td><a id="l8422" class='ln'>8422</a></td><td><span class="pp">#define</span> <a id="8422c9" class="tk">QUADSPI_CCR_ABSIZE</a>             ((<a id="8422c42" class="tk">uint32_t</a>)0x00030000)    <span class="ct">/*!&lt; ABSIZE[1:0]: Instruction Mode */</span></td></tr>
<tr name="8423" id="8423">
<td><a id="l8423" class='ln'>8423</a></td><td><span class="pp">#define</span> <a id="8423c9" class="tk">QUADSPI_CCR_ABSIZE_0</a>           ((<a id="8423c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="8424" id="8424">
<td><a id="l8424" class='ln'>8424</a></td><td><span class="pp">#define</span> <a id="8424c9" class="tk">QUADSPI_CCR_ABSIZE_1</a>           ((<a id="8424c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="8425" id="8425">
<td><a id="l8425" class='ln'>8425</a></td><td><span class="pp">#define</span> <a id="8425c9" class="tk">QUADSPI_CCR_DCYC</a>               ((<a id="8425c42" class="tk">uint32_t</a>)0x007C0000)    <span class="ct">/*!&lt; DCYC[4:0]: Dummy Cycles */</span></td></tr>
<tr name="8426" id="8426">
<td><a id="l8426" class='ln'>8426</a></td><td><span class="pp">#define</span> <a id="8426c9" class="tk">QUADSPI_CCR_DCYC_0</a>             ((<a id="8426c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="8427" id="8427">
<td><a id="l8427" class='ln'>8427</a></td><td><span class="pp">#define</span> <a id="8427c9" class="tk">QUADSPI_CCR_DCYC_1</a>             ((<a id="8427c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="8428" id="8428">
<td><a id="l8428" class='ln'>8428</a></td><td><span class="pp">#define</span> <a id="8428c9" class="tk">QUADSPI_CCR_DCYC_2</a>             ((<a id="8428c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt; Bit 2 */</span></td></tr>
<tr name="8429" id="8429">
<td><a id="l8429" class='ln'>8429</a></td><td><span class="pp">#define</span> <a id="8429c9" class="tk">QUADSPI_CCR_DCYC_3</a>             ((<a id="8429c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt; Bit 3 */</span></td></tr>
<tr name="8430" id="8430">
<td><a id="l8430" class='ln'>8430</a></td><td><span class="pp">#define</span> <a id="8430c9" class="tk">QUADSPI_CCR_DCYC_4</a>             ((<a id="8430c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt; Bit 4 */</span></td></tr>
<tr name="8431" id="8431">
<td><a id="l8431" class='ln'>8431</a></td><td><span class="pp">#define</span> <a id="8431c9" class="tk">QUADSPI_CCR_DMODE</a>              ((<a id="8431c42" class="tk">uint32_t</a>)0x03000000)    <span class="ct">/*!&lt; DMODE[1:0]: Data Mode */</span></td></tr>
<tr name="8432" id="8432">
<td><a id="l8432" class='ln'>8432</a></td><td><span class="pp">#define</span> <a id="8432c9" class="tk">QUADSPI_CCR_DMODE_0</a>            ((<a id="8432c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="8433" id="8433">
<td><a id="l8433" class='ln'>8433</a></td><td><span class="pp">#define</span> <a id="8433c9" class="tk">QUADSPI_CCR_DMODE_1</a>            ((<a id="8433c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="8434" id="8434">
<td><a id="l8434" class='ln'>8434</a></td><td><span class="pp">#define</span> <a id="8434c9" class="tk">QUADSPI_CCR_FMODE</a>              ((<a id="8434c42" class="tk">uint32_t</a>)0x0C000000)    <span class="ct">/*!&lt; FMODE[1:0]: Functional Mode */</span></td></tr>
<tr name="8435" id="8435">
<td><a id="l8435" class='ln'>8435</a></td><td><span class="pp">#define</span> <a id="8435c9" class="tk">QUADSPI_CCR_FMODE_0</a>            ((<a id="8435c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="8436" id="8436">
<td><a id="l8436" class='ln'>8436</a></td><td><span class="pp">#define</span> <a id="8436c9" class="tk">QUADSPI_CCR_FMODE_1</a>            ((<a id="8436c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="8437" id="8437">
<td><a id="l8437" class='ln'>8437</a></td><td><span class="pp">#define</span> <a id="8437c9" class="tk">QUADSPI_CCR_SIOO</a>               ((<a id="8437c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/*!&lt; SIOO: Send Instruction Only Once Mode */</span></td></tr>
<tr name="8438" id="8438">
<td><a id="l8438" class='ln'>8438</a></td><td><span class="pp">#define</span> <a id="8438c9" class="tk">QUADSPI_CCR_DHHC</a>               ((<a id="8438c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/*!&lt; DHHC: Delay Half Hclk Cycle */</span></td></tr>
<tr name="8439" id="8439">
<td><a id="l8439" class='ln'>8439</a></td><td><span class="pp">#define</span> <a id="8439c9" class="tk">QUADSPI_CCR_DDRM</a>               ((<a id="8439c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/*!&lt; DDRM: Double Data Rate Mode */</span></td></tr>
<tr name="8440" id="8440">
<td><a id="l8440" class='ln'>8440</a></td><td></td></tr>
<tr name="8441" id="8441">
<td><a id="l8441" class='ln'>8441</a></td><td>  <span class="ct">/******************  Bit definition for QUADSPI_AR register  *******************/</span></td></tr>
<tr name="8442" id="8442">
<td><a id="l8442" class='ln'>8442</a></td><td><span class="pp">#define</span> <a id="8442c9" class="tk">QUADSPI_AR_ADDRESS</a>             ((<a id="8442c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/*!&lt; ADDRESS[31:0]: Address */</span></td></tr>
<tr name="8443" id="8443">
<td><a id="l8443" class='ln'>8443</a></td><td></td></tr>
<tr name="8444" id="8444">
<td><a id="l8444" class='ln'>8444</a></td><td>  <span class="ct">/******************  Bit definition for QUADSPI_ABR register  ******************/</span></td></tr>
<tr name="8445" id="8445">
<td><a id="l8445" class='ln'>8445</a></td><td><span class="pp">#define</span> <a id="8445c9" class="tk">QUADSPI_ABR_ALTERNATE</a>          ((<a id="8445c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/*!&lt; ALTERNATE[31:0]: Alternate Bytes */</span></td></tr>
<tr name="8446" id="8446">
<td><a id="l8446" class='ln'>8446</a></td><td></td></tr>
<tr name="8447" id="8447">
<td><a id="l8447" class='ln'>8447</a></td><td>  <span class="ct">/******************  Bit definition for QUADSPI_DR register  *******************/</span></td></tr>
<tr name="8448" id="8448">
<td><a id="l8448" class='ln'>8448</a></td><td><span class="pp">#define</span> <a id="8448c9" class="tk">QUADSPI_DR_DATA</a>                ((<a id="8448c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/*!&lt; DATA[31:0]: Data */</span></td></tr>
<tr name="8449" id="8449">
<td><a id="l8449" class='ln'>8449</a></td><td></td></tr>
<tr name="8450" id="8450">
<td><a id="l8450" class='ln'>8450</a></td><td>  <span class="ct">/******************  Bit definition for QUADSPI_PSMKR register  ****************/</span></td></tr>
<tr name="8451" id="8451">
<td><a id="l8451" class='ln'>8451</a></td><td><span class="pp">#define</span> <a id="8451c9" class="tk">QUADSPI_PSMKR_MASK</a>             ((<a id="8451c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/*!&lt; MASK[31:0]: Status Mask */</span></td></tr>
<tr name="8452" id="8452">
<td><a id="l8452" class='ln'>8452</a></td><td></td></tr>
<tr name="8453" id="8453">
<td><a id="l8453" class='ln'>8453</a></td><td>  <span class="ct">/******************  Bit definition for QUADSPI_PSMAR register  ****************/</span></td></tr>
<tr name="8454" id="8454">
<td><a id="l8454" class='ln'>8454</a></td><td><span class="pp">#define</span> <a id="8454c9" class="tk">QUADSPI_PSMAR_MATCH</a>            ((<a id="8454c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/*!&lt; MATCH[31:0]: Status Match */</span></td></tr>
<tr name="8455" id="8455">
<td><a id="l8455" class='ln'>8455</a></td><td></td></tr>
<tr name="8456" id="8456">
<td><a id="l8456" class='ln'>8456</a></td><td>  <span class="ct">/******************  Bit definition for QUADSPI_PIR register  *****************/</span></td></tr>
<tr name="8457" id="8457">
<td><a id="l8457" class='ln'>8457</a></td><td><span class="pp">#define</span> <a id="8457c9" class="tk">QUADSPI_PIR_INTERVAL</a>           ((<a id="8457c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/*!&lt; INTERVAL[15:0]: Polling Interval */</span></td></tr>
<tr name="8458" id="8458">
<td><a id="l8458" class='ln'>8458</a></td><td></td></tr>
<tr name="8459" id="8459">
<td><a id="l8459" class='ln'>8459</a></td><td>  <span class="ct">/******************  Bit definition for QUADSPI_LPTR register  *****************/</span></td></tr>
<tr name="8460" id="8460">
<td><a id="l8460" class='ln'>8460</a></td><td><span class="pp">#define</span> <a id="8460c9" class="tk">QUADSPI_LPTR_TIMEOUT</a>           ((<a id="8460c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/*!&lt; TIMEOUT[15:0]: Timeout period */</span></td></tr>
<tr name="8461" id="8461">
<td><a id="l8461" class='ln'>8461</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F412xG || STM32F446xx || STM32F469_479xx */</span></td></tr>
<tr name="8462" id="8462">
<td><a id="l8462" class='ln'>8462</a></td><td></td></tr>
<tr name="8463" id="8463">
<td><a id="l8463" class='ln'>8463</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="8464" id="8464">
<td><a id="l8464" class='ln'>8464</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="8465" id="8465">
<td><a id="l8465" class='ln'>8465</a></td><td>  <span class="ct">/*                         Reset and Clock Control                            */</span></td></tr>
<tr name="8466" id="8466">
<td><a id="l8466" class='ln'>8466</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="8467" id="8467">
<td><a id="l8467" class='ln'>8467</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="8468" id="8468">
<td><a id="l8468" class='ln'>8468</a></td><td>  <span class="ct">/********************  Bit definition for RCC_CR register  ********************/</span></td></tr>
<tr name="8469" id="8469">
<td><a id="l8469" class='ln'>8469</a></td><td><span class="pp">#define</span> <a id="8469c9" class="tk">RCC_CR_HSION</a>                   ((<a id="8469c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8470" id="8470">
<td><a id="l8470" class='ln'>8470</a></td><td><span class="pp">#define</span> <a id="8470c9" class="tk">RCC_CR_HSIRDY</a>                  ((<a id="8470c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="8471" id="8471">
<td><a id="l8471" class='ln'>8471</a></td><td><span class="pp">#define</span> <a id="8471c9" class="tk">RCC_CR_HSITRIM</a>                 ((<a id="8471c42" class="tk">uint32_t</a>)0x000000F8)</td></tr>
<tr name="8472" id="8472">
<td><a id="l8472" class='ln'>8472</a></td><td><span class="pp">#define</span> <a id="8472c9" class="tk">RCC_CR_HSITRIM_0</a>               ((<a id="8472c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="8473" id="8473">
<td><a id="l8473" class='ln'>8473</a></td><td><span class="pp">#define</span> <a id="8473c9" class="tk">RCC_CR_HSITRIM_1</a>               ((<a id="8473c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="8474" id="8474">
<td><a id="l8474" class='ln'>8474</a></td><td><span class="pp">#define</span> <a id="8474c9" class="tk">RCC_CR_HSITRIM_2</a>               ((<a id="8474c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="8475" id="8475">
<td><a id="l8475" class='ln'>8475</a></td><td><span class="pp">#define</span> <a id="8475c9" class="tk">RCC_CR_HSITRIM_3</a>               ((<a id="8475c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="8476" id="8476">
<td><a id="l8476" class='ln'>8476</a></td><td><span class="pp">#define</span> <a id="8476c9" class="tk">RCC_CR_HSITRIM_4</a>               ((<a id="8476c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="8477" id="8477">
<td><a id="l8477" class='ln'>8477</a></td><td><span class="pp">#define</span> <a id="8477c9" class="tk">RCC_CR_HSICAL</a>                  ((<a id="8477c42" class="tk">uint32_t</a>)0x0000FF00)</td></tr>
<tr name="8478" id="8478">
<td><a id="l8478" class='ln'>8478</a></td><td><span class="pp">#define</span> <a id="8478c9" class="tk">RCC_CR_HSICAL_0</a>                ((<a id="8478c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="8479" id="8479">
<td><a id="l8479" class='ln'>8479</a></td><td><span class="pp">#define</span> <a id="8479c9" class="tk">RCC_CR_HSICAL_1</a>                ((<a id="8479c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="8480" id="8480">
<td><a id="l8480" class='ln'>8480</a></td><td><span class="pp">#define</span> <a id="8480c9" class="tk">RCC_CR_HSICAL_2</a>                ((<a id="8480c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="8481" id="8481">
<td><a id="l8481" class='ln'>8481</a></td><td><span class="pp">#define</span> <a id="8481c9" class="tk">RCC_CR_HSICAL_3</a>                ((<a id="8481c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="8482" id="8482">
<td><a id="l8482" class='ln'>8482</a></td><td><span class="pp">#define</span> <a id="8482c9" class="tk">RCC_CR_HSICAL_4</a>                ((<a id="8482c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="8483" id="8483">
<td><a id="l8483" class='ln'>8483</a></td><td><span class="pp">#define</span> <a id="8483c9" class="tk">RCC_CR_HSICAL_5</a>                ((<a id="8483c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="8484" id="8484">
<td><a id="l8484" class='ln'>8484</a></td><td><span class="pp">#define</span> <a id="8484c9" class="tk">RCC_CR_HSICAL_6</a>                ((<a id="8484c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="8485" id="8485">
<td><a id="l8485" class='ln'>8485</a></td><td><span class="pp">#define</span> <a id="8485c9" class="tk">RCC_CR_HSICAL_7</a>                ((<a id="8485c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="8486" id="8486">
<td><a id="l8486" class='ln'>8486</a></td><td><span class="pp">#define</span> <a id="8486c9" class="tk">RCC_CR_HSEON</a>                   ((<a id="8486c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="8487" id="8487">
<td><a id="l8487" class='ln'>8487</a></td><td><span class="pp">#define</span> <a id="8487c9" class="tk">RCC_CR_HSERDY</a>                  ((<a id="8487c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="8488" id="8488">
<td><a id="l8488" class='ln'>8488</a></td><td><span class="pp">#define</span> <a id="8488c9" class="tk">RCC_CR_HSEBYP</a>                  ((<a id="8488c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="8489" id="8489">
<td><a id="l8489" class='ln'>8489</a></td><td><span class="pp">#define</span> <a id="8489c9" class="tk">RCC_CR_CSSON</a>                   ((<a id="8489c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="8490" id="8490">
<td><a id="l8490" class='ln'>8490</a></td><td><span class="pp">#define</span> <a id="8490c9" class="tk">RCC_CR_PLLON</a>                   ((<a id="8490c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="8491" id="8491">
<td><a id="l8491" class='ln'>8491</a></td><td><span class="pp">#define</span> <a id="8491c9" class="tk">RCC_CR_PLLRDY</a>                  ((<a id="8491c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="8492" id="8492">
<td><a id="l8492" class='ln'>8492</a></td><td><span class="pp">#define</span> <a id="8492c9" class="tk">RCC_CR_PLLI2SON</a>                ((<a id="8492c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="8493" id="8493">
<td><a id="l8493" class='ln'>8493</a></td><td><span class="pp">#define</span> <a id="8493c9" class="tk">RCC_CR_PLLI2SRDY</a>               ((<a id="8493c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="8494" id="8494">
<td><a id="l8494" class='ln'>8494</a></td><td><span class="pp">#define</span> <a id="8494c9" class="tk">RCC_CR_PLLSAION</a>                ((<a id="8494c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="8495" id="8495">
<td><a id="l8495" class='ln'>8495</a></td><td><span class="pp">#define</span> <a id="8495c9" class="tk">RCC_CR_PLLSAIRDY</a>               ((<a id="8495c42" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="8496" id="8496">
<td><a id="l8496" class='ln'>8496</a></td><td></td></tr>
<tr name="8497" id="8497">
<td><a id="l8497" class='ln'>8497</a></td><td>  <span class="ct">/********************  Bit definition for RCC_PLLCFGR register  ***************/</span></td></tr>
<tr name="8498" id="8498">
<td><a id="l8498" class='ln'>8498</a></td><td><span class="pp">#define</span> <a id="8498c9" class="tk">RCC_PLLCFGR_PLLM</a>               ((<a id="8498c42" class="tk">uint32_t</a>)0x0000003F)</td></tr>
<tr name="8499" id="8499">
<td><a id="l8499" class='ln'>8499</a></td><td><span class="pp">#define</span> <a id="8499c9" class="tk">RCC_PLLCFGR_PLLM_0</a>             ((<a id="8499c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8500" id="8500">
<td><a id="l8500" class='ln'>8500</a></td><td><span class="pp">#define</span> <a id="8500c9" class="tk">RCC_PLLCFGR_PLLM_1</a>             ((<a id="8500c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="8501" id="8501">
<td><a id="l8501" class='ln'>8501</a></td><td><span class="pp">#define</span> <a id="8501c9" class="tk">RCC_PLLCFGR_PLLM_2</a>             ((<a id="8501c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="8502" id="8502">
<td><a id="l8502" class='ln'>8502</a></td><td><span class="pp">#define</span> <a id="8502c9" class="tk">RCC_PLLCFGR_PLLM_3</a>             ((<a id="8502c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="8503" id="8503">
<td><a id="l8503" class='ln'>8503</a></td><td><span class="pp">#define</span> <a id="8503c9" class="tk">RCC_PLLCFGR_PLLM_4</a>             ((<a id="8503c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="8504" id="8504">
<td><a id="l8504" class='ln'>8504</a></td><td><span class="pp">#define</span> <a id="8504c9" class="tk">RCC_PLLCFGR_PLLM_5</a>             ((<a id="8504c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="8505" id="8505">
<td><a id="l8505" class='ln'>8505</a></td><td><span class="pp">#define</span> <a id="8505c9" class="tk">RCC_PLLCFGR_PLLN</a>               ((<a id="8505c42" class="tk">uint32_t</a>)0x00007FC0)</td></tr>
<tr name="8506" id="8506">
<td><a id="l8506" class='ln'>8506</a></td><td><span class="pp">#define</span> <a id="8506c9" class="tk">RCC_PLLCFGR_PLLN_0</a>             ((<a id="8506c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="8507" id="8507">
<td><a id="l8507" class='ln'>8507</a></td><td><span class="pp">#define</span> <a id="8507c9" class="tk">RCC_PLLCFGR_PLLN_1</a>             ((<a id="8507c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="8508" id="8508">
<td><a id="l8508" class='ln'>8508</a></td><td><span class="pp">#define</span> <a id="8508c9" class="tk">RCC_PLLCFGR_PLLN_2</a>             ((<a id="8508c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="8509" id="8509">
<td><a id="l8509" class='ln'>8509</a></td><td><span class="pp">#define</span> <a id="8509c9" class="tk">RCC_PLLCFGR_PLLN_3</a>             ((<a id="8509c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="8510" id="8510">
<td><a id="l8510" class='ln'>8510</a></td><td><span class="pp">#define</span> <a id="8510c9" class="tk">RCC_PLLCFGR_PLLN_4</a>             ((<a id="8510c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="8511" id="8511">
<td><a id="l8511" class='ln'>8511</a></td><td><span class="pp">#define</span> <a id="8511c9" class="tk">RCC_PLLCFGR_PLLN_5</a>             ((<a id="8511c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="8512" id="8512">
<td><a id="l8512" class='ln'>8512</a></td><td><span class="pp">#define</span> <a id="8512c9" class="tk">RCC_PLLCFGR_PLLN_6</a>             ((<a id="8512c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="8513" id="8513">
<td><a id="l8513" class='ln'>8513</a></td><td><span class="pp">#define</span> <a id="8513c9" class="tk">RCC_PLLCFGR_PLLN_7</a>             ((<a id="8513c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="8514" id="8514">
<td><a id="l8514" class='ln'>8514</a></td><td><span class="pp">#define</span> <a id="8514c9" class="tk">RCC_PLLCFGR_PLLN_8</a>             ((<a id="8514c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="8515" id="8515">
<td><a id="l8515" class='ln'>8515</a></td><td><span class="pp">#define</span> <a id="8515c9" class="tk">RCC_PLLCFGR_PLLP</a>               ((<a id="8515c42" class="tk">uint32_t</a>)0x00030000)</td></tr>
<tr name="8516" id="8516">
<td><a id="l8516" class='ln'>8516</a></td><td><span class="pp">#define</span> <a id="8516c9" class="tk">RCC_PLLCFGR_PLLP_0</a>             ((<a id="8516c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="8517" id="8517">
<td><a id="l8517" class='ln'>8517</a></td><td><span class="pp">#define</span> <a id="8517c9" class="tk">RCC_PLLCFGR_PLLP_1</a>             ((<a id="8517c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="8518" id="8518">
<td><a id="l8518" class='ln'>8518</a></td><td><span class="pp">#define</span> <a id="8518c9" class="tk">RCC_PLLCFGR_PLLSRC</a>             ((<a id="8518c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="8519" id="8519">
<td><a id="l8519" class='ln'>8519</a></td><td><span class="pp">#define</span> <a id="8519c9" class="tk">RCC_PLLCFGR_PLLSRC_HSE</a>         ((<a id="8519c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="8520" id="8520">
<td><a id="l8520" class='ln'>8520</a></td><td><span class="pp">#define</span> <a id="8520c9" class="tk">RCC_PLLCFGR_PLLSRC_HSI</a>         ((<a id="8520c42" class="tk">uint32_t</a>)0x00000000)</td></tr>
<tr name="8521" id="8521">
<td><a id="l8521" class='ln'>8521</a></td><td><span class="pp">#define</span> <a id="8521c9" class="tk">RCC_PLLCFGR_PLLQ</a>               ((<a id="8521c42" class="tk">uint32_t</a>)0x0F000000)</td></tr>
<tr name="8522" id="8522">
<td><a id="l8522" class='ln'>8522</a></td><td><span class="pp">#define</span> <a id="8522c9" class="tk">RCC_PLLCFGR_PLLQ_0</a>             ((<a id="8522c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="8523" id="8523">
<td><a id="l8523" class='ln'>8523</a></td><td><span class="pp">#define</span> <a id="8523c9" class="tk">RCC_PLLCFGR_PLLQ_1</a>             ((<a id="8523c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="8524" id="8524">
<td><a id="l8524" class='ln'>8524</a></td><td><span class="pp">#define</span> <a id="8524c9" class="tk">RCC_PLLCFGR_PLLQ_2</a>             ((<a id="8524c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="8525" id="8525">
<td><a id="l8525" class='ln'>8525</a></td><td><span class="pp">#define</span> <a id="8525c9" class="tk">RCC_PLLCFGR_PLLQ_3</a>             ((<a id="8525c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="8526" id="8526">
<td><a id="l8526" class='ln'>8526</a></td><td><span class="pp">#if</span> <a id="8526c5" class="tk">defined</a>(<a id="8526c13" class="tk">STM32F412xG</a>) <a id="8526c26" class="tk">||</a> <a id="8526c29" class="tk">defined</a>(<a id="8526c37" class="tk">STM32F446xx</a>) <a id="8526c50" class="tk">||</a> <a id="8526c53" class="tk">defined</a>(<a id="8526c61" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="8527" id="8527">
<td><a id="l8527" class='ln'>8527</a></td><td><span class="pp">#define</span> <a id="8527c9" class="tk">RCC_PLLCFGR_PLLR</a>               ((<a id="8527c42" class="tk">uint32_t</a>)0x70000000)</td></tr>
<tr name="8528" id="8528">
<td><a id="l8528" class='ln'>8528</a></td><td><span class="pp">#define</span> <a id="8528c9" class="tk">RCC_PLLCFGR_PLLR_0</a>             ((<a id="8528c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="8529" id="8529">
<td><a id="l8529" class='ln'>8529</a></td><td><span class="pp">#define</span> <a id="8529c9" class="tk">RCC_PLLCFGR_PLLR_1</a>             ((<a id="8529c42" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="8530" id="8530">
<td><a id="l8530" class='ln'>8530</a></td><td><span class="pp">#define</span> <a id="8530c9" class="tk">RCC_PLLCFGR_PLLR_2</a>             ((<a id="8530c42" class="tk">uint32_t</a>)0x40000000)</td></tr>
<tr name="8531" id="8531">
<td><a id="l8531" class='ln'>8531</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F412xG || STM32F446xx || STM32F469_479xx */</span></td></tr>
<tr name="8532" id="8532">
<td><a id="l8532" class='ln'>8532</a></td><td></td></tr>
<tr name="8533" id="8533">
<td><a id="l8533" class='ln'>8533</a></td><td>  <span class="ct">/********************  Bit definition for RCC_CFGR register  ******************/</span></td></tr>
<tr name="8534" id="8534">
<td><a id="l8534" class='ln'>8534</a></td><td>  <span class="ct">/*!&lt; SW configuration */</span></td></tr>
<tr name="8535" id="8535">
<td><a id="l8535" class='ln'>8535</a></td><td><span class="pp">#define</span> <a id="8535c9" class="tk">RCC_CFGR_SW</a>                    ((<a id="8535c42" class="tk">uint32_t</a>)0x00000003)    <span class="ct">/*!&lt; SW[1:0] bits (System clock Switch) */</span></td></tr>
<tr name="8536" id="8536">
<td><a id="l8536" class='ln'>8536</a></td><td><span class="pp">#define</span> <a id="8536c9" class="tk">RCC_CFGR_SW_0</a>                  ((<a id="8536c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="8537" id="8537">
<td><a id="l8537" class='ln'>8537</a></td><td><span class="pp">#define</span> <a id="8537c9" class="tk">RCC_CFGR_SW_1</a>                  ((<a id="8537c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="8538" id="8538">
<td><a id="l8538" class='ln'>8538</a></td><td><span class="pp">#define</span> <a id="8538c9" class="tk">RCC_CFGR_SW_HSI</a>                ((<a id="8538c42" class="tk">uint32_t</a>)0x00000000)    <span class="ct">/*!&lt; HSI selected as system clock */</span></td></tr>
<tr name="8539" id="8539">
<td><a id="l8539" class='ln'>8539</a></td><td><span class="pp">#define</span> <a id="8539c9" class="tk">RCC_CFGR_SW_HSE</a>                ((<a id="8539c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; HSE selected as system clock */</span></td></tr>
<tr name="8540" id="8540">
<td><a id="l8540" class='ln'>8540</a></td><td><span class="pp">#define</span> <a id="8540c9" class="tk">RCC_CFGR_SW_PLL</a>                ((<a id="8540c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; PLL/PLLP selected as system clock */</span></td></tr>
<tr name="8541" id="8541">
<td><a id="l8541" class='ln'>8541</a></td><td><span class="pp">#if</span> <a id="8541c5" class="tk">defined</a>(<a id="8541c13" class="tk">STM32F412xG</a>) <a id="8541c26" class="tk">||</a> <a id="8541c29" class="tk">defined</a>(<a id="8541c37" class="tk">STM32F446xx</a>) <a id="8541c50" class="tk">||</a> <a id="8541c53" class="tk">defined</a>(<a id="8541c61" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="8542" id="8542">
<td><a id="l8542" class='ln'>8542</a></td><td><span class="pp">#define</span> <a id="8542c9" class="tk">RCC_CFGR_SW_PLLR</a>               ((<a id="8542c42" class="tk">uint32_t</a>)0x00000003)    <span class="ct">/*!&lt; PLL/PLLR selected as system clock */</span></td></tr>
<tr name="8543" id="8543">
<td><a id="l8543" class='ln'>8543</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F412xG || STM32F446xx || STM32F469_479xx */</span></td></tr>
<tr name="8544" id="8544">
<td><a id="l8544" class='ln'>8544</a></td><td></td></tr>
<tr name="8545" id="8545">
<td><a id="l8545" class='ln'>8545</a></td><td>  <span class="ct">/*!&lt; SWS configuration */</span></td></tr>
<tr name="8546" id="8546">
<td><a id="l8546" class='ln'>8546</a></td><td><span class="pp">#define</span> <a id="8546c9" class="tk">RCC_CFGR_SWS</a>                   ((<a id="8546c42" class="tk">uint32_t</a>)0x0000000C)    <span class="ct">/*!&lt; SWS[1:0] bits (System Clock Switch Status) */</span></td></tr>
<tr name="8547" id="8547">
<td><a id="l8547" class='ln'>8547</a></td><td><span class="pp">#define</span> <a id="8547c9" class="tk">RCC_CFGR_SWS_0</a>                 ((<a id="8547c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="8548" id="8548">
<td><a id="l8548" class='ln'>8548</a></td><td><span class="pp">#define</span> <a id="8548c9" class="tk">RCC_CFGR_SWS_1</a>                 ((<a id="8548c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="8549" id="8549">
<td><a id="l8549" class='ln'>8549</a></td><td><span class="pp">#define</span> <a id="8549c9" class="tk">RCC_CFGR_SWS_HSI</a>               ((<a id="8549c42" class="tk">uint32_t</a>)0x00000000)    <span class="ct">/*!&lt; HSI oscillator used as system clock */</span></td></tr>
<tr name="8550" id="8550">
<td><a id="l8550" class='ln'>8550</a></td><td><span class="pp">#define</span> <a id="8550c9" class="tk">RCC_CFGR_SWS_HSE</a>               ((<a id="8550c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; HSE oscillator used as system clock */</span></td></tr>
<tr name="8551" id="8551">
<td><a id="l8551" class='ln'>8551</a></td><td><span class="pp">#define</span> <a id="8551c9" class="tk">RCC_CFGR_SWS_PLL</a>               ((<a id="8551c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; PLL/PLLP used as system clock       */</span></td></tr>
<tr name="8552" id="8552">
<td><a id="l8552" class='ln'>8552</a></td><td><span class="pp">#if</span> <a id="8552c5" class="tk">defined</a>(<a id="8552c13" class="tk">STM32F412xG</a>) <a id="8552c26" class="tk">||</a> <a id="8552c29" class="tk">defined</a>(<a id="8552c37" class="tk">STM32F469_479xx</a>) <a id="8552c54" class="tk">||</a> <a id="8552c57" class="tk">defined</a>(<a id="8552c65" class="tk">STM32F446xx</a>)</td></tr>
<tr name="8553" id="8553">
<td><a id="l8553" class='ln'>8553</a></td><td><span class="pp">#define</span> <a id="8553c9" class="tk">RCC_CFGR_SWS_PLLR</a>              ((<a id="8553c42" class="tk">uint32_t</a>)0x0000000C)    <span class="ct">/*!&lt; PLL/PLLR used as system clock       */</span></td></tr>
<tr name="8554" id="8554">
<td><a id="l8554" class='ln'>8554</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F412xG || STM32F446xx || STM32F469_479xx */</span></td></tr>
<tr name="8555" id="8555">
<td><a id="l8555" class='ln'>8555</a></td><td></td></tr>
<tr name="8556" id="8556">
<td><a id="l8556" class='ln'>8556</a></td><td>  <span class="ct">/*!&lt; HPRE configuration */</span></td></tr>
<tr name="8557" id="8557">
<td><a id="l8557" class='ln'>8557</a></td><td><span class="pp">#define</span> <a id="8557c9" class="tk">RCC_CFGR_HPRE</a>                  ((<a id="8557c42" class="tk">uint32_t</a>)0x000000F0)    <span class="ct">/*!&lt; HPRE[3:0] bits (AHB prescaler) */</span></td></tr>
<tr name="8558" id="8558">
<td><a id="l8558" class='ln'>8558</a></td><td><span class="pp">#define</span> <a id="8558c9" class="tk">RCC_CFGR_HPRE_0</a>                ((<a id="8558c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="8559" id="8559">
<td><a id="l8559" class='ln'>8559</a></td><td><span class="pp">#define</span> <a id="8559c9" class="tk">RCC_CFGR_HPRE_1</a>                ((<a id="8559c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="8560" id="8560">
<td><a id="l8560" class='ln'>8560</a></td><td><span class="pp">#define</span> <a id="8560c9" class="tk">RCC_CFGR_HPRE_2</a>                ((<a id="8560c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; Bit 2 */</span></td></tr>
<tr name="8561" id="8561">
<td><a id="l8561" class='ln'>8561</a></td><td><span class="pp">#define</span> <a id="8561c9" class="tk">RCC_CFGR_HPRE_3</a>                ((<a id="8561c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; Bit 3 */</span></td></tr>
<tr name="8562" id="8562">
<td><a id="l8562" class='ln'>8562</a></td><td><span class="pp">#define</span> <a id="8562c9" class="tk">RCC_CFGR_HPRE_DIV1</a>             ((<a id="8562c42" class="tk">uint32_t</a>)0x00000000)    <span class="ct">/*!&lt; SYSCLK not divided */</span></td></tr>
<tr name="8563" id="8563">
<td><a id="l8563" class='ln'>8563</a></td><td><span class="pp">#define</span> <a id="8563c9" class="tk">RCC_CFGR_HPRE_DIV2</a>             ((<a id="8563c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; SYSCLK divided by 2 */</span></td></tr>
<tr name="8564" id="8564">
<td><a id="l8564" class='ln'>8564</a></td><td><span class="pp">#define</span> <a id="8564c9" class="tk">RCC_CFGR_HPRE_DIV4</a>             ((<a id="8564c42" class="tk">uint32_t</a>)0x00000090)    <span class="ct">/*!&lt; SYSCLK divided by 4 */</span></td></tr>
<tr name="8565" id="8565">
<td><a id="l8565" class='ln'>8565</a></td><td><span class="pp">#define</span> <a id="8565c9" class="tk">RCC_CFGR_HPRE_DIV8</a>             ((<a id="8565c42" class="tk">uint32_t</a>)0x000000A0)    <span class="ct">/*!&lt; SYSCLK divided by 8 */</span></td></tr>
<tr name="8566" id="8566">
<td><a id="l8566" class='ln'>8566</a></td><td><span class="pp">#define</span> <a id="8566c9" class="tk">RCC_CFGR_HPRE_DIV16</a>            ((<a id="8566c42" class="tk">uint32_t</a>)0x000000B0)    <span class="ct">/*!&lt; SYSCLK divided by 16 */</span></td></tr>
<tr name="8567" id="8567">
<td><a id="l8567" class='ln'>8567</a></td><td><span class="pp">#define</span> <a id="8567c9" class="tk">RCC_CFGR_HPRE_DIV64</a>            ((<a id="8567c42" class="tk">uint32_t</a>)0x000000C0)    <span class="ct">/*!&lt; SYSCLK divided by 64 */</span></td></tr>
<tr name="8568" id="8568">
<td><a id="l8568" class='ln'>8568</a></td><td><span class="pp">#define</span> <a id="8568c9" class="tk">RCC_CFGR_HPRE_DIV128</a>           ((<a id="8568c42" class="tk">uint32_t</a>)0x000000D0)    <span class="ct">/*!&lt; SYSCLK divided by 128 */</span></td></tr>
<tr name="8569" id="8569">
<td><a id="l8569" class='ln'>8569</a></td><td><span class="pp">#define</span> <a id="8569c9" class="tk">RCC_CFGR_HPRE_DIV256</a>           ((<a id="8569c42" class="tk">uint32_t</a>)0x000000E0)    <span class="ct">/*!&lt; SYSCLK divided by 256 */</span></td></tr>
<tr name="8570" id="8570">
<td><a id="l8570" class='ln'>8570</a></td><td><span class="pp">#define</span> <a id="8570c9" class="tk">RCC_CFGR_HPRE_DIV512</a>           ((<a id="8570c42" class="tk">uint32_t</a>)0x000000F0)    <span class="ct">/*!&lt; SYSCLK divided by 512 */</span></td></tr>
<tr name="8571" id="8571">
<td><a id="l8571" class='ln'>8571</a></td><td><span class="pp">#if</span> <a id="8571c5" class="tk">defined</a>(<a id="8571c13" class="tk">STM32F410xx</a>)</td></tr>
<tr name="8572" id="8572">
<td><a id="l8572" class='ln'>8572</a></td><td></td></tr>
<tr name="8573" id="8573">
<td><a id="l8573" class='ln'>8573</a></td><td>  <span class="ct">/*!&lt; MCO1EN configuration */</span></td></tr>
<tr name="8574" id="8574">
<td><a id="l8574" class='ln'>8574</a></td><td><span class="pp">#define</span> <a id="8574c9" class="tk">RCC_CFGR_MCO1EN</a>                ((<a id="8574c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; MCO1EN bit */</span></td></tr>
<tr name="8575" id="8575">
<td><a id="l8575" class='ln'>8575</a></td><td></td></tr>
<tr name="8576" id="8576">
<td><a id="l8576" class='ln'>8576</a></td><td>  <span class="ct">/*!&lt; MCO1EN configuration */</span></td></tr>
<tr name="8577" id="8577">
<td><a id="l8577" class='ln'>8577</a></td><td><span class="pp">#define</span> <a id="8577c9" class="tk">RCC_CFGR_MCO2EN</a>                ((<a id="8577c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; MCO2EN bit */</span></td></tr>
<tr name="8578" id="8578">
<td><a id="l8578" class='ln'>8578</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F410xx */</span></td></tr>
<tr name="8579" id="8579">
<td><a id="l8579" class='ln'>8579</a></td><td></td></tr>
<tr name="8580" id="8580">
<td><a id="l8580" class='ln'>8580</a></td><td>  <span class="ct">/*!&lt; PPRE1 configuration */</span></td></tr>
<tr name="8581" id="8581">
<td><a id="l8581" class='ln'>8581</a></td><td><span class="pp">#define</span> <a id="8581c9" class="tk">RCC_CFGR_PPRE1</a>                 ((<a id="8581c42" class="tk">uint32_t</a>)0x00001C00)    <span class="ct">/*!&lt; PRE1[2:0] bits (APB1 prescaler) */</span></td></tr>
<tr name="8582" id="8582">
<td><a id="l8582" class='ln'>8582</a></td><td><span class="pp">#define</span> <a id="8582c9" class="tk">RCC_CFGR_PPRE1_0</a>               ((<a id="8582c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="8583" id="8583">
<td><a id="l8583" class='ln'>8583</a></td><td><span class="pp">#define</span> <a id="8583c9" class="tk">RCC_CFGR_PPRE1_1</a>               ((<a id="8583c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="8584" id="8584">
<td><a id="l8584" class='ln'>8584</a></td><td><span class="pp">#define</span> <a id="8584c9" class="tk">RCC_CFGR_PPRE1_2</a>               ((<a id="8584c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; Bit 2 */</span></td></tr>
<tr name="8585" id="8585">
<td><a id="l8585" class='ln'>8585</a></td><td><span class="pp">#define</span> <a id="8585c9" class="tk">RCC_CFGR_PPRE1_DIV1</a>            ((<a id="8585c42" class="tk">uint32_t</a>)0x00000000)    <span class="ct">/*!&lt; HCLK not divided */</span></td></tr>
<tr name="8586" id="8586">
<td><a id="l8586" class='ln'>8586</a></td><td><span class="pp">#define</span> <a id="8586c9" class="tk">RCC_CFGR_PPRE1_DIV2</a>            ((<a id="8586c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt; HCLK divided by 2 */</span></td></tr>
<tr name="8587" id="8587">
<td><a id="l8587" class='ln'>8587</a></td><td><span class="pp">#define</span> <a id="8587c9" class="tk">RCC_CFGR_PPRE1_DIV4</a>            ((<a id="8587c42" class="tk">uint32_t</a>)0x00001400)    <span class="ct">/*!&lt; HCLK divided by 4 */</span></td></tr>
<tr name="8588" id="8588">
<td><a id="l8588" class='ln'>8588</a></td><td><span class="pp">#define</span> <a id="8588c9" class="tk">RCC_CFGR_PPRE1_DIV8</a>            ((<a id="8588c42" class="tk">uint32_t</a>)0x00001800)    <span class="ct">/*!&lt; HCLK divided by 8 */</span></td></tr>
<tr name="8589" id="8589">
<td><a id="l8589" class='ln'>8589</a></td><td><span class="pp">#define</span> <a id="8589c9" class="tk">RCC_CFGR_PPRE1_DIV16</a>           ((<a id="8589c42" class="tk">uint32_t</a>)0x00001C00)    <span class="ct">/*!&lt; HCLK divided by 16 */</span></td></tr>
<tr name="8590" id="8590">
<td><a id="l8590" class='ln'>8590</a></td><td></td></tr>
<tr name="8591" id="8591">
<td><a id="l8591" class='ln'>8591</a></td><td>  <span class="ct">/*!&lt; PPRE2 configuration */</span></td></tr>
<tr name="8592" id="8592">
<td><a id="l8592" class='ln'>8592</a></td><td><span class="pp">#define</span> <a id="8592c9" class="tk">RCC_CFGR_PPRE2</a>                 ((<a id="8592c42" class="tk">uint32_t</a>)0x0000E000)    <span class="ct">/*!&lt; PRE2[2:0] bits (APB2 prescaler) */</span></td></tr>
<tr name="8593" id="8593">
<td><a id="l8593" class='ln'>8593</a></td><td><span class="pp">#define</span> <a id="8593c9" class="tk">RCC_CFGR_PPRE2_0</a>               ((<a id="8593c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="8594" id="8594">
<td><a id="l8594" class='ln'>8594</a></td><td><span class="pp">#define</span> <a id="8594c9" class="tk">RCC_CFGR_PPRE2_1</a>               ((<a id="8594c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="8595" id="8595">
<td><a id="l8595" class='ln'>8595</a></td><td><span class="pp">#define</span> <a id="8595c9" class="tk">RCC_CFGR_PPRE2_2</a>               ((<a id="8595c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt; Bit 2 */</span></td></tr>
<tr name="8596" id="8596">
<td><a id="l8596" class='ln'>8596</a></td><td><span class="pp">#define</span> <a id="8596c9" class="tk">RCC_CFGR_PPRE2_DIV1</a>            ((<a id="8596c42" class="tk">uint32_t</a>)0x00000000)    <span class="ct">/*!&lt; HCLK not divided */</span></td></tr>
<tr name="8597" id="8597">
<td><a id="l8597" class='ln'>8597</a></td><td><span class="pp">#define</span> <a id="8597c9" class="tk">RCC_CFGR_PPRE2_DIV2</a>            ((<a id="8597c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt; HCLK divided by 2 */</span></td></tr>
<tr name="8598" id="8598">
<td><a id="l8598" class='ln'>8598</a></td><td><span class="pp">#define</span> <a id="8598c9" class="tk">RCC_CFGR_PPRE2_DIV4</a>            ((<a id="8598c42" class="tk">uint32_t</a>)0x0000A000)    <span class="ct">/*!&lt; HCLK divided by 4 */</span></td></tr>
<tr name="8599" id="8599">
<td><a id="l8599" class='ln'>8599</a></td><td><span class="pp">#define</span> <a id="8599c9" class="tk">RCC_CFGR_PPRE2_DIV8</a>            ((<a id="8599c42" class="tk">uint32_t</a>)0x0000C000)    <span class="ct">/*!&lt; HCLK divided by 8 */</span></td></tr>
<tr name="8600" id="8600">
<td><a id="l8600" class='ln'>8600</a></td><td><span class="pp">#define</span> <a id="8600c9" class="tk">RCC_CFGR_PPRE2_DIV16</a>           ((<a id="8600c42" class="tk">uint32_t</a>)0x0000E000)    <span class="ct">/*!&lt; HCLK divided by 16 */</span></td></tr>
<tr name="8601" id="8601">
<td><a id="l8601" class='ln'>8601</a></td><td></td></tr>
<tr name="8602" id="8602">
<td><a id="l8602" class='ln'>8602</a></td><td>  <span class="ct">/*!&lt; RTCPRE configuration */</span></td></tr>
<tr name="8603" id="8603">
<td><a id="l8603" class='ln'>8603</a></td><td><span class="pp">#define</span> <a id="8603c9" class="tk">RCC_CFGR_RTCPRE</a>                ((<a id="8603c42" class="tk">uint32_t</a>)0x001F0000)</td></tr>
<tr name="8604" id="8604">
<td><a id="l8604" class='ln'>8604</a></td><td><span class="pp">#define</span> <a id="8604c9" class="tk">RCC_CFGR_RTCPRE_0</a>              ((<a id="8604c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="8605" id="8605">
<td><a id="l8605" class='ln'>8605</a></td><td><span class="pp">#define</span> <a id="8605c9" class="tk">RCC_CFGR_RTCPRE_1</a>              ((<a id="8605c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="8606" id="8606">
<td><a id="l8606" class='ln'>8606</a></td><td><span class="pp">#define</span> <a id="8606c9" class="tk">RCC_CFGR_RTCPRE_2</a>              ((<a id="8606c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="8607" id="8607">
<td><a id="l8607" class='ln'>8607</a></td><td><span class="pp">#define</span> <a id="8607c9" class="tk">RCC_CFGR_RTCPRE_3</a>              ((<a id="8607c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="8608" id="8608">
<td><a id="l8608" class='ln'>8608</a></td><td><span class="pp">#define</span> <a id="8608c9" class="tk">RCC_CFGR_RTCPRE_4</a>              ((<a id="8608c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="8609" id="8609">
<td><a id="l8609" class='ln'>8609</a></td><td></td></tr>
<tr name="8610" id="8610">
<td><a id="l8610" class='ln'>8610</a></td><td>  <span class="ct">/*!&lt; MCO1 configuration */</span></td></tr>
<tr name="8611" id="8611">
<td><a id="l8611" class='ln'>8611</a></td><td><span class="pp">#define</span> <a id="8611c9" class="tk">RCC_CFGR_MCO1</a>                  ((<a id="8611c42" class="tk">uint32_t</a>)0x00600000)</td></tr>
<tr name="8612" id="8612">
<td><a id="l8612" class='ln'>8612</a></td><td><span class="pp">#define</span> <a id="8612c9" class="tk">RCC_CFGR_MCO1_0</a>                ((<a id="8612c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="8613" id="8613">
<td><a id="l8613" class='ln'>8613</a></td><td><span class="pp">#define</span> <a id="8613c9" class="tk">RCC_CFGR_MCO1_1</a>                ((<a id="8613c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="8614" id="8614">
<td><a id="l8614" class='ln'>8614</a></td><td><span class="pp">#define</span> <a id="8614c9" class="tk">RCC_CFGR_I2SSRC</a>                ((<a id="8614c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="8615" id="8615">
<td><a id="l8615" class='ln'>8615</a></td><td><span class="pp">#define</span> <a id="8615c9" class="tk">RCC_CFGR_MCO1PRE</a>               ((<a id="8615c42" class="tk">uint32_t</a>)0x07000000)</td></tr>
<tr name="8616" id="8616">
<td><a id="l8616" class='ln'>8616</a></td><td><span class="pp">#define</span> <a id="8616c9" class="tk">RCC_CFGR_MCO1PRE_0</a>             ((<a id="8616c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="8617" id="8617">
<td><a id="l8617" class='ln'>8617</a></td><td><span class="pp">#define</span> <a id="8617c9" class="tk">RCC_CFGR_MCO1PRE_1</a>             ((<a id="8617c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="8618" id="8618">
<td><a id="l8618" class='ln'>8618</a></td><td><span class="pp">#define</span> <a id="8618c9" class="tk">RCC_CFGR_MCO1PRE_2</a>             ((<a id="8618c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="8619" id="8619">
<td><a id="l8619" class='ln'>8619</a></td><td><span class="pp">#define</span> <a id="8619c9" class="tk">RCC_CFGR_MCO2PRE</a>               ((<a id="8619c42" class="tk">uint32_t</a>)0x38000000)</td></tr>
<tr name="8620" id="8620">
<td><a id="l8620" class='ln'>8620</a></td><td><span class="pp">#define</span> <a id="8620c9" class="tk">RCC_CFGR_MCO2PRE_0</a>             ((<a id="8620c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="8621" id="8621">
<td><a id="l8621" class='ln'>8621</a></td><td><span class="pp">#define</span> <a id="8621c9" class="tk">RCC_CFGR_MCO2PRE_1</a>             ((<a id="8621c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="8622" id="8622">
<td><a id="l8622" class='ln'>8622</a></td><td><span class="pp">#define</span> <a id="8622c9" class="tk">RCC_CFGR_MCO2PRE_2</a>             ((<a id="8622c42" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="8623" id="8623">
<td><a id="l8623" class='ln'>8623</a></td><td><span class="pp">#define</span> <a id="8623c9" class="tk">RCC_CFGR_MCO2</a>                  ((<a id="8623c42" class="tk">uint32_t</a>)0xC0000000)</td></tr>
<tr name="8624" id="8624">
<td><a id="l8624" class='ln'>8624</a></td><td><span class="pp">#define</span> <a id="8624c9" class="tk">RCC_CFGR_MCO2_0</a>                ((<a id="8624c42" class="tk">uint32_t</a>)0x40000000)</td></tr>
<tr name="8625" id="8625">
<td><a id="l8625" class='ln'>8625</a></td><td><span class="pp">#define</span> <a id="8625c9" class="tk">RCC_CFGR_MCO2_1</a>                ((<a id="8625c42" class="tk">uint32_t</a>)0x80000000)</td></tr>
<tr name="8626" id="8626">
<td><a id="l8626" class='ln'>8626</a></td><td></td></tr>
<tr name="8627" id="8627">
<td><a id="l8627" class='ln'>8627</a></td><td>  <span class="ct">/********************  Bit definition for RCC_CIR register  *******************/</span></td></tr>
<tr name="8628" id="8628">
<td><a id="l8628" class='ln'>8628</a></td><td><span class="pp">#define</span> <a id="8628c9" class="tk">RCC_CIR_LSIRDYF</a>                ((<a id="8628c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8629" id="8629">
<td><a id="l8629" class='ln'>8629</a></td><td><span class="pp">#define</span> <a id="8629c9" class="tk">RCC_CIR_LSERDYF</a>                ((<a id="8629c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="8630" id="8630">
<td><a id="l8630" class='ln'>8630</a></td><td><span class="pp">#define</span> <a id="8630c9" class="tk">RCC_CIR_HSIRDYF</a>                ((<a id="8630c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="8631" id="8631">
<td><a id="l8631" class='ln'>8631</a></td><td><span class="pp">#define</span> <a id="8631c9" class="tk">RCC_CIR_HSERDYF</a>                ((<a id="8631c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="8632" id="8632">
<td><a id="l8632" class='ln'>8632</a></td><td><span class="pp">#define</span> <a id="8632c9" class="tk">RCC_CIR_PLLRDYF</a>                ((<a id="8632c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="8633" id="8633">
<td><a id="l8633" class='ln'>8633</a></td><td><span class="pp">#define</span> <a id="8633c9" class="tk">RCC_CIR_PLLI2SRDYF</a>             ((<a id="8633c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="8634" id="8634">
<td><a id="l8634" class='ln'>8634</a></td><td><span class="pp">#define</span> <a id="8634c9" class="tk">RCC_CIR_PLLSAIRDYF</a>             ((<a id="8634c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="8635" id="8635">
<td><a id="l8635" class='ln'>8635</a></td><td><span class="pp">#define</span> <a id="8635c9" class="tk">RCC_CIR_CSSF</a>                   ((<a id="8635c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="8636" id="8636">
<td><a id="l8636" class='ln'>8636</a></td><td><span class="pp">#define</span> <a id="8636c9" class="tk">RCC_CIR_LSIRDYIE</a>               ((<a id="8636c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="8637" id="8637">
<td><a id="l8637" class='ln'>8637</a></td><td><span class="pp">#define</span> <a id="8637c9" class="tk">RCC_CIR_LSERDYIE</a>               ((<a id="8637c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="8638" id="8638">
<td><a id="l8638" class='ln'>8638</a></td><td><span class="pp">#define</span> <a id="8638c9" class="tk">RCC_CIR_HSIRDYIE</a>               ((<a id="8638c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="8639" id="8639">
<td><a id="l8639" class='ln'>8639</a></td><td><span class="pp">#define</span> <a id="8639c9" class="tk">RCC_CIR_HSERDYIE</a>               ((<a id="8639c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="8640" id="8640">
<td><a id="l8640" class='ln'>8640</a></td><td><span class="pp">#define</span> <a id="8640c9" class="tk">RCC_CIR_PLLRDYIE</a>               ((<a id="8640c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="8641" id="8641">
<td><a id="l8641" class='ln'>8641</a></td><td><span class="pp">#define</span> <a id="8641c9" class="tk">RCC_CIR_PLLI2SRDYIE</a>            ((<a id="8641c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="8642" id="8642">
<td><a id="l8642" class='ln'>8642</a></td><td><span class="pp">#define</span> <a id="8642c9" class="tk">RCC_CIR_PLLSAIRDYIE</a>            ((<a id="8642c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="8643" id="8643">
<td><a id="l8643" class='ln'>8643</a></td><td><span class="pp">#define</span> <a id="8643c9" class="tk">RCC_CIR_LSIRDYC</a>                ((<a id="8643c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="8644" id="8644">
<td><a id="l8644" class='ln'>8644</a></td><td><span class="pp">#define</span> <a id="8644c9" class="tk">RCC_CIR_LSERDYC</a>                ((<a id="8644c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="8645" id="8645">
<td><a id="l8645" class='ln'>8645</a></td><td><span class="pp">#define</span> <a id="8645c9" class="tk">RCC_CIR_HSIRDYC</a>                ((<a id="8645c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="8646" id="8646">
<td><a id="l8646" class='ln'>8646</a></td><td><span class="pp">#define</span> <a id="8646c9" class="tk">RCC_CIR_HSERDYC</a>                ((<a id="8646c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="8647" id="8647">
<td><a id="l8647" class='ln'>8647</a></td><td><span class="pp">#define</span> <a id="8647c9" class="tk">RCC_CIR_PLLRDYC</a>                ((<a id="8647c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="8648" id="8648">
<td><a id="l8648" class='ln'>8648</a></td><td><span class="pp">#define</span> <a id="8648c9" class="tk">RCC_CIR_PLLI2SRDYC</a>             ((<a id="8648c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="8649" id="8649">
<td><a id="l8649" class='ln'>8649</a></td><td><span class="pp">#define</span> <a id="8649c9" class="tk">RCC_CIR_PLLSAIRDYC</a>             ((<a id="8649c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="8650" id="8650">
<td><a id="l8650" class='ln'>8650</a></td><td><span class="pp">#define</span> <a id="8650c9" class="tk">RCC_CIR_CSSC</a>                   ((<a id="8650c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="8651" id="8651">
<td><a id="l8651" class='ln'>8651</a></td><td></td></tr>
<tr name="8652" id="8652">
<td><a id="l8652" class='ln'>8652</a></td><td>  <span class="ct">/********************  Bit definition for RCC_AHB1RSTR register  **************/</span></td></tr>
<tr name="8653" id="8653">
<td><a id="l8653" class='ln'>8653</a></td><td><span class="pp">#define</span> <a id="8653c9" class="tk">RCC_AHB1RSTR_GPIOARST</a>          ((<a id="8653c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8654" id="8654">
<td><a id="l8654" class='ln'>8654</a></td><td><span class="pp">#define</span> <a id="8654c9" class="tk">RCC_AHB1RSTR_GPIOBRST</a>          ((<a id="8654c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="8655" id="8655">
<td><a id="l8655" class='ln'>8655</a></td><td><span class="pp">#define</span> <a id="8655c9" class="tk">RCC_AHB1RSTR_GPIOCRST</a>          ((<a id="8655c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="8656" id="8656">
<td><a id="l8656" class='ln'>8656</a></td><td><span class="pp">#define</span> <a id="8656c9" class="tk">RCC_AHB1RSTR_GPIODRST</a>          ((<a id="8656c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="8657" id="8657">
<td><a id="l8657" class='ln'>8657</a></td><td><span class="pp">#define</span> <a id="8657c9" class="tk">RCC_AHB1RSTR_GPIOERST</a>          ((<a id="8657c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="8658" id="8658">
<td><a id="l8658" class='ln'>8658</a></td><td><span class="pp">#define</span> <a id="8658c9" class="tk">RCC_AHB1RSTR_GPIOFRST</a>          ((<a id="8658c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="8659" id="8659">
<td><a id="l8659" class='ln'>8659</a></td><td><span class="pp">#define</span> <a id="8659c9" class="tk">RCC_AHB1RSTR_GPIOGRST</a>          ((<a id="8659c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="8660" id="8660">
<td><a id="l8660" class='ln'>8660</a></td><td><span class="pp">#define</span> <a id="8660c9" class="tk">RCC_AHB1RSTR_GPIOHRST</a>          ((<a id="8660c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="8661" id="8661">
<td><a id="l8661" class='ln'>8661</a></td><td><span class="pp">#define</span> <a id="8661c9" class="tk">RCC_AHB1RSTR_GPIOIRST</a>          ((<a id="8661c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="8662" id="8662">
<td><a id="l8662" class='ln'>8662</a></td><td><span class="pp">#define</span> <a id="8662c9" class="tk">RCC_AHB1RSTR_GPIOJRST</a>          ((<a id="8662c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="8663" id="8663">
<td><a id="l8663" class='ln'>8663</a></td><td><span class="pp">#define</span> <a id="8663c9" class="tk">RCC_AHB1RSTR_GPIOKRST</a>          ((<a id="8663c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="8664" id="8664">
<td><a id="l8664" class='ln'>8664</a></td><td><span class="pp">#define</span> <a id="8664c9" class="tk">RCC_AHB1RSTR_CRCRST</a>            ((<a id="8664c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="8665" id="8665">
<td><a id="l8665" class='ln'>8665</a></td><td><span class="pp">#define</span> <a id="8665c9" class="tk">RCC_AHB1RSTR_DMA1RST</a>           ((<a id="8665c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="8666" id="8666">
<td><a id="l8666" class='ln'>8666</a></td><td><span class="pp">#define</span> <a id="8666c9" class="tk">RCC_AHB1RSTR_DMA2RST</a>           ((<a id="8666c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="8667" id="8667">
<td><a id="l8667" class='ln'>8667</a></td><td><span class="pp">#define</span> <a id="8667c9" class="tk">RCC_AHB1RSTR_DMA2DRST</a>          ((<a id="8667c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="8668" id="8668">
<td><a id="l8668" class='ln'>8668</a></td><td><span class="pp">#define</span> <a id="8668c9" class="tk">RCC_AHB1RSTR_ETHMACRST</a>         ((<a id="8668c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="8669" id="8669">
<td><a id="l8669" class='ln'>8669</a></td><td><span class="pp">#define</span> <a id="8669c9" class="tk">RCC_AHB1RSTR_OTGHRST</a>           ((<a id="8669c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="8670" id="8670">
<td><a id="l8670" class='ln'>8670</a></td><td></td></tr>
<tr name="8671" id="8671">
<td><a id="l8671" class='ln'>8671</a></td><td>  <span class="ct">/********************  Bit definition for RCC_AHB2RSTR register  **************/</span></td></tr>
<tr name="8672" id="8672">
<td><a id="l8672" class='ln'>8672</a></td><td><span class="pp">#define</span> <a id="8672c9" class="tk">RCC_AHB2RSTR_DCMIRST</a>           ((<a id="8672c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8673" id="8673">
<td><a id="l8673" class='ln'>8673</a></td><td><span class="pp">#define</span> <a id="8673c9" class="tk">RCC_AHB2RSTR_CRYPRST</a>           ((<a id="8673c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="8674" id="8674">
<td><a id="l8674" class='ln'>8674</a></td><td><span class="pp">#define</span> <a id="8674c9" class="tk">RCC_AHB2RSTR_HASHRST</a>           ((<a id="8674c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="8675" id="8675">
<td><a id="l8675" class='ln'>8675</a></td><td></td></tr>
<tr name="8676" id="8676">
<td><a id="l8676" class='ln'>8676</a></td><td>  <span class="ct">/* maintained for legacy purpose */</span></td></tr>
<tr name="8677" id="8677">
<td><a id="l8677" class='ln'>8677</a></td><td><span class="pp">#define</span> <a id="8677c9" class="tk">RCC_AHB2RSTR_HSAHRST</a>           <a id="8677c40" class="tk">RCC_AHB2RSTR_HASHRST</a></td></tr>
<tr name="8678" id="8678">
<td><a id="l8678" class='ln'>8678</a></td><td><span class="pp">#define</span> <a id="8678c9" class="tk">RCC_AHB2RSTR_RNGRST</a>            ((<a id="8678c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="8679" id="8679">
<td><a id="l8679" class='ln'>8679</a></td><td><span class="pp">#define</span> <a id="8679c9" class="tk">RCC_AHB2RSTR_OTGFSRST</a>          ((<a id="8679c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="8680" id="8680">
<td><a id="l8680" class='ln'>8680</a></td><td></td></tr>
<tr name="8681" id="8681">
<td><a id="l8681" class='ln'>8681</a></td><td>  <span class="ct">/********************  Bit definition for RCC_AHB3RSTR register  **************/</span></td></tr>
<tr name="8682" id="8682">
<td><a id="l8682" class='ln'>8682</a></td><td><span class="pp">#if</span> <a id="8682c5" class="tk">defined</a>(<a id="8682c13" class="tk">STM32F40_41xxx</a>) <a id="8682c29" class="tk">||</a> <a id="8682c32" class="tk">defined</a>(<a id="8682c40" class="tk">STM32F412xG</a>)</td></tr>
<tr name="8683" id="8683">
<td><a id="l8683" class='ln'>8683</a></td><td><span class="pp">#define</span> <a id="8683c9" class="tk">RCC_AHB3RSTR_FSMCRST</a>           ((<a id="8683c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8684" id="8684">
<td><a id="l8684" class='ln'>8684</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F40_41xxx || defined(STM32F412xG) */</span></td></tr>
<tr name="8685" id="8685">
<td><a id="l8685" class='ln'>8685</a></td><td></td></tr>
<tr name="8686" id="8686">
<td><a id="l8686" class='ln'>8686</a></td><td><span class="pp">#if</span> <a id="8686c5" class="tk">defined</a>(<a id="8686c13" class="tk">STM32F427_437xx</a>) <a id="8686c30" class="tk">||</a> <a id="8686c33" class="tk">defined</a>(<a id="8686c41" class="tk">STM32F429_439xx</a>) <a id="8686c58" class="tk">||</a> <a id="8686c61" class="tk">defined</a>(<a id="8686c69" class="tk">STM32F446xx</a>) <a id="8686c82" class="tk">||</a> <a id="8686c85" class="tk">defined</a>(<a id="8686c93" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="8687" id="8687">
<td><a id="l8687" class='ln'>8687</a></td><td><span class="pp">#define</span> <a id="8687c9" class="tk">RCC_AHB3RSTR_FMCRST</a>            ((<a id="8687c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8688" id="8688">
<td><a id="l8688" class='ln'>8688</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F427_437xx ||  STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span></td></tr>
<tr name="8689" id="8689">
<td><a id="l8689" class='ln'>8689</a></td><td></td></tr>
<tr name="8690" id="8690">
<td><a id="l8690" class='ln'>8690</a></td><td><span class="pp">#if</span> <a id="8690c5" class="tk">defined</a>(<a id="8690c13" class="tk">STM32F412xG</a>) <a id="8690c26" class="tk">||</a> <a id="8690c29" class="tk">defined</a>(<a id="8690c37" class="tk">STM32F446xx</a>) <a id="8690c50" class="tk">||</a> <a id="8690c53" class="tk">defined</a>(<a id="8690c61" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="8691" id="8691">
<td><a id="l8691" class='ln'>8691</a></td><td><span class="pp">#define</span> <a id="8691c9" class="tk">RCC_AHB3RSTR_QSPIRST</a>           ((<a id="8691c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="8692" id="8692">
<td><a id="l8692" class='ln'>8692</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F412xG || STM32F446xx || STM32F469_479xx */</span></td></tr>
<tr name="8693" id="8693">
<td><a id="l8693" class='ln'>8693</a></td><td></td></tr>
<tr name="8694" id="8694">
<td><a id="l8694" class='ln'>8694</a></td><td>  <span class="ct">/********************  Bit definition for RCC_APB1RSTR register  **************/</span></td></tr>
<tr name="8695" id="8695">
<td><a id="l8695" class='ln'>8695</a></td><td><span class="pp">#define</span> <a id="8695c9" class="tk">RCC_APB1RSTR_TIM2RST</a>           ((<a id="8695c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8696" id="8696">
<td><a id="l8696" class='ln'>8696</a></td><td><span class="pp">#define</span> <a id="8696c9" class="tk">RCC_APB1RSTR_TIM3RST</a>           ((<a id="8696c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="8697" id="8697">
<td><a id="l8697" class='ln'>8697</a></td><td><span class="pp">#define</span> <a id="8697c9" class="tk">RCC_APB1RSTR_TIM4RST</a>           ((<a id="8697c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="8698" id="8698">
<td><a id="l8698" class='ln'>8698</a></td><td><span class="pp">#define</span> <a id="8698c9" class="tk">RCC_APB1RSTR_TIM5RST</a>           ((<a id="8698c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="8699" id="8699">
<td><a id="l8699" class='ln'>8699</a></td><td><span class="pp">#define</span> <a id="8699c9" class="tk">RCC_APB1RSTR_TIM6RST</a>           ((<a id="8699c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="8700" id="8700">
<td><a id="l8700" class='ln'>8700</a></td><td><span class="pp">#define</span> <a id="8700c9" class="tk">RCC_APB1RSTR_TIM7RST</a>           ((<a id="8700c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="8701" id="8701">
<td><a id="l8701" class='ln'>8701</a></td><td><span class="pp">#define</span> <a id="8701c9" class="tk">RCC_APB1RSTR_TIM12RST</a>          ((<a id="8701c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="8702" id="8702">
<td><a id="l8702" class='ln'>8702</a></td><td><span class="pp">#define</span> <a id="8702c9" class="tk">RCC_APB1RSTR_TIM13RST</a>          ((<a id="8702c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="8703" id="8703">
<td><a id="l8703" class='ln'>8703</a></td><td><span class="pp">#define</span> <a id="8703c9" class="tk">RCC_APB1RSTR_TIM14RST</a>          ((<a id="8703c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="8704" id="8704">
<td><a id="l8704" class='ln'>8704</a></td><td><span class="pp">#if</span> <a id="8704c5" class="tk">defined</a>(<a id="8704c13" class="tk">STM32F410xx</a>)</td></tr>
<tr name="8705" id="8705">
<td><a id="l8705" class='ln'>8705</a></td><td><span class="pp">#define</span> <a id="8705c9" class="tk">RCC_APB1RSTR_LPTIM1RST</a>         ((<a id="8705c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="8706" id="8706">
<td><a id="l8706" class='ln'>8706</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F410xx */</span></td></tr>
<tr name="8707" id="8707">
<td><a id="l8707" class='ln'>8707</a></td><td></td></tr>
<tr name="8708" id="8708">
<td><a id="l8708" class='ln'>8708</a></td><td><span class="pp">#define</span> <a id="8708c9" class="tk">RCC_APB1RSTR_WWDGRST</a>           ((<a id="8708c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="8709" id="8709">
<td><a id="l8709" class='ln'>8709</a></td><td><span class="pp">#define</span> <a id="8709c9" class="tk">RCC_APB1RSTR_SPI2RST</a>           ((<a id="8709c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="8710" id="8710">
<td><a id="l8710" class='ln'>8710</a></td><td><span class="pp">#define</span> <a id="8710c9" class="tk">RCC_APB1RSTR_SPI3RST</a>           ((<a id="8710c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="8711" id="8711">
<td><a id="l8711" class='ln'>8711</a></td><td><span class="pp">#if</span> <a id="8711c5" class="tk">defined</a>(<a id="8711c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="8712" id="8712">
<td><a id="l8712" class='ln'>8712</a></td><td><span class="pp">#define</span> <a id="8712c9" class="tk">RCC_APB1RSTR_SPDIFRXRST</a>        ((<a id="8712c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="8713" id="8713">
<td><a id="l8713" class='ln'>8713</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="8714" id="8714">
<td><a id="l8714" class='ln'>8714</a></td><td></td></tr>
<tr name="8715" id="8715">
<td><a id="l8715" class='ln'>8715</a></td><td><span class="pp">#define</span> <a id="8715c9" class="tk">RCC_APB1RSTR_USART2RST</a>         ((<a id="8715c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="8716" id="8716">
<td><a id="l8716" class='ln'>8716</a></td><td><span class="pp">#define</span> <a id="8716c9" class="tk">RCC_APB1RSTR_USART3RST</a>         ((<a id="8716c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="8717" id="8717">
<td><a id="l8717" class='ln'>8717</a></td><td><span class="pp">#define</span> <a id="8717c9" class="tk">RCC_APB1RSTR_UART4RST</a>          ((<a id="8717c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="8718" id="8718">
<td><a id="l8718" class='ln'>8718</a></td><td><span class="pp">#define</span> <a id="8718c9" class="tk">RCC_APB1RSTR_UART5RST</a>          ((<a id="8718c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="8719" id="8719">
<td><a id="l8719" class='ln'>8719</a></td><td><span class="pp">#define</span> <a id="8719c9" class="tk">RCC_APB1RSTR_I2C1RST</a>           ((<a id="8719c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="8720" id="8720">
<td><a id="l8720" class='ln'>8720</a></td><td><span class="pp">#define</span> <a id="8720c9" class="tk">RCC_APB1RSTR_I2C2RST</a>           ((<a id="8720c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="8721" id="8721">
<td><a id="l8721" class='ln'>8721</a></td><td><span class="pp">#define</span> <a id="8721c9" class="tk">RCC_APB1RSTR_I2C3RST</a>           ((<a id="8721c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="8722" id="8722">
<td><a id="l8722" class='ln'>8722</a></td><td><span class="pp">#if</span> <a id="8722c5" class="tk">defined</a>(<a id="8722c13" class="tk">STM32F410xx</a>) <a id="8722c26" class="tk">||</a> <a id="8722c29" class="tk">defined</a>(<a id="8722c37" class="tk">STM32F412xG</a>) <a id="8722c50" class="tk">||</a> <a id="8722c53" class="tk">defined</a>(<a id="8722c61" class="tk">STM32F446xx</a>)</td></tr>
<tr name="8723" id="8723">
<td><a id="l8723" class='ln'>8723</a></td><td><span class="pp">#define</span> <a id="8723c9" class="tk">RCC_APB1RSTR_FMPI2C1RST</a>        ((<a id="8723c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="8724" id="8724">
<td><a id="l8724" class='ln'>8724</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F410xx || STM32F412xG || STM32F446xx */</span></td></tr>
<tr name="8725" id="8725">
<td><a id="l8725" class='ln'>8725</a></td><td></td></tr>
<tr name="8726" id="8726">
<td><a id="l8726" class='ln'>8726</a></td><td><span class="pp">#define</span> <a id="8726c9" class="tk">RCC_APB1RSTR_CAN1RST</a>           ((<a id="8726c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="8727" id="8727">
<td><a id="l8727" class='ln'>8727</a></td><td><span class="pp">#define</span> <a id="8727c9" class="tk">RCC_APB1RSTR_CAN2RST</a>           ((<a id="8727c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="8728" id="8728">
<td><a id="l8728" class='ln'>8728</a></td><td><span class="pp">#if</span> <a id="8728c5" class="tk">defined</a>(<a id="8728c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="8729" id="8729">
<td><a id="l8729" class='ln'>8729</a></td><td><span class="pp">#define</span> <a id="8729c9" class="tk">RCC_APB1RSTR_CECRST</a>            ((<a id="8729c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="8730" id="8730">
<td><a id="l8730" class='ln'>8730</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="8731" id="8731">
<td><a id="l8731" class='ln'>8731</a></td><td></td></tr>
<tr name="8732" id="8732">
<td><a id="l8732" class='ln'>8732</a></td><td><span class="pp">#define</span> <a id="8732c9" class="tk">RCC_APB1RSTR_PWRRST</a>            ((<a id="8732c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="8733" id="8733">
<td><a id="l8733" class='ln'>8733</a></td><td><span class="pp">#define</span> <a id="8733c9" class="tk">RCC_APB1RSTR_DACRST</a>            ((<a id="8733c42" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="8734" id="8734">
<td><a id="l8734" class='ln'>8734</a></td><td><span class="pp">#define</span> <a id="8734c9" class="tk">RCC_APB1RSTR_UART7RST</a>          ((<a id="8734c42" class="tk">uint32_t</a>)0x40000000)</td></tr>
<tr name="8735" id="8735">
<td><a id="l8735" class='ln'>8735</a></td><td><span class="pp">#define</span> <a id="8735c9" class="tk">RCC_APB1RSTR_UART8RST</a>          ((<a id="8735c42" class="tk">uint32_t</a>)0x80000000)</td></tr>
<tr name="8736" id="8736">
<td><a id="l8736" class='ln'>8736</a></td><td></td></tr>
<tr name="8737" id="8737">
<td><a id="l8737" class='ln'>8737</a></td><td>  <span class="ct">/********************  Bit definition for RCC_APB2RSTR register  **************/</span></td></tr>
<tr name="8738" id="8738">
<td><a id="l8738" class='ln'>8738</a></td><td><span class="pp">#define</span> <a id="8738c9" class="tk">RCC_APB2RSTR_TIM1RST</a>           ((<a id="8738c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8739" id="8739">
<td><a id="l8739" class='ln'>8739</a></td><td><span class="pp">#define</span> <a id="8739c9" class="tk">RCC_APB2RSTR_TIM8RST</a>           ((<a id="8739c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="8740" id="8740">
<td><a id="l8740" class='ln'>8740</a></td><td><span class="pp">#define</span> <a id="8740c9" class="tk">RCC_APB2RSTR_USART1RST</a>         ((<a id="8740c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="8741" id="8741">
<td><a id="l8741" class='ln'>8741</a></td><td><span class="pp">#define</span> <a id="8741c9" class="tk">RCC_APB2RSTR_USART6RST</a>         ((<a id="8741c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="8742" id="8742">
<td><a id="l8742" class='ln'>8742</a></td><td><span class="pp">#define</span> <a id="8742c9" class="tk">RCC_APB2RSTR_ADCRST</a>            ((<a id="8742c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="8743" id="8743">
<td><a id="l8743" class='ln'>8743</a></td><td><span class="pp">#define</span> <a id="8743c9" class="tk">RCC_APB2RSTR_SDIORST</a>           ((<a id="8743c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="8744" id="8744">
<td><a id="l8744" class='ln'>8744</a></td><td><span class="pp">#define</span> <a id="8744c9" class="tk">RCC_APB2RSTR_SPI1RST</a>           ((<a id="8744c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="8745" id="8745">
<td><a id="l8745" class='ln'>8745</a></td><td><span class="pp">#define</span> <a id="8745c9" class="tk">RCC_APB2RSTR_SPI4RST</a>           ((<a id="8745c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="8746" id="8746">
<td><a id="l8746" class='ln'>8746</a></td><td><span class="pp">#define</span> <a id="8746c9" class="tk">RCC_APB2RSTR_SYSCFGRST</a>         ((<a id="8746c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="8747" id="8747">
<td><a id="l8747" class='ln'>8747</a></td><td><span class="pp">#define</span> <a id="8747c9" class="tk">RCC_APB2RSTR_TIM9RST</a>           ((<a id="8747c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="8748" id="8748">
<td><a id="l8748" class='ln'>8748</a></td><td><span class="pp">#define</span> <a id="8748c9" class="tk">RCC_APB2RSTR_TIM10RST</a>          ((<a id="8748c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="8749" id="8749">
<td><a id="l8749" class='ln'>8749</a></td><td><span class="pp">#define</span> <a id="8749c9" class="tk">RCC_APB2RSTR_TIM11RST</a>          ((<a id="8749c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="8750" id="8750">
<td><a id="l8750" class='ln'>8750</a></td><td><span class="pp">#define</span> <a id="8750c9" class="tk">RCC_APB2RSTR_SPI5RST</a>           ((<a id="8750c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="8751" id="8751">
<td><a id="l8751" class='ln'>8751</a></td><td><span class="pp">#define</span> <a id="8751c9" class="tk">RCC_APB2RSTR_SPI6RST</a>           ((<a id="8751c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="8752" id="8752">
<td><a id="l8752" class='ln'>8752</a></td><td><span class="pp">#define</span> <a id="8752c9" class="tk">RCC_APB2RSTR_SAI1RST</a>           ((<a id="8752c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="8753" id="8753">
<td><a id="l8753" class='ln'>8753</a></td><td><span class="pp">#if</span> <a id="8753c5" class="tk">defined</a>(<a id="8753c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="8754" id="8754">
<td><a id="l8754" class='ln'>8754</a></td><td><span class="pp">#define</span> <a id="8754c9" class="tk">RCC_APB2RSTR_SAI2RST</a>           ((<a id="8754c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="8755" id="8755">
<td><a id="l8755" class='ln'>8755</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="8756" id="8756">
<td><a id="l8756" class='ln'>8756</a></td><td></td></tr>
<tr name="8757" id="8757">
<td><a id="l8757" class='ln'>8757</a></td><td><span class="pp">#define</span> <a id="8757c9" class="tk">RCC_APB2RSTR_LTDCRST</a>           ((<a id="8757c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="8758" id="8758">
<td><a id="l8758" class='ln'>8758</a></td><td><span class="pp">#if</span> <a id="8758c5" class="tk">defined</a>(<a id="8758c13" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="8759" id="8759">
<td><a id="l8759" class='ln'>8759</a></td><td><span class="pp">#define</span> <a id="8759c9" class="tk">RCC_APB2RSTR_DSIRST</a>            ((<a id="8759c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="8760" id="8760">
<td><a id="l8760" class='ln'>8760</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F469_479xx */</span></td></tr>
<tr name="8761" id="8761">
<td><a id="l8761" class='ln'>8761</a></td><td></td></tr>
<tr name="8762" id="8762">
<td><a id="l8762" class='ln'>8762</a></td><td><span class="pp">#if</span> <a id="8762c5" class="tk">defined</a>(<a id="8762c13" class="tk">STM32F412xG</a>)</td></tr>
<tr name="8763" id="8763">
<td><a id="l8763" class='ln'>8763</a></td><td><span class="pp">#define</span> <a id="8763c9" class="tk">RCC_APB2RSTR_DFSDMRST</a>          ((<a id="8763c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="8764" id="8764">
<td><a id="l8764" class='ln'>8764</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F412xG */</span></td></tr>
<tr name="8765" id="8765">
<td><a id="l8765" class='ln'>8765</a></td><td></td></tr>
<tr name="8766" id="8766">
<td><a id="l8766" class='ln'>8766</a></td><td>  <span class="ct">/* Old SPI1RST bit definition, maintained for legacy purpose */</span></td></tr>
<tr name="8767" id="8767">
<td><a id="l8767" class='ln'>8767</a></td><td><span class="pp">#define</span> <a id="8767c9" class="tk">RCC_APB2RSTR_SPI1</a>              <a id="8767c40" class="tk">RCC_APB2RSTR_SPI1RST</a></td></tr>
<tr name="8768" id="8768">
<td><a id="l8768" class='ln'>8768</a></td><td></td></tr>
<tr name="8769" id="8769">
<td><a id="l8769" class='ln'>8769</a></td><td>  <span class="ct">/********************  Bit definition for RCC_AHB1ENR register  ***************/</span></td></tr>
<tr name="8770" id="8770">
<td><a id="l8770" class='ln'>8770</a></td><td><span class="pp">#define</span> <a id="8770c9" class="tk">RCC_AHB1ENR_GPIOAEN</a>            ((<a id="8770c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8771" id="8771">
<td><a id="l8771" class='ln'>8771</a></td><td><span class="pp">#define</span> <a id="8771c9" class="tk">RCC_AHB1ENR_GPIOBEN</a>            ((<a id="8771c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="8772" id="8772">
<td><a id="l8772" class='ln'>8772</a></td><td><span class="pp">#define</span> <a id="8772c9" class="tk">RCC_AHB1ENR_GPIOCEN</a>            ((<a id="8772c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="8773" id="8773">
<td><a id="l8773" class='ln'>8773</a></td><td><span class="pp">#define</span> <a id="8773c9" class="tk">RCC_AHB1ENR_GPIODEN</a>            ((<a id="8773c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="8774" id="8774">
<td><a id="l8774" class='ln'>8774</a></td><td><span class="pp">#define</span> <a id="8774c9" class="tk">RCC_AHB1ENR_GPIOEEN</a>            ((<a id="8774c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="8775" id="8775">
<td><a id="l8775" class='ln'>8775</a></td><td><span class="pp">#define</span> <a id="8775c9" class="tk">RCC_AHB1ENR_GPIOFEN</a>            ((<a id="8775c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="8776" id="8776">
<td><a id="l8776" class='ln'>8776</a></td><td><span class="pp">#define</span> <a id="8776c9" class="tk">RCC_AHB1ENR_GPIOGEN</a>            ((<a id="8776c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="8777" id="8777">
<td><a id="l8777" class='ln'>8777</a></td><td><span class="pp">#define</span> <a id="8777c9" class="tk">RCC_AHB1ENR_GPIOHEN</a>            ((<a id="8777c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="8778" id="8778">
<td><a id="l8778" class='ln'>8778</a></td><td><span class="pp">#define</span> <a id="8778c9" class="tk">RCC_AHB1ENR_GPIOIEN</a>            ((<a id="8778c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="8779" id="8779">
<td><a id="l8779" class='ln'>8779</a></td><td><span class="pp">#define</span> <a id="8779c9" class="tk">RCC_AHB1ENR_GPIOJEN</a>            ((<a id="8779c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="8780" id="8780">
<td><a id="l8780" class='ln'>8780</a></td><td><span class="pp">#define</span> <a id="8780c9" class="tk">RCC_AHB1ENR_GPIOKEN</a>            ((<a id="8780c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="8781" id="8781">
<td><a id="l8781" class='ln'>8781</a></td><td><span class="pp">#define</span> <a id="8781c9" class="tk">RCC_AHB1ENR_CRCEN</a>              ((<a id="8781c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="8782" id="8782">
<td><a id="l8782" class='ln'>8782</a></td><td><span class="pp">#define</span> <a id="8782c9" class="tk">RCC_AHB1ENR_BKPSRAMEN</a>          ((<a id="8782c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="8783" id="8783">
<td><a id="l8783" class='ln'>8783</a></td><td><span class="pp">#define</span> <a id="8783c9" class="tk">RCC_AHB1ENR_CCMDATARAMEN</a>       ((<a id="8783c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="8784" id="8784">
<td><a id="l8784" class='ln'>8784</a></td><td><span class="pp">#define</span> <a id="8784c9" class="tk">RCC_AHB1ENR_DMA1EN</a>             ((<a id="8784c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="8785" id="8785">
<td><a id="l8785" class='ln'>8785</a></td><td><span class="pp">#define</span> <a id="8785c9" class="tk">RCC_AHB1ENR_DMA2EN</a>             ((<a id="8785c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="8786" id="8786">
<td><a id="l8786" class='ln'>8786</a></td><td><span class="pp">#define</span> <a id="8786c9" class="tk">RCC_AHB1ENR_DMA2DEN</a>            ((<a id="8786c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="8787" id="8787">
<td><a id="l8787" class='ln'>8787</a></td><td><span class="pp">#define</span> <a id="8787c9" class="tk">RCC_AHB1ENR_ETHMACEN</a>           ((<a id="8787c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="8788" id="8788">
<td><a id="l8788" class='ln'>8788</a></td><td><span class="pp">#define</span> <a id="8788c9" class="tk">RCC_AHB1ENR_ETHMACTXEN</a>         ((<a id="8788c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="8789" id="8789">
<td><a id="l8789" class='ln'>8789</a></td><td><span class="pp">#define</span> <a id="8789c9" class="tk">RCC_AHB1ENR_ETHMACRXEN</a>         ((<a id="8789c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="8790" id="8790">
<td><a id="l8790" class='ln'>8790</a></td><td><span class="pp">#define</span> <a id="8790c9" class="tk">RCC_AHB1ENR_ETHMACPTPEN</a>        ((<a id="8790c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="8791" id="8791">
<td><a id="l8791" class='ln'>8791</a></td><td><span class="pp">#define</span> <a id="8791c9" class="tk">RCC_AHB1ENR_OTGHSEN</a>            ((<a id="8791c42" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="8792" id="8792">
<td><a id="l8792" class='ln'>8792</a></td><td><span class="pp">#define</span> <a id="8792c9" class="tk">RCC_AHB1ENR_OTGHSULPIEN</a>        ((<a id="8792c42" class="tk">uint32_t</a>)0x40000000)</td></tr>
<tr name="8793" id="8793">
<td><a id="l8793" class='ln'>8793</a></td><td></td></tr>
<tr name="8794" id="8794">
<td><a id="l8794" class='ln'>8794</a></td><td>  <span class="ct">/********************  Bit definition for RCC_AHB2ENR register  ***************/</span></td></tr>
<tr name="8795" id="8795">
<td><a id="l8795" class='ln'>8795</a></td><td><span class="pp">#define</span> <a id="8795c9" class="tk">RCC_AHB2ENR_DCMIEN</a>             ((<a id="8795c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8796" id="8796">
<td><a id="l8796" class='ln'>8796</a></td><td><span class="pp">#define</span> <a id="8796c9" class="tk">RCC_AHB2ENR_CRYPEN</a>             ((<a id="8796c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="8797" id="8797">
<td><a id="l8797" class='ln'>8797</a></td><td><span class="pp">#define</span> <a id="8797c9" class="tk">RCC_AHB2ENR_HASHEN</a>             ((<a id="8797c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="8798" id="8798">
<td><a id="l8798" class='ln'>8798</a></td><td><span class="pp">#define</span> <a id="8798c9" class="tk">RCC_AHB2ENR_RNGEN</a>              ((<a id="8798c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="8799" id="8799">
<td><a id="l8799" class='ln'>8799</a></td><td><span class="pp">#define</span> <a id="8799c9" class="tk">RCC_AHB2ENR_OTGFSEN</a>            ((<a id="8799c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="8800" id="8800">
<td><a id="l8800" class='ln'>8800</a></td><td></td></tr>
<tr name="8801" id="8801">
<td><a id="l8801" class='ln'>8801</a></td><td>  <span class="ct">/********************  Bit definition for RCC_AHB3ENR register  ***************/</span></td></tr>
<tr name="8802" id="8802">
<td><a id="l8802" class='ln'>8802</a></td><td><span class="pp">#if</span> <a id="8802c5" class="tk">defined</a>(<a id="8802c13" class="tk">STM32F40_41xxx</a>) <a id="8802c29" class="tk">||</a> <a id="8802c32" class="tk">defined</a>(<a id="8802c40" class="tk">STM32F412xG</a>)</td></tr>
<tr name="8803" id="8803">
<td><a id="l8803" class='ln'>8803</a></td><td><span class="pp">#define</span> <a id="8803c9" class="tk">RCC_AHB3ENR_FSMCEN</a>             ((<a id="8803c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8804" id="8804">
<td><a id="l8804" class='ln'>8804</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F40_41xxx || STM32F412xG */</span></td></tr>
<tr name="8805" id="8805">
<td><a id="l8805" class='ln'>8805</a></td><td></td></tr>
<tr name="8806" id="8806">
<td><a id="l8806" class='ln'>8806</a></td><td><span class="pp">#if</span> <a id="8806c5" class="tk">defined</a>(<a id="8806c13" class="tk">STM32F427_437xx</a>) <a id="8806c30" class="tk">||</a> <a id="8806c33" class="tk">defined</a>(<a id="8806c41" class="tk">STM32F429_439xx</a>) <a id="8806c58" class="tk">||</a> <a id="8806c61" class="tk">defined</a>(<a id="8806c69" class="tk">STM32F446xx</a>) <a id="8806c82" class="tk">||</a> <a id="8806c85" class="tk">defined</a>(<a id="8806c93" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="8807" id="8807">
<td><a id="l8807" class='ln'>8807</a></td><td><span class="pp">#define</span> <a id="8807c9" class="tk">RCC_AHB3ENR_FMCEN</a>              ((<a id="8807c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8808" id="8808">
<td><a id="l8808" class='ln'>8808</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F427_437xx ||  STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span></td></tr>
<tr name="8809" id="8809">
<td><a id="l8809" class='ln'>8809</a></td><td></td></tr>
<tr name="8810" id="8810">
<td><a id="l8810" class='ln'>8810</a></td><td><span class="pp">#if</span> <a id="8810c5" class="tk">defined</a>(<a id="8810c13" class="tk">STM32F412xG</a>) <a id="8810c26" class="tk">||</a> <a id="8810c29" class="tk">defined</a>(<a id="8810c37" class="tk">STM32F446xx</a>) <a id="8810c50" class="tk">||</a> <a id="8810c53" class="tk">defined</a>(<a id="8810c61" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="8811" id="8811">
<td><a id="l8811" class='ln'>8811</a></td><td><span class="pp">#define</span> <a id="8811c9" class="tk">RCC_AHB3ENR_QSPIEN</a>             ((<a id="8811c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="8812" id="8812">
<td><a id="l8812" class='ln'>8812</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F412xG || STM32F446xx || STM32F469_479xx */</span></td></tr>
<tr name="8813" id="8813">
<td><a id="l8813" class='ln'>8813</a></td><td></td></tr>
<tr name="8814" id="8814">
<td><a id="l8814" class='ln'>8814</a></td><td>  <span class="ct">/********************  Bit definition for RCC_APB1ENR register  ***************/</span></td></tr>
<tr name="8815" id="8815">
<td><a id="l8815" class='ln'>8815</a></td><td><span class="pp">#define</span> <a id="8815c9" class="tk">RCC_APB1ENR_TIM2EN</a>             ((<a id="8815c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8816" id="8816">
<td><a id="l8816" class='ln'>8816</a></td><td><span class="pp">#define</span> <a id="8816c9" class="tk">RCC_APB1ENR_TIM3EN</a>             ((<a id="8816c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="8817" id="8817">
<td><a id="l8817" class='ln'>8817</a></td><td><span class="pp">#define</span> <a id="8817c9" class="tk">RCC_APB1ENR_TIM4EN</a>             ((<a id="8817c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="8818" id="8818">
<td><a id="l8818" class='ln'>8818</a></td><td><span class="pp">#define</span> <a id="8818c9" class="tk">RCC_APB1ENR_TIM5EN</a>             ((<a id="8818c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="8819" id="8819">
<td><a id="l8819" class='ln'>8819</a></td><td><span class="pp">#define</span> <a id="8819c9" class="tk">RCC_APB1ENR_TIM6EN</a>             ((<a id="8819c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="8820" id="8820">
<td><a id="l8820" class='ln'>8820</a></td><td><span class="pp">#define</span> <a id="8820c9" class="tk">RCC_APB1ENR_TIM7EN</a>             ((<a id="8820c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="8821" id="8821">
<td><a id="l8821" class='ln'>8821</a></td><td><span class="pp">#define</span> <a id="8821c9" class="tk">RCC_APB1ENR_TIM12EN</a>            ((<a id="8821c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="8822" id="8822">
<td><a id="l8822" class='ln'>8822</a></td><td><span class="pp">#define</span> <a id="8822c9" class="tk">RCC_APB1ENR_TIM13EN</a>            ((<a id="8822c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="8823" id="8823">
<td><a id="l8823" class='ln'>8823</a></td><td><span class="pp">#define</span> <a id="8823c9" class="tk">RCC_APB1ENR_TIM14EN</a>            ((<a id="8823c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="8824" id="8824">
<td><a id="l8824" class='ln'>8824</a></td><td><span class="pp">#if</span> <a id="8824c5" class="tk">defined</a>(<a id="8824c13" class="tk">STM32F410xx</a>)</td></tr>
<tr name="8825" id="8825">
<td><a id="l8825" class='ln'>8825</a></td><td><span class="pp">#define</span> <a id="8825c9" class="tk">RCC_APB1ENR_LPTIM1EN</a>           ((<a id="8825c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="8826" id="8826">
<td><a id="l8826" class='ln'>8826</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F410xx */</span></td></tr>
<tr name="8827" id="8827">
<td><a id="l8827" class='ln'>8827</a></td><td></td></tr>
<tr name="8828" id="8828">
<td><a id="l8828" class='ln'>8828</a></td><td><span class="pp">#define</span> <a id="8828c9" class="tk">RCC_APB1ENR_WWDGEN</a>             ((<a id="8828c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="8829" id="8829">
<td><a id="l8829" class='ln'>8829</a></td><td><span class="pp">#define</span> <a id="8829c9" class="tk">RCC_APB1ENR_SPI2EN</a>             ((<a id="8829c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="8830" id="8830">
<td><a id="l8830" class='ln'>8830</a></td><td><span class="pp">#define</span> <a id="8830c9" class="tk">RCC_APB1ENR_SPI3EN</a>             ((<a id="8830c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="8831" id="8831">
<td><a id="l8831" class='ln'>8831</a></td><td><span class="pp">#if</span> <a id="8831c5" class="tk">defined</a>(<a id="8831c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="8832" id="8832">
<td><a id="l8832" class='ln'>8832</a></td><td><span class="pp">#define</span> <a id="8832c9" class="tk">RCC_APB1ENR_SPDIFRXEN</a>          ((<a id="8832c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="8833" id="8833">
<td><a id="l8833" class='ln'>8833</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="8834" id="8834">
<td><a id="l8834" class='ln'>8834</a></td><td></td></tr>
<tr name="8835" id="8835">
<td><a id="l8835" class='ln'>8835</a></td><td><span class="pp">#define</span> <a id="8835c9" class="tk">RCC_APB1ENR_USART2EN</a>           ((<a id="8835c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="8836" id="8836">
<td><a id="l8836" class='ln'>8836</a></td><td><span class="pp">#define</span> <a id="8836c9" class="tk">RCC_APB1ENR_USART3EN</a>           ((<a id="8836c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="8837" id="8837">
<td><a id="l8837" class='ln'>8837</a></td><td><span class="pp">#define</span> <a id="8837c9" class="tk">RCC_APB1ENR_UART4EN</a>            ((<a id="8837c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="8838" id="8838">
<td><a id="l8838" class='ln'>8838</a></td><td><span class="pp">#define</span> <a id="8838c9" class="tk">RCC_APB1ENR_UART5EN</a>            ((<a id="8838c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="8839" id="8839">
<td><a id="l8839" class='ln'>8839</a></td><td><span class="pp">#define</span> <a id="8839c9" class="tk">RCC_APB1ENR_I2C1EN</a>             ((<a id="8839c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="8840" id="8840">
<td><a id="l8840" class='ln'>8840</a></td><td><span class="pp">#define</span> <a id="8840c9" class="tk">RCC_APB1ENR_I2C2EN</a>             ((<a id="8840c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="8841" id="8841">
<td><a id="l8841" class='ln'>8841</a></td><td><span class="pp">#define</span> <a id="8841c9" class="tk">RCC_APB1ENR_I2C3EN</a>             ((<a id="8841c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="8842" id="8842">
<td><a id="l8842" class='ln'>8842</a></td><td><span class="pp">#if</span> <a id="8842c5" class="tk">defined</a>(<a id="8842c13" class="tk">STM32F410xx</a>) <a id="8842c26" class="tk">||</a> <a id="8842c29" class="tk">defined</a>(<a id="8842c37" class="tk">STM32F412xG</a>) <a id="8842c50" class="tk">||</a> <a id="8842c53" class="tk">defined</a>(<a id="8842c61" class="tk">STM32F446xx</a>)</td></tr>
<tr name="8843" id="8843">
<td><a id="l8843" class='ln'>8843</a></td><td><span class="pp">#define</span> <a id="8843c9" class="tk">RCC_APB1ENR_FMPI2C1EN</a>          ((<a id="8843c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="8844" id="8844">
<td><a id="l8844" class='ln'>8844</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F410xx || STM32F412xG || STM32F446xx */</span></td></tr>
<tr name="8845" id="8845">
<td><a id="l8845" class='ln'>8845</a></td><td></td></tr>
<tr name="8846" id="8846">
<td><a id="l8846" class='ln'>8846</a></td><td><span class="pp">#define</span> <a id="8846c9" class="tk">RCC_APB1ENR_CAN1EN</a>             ((<a id="8846c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="8847" id="8847">
<td><a id="l8847" class='ln'>8847</a></td><td><span class="pp">#define</span> <a id="8847c9" class="tk">RCC_APB1ENR_CAN2EN</a>             ((<a id="8847c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="8848" id="8848">
<td><a id="l8848" class='ln'>8848</a></td><td><span class="pp">#if</span> <a id="8848c5" class="tk">defined</a>(<a id="8848c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="8849" id="8849">
<td><a id="l8849" class='ln'>8849</a></td><td><span class="pp">#define</span> <a id="8849c9" class="tk">RCC_APB1ENR_CECEN</a>              ((<a id="8849c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="8850" id="8850">
<td><a id="l8850" class='ln'>8850</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="8851" id="8851">
<td><a id="l8851" class='ln'>8851</a></td><td></td></tr>
<tr name="8852" id="8852">
<td><a id="l8852" class='ln'>8852</a></td><td><span class="pp">#define</span> <a id="8852c9" class="tk">RCC_APB1ENR_PWREN</a>              ((<a id="8852c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="8853" id="8853">
<td><a id="l8853" class='ln'>8853</a></td><td><span class="pp">#define</span> <a id="8853c9" class="tk">RCC_APB1ENR_DACEN</a>              ((<a id="8853c42" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="8854" id="8854">
<td><a id="l8854" class='ln'>8854</a></td><td><span class="pp">#define</span> <a id="8854c9" class="tk">RCC_APB1ENR_UART7EN</a>            ((<a id="8854c42" class="tk">uint32_t</a>)0x40000000)</td></tr>
<tr name="8855" id="8855">
<td><a id="l8855" class='ln'>8855</a></td><td><span class="pp">#define</span> <a id="8855c9" class="tk">RCC_APB1ENR_UART8EN</a>            ((<a id="8855c42" class="tk">uint32_t</a>)0x80000000)</td></tr>
<tr name="8856" id="8856">
<td><a id="l8856" class='ln'>8856</a></td><td></td></tr>
<tr name="8857" id="8857">
<td><a id="l8857" class='ln'>8857</a></td><td>  <span class="ct">/********************  Bit definition for RCC_APB2ENR register  ***************/</span></td></tr>
<tr name="8858" id="8858">
<td><a id="l8858" class='ln'>8858</a></td><td><span class="pp">#define</span> <a id="8858c9" class="tk">RCC_APB2ENR_TIM1EN</a>             ((<a id="8858c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8859" id="8859">
<td><a id="l8859" class='ln'>8859</a></td><td><span class="pp">#define</span> <a id="8859c9" class="tk">RCC_APB2ENR_TIM8EN</a>             ((<a id="8859c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="8860" id="8860">
<td><a id="l8860" class='ln'>8860</a></td><td><span class="pp">#define</span> <a id="8860c9" class="tk">RCC_APB2ENR_USART1EN</a>           ((<a id="8860c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="8861" id="8861">
<td><a id="l8861" class='ln'>8861</a></td><td><span class="pp">#define</span> <a id="8861c9" class="tk">RCC_APB2ENR_USART6EN</a>           ((<a id="8861c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="8862" id="8862">
<td><a id="l8862" class='ln'>8862</a></td><td><span class="pp">#define</span> <a id="8862c9" class="tk">RCC_APB2ENR_ADC1EN</a>             ((<a id="8862c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="8863" id="8863">
<td><a id="l8863" class='ln'>8863</a></td><td><span class="pp">#define</span> <a id="8863c9" class="tk">RCC_APB2ENR_ADC2EN</a>             ((<a id="8863c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="8864" id="8864">
<td><a id="l8864" class='ln'>8864</a></td><td><span class="pp">#define</span> <a id="8864c9" class="tk">RCC_APB2ENR_ADC3EN</a>             ((<a id="8864c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="8865" id="8865">
<td><a id="l8865" class='ln'>8865</a></td><td><span class="pp">#define</span> <a id="8865c9" class="tk">RCC_APB2ENR_SDIOEN</a>             ((<a id="8865c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="8866" id="8866">
<td><a id="l8866" class='ln'>8866</a></td><td><span class="pp">#define</span> <a id="8866c9" class="tk">RCC_APB2ENR_SPI1EN</a>             ((<a id="8866c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="8867" id="8867">
<td><a id="l8867" class='ln'>8867</a></td><td><span class="pp">#define</span> <a id="8867c9" class="tk">RCC_APB2ENR_SPI4EN</a>             ((<a id="8867c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="8868" id="8868">
<td><a id="l8868" class='ln'>8868</a></td><td><span class="pp">#define</span> <a id="8868c9" class="tk">RCC_APB2ENR_SYSCFGEN</a>           ((<a id="8868c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="8869" id="8869">
<td><a id="l8869" class='ln'>8869</a></td><td><span class="pp">#define</span> <a id="8869c9" class="tk">RCC_APB2ENR_TIM9EN</a>             ((<a id="8869c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="8870" id="8870">
<td><a id="l8870" class='ln'>8870</a></td><td><span class="pp">#define</span> <a id="8870c9" class="tk">RCC_APB2ENR_TIM10EN</a>            ((<a id="8870c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="8871" id="8871">
<td><a id="l8871" class='ln'>8871</a></td><td><span class="pp">#define</span> <a id="8871c9" class="tk">RCC_APB2ENR_TIM11EN</a>            ((<a id="8871c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="8872" id="8872">
<td><a id="l8872" class='ln'>8872</a></td><td><span class="pp">#define</span> <a id="8872c9" class="tk">RCC_APB2ENR_SPI5EN</a>             ((<a id="8872c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="8873" id="8873">
<td><a id="l8873" class='ln'>8873</a></td><td><span class="pp">#define</span> <a id="8873c9" class="tk">RCC_APB2ENR_SPI6EN</a>             ((<a id="8873c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="8874" id="8874">
<td><a id="l8874" class='ln'>8874</a></td><td><span class="pp">#define</span> <a id="8874c9" class="tk">RCC_APB2ENR_SAI1EN</a>             ((<a id="8874c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="8875" id="8875">
<td><a id="l8875" class='ln'>8875</a></td><td><span class="pp">#if</span> <a id="8875c5" class="tk">defined</a>(<a id="8875c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="8876" id="8876">
<td><a id="l8876" class='ln'>8876</a></td><td><span class="pp">#define</span> <a id="8876c9" class="tk">RCC_APB2ENR_SAI2EN</a>             ((<a id="8876c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="8877" id="8877">
<td><a id="l8877" class='ln'>8877</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="8878" id="8878">
<td><a id="l8878" class='ln'>8878</a></td><td></td></tr>
<tr name="8879" id="8879">
<td><a id="l8879" class='ln'>8879</a></td><td><span class="pp">#define</span> <a id="8879c9" class="tk">RCC_APB2ENR_LTDCEN</a>             ((<a id="8879c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="8880" id="8880">
<td><a id="l8880" class='ln'>8880</a></td><td><span class="pp">#if</span> <a id="8880c5" class="tk">defined</a>(<a id="8880c13" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="8881" id="8881">
<td><a id="l8881" class='ln'>8881</a></td><td><span class="pp">#define</span> <a id="8881c9" class="tk">RCC_APB2ENR_DSIEN</a>              ((<a id="8881c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="8882" id="8882">
<td><a id="l8882" class='ln'>8882</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F469_479xx */</span></td></tr>
<tr name="8883" id="8883">
<td><a id="l8883" class='ln'>8883</a></td><td></td></tr>
<tr name="8884" id="8884">
<td><a id="l8884" class='ln'>8884</a></td><td><span class="pp">#if</span> <a id="8884c5" class="tk">defined</a>(<a id="8884c13" class="tk">STM32F412xG</a>)</td></tr>
<tr name="8885" id="8885">
<td><a id="l8885" class='ln'>8885</a></td><td><span class="pp">#define</span> <a id="8885c9" class="tk">RCC_APB2ENR_DFSDM1EN</a>           ((<a id="8885c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="8886" id="8886">
<td><a id="l8886" class='ln'>8886</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F412xG */</span></td></tr>
<tr name="8887" id="8887">
<td><a id="l8887" class='ln'>8887</a></td><td></td></tr>
<tr name="8888" id="8888">
<td><a id="l8888" class='ln'>8888</a></td><td>  <span class="ct">/********************  Bit definition for RCC_AHB1LPENR register  *************/</span></td></tr>
<tr name="8889" id="8889">
<td><a id="l8889" class='ln'>8889</a></td><td><span class="pp">#define</span> <a id="8889c9" class="tk">RCC_AHB1LPENR_GPIOALPEN</a>        ((<a id="8889c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8890" id="8890">
<td><a id="l8890" class='ln'>8890</a></td><td><span class="pp">#define</span> <a id="8890c9" class="tk">RCC_AHB1LPENR_GPIOBLPEN</a>        ((<a id="8890c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="8891" id="8891">
<td><a id="l8891" class='ln'>8891</a></td><td><span class="pp">#define</span> <a id="8891c9" class="tk">RCC_AHB1LPENR_GPIOCLPEN</a>        ((<a id="8891c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="8892" id="8892">
<td><a id="l8892" class='ln'>8892</a></td><td><span class="pp">#define</span> <a id="8892c9" class="tk">RCC_AHB1LPENR_GPIODLPEN</a>        ((<a id="8892c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="8893" id="8893">
<td><a id="l8893" class='ln'>8893</a></td><td><span class="pp">#define</span> <a id="8893c9" class="tk">RCC_AHB1LPENR_GPIOELPEN</a>        ((<a id="8893c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="8894" id="8894">
<td><a id="l8894" class='ln'>8894</a></td><td><span class="pp">#define</span> <a id="8894c9" class="tk">RCC_AHB1LPENR_GPIOFLPEN</a>        ((<a id="8894c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="8895" id="8895">
<td><a id="l8895" class='ln'>8895</a></td><td><span class="pp">#define</span> <a id="8895c9" class="tk">RCC_AHB1LPENR_GPIOGLPEN</a>        ((<a id="8895c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="8896" id="8896">
<td><a id="l8896" class='ln'>8896</a></td><td><span class="pp">#define</span> <a id="8896c9" class="tk">RCC_AHB1LPENR_GPIOHLPEN</a>        ((<a id="8896c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="8897" id="8897">
<td><a id="l8897" class='ln'>8897</a></td><td><span class="pp">#define</span> <a id="8897c9" class="tk">RCC_AHB1LPENR_GPIOILPEN</a>        ((<a id="8897c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="8898" id="8898">
<td><a id="l8898" class='ln'>8898</a></td><td><span class="pp">#define</span> <a id="8898c9" class="tk">RCC_AHB1LPENR_GPIOJLPEN</a>        ((<a id="8898c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="8899" id="8899">
<td><a id="l8899" class='ln'>8899</a></td><td><span class="pp">#define</span> <a id="8899c9" class="tk">RCC_AHB1LPENR_GPIOKLPEN</a>        ((<a id="8899c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="8900" id="8900">
<td><a id="l8900" class='ln'>8900</a></td><td><span class="pp">#define</span> <a id="8900c9" class="tk">RCC_AHB1LPENR_CRCLPEN</a>          ((<a id="8900c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="8901" id="8901">
<td><a id="l8901" class='ln'>8901</a></td><td><span class="pp">#define</span> <a id="8901c9" class="tk">RCC_AHB1LPENR_FLITFLPEN</a>        ((<a id="8901c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="8902" id="8902">
<td><a id="l8902" class='ln'>8902</a></td><td><span class="pp">#define</span> <a id="8902c9" class="tk">RCC_AHB1LPENR_SRAM1LPEN</a>        ((<a id="8902c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="8903" id="8903">
<td><a id="l8903" class='ln'>8903</a></td><td><span class="pp">#define</span> <a id="8903c9" class="tk">RCC_AHB1LPENR_SRAM2LPEN</a>        ((<a id="8903c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="8904" id="8904">
<td><a id="l8904" class='ln'>8904</a></td><td><span class="pp">#define</span> <a id="8904c9" class="tk">RCC_AHB1LPENR_BKPSRAMLPEN</a>      ((<a id="8904c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="8905" id="8905">
<td><a id="l8905" class='ln'>8905</a></td><td><span class="pp">#define</span> <a id="8905c9" class="tk">RCC_AHB1LPENR_SRAM3LPEN</a>        ((<a id="8905c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="8906" id="8906">
<td><a id="l8906" class='ln'>8906</a></td><td><span class="pp">#define</span> <a id="8906c9" class="tk">RCC_AHB1LPENR_DMA1LPEN</a>         ((<a id="8906c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="8907" id="8907">
<td><a id="l8907" class='ln'>8907</a></td><td><span class="pp">#define</span> <a id="8907c9" class="tk">RCC_AHB1LPENR_DMA2LPEN</a>         ((<a id="8907c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="8908" id="8908">
<td><a id="l8908" class='ln'>8908</a></td><td><span class="pp">#define</span> <a id="8908c9" class="tk">RCC_AHB1LPENR_DMA2DLPEN</a>        ((<a id="8908c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="8909" id="8909">
<td><a id="l8909" class='ln'>8909</a></td><td><span class="pp">#define</span> <a id="8909c9" class="tk">RCC_AHB1LPENR_ETHMACLPEN</a>       ((<a id="8909c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="8910" id="8910">
<td><a id="l8910" class='ln'>8910</a></td><td><span class="pp">#define</span> <a id="8910c9" class="tk">RCC_AHB1LPENR_ETHMACTXLPEN</a>     ((<a id="8910c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="8911" id="8911">
<td><a id="l8911" class='ln'>8911</a></td><td><span class="pp">#define</span> <a id="8911c9" class="tk">RCC_AHB1LPENR_ETHMACRXLPEN</a>     ((<a id="8911c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="8912" id="8912">
<td><a id="l8912" class='ln'>8912</a></td><td><span class="pp">#define</span> <a id="8912c9" class="tk">RCC_AHB1LPENR_ETHMACPTPLPEN</a>    ((<a id="8912c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="8913" id="8913">
<td><a id="l8913" class='ln'>8913</a></td><td><span class="pp">#define</span> <a id="8913c9" class="tk">RCC_AHB1LPENR_OTGHSLPEN</a>        ((<a id="8913c42" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="8914" id="8914">
<td><a id="l8914" class='ln'>8914</a></td><td><span class="pp">#define</span> <a id="8914c9" class="tk">RCC_AHB1LPENR_OTGHSULPILPEN</a>    ((<a id="8914c42" class="tk">uint32_t</a>)0x40000000)</td></tr>
<tr name="8915" id="8915">
<td><a id="l8915" class='ln'>8915</a></td><td></td></tr>
<tr name="8916" id="8916">
<td><a id="l8916" class='ln'>8916</a></td><td>  <span class="ct">/********************  Bit definition for RCC_AHB2LPENR register  *************/</span></td></tr>
<tr name="8917" id="8917">
<td><a id="l8917" class='ln'>8917</a></td><td><span class="pp">#define</span> <a id="8917c9" class="tk">RCC_AHB2LPENR_DCMILPEN</a>         ((<a id="8917c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8918" id="8918">
<td><a id="l8918" class='ln'>8918</a></td><td><span class="pp">#define</span> <a id="8918c9" class="tk">RCC_AHB2LPENR_CRYPLPEN</a>         ((<a id="8918c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="8919" id="8919">
<td><a id="l8919" class='ln'>8919</a></td><td><span class="pp">#define</span> <a id="8919c9" class="tk">RCC_AHB2LPENR_HASHLPEN</a>         ((<a id="8919c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="8920" id="8920">
<td><a id="l8920" class='ln'>8920</a></td><td><span class="pp">#define</span> <a id="8920c9" class="tk">RCC_AHB2LPENR_RNGLPEN</a>          ((<a id="8920c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="8921" id="8921">
<td><a id="l8921" class='ln'>8921</a></td><td><span class="pp">#define</span> <a id="8921c9" class="tk">RCC_AHB2LPENR_OTGFSLPEN</a>        ((<a id="8921c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="8922" id="8922">
<td><a id="l8922" class='ln'>8922</a></td><td></td></tr>
<tr name="8923" id="8923">
<td><a id="l8923" class='ln'>8923</a></td><td>  <span class="ct">/********************  Bit definition for RCC_AHB3LPENR register  *************/</span></td></tr>
<tr name="8924" id="8924">
<td><a id="l8924" class='ln'>8924</a></td><td><span class="pp">#if</span> <a id="8924c5" class="tk">defined</a>(<a id="8924c13" class="tk">STM32F40_41xxx</a>) <a id="8924c29" class="tk">||</a> <a id="8924c32" class="tk">defined</a>(<a id="8924c40" class="tk">STM32F412xG</a>)</td></tr>
<tr name="8925" id="8925">
<td><a id="l8925" class='ln'>8925</a></td><td><span class="pp">#define</span> <a id="8925c9" class="tk">RCC_AHB3LPENR_FSMCLPEN</a>         ((<a id="8925c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8926" id="8926">
<td><a id="l8926" class='ln'>8926</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F40_41xxx || STM32F412xG */</span></td></tr>
<tr name="8927" id="8927">
<td><a id="l8927" class='ln'>8927</a></td><td></td></tr>
<tr name="8928" id="8928">
<td><a id="l8928" class='ln'>8928</a></td><td><span class="pp">#if</span> <a id="8928c5" class="tk">defined</a>(<a id="8928c13" class="tk">STM32F427_437xx</a>) <a id="8928c30" class="tk">||</a> <a id="8928c33" class="tk">defined</a>(<a id="8928c41" class="tk">STM32F429_439xx</a>) <a id="8928c58" class="tk">||</a> <a id="8928c61" class="tk">defined</a>(<a id="8928c69" class="tk">STM32F446xx</a>) <a id="8928c82" class="tk">||</a> <a id="8928c85" class="tk">defined</a>(<a id="8928c93" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="8929" id="8929">
<td><a id="l8929" class='ln'>8929</a></td><td><span class="pp">#define</span> <a id="8929c9" class="tk">RCC_AHB3LPENR_FMCLPEN</a>          ((<a id="8929c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8930" id="8930">
<td><a id="l8930" class='ln'>8930</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F427_437xx ||  STM32F429_439xx  || STM32F446xx || STM32F469_479xx */</span></td></tr>
<tr name="8931" id="8931">
<td><a id="l8931" class='ln'>8931</a></td><td></td></tr>
<tr name="8932" id="8932">
<td><a id="l8932" class='ln'>8932</a></td><td><span class="pp">#if</span> <a id="8932c5" class="tk">defined</a>(<a id="8932c13" class="tk">STM32F412xG</a>) <a id="8932c26" class="tk">||</a> <a id="8932c29" class="tk">defined</a>(<a id="8932c37" class="tk">STM32F446xx</a>) <a id="8932c50" class="tk">||</a> <a id="8932c53" class="tk">defined</a>(<a id="8932c61" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="8933" id="8933">
<td><a id="l8933" class='ln'>8933</a></td><td><span class="pp">#define</span> <a id="8933c9" class="tk">RCC_AHB3LPENR_QSPILPEN</a>         ((<a id="8933c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="8934" id="8934">
<td><a id="l8934" class='ln'>8934</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F412xG || STM32F469_479xx || STM32F446xx */</span></td></tr>
<tr name="8935" id="8935">
<td><a id="l8935" class='ln'>8935</a></td><td></td></tr>
<tr name="8936" id="8936">
<td><a id="l8936" class='ln'>8936</a></td><td>  <span class="ct">/********************  Bit definition for RCC_APB1LPENR register  *************/</span></td></tr>
<tr name="8937" id="8937">
<td><a id="l8937" class='ln'>8937</a></td><td><span class="pp">#define</span> <a id="8937c9" class="tk">RCC_APB1LPENR_TIM2LPEN</a>         ((<a id="8937c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8938" id="8938">
<td><a id="l8938" class='ln'>8938</a></td><td><span class="pp">#define</span> <a id="8938c9" class="tk">RCC_APB1LPENR_TIM3LPEN</a>         ((<a id="8938c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="8939" id="8939">
<td><a id="l8939" class='ln'>8939</a></td><td><span class="pp">#define</span> <a id="8939c9" class="tk">RCC_APB1LPENR_TIM4LPEN</a>         ((<a id="8939c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="8940" id="8940">
<td><a id="l8940" class='ln'>8940</a></td><td><span class="pp">#define</span> <a id="8940c9" class="tk">RCC_APB1LPENR_TIM5LPEN</a>         ((<a id="8940c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="8941" id="8941">
<td><a id="l8941" class='ln'>8941</a></td><td><span class="pp">#define</span> <a id="8941c9" class="tk">RCC_APB1LPENR_TIM6LPEN</a>         ((<a id="8941c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="8942" id="8942">
<td><a id="l8942" class='ln'>8942</a></td><td><span class="pp">#define</span> <a id="8942c9" class="tk">RCC_APB1LPENR_TIM7LPEN</a>         ((<a id="8942c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="8943" id="8943">
<td><a id="l8943" class='ln'>8943</a></td><td><span class="pp">#define</span> <a id="8943c9" class="tk">RCC_APB1LPENR_TIM12LPEN</a>        ((<a id="8943c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="8944" id="8944">
<td><a id="l8944" class='ln'>8944</a></td><td><span class="pp">#define</span> <a id="8944c9" class="tk">RCC_APB1LPENR_TIM13LPEN</a>        ((<a id="8944c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="8945" id="8945">
<td><a id="l8945" class='ln'>8945</a></td><td><span class="pp">#define</span> <a id="8945c9" class="tk">RCC_APB1LPENR_TIM14LPEN</a>        ((<a id="8945c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="8946" id="8946">
<td><a id="l8946" class='ln'>8946</a></td><td><span class="pp">#if</span> <a id="8946c5" class="tk">defined</a>(<a id="8946c13" class="tk">STM32F410xx</a>)</td></tr>
<tr name="8947" id="8947">
<td><a id="l8947" class='ln'>8947</a></td><td><span class="pp">#define</span> <a id="8947c9" class="tk">RCC_APB1LPENR_LPTIM1LPEN</a>       ((<a id="8947c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="8948" id="8948">
<td><a id="l8948" class='ln'>8948</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F410xx */</span></td></tr>
<tr name="8949" id="8949">
<td><a id="l8949" class='ln'>8949</a></td><td></td></tr>
<tr name="8950" id="8950">
<td><a id="l8950" class='ln'>8950</a></td><td><span class="pp">#define</span> <a id="8950c9" class="tk">RCC_APB1LPENR_WWDGLPEN</a>         ((<a id="8950c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="8951" id="8951">
<td><a id="l8951" class='ln'>8951</a></td><td><span class="pp">#define</span> <a id="8951c9" class="tk">RCC_APB1LPENR_SPI2LPEN</a>         ((<a id="8951c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="8952" id="8952">
<td><a id="l8952" class='ln'>8952</a></td><td><span class="pp">#define</span> <a id="8952c9" class="tk">RCC_APB1LPENR_SPI3LPEN</a>         ((<a id="8952c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="8953" id="8953">
<td><a id="l8953" class='ln'>8953</a></td><td><span class="pp">#if</span> <a id="8953c5" class="tk">defined</a>(<a id="8953c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="8954" id="8954">
<td><a id="l8954" class='ln'>8954</a></td><td><span class="pp">#define</span> <a id="8954c9" class="tk">RCC_APB1LPENR_SPDIFRXLPEN</a>      ((<a id="8954c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="8955" id="8955">
<td><a id="l8955" class='ln'>8955</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="8956" id="8956">
<td><a id="l8956" class='ln'>8956</a></td><td></td></tr>
<tr name="8957" id="8957">
<td><a id="l8957" class='ln'>8957</a></td><td><span class="pp">#define</span> <a id="8957c9" class="tk">RCC_APB1LPENR_USART2LPEN</a>       ((<a id="8957c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="8958" id="8958">
<td><a id="l8958" class='ln'>8958</a></td><td><span class="pp">#define</span> <a id="8958c9" class="tk">RCC_APB1LPENR_USART3LPEN</a>       ((<a id="8958c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="8959" id="8959">
<td><a id="l8959" class='ln'>8959</a></td><td><span class="pp">#define</span> <a id="8959c9" class="tk">RCC_APB1LPENR_UART4LPEN</a>        ((<a id="8959c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="8960" id="8960">
<td><a id="l8960" class='ln'>8960</a></td><td><span class="pp">#define</span> <a id="8960c9" class="tk">RCC_APB1LPENR_UART5LPEN</a>        ((<a id="8960c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="8961" id="8961">
<td><a id="l8961" class='ln'>8961</a></td><td><span class="pp">#define</span> <a id="8961c9" class="tk">RCC_APB1LPENR_I2C1LPEN</a>         ((<a id="8961c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="8962" id="8962">
<td><a id="l8962" class='ln'>8962</a></td><td><span class="pp">#define</span> <a id="8962c9" class="tk">RCC_APB1LPENR_I2C2LPEN</a>         ((<a id="8962c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="8963" id="8963">
<td><a id="l8963" class='ln'>8963</a></td><td><span class="pp">#define</span> <a id="8963c9" class="tk">RCC_APB1LPENR_I2C3LPEN</a>         ((<a id="8963c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="8964" id="8964">
<td><a id="l8964" class='ln'>8964</a></td><td><span class="pp">#if</span> <a id="8964c5" class="tk">defined</a>(<a id="8964c13" class="tk">STM32F410xx</a>) <a id="8964c26" class="tk">||</a> <a id="8964c29" class="tk">defined</a>(<a id="8964c37" class="tk">STM32F412xG</a>) <a id="8964c50" class="tk">||</a> <a id="8964c53" class="tk">defined</a>(<a id="8964c61" class="tk">STM32F446xx</a>)</td></tr>
<tr name="8965" id="8965">
<td><a id="l8965" class='ln'>8965</a></td><td><span class="pp">#define</span> <a id="8965c9" class="tk">RCC_APB1LPENR_FMPI2C1LPEN</a>      ((<a id="8965c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="8966" id="8966">
<td><a id="l8966" class='ln'>8966</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F410xx || STM32F412xG || STM32F446xx */</span></td></tr>
<tr name="8967" id="8967">
<td><a id="l8967" class='ln'>8967</a></td><td></td></tr>
<tr name="8968" id="8968">
<td><a id="l8968" class='ln'>8968</a></td><td><span class="pp">#define</span> <a id="8968c9" class="tk">RCC_APB1LPENR_CAN1LPEN</a>         ((<a id="8968c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="8969" id="8969">
<td><a id="l8969" class='ln'>8969</a></td><td><span class="pp">#define</span> <a id="8969c9" class="tk">RCC_APB1LPENR_CAN2LPEN</a>         ((<a id="8969c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="8970" id="8970">
<td><a id="l8970" class='ln'>8970</a></td><td><span class="pp">#if</span> <a id="8970c5" class="tk">defined</a>(<a id="8970c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="8971" id="8971">
<td><a id="l8971" class='ln'>8971</a></td><td><span class="pp">#define</span> <a id="8971c9" class="tk">RCC_APB1LPENR_CECLPEN</a>          ((<a id="8971c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="8972" id="8972">
<td><a id="l8972" class='ln'>8972</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="8973" id="8973">
<td><a id="l8973" class='ln'>8973</a></td><td></td></tr>
<tr name="8974" id="8974">
<td><a id="l8974" class='ln'>8974</a></td><td><span class="pp">#define</span> <a id="8974c9" class="tk">RCC_APB1LPENR_PWRLPEN</a>          ((<a id="8974c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="8975" id="8975">
<td><a id="l8975" class='ln'>8975</a></td><td><span class="pp">#define</span> <a id="8975c9" class="tk">RCC_APB1LPENR_DACLPEN</a>          ((<a id="8975c42" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="8976" id="8976">
<td><a id="l8976" class='ln'>8976</a></td><td><span class="pp">#define</span> <a id="8976c9" class="tk">RCC_APB1LPENR_UART7LPEN</a>        ((<a id="8976c42" class="tk">uint32_t</a>)0x40000000)</td></tr>
<tr name="8977" id="8977">
<td><a id="l8977" class='ln'>8977</a></td><td><span class="pp">#define</span> <a id="8977c9" class="tk">RCC_APB1LPENR_UART8LPEN</a>        ((<a id="8977c42" class="tk">uint32_t</a>)0x80000000)</td></tr>
<tr name="8978" id="8978">
<td><a id="l8978" class='ln'>8978</a></td><td></td></tr>
<tr name="8979" id="8979">
<td><a id="l8979" class='ln'>8979</a></td><td>  <span class="ct">/********************  Bit definition for RCC_APB2LPENR register  *************/</span></td></tr>
<tr name="8980" id="8980">
<td><a id="l8980" class='ln'>8980</a></td><td><span class="pp">#define</span> <a id="8980c9" class="tk">RCC_APB2LPENR_TIM1LPEN</a>         ((<a id="8980c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="8981" id="8981">
<td><a id="l8981" class='ln'>8981</a></td><td><span class="pp">#define</span> <a id="8981c9" class="tk">RCC_APB2LPENR_TIM8LPEN</a>         ((<a id="8981c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="8982" id="8982">
<td><a id="l8982" class='ln'>8982</a></td><td><span class="pp">#define</span> <a id="8982c9" class="tk">RCC_APB2LPENR_USART1LPEN</a>       ((<a id="8982c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="8983" id="8983">
<td><a id="l8983" class='ln'>8983</a></td><td><span class="pp">#define</span> <a id="8983c9" class="tk">RCC_APB2LPENR_USART6LPEN</a>       ((<a id="8983c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="8984" id="8984">
<td><a id="l8984" class='ln'>8984</a></td><td><span class="pp">#define</span> <a id="8984c9" class="tk">RCC_APB2LPENR_ADC1LPEN</a>         ((<a id="8984c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="8985" id="8985">
<td><a id="l8985" class='ln'>8985</a></td><td><span class="pp">#define</span> <a id="8985c9" class="tk">RCC_APB2LPENR_ADC2PEN</a>          ((<a id="8985c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="8986" id="8986">
<td><a id="l8986" class='ln'>8986</a></td><td><span class="pp">#define</span> <a id="8986c9" class="tk">RCC_APB2LPENR_ADC3LPEN</a>         ((<a id="8986c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="8987" id="8987">
<td><a id="l8987" class='ln'>8987</a></td><td><span class="pp">#define</span> <a id="8987c9" class="tk">RCC_APB2LPENR_SDIOLPEN</a>         ((<a id="8987c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="8988" id="8988">
<td><a id="l8988" class='ln'>8988</a></td><td><span class="pp">#define</span> <a id="8988c9" class="tk">RCC_APB2LPENR_SPI1LPEN</a>         ((<a id="8988c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="8989" id="8989">
<td><a id="l8989" class='ln'>8989</a></td><td><span class="pp">#define</span> <a id="8989c9" class="tk">RCC_APB2LPENR_SPI4LPEN</a>         ((<a id="8989c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="8990" id="8990">
<td><a id="l8990" class='ln'>8990</a></td><td><span class="pp">#define</span> <a id="8990c9" class="tk">RCC_APB2LPENR_SYSCFGLPEN</a>       ((<a id="8990c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="8991" id="8991">
<td><a id="l8991" class='ln'>8991</a></td><td><span class="pp">#define</span> <a id="8991c9" class="tk">RCC_APB2LPENR_TIM9LPEN</a>         ((<a id="8991c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="8992" id="8992">
<td><a id="l8992" class='ln'>8992</a></td><td><span class="pp">#define</span> <a id="8992c9" class="tk">RCC_APB2LPENR_TIM10LPEN</a>        ((<a id="8992c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="8993" id="8993">
<td><a id="l8993" class='ln'>8993</a></td><td><span class="pp">#define</span> <a id="8993c9" class="tk">RCC_APB2LPENR_TIM11LPEN</a>        ((<a id="8993c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="8994" id="8994">
<td><a id="l8994" class='ln'>8994</a></td><td><span class="pp">#define</span> <a id="8994c9" class="tk">RCC_APB2LPENR_SPI5LPEN</a>         ((<a id="8994c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="8995" id="8995">
<td><a id="l8995" class='ln'>8995</a></td><td><span class="pp">#define</span> <a id="8995c9" class="tk">RCC_APB2LPENR_SPI6LPEN</a>         ((<a id="8995c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="8996" id="8996">
<td><a id="l8996" class='ln'>8996</a></td><td><span class="pp">#define</span> <a id="8996c9" class="tk">RCC_APB2LPENR_SAI1LPEN</a>         ((<a id="8996c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="8997" id="8997">
<td><a id="l8997" class='ln'>8997</a></td><td><span class="pp">#if</span> <a id="8997c5" class="tk">defined</a>(<a id="8997c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="8998" id="8998">
<td><a id="l8998" class='ln'>8998</a></td><td><span class="pp">#define</span> <a id="8998c9" class="tk">RCC_APB2LPENR_SAI2LPEN</a>         ((<a id="8998c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="8999" id="8999">
<td><a id="l8999" class='ln'>8999</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="9000" id="9000">
<td><a id="l9000" class='ln'>9000</a></td><td></td></tr>
<tr name="9001" id="9001">
<td><a id="l9001" class='ln'>9001</a></td><td><span class="pp">#define</span> <a id="9001c9" class="tk">RCC_APB2LPENR_LTDCLPEN</a>         ((<a id="9001c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="9002" id="9002">
<td><a id="l9002" class='ln'>9002</a></td><td><span class="pp">#if</span> <a id="9002c5" class="tk">defined</a>(<a id="9002c13" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="9003" id="9003">
<td><a id="l9003" class='ln'>9003</a></td><td><span class="pp">#define</span> <a id="9003c9" class="tk">RCC_APB2LPENR_DSILPEN</a>          ((<a id="9003c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="9004" id="9004">
<td><a id="l9004" class='ln'>9004</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F469_479xx */</span></td></tr>
<tr name="9005" id="9005">
<td><a id="l9005" class='ln'>9005</a></td><td></td></tr>
<tr name="9006" id="9006">
<td><a id="l9006" class='ln'>9006</a></td><td><span class="pp">#if</span> <a id="9006c5" class="tk">defined</a>(<a id="9006c13" class="tk">STM32F412xG</a>)</td></tr>
<tr name="9007" id="9007">
<td><a id="l9007" class='ln'>9007</a></td><td><span class="pp">#define</span> <a id="9007c9" class="tk">RCC_APB2LPENR_DFSDM1LPEN</a>       ((<a id="9007c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="9008" id="9008">
<td><a id="l9008" class='ln'>9008</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F412xG */</span></td></tr>
<tr name="9009" id="9009">
<td><a id="l9009" class='ln'>9009</a></td><td></td></tr>
<tr name="9010" id="9010">
<td><a id="l9010" class='ln'>9010</a></td><td>  <span class="ct">/********************  Bit definition for RCC_BDCR register  ******************/</span></td></tr>
<tr name="9011" id="9011">
<td><a id="l9011" class='ln'>9011</a></td><td><span class="pp">#define</span> <a id="9011c9" class="tk">RCC_BDCR_LSEON</a>                 ((<a id="9011c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="9012" id="9012">
<td><a id="l9012" class='ln'>9012</a></td><td><span class="pp">#define</span> <a id="9012c9" class="tk">RCC_BDCR_LSERDY</a>                ((<a id="9012c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="9013" id="9013">
<td><a id="l9013" class='ln'>9013</a></td><td><span class="pp">#define</span> <a id="9013c9" class="tk">RCC_BDCR_LSEBYP</a>                ((<a id="9013c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="9014" id="9014">
<td><a id="l9014" class='ln'>9014</a></td><td><span class="pp">#define</span> <a id="9014c9" class="tk">RCC_BDCR_LSEMOD</a>                ((<a id="9014c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="9015" id="9015">
<td><a id="l9015" class='ln'>9015</a></td><td><span class="pp">#define</span> <a id="9015c9" class="tk">RCC_BDCR_RTCSEL</a>                ((<a id="9015c42" class="tk">uint32_t</a>)0x00000300)</td></tr>
<tr name="9016" id="9016">
<td><a id="l9016" class='ln'>9016</a></td><td><span class="pp">#define</span> <a id="9016c9" class="tk">RCC_BDCR_RTCSEL_0</a>              ((<a id="9016c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="9017" id="9017">
<td><a id="l9017" class='ln'>9017</a></td><td><span class="pp">#define</span> <a id="9017c9" class="tk">RCC_BDCR_RTCSEL_1</a>              ((<a id="9017c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="9018" id="9018">
<td><a id="l9018" class='ln'>9018</a></td><td><span class="pp">#define</span> <a id="9018c9" class="tk">RCC_BDCR_RTCEN</a>                 ((<a id="9018c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="9019" id="9019">
<td><a id="l9019" class='ln'>9019</a></td><td><span class="pp">#define</span> <a id="9019c9" class="tk">RCC_BDCR_BDRST</a>                 ((<a id="9019c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="9020" id="9020">
<td><a id="l9020" class='ln'>9020</a></td><td></td></tr>
<tr name="9021" id="9021">
<td><a id="l9021" class='ln'>9021</a></td><td>  <span class="ct">/********************  Bit definition for RCC_CSR register  *******************/</span></td></tr>
<tr name="9022" id="9022">
<td><a id="l9022" class='ln'>9022</a></td><td><span class="pp">#define</span> <a id="9022c9" class="tk">RCC_CSR_LSION</a>                  ((<a id="9022c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="9023" id="9023">
<td><a id="l9023" class='ln'>9023</a></td><td><span class="pp">#define</span> <a id="9023c9" class="tk">RCC_CSR_LSIRDY</a>                 ((<a id="9023c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="9024" id="9024">
<td><a id="l9024" class='ln'>9024</a></td><td><span class="pp">#define</span> <a id="9024c9" class="tk">RCC_CSR_RMVF</a>                   ((<a id="9024c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="9025" id="9025">
<td><a id="l9025" class='ln'>9025</a></td><td><span class="pp">#define</span> <a id="9025c9" class="tk">RCC_CSR_BORRSTF</a>                ((<a id="9025c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="9026" id="9026">
<td><a id="l9026" class='ln'>9026</a></td><td><span class="pp">#define</span> <a id="9026c9" class="tk">RCC_CSR_PADRSTF</a>                ((<a id="9026c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="9027" id="9027">
<td><a id="l9027" class='ln'>9027</a></td><td><span class="pp">#define</span> <a id="9027c9" class="tk">RCC_CSR_PORRSTF</a>                ((<a id="9027c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="9028" id="9028">
<td><a id="l9028" class='ln'>9028</a></td><td><span class="pp">#define</span> <a id="9028c9" class="tk">RCC_CSR_SFTRSTF</a>                ((<a id="9028c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="9029" id="9029">
<td><a id="l9029" class='ln'>9029</a></td><td><span class="pp">#define</span> <a id="9029c9" class="tk">RCC_CSR_WDGRSTF</a>                ((<a id="9029c42" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="9030" id="9030">
<td><a id="l9030" class='ln'>9030</a></td><td><span class="pp">#define</span> <a id="9030c9" class="tk">RCC_CSR_WWDGRSTF</a>               ((<a id="9030c42" class="tk">uint32_t</a>)0x40000000)</td></tr>
<tr name="9031" id="9031">
<td><a id="l9031" class='ln'>9031</a></td><td><span class="pp">#define</span> <a id="9031c9" class="tk">RCC_CSR_LPWRRSTF</a>               ((<a id="9031c42" class="tk">uint32_t</a>)0x80000000)</td></tr>
<tr name="9032" id="9032">
<td><a id="l9032" class='ln'>9032</a></td><td></td></tr>
<tr name="9033" id="9033">
<td><a id="l9033" class='ln'>9033</a></td><td>  <span class="ct">/********************  Bit definition for RCC_SSCGR register  *****************/</span></td></tr>
<tr name="9034" id="9034">
<td><a id="l9034" class='ln'>9034</a></td><td><span class="pp">#define</span> <a id="9034c9" class="tk">RCC_SSCGR_MODPER</a>               ((<a id="9034c42" class="tk">uint32_t</a>)0x00001FFF)</td></tr>
<tr name="9035" id="9035">
<td><a id="l9035" class='ln'>9035</a></td><td><span class="pp">#define</span> <a id="9035c9" class="tk">RCC_SSCGR_INCSTEP</a>              ((<a id="9035c42" class="tk">uint32_t</a>)0x0FFFE000)</td></tr>
<tr name="9036" id="9036">
<td><a id="l9036" class='ln'>9036</a></td><td><span class="pp">#define</span> <a id="9036c9" class="tk">RCC_SSCGR_SPREADSEL</a>            ((<a id="9036c42" class="tk">uint32_t</a>)0x40000000)</td></tr>
<tr name="9037" id="9037">
<td><a id="l9037" class='ln'>9037</a></td><td><span class="pp">#define</span> <a id="9037c9" class="tk">RCC_SSCGR_SSCGEN</a>               ((<a id="9037c42" class="tk">uint32_t</a>)0x80000000)</td></tr>
<tr name="9038" id="9038">
<td><a id="l9038" class='ln'>9038</a></td><td></td></tr>
<tr name="9039" id="9039">
<td><a id="l9039" class='ln'>9039</a></td><td>  <span class="ct">/********************  Bit definition for RCC_PLLI2SCFGR register  ************/</span></td></tr>
<tr name="9040" id="9040">
<td><a id="l9040" class='ln'>9040</a></td><td><span class="pp">#define</span> <a id="9040c9" class="tk">RCC_PLLI2SCFGR_PLLI2SM</a>         ((<a id="9040c42" class="tk">uint32_t</a>)0x0000003F)</td></tr>
<tr name="9041" id="9041">
<td><a id="l9041" class='ln'>9041</a></td><td><span class="pp">#define</span> <a id="9041c9" class="tk">RCC_PLLI2SCFGR_PLLI2SM_0</a>       ((<a id="9041c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="9042" id="9042">
<td><a id="l9042" class='ln'>9042</a></td><td><span class="pp">#define</span> <a id="9042c9" class="tk">RCC_PLLI2SCFGR_PLLI2SM_1</a>       ((<a id="9042c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="9043" id="9043">
<td><a id="l9043" class='ln'>9043</a></td><td><span class="pp">#define</span> <a id="9043c9" class="tk">RCC_PLLI2SCFGR_PLLI2SM_2</a>       ((<a id="9043c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="9044" id="9044">
<td><a id="l9044" class='ln'>9044</a></td><td><span class="pp">#define</span> <a id="9044c9" class="tk">RCC_PLLI2SCFGR_PLLI2SM_3</a>       ((<a id="9044c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="9045" id="9045">
<td><a id="l9045" class='ln'>9045</a></td><td><span class="pp">#define</span> <a id="9045c9" class="tk">RCC_PLLI2SCFGR_PLLI2SM_4</a>       ((<a id="9045c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="9046" id="9046">
<td><a id="l9046" class='ln'>9046</a></td><td><span class="pp">#define</span> <a id="9046c9" class="tk">RCC_PLLI2SCFGR_PLLI2SM_5</a>       ((<a id="9046c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="9047" id="9047">
<td><a id="l9047" class='ln'>9047</a></td><td><span class="pp">#define</span> <a id="9047c9" class="tk">RCC_PLLI2SCFGR_PLLI2SN</a>         ((<a id="9047c42" class="tk">uint32_t</a>)0x00007FC0)</td></tr>
<tr name="9048" id="9048">
<td><a id="l9048" class='ln'>9048</a></td><td><span class="pp">#define</span> <a id="9048c9" class="tk">RCC_PLLI2SCFGR_PLLI2SN_0</a>       ((<a id="9048c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="9049" id="9049">
<td><a id="l9049" class='ln'>9049</a></td><td><span class="pp">#define</span> <a id="9049c9" class="tk">RCC_PLLI2SCFGR_PLLI2SN_1</a>       ((<a id="9049c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="9050" id="9050">
<td><a id="l9050" class='ln'>9050</a></td><td><span class="pp">#define</span> <a id="9050c9" class="tk">RCC_PLLI2SCFGR_PLLI2SN_2</a>       ((<a id="9050c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="9051" id="9051">
<td><a id="l9051" class='ln'>9051</a></td><td><span class="pp">#define</span> <a id="9051c9" class="tk">RCC_PLLI2SCFGR_PLLI2SN_3</a>       ((<a id="9051c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="9052" id="9052">
<td><a id="l9052" class='ln'>9052</a></td><td><span class="pp">#define</span> <a id="9052c9" class="tk">RCC_PLLI2SCFGR_PLLI2SN_4</a>       ((<a id="9052c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="9053" id="9053">
<td><a id="l9053" class='ln'>9053</a></td><td><span class="pp">#define</span> <a id="9053c9" class="tk">RCC_PLLI2SCFGR_PLLI2SN_5</a>       ((<a id="9053c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="9054" id="9054">
<td><a id="l9054" class='ln'>9054</a></td><td><span class="pp">#define</span> <a id="9054c9" class="tk">RCC_PLLI2SCFGR_PLLI2SN_6</a>       ((<a id="9054c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="9055" id="9055">
<td><a id="l9055" class='ln'>9055</a></td><td><span class="pp">#define</span> <a id="9055c9" class="tk">RCC_PLLI2SCFGR_PLLI2SN_7</a>       ((<a id="9055c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="9056" id="9056">
<td><a id="l9056" class='ln'>9056</a></td><td><span class="pp">#define</span> <a id="9056c9" class="tk">RCC_PLLI2SCFGR_PLLI2SN_8</a>       ((<a id="9056c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="9057" id="9057">
<td><a id="l9057" class='ln'>9057</a></td><td><span class="pp">#if</span> <a id="9057c5" class="tk">defined</a>(<a id="9057c13" class="tk">STM32F412xG</a>)</td></tr>
<tr name="9058" id="9058">
<td><a id="l9058" class='ln'>9058</a></td><td><span class="pp">#define</span> <a id="9058c9" class="tk">RCC_PLLI2SCFGR_PLLI2SSRC</a>       ((<a id="9058c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="9059" id="9059">
<td><a id="l9059" class='ln'>9059</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32f412xG */</span></td></tr>
<tr name="9060" id="9060">
<td><a id="l9060" class='ln'>9060</a></td><td></td></tr>
<tr name="9061" id="9061">
<td><a id="l9061" class='ln'>9061</a></td><td><span class="pp">#if</span> <a id="9061c5" class="tk">defined</a>(<a id="9061c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="9062" id="9062">
<td><a id="l9062" class='ln'>9062</a></td><td><span class="pp">#define</span> <a id="9062c9" class="tk">RCC_PLLI2SCFGR_PLLI2SP</a>         ((<a id="9062c42" class="tk">uint32_t</a>)0x00030000)</td></tr>
<tr name="9063" id="9063">
<td><a id="l9063" class='ln'>9063</a></td><td><span class="pp">#define</span> <a id="9063c9" class="tk">RCC_PLLI2SCFGR_PLLI2SP_0</a>       ((<a id="9063c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="9064" id="9064">
<td><a id="l9064" class='ln'>9064</a></td><td><span class="pp">#define</span> <a id="9064c9" class="tk">RCC_PLLI2SCFGR_PLLI2SP_1</a>       ((<a id="9064c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="9065" id="9065">
<td><a id="l9065" class='ln'>9065</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="9066" id="9066">
<td><a id="l9066" class='ln'>9066</a></td><td></td></tr>
<tr name="9067" id="9067">
<td><a id="l9067" class='ln'>9067</a></td><td><span class="pp">#define</span> <a id="9067c9" class="tk">RCC_PLLI2SCFGR_PLLI2SQ</a>         ((<a id="9067c42" class="tk">uint32_t</a>)0x0F000000)</td></tr>
<tr name="9068" id="9068">
<td><a id="l9068" class='ln'>9068</a></td><td><span class="pp">#define</span> <a id="9068c9" class="tk">RCC_PLLI2SCFGR_PLLI2SQ_0</a>       ((<a id="9068c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="9069" id="9069">
<td><a id="l9069" class='ln'>9069</a></td><td><span class="pp">#define</span> <a id="9069c9" class="tk">RCC_PLLI2SCFGR_PLLI2SQ_1</a>       ((<a id="9069c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="9070" id="9070">
<td><a id="l9070" class='ln'>9070</a></td><td><span class="pp">#define</span> <a id="9070c9" class="tk">RCC_PLLI2SCFGR_PLLI2SQ_2</a>       ((<a id="9070c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="9071" id="9071">
<td><a id="l9071" class='ln'>9071</a></td><td><span class="pp">#define</span> <a id="9071c9" class="tk">RCC_PLLI2SCFGR_PLLI2SQ_3</a>       ((<a id="9071c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="9072" id="9072">
<td><a id="l9072" class='ln'>9072</a></td><td><span class="pp">#define</span> <a id="9072c9" class="tk">RCC_PLLI2SCFGR_PLLI2SR</a>         ((<a id="9072c42" class="tk">uint32_t</a>)0x70000000)</td></tr>
<tr name="9073" id="9073">
<td><a id="l9073" class='ln'>9073</a></td><td><span class="pp">#define</span> <a id="9073c9" class="tk">RCC_PLLI2SCFGR_PLLI2SR_0</a>       ((<a id="9073c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="9074" id="9074">
<td><a id="l9074" class='ln'>9074</a></td><td><span class="pp">#define</span> <a id="9074c9" class="tk">RCC_PLLI2SCFGR_PLLI2SR_1</a>       ((<a id="9074c42" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="9075" id="9075">
<td><a id="l9075" class='ln'>9075</a></td><td><span class="pp">#define</span> <a id="9075c9" class="tk">RCC_PLLI2SCFGR_PLLI2SR_2</a>       ((<a id="9075c42" class="tk">uint32_t</a>)0x40000000)</td></tr>
<tr name="9076" id="9076">
<td><a id="l9076" class='ln'>9076</a></td><td></td></tr>
<tr name="9077" id="9077">
<td><a id="l9077" class='ln'>9077</a></td><td>  <span class="ct">/********************  Bit definition for RCC_PLLSAICFGR register  ************/</span></td></tr>
<tr name="9078" id="9078">
<td><a id="l9078" class='ln'>9078</a></td><td><span class="pp">#if</span> <a id="9078c5" class="tk">defined</a>(<a id="9078c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="9079" id="9079">
<td><a id="l9079" class='ln'>9079</a></td><td><span class="pp">#define</span> <a id="9079c9" class="tk">RCC_PLLSAICFGR_PLLSAIM</a>         ((<a id="9079c42" class="tk">uint32_t</a>)0x0000003F)</td></tr>
<tr name="9080" id="9080">
<td><a id="l9080" class='ln'>9080</a></td><td><span class="pp">#define</span> <a id="9080c9" class="tk">RCC_PLLSAICFGR_PLLSAIM_0</a>       ((<a id="9080c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="9081" id="9081">
<td><a id="l9081" class='ln'>9081</a></td><td><span class="pp">#define</span> <a id="9081c9" class="tk">RCC_PLLSAICFGR_PLLSAIM_1</a>       ((<a id="9081c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="9082" id="9082">
<td><a id="l9082" class='ln'>9082</a></td><td><span class="pp">#define</span> <a id="9082c9" class="tk">RCC_PLLSAICFGR_PLLSAIM_2</a>       ((<a id="9082c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="9083" id="9083">
<td><a id="l9083" class='ln'>9083</a></td><td><span class="pp">#define</span> <a id="9083c9" class="tk">RCC_PLLSAICFGR_PLLSAIM_3</a>       ((<a id="9083c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="9084" id="9084">
<td><a id="l9084" class='ln'>9084</a></td><td><span class="pp">#define</span> <a id="9084c9" class="tk">RCC_PLLSAICFGR_PLLSAIM_4</a>       ((<a id="9084c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="9085" id="9085">
<td><a id="l9085" class='ln'>9085</a></td><td><span class="pp">#define</span> <a id="9085c9" class="tk">RCC_PLLSAICFGR_PLLSAIM_5</a>       ((<a id="9085c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="9086" id="9086">
<td><a id="l9086" class='ln'>9086</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="9087" id="9087">
<td><a id="l9087" class='ln'>9087</a></td><td></td></tr>
<tr name="9088" id="9088">
<td><a id="l9088" class='ln'>9088</a></td><td><span class="pp">#define</span> <a id="9088c9" class="tk">RCC_PLLSAICFGR_PLLSAIN</a>         ((<a id="9088c42" class="tk">uint32_t</a>)0x00007FC0)</td></tr>
<tr name="9089" id="9089">
<td><a id="l9089" class='ln'>9089</a></td><td><span class="pp">#define</span> <a id="9089c9" class="tk">RCC_PLLSAICFGR_PLLSAIN_0</a>       ((<a id="9089c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="9090" id="9090">
<td><a id="l9090" class='ln'>9090</a></td><td><span class="pp">#define</span> <a id="9090c9" class="tk">RCC_PLLSAICFGR_PLLSAIN_1</a>       ((<a id="9090c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="9091" id="9091">
<td><a id="l9091" class='ln'>9091</a></td><td><span class="pp">#define</span> <a id="9091c9" class="tk">RCC_PLLSAICFGR_PLLSAIN_2</a>       ((<a id="9091c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="9092" id="9092">
<td><a id="l9092" class='ln'>9092</a></td><td><span class="pp">#define</span> <a id="9092c9" class="tk">RCC_PLLSAICFGR_PLLSAIN_3</a>       ((<a id="9092c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="9093" id="9093">
<td><a id="l9093" class='ln'>9093</a></td><td><span class="pp">#define</span> <a id="9093c9" class="tk">RCC_PLLSAICFGR_PLLSAIN_4</a>       ((<a id="9093c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="9094" id="9094">
<td><a id="l9094" class='ln'>9094</a></td><td><span class="pp">#define</span> <a id="9094c9" class="tk">RCC_PLLSAICFGR_PLLSAIN_5</a>       ((<a id="9094c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="9095" id="9095">
<td><a id="l9095" class='ln'>9095</a></td><td><span class="pp">#define</span> <a id="9095c9" class="tk">RCC_PLLSAICFGR_PLLSAIN_6</a>       ((<a id="9095c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="9096" id="9096">
<td><a id="l9096" class='ln'>9096</a></td><td><span class="pp">#define</span> <a id="9096c9" class="tk">RCC_PLLSAICFGR_PLLSAIN_7</a>       ((<a id="9096c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="9097" id="9097">
<td><a id="l9097" class='ln'>9097</a></td><td><span class="pp">#define</span> <a id="9097c9" class="tk">RCC_PLLSAICFGR_PLLSAIN_8</a>       ((<a id="9097c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="9098" id="9098">
<td><a id="l9098" class='ln'>9098</a></td><td><span class="pp">#if</span> <a id="9098c5" class="tk">defined</a>(<a id="9098c13" class="tk">STM32F446xx</a>) <a id="9098c26" class="tk">||</a> <a id="9098c29" class="tk">defined</a>(<a id="9098c37" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="9099" id="9099">
<td><a id="l9099" class='ln'>9099</a></td><td><span class="pp">#define</span> <a id="9099c9" class="tk">RCC_PLLSAICFGR_PLLSAIP</a>         ((<a id="9099c42" class="tk">uint32_t</a>)0x00030000)</td></tr>
<tr name="9100" id="9100">
<td><a id="l9100" class='ln'>9100</a></td><td><span class="pp">#define</span> <a id="9100c9" class="tk">RCC_PLLSAICFGR_PLLSAIP_0</a>       ((<a id="9100c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="9101" id="9101">
<td><a id="l9101" class='ln'>9101</a></td><td><span class="pp">#define</span> <a id="9101c9" class="tk">RCC_PLLSAICFGR_PLLSAIP_1</a>       ((<a id="9101c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="9102" id="9102">
<td><a id="l9102" class='ln'>9102</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx || STM32F469_479xx */</span></td></tr>
<tr name="9103" id="9103">
<td><a id="l9103" class='ln'>9103</a></td><td></td></tr>
<tr name="9104" id="9104">
<td><a id="l9104" class='ln'>9104</a></td><td><span class="pp">#define</span> <a id="9104c9" class="tk">RCC_PLLSAICFGR_PLLSAIQ</a>         ((<a id="9104c42" class="tk">uint32_t</a>)0x0F000000)</td></tr>
<tr name="9105" id="9105">
<td><a id="l9105" class='ln'>9105</a></td><td><span class="pp">#define</span> <a id="9105c9" class="tk">RCC_PLLSAICFGR_PLLSAIQ_0</a>       ((<a id="9105c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="9106" id="9106">
<td><a id="l9106" class='ln'>9106</a></td><td><span class="pp">#define</span> <a id="9106c9" class="tk">RCC_PLLSAICFGR_PLLSAIQ_1</a>       ((<a id="9106c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="9107" id="9107">
<td><a id="l9107" class='ln'>9107</a></td><td><span class="pp">#define</span> <a id="9107c9" class="tk">RCC_PLLSAICFGR_PLLSAIQ_2</a>       ((<a id="9107c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="9108" id="9108">
<td><a id="l9108" class='ln'>9108</a></td><td><span class="pp">#define</span> <a id="9108c9" class="tk">RCC_PLLSAICFGR_PLLSAIQ_3</a>       ((<a id="9108c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="9109" id="9109">
<td><a id="l9109" class='ln'>9109</a></td><td><span class="pp">#define</span> <a id="9109c9" class="tk">RCC_PLLSAICFGR_PLLSAIR</a>         ((<a id="9109c42" class="tk">uint32_t</a>)0x70000000)</td></tr>
<tr name="9110" id="9110">
<td><a id="l9110" class='ln'>9110</a></td><td><span class="pp">#define</span> <a id="9110c9" class="tk">RCC_PLLSAICFGR_PLLSAIR_0</a>       ((<a id="9110c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="9111" id="9111">
<td><a id="l9111" class='ln'>9111</a></td><td><span class="pp">#define</span> <a id="9111c9" class="tk">RCC_PLLSAICFGR_PLLSAIR_1</a>       ((<a id="9111c42" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="9112" id="9112">
<td><a id="l9112" class='ln'>9112</a></td><td><span class="pp">#define</span> <a id="9112c9" class="tk">RCC_PLLSAICFGR_PLLSAIR_2</a>       ((<a id="9112c42" class="tk">uint32_t</a>)0x40000000)</td></tr>
<tr name="9113" id="9113">
<td><a id="l9113" class='ln'>9113</a></td><td></td></tr>
<tr name="9114" id="9114">
<td><a id="l9114" class='ln'>9114</a></td><td>  <span class="ct">/********************  Bit definition for RCC_DCKCFGR register  ***************/</span></td></tr>
<tr name="9115" id="9115">
<td><a id="l9115" class='ln'>9115</a></td><td><span class="pp">#define</span> <a id="9115c9" class="tk">RCC_DCKCFGR_PLLI2SDIVQ</a>         ((<a id="9115c42" class="tk">uint32_t</a>)0x0000001F)</td></tr>
<tr name="9116" id="9116">
<td><a id="l9116" class='ln'>9116</a></td><td><span class="pp">#define</span> <a id="9116c9" class="tk">RCC_DCKCFGR_PLLSAIDIVQ</a>         ((<a id="9116c42" class="tk">uint32_t</a>)0x00001F00)</td></tr>
<tr name="9117" id="9117">
<td><a id="l9117" class='ln'>9117</a></td><td><span class="pp">#define</span> <a id="9117c9" class="tk">RCC_DCKCFGR_PLLSAIDIVR</a>         ((<a id="9117c42" class="tk">uint32_t</a>)0x00030000)</td></tr>
<tr name="9118" id="9118">
<td><a id="l9118" class='ln'>9118</a></td><td><span class="pp">#if</span> <a id="9118c5" class="tk">defined</a>(<a id="9118c13" class="tk">STM32F412xG</a>)</td></tr>
<tr name="9119" id="9119">
<td><a id="l9119" class='ln'>9119</a></td><td><span class="pp">#define</span> <a id="9119c9" class="tk">RCC_DCKCFGR_CKDFSDM1SEL</a>        ((<a id="9119c42" class="tk">uint32_t</a>)0x80000000)</td></tr>
<tr name="9120" id="9120">
<td><a id="l9120" class='ln'>9120</a></td><td><span class="pp">#define</span> <a id="9120c9" class="tk">RCC_DCKCFGR_CKDFSDM1ASEL</a>       ((<a id="9120c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="9121" id="9121">
<td><a id="l9121" class='ln'>9121</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F412xG */</span></td></tr>
<tr name="9122" id="9122">
<td><a id="l9122" class='ln'>9122</a></td><td></td></tr>
<tr name="9123" id="9123">
<td><a id="l9123" class='ln'>9123</a></td><td><span class="pp">#define</span> <a id="9123c9" class="tk">RCC_DCKCFGR_SAI1ASRC</a>           ((<a id="9123c42" class="tk">uint32_t</a>)0x00300000)</td></tr>
<tr name="9124" id="9124">
<td><a id="l9124" class='ln'>9124</a></td><td><span class="pp">#define</span> <a id="9124c9" class="tk">RCC_DCKCFGR_SAI1ASRC_0</a>         ((<a id="9124c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="9125" id="9125">
<td><a id="l9125" class='ln'>9125</a></td><td><span class="pp">#define</span> <a id="9125c9" class="tk">RCC_DCKCFGR_SAI1ASRC_1</a>         ((<a id="9125c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="9126" id="9126">
<td><a id="l9126" class='ln'>9126</a></td><td><span class="pp">#if</span> <a id="9126c5" class="tk">defined</a>(<a id="9126c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="9127" id="9127">
<td><a id="l9127" class='ln'>9127</a></td><td><span class="pp">#define</span> <a id="9127c9" class="tk">RCC_DCKCFGR_SAI1SRC</a>            ((<a id="9127c42" class="tk">uint32_t</a>)0x00300000)</td></tr>
<tr name="9128" id="9128">
<td><a id="l9128" class='ln'>9128</a></td><td><span class="pp">#define</span> <a id="9128c9" class="tk">RCC_DCKCFGR_SAI1SRC_0</a>          ((<a id="9128c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="9129" id="9129">
<td><a id="l9129" class='ln'>9129</a></td><td><span class="pp">#define</span> <a id="9129c9" class="tk">RCC_DCKCFGR_SAI1SRC_1</a>          ((<a id="9129c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="9130" id="9130">
<td><a id="l9130" class='ln'>9130</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="9131" id="9131">
<td><a id="l9131" class='ln'>9131</a></td><td></td></tr>
<tr name="9132" id="9132">
<td><a id="l9132" class='ln'>9132</a></td><td><span class="pp">#define</span> <a id="9132c9" class="tk">RCC_DCKCFGR_SAI1BSRC</a>           ((<a id="9132c42" class="tk">uint32_t</a>)0x00C00000)</td></tr>
<tr name="9133" id="9133">
<td><a id="l9133" class='ln'>9133</a></td><td><span class="pp">#define</span> <a id="9133c9" class="tk">RCC_DCKCFGR_SAI1BSRC_0</a>         ((<a id="9133c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="9134" id="9134">
<td><a id="l9134" class='ln'>9134</a></td><td><span class="pp">#define</span> <a id="9134c9" class="tk">RCC_DCKCFGR_SAI1BSRC_1</a>         ((<a id="9134c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="9135" id="9135">
<td><a id="l9135" class='ln'>9135</a></td><td><span class="pp">#if</span> <a id="9135c5" class="tk">defined</a>(<a id="9135c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="9136" id="9136">
<td><a id="l9136" class='ln'>9136</a></td><td><span class="pp">#define</span> <a id="9136c9" class="tk">RCC_DCKCFGR_SAI2SRC</a>            ((<a id="9136c42" class="tk">uint32_t</a>)0x00C00000)</td></tr>
<tr name="9137" id="9137">
<td><a id="l9137" class='ln'>9137</a></td><td><span class="pp">#define</span> <a id="9137c9" class="tk">RCC_DCKCFGR_SAI2SRC_0</a>          ((<a id="9137c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="9138" id="9138">
<td><a id="l9138" class='ln'>9138</a></td><td><span class="pp">#define</span> <a id="9138c9" class="tk">RCC_DCKCFGR_SAI2SRC_1</a>          ((<a id="9138c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="9139" id="9139">
<td><a id="l9139" class='ln'>9139</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="9140" id="9140">
<td><a id="l9140" class='ln'>9140</a></td><td></td></tr>
<tr name="9141" id="9141">
<td><a id="l9141" class='ln'>9141</a></td><td><span class="pp">#define</span> <a id="9141c9" class="tk">RCC_DCKCFGR_TIMPRE</a>             ((<a id="9141c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="9142" id="9142">
<td><a id="l9142" class='ln'>9142</a></td><td><span class="pp">#if</span> <a id="9142c5" class="tk">defined</a>(<a id="9142c13" class="tk">STM32F469_479xx</a>)</td></tr>
<tr name="9143" id="9143">
<td><a id="l9143" class='ln'>9143</a></td><td><span class="pp">#define</span> <a id="9143c9" class="tk">RCC_DCKCFGR_CK48MSEL</a>           ((<a id="9143c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="9144" id="9144">
<td><a id="l9144" class='ln'>9144</a></td><td><span class="pp">#define</span> <a id="9144c9" class="tk">RCC_DCKCFGR_SDIOSEL</a>            ((<a id="9144c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="9145" id="9145">
<td><a id="l9145" class='ln'>9145</a></td><td><span class="pp">#define</span> <a id="9145c9" class="tk">RCC_DCKCFGR_DSISEL</a>             ((<a id="9145c42" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="9146" id="9146">
<td><a id="l9146" class='ln'>9146</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F469_479xx */</span></td></tr>
<tr name="9147" id="9147">
<td><a id="l9147" class='ln'>9147</a></td><td></td></tr>
<tr name="9148" id="9148">
<td><a id="l9148" class='ln'>9148</a></td><td><span class="pp">#if</span> <a id="9148c5" class="tk">defined</a>(<a id="9148c13" class="tk">STM32F412xG</a>) <a id="9148c26" class="tk">||</a> <a id="9148c29" class="tk">defined</a>(<a id="9148c37" class="tk">STM32F446xx</a>)</td></tr>
<tr name="9149" id="9149">
<td><a id="l9149" class='ln'>9149</a></td><td><span class="pp">#define</span> <a id="9149c9" class="tk">RCC_DCKCFGR_I2S1SRC</a>            ((<a id="9149c42" class="tk">uint32_t</a>)0x06000000)</td></tr>
<tr name="9150" id="9150">
<td><a id="l9150" class='ln'>9150</a></td><td><span class="pp">#define</span> <a id="9150c9" class="tk">RCC_DCKCFGR_I2S1SRC_0</a>          ((<a id="9150c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="9151" id="9151">
<td><a id="l9151" class='ln'>9151</a></td><td><span class="pp">#define</span> <a id="9151c9" class="tk">RCC_DCKCFGR_I2S1SRC_1</a>          ((<a id="9151c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="9152" id="9152">
<td><a id="l9152" class='ln'>9152</a></td><td><span class="pp">#define</span> <a id="9152c9" class="tk">RCC_DCKCFGR_I2S2SRC</a>            ((<a id="9152c42" class="tk">uint32_t</a>)0x18000000)</td></tr>
<tr name="9153" id="9153">
<td><a id="l9153" class='ln'>9153</a></td><td><span class="pp">#define</span> <a id="9153c9" class="tk">RCC_DCKCFGR_I2S2SRC_0</a>          ((<a id="9153c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="9154" id="9154">
<td><a id="l9154" class='ln'>9154</a></td><td><span class="pp">#define</span> <a id="9154c9" class="tk">RCC_DCKCFGR_I2S2SRC_1</a>          ((<a id="9154c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="9155" id="9155">
<td><a id="l9155" class='ln'>9155</a></td><td></td></tr>
<tr name="9156" id="9156">
<td><a id="l9156" class='ln'>9156</a></td><td>  <span class="ct">/********************  Bit definition for RCC_CKGATENR register  ***************/</span></td></tr>
<tr name="9157" id="9157">
<td><a id="l9157" class='ln'>9157</a></td><td><span class="pp">#define</span> <a id="9157c9" class="tk">RCC_CKGATENR_AHB2APB1_CKEN</a>     ((<a id="9157c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="9158" id="9158">
<td><a id="l9158" class='ln'>9158</a></td><td><span class="pp">#define</span> <a id="9158c9" class="tk">RCC_CKGATENR_AHB2APB2_CKEN</a>     ((<a id="9158c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="9159" id="9159">
<td><a id="l9159" class='ln'>9159</a></td><td><span class="pp">#define</span> <a id="9159c9" class="tk">RCC_CKGATENR_CM4DBG_CKEN</a>       ((<a id="9159c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="9160" id="9160">
<td><a id="l9160" class='ln'>9160</a></td><td><span class="pp">#define</span> <a id="9160c9" class="tk">RCC_CKGATENR_SPARE_CKEN</a>        ((<a id="9160c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="9161" id="9161">
<td><a id="l9161" class='ln'>9161</a></td><td><span class="pp">#define</span> <a id="9161c9" class="tk">RCC_CKGATENR_SRAM_CKEN</a>         ((<a id="9161c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="9162" id="9162">
<td><a id="l9162" class='ln'>9162</a></td><td><span class="pp">#define</span> <a id="9162c9" class="tk">RCC_CKGATENR_FLITF_CKEN</a>        ((<a id="9162c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="9163" id="9163">
<td><a id="l9163" class='ln'>9163</a></td><td><span class="pp">#define</span> <a id="9163c9" class="tk">RCC_CKGATENR_RCC_CKEN</a>          ((<a id="9163c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="9164" id="9164">
<td><a id="l9164" class='ln'>9164</a></td><td><span class="pp">#if</span> <a id="9164c5" class="tk">defined</a>(<a id="9164c13" class="tk">STM32F412xG</a>)</td></tr>
<tr name="9165" id="9165">
<td><a id="l9165" class='ln'>9165</a></td><td><span class="pp">#define</span> <a id="9165c9" class="tk">RCC_CKGATENR_RCC_EVTCTL</a>        ((<a id="9165c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="9166" id="9166">
<td><a id="l9166" class='ln'>9166</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F412xG */</span></td></tr>
<tr name="9167" id="9167">
<td><a id="l9167" class='ln'>9167</a></td><td></td></tr>
<tr name="9168" id="9168">
<td><a id="l9168" class='ln'>9168</a></td><td>  <span class="ct">/********************  Bit definition for RCC_DCKCFGR2 register  ***************/</span></td></tr>
<tr name="9169" id="9169">
<td><a id="l9169" class='ln'>9169</a></td><td><span class="pp">#define</span> <a id="9169c9" class="tk">RCC_DCKCFGR2_FMPI2C1SEL</a>        ((<a id="9169c42" class="tk">uint32_t</a>)0x00C00000)</td></tr>
<tr name="9170" id="9170">
<td><a id="l9170" class='ln'>9170</a></td><td><span class="pp">#define</span> <a id="9170c9" class="tk">RCC_DCKCFGR2_FMPI2C1SEL_0</a>      ((<a id="9170c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="9171" id="9171">
<td><a id="l9171" class='ln'>9171</a></td><td><span class="pp">#define</span> <a id="9171c9" class="tk">RCC_DCKCFGR2_FMPI2C1SEL_1</a>      ((<a id="9171c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="9172" id="9172">
<td><a id="l9172" class='ln'>9172</a></td><td><span class="pp">#define</span> <a id="9172c9" class="tk">RCC_DCKCFGR2_CECSEL</a>            ((<a id="9172c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="9173" id="9173">
<td><a id="l9173" class='ln'>9173</a></td><td><span class="pp">#define</span> <a id="9173c9" class="tk">RCC_DCKCFGR2_CK48MSEL</a>          ((<a id="9173c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="9174" id="9174">
<td><a id="l9174" class='ln'>9174</a></td><td><span class="pp">#define</span> <a id="9174c9" class="tk">RCC_DCKCFGR2_SDIOSEL</a>           ((<a id="9174c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="9175" id="9175">
<td><a id="l9175" class='ln'>9175</a></td><td><span class="pp">#if</span> <a id="9175c5" class="tk">defined</a>(<a id="9175c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="9176" id="9176">
<td><a id="l9176" class='ln'>9176</a></td><td><span class="pp">#define</span> <a id="9176c9" class="tk">RCC_DCKCFGR2_SPDIFRXSEL</a>        ((<a id="9176c42" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="9177" id="9177">
<td><a id="l9177" class='ln'>9177</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="9178" id="9178">
<td><a id="l9178" class='ln'>9178</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F412xG || STM32F446xx */</span></td></tr>
<tr name="9179" id="9179">
<td><a id="l9179" class='ln'>9179</a></td><td></td></tr>
<tr name="9180" id="9180">
<td><a id="l9180" class='ln'>9180</a></td><td><span class="pp">#if</span> <a id="9180c5" class="tk">defined</a>(<a id="9180c13" class="tk">STM32F410xx</a>)</td></tr>
<tr name="9181" id="9181">
<td><a id="l9181" class='ln'>9181</a></td><td><span class="pp">#define</span> <a id="9181c9" class="tk">RCC_DCKCFGR_I2SSRC</a>             ((<a id="9181c42" class="tk">uint32_t</a>)0x06000000)</td></tr>
<tr name="9182" id="9182">
<td><a id="l9182" class='ln'>9182</a></td><td><span class="pp">#define</span> <a id="9182c9" class="tk">RCC_DCKCFGR_I2SSRC_0</a>           ((<a id="9182c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="9183" id="9183">
<td><a id="l9183" class='ln'>9183</a></td><td><span class="pp">#define</span> <a id="9183c9" class="tk">RCC_DCKCFGR_I2SSRC_1</a>           ((<a id="9183c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="9184" id="9184">
<td><a id="l9184" class='ln'>9184</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F410xx */</span></td></tr>
<tr name="9185" id="9185">
<td><a id="l9185" class='ln'>9185</a></td><td></td></tr>
<tr name="9186" id="9186">
<td><a id="l9186" class='ln'>9186</a></td><td><span class="pp">#if</span> <a id="9186c5" class="tk">defined</a>(<a id="9186c13" class="tk">STM32F410xx</a>)</td></tr>
<tr name="9187" id="9187">
<td><a id="l9187" class='ln'>9187</a></td><td></td></tr>
<tr name="9188" id="9188">
<td><a id="l9188" class='ln'>9188</a></td><td>  <span class="ct">/********************  Bit definition for RCC_DCKCFGR2 register  **************/</span></td></tr>
<tr name="9189" id="9189">
<td><a id="l9189" class='ln'>9189</a></td><td><span class="pp">#define</span> <a id="9189c9" class="tk">RCC_DCKCFGR2_FMPI2C1SEL</a>        ((<a id="9189c42" class="tk">uint32_t</a>)0x00C00000)</td></tr>
<tr name="9190" id="9190">
<td><a id="l9190" class='ln'>9190</a></td><td><span class="pp">#define</span> <a id="9190c9" class="tk">RCC_DCKCFGR2_FMPI2C1SEL_0</a>      ((<a id="9190c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="9191" id="9191">
<td><a id="l9191" class='ln'>9191</a></td><td><span class="pp">#define</span> <a id="9191c9" class="tk">RCC_DCKCFGR2_FMPI2C1SEL_1</a>      ((<a id="9191c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="9192" id="9192">
<td><a id="l9192" class='ln'>9192</a></td><td><span class="pp">#define</span> <a id="9192c9" class="tk">RCC_DCKCFGR2_LPTIM1SEL</a>         ((<a id="9192c42" class="tk">uint32_t</a>)0xC0000000)</td></tr>
<tr name="9193" id="9193">
<td><a id="l9193" class='ln'>9193</a></td><td><span class="pp">#define</span> <a id="9193c9" class="tk">RCC_DCKCFGR2_LPTIM1SEL_0</a>       ((<a id="9193c42" class="tk">uint32_t</a>)0x40000000)</td></tr>
<tr name="9194" id="9194">
<td><a id="l9194" class='ln'>9194</a></td><td><span class="pp">#define</span> <a id="9194c9" class="tk">RCC_DCKCFGR2_LPTIM1SEL_1</a>       ((<a id="9194c42" class="tk">uint32_t</a>)0x80000000)</td></tr>
<tr name="9195" id="9195">
<td><a id="l9195" class='ln'>9195</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F410xx */</span></td></tr>
<tr name="9196" id="9196">
<td><a id="l9196" class='ln'>9196</a></td><td></td></tr>
<tr name="9197" id="9197">
<td><a id="l9197" class='ln'>9197</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="9198" id="9198">
<td><a id="l9198" class='ln'>9198</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="9199" id="9199">
<td><a id="l9199" class='ln'>9199</a></td><td>  <span class="ct">/*                                    RNG                                     */</span></td></tr>
<tr name="9200" id="9200">
<td><a id="l9200" class='ln'>9200</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="9201" id="9201">
<td><a id="l9201" class='ln'>9201</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="9202" id="9202">
<td><a id="l9202" class='ln'>9202</a></td><td>  <span class="ct">/********************  Bits definition for RNG_CR register  *******************/</span></td></tr>
<tr name="9203" id="9203">
<td><a id="l9203" class='ln'>9203</a></td><td><span class="pp">#define</span> <a id="9203c9" class="tk">RNG_CR_RNGEN</a>                   ((<a id="9203c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="9204" id="9204">
<td><a id="l9204" class='ln'>9204</a></td><td><span class="pp">#define</span> <a id="9204c9" class="tk">RNG_CR_IE</a>                      ((<a id="9204c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="9205" id="9205">
<td><a id="l9205" class='ln'>9205</a></td><td></td></tr>
<tr name="9206" id="9206">
<td><a id="l9206" class='ln'>9206</a></td><td>  <span class="ct">/********************  Bits definition for RNG_SR register  *******************/</span></td></tr>
<tr name="9207" id="9207">
<td><a id="l9207" class='ln'>9207</a></td><td><span class="pp">#define</span> <a id="9207c9" class="tk">RNG_SR_DRDY</a>                    ((<a id="9207c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="9208" id="9208">
<td><a id="l9208" class='ln'>9208</a></td><td><span class="pp">#define</span> <a id="9208c9" class="tk">RNG_SR_CECS</a>                    ((<a id="9208c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="9209" id="9209">
<td><a id="l9209" class='ln'>9209</a></td><td><span class="pp">#define</span> <a id="9209c9" class="tk">RNG_SR_SECS</a>                    ((<a id="9209c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="9210" id="9210">
<td><a id="l9210" class='ln'>9210</a></td><td><span class="pp">#define</span> <a id="9210c9" class="tk">RNG_SR_CEIS</a>                    ((<a id="9210c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="9211" id="9211">
<td><a id="l9211" class='ln'>9211</a></td><td><span class="pp">#define</span> <a id="9211c9" class="tk">RNG_SR_SEIS</a>                    ((<a id="9211c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="9212" id="9212">
<td><a id="l9212" class='ln'>9212</a></td><td></td></tr>
<tr name="9213" id="9213">
<td><a id="l9213" class='ln'>9213</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="9214" id="9214">
<td><a id="l9214" class='ln'>9214</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="9215" id="9215">
<td><a id="l9215" class='ln'>9215</a></td><td>  <span class="ct">/*                           Real-Time Clock (RTC)                            */</span></td></tr>
<tr name="9216" id="9216">
<td><a id="l9216" class='ln'>9216</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="9217" id="9217">
<td><a id="l9217" class='ln'>9217</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="9218" id="9218">
<td><a id="l9218" class='ln'>9218</a></td><td>  <span class="ct">/********************  Bits definition for RTC_TR register  *******************/</span></td></tr>
<tr name="9219" id="9219">
<td><a id="l9219" class='ln'>9219</a></td><td><span class="pp">#define</span> <a id="9219c9" class="tk">RTC_TR_PM</a>                      ((<a id="9219c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="9220" id="9220">
<td><a id="l9220" class='ln'>9220</a></td><td><span class="pp">#define</span> <a id="9220c9" class="tk">RTC_TR_HT</a>                      ((<a id="9220c42" class="tk">uint32_t</a>)0x00300000)</td></tr>
<tr name="9221" id="9221">
<td><a id="l9221" class='ln'>9221</a></td><td><span class="pp">#define</span> <a id="9221c9" class="tk">RTC_TR_HT_0</a>                    ((<a id="9221c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="9222" id="9222">
<td><a id="l9222" class='ln'>9222</a></td><td><span class="pp">#define</span> <a id="9222c9" class="tk">RTC_TR_HT_1</a>                    ((<a id="9222c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="9223" id="9223">
<td><a id="l9223" class='ln'>9223</a></td><td><span class="pp">#define</span> <a id="9223c9" class="tk">RTC_TR_HU</a>                      ((<a id="9223c42" class="tk">uint32_t</a>)0x000F0000)</td></tr>
<tr name="9224" id="9224">
<td><a id="l9224" class='ln'>9224</a></td><td><span class="pp">#define</span> <a id="9224c9" class="tk">RTC_TR_HU_0</a>                    ((<a id="9224c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="9225" id="9225">
<td><a id="l9225" class='ln'>9225</a></td><td><span class="pp">#define</span> <a id="9225c9" class="tk">RTC_TR_HU_1</a>                    ((<a id="9225c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="9226" id="9226">
<td><a id="l9226" class='ln'>9226</a></td><td><span class="pp">#define</span> <a id="9226c9" class="tk">RTC_TR_HU_2</a>                    ((<a id="9226c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="9227" id="9227">
<td><a id="l9227" class='ln'>9227</a></td><td><span class="pp">#define</span> <a id="9227c9" class="tk">RTC_TR_HU_3</a>                    ((<a id="9227c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="9228" id="9228">
<td><a id="l9228" class='ln'>9228</a></td><td><span class="pp">#define</span> <a id="9228c9" class="tk">RTC_TR_MNT</a>                     ((<a id="9228c42" class="tk">uint32_t</a>)0x00007000)</td></tr>
<tr name="9229" id="9229">
<td><a id="l9229" class='ln'>9229</a></td><td><span class="pp">#define</span> <a id="9229c9" class="tk">RTC_TR_MNT_0</a>                   ((<a id="9229c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="9230" id="9230">
<td><a id="l9230" class='ln'>9230</a></td><td><span class="pp">#define</span> <a id="9230c9" class="tk">RTC_TR_MNT_1</a>                   ((<a id="9230c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="9231" id="9231">
<td><a id="l9231" class='ln'>9231</a></td><td><span class="pp">#define</span> <a id="9231c9" class="tk">RTC_TR_MNT_2</a>                   ((<a id="9231c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="9232" id="9232">
<td><a id="l9232" class='ln'>9232</a></td><td><span class="pp">#define</span> <a id="9232c9" class="tk">RTC_TR_MNU</a>                     ((<a id="9232c42" class="tk">uint32_t</a>)0x00000F00)</td></tr>
<tr name="9233" id="9233">
<td><a id="l9233" class='ln'>9233</a></td><td><span class="pp">#define</span> <a id="9233c9" class="tk">RTC_TR_MNU_0</a>                   ((<a id="9233c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="9234" id="9234">
<td><a id="l9234" class='ln'>9234</a></td><td><span class="pp">#define</span> <a id="9234c9" class="tk">RTC_TR_MNU_1</a>                   ((<a id="9234c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="9235" id="9235">
<td><a id="l9235" class='ln'>9235</a></td><td><span class="pp">#define</span> <a id="9235c9" class="tk">RTC_TR_MNU_2</a>                   ((<a id="9235c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="9236" id="9236">
<td><a id="l9236" class='ln'>9236</a></td><td><span class="pp">#define</span> <a id="9236c9" class="tk">RTC_TR_MNU_3</a>                   ((<a id="9236c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="9237" id="9237">
<td><a id="l9237" class='ln'>9237</a></td><td><span class="pp">#define</span> <a id="9237c9" class="tk">RTC_TR_ST</a>                      ((<a id="9237c42" class="tk">uint32_t</a>)0x00000070)</td></tr>
<tr name="9238" id="9238">
<td><a id="l9238" class='ln'>9238</a></td><td><span class="pp">#define</span> <a id="9238c9" class="tk">RTC_TR_ST_0</a>                    ((<a id="9238c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="9239" id="9239">
<td><a id="l9239" class='ln'>9239</a></td><td><span class="pp">#define</span> <a id="9239c9" class="tk">RTC_TR_ST_1</a>                    ((<a id="9239c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="9240" id="9240">
<td><a id="l9240" class='ln'>9240</a></td><td><span class="pp">#define</span> <a id="9240c9" class="tk">RTC_TR_ST_2</a>                    ((<a id="9240c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="9241" id="9241">
<td><a id="l9241" class='ln'>9241</a></td><td><span class="pp">#define</span> <a id="9241c9" class="tk">RTC_TR_SU</a>                      ((<a id="9241c42" class="tk">uint32_t</a>)0x0000000F)</td></tr>
<tr name="9242" id="9242">
<td><a id="l9242" class='ln'>9242</a></td><td><span class="pp">#define</span> <a id="9242c9" class="tk">RTC_TR_SU_0</a>                    ((<a id="9242c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="9243" id="9243">
<td><a id="l9243" class='ln'>9243</a></td><td><span class="pp">#define</span> <a id="9243c9" class="tk">RTC_TR_SU_1</a>                    ((<a id="9243c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="9244" id="9244">
<td><a id="l9244" class='ln'>9244</a></td><td><span class="pp">#define</span> <a id="9244c9" class="tk">RTC_TR_SU_2</a>                    ((<a id="9244c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="9245" id="9245">
<td><a id="l9245" class='ln'>9245</a></td><td><span class="pp">#define</span> <a id="9245c9" class="tk">RTC_TR_SU_3</a>                    ((<a id="9245c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="9246" id="9246">
<td><a id="l9246" class='ln'>9246</a></td><td></td></tr>
<tr name="9247" id="9247">
<td><a id="l9247" class='ln'>9247</a></td><td>  <span class="ct">/********************  Bits definition for RTC_DR register  *******************/</span></td></tr>
<tr name="9248" id="9248">
<td><a id="l9248" class='ln'>9248</a></td><td><span class="pp">#define</span> <a id="9248c9" class="tk">RTC_DR_YT</a>                      ((<a id="9248c42" class="tk">uint32_t</a>)0x00F00000)</td></tr>
<tr name="9249" id="9249">
<td><a id="l9249" class='ln'>9249</a></td><td><span class="pp">#define</span> <a id="9249c9" class="tk">RTC_DR_YT_0</a>                    ((<a id="9249c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="9250" id="9250">
<td><a id="l9250" class='ln'>9250</a></td><td><span class="pp">#define</span> <a id="9250c9" class="tk">RTC_DR_YT_1</a>                    ((<a id="9250c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="9251" id="9251">
<td><a id="l9251" class='ln'>9251</a></td><td><span class="pp">#define</span> <a id="9251c9" class="tk">RTC_DR_YT_2</a>                    ((<a id="9251c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="9252" id="9252">
<td><a id="l9252" class='ln'>9252</a></td><td><span class="pp">#define</span> <a id="9252c9" class="tk">RTC_DR_YT_3</a>                    ((<a id="9252c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="9253" id="9253">
<td><a id="l9253" class='ln'>9253</a></td><td><span class="pp">#define</span> <a id="9253c9" class="tk">RTC_DR_YU</a>                      ((<a id="9253c42" class="tk">uint32_t</a>)0x000F0000)</td></tr>
<tr name="9254" id="9254">
<td><a id="l9254" class='ln'>9254</a></td><td><span class="pp">#define</span> <a id="9254c9" class="tk">RTC_DR_YU_0</a>                    ((<a id="9254c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="9255" id="9255">
<td><a id="l9255" class='ln'>9255</a></td><td><span class="pp">#define</span> <a id="9255c9" class="tk">RTC_DR_YU_1</a>                    ((<a id="9255c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="9256" id="9256">
<td><a id="l9256" class='ln'>9256</a></td><td><span class="pp">#define</span> <a id="9256c9" class="tk">RTC_DR_YU_2</a>                    ((<a id="9256c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="9257" id="9257">
<td><a id="l9257" class='ln'>9257</a></td><td><span class="pp">#define</span> <a id="9257c9" class="tk">RTC_DR_YU_3</a>                    ((<a id="9257c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="9258" id="9258">
<td><a id="l9258" class='ln'>9258</a></td><td><span class="pp">#define</span> <a id="9258c9" class="tk">RTC_DR_WDU</a>                     ((<a id="9258c42" class="tk">uint32_t</a>)0x0000E000)</td></tr>
<tr name="9259" id="9259">
<td><a id="l9259" class='ln'>9259</a></td><td><span class="pp">#define</span> <a id="9259c9" class="tk">RTC_DR_WDU_0</a>                   ((<a id="9259c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="9260" id="9260">
<td><a id="l9260" class='ln'>9260</a></td><td><span class="pp">#define</span> <a id="9260c9" class="tk">RTC_DR_WDU_1</a>                   ((<a id="9260c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="9261" id="9261">
<td><a id="l9261" class='ln'>9261</a></td><td><span class="pp">#define</span> <a id="9261c9" class="tk">RTC_DR_WDU_2</a>                   ((<a id="9261c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="9262" id="9262">
<td><a id="l9262" class='ln'>9262</a></td><td><span class="pp">#define</span> <a id="9262c9" class="tk">RTC_DR_MT</a>                      ((<a id="9262c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="9263" id="9263">
<td><a id="l9263" class='ln'>9263</a></td><td><span class="pp">#define</span> <a id="9263c9" class="tk">RTC_DR_MU</a>                      ((<a id="9263c42" class="tk">uint32_t</a>)0x00000F00)</td></tr>
<tr name="9264" id="9264">
<td><a id="l9264" class='ln'>9264</a></td><td><span class="pp">#define</span> <a id="9264c9" class="tk">RTC_DR_MU_0</a>                    ((<a id="9264c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="9265" id="9265">
<td><a id="l9265" class='ln'>9265</a></td><td><span class="pp">#define</span> <a id="9265c9" class="tk">RTC_DR_MU_1</a>                    ((<a id="9265c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="9266" id="9266">
<td><a id="l9266" class='ln'>9266</a></td><td><span class="pp">#define</span> <a id="9266c9" class="tk">RTC_DR_MU_2</a>                    ((<a id="9266c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="9267" id="9267">
<td><a id="l9267" class='ln'>9267</a></td><td><span class="pp">#define</span> <a id="9267c9" class="tk">RTC_DR_MU_3</a>                    ((<a id="9267c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="9268" id="9268">
<td><a id="l9268" class='ln'>9268</a></td><td><span class="pp">#define</span> <a id="9268c9" class="tk">RTC_DR_DT</a>                      ((<a id="9268c42" class="tk">uint32_t</a>)0x00000030)</td></tr>
<tr name="9269" id="9269">
<td><a id="l9269" class='ln'>9269</a></td><td><span class="pp">#define</span> <a id="9269c9" class="tk">RTC_DR_DT_0</a>                    ((<a id="9269c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="9270" id="9270">
<td><a id="l9270" class='ln'>9270</a></td><td><span class="pp">#define</span> <a id="9270c9" class="tk">RTC_DR_DT_1</a>                    ((<a id="9270c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="9271" id="9271">
<td><a id="l9271" class='ln'>9271</a></td><td><span class="pp">#define</span> <a id="9271c9" class="tk">RTC_DR_DU</a>                      ((<a id="9271c42" class="tk">uint32_t</a>)0x0000000F)</td></tr>
<tr name="9272" id="9272">
<td><a id="l9272" class='ln'>9272</a></td><td><span class="pp">#define</span> <a id="9272c9" class="tk">RTC_DR_DU_0</a>                    ((<a id="9272c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="9273" id="9273">
<td><a id="l9273" class='ln'>9273</a></td><td><span class="pp">#define</span> <a id="9273c9" class="tk">RTC_DR_DU_1</a>                    ((<a id="9273c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="9274" id="9274">
<td><a id="l9274" class='ln'>9274</a></td><td><span class="pp">#define</span> <a id="9274c9" class="tk">RTC_DR_DU_2</a>                    ((<a id="9274c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="9275" id="9275">
<td><a id="l9275" class='ln'>9275</a></td><td><span class="pp">#define</span> <a id="9275c9" class="tk">RTC_DR_DU_3</a>                    ((<a id="9275c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="9276" id="9276">
<td><a id="l9276" class='ln'>9276</a></td><td></td></tr>
<tr name="9277" id="9277">
<td><a id="l9277" class='ln'>9277</a></td><td>  <span class="ct">/********************  Bits definition for RTC_CR register  *******************/</span></td></tr>
<tr name="9278" id="9278">
<td><a id="l9278" class='ln'>9278</a></td><td><span class="pp">#define</span> <a id="9278c9" class="tk">RTC_CR_COE</a>                     ((<a id="9278c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="9279" id="9279">
<td><a id="l9279" class='ln'>9279</a></td><td><span class="pp">#define</span> <a id="9279c9" class="tk">RTC_CR_OSEL</a>                    ((<a id="9279c42" class="tk">uint32_t</a>)0x00600000)</td></tr>
<tr name="9280" id="9280">
<td><a id="l9280" class='ln'>9280</a></td><td><span class="pp">#define</span> <a id="9280c9" class="tk">RTC_CR_OSEL_0</a>                  ((<a id="9280c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="9281" id="9281">
<td><a id="l9281" class='ln'>9281</a></td><td><span class="pp">#define</span> <a id="9281c9" class="tk">RTC_CR_OSEL_1</a>                  ((<a id="9281c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="9282" id="9282">
<td><a id="l9282" class='ln'>9282</a></td><td><span class="pp">#define</span> <a id="9282c9" class="tk">RTC_CR_POL</a>                     ((<a id="9282c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="9283" id="9283">
<td><a id="l9283" class='ln'>9283</a></td><td><span class="pp">#define</span> <a id="9283c9" class="tk">RTC_CR_COSEL</a>                   ((<a id="9283c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="9284" id="9284">
<td><a id="l9284" class='ln'>9284</a></td><td><span class="pp">#define</span> <a id="9284c9" class="tk">RTC_CR_BCK</a>                     ((<a id="9284c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="9285" id="9285">
<td><a id="l9285" class='ln'>9285</a></td><td><span class="pp">#define</span> <a id="9285c9" class="tk">RTC_CR_SUB1H</a>                   ((<a id="9285c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="9286" id="9286">
<td><a id="l9286" class='ln'>9286</a></td><td><span class="pp">#define</span> <a id="9286c9" class="tk">RTC_CR_ADD1H</a>                   ((<a id="9286c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="9287" id="9287">
<td><a id="l9287" class='ln'>9287</a></td><td><span class="pp">#define</span> <a id="9287c9" class="tk">RTC_CR_TSIE</a>                    ((<a id="9287c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="9288" id="9288">
<td><a id="l9288" class='ln'>9288</a></td><td><span class="pp">#define</span> <a id="9288c9" class="tk">RTC_CR_WUTIE</a>                   ((<a id="9288c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="9289" id="9289">
<td><a id="l9289" class='ln'>9289</a></td><td><span class="pp">#define</span> <a id="9289c9" class="tk">RTC_CR_ALRBIE</a>                  ((<a id="9289c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="9290" id="9290">
<td><a id="l9290" class='ln'>9290</a></td><td><span class="pp">#define</span> <a id="9290c9" class="tk">RTC_CR_ALRAIE</a>                  ((<a id="9290c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="9291" id="9291">
<td><a id="l9291" class='ln'>9291</a></td><td><span class="pp">#define</span> <a id="9291c9" class="tk">RTC_CR_TSE</a>                     ((<a id="9291c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="9292" id="9292">
<td><a id="l9292" class='ln'>9292</a></td><td><span class="pp">#define</span> <a id="9292c9" class="tk">RTC_CR_WUTE</a>                    ((<a id="9292c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="9293" id="9293">
<td><a id="l9293" class='ln'>9293</a></td><td><span class="pp">#define</span> <a id="9293c9" class="tk">RTC_CR_ALRBE</a>                   ((<a id="9293c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="9294" id="9294">
<td><a id="l9294" class='ln'>9294</a></td><td><span class="pp">#define</span> <a id="9294c9" class="tk">RTC_CR_ALRAE</a>                   ((<a id="9294c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="9295" id="9295">
<td><a id="l9295" class='ln'>9295</a></td><td><span class="pp">#define</span> <a id="9295c9" class="tk">RTC_CR_DCE</a>                     ((<a id="9295c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="9296" id="9296">
<td><a id="l9296" class='ln'>9296</a></td><td><span class="pp">#define</span> <a id="9296c9" class="tk">RTC_CR_FMT</a>                     ((<a id="9296c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="9297" id="9297">
<td><a id="l9297" class='ln'>9297</a></td><td><span class="pp">#define</span> <a id="9297c9" class="tk">RTC_CR_BYPSHAD</a>                 ((<a id="9297c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="9298" id="9298">
<td><a id="l9298" class='ln'>9298</a></td><td><span class="pp">#define</span> <a id="9298c9" class="tk">RTC_CR_REFCKON</a>                 ((<a id="9298c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="9299" id="9299">
<td><a id="l9299" class='ln'>9299</a></td><td><span class="pp">#define</span> <a id="9299c9" class="tk">RTC_CR_TSEDGE</a>                  ((<a id="9299c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="9300" id="9300">
<td><a id="l9300" class='ln'>9300</a></td><td><span class="pp">#define</span> <a id="9300c9" class="tk">RTC_CR_WUCKSEL</a>                 ((<a id="9300c42" class="tk">uint32_t</a>)0x00000007)</td></tr>
<tr name="9301" id="9301">
<td><a id="l9301" class='ln'>9301</a></td><td><span class="pp">#define</span> <a id="9301c9" class="tk">RTC_CR_WUCKSEL_0</a>               ((<a id="9301c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="9302" id="9302">
<td><a id="l9302" class='ln'>9302</a></td><td><span class="pp">#define</span> <a id="9302c9" class="tk">RTC_CR_WUCKSEL_1</a>               ((<a id="9302c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="9303" id="9303">
<td><a id="l9303" class='ln'>9303</a></td><td><span class="pp">#define</span> <a id="9303c9" class="tk">RTC_CR_WUCKSEL_2</a>               ((<a id="9303c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="9304" id="9304">
<td><a id="l9304" class='ln'>9304</a></td><td></td></tr>
<tr name="9305" id="9305">
<td><a id="l9305" class='ln'>9305</a></td><td>  <span class="ct">/********************  Bits definition for RTC_ISR register  ******************/</span></td></tr>
<tr name="9306" id="9306">
<td><a id="l9306" class='ln'>9306</a></td><td><span class="pp">#define</span> <a id="9306c9" class="tk">RTC_ISR_RECALPF</a>                ((<a id="9306c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="9307" id="9307">
<td><a id="l9307" class='ln'>9307</a></td><td><span class="pp">#define</span> <a id="9307c9" class="tk">RTC_ISR_TAMP1F</a>                 ((<a id="9307c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="9308" id="9308">
<td><a id="l9308" class='ln'>9308</a></td><td><span class="pp">#define</span> <a id="9308c9" class="tk">RTC_ISR_TAMP2F</a>                 ((<a id="9308c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="9309" id="9309">
<td><a id="l9309" class='ln'>9309</a></td><td><span class="pp">#define</span> <a id="9309c9" class="tk">RTC_ISR_TSOVF</a>                  ((<a id="9309c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="9310" id="9310">
<td><a id="l9310" class='ln'>9310</a></td><td><span class="pp">#define</span> <a id="9310c9" class="tk">RTC_ISR_TSF</a>                    ((<a id="9310c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="9311" id="9311">
<td><a id="l9311" class='ln'>9311</a></td><td><span class="pp">#define</span> <a id="9311c9" class="tk">RTC_ISR_WUTF</a>                   ((<a id="9311c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="9312" id="9312">
<td><a id="l9312" class='ln'>9312</a></td><td><span class="pp">#define</span> <a id="9312c9" class="tk">RTC_ISR_ALRBF</a>                  ((<a id="9312c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="9313" id="9313">
<td><a id="l9313" class='ln'>9313</a></td><td><span class="pp">#define</span> <a id="9313c9" class="tk">RTC_ISR_ALRAF</a>                  ((<a id="9313c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="9314" id="9314">
<td><a id="l9314" class='ln'>9314</a></td><td><span class="pp">#define</span> <a id="9314c9" class="tk">RTC_ISR_INIT</a>                   ((<a id="9314c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="9315" id="9315">
<td><a id="l9315" class='ln'>9315</a></td><td><span class="pp">#define</span> <a id="9315c9" class="tk">RTC_ISR_INITF</a>                  ((<a id="9315c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="9316" id="9316">
<td><a id="l9316" class='ln'>9316</a></td><td><span class="pp">#define</span> <a id="9316c9" class="tk">RTC_ISR_RSF</a>                    ((<a id="9316c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="9317" id="9317">
<td><a id="l9317" class='ln'>9317</a></td><td><span class="pp">#define</span> <a id="9317c9" class="tk">RTC_ISR_INITS</a>                  ((<a id="9317c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="9318" id="9318">
<td><a id="l9318" class='ln'>9318</a></td><td><span class="pp">#define</span> <a id="9318c9" class="tk">RTC_ISR_SHPF</a>                   ((<a id="9318c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="9319" id="9319">
<td><a id="l9319" class='ln'>9319</a></td><td><span class="pp">#define</span> <a id="9319c9" class="tk">RTC_ISR_WUTWF</a>                  ((<a id="9319c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="9320" id="9320">
<td><a id="l9320" class='ln'>9320</a></td><td><span class="pp">#define</span> <a id="9320c9" class="tk">RTC_ISR_ALRBWF</a>                 ((<a id="9320c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="9321" id="9321">
<td><a id="l9321" class='ln'>9321</a></td><td><span class="pp">#define</span> <a id="9321c9" class="tk">RTC_ISR_ALRAWF</a>                 ((<a id="9321c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="9322" id="9322">
<td><a id="l9322" class='ln'>9322</a></td><td></td></tr>
<tr name="9323" id="9323">
<td><a id="l9323" class='ln'>9323</a></td><td>  <span class="ct">/********************  Bits definition for RTC_PRER register  *****************/</span></td></tr>
<tr name="9324" id="9324">
<td><a id="l9324" class='ln'>9324</a></td><td><span class="pp">#define</span> <a id="9324c9" class="tk">RTC_PRER_PREDIV_A</a>              ((<a id="9324c42" class="tk">uint32_t</a>)0x007F0000)</td></tr>
<tr name="9325" id="9325">
<td><a id="l9325" class='ln'>9325</a></td><td><span class="pp">#define</span> <a id="9325c9" class="tk">RTC_PRER_PREDIV_S</a>              ((<a id="9325c42" class="tk">uint32_t</a>)0x00001FFF)</td></tr>
<tr name="9326" id="9326">
<td><a id="l9326" class='ln'>9326</a></td><td></td></tr>
<tr name="9327" id="9327">
<td><a id="l9327" class='ln'>9327</a></td><td>  <span class="ct">/********************  Bits definition for RTC_WUTR register  *****************/</span></td></tr>
<tr name="9328" id="9328">
<td><a id="l9328" class='ln'>9328</a></td><td><span class="pp">#define</span> <a id="9328c9" class="tk">RTC_WUTR_WUT</a>                   ((<a id="9328c42" class="tk">uint32_t</a>)0x0000FFFF)</td></tr>
<tr name="9329" id="9329">
<td><a id="l9329" class='ln'>9329</a></td><td></td></tr>
<tr name="9330" id="9330">
<td><a id="l9330" class='ln'>9330</a></td><td>  <span class="ct">/********************  Bits definition for RTC_CALIBR register  ***************/</span></td></tr>
<tr name="9331" id="9331">
<td><a id="l9331" class='ln'>9331</a></td><td><span class="pp">#define</span> <a id="9331c9" class="tk">RTC_CALIBR_DCS</a>                 ((<a id="9331c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="9332" id="9332">
<td><a id="l9332" class='ln'>9332</a></td><td><span class="pp">#define</span> <a id="9332c9" class="tk">RTC_CALIBR_DC</a>                  ((<a id="9332c42" class="tk">uint32_t</a>)0x0000001F)</td></tr>
<tr name="9333" id="9333">
<td><a id="l9333" class='ln'>9333</a></td><td></td></tr>
<tr name="9334" id="9334">
<td><a id="l9334" class='ln'>9334</a></td><td>  <span class="ct">/********************  Bits definition for RTC_ALRMAR register  ***************/</span></td></tr>
<tr name="9335" id="9335">
<td><a id="l9335" class='ln'>9335</a></td><td><span class="pp">#define</span> <a id="9335c9" class="tk">RTC_ALRMAR_MSK4</a>                ((<a id="9335c42" class="tk">uint32_t</a>)0x80000000)</td></tr>
<tr name="9336" id="9336">
<td><a id="l9336" class='ln'>9336</a></td><td><span class="pp">#define</span> <a id="9336c9" class="tk">RTC_ALRMAR_WDSEL</a>               ((<a id="9336c42" class="tk">uint32_t</a>)0x40000000)</td></tr>
<tr name="9337" id="9337">
<td><a id="l9337" class='ln'>9337</a></td><td><span class="pp">#define</span> <a id="9337c9" class="tk">RTC_ALRMAR_DT</a>                  ((<a id="9337c42" class="tk">uint32_t</a>)0x30000000)</td></tr>
<tr name="9338" id="9338">
<td><a id="l9338" class='ln'>9338</a></td><td><span class="pp">#define</span> <a id="9338c9" class="tk">RTC_ALRMAR_DT_0</a>                ((<a id="9338c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="9339" id="9339">
<td><a id="l9339" class='ln'>9339</a></td><td><span class="pp">#define</span> <a id="9339c9" class="tk">RTC_ALRMAR_DT_1</a>                ((<a id="9339c42" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="9340" id="9340">
<td><a id="l9340" class='ln'>9340</a></td><td><span class="pp">#define</span> <a id="9340c9" class="tk">RTC_ALRMAR_DU</a>                  ((<a id="9340c42" class="tk">uint32_t</a>)0x0F000000)</td></tr>
<tr name="9341" id="9341">
<td><a id="l9341" class='ln'>9341</a></td><td><span class="pp">#define</span> <a id="9341c9" class="tk">RTC_ALRMAR_DU_0</a>                ((<a id="9341c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="9342" id="9342">
<td><a id="l9342" class='ln'>9342</a></td><td><span class="pp">#define</span> <a id="9342c9" class="tk">RTC_ALRMAR_DU_1</a>                ((<a id="9342c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="9343" id="9343">
<td><a id="l9343" class='ln'>9343</a></td><td><span class="pp">#define</span> <a id="9343c9" class="tk">RTC_ALRMAR_DU_2</a>                ((<a id="9343c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="9344" id="9344">
<td><a id="l9344" class='ln'>9344</a></td><td><span class="pp">#define</span> <a id="9344c9" class="tk">RTC_ALRMAR_DU_3</a>                ((<a id="9344c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="9345" id="9345">
<td><a id="l9345" class='ln'>9345</a></td><td><span class="pp">#define</span> <a id="9345c9" class="tk">RTC_ALRMAR_MSK3</a>                ((<a id="9345c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="9346" id="9346">
<td><a id="l9346" class='ln'>9346</a></td><td><span class="pp">#define</span> <a id="9346c9" class="tk">RTC_ALRMAR_PM</a>                  ((<a id="9346c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="9347" id="9347">
<td><a id="l9347" class='ln'>9347</a></td><td><span class="pp">#define</span> <a id="9347c9" class="tk">RTC_ALRMAR_HT</a>                  ((<a id="9347c42" class="tk">uint32_t</a>)0x00300000)</td></tr>
<tr name="9348" id="9348">
<td><a id="l9348" class='ln'>9348</a></td><td><span class="pp">#define</span> <a id="9348c9" class="tk">RTC_ALRMAR_HT_0</a>                ((<a id="9348c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="9349" id="9349">
<td><a id="l9349" class='ln'>9349</a></td><td><span class="pp">#define</span> <a id="9349c9" class="tk">RTC_ALRMAR_HT_1</a>                ((<a id="9349c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="9350" id="9350">
<td><a id="l9350" class='ln'>9350</a></td><td><span class="pp">#define</span> <a id="9350c9" class="tk">RTC_ALRMAR_HU</a>                  ((<a id="9350c42" class="tk">uint32_t</a>)0x000F0000)</td></tr>
<tr name="9351" id="9351">
<td><a id="l9351" class='ln'>9351</a></td><td><span class="pp">#define</span> <a id="9351c9" class="tk">RTC_ALRMAR_HU_0</a>                ((<a id="9351c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="9352" id="9352">
<td><a id="l9352" class='ln'>9352</a></td><td><span class="pp">#define</span> <a id="9352c9" class="tk">RTC_ALRMAR_HU_1</a>                ((<a id="9352c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="9353" id="9353">
<td><a id="l9353" class='ln'>9353</a></td><td><span class="pp">#define</span> <a id="9353c9" class="tk">RTC_ALRMAR_HU_2</a>                ((<a id="9353c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="9354" id="9354">
<td><a id="l9354" class='ln'>9354</a></td><td><span class="pp">#define</span> <a id="9354c9" class="tk">RTC_ALRMAR_HU_3</a>                ((<a id="9354c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="9355" id="9355">
<td><a id="l9355" class='ln'>9355</a></td><td><span class="pp">#define</span> <a id="9355c9" class="tk">RTC_ALRMAR_MSK2</a>                ((<a id="9355c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="9356" id="9356">
<td><a id="l9356" class='ln'>9356</a></td><td><span class="pp">#define</span> <a id="9356c9" class="tk">RTC_ALRMAR_MNT</a>                 ((<a id="9356c42" class="tk">uint32_t</a>)0x00007000)</td></tr>
<tr name="9357" id="9357">
<td><a id="l9357" class='ln'>9357</a></td><td><span class="pp">#define</span> <a id="9357c9" class="tk">RTC_ALRMAR_MNT_0</a>               ((<a id="9357c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="9358" id="9358">
<td><a id="l9358" class='ln'>9358</a></td><td><span class="pp">#define</span> <a id="9358c9" class="tk">RTC_ALRMAR_MNT_1</a>               ((<a id="9358c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="9359" id="9359">
<td><a id="l9359" class='ln'>9359</a></td><td><span class="pp">#define</span> <a id="9359c9" class="tk">RTC_ALRMAR_MNT_2</a>               ((<a id="9359c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="9360" id="9360">
<td><a id="l9360" class='ln'>9360</a></td><td><span class="pp">#define</span> <a id="9360c9" class="tk">RTC_ALRMAR_MNU</a>                 ((<a id="9360c42" class="tk">uint32_t</a>)0x00000F00)</td></tr>
<tr name="9361" id="9361">
<td><a id="l9361" class='ln'>9361</a></td><td><span class="pp">#define</span> <a id="9361c9" class="tk">RTC_ALRMAR_MNU_0</a>               ((<a id="9361c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="9362" id="9362">
<td><a id="l9362" class='ln'>9362</a></td><td><span class="pp">#define</span> <a id="9362c9" class="tk">RTC_ALRMAR_MNU_1</a>               ((<a id="9362c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="9363" id="9363">
<td><a id="l9363" class='ln'>9363</a></td><td><span class="pp">#define</span> <a id="9363c9" class="tk">RTC_ALRMAR_MNU_2</a>               ((<a id="9363c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="9364" id="9364">
<td><a id="l9364" class='ln'>9364</a></td><td><span class="pp">#define</span> <a id="9364c9" class="tk">RTC_ALRMAR_MNU_3</a>               ((<a id="9364c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="9365" id="9365">
<td><a id="l9365" class='ln'>9365</a></td><td><span class="pp">#define</span> <a id="9365c9" class="tk">RTC_ALRMAR_MSK1</a>                ((<a id="9365c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="9366" id="9366">
<td><a id="l9366" class='ln'>9366</a></td><td><span class="pp">#define</span> <a id="9366c9" class="tk">RTC_ALRMAR_ST</a>                  ((<a id="9366c42" class="tk">uint32_t</a>)0x00000070)</td></tr>
<tr name="9367" id="9367">
<td><a id="l9367" class='ln'>9367</a></td><td><span class="pp">#define</span> <a id="9367c9" class="tk">RTC_ALRMAR_ST_0</a>                ((<a id="9367c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="9368" id="9368">
<td><a id="l9368" class='ln'>9368</a></td><td><span class="pp">#define</span> <a id="9368c9" class="tk">RTC_ALRMAR_ST_1</a>                ((<a id="9368c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="9369" id="9369">
<td><a id="l9369" class='ln'>9369</a></td><td><span class="pp">#define</span> <a id="9369c9" class="tk">RTC_ALRMAR_ST_2</a>                ((<a id="9369c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="9370" id="9370">
<td><a id="l9370" class='ln'>9370</a></td><td><span class="pp">#define</span> <a id="9370c9" class="tk">RTC_ALRMAR_SU</a>                  ((<a id="9370c42" class="tk">uint32_t</a>)0x0000000F)</td></tr>
<tr name="9371" id="9371">
<td><a id="l9371" class='ln'>9371</a></td><td><span class="pp">#define</span> <a id="9371c9" class="tk">RTC_ALRMAR_SU_0</a>                ((<a id="9371c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="9372" id="9372">
<td><a id="l9372" class='ln'>9372</a></td><td><span class="pp">#define</span> <a id="9372c9" class="tk">RTC_ALRMAR_SU_1</a>                ((<a id="9372c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="9373" id="9373">
<td><a id="l9373" class='ln'>9373</a></td><td><span class="pp">#define</span> <a id="9373c9" class="tk">RTC_ALRMAR_SU_2</a>                ((<a id="9373c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="9374" id="9374">
<td><a id="l9374" class='ln'>9374</a></td><td><span class="pp">#define</span> <a id="9374c9" class="tk">RTC_ALRMAR_SU_3</a>                ((<a id="9374c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="9375" id="9375">
<td><a id="l9375" class='ln'>9375</a></td><td></td></tr>
<tr name="9376" id="9376">
<td><a id="l9376" class='ln'>9376</a></td><td>  <span class="ct">/********************  Bits definition for RTC_ALRMBR register  ***************/</span></td></tr>
<tr name="9377" id="9377">
<td><a id="l9377" class='ln'>9377</a></td><td><span class="pp">#define</span> <a id="9377c9" class="tk">RTC_ALRMBR_MSK4</a>                ((<a id="9377c42" class="tk">uint32_t</a>)0x80000000)</td></tr>
<tr name="9378" id="9378">
<td><a id="l9378" class='ln'>9378</a></td><td><span class="pp">#define</span> <a id="9378c9" class="tk">RTC_ALRMBR_WDSEL</a>               ((<a id="9378c42" class="tk">uint32_t</a>)0x40000000)</td></tr>
<tr name="9379" id="9379">
<td><a id="l9379" class='ln'>9379</a></td><td><span class="pp">#define</span> <a id="9379c9" class="tk">RTC_ALRMBR_DT</a>                  ((<a id="9379c42" class="tk">uint32_t</a>)0x30000000)</td></tr>
<tr name="9380" id="9380">
<td><a id="l9380" class='ln'>9380</a></td><td><span class="pp">#define</span> <a id="9380c9" class="tk">RTC_ALRMBR_DT_0</a>                ((<a id="9380c42" class="tk">uint32_t</a>)0x10000000)</td></tr>
<tr name="9381" id="9381">
<td><a id="l9381" class='ln'>9381</a></td><td><span class="pp">#define</span> <a id="9381c9" class="tk">RTC_ALRMBR_DT_1</a>                ((<a id="9381c42" class="tk">uint32_t</a>)0x20000000)</td></tr>
<tr name="9382" id="9382">
<td><a id="l9382" class='ln'>9382</a></td><td><span class="pp">#define</span> <a id="9382c9" class="tk">RTC_ALRMBR_DU</a>                  ((<a id="9382c42" class="tk">uint32_t</a>)0x0F000000)</td></tr>
<tr name="9383" id="9383">
<td><a id="l9383" class='ln'>9383</a></td><td><span class="pp">#define</span> <a id="9383c9" class="tk">RTC_ALRMBR_DU_0</a>                ((<a id="9383c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="9384" id="9384">
<td><a id="l9384" class='ln'>9384</a></td><td><span class="pp">#define</span> <a id="9384c9" class="tk">RTC_ALRMBR_DU_1</a>                ((<a id="9384c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="9385" id="9385">
<td><a id="l9385" class='ln'>9385</a></td><td><span class="pp">#define</span> <a id="9385c9" class="tk">RTC_ALRMBR_DU_2</a>                ((<a id="9385c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="9386" id="9386">
<td><a id="l9386" class='ln'>9386</a></td><td><span class="pp">#define</span> <a id="9386c9" class="tk">RTC_ALRMBR_DU_3</a>                ((<a id="9386c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="9387" id="9387">
<td><a id="l9387" class='ln'>9387</a></td><td><span class="pp">#define</span> <a id="9387c9" class="tk">RTC_ALRMBR_MSK3</a>                ((<a id="9387c42" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="9388" id="9388">
<td><a id="l9388" class='ln'>9388</a></td><td><span class="pp">#define</span> <a id="9388c9" class="tk">RTC_ALRMBR_PM</a>                  ((<a id="9388c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="9389" id="9389">
<td><a id="l9389" class='ln'>9389</a></td><td><span class="pp">#define</span> <a id="9389c9" class="tk">RTC_ALRMBR_HT</a>                  ((<a id="9389c42" class="tk">uint32_t</a>)0x00300000)</td></tr>
<tr name="9390" id="9390">
<td><a id="l9390" class='ln'>9390</a></td><td><span class="pp">#define</span> <a id="9390c9" class="tk">RTC_ALRMBR_HT_0</a>                ((<a id="9390c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="9391" id="9391">
<td><a id="l9391" class='ln'>9391</a></td><td><span class="pp">#define</span> <a id="9391c9" class="tk">RTC_ALRMBR_HT_1</a>                ((<a id="9391c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="9392" id="9392">
<td><a id="l9392" class='ln'>9392</a></td><td><span class="pp">#define</span> <a id="9392c9" class="tk">RTC_ALRMBR_HU</a>                  ((<a id="9392c42" class="tk">uint32_t</a>)0x000F0000)</td></tr>
<tr name="9393" id="9393">
<td><a id="l9393" class='ln'>9393</a></td><td><span class="pp">#define</span> <a id="9393c9" class="tk">RTC_ALRMBR_HU_0</a>                ((<a id="9393c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="9394" id="9394">
<td><a id="l9394" class='ln'>9394</a></td><td><span class="pp">#define</span> <a id="9394c9" class="tk">RTC_ALRMBR_HU_1</a>                ((<a id="9394c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="9395" id="9395">
<td><a id="l9395" class='ln'>9395</a></td><td><span class="pp">#define</span> <a id="9395c9" class="tk">RTC_ALRMBR_HU_2</a>                ((<a id="9395c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="9396" id="9396">
<td><a id="l9396" class='ln'>9396</a></td><td><span class="pp">#define</span> <a id="9396c9" class="tk">RTC_ALRMBR_HU_3</a>                ((<a id="9396c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="9397" id="9397">
<td><a id="l9397" class='ln'>9397</a></td><td><span class="pp">#define</span> <a id="9397c9" class="tk">RTC_ALRMBR_MSK2</a>                ((<a id="9397c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="9398" id="9398">
<td><a id="l9398" class='ln'>9398</a></td><td><span class="pp">#define</span> <a id="9398c9" class="tk">RTC_ALRMBR_MNT</a>                 ((<a id="9398c42" class="tk">uint32_t</a>)0x00007000)</td></tr>
<tr name="9399" id="9399">
<td><a id="l9399" class='ln'>9399</a></td><td><span class="pp">#define</span> <a id="9399c9" class="tk">RTC_ALRMBR_MNT_0</a>               ((<a id="9399c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="9400" id="9400">
<td><a id="l9400" class='ln'>9400</a></td><td><span class="pp">#define</span> <a id="9400c9" class="tk">RTC_ALRMBR_MNT_1</a>               ((<a id="9400c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="9401" id="9401">
<td><a id="l9401" class='ln'>9401</a></td><td><span class="pp">#define</span> <a id="9401c9" class="tk">RTC_ALRMBR_MNT_2</a>               ((<a id="9401c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="9402" id="9402">
<td><a id="l9402" class='ln'>9402</a></td><td><span class="pp">#define</span> <a id="9402c9" class="tk">RTC_ALRMBR_MNU</a>                 ((<a id="9402c42" class="tk">uint32_t</a>)0x00000F00)</td></tr>
<tr name="9403" id="9403">
<td><a id="l9403" class='ln'>9403</a></td><td><span class="pp">#define</span> <a id="9403c9" class="tk">RTC_ALRMBR_MNU_0</a>               ((<a id="9403c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="9404" id="9404">
<td><a id="l9404" class='ln'>9404</a></td><td><span class="pp">#define</span> <a id="9404c9" class="tk">RTC_ALRMBR_MNU_1</a>               ((<a id="9404c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="9405" id="9405">
<td><a id="l9405" class='ln'>9405</a></td><td><span class="pp">#define</span> <a id="9405c9" class="tk">RTC_ALRMBR_MNU_2</a>               ((<a id="9405c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="9406" id="9406">
<td><a id="l9406" class='ln'>9406</a></td><td><span class="pp">#define</span> <a id="9406c9" class="tk">RTC_ALRMBR_MNU_3</a>               ((<a id="9406c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="9407" id="9407">
<td><a id="l9407" class='ln'>9407</a></td><td><span class="pp">#define</span> <a id="9407c9" class="tk">RTC_ALRMBR_MSK1</a>                ((<a id="9407c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="9408" id="9408">
<td><a id="l9408" class='ln'>9408</a></td><td><span class="pp">#define</span> <a id="9408c9" class="tk">RTC_ALRMBR_ST</a>                  ((<a id="9408c42" class="tk">uint32_t</a>)0x00000070)</td></tr>
<tr name="9409" id="9409">
<td><a id="l9409" class='ln'>9409</a></td><td><span class="pp">#define</span> <a id="9409c9" class="tk">RTC_ALRMBR_ST_0</a>                ((<a id="9409c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="9410" id="9410">
<td><a id="l9410" class='ln'>9410</a></td><td><span class="pp">#define</span> <a id="9410c9" class="tk">RTC_ALRMBR_ST_1</a>                ((<a id="9410c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="9411" id="9411">
<td><a id="l9411" class='ln'>9411</a></td><td><span class="pp">#define</span> <a id="9411c9" class="tk">RTC_ALRMBR_ST_2</a>                ((<a id="9411c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="9412" id="9412">
<td><a id="l9412" class='ln'>9412</a></td><td><span class="pp">#define</span> <a id="9412c9" class="tk">RTC_ALRMBR_SU</a>                  ((<a id="9412c42" class="tk">uint32_t</a>)0x0000000F)</td></tr>
<tr name="9413" id="9413">
<td><a id="l9413" class='ln'>9413</a></td><td><span class="pp">#define</span> <a id="9413c9" class="tk">RTC_ALRMBR_SU_0</a>                ((<a id="9413c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="9414" id="9414">
<td><a id="l9414" class='ln'>9414</a></td><td><span class="pp">#define</span> <a id="9414c9" class="tk">RTC_ALRMBR_SU_1</a>                ((<a id="9414c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="9415" id="9415">
<td><a id="l9415" class='ln'>9415</a></td><td><span class="pp">#define</span> <a id="9415c9" class="tk">RTC_ALRMBR_SU_2</a>                ((<a id="9415c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="9416" id="9416">
<td><a id="l9416" class='ln'>9416</a></td><td><span class="pp">#define</span> <a id="9416c9" class="tk">RTC_ALRMBR_SU_3</a>                ((<a id="9416c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="9417" id="9417">
<td><a id="l9417" class='ln'>9417</a></td><td></td></tr>
<tr name="9418" id="9418">
<td><a id="l9418" class='ln'>9418</a></td><td>  <span class="ct">/********************  Bits definition for RTC_WPR register  ******************/</span></td></tr>
<tr name="9419" id="9419">
<td><a id="l9419" class='ln'>9419</a></td><td><span class="pp">#define</span> <a id="9419c9" class="tk">RTC_WPR_KEY</a>                    ((<a id="9419c42" class="tk">uint32_t</a>)0x000000FF)</td></tr>
<tr name="9420" id="9420">
<td><a id="l9420" class='ln'>9420</a></td><td></td></tr>
<tr name="9421" id="9421">
<td><a id="l9421" class='ln'>9421</a></td><td>  <span class="ct">/********************  Bits definition for RTC_SSR register  ******************/</span></td></tr>
<tr name="9422" id="9422">
<td><a id="l9422" class='ln'>9422</a></td><td><span class="pp">#define</span> <a id="9422c9" class="tk">RTC_SSR_SS</a>                     ((<a id="9422c42" class="tk">uint32_t</a>)0x0000FFFF)</td></tr>
<tr name="9423" id="9423">
<td><a id="l9423" class='ln'>9423</a></td><td></td></tr>
<tr name="9424" id="9424">
<td><a id="l9424" class='ln'>9424</a></td><td>  <span class="ct">/********************  Bits definition for RTC_SHIFTR register  ***************/</span></td></tr>
<tr name="9425" id="9425">
<td><a id="l9425" class='ln'>9425</a></td><td><span class="pp">#define</span> <a id="9425c9" class="tk">RTC_SHIFTR_SUBFS</a>               ((<a id="9425c42" class="tk">uint32_t</a>)0x00007FFF)</td></tr>
<tr name="9426" id="9426">
<td><a id="l9426" class='ln'>9426</a></td><td><span class="pp">#define</span> <a id="9426c9" class="tk">RTC_SHIFTR_ADD1S</a>               ((<a id="9426c42" class="tk">uint32_t</a>)0x80000000)</td></tr>
<tr name="9427" id="9427">
<td><a id="l9427" class='ln'>9427</a></td><td></td></tr>
<tr name="9428" id="9428">
<td><a id="l9428" class='ln'>9428</a></td><td>  <span class="ct">/********************  Bits definition for RTC_TSTR register  *****************/</span></td></tr>
<tr name="9429" id="9429">
<td><a id="l9429" class='ln'>9429</a></td><td><span class="pp">#define</span> <a id="9429c9" class="tk">RTC_TSTR_PM</a>                    ((<a id="9429c42" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="9430" id="9430">
<td><a id="l9430" class='ln'>9430</a></td><td><span class="pp">#define</span> <a id="9430c9" class="tk">RTC_TSTR_HT</a>                    ((<a id="9430c42" class="tk">uint32_t</a>)0x00300000)</td></tr>
<tr name="9431" id="9431">
<td><a id="l9431" class='ln'>9431</a></td><td><span class="pp">#define</span> <a id="9431c9" class="tk">RTC_TSTR_HT_0</a>                  ((<a id="9431c42" class="tk">uint32_t</a>)0x00100000)</td></tr>
<tr name="9432" id="9432">
<td><a id="l9432" class='ln'>9432</a></td><td><span class="pp">#define</span> <a id="9432c9" class="tk">RTC_TSTR_HT_1</a>                  ((<a id="9432c42" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="9433" id="9433">
<td><a id="l9433" class='ln'>9433</a></td><td><span class="pp">#define</span> <a id="9433c9" class="tk">RTC_TSTR_HU</a>                    ((<a id="9433c42" class="tk">uint32_t</a>)0x000F0000)</td></tr>
<tr name="9434" id="9434">
<td><a id="l9434" class='ln'>9434</a></td><td><span class="pp">#define</span> <a id="9434c9" class="tk">RTC_TSTR_HU_0</a>                  ((<a id="9434c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="9435" id="9435">
<td><a id="l9435" class='ln'>9435</a></td><td><span class="pp">#define</span> <a id="9435c9" class="tk">RTC_TSTR_HU_1</a>                  ((<a id="9435c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="9436" id="9436">
<td><a id="l9436" class='ln'>9436</a></td><td><span class="pp">#define</span> <a id="9436c9" class="tk">RTC_TSTR_HU_2</a>                  ((<a id="9436c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="9437" id="9437">
<td><a id="l9437" class='ln'>9437</a></td><td><span class="pp">#define</span> <a id="9437c9" class="tk">RTC_TSTR_HU_3</a>                  ((<a id="9437c42" class="tk">uint32_t</a>)0x00080000)</td></tr>
<tr name="9438" id="9438">
<td><a id="l9438" class='ln'>9438</a></td><td><span class="pp">#define</span> <a id="9438c9" class="tk">RTC_TSTR_MNT</a>                   ((<a id="9438c42" class="tk">uint32_t</a>)0x00007000)</td></tr>
<tr name="9439" id="9439">
<td><a id="l9439" class='ln'>9439</a></td><td><span class="pp">#define</span> <a id="9439c9" class="tk">RTC_TSTR_MNT_0</a>                 ((<a id="9439c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="9440" id="9440">
<td><a id="l9440" class='ln'>9440</a></td><td><span class="pp">#define</span> <a id="9440c9" class="tk">RTC_TSTR_MNT_1</a>                 ((<a id="9440c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="9441" id="9441">
<td><a id="l9441" class='ln'>9441</a></td><td><span class="pp">#define</span> <a id="9441c9" class="tk">RTC_TSTR_MNT_2</a>                 ((<a id="9441c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="9442" id="9442">
<td><a id="l9442" class='ln'>9442</a></td><td><span class="pp">#define</span> <a id="9442c9" class="tk">RTC_TSTR_MNU</a>                   ((<a id="9442c42" class="tk">uint32_t</a>)0x00000F00)</td></tr>
<tr name="9443" id="9443">
<td><a id="l9443" class='ln'>9443</a></td><td><span class="pp">#define</span> <a id="9443c9" class="tk">RTC_TSTR_MNU_0</a>                 ((<a id="9443c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="9444" id="9444">
<td><a id="l9444" class='ln'>9444</a></td><td><span class="pp">#define</span> <a id="9444c9" class="tk">RTC_TSTR_MNU_1</a>                 ((<a id="9444c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="9445" id="9445">
<td><a id="l9445" class='ln'>9445</a></td><td><span class="pp">#define</span> <a id="9445c9" class="tk">RTC_TSTR_MNU_2</a>                 ((<a id="9445c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="9446" id="9446">
<td><a id="l9446" class='ln'>9446</a></td><td><span class="pp">#define</span> <a id="9446c9" class="tk">RTC_TSTR_MNU_3</a>                 ((<a id="9446c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="9447" id="9447">
<td><a id="l9447" class='ln'>9447</a></td><td><span class="pp">#define</span> <a id="9447c9" class="tk">RTC_TSTR_ST</a>                    ((<a id="9447c42" class="tk">uint32_t</a>)0x00000070)</td></tr>
<tr name="9448" id="9448">
<td><a id="l9448" class='ln'>9448</a></td><td><span class="pp">#define</span> <a id="9448c9" class="tk">RTC_TSTR_ST_0</a>                  ((<a id="9448c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="9449" id="9449">
<td><a id="l9449" class='ln'>9449</a></td><td><span class="pp">#define</span> <a id="9449c9" class="tk">RTC_TSTR_ST_1</a>                  ((<a id="9449c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="9450" id="9450">
<td><a id="l9450" class='ln'>9450</a></td><td><span class="pp">#define</span> <a id="9450c9" class="tk">RTC_TSTR_ST_2</a>                  ((<a id="9450c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="9451" id="9451">
<td><a id="l9451" class='ln'>9451</a></td><td><span class="pp">#define</span> <a id="9451c9" class="tk">RTC_TSTR_SU</a>                    ((<a id="9451c42" class="tk">uint32_t</a>)0x0000000F)</td></tr>
<tr name="9452" id="9452">
<td><a id="l9452" class='ln'>9452</a></td><td><span class="pp">#define</span> <a id="9452c9" class="tk">RTC_TSTR_SU_0</a>                  ((<a id="9452c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="9453" id="9453">
<td><a id="l9453" class='ln'>9453</a></td><td><span class="pp">#define</span> <a id="9453c9" class="tk">RTC_TSTR_SU_1</a>                  ((<a id="9453c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="9454" id="9454">
<td><a id="l9454" class='ln'>9454</a></td><td><span class="pp">#define</span> <a id="9454c9" class="tk">RTC_TSTR_SU_2</a>                  ((<a id="9454c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="9455" id="9455">
<td><a id="l9455" class='ln'>9455</a></td><td><span class="pp">#define</span> <a id="9455c9" class="tk">RTC_TSTR_SU_3</a>                  ((<a id="9455c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="9456" id="9456">
<td><a id="l9456" class='ln'>9456</a></td><td></td></tr>
<tr name="9457" id="9457">
<td><a id="l9457" class='ln'>9457</a></td><td>  <span class="ct">/********************  Bits definition for RTC_TSDR register  *****************/</span></td></tr>
<tr name="9458" id="9458">
<td><a id="l9458" class='ln'>9458</a></td><td><span class="pp">#define</span> <a id="9458c9" class="tk">RTC_TSDR_WDU</a>                   ((<a id="9458c42" class="tk">uint32_t</a>)0x0000E000)</td></tr>
<tr name="9459" id="9459">
<td><a id="l9459" class='ln'>9459</a></td><td><span class="pp">#define</span> <a id="9459c9" class="tk">RTC_TSDR_WDU_0</a>                 ((<a id="9459c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="9460" id="9460">
<td><a id="l9460" class='ln'>9460</a></td><td><span class="pp">#define</span> <a id="9460c9" class="tk">RTC_TSDR_WDU_1</a>                 ((<a id="9460c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="9461" id="9461">
<td><a id="l9461" class='ln'>9461</a></td><td><span class="pp">#define</span> <a id="9461c9" class="tk">RTC_TSDR_WDU_2</a>                 ((<a id="9461c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="9462" id="9462">
<td><a id="l9462" class='ln'>9462</a></td><td><span class="pp">#define</span> <a id="9462c9" class="tk">RTC_TSDR_MT</a>                    ((<a id="9462c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="9463" id="9463">
<td><a id="l9463" class='ln'>9463</a></td><td><span class="pp">#define</span> <a id="9463c9" class="tk">RTC_TSDR_MU</a>                    ((<a id="9463c42" class="tk">uint32_t</a>)0x00000F00)</td></tr>
<tr name="9464" id="9464">
<td><a id="l9464" class='ln'>9464</a></td><td><span class="pp">#define</span> <a id="9464c9" class="tk">RTC_TSDR_MU_0</a>                  ((<a id="9464c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="9465" id="9465">
<td><a id="l9465" class='ln'>9465</a></td><td><span class="pp">#define</span> <a id="9465c9" class="tk">RTC_TSDR_MU_1</a>                  ((<a id="9465c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="9466" id="9466">
<td><a id="l9466" class='ln'>9466</a></td><td><span class="pp">#define</span> <a id="9466c9" class="tk">RTC_TSDR_MU_2</a>                  ((<a id="9466c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="9467" id="9467">
<td><a id="l9467" class='ln'>9467</a></td><td><span class="pp">#define</span> <a id="9467c9" class="tk">RTC_TSDR_MU_3</a>                  ((<a id="9467c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="9468" id="9468">
<td><a id="l9468" class='ln'>9468</a></td><td><span class="pp">#define</span> <a id="9468c9" class="tk">RTC_TSDR_DT</a>                    ((<a id="9468c42" class="tk">uint32_t</a>)0x00000030)</td></tr>
<tr name="9469" id="9469">
<td><a id="l9469" class='ln'>9469</a></td><td><span class="pp">#define</span> <a id="9469c9" class="tk">RTC_TSDR_DT_0</a>                  ((<a id="9469c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="9470" id="9470">
<td><a id="l9470" class='ln'>9470</a></td><td><span class="pp">#define</span> <a id="9470c9" class="tk">RTC_TSDR_DT_1</a>                  ((<a id="9470c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="9471" id="9471">
<td><a id="l9471" class='ln'>9471</a></td><td><span class="pp">#define</span> <a id="9471c9" class="tk">RTC_TSDR_DU</a>                    ((<a id="9471c42" class="tk">uint32_t</a>)0x0000000F)</td></tr>
<tr name="9472" id="9472">
<td><a id="l9472" class='ln'>9472</a></td><td><span class="pp">#define</span> <a id="9472c9" class="tk">RTC_TSDR_DU_0</a>                  ((<a id="9472c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="9473" id="9473">
<td><a id="l9473" class='ln'>9473</a></td><td><span class="pp">#define</span> <a id="9473c9" class="tk">RTC_TSDR_DU_1</a>                  ((<a id="9473c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="9474" id="9474">
<td><a id="l9474" class='ln'>9474</a></td><td><span class="pp">#define</span> <a id="9474c9" class="tk">RTC_TSDR_DU_2</a>                  ((<a id="9474c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="9475" id="9475">
<td><a id="l9475" class='ln'>9475</a></td><td><span class="pp">#define</span> <a id="9475c9" class="tk">RTC_TSDR_DU_3</a>                  ((<a id="9475c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="9476" id="9476">
<td><a id="l9476" class='ln'>9476</a></td><td></td></tr>
<tr name="9477" id="9477">
<td><a id="l9477" class='ln'>9477</a></td><td>  <span class="ct">/********************  Bits definition for RTC_TSSSR register  ****************/</span></td></tr>
<tr name="9478" id="9478">
<td><a id="l9478" class='ln'>9478</a></td><td><span class="pp">#define</span> <a id="9478c9" class="tk">RTC_TSSSR_SS</a>                   ((<a id="9478c42" class="tk">uint32_t</a>)0x0000FFFF)</td></tr>
<tr name="9479" id="9479">
<td><a id="l9479" class='ln'>9479</a></td><td></td></tr>
<tr name="9480" id="9480">
<td><a id="l9480" class='ln'>9480</a></td><td>  <span class="ct">/********************  Bits definition for RTC_CAL register  *****************/</span></td></tr>
<tr name="9481" id="9481">
<td><a id="l9481" class='ln'>9481</a></td><td><span class="pp">#define</span> <a id="9481c9" class="tk">RTC_CALR_CALP</a>                  ((<a id="9481c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="9482" id="9482">
<td><a id="l9482" class='ln'>9482</a></td><td><span class="pp">#define</span> <a id="9482c9" class="tk">RTC_CALR_CALW8</a>                 ((<a id="9482c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="9483" id="9483">
<td><a id="l9483" class='ln'>9483</a></td><td><span class="pp">#define</span> <a id="9483c9" class="tk">RTC_CALR_CALW16</a>                ((<a id="9483c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="9484" id="9484">
<td><a id="l9484" class='ln'>9484</a></td><td><span class="pp">#define</span> <a id="9484c9" class="tk">RTC_CALR_CALM</a>                  ((<a id="9484c42" class="tk">uint32_t</a>)0x000001FF)</td></tr>
<tr name="9485" id="9485">
<td><a id="l9485" class='ln'>9485</a></td><td><span class="pp">#define</span> <a id="9485c9" class="tk">RTC_CALR_CALM_0</a>                ((<a id="9485c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="9486" id="9486">
<td><a id="l9486" class='ln'>9486</a></td><td><span class="pp">#define</span> <a id="9486c9" class="tk">RTC_CALR_CALM_1</a>                ((<a id="9486c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="9487" id="9487">
<td><a id="l9487" class='ln'>9487</a></td><td><span class="pp">#define</span> <a id="9487c9" class="tk">RTC_CALR_CALM_2</a>                ((<a id="9487c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="9488" id="9488">
<td><a id="l9488" class='ln'>9488</a></td><td><span class="pp">#define</span> <a id="9488c9" class="tk">RTC_CALR_CALM_3</a>                ((<a id="9488c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="9489" id="9489">
<td><a id="l9489" class='ln'>9489</a></td><td><span class="pp">#define</span> <a id="9489c9" class="tk">RTC_CALR_CALM_4</a>                ((<a id="9489c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="9490" id="9490">
<td><a id="l9490" class='ln'>9490</a></td><td><span class="pp">#define</span> <a id="9490c9" class="tk">RTC_CALR_CALM_5</a>                ((<a id="9490c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="9491" id="9491">
<td><a id="l9491" class='ln'>9491</a></td><td><span class="pp">#define</span> <a id="9491c9" class="tk">RTC_CALR_CALM_6</a>                ((<a id="9491c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="9492" id="9492">
<td><a id="l9492" class='ln'>9492</a></td><td><span class="pp">#define</span> <a id="9492c9" class="tk">RTC_CALR_CALM_7</a>                ((<a id="9492c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="9493" id="9493">
<td><a id="l9493" class='ln'>9493</a></td><td><span class="pp">#define</span> <a id="9493c9" class="tk">RTC_CALR_CALM_8</a>                ((<a id="9493c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="9494" id="9494">
<td><a id="l9494" class='ln'>9494</a></td><td></td></tr>
<tr name="9495" id="9495">
<td><a id="l9495" class='ln'>9495</a></td><td>  <span class="ct">/********************  Bits definition for RTC_TAFCR register  ****************/</span></td></tr>
<tr name="9496" id="9496">
<td><a id="l9496" class='ln'>9496</a></td><td><span class="pp">#define</span> <a id="9496c9" class="tk">RTC_TAFCR_ALARMOUTTYPE</a>         ((<a id="9496c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="9497" id="9497">
<td><a id="l9497" class='ln'>9497</a></td><td><span class="pp">#define</span> <a id="9497c9" class="tk">RTC_TAFCR_TSINSEL</a>              ((<a id="9497c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="9498" id="9498">
<td><a id="l9498" class='ln'>9498</a></td><td><span class="pp">#define</span> <a id="9498c9" class="tk">RTC_TAFCR_TAMPINSEL</a>            ((<a id="9498c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="9499" id="9499">
<td><a id="l9499" class='ln'>9499</a></td><td><span class="pp">#define</span> <a id="9499c9" class="tk">RTC_TAFCR_TAMPPUDIS</a>            ((<a id="9499c42" class="tk">uint32_t</a>)0x00008000)</td></tr>
<tr name="9500" id="9500">
<td><a id="l9500" class='ln'>9500</a></td><td><span class="pp">#define</span> <a id="9500c9" class="tk">RTC_TAFCR_TAMPPRCH</a>             ((<a id="9500c42" class="tk">uint32_t</a>)0x00006000)</td></tr>
<tr name="9501" id="9501">
<td><a id="l9501" class='ln'>9501</a></td><td><span class="pp">#define</span> <a id="9501c9" class="tk">RTC_TAFCR_TAMPPRCH_0</a>           ((<a id="9501c42" class="tk">uint32_t</a>)0x00002000)</td></tr>
<tr name="9502" id="9502">
<td><a id="l9502" class='ln'>9502</a></td><td><span class="pp">#define</span> <a id="9502c9" class="tk">RTC_TAFCR_TAMPPRCH_1</a>           ((<a id="9502c42" class="tk">uint32_t</a>)0x00004000)</td></tr>
<tr name="9503" id="9503">
<td><a id="l9503" class='ln'>9503</a></td><td><span class="pp">#define</span> <a id="9503c9" class="tk">RTC_TAFCR_TAMPFLT</a>              ((<a id="9503c42" class="tk">uint32_t</a>)0x00001800)</td></tr>
<tr name="9504" id="9504">
<td><a id="l9504" class='ln'>9504</a></td><td><span class="pp">#define</span> <a id="9504c9" class="tk">RTC_TAFCR_TAMPFLT_0</a>            ((<a id="9504c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="9505" id="9505">
<td><a id="l9505" class='ln'>9505</a></td><td><span class="pp">#define</span> <a id="9505c9" class="tk">RTC_TAFCR_TAMPFLT_1</a>            ((<a id="9505c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="9506" id="9506">
<td><a id="l9506" class='ln'>9506</a></td><td><span class="pp">#define</span> <a id="9506c9" class="tk">RTC_TAFCR_TAMPFREQ</a>             ((<a id="9506c42" class="tk">uint32_t</a>)0x00000700)</td></tr>
<tr name="9507" id="9507">
<td><a id="l9507" class='ln'>9507</a></td><td><span class="pp">#define</span> <a id="9507c9" class="tk">RTC_TAFCR_TAMPFREQ_0</a>           ((<a id="9507c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="9508" id="9508">
<td><a id="l9508" class='ln'>9508</a></td><td><span class="pp">#define</span> <a id="9508c9" class="tk">RTC_TAFCR_TAMPFREQ_1</a>           ((<a id="9508c42" class="tk">uint32_t</a>)0x00000200)</td></tr>
<tr name="9509" id="9509">
<td><a id="l9509" class='ln'>9509</a></td><td><span class="pp">#define</span> <a id="9509c9" class="tk">RTC_TAFCR_TAMPFREQ_2</a>           ((<a id="9509c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="9510" id="9510">
<td><a id="l9510" class='ln'>9510</a></td><td><span class="pp">#define</span> <a id="9510c9" class="tk">RTC_TAFCR_TAMPTS</a>               ((<a id="9510c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="9511" id="9511">
<td><a id="l9511" class='ln'>9511</a></td><td><span class="pp">#define</span> <a id="9511c9" class="tk">RTC_TAFCR_TAMP2TRG</a>             ((<a id="9511c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="9512" id="9512">
<td><a id="l9512" class='ln'>9512</a></td><td><span class="pp">#define</span> <a id="9512c9" class="tk">RTC_TAFCR_TAMP2E</a>               ((<a id="9512c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="9513" id="9513">
<td><a id="l9513" class='ln'>9513</a></td><td><span class="pp">#define</span> <a id="9513c9" class="tk">RTC_TAFCR_TAMPIE</a>               ((<a id="9513c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="9514" id="9514">
<td><a id="l9514" class='ln'>9514</a></td><td><span class="pp">#define</span> <a id="9514c9" class="tk">RTC_TAFCR_TAMP1TRG</a>             ((<a id="9514c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="9515" id="9515">
<td><a id="l9515" class='ln'>9515</a></td><td><span class="pp">#define</span> <a id="9515c9" class="tk">RTC_TAFCR_TAMP1E</a>               ((<a id="9515c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="9516" id="9516">
<td><a id="l9516" class='ln'>9516</a></td><td></td></tr>
<tr name="9517" id="9517">
<td><a id="l9517" class='ln'>9517</a></td><td>  <span class="ct">/********************  Bits definition for RTC_ALRMASSR register  *************/</span></td></tr>
<tr name="9518" id="9518">
<td><a id="l9518" class='ln'>9518</a></td><td><span class="pp">#define</span> <a id="9518c9" class="tk">RTC_ALRMASSR_MASKSS</a>            ((<a id="9518c42" class="tk">uint32_t</a>)0x0F000000)</td></tr>
<tr name="9519" id="9519">
<td><a id="l9519" class='ln'>9519</a></td><td><span class="pp">#define</span> <a id="9519c9" class="tk">RTC_ALRMASSR_MASKSS_0</a>          ((<a id="9519c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="9520" id="9520">
<td><a id="l9520" class='ln'>9520</a></td><td><span class="pp">#define</span> <a id="9520c9" class="tk">RTC_ALRMASSR_MASKSS_1</a>          ((<a id="9520c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="9521" id="9521">
<td><a id="l9521" class='ln'>9521</a></td><td><span class="pp">#define</span> <a id="9521c9" class="tk">RTC_ALRMASSR_MASKSS_2</a>          ((<a id="9521c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="9522" id="9522">
<td><a id="l9522" class='ln'>9522</a></td><td><span class="pp">#define</span> <a id="9522c9" class="tk">RTC_ALRMASSR_MASKSS_3</a>          ((<a id="9522c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="9523" id="9523">
<td><a id="l9523" class='ln'>9523</a></td><td><span class="pp">#define</span> <a id="9523c9" class="tk">RTC_ALRMASSR_SS</a>                ((<a id="9523c42" class="tk">uint32_t</a>)0x00007FFF)</td></tr>
<tr name="9524" id="9524">
<td><a id="l9524" class='ln'>9524</a></td><td></td></tr>
<tr name="9525" id="9525">
<td><a id="l9525" class='ln'>9525</a></td><td>  <span class="ct">/********************  Bits definition for RTC_ALRMBSSR register  *************/</span></td></tr>
<tr name="9526" id="9526">
<td><a id="l9526" class='ln'>9526</a></td><td><span class="pp">#define</span> <a id="9526c9" class="tk">RTC_ALRMBSSR_MASKSS</a>            ((<a id="9526c42" class="tk">uint32_t</a>)0x0F000000)</td></tr>
<tr name="9527" id="9527">
<td><a id="l9527" class='ln'>9527</a></td><td><span class="pp">#define</span> <a id="9527c9" class="tk">RTC_ALRMBSSR_MASKSS_0</a>          ((<a id="9527c42" class="tk">uint32_t</a>)0x01000000)</td></tr>
<tr name="9528" id="9528">
<td><a id="l9528" class='ln'>9528</a></td><td><span class="pp">#define</span> <a id="9528c9" class="tk">RTC_ALRMBSSR_MASKSS_1</a>          ((<a id="9528c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="9529" id="9529">
<td><a id="l9529" class='ln'>9529</a></td><td><span class="pp">#define</span> <a id="9529c9" class="tk">RTC_ALRMBSSR_MASKSS_2</a>          ((<a id="9529c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="9530" id="9530">
<td><a id="l9530" class='ln'>9530</a></td><td><span class="pp">#define</span> <a id="9530c9" class="tk">RTC_ALRMBSSR_MASKSS_3</a>          ((<a id="9530c42" class="tk">uint32_t</a>)0x08000000)</td></tr>
<tr name="9531" id="9531">
<td><a id="l9531" class='ln'>9531</a></td><td><span class="pp">#define</span> <a id="9531c9" class="tk">RTC_ALRMBSSR_SS</a>                ((<a id="9531c42" class="tk">uint32_t</a>)0x00007FFF)</td></tr>
<tr name="9532" id="9532">
<td><a id="l9532" class='ln'>9532</a></td><td></td></tr>
<tr name="9533" id="9533">
<td><a id="l9533" class='ln'>9533</a></td><td>  <span class="ct">/********************  Bits definition for RTC_BKP0R register  ****************/</span></td></tr>
<tr name="9534" id="9534">
<td><a id="l9534" class='ln'>9534</a></td><td><span class="pp">#define</span> <a id="9534c9" class="tk">RTC_BKP0R</a>                      ((<a id="9534c42" class="tk">uint32_t</a>)0xFFFFFFFF)</td></tr>
<tr name="9535" id="9535">
<td><a id="l9535" class='ln'>9535</a></td><td></td></tr>
<tr name="9536" id="9536">
<td><a id="l9536" class='ln'>9536</a></td><td>  <span class="ct">/********************  Bits definition for RTC_BKP1R register  ****************/</span></td></tr>
<tr name="9537" id="9537">
<td><a id="l9537" class='ln'>9537</a></td><td><span class="pp">#define</span> <a id="9537c9" class="tk">RTC_BKP1R</a>                      ((<a id="9537c42" class="tk">uint32_t</a>)0xFFFFFFFF)</td></tr>
<tr name="9538" id="9538">
<td><a id="l9538" class='ln'>9538</a></td><td></td></tr>
<tr name="9539" id="9539">
<td><a id="l9539" class='ln'>9539</a></td><td>  <span class="ct">/********************  Bits definition for RTC_BKP2R register  ****************/</span></td></tr>
<tr name="9540" id="9540">
<td><a id="l9540" class='ln'>9540</a></td><td><span class="pp">#define</span> <a id="9540c9" class="tk">RTC_BKP2R</a>                      ((<a id="9540c42" class="tk">uint32_t</a>)0xFFFFFFFF)</td></tr>
<tr name="9541" id="9541">
<td><a id="l9541" class='ln'>9541</a></td><td></td></tr>
<tr name="9542" id="9542">
<td><a id="l9542" class='ln'>9542</a></td><td>  <span class="ct">/********************  Bits definition for RTC_BKP3R register  ****************/</span></td></tr>
<tr name="9543" id="9543">
<td><a id="l9543" class='ln'>9543</a></td><td><span class="pp">#define</span> <a id="9543c9" class="tk">RTC_BKP3R</a>                      ((<a id="9543c42" class="tk">uint32_t</a>)0xFFFFFFFF)</td></tr>
<tr name="9544" id="9544">
<td><a id="l9544" class='ln'>9544</a></td><td></td></tr>
<tr name="9545" id="9545">
<td><a id="l9545" class='ln'>9545</a></td><td>  <span class="ct">/********************  Bits definition for RTC_BKP4R register  ****************/</span></td></tr>
<tr name="9546" id="9546">
<td><a id="l9546" class='ln'>9546</a></td><td><span class="pp">#define</span> <a id="9546c9" class="tk">RTC_BKP4R</a>                      ((<a id="9546c42" class="tk">uint32_t</a>)0xFFFFFFFF)</td></tr>
<tr name="9547" id="9547">
<td><a id="l9547" class='ln'>9547</a></td><td></td></tr>
<tr name="9548" id="9548">
<td><a id="l9548" class='ln'>9548</a></td><td>  <span class="ct">/********************  Bits definition for RTC_BKP5R register  ****************/</span></td></tr>
<tr name="9549" id="9549">
<td><a id="l9549" class='ln'>9549</a></td><td><span class="pp">#define</span> <a id="9549c9" class="tk">RTC_BKP5R</a>                      ((<a id="9549c42" class="tk">uint32_t</a>)0xFFFFFFFF)</td></tr>
<tr name="9550" id="9550">
<td><a id="l9550" class='ln'>9550</a></td><td></td></tr>
<tr name="9551" id="9551">
<td><a id="l9551" class='ln'>9551</a></td><td>  <span class="ct">/********************  Bits definition for RTC_BKP6R register  ****************/</span></td></tr>
<tr name="9552" id="9552">
<td><a id="l9552" class='ln'>9552</a></td><td><span class="pp">#define</span> <a id="9552c9" class="tk">RTC_BKP6R</a>                      ((<a id="9552c42" class="tk">uint32_t</a>)0xFFFFFFFF)</td></tr>
<tr name="9553" id="9553">
<td><a id="l9553" class='ln'>9553</a></td><td></td></tr>
<tr name="9554" id="9554">
<td><a id="l9554" class='ln'>9554</a></td><td>  <span class="ct">/********************  Bits definition for RTC_BKP7R register  ****************/</span></td></tr>
<tr name="9555" id="9555">
<td><a id="l9555" class='ln'>9555</a></td><td><span class="pp">#define</span> <a id="9555c9" class="tk">RTC_BKP7R</a>                      ((<a id="9555c42" class="tk">uint32_t</a>)0xFFFFFFFF)</td></tr>
<tr name="9556" id="9556">
<td><a id="l9556" class='ln'>9556</a></td><td></td></tr>
<tr name="9557" id="9557">
<td><a id="l9557" class='ln'>9557</a></td><td>  <span class="ct">/********************  Bits definition for RTC_BKP8R register  ****************/</span></td></tr>
<tr name="9558" id="9558">
<td><a id="l9558" class='ln'>9558</a></td><td><span class="pp">#define</span> <a id="9558c9" class="tk">RTC_BKP8R</a>                      ((<a id="9558c42" class="tk">uint32_t</a>)0xFFFFFFFF)</td></tr>
<tr name="9559" id="9559">
<td><a id="l9559" class='ln'>9559</a></td><td></td></tr>
<tr name="9560" id="9560">
<td><a id="l9560" class='ln'>9560</a></td><td>  <span class="ct">/********************  Bits definition for RTC_BKP9R register  ****************/</span></td></tr>
<tr name="9561" id="9561">
<td><a id="l9561" class='ln'>9561</a></td><td><span class="pp">#define</span> <a id="9561c9" class="tk">RTC_BKP9R</a>                      ((<a id="9561c42" class="tk">uint32_t</a>)0xFFFFFFFF)</td></tr>
<tr name="9562" id="9562">
<td><a id="l9562" class='ln'>9562</a></td><td></td></tr>
<tr name="9563" id="9563">
<td><a id="l9563" class='ln'>9563</a></td><td>  <span class="ct">/********************  Bits definition for RTC_BKP10R register  ***************/</span></td></tr>
<tr name="9564" id="9564">
<td><a id="l9564" class='ln'>9564</a></td><td><span class="pp">#define</span> <a id="9564c9" class="tk">RTC_BKP10R</a>                     ((<a id="9564c42" class="tk">uint32_t</a>)0xFFFFFFFF)</td></tr>
<tr name="9565" id="9565">
<td><a id="l9565" class='ln'>9565</a></td><td></td></tr>
<tr name="9566" id="9566">
<td><a id="l9566" class='ln'>9566</a></td><td>  <span class="ct">/********************  Bits definition for RTC_BKP11R register  ***************/</span></td></tr>
<tr name="9567" id="9567">
<td><a id="l9567" class='ln'>9567</a></td><td><span class="pp">#define</span> <a id="9567c9" class="tk">RTC_BKP11R</a>                     ((<a id="9567c42" class="tk">uint32_t</a>)0xFFFFFFFF)</td></tr>
<tr name="9568" id="9568">
<td><a id="l9568" class='ln'>9568</a></td><td></td></tr>
<tr name="9569" id="9569">
<td><a id="l9569" class='ln'>9569</a></td><td>  <span class="ct">/********************  Bits definition for RTC_BKP12R register  ***************/</span></td></tr>
<tr name="9570" id="9570">
<td><a id="l9570" class='ln'>9570</a></td><td><span class="pp">#define</span> <a id="9570c9" class="tk">RTC_BKP12R</a>                     ((<a id="9570c42" class="tk">uint32_t</a>)0xFFFFFFFF)</td></tr>
<tr name="9571" id="9571">
<td><a id="l9571" class='ln'>9571</a></td><td></td></tr>
<tr name="9572" id="9572">
<td><a id="l9572" class='ln'>9572</a></td><td>  <span class="ct">/********************  Bits definition for RTC_BKP13R register  ***************/</span></td></tr>
<tr name="9573" id="9573">
<td><a id="l9573" class='ln'>9573</a></td><td><span class="pp">#define</span> <a id="9573c9" class="tk">RTC_BKP13R</a>                     ((<a id="9573c42" class="tk">uint32_t</a>)0xFFFFFFFF)</td></tr>
<tr name="9574" id="9574">
<td><a id="l9574" class='ln'>9574</a></td><td></td></tr>
<tr name="9575" id="9575">
<td><a id="l9575" class='ln'>9575</a></td><td>  <span class="ct">/********************  Bits definition for RTC_BKP14R register  ***************/</span></td></tr>
<tr name="9576" id="9576">
<td><a id="l9576" class='ln'>9576</a></td><td><span class="pp">#define</span> <a id="9576c9" class="tk">RTC_BKP14R</a>                     ((<a id="9576c42" class="tk">uint32_t</a>)0xFFFFFFFF)</td></tr>
<tr name="9577" id="9577">
<td><a id="l9577" class='ln'>9577</a></td><td></td></tr>
<tr name="9578" id="9578">
<td><a id="l9578" class='ln'>9578</a></td><td>  <span class="ct">/********************  Bits definition for RTC_BKP15R register  ***************/</span></td></tr>
<tr name="9579" id="9579">
<td><a id="l9579" class='ln'>9579</a></td><td><span class="pp">#define</span> <a id="9579c9" class="tk">RTC_BKP15R</a>                     ((<a id="9579c42" class="tk">uint32_t</a>)0xFFFFFFFF)</td></tr>
<tr name="9580" id="9580">
<td><a id="l9580" class='ln'>9580</a></td><td></td></tr>
<tr name="9581" id="9581">
<td><a id="l9581" class='ln'>9581</a></td><td>  <span class="ct">/********************  Bits definition for RTC_BKP16R register  ***************/</span></td></tr>
<tr name="9582" id="9582">
<td><a id="l9582" class='ln'>9582</a></td><td><span class="pp">#define</span> <a id="9582c9" class="tk">RTC_BKP16R</a>                     ((<a id="9582c42" class="tk">uint32_t</a>)0xFFFFFFFF)</td></tr>
<tr name="9583" id="9583">
<td><a id="l9583" class='ln'>9583</a></td><td></td></tr>
<tr name="9584" id="9584">
<td><a id="l9584" class='ln'>9584</a></td><td>  <span class="ct">/********************  Bits definition for RTC_BKP17R register  ***************/</span></td></tr>
<tr name="9585" id="9585">
<td><a id="l9585" class='ln'>9585</a></td><td><span class="pp">#define</span> <a id="9585c9" class="tk">RTC_BKP17R</a>                     ((<a id="9585c42" class="tk">uint32_t</a>)0xFFFFFFFF)</td></tr>
<tr name="9586" id="9586">
<td><a id="l9586" class='ln'>9586</a></td><td></td></tr>
<tr name="9587" id="9587">
<td><a id="l9587" class='ln'>9587</a></td><td>  <span class="ct">/********************  Bits definition for RTC_BKP18R register  ***************/</span></td></tr>
<tr name="9588" id="9588">
<td><a id="l9588" class='ln'>9588</a></td><td><span class="pp">#define</span> <a id="9588c9" class="tk">RTC_BKP18R</a>                     ((<a id="9588c42" class="tk">uint32_t</a>)0xFFFFFFFF)</td></tr>
<tr name="9589" id="9589">
<td><a id="l9589" class='ln'>9589</a></td><td></td></tr>
<tr name="9590" id="9590">
<td><a id="l9590" class='ln'>9590</a></td><td>  <span class="ct">/********************  Bits definition for RTC_BKP19R register  ***************/</span></td></tr>
<tr name="9591" id="9591">
<td><a id="l9591" class='ln'>9591</a></td><td><span class="pp">#define</span> <a id="9591c9" class="tk">RTC_BKP19R</a>                     ((<a id="9591c42" class="tk">uint32_t</a>)0xFFFFFFFF)</td></tr>
<tr name="9592" id="9592">
<td><a id="l9592" class='ln'>9592</a></td><td></td></tr>
<tr name="9593" id="9593">
<td><a id="l9593" class='ln'>9593</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="9594" id="9594">
<td><a id="l9594" class='ln'>9594</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="9595" id="9595">
<td><a id="l9595" class='ln'>9595</a></td><td>  <span class="ct">/*                          Serial Audio Interface                            */</span></td></tr>
<tr name="9596" id="9596">
<td><a id="l9596" class='ln'>9596</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="9597" id="9597">
<td><a id="l9597" class='ln'>9597</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="9598" id="9598">
<td><a id="l9598" class='ln'>9598</a></td><td>  <span class="ct">/********************  Bit definition for SAI_GCR register  *******************/</span></td></tr>
<tr name="9599" id="9599">
<td><a id="l9599" class='ln'>9599</a></td><td><span class="pp">#define</span> <a id="9599c9" class="tk">SAI_GCR_SYNCIN</a>                 ((<a id="9599c42" class="tk">uint32_t</a>)0x00000003)    <span class="ct">/*!&lt;SYNCIN[1:0] bits (Synchronization Inputs)   */</span></td></tr>
<tr name="9600" id="9600">
<td><a id="l9600" class='ln'>9600</a></td><td><span class="pp">#define</span> <a id="9600c9" class="tk">SAI_GCR_SYNCIN_0</a>               ((<a id="9600c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="9601" id="9601">
<td><a id="l9601" class='ln'>9601</a></td><td><span class="pp">#define</span> <a id="9601c9" class="tk">SAI_GCR_SYNCIN_1</a>               ((<a id="9601c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="9602" id="9602">
<td><a id="l9602" class='ln'>9602</a></td><td><span class="pp">#define</span> <a id="9602c9" class="tk">SAI_GCR_SYNCOUT</a>                ((<a id="9602c42" class="tk">uint32_t</a>)0x00000030)    <span class="ct">/*!&lt;SYNCOUT[1:0] bits (Synchronization Outputs) */</span></td></tr>
<tr name="9603" id="9603">
<td><a id="l9603" class='ln'>9603</a></td><td><span class="pp">#define</span> <a id="9603c9" class="tk">SAI_GCR_SYNCOUT_0</a>              ((<a id="9603c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="9604" id="9604">
<td><a id="l9604" class='ln'>9604</a></td><td><span class="pp">#define</span> <a id="9604c9" class="tk">SAI_GCR_SYNCOUT_1</a>              ((<a id="9604c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="9605" id="9605">
<td><a id="l9605" class='ln'>9605</a></td><td></td></tr>
<tr name="9606" id="9606">
<td><a id="l9606" class='ln'>9606</a></td><td>  <span class="ct">/*******************  Bit definition for SAI_xCR1 register  *******************/</span></td></tr>
<tr name="9607" id="9607">
<td><a id="l9607" class='ln'>9607</a></td><td><span class="pp">#define</span> <a id="9607c9" class="tk">SAI_xCR1_MODE</a>                  ((<a id="9607c42" class="tk">uint32_t</a>)0x00000003)    <span class="ct">/*!&lt;MODE[1:0] bits (Audio Block Mode)           */</span></td></tr>
<tr name="9608" id="9608">
<td><a id="l9608" class='ln'>9608</a></td><td><span class="pp">#define</span> <a id="9608c9" class="tk">SAI_xCR1_MODE_0</a>                ((<a id="9608c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="9609" id="9609">
<td><a id="l9609" class='ln'>9609</a></td><td><span class="pp">#define</span> <a id="9609c9" class="tk">SAI_xCR1_MODE_1</a>                ((<a id="9609c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="9610" id="9610">
<td><a id="l9610" class='ln'>9610</a></td><td><span class="pp">#define</span> <a id="9610c9" class="tk">SAI_xCR1_PRTCFG</a>                ((<a id="9610c42" class="tk">uint32_t</a>)0x0000000C)    <span class="ct">/*!&lt;PRTCFG[1:0] bits (Protocol Configuration)   */</span></td></tr>
<tr name="9611" id="9611">
<td><a id="l9611" class='ln'>9611</a></td><td><span class="pp">#define</span> <a id="9611c9" class="tk">SAI_xCR1_PRTCFG_0</a>              ((<a id="9611c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="9612" id="9612">
<td><a id="l9612" class='ln'>9612</a></td><td><span class="pp">#define</span> <a id="9612c9" class="tk">SAI_xCR1_PRTCFG_1</a>              ((<a id="9612c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="9613" id="9613">
<td><a id="l9613" class='ln'>9613</a></td><td><span class="pp">#define</span> <a id="9613c9" class="tk">SAI_xCR1_DS</a>                    ((<a id="9613c42" class="tk">uint32_t</a>)0x000000E0)    <span class="ct">/*!&lt;DS[1:0] bits (Data Size) */</span></td></tr>
<tr name="9614" id="9614">
<td><a id="l9614" class='ln'>9614</a></td><td><span class="pp">#define</span> <a id="9614c9" class="tk">SAI_xCR1_DS_0</a>                  ((<a id="9614c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="9615" id="9615">
<td><a id="l9615" class='ln'>9615</a></td><td><span class="pp">#define</span> <a id="9615c9" class="tk">SAI_xCR1_DS_1</a>                  ((<a id="9615c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="9616" id="9616">
<td><a id="l9616" class='ln'>9616</a></td><td><span class="pp">#define</span> <a id="9616c9" class="tk">SAI_xCR1_DS_2</a>                  ((<a id="9616c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="9617" id="9617">
<td><a id="l9617" class='ln'>9617</a></td><td><span class="pp">#define</span> <a id="9617c9" class="tk">SAI_xCR1_LSBFIRST</a>              ((<a id="9617c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;LSB First Configuration  */</span></td></tr>
<tr name="9618" id="9618">
<td><a id="l9618" class='ln'>9618</a></td><td><span class="pp">#define</span> <a id="9618c9" class="tk">SAI_xCR1_CKSTR</a>                 ((<a id="9618c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;ClocK STRobing edge      */</span></td></tr>
<tr name="9619" id="9619">
<td><a id="l9619" class='ln'>9619</a></td><td><span class="pp">#define</span> <a id="9619c9" class="tk">SAI_xCR1_SYNCEN</a>                ((<a id="9619c42" class="tk">uint32_t</a>)0x00000C00)    <span class="ct">/*!&lt;SYNCEN[1:0](SYNChronization ENable) */</span></td></tr>
<tr name="9620" id="9620">
<td><a id="l9620" class='ln'>9620</a></td><td><span class="pp">#define</span> <a id="9620c9" class="tk">SAI_xCR1_SYNCEN_0</a>              ((<a id="9620c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="9621" id="9621">
<td><a id="l9621" class='ln'>9621</a></td><td><span class="pp">#define</span> <a id="9621c9" class="tk">SAI_xCR1_SYNCEN_1</a>              ((<a id="9621c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="9622" id="9622">
<td><a id="l9622" class='ln'>9622</a></td><td><span class="pp">#define</span> <a id="9622c9" class="tk">SAI_xCR1_MONO</a>                  ((<a id="9622c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Mono mode                  */</span></td></tr>
<tr name="9623" id="9623">
<td><a id="l9623" class='ln'>9623</a></td><td><span class="pp">#define</span> <a id="9623c9" class="tk">SAI_xCR1_OUTDRIV</a>               ((<a id="9623c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Output Drive               */</span></td></tr>
<tr name="9624" id="9624">
<td><a id="l9624" class='ln'>9624</a></td><td><span class="pp">#define</span> <a id="9624c9" class="tk">SAI_xCR1_SAIEN</a>                 ((<a id="9624c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Audio Block enable         */</span></td></tr>
<tr name="9625" id="9625">
<td><a id="l9625" class='ln'>9625</a></td><td><span class="pp">#define</span> <a id="9625c9" class="tk">SAI_xCR1_DMAEN</a>                 ((<a id="9625c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;DMA enable                 */</span></td></tr>
<tr name="9626" id="9626">
<td><a id="l9626" class='ln'>9626</a></td><td><span class="pp">#define</span> <a id="9626c9" class="tk">SAI_xCR1_NODIV</a>                 ((<a id="9626c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;No Divider Configuration   */</span></td></tr>
<tr name="9627" id="9627">
<td><a id="l9627" class='ln'>9627</a></td><td><span class="pp">#define</span> <a id="9627c9" class="tk">SAI_xCR1_MCKDIV</a>                ((<a id="9627c42" class="tk">uint32_t</a>)0x00780000)    <span class="ct">/*!&lt;MCKDIV[3:0] (Master ClocK Divider)  */</span></td></tr>
<tr name="9628" id="9628">
<td><a id="l9628" class='ln'>9628</a></td><td><span class="pp">#define</span> <a id="9628c9" class="tk">SAI_xCR1_MCKDIV_0</a>              ((<a id="9628c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Bit 0  */</span></td></tr>
<tr name="9629" id="9629">
<td><a id="l9629" class='ln'>9629</a></td><td><span class="pp">#define</span> <a id="9629c9" class="tk">SAI_xCR1_MCKDIV_1</a>              ((<a id="9629c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Bit 1  */</span></td></tr>
<tr name="9630" id="9630">
<td><a id="l9630" class='ln'>9630</a></td><td><span class="pp">#define</span> <a id="9630c9" class="tk">SAI_xCR1_MCKDIV_2</a>              ((<a id="9630c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Bit 2  */</span></td></tr>
<tr name="9631" id="9631">
<td><a id="l9631" class='ln'>9631</a></td><td><span class="pp">#define</span> <a id="9631c9" class="tk">SAI_xCR1_MCKDIV_3</a>              ((<a id="9631c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;Bit 3  */</span></td></tr>
<tr name="9632" id="9632">
<td><a id="l9632" class='ln'>9632</a></td><td></td></tr>
<tr name="9633" id="9633">
<td><a id="l9633" class='ln'>9633</a></td><td>  <span class="ct">/*******************  Bit definition for SAI_xCR2 register  *******************/</span></td></tr>
<tr name="9634" id="9634">
<td><a id="l9634" class='ln'>9634</a></td><td><span class="pp">#define</span> <a id="9634c9" class="tk">SAI_xCR2_FTH</a>                   ((<a id="9634c42" class="tk">uint32_t</a>)0x00000003)    <span class="ct">/*!&lt;FTH[1:0](Fifo THreshold)  */</span></td></tr>
<tr name="9635" id="9635">
<td><a id="l9635" class='ln'>9635</a></td><td><span class="pp">#define</span> <a id="9635c9" class="tk">SAI_xCR2_FTH_0</a>                 ((<a id="9635c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="9636" id="9636">
<td><a id="l9636" class='ln'>9636</a></td><td><span class="pp">#define</span> <a id="9636c9" class="tk">SAI_xCR2_FTH_1</a>                 ((<a id="9636c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="9637" id="9637">
<td><a id="l9637" class='ln'>9637</a></td><td><span class="pp">#define</span> <a id="9637c9" class="tk">SAI_xCR2_FFLUSH</a>                ((<a id="9637c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Fifo FLUSH                       */</span></td></tr>
<tr name="9638" id="9638">
<td><a id="l9638" class='ln'>9638</a></td><td><span class="pp">#define</span> <a id="9638c9" class="tk">SAI_xCR2_TRIS</a>                  ((<a id="9638c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;TRIState Management on data line */</span></td></tr>
<tr name="9639" id="9639">
<td><a id="l9639" class='ln'>9639</a></td><td><span class="pp">#define</span> <a id="9639c9" class="tk">SAI_xCR2_MUTE</a>                  ((<a id="9639c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Mute mode                        */</span></td></tr>
<tr name="9640" id="9640">
<td><a id="l9640" class='ln'>9640</a></td><td><span class="pp">#define</span> <a id="9640c9" class="tk">SAI_xCR2_MUTEVAL</a>               ((<a id="9640c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Muate value                      */</span></td></tr>
<tr name="9641" id="9641">
<td><a id="l9641" class='ln'>9641</a></td><td><span class="pp">#define</span> <a id="9641c9" class="tk">SAI_xCR2_MUTECNT</a>               ((<a id="9641c42" class="tk">uint32_t</a>)0x00001F80)    <span class="ct">/*!&lt;MUTECNT[5:0] (MUTE counter) */</span></td></tr>
<tr name="9642" id="9642">
<td><a id="l9642" class='ln'>9642</a></td><td><span class="pp">#define</span> <a id="9642c9" class="tk">SAI_xCR2_MUTECNT_0</a>             ((<a id="9642c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="9643" id="9643">
<td><a id="l9643" class='ln'>9643</a></td><td><span class="pp">#define</span> <a id="9643c9" class="tk">SAI_xCR2_MUTECNT_1</a>             ((<a id="9643c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="9644" id="9644">
<td><a id="l9644" class='ln'>9644</a></td><td><span class="pp">#define</span> <a id="9644c9" class="tk">SAI_xCR2_MUTECNT_2</a>             ((<a id="9644c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="9645" id="9645">
<td><a id="l9645" class='ln'>9645</a></td><td><span class="pp">#define</span> <a id="9645c9" class="tk">SAI_xCR2_MUTECNT_3</a>             ((<a id="9645c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="9646" id="9646">
<td><a id="l9646" class='ln'>9646</a></td><td><span class="pp">#define</span> <a id="9646c9" class="tk">SAI_xCR2_MUTECNT_4</a>             ((<a id="9646c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="9647" id="9647">
<td><a id="l9647" class='ln'>9647</a></td><td><span class="pp">#define</span> <a id="9647c9" class="tk">SAI_xCR2_MUTECNT_5</a>             ((<a id="9647c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="9648" id="9648">
<td><a id="l9648" class='ln'>9648</a></td><td><span class="pp">#define</span> <a id="9648c9" class="tk">SAI_xCR2_CPL</a>                   ((<a id="9648c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Complement Bit             */</span></td></tr>
<tr name="9649" id="9649">
<td><a id="l9649" class='ln'>9649</a></td><td><span class="pp">#define</span> <a id="9649c9" class="tk">SAI_xCR2_COMP</a>                  ((<a id="9649c42" class="tk">uint32_t</a>)0x0000C000)    <span class="ct">/*!&lt;COMP[1:0] (Companding mode) */</span></td></tr>
<tr name="9650" id="9650">
<td><a id="l9650" class='ln'>9650</a></td><td><span class="pp">#define</span> <a id="9650c9" class="tk">SAI_xCR2_COMP_0</a>                ((<a id="9650c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="9651" id="9651">
<td><a id="l9651" class='ln'>9651</a></td><td><span class="pp">#define</span> <a id="9651c9" class="tk">SAI_xCR2_COMP_1</a>                ((<a id="9651c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="9652" id="9652">
<td><a id="l9652" class='ln'>9652</a></td><td></td></tr>
<tr name="9653" id="9653">
<td><a id="l9653" class='ln'>9653</a></td><td>  <span class="ct">/******************  Bit definition for SAI_xFRCR register  *******************/</span></td></tr>
<tr name="9654" id="9654">
<td><a id="l9654" class='ln'>9654</a></td><td><span class="pp">#define</span> <a id="9654c9" class="tk">SAI_xFRCR_FRL</a>                  ((<a id="9654c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/*!&lt;FRL[1:0](Frame length)  */</span></td></tr>
<tr name="9655" id="9655">
<td><a id="l9655" class='ln'>9655</a></td><td><span class="pp">#define</span> <a id="9655c9" class="tk">SAI_xFRCR_FRL_0</a>                ((<a id="9655c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="9656" id="9656">
<td><a id="l9656" class='ln'>9656</a></td><td><span class="pp">#define</span> <a id="9656c9" class="tk">SAI_xFRCR_FRL_1</a>                ((<a id="9656c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="9657" id="9657">
<td><a id="l9657" class='ln'>9657</a></td><td><span class="pp">#define</span> <a id="9657c9" class="tk">SAI_xFRCR_FRL_2</a>                ((<a id="9657c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="9658" id="9658">
<td><a id="l9658" class='ln'>9658</a></td><td><span class="pp">#define</span> <a id="9658c9" class="tk">SAI_xFRCR_FRL_3</a>                ((<a id="9658c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="9659" id="9659">
<td><a id="l9659" class='ln'>9659</a></td><td><span class="pp">#define</span> <a id="9659c9" class="tk">SAI_xFRCR_FRL_4</a>                ((<a id="9659c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="9660" id="9660">
<td><a id="l9660" class='ln'>9660</a></td><td><span class="pp">#define</span> <a id="9660c9" class="tk">SAI_xFRCR_FRL_5</a>                ((<a id="9660c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="9661" id="9661">
<td><a id="l9661" class='ln'>9661</a></td><td><span class="pp">#define</span> <a id="9661c9" class="tk">SAI_xFRCR_FRL_6</a>                ((<a id="9661c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="9662" id="9662">
<td><a id="l9662" class='ln'>9662</a></td><td><span class="pp">#define</span> <a id="9662c9" class="tk">SAI_xFRCR_FRL_7</a>                ((<a id="9662c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="9663" id="9663">
<td><a id="l9663" class='ln'>9663</a></td><td><span class="pp">#define</span> <a id="9663c9" class="tk">SAI_xFRCR_FSALL</a>                ((<a id="9663c42" class="tk">uint32_t</a>)0x00007F00)    <span class="ct">/*!&lt;FRL[1:0] (Frame synchronization active level length)  */</span></td></tr>
<tr name="9664" id="9664">
<td><a id="l9664" class='ln'>9664</a></td><td><span class="pp">#define</span> <a id="9664c9" class="tk">SAI_xFRCR_FSALL_0</a>              ((<a id="9664c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="9665" id="9665">
<td><a id="l9665" class='ln'>9665</a></td><td><span class="pp">#define</span> <a id="9665c9" class="tk">SAI_xFRCR_FSALL_1</a>              ((<a id="9665c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="9666" id="9666">
<td><a id="l9666" class='ln'>9666</a></td><td><span class="pp">#define</span> <a id="9666c9" class="tk">SAI_xFRCR_FSALL_2</a>              ((<a id="9666c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="9667" id="9667">
<td><a id="l9667" class='ln'>9667</a></td><td><span class="pp">#define</span> <a id="9667c9" class="tk">SAI_xFRCR_FSALL_3</a>              ((<a id="9667c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="9668" id="9668">
<td><a id="l9668" class='ln'>9668</a></td><td><span class="pp">#define</span> <a id="9668c9" class="tk">SAI_xFRCR_FSALL_4</a>              ((<a id="9668c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="9669" id="9669">
<td><a id="l9669" class='ln'>9669</a></td><td><span class="pp">#define</span> <a id="9669c9" class="tk">SAI_xFRCR_FSALL_5</a>              ((<a id="9669c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="9670" id="9670">
<td><a id="l9670" class='ln'>9670</a></td><td><span class="pp">#define</span> <a id="9670c9" class="tk">SAI_xFRCR_FSALL_6</a>              ((<a id="9670c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="9671" id="9671">
<td><a id="l9671" class='ln'>9671</a></td><td><span class="pp">#define</span> <a id="9671c9" class="tk">SAI_xFRCR_FSDEF</a>                ((<a id="9671c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; Frame Synchronization Definition */</span></td></tr>
<tr name="9672" id="9672">
<td><a id="l9672" class='ln'>9672</a></td><td><span class="pp">#define</span> <a id="9672c9" class="tk">SAI_xFRCR_FSPOL</a>                ((<a id="9672c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Frame Synchronization POLarity    */</span></td></tr>
<tr name="9673" id="9673">
<td><a id="l9673" class='ln'>9673</a></td><td><span class="pp">#define</span> <a id="9673c9" class="tk">SAI_xFRCR_FSOFF</a>                ((<a id="9673c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Frame Synchronization OFFset      */</span></td></tr>
<tr name="9674" id="9674">
<td><a id="l9674" class='ln'>9674</a></td><td></td></tr>
<tr name="9675" id="9675">
<td><a id="l9675" class='ln'>9675</a></td><td>  <span class="ct">/* Legacy defines */</span></td></tr>
<tr name="9676" id="9676">
<td><a id="l9676" class='ln'>9676</a></td><td><span class="pp">#define</span> <a id="9676c9" class="tk">SAI_xFRCR_FSPO</a>                 <a id="9676c40" class="tk">SAI_xFRCR_FSPOL</a></td></tr>
<tr name="9677" id="9677">
<td><a id="l9677" class='ln'>9677</a></td><td></td></tr>
<tr name="9678" id="9678">
<td><a id="l9678" class='ln'>9678</a></td><td>  <span class="ct">/******************  Bit definition for SAI_xSLOTR register  *******************/</span></td></tr>
<tr name="9679" id="9679">
<td><a id="l9679" class='ln'>9679</a></td><td><span class="pp">#define</span> <a id="9679c9" class="tk">SAI_xSLOTR_FBOFF</a>               ((<a id="9679c42" class="tk">uint32_t</a>)0x0000001F)    <span class="ct">/*!&lt;FRL[4:0](First Bit Offset)  */</span></td></tr>
<tr name="9680" id="9680">
<td><a id="l9680" class='ln'>9680</a></td><td><span class="pp">#define</span> <a id="9680c9" class="tk">SAI_xSLOTR_FBOFF_0</a>             ((<a id="9680c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="9681" id="9681">
<td><a id="l9681" class='ln'>9681</a></td><td><span class="pp">#define</span> <a id="9681c9" class="tk">SAI_xSLOTR_FBOFF_1</a>             ((<a id="9681c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="9682" id="9682">
<td><a id="l9682" class='ln'>9682</a></td><td><span class="pp">#define</span> <a id="9682c9" class="tk">SAI_xSLOTR_FBOFF_2</a>             ((<a id="9682c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="9683" id="9683">
<td><a id="l9683" class='ln'>9683</a></td><td><span class="pp">#define</span> <a id="9683c9" class="tk">SAI_xSLOTR_FBOFF_3</a>             ((<a id="9683c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="9684" id="9684">
<td><a id="l9684" class='ln'>9684</a></td><td><span class="pp">#define</span> <a id="9684c9" class="tk">SAI_xSLOTR_FBOFF_4</a>             ((<a id="9684c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="9685" id="9685">
<td><a id="l9685" class='ln'>9685</a></td><td><span class="pp">#define</span> <a id="9685c9" class="tk">SAI_xSLOTR_SLOTSZ</a>              ((<a id="9685c42" class="tk">uint32_t</a>)0x000000C0)    <span class="ct">/*!&lt;SLOTSZ[1:0] (Slot size)  */</span></td></tr>
<tr name="9686" id="9686">
<td><a id="l9686" class='ln'>9686</a></td><td><span class="pp">#define</span> <a id="9686c9" class="tk">SAI_xSLOTR_SLOTSZ_0</a>            ((<a id="9686c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="9687" id="9687">
<td><a id="l9687" class='ln'>9687</a></td><td><span class="pp">#define</span> <a id="9687c9" class="tk">SAI_xSLOTR_SLOTSZ_1</a>            ((<a id="9687c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="9688" id="9688">
<td><a id="l9688" class='ln'>9688</a></td><td><span class="pp">#define</span> <a id="9688c9" class="tk">SAI_xSLOTR_NBSLOT</a>              ((<a id="9688c42" class="tk">uint32_t</a>)0x00000F00)    <span class="ct">/*!&lt;NBSLOT[3:0] (Number of Slot in audio Frame)  */</span></td></tr>
<tr name="9689" id="9689">
<td><a id="l9689" class='ln'>9689</a></td><td><span class="pp">#define</span> <a id="9689c9" class="tk">SAI_xSLOTR_NBSLOT_0</a>            ((<a id="9689c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="9690" id="9690">
<td><a id="l9690" class='ln'>9690</a></td><td><span class="pp">#define</span> <a id="9690c9" class="tk">SAI_xSLOTR_NBSLOT_1</a>            ((<a id="9690c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="9691" id="9691">
<td><a id="l9691" class='ln'>9691</a></td><td><span class="pp">#define</span> <a id="9691c9" class="tk">SAI_xSLOTR_NBSLOT_2</a>            ((<a id="9691c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="9692" id="9692">
<td><a id="l9692" class='ln'>9692</a></td><td><span class="pp">#define</span> <a id="9692c9" class="tk">SAI_xSLOTR_NBSLOT_3</a>            ((<a id="9692c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="9693" id="9693">
<td><a id="l9693" class='ln'>9693</a></td><td><span class="pp">#define</span> <a id="9693c9" class="tk">SAI_xSLOTR_SLOTEN</a>              ((<a id="9693c42" class="tk">uint32_t</a>)0xFFFF0000)    <span class="ct">/*!&lt;SLOTEN[15:0] (Slot Enable)  */</span></td></tr>
<tr name="9694" id="9694">
<td><a id="l9694" class='ln'>9694</a></td><td></td></tr>
<tr name="9695" id="9695">
<td><a id="l9695" class='ln'>9695</a></td><td>  <span class="ct">/*******************  Bit definition for SAI_xIMR register  *******************/</span></td></tr>
<tr name="9696" id="9696">
<td><a id="l9696" class='ln'>9696</a></td><td><span class="pp">#define</span> <a id="9696c9" class="tk">SAI_xIMR_OVRUDRIE</a>              ((<a id="9696c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Overrun underrun interrupt enable                              */</span></td></tr>
<tr name="9697" id="9697">
<td><a id="l9697" class='ln'>9697</a></td><td><span class="pp">#define</span> <a id="9697c9" class="tk">SAI_xIMR_MUTEDETIE</a>             ((<a id="9697c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Mute detection interrupt enable                                */</span></td></tr>
<tr name="9698" id="9698">
<td><a id="l9698" class='ln'>9698</a></td><td><span class="pp">#define</span> <a id="9698c9" class="tk">SAI_xIMR_WCKCFGIE</a>              ((<a id="9698c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Wrong Clock Configuration interrupt enable                     */</span></td></tr>
<tr name="9699" id="9699">
<td><a id="l9699" class='ln'>9699</a></td><td><span class="pp">#define</span> <a id="9699c9" class="tk">SAI_xIMR_FREQIE</a>                ((<a id="9699c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;FIFO request interrupt enable                                  */</span></td></tr>
<tr name="9700" id="9700">
<td><a id="l9700" class='ln'>9700</a></td><td><span class="pp">#define</span> <a id="9700c9" class="tk">SAI_xIMR_CNRDYIE</a>               ((<a id="9700c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Codec not ready interrupt enable                               */</span></td></tr>
<tr name="9701" id="9701">
<td><a id="l9701" class='ln'>9701</a></td><td><span class="pp">#define</span> <a id="9701c9" class="tk">SAI_xIMR_AFSDETIE</a>              ((<a id="9701c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Anticipated frame synchronization detection interrupt enable   */</span></td></tr>
<tr name="9702" id="9702">
<td><a id="l9702" class='ln'>9702</a></td><td><span class="pp">#define</span> <a id="9702c9" class="tk">SAI_xIMR_LFSDETIE</a>              ((<a id="9702c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Late frame synchronization detection interrupt enable          */</span></td></tr>
<tr name="9703" id="9703">
<td><a id="l9703" class='ln'>9703</a></td><td></td></tr>
<tr name="9704" id="9704">
<td><a id="l9704" class='ln'>9704</a></td><td>  <span class="ct">/********************  Bit definition for SAI_xSR register  *******************/</span></td></tr>
<tr name="9705" id="9705">
<td><a id="l9705" class='ln'>9705</a></td><td><span class="pp">#define</span> <a id="9705c9" class="tk">SAI_xSR_OVRUDR</a>                 ((<a id="9705c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Overrun underrun                               */</span></td></tr>
<tr name="9706" id="9706">
<td><a id="l9706" class='ln'>9706</a></td><td><span class="pp">#define</span> <a id="9706c9" class="tk">SAI_xSR_MUTEDET</a>                ((<a id="9706c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Mute detection                                 */</span></td></tr>
<tr name="9707" id="9707">
<td><a id="l9707" class='ln'>9707</a></td><td><span class="pp">#define</span> <a id="9707c9" class="tk">SAI_xSR_WCKCFG</a>                 ((<a id="9707c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Wrong Clock Configuration                      */</span></td></tr>
<tr name="9708" id="9708">
<td><a id="l9708" class='ln'>9708</a></td><td><span class="pp">#define</span> <a id="9708c9" class="tk">SAI_xSR_FREQ</a>                   ((<a id="9708c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;FIFO request                                   */</span></td></tr>
<tr name="9709" id="9709">
<td><a id="l9709" class='ln'>9709</a></td><td><span class="pp">#define</span> <a id="9709c9" class="tk">SAI_xSR_CNRDY</a>                  ((<a id="9709c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Codec not ready                                */</span></td></tr>
<tr name="9710" id="9710">
<td><a id="l9710" class='ln'>9710</a></td><td><span class="pp">#define</span> <a id="9710c9" class="tk">SAI_xSR_AFSDET</a>                 ((<a id="9710c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Anticipated frame synchronization detection    */</span></td></tr>
<tr name="9711" id="9711">
<td><a id="l9711" class='ln'>9711</a></td><td><span class="pp">#define</span> <a id="9711c9" class="tk">SAI_xSR_LFSDET</a>                 ((<a id="9711c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Late frame synchronization detection           */</span></td></tr>
<tr name="9712" id="9712">
<td><a id="l9712" class='ln'>9712</a></td><td><span class="pp">#define</span> <a id="9712c9" class="tk">SAI_xSR_FLVL</a>                   ((<a id="9712c42" class="tk">uint32_t</a>)0x00070000)    <span class="ct">/*!&lt;FLVL[2:0] (FIFO Level Threshold)               */</span></td></tr>
<tr name="9713" id="9713">
<td><a id="l9713" class='ln'>9713</a></td><td><span class="pp">#define</span> <a id="9713c9" class="tk">SAI_xSR_FLVL_0</a>                 ((<a id="9713c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="9714" id="9714">
<td><a id="l9714" class='ln'>9714</a></td><td><span class="pp">#define</span> <a id="9714c9" class="tk">SAI_xSR_FLVL_1</a>                 ((<a id="9714c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="9715" id="9715">
<td><a id="l9715" class='ln'>9715</a></td><td><span class="pp">#define</span> <a id="9715c9" class="tk">SAI_xSR_FLVL_2</a>                 ((<a id="9715c42" class="tk">uint32_t</a>)0x00030000)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="9716" id="9716">
<td><a id="l9716" class='ln'>9716</a></td><td></td></tr>
<tr name="9717" id="9717">
<td><a id="l9717" class='ln'>9717</a></td><td>  <span class="ct">/******************  Bit definition for SAI_xCLRFR register  ******************/</span></td></tr>
<tr name="9718" id="9718">
<td><a id="l9718" class='ln'>9718</a></td><td><span class="pp">#define</span> <a id="9718c9" class="tk">SAI_xCLRFR_COVRUDR</a>             ((<a id="9718c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Clear Overrun underrun                               */</span></td></tr>
<tr name="9719" id="9719">
<td><a id="l9719" class='ln'>9719</a></td><td><span class="pp">#define</span> <a id="9719c9" class="tk">SAI_xCLRFR_CMUTEDET</a>            ((<a id="9719c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Clear Mute detection                                 */</span></td></tr>
<tr name="9720" id="9720">
<td><a id="l9720" class='ln'>9720</a></td><td><span class="pp">#define</span> <a id="9720c9" class="tk">SAI_xCLRFR_CWCKCFG</a>             ((<a id="9720c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Clear Wrong Clock Configuration                      */</span></td></tr>
<tr name="9721" id="9721">
<td><a id="l9721" class='ln'>9721</a></td><td><span class="pp">#define</span> <a id="9721c9" class="tk">SAI_xCLRFR_CFREQ</a>               ((<a id="9721c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Clear FIFO request                                   */</span></td></tr>
<tr name="9722" id="9722">
<td><a id="l9722" class='ln'>9722</a></td><td><span class="pp">#define</span> <a id="9722c9" class="tk">SAI_xCLRFR_CCNRDY</a>              ((<a id="9722c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Clear Codec not ready                                */</span></td></tr>
<tr name="9723" id="9723">
<td><a id="l9723" class='ln'>9723</a></td><td><span class="pp">#define</span> <a id="9723c9" class="tk">SAI_xCLRFR_CAFSDET</a>             ((<a id="9723c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Clear Anticipated frame synchronization detection    */</span></td></tr>
<tr name="9724" id="9724">
<td><a id="l9724" class='ln'>9724</a></td><td><span class="pp">#define</span> <a id="9724c9" class="tk">SAI_xCLRFR_CLFSDET</a>             ((<a id="9724c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Clear Late frame synchronization detection           */</span></td></tr>
<tr name="9725" id="9725">
<td><a id="l9725" class='ln'>9725</a></td><td></td></tr>
<tr name="9726" id="9726">
<td><a id="l9726" class='ln'>9726</a></td><td>  <span class="ct">/******************  Bit definition for SAI_xDR register  ******************/</span></td></tr>
<tr name="9727" id="9727">
<td><a id="l9727" class='ln'>9727</a></td><td><span class="pp">#define</span> <a id="9727c9" class="tk">SAI_xDR_DATA</a>                   ((<a id="9727c42" class="tk">uint32_t</a>)0xFFFFFFFF)</td></tr>
<tr name="9728" id="9728">
<td><a id="l9728" class='ln'>9728</a></td><td><span class="pp">#if</span> <a id="9728c5" class="tk">defined</a>(<a id="9728c13" class="tk">STM32F446xx</a>)</td></tr>
<tr name="9729" id="9729">
<td><a id="l9729" class='ln'>9729</a></td><td></td></tr>
<tr name="9730" id="9730">
<td><a id="l9730" class='ln'>9730</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="9731" id="9731">
<td><a id="l9731" class='ln'>9731</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="9732" id="9732">
<td><a id="l9732" class='ln'>9732</a></td><td>  <span class="ct">/*                              SPDIF-RX Interface                            */</span></td></tr>
<tr name="9733" id="9733">
<td><a id="l9733" class='ln'>9733</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="9734" id="9734">
<td><a id="l9734" class='ln'>9734</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="9735" id="9735">
<td><a id="l9735" class='ln'>9735</a></td><td>  <span class="ct">/********************  Bit definition for SPDIFRX_CR register  *******************/</span></td></tr>
<tr name="9736" id="9736">
<td><a id="l9736" class='ln'>9736</a></td><td><span class="pp">#define</span> <a id="9736c9" class="tk">SPDIFRX_CR_SPDIFEN</a>             ((<a id="9736c42" class="tk">uint32_t</a>)0x00000003)    <span class="ct">/*!&lt;Peripheral Block Enable                      */</span></td></tr>
<tr name="9737" id="9737">
<td><a id="l9737" class='ln'>9737</a></td><td><span class="pp">#define</span> <a id="9737c9" class="tk">SPDIFRX_CR_RXDMAEN</a>             ((<a id="9737c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Receiver DMA Enable for data flow            */</span></td></tr>
<tr name="9738" id="9738">
<td><a id="l9738" class='ln'>9738</a></td><td><span class="pp">#define</span> <a id="9738c9" class="tk">SPDIFRX_CR_RXSTEO</a>              ((<a id="9738c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Stereo Mode                                  */</span></td></tr>
<tr name="9739" id="9739">
<td><a id="l9739" class='ln'>9739</a></td><td><span class="pp">#define</span> <a id="9739c9" class="tk">SPDIFRX_CR_DRFMT</a>               ((<a id="9739c42" class="tk">uint32_t</a>)0x00000030)    <span class="ct">/*!&lt;RX Data format                               */</span></td></tr>
<tr name="9740" id="9740">
<td><a id="l9740" class='ln'>9740</a></td><td><span class="pp">#define</span> <a id="9740c9" class="tk">SPDIFRX_CR_PMSK</a>                ((<a id="9740c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Mask Parity error bit                        */</span></td></tr>
<tr name="9741" id="9741">
<td><a id="l9741" class='ln'>9741</a></td><td><span class="pp">#define</span> <a id="9741c9" class="tk">SPDIFRX_CR_VMSK</a>                ((<a id="9741c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Mask of Validity bit                         */</span></td></tr>
<tr name="9742" id="9742">
<td><a id="l9742" class='ln'>9742</a></td><td><span class="pp">#define</span> <a id="9742c9" class="tk">SPDIFRX_CR_CUMSK</a>               ((<a id="9742c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Mask of channel status and user bits         */</span></td></tr>
<tr name="9743" id="9743">
<td><a id="l9743" class='ln'>9743</a></td><td><span class="pp">#define</span> <a id="9743c9" class="tk">SPDIFRX_CR_PTMSK</a>               ((<a id="9743c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Mask of Preamble Type bits                   */</span></td></tr>
<tr name="9744" id="9744">
<td><a id="l9744" class='ln'>9744</a></td><td><span class="pp">#define</span> <a id="9744c9" class="tk">SPDIFRX_CR_CBDMAEN</a>             ((<a id="9744c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Control Buffer DMA ENable for control flow   */</span></td></tr>
<tr name="9745" id="9745">
<td><a id="l9745" class='ln'>9745</a></td><td><span class="pp">#define</span> <a id="9745c9" class="tk">SPDIFRX_CR_CHSEL</a>               ((<a id="9745c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Channel Selection                            */</span></td></tr>
<tr name="9746" id="9746">
<td><a id="l9746" class='ln'>9746</a></td><td><span class="pp">#define</span> <a id="9746c9" class="tk">SPDIFRX_CR_NBTR</a>                ((<a id="9746c42" class="tk">uint32_t</a>)0x00003000)    <span class="ct">/*!&lt;Maximum allowed re-tries during synchronization phase */</span></td></tr>
<tr name="9747" id="9747">
<td><a id="l9747" class='ln'>9747</a></td><td><span class="pp">#define</span> <a id="9747c9" class="tk">SPDIFRX_CR_WFA</a>                 ((<a id="9747c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Wait For Activity     */</span></td></tr>
<tr name="9748" id="9748">
<td><a id="l9748" class='ln'>9748</a></td><td><span class="pp">#define</span> <a id="9748c9" class="tk">SPDIFRX_CR_INSEL</a>               ((<a id="9748c42" class="tk">uint32_t</a>)0x00070000)    <span class="ct">/*!&lt;SPDIFRX input selection */</span></td></tr>
<tr name="9749" id="9749">
<td><a id="l9749" class='ln'>9749</a></td><td></td></tr>
<tr name="9750" id="9750">
<td><a id="l9750" class='ln'>9750</a></td><td>  <span class="ct">/*******************  Bit definition for SPDIFRX_IMR register  *******************/</span></td></tr>
<tr name="9751" id="9751">
<td><a id="l9751" class='ln'>9751</a></td><td><span class="pp">#define</span> <a id="9751c9" class="tk">SPDIFRX_IMR_RXNEIE</a>             ((<a id="9751c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;RXNE interrupt enable                              */</span></td></tr>
<tr name="9752" id="9752">
<td><a id="l9752" class='ln'>9752</a></td><td><span class="pp">#define</span> <a id="9752c9" class="tk">SPDIFRX_IMR_CSRNEIE</a>            ((<a id="9752c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Control Buffer Ready Interrupt Enable              */</span></td></tr>
<tr name="9753" id="9753">
<td><a id="l9753" class='ln'>9753</a></td><td><span class="pp">#define</span> <a id="9753c9" class="tk">SPDIFRX_IMR_PERRIE</a>             ((<a id="9753c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Parity error interrupt enable                      */</span></td></tr>
<tr name="9754" id="9754">
<td><a id="l9754" class='ln'>9754</a></td><td><span class="pp">#define</span> <a id="9754c9" class="tk">SPDIFRX_IMR_OVRIE</a>              ((<a id="9754c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Overrun error Interrupt Enable                     */</span></td></tr>
<tr name="9755" id="9755">
<td><a id="l9755" class='ln'>9755</a></td><td><span class="pp">#define</span> <a id="9755c9" class="tk">SPDIFRX_IMR_SBLKIE</a>             ((<a id="9755c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Synchronization Block Detected Interrupt Enable    */</span></td></tr>
<tr name="9756" id="9756">
<td><a id="l9756" class='ln'>9756</a></td><td><span class="pp">#define</span> <a id="9756c9" class="tk">SPDIFRX_IMR_SYNCDIE</a>            ((<a id="9756c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Synchronization Done                               */</span></td></tr>
<tr name="9757" id="9757">
<td><a id="l9757" class='ln'>9757</a></td><td><span class="pp">#define</span> <a id="9757c9" class="tk">SPDIFRX_IMR_IFEIE</a>              ((<a id="9757c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Serial Interface Error Interrupt Enable            */</span></td></tr>
<tr name="9758" id="9758">
<td><a id="l9758" class='ln'>9758</a></td><td></td></tr>
<tr name="9759" id="9759">
<td><a id="l9759" class='ln'>9759</a></td><td>  <span class="ct">/*******************  Bit definition for SPDIFRX_SR register  *******************/</span></td></tr>
<tr name="9760" id="9760">
<td><a id="l9760" class='ln'>9760</a></td><td><span class="pp">#define</span> <a id="9760c9" class="tk">SPDIFRX_SR_RXNE</a>                ((<a id="9760c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Read data register not empty                          */</span></td></tr>
<tr name="9761" id="9761">
<td><a id="l9761" class='ln'>9761</a></td><td><span class="pp">#define</span> <a id="9761c9" class="tk">SPDIFRX_SR_CSRNE</a>               ((<a id="9761c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;The Control Buffer register is not empty              */</span></td></tr>
<tr name="9762" id="9762">
<td><a id="l9762" class='ln'>9762</a></td><td><span class="pp">#define</span> <a id="9762c9" class="tk">SPDIFRX_SR_PERR</a>                ((<a id="9762c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Parity error                                          */</span></td></tr>
<tr name="9763" id="9763">
<td><a id="l9763" class='ln'>9763</a></td><td><span class="pp">#define</span> <a id="9763c9" class="tk">SPDIFRX_SR_OVR</a>                 ((<a id="9763c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Overrun error                                         */</span></td></tr>
<tr name="9764" id="9764">
<td><a id="l9764" class='ln'>9764</a></td><td><span class="pp">#define</span> <a id="9764c9" class="tk">SPDIFRX_SR_SBD</a>                 ((<a id="9764c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Synchronization Block Detected                        */</span></td></tr>
<tr name="9765" id="9765">
<td><a id="l9765" class='ln'>9765</a></td><td><span class="pp">#define</span> <a id="9765c9" class="tk">SPDIFRX_SR_SYNCD</a>               ((<a id="9765c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Synchronization Done                                  */</span></td></tr>
<tr name="9766" id="9766">
<td><a id="l9766" class='ln'>9766</a></td><td><span class="pp">#define</span> <a id="9766c9" class="tk">SPDIFRX_SR_FERR</a>                ((<a id="9766c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Framing error                                         */</span></td></tr>
<tr name="9767" id="9767">
<td><a id="l9767" class='ln'>9767</a></td><td><span class="pp">#define</span> <a id="9767c9" class="tk">SPDIFRX_SR_SERR</a>                ((<a id="9767c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Synchronization error                                 */</span></td></tr>
<tr name="9768" id="9768">
<td><a id="l9768" class='ln'>9768</a></td><td><span class="pp">#define</span> <a id="9768c9" class="tk">SPDIFRX_SR_TERR</a>                ((<a id="9768c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Time-out error                                        */</span></td></tr>
<tr name="9769" id="9769">
<td><a id="l9769" class='ln'>9769</a></td><td><span class="pp">#define</span> <a id="9769c9" class="tk">SPDIFRX_SR_WIDTH5</a>              ((<a id="9769c42" class="tk">uint32_t</a>)0x7FFF0000)    <span class="ct">/*!&lt;Duration of 5 symbols counted with SPDIFRX_clk        */</span></td></tr>
<tr name="9770" id="9770">
<td><a id="l9770" class='ln'>9770</a></td><td></td></tr>
<tr name="9771" id="9771">
<td><a id="l9771" class='ln'>9771</a></td><td>  <span class="ct">/*******************  Bit definition for SPDIFRX_IFCR register  *******************/</span></td></tr>
<tr name="9772" id="9772">
<td><a id="l9772" class='ln'>9772</a></td><td><span class="pp">#define</span> <a id="9772c9" class="tk">SPDIFRX_IFCR_PERRCF</a>            ((<a id="9772c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Clears the Parity error flag                         */</span></td></tr>
<tr name="9773" id="9773">
<td><a id="l9773" class='ln'>9773</a></td><td><span class="pp">#define</span> <a id="9773c9" class="tk">SPDIFRX_IFCR_OVRCF</a>             ((<a id="9773c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Clears the Overrun error flag                        */</span></td></tr>
<tr name="9774" id="9774">
<td><a id="l9774" class='ln'>9774</a></td><td><span class="pp">#define</span> <a id="9774c9" class="tk">SPDIFRX_IFCR_SBDCF</a>             ((<a id="9774c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Clears the Synchronization Block Detected flag       */</span></td></tr>
<tr name="9775" id="9775">
<td><a id="l9775" class='ln'>9775</a></td><td><span class="pp">#define</span> <a id="9775c9" class="tk">SPDIFRX_IFCR_SYNCDCF</a>           ((<a id="9775c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Clears the Synchronization Done flag                 */</span></td></tr>
<tr name="9776" id="9776">
<td><a id="l9776" class='ln'>9776</a></td><td></td></tr>
<tr name="9777" id="9777">
<td><a id="l9777" class='ln'>9777</a></td><td>  <span class="ct">/*******************  Bit definition for SPDIFRX_DR register  (DRFMT = 0b00 case) *******************/</span></td></tr>
<tr name="9778" id="9778">
<td><a id="l9778" class='ln'>9778</a></td><td><span class="pp">#define</span> <a id="9778c9" class="tk">SPDIFRX_DR0_DR</a>                 ((<a id="9778c42" class="tk">uint32_t</a>)0x00FFFFFF)    <span class="ct">/*!&lt;Data value            */</span></td></tr>
<tr name="9779" id="9779">
<td><a id="l9779" class='ln'>9779</a></td><td><span class="pp">#define</span> <a id="9779c9" class="tk">SPDIFRX_DR0_PE</a>                 ((<a id="9779c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Parity Error bit      */</span></td></tr>
<tr name="9780" id="9780">
<td><a id="l9780" class='ln'>9780</a></td><td><span class="pp">#define</span> <a id="9780c9" class="tk">SPDIFRX_DR0_V</a>                  ((<a id="9780c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/*!&lt;Validity bit          */</span></td></tr>
<tr name="9781" id="9781">
<td><a id="l9781" class='ln'>9781</a></td><td><span class="pp">#define</span> <a id="9781c9" class="tk">SPDIFRX_DR0_U</a>                  ((<a id="9781c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/*!&lt;User bit              */</span></td></tr>
<tr name="9782" id="9782">
<td><a id="l9782" class='ln'>9782</a></td><td><span class="pp">#define</span> <a id="9782c9" class="tk">SPDIFRX_DR0_C</a>                  ((<a id="9782c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/*!&lt;Channel Status bit    */</span></td></tr>
<tr name="9783" id="9783">
<td><a id="l9783" class='ln'>9783</a></td><td><span class="pp">#define</span> <a id="9783c9" class="tk">SPDIFRX_DR0_PT</a>                 ((<a id="9783c42" class="tk">uint32_t</a>)0x30000000)    <span class="ct">/*!&lt;Preamble Type         */</span></td></tr>
<tr name="9784" id="9784">
<td><a id="l9784" class='ln'>9784</a></td><td></td></tr>
<tr name="9785" id="9785">
<td><a id="l9785" class='ln'>9785</a></td><td>  <span class="ct">/*******************  Bit definition for SPDIFRX_DR register  (DRFMT = 0b01 case) *******************/</span></td></tr>
<tr name="9786" id="9786">
<td><a id="l9786" class='ln'>9786</a></td><td><span class="pp">#define</span> <a id="9786c9" class="tk">SPDIFRX_DR1_DR</a>                 ((<a id="9786c42" class="tk">uint32_t</a>)0xFFFFFF00)    <span class="ct">/*!&lt;Data value            */</span></td></tr>
<tr name="9787" id="9787">
<td><a id="l9787" class='ln'>9787</a></td><td><span class="pp">#define</span> <a id="9787c9" class="tk">SPDIFRX_DR1_PT</a>                 ((<a id="9787c42" class="tk">uint32_t</a>)0x00000030)    <span class="ct">/*!&lt;Preamble Type         */</span></td></tr>
<tr name="9788" id="9788">
<td><a id="l9788" class='ln'>9788</a></td><td><span class="pp">#define</span> <a id="9788c9" class="tk">SPDIFRX_DR1_C</a>                  ((<a id="9788c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Channel Status bit    */</span></td></tr>
<tr name="9789" id="9789">
<td><a id="l9789" class='ln'>9789</a></td><td><span class="pp">#define</span> <a id="9789c9" class="tk">SPDIFRX_DR1_U</a>                  ((<a id="9789c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;User bit              */</span></td></tr>
<tr name="9790" id="9790">
<td><a id="l9790" class='ln'>9790</a></td><td><span class="pp">#define</span> <a id="9790c9" class="tk">SPDIFRX_DR1_V</a>                  ((<a id="9790c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Validity bit          */</span></td></tr>
<tr name="9791" id="9791">
<td><a id="l9791" class='ln'>9791</a></td><td><span class="pp">#define</span> <a id="9791c9" class="tk">SPDIFRX_DR1_PE</a>                 ((<a id="9791c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Parity Error bit      */</span></td></tr>
<tr name="9792" id="9792">
<td><a id="l9792" class='ln'>9792</a></td><td></td></tr>
<tr name="9793" id="9793">
<td><a id="l9793" class='ln'>9793</a></td><td>  <span class="ct">/*******************  Bit definition for SPDIFRX_DR register  (DRFMT = 0b10 case) *******************/</span></td></tr>
<tr name="9794" id="9794">
<td><a id="l9794" class='ln'>9794</a></td><td><span class="pp">#define</span> <a id="9794c9" class="tk">SPDIFRX_DR1_DRNL1</a>              ((<a id="9794c42" class="tk">uint32_t</a>)0xFFFF0000)    <span class="ct">/*!&lt;Data value Channel B      */</span></td></tr>
<tr name="9795" id="9795">
<td><a id="l9795" class='ln'>9795</a></td><td><span class="pp">#define</span> <a id="9795c9" class="tk">SPDIFRX_DR1_DRNL2</a>              ((<a id="9795c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/*!&lt;Data value Channel A      */</span></td></tr>
<tr name="9796" id="9796">
<td><a id="l9796" class='ln'>9796</a></td><td></td></tr>
<tr name="9797" id="9797">
<td><a id="l9797" class='ln'>9797</a></td><td>  <span class="ct">/*******************  Bit definition for SPDIFRX_CSR register   *******************/</span></td></tr>
<tr name="9798" id="9798">
<td><a id="l9798" class='ln'>9798</a></td><td><span class="pp">#define</span> <a id="9798c9" class="tk">SPDIFRX_CSR_USR</a>                ((<a id="9798c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/*!&lt;User data information           */</span></td></tr>
<tr name="9799" id="9799">
<td><a id="l9799" class='ln'>9799</a></td><td><span class="pp">#define</span> <a id="9799c9" class="tk">SPDIFRX_CSR_CS</a>                 ((<a id="9799c42" class="tk">uint32_t</a>)0x00FF0000)    <span class="ct">/*!&lt;Channel A status information    */</span></td></tr>
<tr name="9800" id="9800">
<td><a id="l9800" class='ln'>9800</a></td><td><span class="pp">#define</span> <a id="9800c9" class="tk">SPDIFRX_CSR_SOB</a>                ((<a id="9800c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt;Start Of Block                  */</span></td></tr>
<tr name="9801" id="9801">
<td><a id="l9801" class='ln'>9801</a></td><td></td></tr>
<tr name="9802" id="9802">
<td><a id="l9802" class='ln'>9802</a></td><td>  <span class="ct">/*******************  Bit definition for SPDIFRX_DIR register    *******************/</span></td></tr>
<tr name="9803" id="9803">
<td><a id="l9803" class='ln'>9803</a></td><td><span class="pp">#define</span> <a id="9803c9" class="tk">SPDIFRX_DIR_THI</a>                ((<a id="9803c42" class="tk">uint32_t</a>)0x000013FF)    <span class="ct">/*!&lt;Threshold LOW      */</span></td></tr>
<tr name="9804" id="9804">
<td><a id="l9804" class='ln'>9804</a></td><td><span class="pp">#define</span> <a id="9804c9" class="tk">SPDIFRX_DIR_TLO</a>                ((<a id="9804c42" class="tk">uint32_t</a>)0x1FFF0000)    <span class="ct">/*!&lt;Threshold HIGH     */</span></td></tr>
<tr name="9805" id="9805">
<td><a id="l9805" class='ln'>9805</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F446xx */</span></td></tr>
<tr name="9806" id="9806">
<td><a id="l9806" class='ln'>9806</a></td><td></td></tr>
<tr name="9807" id="9807">
<td><a id="l9807" class='ln'>9807</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="9808" id="9808">
<td><a id="l9808" class='ln'>9808</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="9809" id="9809">
<td><a id="l9809" class='ln'>9809</a></td><td>  <span class="ct">/*                          SD host Interface                                 */</span></td></tr>
<tr name="9810" id="9810">
<td><a id="l9810" class='ln'>9810</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="9811" id="9811">
<td><a id="l9811" class='ln'>9811</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="9812" id="9812">
<td><a id="l9812" class='ln'>9812</a></td><td>  <span class="ct">/******************  Bit definition for SDIO_POWER register  ******************/</span></td></tr>
<tr name="9813" id="9813">
<td><a id="l9813" class='ln'>9813</a></td><td><span class="pp">#define</span> <a id="9813c9" class="tk">SDIO_POWER_PWRCTRL</a>             ((<a id="9813c42" class="tk">uint8_t</a>)0x03)           <span class="ct">/*!&lt;PWRCTRL[1:0] bits (Power supply control bits) */</span></td></tr>
<tr name="9814" id="9814">
<td><a id="l9814" class='ln'>9814</a></td><td><span class="pp">#define</span> <a id="9814c9" class="tk">SDIO_POWER_PWRCTRL_0</a>           ((<a id="9814c42" class="tk">uint8_t</a>)0x01)           <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="9815" id="9815">
<td><a id="l9815" class='ln'>9815</a></td><td><span class="pp">#define</span> <a id="9815c9" class="tk">SDIO_POWER_PWRCTRL_1</a>           ((<a id="9815c42" class="tk">uint8_t</a>)0x02)           <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="9816" id="9816">
<td><a id="l9816" class='ln'>9816</a></td><td></td></tr>
<tr name="9817" id="9817">
<td><a id="l9817" class='ln'>9817</a></td><td>  <span class="ct">/******************  Bit definition for SDIO_CLKCR register  ******************/</span></td></tr>
<tr name="9818" id="9818">
<td><a id="l9818" class='ln'>9818</a></td><td><span class="pp">#define</span> <a id="9818c9" class="tk">SDIO_CLKCR_CLKDIV</a>              ((<a id="9818c42" class="tk">uint16_t</a>)0x00FF)        <span class="ct">/*!&lt;Clock divide factor             */</span></td></tr>
<tr name="9819" id="9819">
<td><a id="l9819" class='ln'>9819</a></td><td><span class="pp">#define</span> <a id="9819c9" class="tk">SDIO_CLKCR_CLKEN</a>               ((<a id="9819c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;Clock enable bit                */</span></td></tr>
<tr name="9820" id="9820">
<td><a id="l9820" class='ln'>9820</a></td><td><span class="pp">#define</span> <a id="9820c9" class="tk">SDIO_CLKCR_PWRSAV</a>              ((<a id="9820c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Power saving configuration bit  */</span></td></tr>
<tr name="9821" id="9821">
<td><a id="l9821" class='ln'>9821</a></td><td><span class="pp">#define</span> <a id="9821c9" class="tk">SDIO_CLKCR_BYPASS</a>              ((<a id="9821c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Clock divider bypass enable bit */</span></td></tr>
<tr name="9822" id="9822">
<td><a id="l9822" class='ln'>9822</a></td><td><span class="pp">#define</span> <a id="9822c9" class="tk">SDIO_CLKCR_WIDBUS</a>              ((<a id="9822c42" class="tk">uint16_t</a>)0x1800)        <span class="ct">/*!&lt;WIDBUS[1:0] bits (Wide bus mode enable bit) */</span></td></tr>
<tr name="9823" id="9823">
<td><a id="l9823" class='ln'>9823</a></td><td><span class="pp">#define</span> <a id="9823c9" class="tk">SDIO_CLKCR_WIDBUS_0</a>            ((<a id="9823c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="9824" id="9824">
<td><a id="l9824" class='ln'>9824</a></td><td><span class="pp">#define</span> <a id="9824c9" class="tk">SDIO_CLKCR_WIDBUS_1</a>            ((<a id="9824c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="9825" id="9825">
<td><a id="l9825" class='ln'>9825</a></td><td><span class="pp">#define</span> <a id="9825c9" class="tk">SDIO_CLKCR_NEGEDGE</a>             ((<a id="9825c42" class="tk">uint16_t</a>)0x2000)        <span class="ct">/*!&lt;SDIO_CK dephasing selection bit */</span></td></tr>
<tr name="9826" id="9826">
<td><a id="l9826" class='ln'>9826</a></td><td><span class="pp">#define</span> <a id="9826c9" class="tk">SDIO_CLKCR_HWFC_EN</a>             ((<a id="9826c42" class="tk">uint16_t</a>)0x4000)        <span class="ct">/*!&lt;HW Flow Control enable          */</span></td></tr>
<tr name="9827" id="9827">
<td><a id="l9827" class='ln'>9827</a></td><td></td></tr>
<tr name="9828" id="9828">
<td><a id="l9828" class='ln'>9828</a></td><td>  <span class="ct">/*******************  Bit definition for SDIO_ARG register  *******************/</span></td></tr>
<tr name="9829" id="9829">
<td><a id="l9829" class='ln'>9829</a></td><td><span class="pp">#define</span> <a id="9829c9" class="tk">SDIO_ARG_CMDARG</a>                ((<a id="9829c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/*!&lt;Command argument */</span></td></tr>
<tr name="9830" id="9830">
<td><a id="l9830" class='ln'>9830</a></td><td></td></tr>
<tr name="9831" id="9831">
<td><a id="l9831" class='ln'>9831</a></td><td>  <span class="ct">/*******************  Bit definition for SDIO_CMD register  *******************/</span></td></tr>
<tr name="9832" id="9832">
<td><a id="l9832" class='ln'>9832</a></td><td><span class="pp">#define</span> <a id="9832c9" class="tk">SDIO_CMD_CMDINDEX</a>              ((<a id="9832c42" class="tk">uint16_t</a>)0x003F)        <span class="ct">/*!&lt;Command Index                               */</span></td></tr>
<tr name="9833" id="9833">
<td><a id="l9833" class='ln'>9833</a></td><td><span class="pp">#define</span> <a id="9833c9" class="tk">SDIO_CMD_WAITRESP</a>              ((<a id="9833c42" class="tk">uint16_t</a>)0x00C0)        <span class="ct">/*!&lt;WAITRESP[1:0] bits (Wait for response bits) */</span></td></tr>
<tr name="9834" id="9834">
<td><a id="l9834" class='ln'>9834</a></td><td><span class="pp">#define</span> <a id="9834c9" class="tk">SDIO_CMD_WAITRESP_0</a>            ((<a id="9834c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="9835" id="9835">
<td><a id="l9835" class='ln'>9835</a></td><td><span class="pp">#define</span> <a id="9835c9" class="tk">SDIO_CMD_WAITRESP_1</a>            ((<a id="9835c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="9836" id="9836">
<td><a id="l9836" class='ln'>9836</a></td><td><span class="pp">#define</span> <a id="9836c9" class="tk">SDIO_CMD_WAITINT</a>               ((<a id="9836c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;CPSM Waits for Interrupt Request                               */</span></td></tr>
<tr name="9837" id="9837">
<td><a id="l9837" class='ln'>9837</a></td><td><span class="pp">#define</span> <a id="9837c9" class="tk">SDIO_CMD_WAITPEND</a>              ((<a id="9837c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;CPSM Waits for ends of data transfer (CmdPend internal signal) */</span></td></tr>
<tr name="9838" id="9838">
<td><a id="l9838" class='ln'>9838</a></td><td><span class="pp">#define</span> <a id="9838c9" class="tk">SDIO_CMD_CPSMEN</a>                ((<a id="9838c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Command path state machine (CPSM) Enable bit                   */</span></td></tr>
<tr name="9839" id="9839">
<td><a id="l9839" class='ln'>9839</a></td><td><span class="pp">#define</span> <a id="9839c9" class="tk">SDIO_CMD_SDIOSUSPEND</a>           ((<a id="9839c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;SD I/O suspend command                                         */</span></td></tr>
<tr name="9840" id="9840">
<td><a id="l9840" class='ln'>9840</a></td><td><span class="pp">#define</span> <a id="9840c9" class="tk">SDIO_CMD_ENCMDCOMPL</a>            ((<a id="9840c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;Enable CMD completion                                          */</span></td></tr>
<tr name="9841" id="9841">
<td><a id="l9841" class='ln'>9841</a></td><td><span class="pp">#define</span> <a id="9841c9" class="tk">SDIO_CMD_NIEN</a>                  ((<a id="9841c42" class="tk">uint16_t</a>)0x2000)        <span class="ct">/*!&lt;Not Interrupt Enable */</span></td></tr>
<tr name="9842" id="9842">
<td><a id="l9842" class='ln'>9842</a></td><td><span class="pp">#define</span> <a id="9842c9" class="tk">SDIO_CMD_CEATACMD</a>              ((<a id="9842c42" class="tk">uint16_t</a>)0x4000)        <span class="ct">/*!&lt;CE-ATA command       */</span></td></tr>
<tr name="9843" id="9843">
<td><a id="l9843" class='ln'>9843</a></td><td></td></tr>
<tr name="9844" id="9844">
<td><a id="l9844" class='ln'>9844</a></td><td>  <span class="ct">/*****************  Bit definition for SDIO_RESPCMD register  *****************/</span></td></tr>
<tr name="9845" id="9845">
<td><a id="l9845" class='ln'>9845</a></td><td><span class="pp">#define</span> <a id="9845c9" class="tk">SDIO_RESPCMD_RESPCMD</a>           ((<a id="9845c42" class="tk">uint8_t</a>)0x3F)           <span class="ct">/*!&lt;Response command index */</span></td></tr>
<tr name="9846" id="9846">
<td><a id="l9846" class='ln'>9846</a></td><td></td></tr>
<tr name="9847" id="9847">
<td><a id="l9847" class='ln'>9847</a></td><td>  <span class="ct">/******************  Bit definition for SDIO_RESP0 register  ******************/</span></td></tr>
<tr name="9848" id="9848">
<td><a id="l9848" class='ln'>9848</a></td><td><span class="pp">#define</span> <a id="9848c9" class="tk">SDIO_RESP0_CARDSTATUS0</a>         ((<a id="9848c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/*!&lt;Card Status */</span></td></tr>
<tr name="9849" id="9849">
<td><a id="l9849" class='ln'>9849</a></td><td></td></tr>
<tr name="9850" id="9850">
<td><a id="l9850" class='ln'>9850</a></td><td>  <span class="ct">/******************  Bit definition for SDIO_RESP1 register  ******************/</span></td></tr>
<tr name="9851" id="9851">
<td><a id="l9851" class='ln'>9851</a></td><td><span class="pp">#define</span> <a id="9851c9" class="tk">SDIO_RESP1_CARDSTATUS1</a>         ((<a id="9851c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/*!&lt;Card Status */</span></td></tr>
<tr name="9852" id="9852">
<td><a id="l9852" class='ln'>9852</a></td><td></td></tr>
<tr name="9853" id="9853">
<td><a id="l9853" class='ln'>9853</a></td><td>  <span class="ct">/******************  Bit definition for SDIO_RESP2 register  ******************/</span></td></tr>
<tr name="9854" id="9854">
<td><a id="l9854" class='ln'>9854</a></td><td><span class="pp">#define</span> <a id="9854c9" class="tk">SDIO_RESP2_CARDSTATUS2</a>         ((<a id="9854c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/*!&lt;Card Status */</span></td></tr>
<tr name="9855" id="9855">
<td><a id="l9855" class='ln'>9855</a></td><td></td></tr>
<tr name="9856" id="9856">
<td><a id="l9856" class='ln'>9856</a></td><td>  <span class="ct">/******************  Bit definition for SDIO_RESP3 register  ******************/</span></td></tr>
<tr name="9857" id="9857">
<td><a id="l9857" class='ln'>9857</a></td><td><span class="pp">#define</span> <a id="9857c9" class="tk">SDIO_RESP3_CARDSTATUS3</a>         ((<a id="9857c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/*!&lt;Card Status */</span></td></tr>
<tr name="9858" id="9858">
<td><a id="l9858" class='ln'>9858</a></td><td></td></tr>
<tr name="9859" id="9859">
<td><a id="l9859" class='ln'>9859</a></td><td>  <span class="ct">/******************  Bit definition for SDIO_RESP4 register  ******************/</span></td></tr>
<tr name="9860" id="9860">
<td><a id="l9860" class='ln'>9860</a></td><td><span class="pp">#define</span> <a id="9860c9" class="tk">SDIO_RESP4_CARDSTATUS4</a>         ((<a id="9860c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/*!&lt;Card Status */</span></td></tr>
<tr name="9861" id="9861">
<td><a id="l9861" class='ln'>9861</a></td><td></td></tr>
<tr name="9862" id="9862">
<td><a id="l9862" class='ln'>9862</a></td><td>  <span class="ct">/******************  Bit definition for SDIO_DTIMER register  *****************/</span></td></tr>
<tr name="9863" id="9863">
<td><a id="l9863" class='ln'>9863</a></td><td><span class="pp">#define</span> <a id="9863c9" class="tk">SDIO_DTIMER_DATATIME</a>           ((<a id="9863c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/*!&lt;Data timeout period. */</span></td></tr>
<tr name="9864" id="9864">
<td><a id="l9864" class='ln'>9864</a></td><td></td></tr>
<tr name="9865" id="9865">
<td><a id="l9865" class='ln'>9865</a></td><td>  <span class="ct">/******************  Bit definition for SDIO_DLEN register  *******************/</span></td></tr>
<tr name="9866" id="9866">
<td><a id="l9866" class='ln'>9866</a></td><td><span class="pp">#define</span> <a id="9866c9" class="tk">SDIO_DLEN_DATALENGTH</a>           ((<a id="9866c42" class="tk">uint32_t</a>)0x01FFFFFF)    <span class="ct">/*!&lt;Data length value    */</span></td></tr>
<tr name="9867" id="9867">
<td><a id="l9867" class='ln'>9867</a></td><td></td></tr>
<tr name="9868" id="9868">
<td><a id="l9868" class='ln'>9868</a></td><td>  <span class="ct">/******************  Bit definition for SDIO_DCTRL register  ******************/</span></td></tr>
<tr name="9869" id="9869">
<td><a id="l9869" class='ln'>9869</a></td><td><span class="pp">#define</span> <a id="9869c9" class="tk">SDIO_DCTRL_DTEN</a>                ((<a id="9869c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Data transfer enabled bit         */</span></td></tr>
<tr name="9870" id="9870">
<td><a id="l9870" class='ln'>9870</a></td><td><span class="pp">#define</span> <a id="9870c9" class="tk">SDIO_DCTRL_DTDIR</a>               ((<a id="9870c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Data transfer direction selection */</span></td></tr>
<tr name="9871" id="9871">
<td><a id="l9871" class='ln'>9871</a></td><td><span class="pp">#define</span> <a id="9871c9" class="tk">SDIO_DCTRL_DTMODE</a>              ((<a id="9871c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Data transfer mode selection      */</span></td></tr>
<tr name="9872" id="9872">
<td><a id="l9872" class='ln'>9872</a></td><td><span class="pp">#define</span> <a id="9872c9" class="tk">SDIO_DCTRL_DMAEN</a>               ((<a id="9872c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;DMA enabled bit                   */</span></td></tr>
<tr name="9873" id="9873">
<td><a id="l9873" class='ln'>9873</a></td><td><span class="pp">#define</span> <a id="9873c9" class="tk">SDIO_DCTRL_DBLOCKSIZE</a>          ((<a id="9873c42" class="tk">uint16_t</a>)0x00F0)        <span class="ct">/*!&lt;DBLOCKSIZE[3:0] bits (Data block size) */</span></td></tr>
<tr name="9874" id="9874">
<td><a id="l9874" class='ln'>9874</a></td><td><span class="pp">#define</span> <a id="9874c9" class="tk">SDIO_DCTRL_DBLOCKSIZE_0</a>        ((<a id="9874c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="9875" id="9875">
<td><a id="l9875" class='ln'>9875</a></td><td><span class="pp">#define</span> <a id="9875c9" class="tk">SDIO_DCTRL_DBLOCKSIZE_1</a>        ((<a id="9875c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="9876" id="9876">
<td><a id="l9876" class='ln'>9876</a></td><td><span class="pp">#define</span> <a id="9876c9" class="tk">SDIO_DCTRL_DBLOCKSIZE_2</a>        ((<a id="9876c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="9877" id="9877">
<td><a id="l9877" class='ln'>9877</a></td><td><span class="pp">#define</span> <a id="9877c9" class="tk">SDIO_DCTRL_DBLOCKSIZE_3</a>        ((<a id="9877c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="9878" id="9878">
<td><a id="l9878" class='ln'>9878</a></td><td><span class="pp">#define</span> <a id="9878c9" class="tk">SDIO_DCTRL_RWSTART</a>             ((<a id="9878c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;Read wait start         */</span></td></tr>
<tr name="9879" id="9879">
<td><a id="l9879" class='ln'>9879</a></td><td><span class="pp">#define</span> <a id="9879c9" class="tk">SDIO_DCTRL_RWSTOP</a>              ((<a id="9879c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Read wait stop          */</span></td></tr>
<tr name="9880" id="9880">
<td><a id="l9880" class='ln'>9880</a></td><td><span class="pp">#define</span> <a id="9880c9" class="tk">SDIO_DCTRL_RWMOD</a>               ((<a id="9880c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Read wait mode          */</span></td></tr>
<tr name="9881" id="9881">
<td><a id="l9881" class='ln'>9881</a></td><td><span class="pp">#define</span> <a id="9881c9" class="tk">SDIO_DCTRL_SDIOEN</a>              ((<a id="9881c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;SD I/O enable functions */</span></td></tr>
<tr name="9882" id="9882">
<td><a id="l9882" class='ln'>9882</a></td><td></td></tr>
<tr name="9883" id="9883">
<td><a id="l9883" class='ln'>9883</a></td><td>  <span class="ct">/******************  Bit definition for SDIO_DCOUNT register  *****************/</span></td></tr>
<tr name="9884" id="9884">
<td><a id="l9884" class='ln'>9884</a></td><td><span class="pp">#define</span> <a id="9884c9" class="tk">SDIO_DCOUNT_DATACOUNT</a>          ((<a id="9884c42" class="tk">uint32_t</a>)0x01FFFFFF)    <span class="ct">/*!&lt;Data count value */</span></td></tr>
<tr name="9885" id="9885">
<td><a id="l9885" class='ln'>9885</a></td><td></td></tr>
<tr name="9886" id="9886">
<td><a id="l9886" class='ln'>9886</a></td><td>  <span class="ct">/******************  Bit definition for SDIO_STA register  ********************/</span></td></tr>
<tr name="9887" id="9887">
<td><a id="l9887" class='ln'>9887</a></td><td><span class="pp">#define</span> <a id="9887c9" class="tk">SDIO_STA_CCRCFAIL</a>              ((<a id="9887c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Command response received (CRC check failed)  */</span></td></tr>
<tr name="9888" id="9888">
<td><a id="l9888" class='ln'>9888</a></td><td><span class="pp">#define</span> <a id="9888c9" class="tk">SDIO_STA_DCRCFAIL</a>              ((<a id="9888c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Data block sent/received (CRC check failed)   */</span></td></tr>
<tr name="9889" id="9889">
<td><a id="l9889" class='ln'>9889</a></td><td><span class="pp">#define</span> <a id="9889c9" class="tk">SDIO_STA_CTIMEOUT</a>              ((<a id="9889c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Command response timeout                      */</span></td></tr>
<tr name="9890" id="9890">
<td><a id="l9890" class='ln'>9890</a></td><td><span class="pp">#define</span> <a id="9890c9" class="tk">SDIO_STA_DTIMEOUT</a>              ((<a id="9890c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Data timeout                                  */</span></td></tr>
<tr name="9891" id="9891">
<td><a id="l9891" class='ln'>9891</a></td><td><span class="pp">#define</span> <a id="9891c9" class="tk">SDIO_STA_TXUNDERR</a>              ((<a id="9891c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Transmit FIFO underrun error                  */</span></td></tr>
<tr name="9892" id="9892">
<td><a id="l9892" class='ln'>9892</a></td><td><span class="pp">#define</span> <a id="9892c9" class="tk">SDIO_STA_RXOVERR</a>               ((<a id="9892c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Received FIFO overrun error                   */</span></td></tr>
<tr name="9893" id="9893">
<td><a id="l9893" class='ln'>9893</a></td><td><span class="pp">#define</span> <a id="9893c9" class="tk">SDIO_STA_CMDREND</a>               ((<a id="9893c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Command response received (CRC check passed)  */</span></td></tr>
<tr name="9894" id="9894">
<td><a id="l9894" class='ln'>9894</a></td><td><span class="pp">#define</span> <a id="9894c9" class="tk">SDIO_STA_CMDSENT</a>               ((<a id="9894c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Command sent (no response required)           */</span></td></tr>
<tr name="9895" id="9895">
<td><a id="l9895" class='ln'>9895</a></td><td><span class="pp">#define</span> <a id="9895c9" class="tk">SDIO_STA_DATAEND</a>               ((<a id="9895c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Data end (data counter, SDIDCOUNT, is zero)   */</span></td></tr>
<tr name="9896" id="9896">
<td><a id="l9896" class='ln'>9896</a></td><td><span class="pp">#define</span> <a id="9896c9" class="tk">SDIO_STA_STBITERR</a>              ((<a id="9896c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Start bit not detected on all data signals in wide bus mode */</span></td></tr>
<tr name="9897" id="9897">
<td><a id="l9897" class='ln'>9897</a></td><td><span class="pp">#define</span> <a id="9897c9" class="tk">SDIO_STA_DBCKEND</a>               ((<a id="9897c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Data block sent/received (CRC check passed)   */</span></td></tr>
<tr name="9898" id="9898">
<td><a id="l9898" class='ln'>9898</a></td><td><span class="pp">#define</span> <a id="9898c9" class="tk">SDIO_STA_CMDACT</a>                ((<a id="9898c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Command transfer in progress                  */</span></td></tr>
<tr name="9899" id="9899">
<td><a id="l9899" class='ln'>9899</a></td><td><span class="pp">#define</span> <a id="9899c9" class="tk">SDIO_STA_TXACT</a>                 ((<a id="9899c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Data transmit in progress                     */</span></td></tr>
<tr name="9900" id="9900">
<td><a id="l9900" class='ln'>9900</a></td><td><span class="pp">#define</span> <a id="9900c9" class="tk">SDIO_STA_RXACT</a>                 ((<a id="9900c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Data receive in progress                      */</span></td></tr>
<tr name="9901" id="9901">
<td><a id="l9901" class='ln'>9901</a></td><td><span class="pp">#define</span> <a id="9901c9" class="tk">SDIO_STA_TXFIFOHE</a>              ((<a id="9901c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */</span></td></tr>
<tr name="9902" id="9902">
<td><a id="l9902" class='ln'>9902</a></td><td><span class="pp">#define</span> <a id="9902c9" class="tk">SDIO_STA_RXFIFOHF</a>              ((<a id="9902c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Receive FIFO Half Full: there are at least 8 words in the FIFO */</span></td></tr>
<tr name="9903" id="9903">
<td><a id="l9903" class='ln'>9903</a></td><td><span class="pp">#define</span> <a id="9903c9" class="tk">SDIO_STA_TXFIFOF</a>               ((<a id="9903c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Transmit FIFO full                            */</span></td></tr>
<tr name="9904" id="9904">
<td><a id="l9904" class='ln'>9904</a></td><td><span class="pp">#define</span> <a id="9904c9" class="tk">SDIO_STA_RXFIFOF</a>               ((<a id="9904c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Receive FIFO full                             */</span></td></tr>
<tr name="9905" id="9905">
<td><a id="l9905" class='ln'>9905</a></td><td><span class="pp">#define</span> <a id="9905c9" class="tk">SDIO_STA_TXFIFOE</a>               ((<a id="9905c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Transmit FIFO empty                           */</span></td></tr>
<tr name="9906" id="9906">
<td><a id="l9906" class='ln'>9906</a></td><td><span class="pp">#define</span> <a id="9906c9" class="tk">SDIO_STA_RXFIFOE</a>               ((<a id="9906c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Receive FIFO empty                            */</span></td></tr>
<tr name="9907" id="9907">
<td><a id="l9907" class='ln'>9907</a></td><td><span class="pp">#define</span> <a id="9907c9" class="tk">SDIO_STA_TXDAVL</a>                ((<a id="9907c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Data available in transmit FIFO               */</span></td></tr>
<tr name="9908" id="9908">
<td><a id="l9908" class='ln'>9908</a></td><td><span class="pp">#define</span> <a id="9908c9" class="tk">SDIO_STA_RXDAVL</a>                ((<a id="9908c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Data available in receive FIFO                */</span></td></tr>
<tr name="9909" id="9909">
<td><a id="l9909" class='ln'>9909</a></td><td><span class="pp">#define</span> <a id="9909c9" class="tk">SDIO_STA_SDIOIT</a>                ((<a id="9909c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;SDIO interrupt received                       */</span></td></tr>
<tr name="9910" id="9910">
<td><a id="l9910" class='ln'>9910</a></td><td><span class="pp">#define</span> <a id="9910c9" class="tk">SDIO_STA_CEATAEND</a>              ((<a id="9910c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;CE-ATA command completion signal received for CMD61 */</span></td></tr>
<tr name="9911" id="9911">
<td><a id="l9911" class='ln'>9911</a></td><td></td></tr>
<tr name="9912" id="9912">
<td><a id="l9912" class='ln'>9912</a></td><td>  <span class="ct">/*******************  Bit definition for SDIO_ICR register  *******************/</span></td></tr>
<tr name="9913" id="9913">
<td><a id="l9913" class='ln'>9913</a></td><td><span class="pp">#define</span> <a id="9913c9" class="tk">SDIO_ICR_CCRCFAILC</a>             ((<a id="9913c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;CCRCFAIL flag clear bit */</span></td></tr>
<tr name="9914" id="9914">
<td><a id="l9914" class='ln'>9914</a></td><td><span class="pp">#define</span> <a id="9914c9" class="tk">SDIO_ICR_DCRCFAILC</a>             ((<a id="9914c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;DCRCFAIL flag clear bit */</span></td></tr>
<tr name="9915" id="9915">
<td><a id="l9915" class='ln'>9915</a></td><td><span class="pp">#define</span> <a id="9915c9" class="tk">SDIO_ICR_CTIMEOUTC</a>             ((<a id="9915c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;CTIMEOUT flag clear bit */</span></td></tr>
<tr name="9916" id="9916">
<td><a id="l9916" class='ln'>9916</a></td><td><span class="pp">#define</span> <a id="9916c9" class="tk">SDIO_ICR_DTIMEOUTC</a>             ((<a id="9916c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;DTIMEOUT flag clear bit */</span></td></tr>
<tr name="9917" id="9917">
<td><a id="l9917" class='ln'>9917</a></td><td><span class="pp">#define</span> <a id="9917c9" class="tk">SDIO_ICR_TXUNDERRC</a>             ((<a id="9917c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;TXUNDERR flag clear bit */</span></td></tr>
<tr name="9918" id="9918">
<td><a id="l9918" class='ln'>9918</a></td><td><span class="pp">#define</span> <a id="9918c9" class="tk">SDIO_ICR_RXOVERRC</a>              ((<a id="9918c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;RXOVERR flag clear bit  */</span></td></tr>
<tr name="9919" id="9919">
<td><a id="l9919" class='ln'>9919</a></td><td><span class="pp">#define</span> <a id="9919c9" class="tk">SDIO_ICR_CMDRENDC</a>              ((<a id="9919c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;CMDREND flag clear bit  */</span></td></tr>
<tr name="9920" id="9920">
<td><a id="l9920" class='ln'>9920</a></td><td><span class="pp">#define</span> <a id="9920c9" class="tk">SDIO_ICR_CMDSENTC</a>              ((<a id="9920c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;CMDSENT flag clear bit  */</span></td></tr>
<tr name="9921" id="9921">
<td><a id="l9921" class='ln'>9921</a></td><td><span class="pp">#define</span> <a id="9921c9" class="tk">SDIO_ICR_DATAENDC</a>              ((<a id="9921c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;DATAEND flag clear bit  */</span></td></tr>
<tr name="9922" id="9922">
<td><a id="l9922" class='ln'>9922</a></td><td><span class="pp">#define</span> <a id="9922c9" class="tk">SDIO_ICR_STBITERRC</a>             ((<a id="9922c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;STBITERR flag clear bit */</span></td></tr>
<tr name="9923" id="9923">
<td><a id="l9923" class='ln'>9923</a></td><td><span class="pp">#define</span> <a id="9923c9" class="tk">SDIO_ICR_DBCKENDC</a>              ((<a id="9923c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;DBCKEND flag clear bit  */</span></td></tr>
<tr name="9924" id="9924">
<td><a id="l9924" class='ln'>9924</a></td><td><span class="pp">#define</span> <a id="9924c9" class="tk">SDIO_ICR_SDIOITC</a>               ((<a id="9924c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;SDIOIT flag clear bit   */</span></td></tr>
<tr name="9925" id="9925">
<td><a id="l9925" class='ln'>9925</a></td><td><span class="pp">#define</span> <a id="9925c9" class="tk">SDIO_ICR_CEATAENDC</a>             ((<a id="9925c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;CEATAEND flag clear bit */</span></td></tr>
<tr name="9926" id="9926">
<td><a id="l9926" class='ln'>9926</a></td><td></td></tr>
<tr name="9927" id="9927">
<td><a id="l9927" class='ln'>9927</a></td><td>  <span class="ct">/******************  Bit definition for SDIO_MASK register  *******************/</span></td></tr>
<tr name="9928" id="9928">
<td><a id="l9928" class='ln'>9928</a></td><td><span class="pp">#define</span> <a id="9928c9" class="tk">SDIO_MASK_CCRCFAILIE</a>           ((<a id="9928c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Command CRC Fail Interrupt Enable          */</span></td></tr>
<tr name="9929" id="9929">
<td><a id="l9929" class='ln'>9929</a></td><td><span class="pp">#define</span> <a id="9929c9" class="tk">SDIO_MASK_DCRCFAILIE</a>           ((<a id="9929c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Data CRC Fail Interrupt Enable             */</span></td></tr>
<tr name="9930" id="9930">
<td><a id="l9930" class='ln'>9930</a></td><td><span class="pp">#define</span> <a id="9930c9" class="tk">SDIO_MASK_CTIMEOUTIE</a>           ((<a id="9930c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Command TimeOut Interrupt Enable           */</span></td></tr>
<tr name="9931" id="9931">
<td><a id="l9931" class='ln'>9931</a></td><td><span class="pp">#define</span> <a id="9931c9" class="tk">SDIO_MASK_DTIMEOUTIE</a>           ((<a id="9931c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt;Data TimeOut Interrupt Enable              */</span></td></tr>
<tr name="9932" id="9932">
<td><a id="l9932" class='ln'>9932</a></td><td><span class="pp">#define</span> <a id="9932c9" class="tk">SDIO_MASK_TXUNDERRIE</a>           ((<a id="9932c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt;Tx FIFO UnderRun Error Interrupt Enable    */</span></td></tr>
<tr name="9933" id="9933">
<td><a id="l9933" class='ln'>9933</a></td><td><span class="pp">#define</span> <a id="9933c9" class="tk">SDIO_MASK_RXOVERRIE</a>            ((<a id="9933c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt;Rx FIFO OverRun Error Interrupt Enable     */</span></td></tr>
<tr name="9934" id="9934">
<td><a id="l9934" class='ln'>9934</a></td><td><span class="pp">#define</span> <a id="9934c9" class="tk">SDIO_MASK_CMDRENDIE</a>            ((<a id="9934c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Command Response Received Interrupt Enable */</span></td></tr>
<tr name="9935" id="9935">
<td><a id="l9935" class='ln'>9935</a></td><td><span class="pp">#define</span> <a id="9935c9" class="tk">SDIO_MASK_CMDSENTIE</a>            ((<a id="9935c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Command Sent Interrupt Enable              */</span></td></tr>
<tr name="9936" id="9936">
<td><a id="l9936" class='ln'>9936</a></td><td><span class="pp">#define</span> <a id="9936c9" class="tk">SDIO_MASK_DATAENDIE</a>            ((<a id="9936c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Data End Interrupt Enable                  */</span></td></tr>
<tr name="9937" id="9937">
<td><a id="l9937" class='ln'>9937</a></td><td><span class="pp">#define</span> <a id="9937c9" class="tk">SDIO_MASK_STBITERRIE</a>           ((<a id="9937c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt;Start Bit Error Interrupt Enable           */</span></td></tr>
<tr name="9938" id="9938">
<td><a id="l9938" class='ln'>9938</a></td><td><span class="pp">#define</span> <a id="9938c9" class="tk">SDIO_MASK_DBCKENDIE</a>            ((<a id="9938c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Data Block End Interrupt Enable            */</span></td></tr>
<tr name="9939" id="9939">
<td><a id="l9939" class='ln'>9939</a></td><td><span class="pp">#define</span> <a id="9939c9" class="tk">SDIO_MASK_CMDACTIE</a>             ((<a id="9939c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;CCommand Acting Interrupt Enable           */</span></td></tr>
<tr name="9940" id="9940">
<td><a id="l9940" class='ln'>9940</a></td><td><span class="pp">#define</span> <a id="9940c9" class="tk">SDIO_MASK_TXACTIE</a>              ((<a id="9940c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/*!&lt;Data Transmit Acting Interrupt Enable      */</span></td></tr>
<tr name="9941" id="9941">
<td><a id="l9941" class='ln'>9941</a></td><td><span class="pp">#define</span> <a id="9941c9" class="tk">SDIO_MASK_RXACTIE</a>              ((<a id="9941c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt;Data receive acting interrupt enabled      */</span></td></tr>
<tr name="9942" id="9942">
<td><a id="l9942" class='ln'>9942</a></td><td><span class="pp">#define</span> <a id="9942c9" class="tk">SDIO_MASK_TXFIFOHEIE</a>           ((<a id="9942c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt;Tx FIFO Half Empty interrupt Enable        */</span></td></tr>
<tr name="9943" id="9943">
<td><a id="l9943" class='ln'>9943</a></td><td><span class="pp">#define</span> <a id="9943c9" class="tk">SDIO_MASK_RXFIFOHFIE</a>           ((<a id="9943c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt;Rx FIFO Half Full interrupt Enable         */</span></td></tr>
<tr name="9944" id="9944">
<td><a id="l9944" class='ln'>9944</a></td><td><span class="pp">#define</span> <a id="9944c9" class="tk">SDIO_MASK_TXFIFOFIE</a>            ((<a id="9944c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt;Tx FIFO Full interrupt Enable              */</span></td></tr>
<tr name="9945" id="9945">
<td><a id="l9945" class='ln'>9945</a></td><td><span class="pp">#define</span> <a id="9945c9" class="tk">SDIO_MASK_RXFIFOFIE</a>            ((<a id="9945c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt;Rx FIFO Full interrupt Enable              */</span></td></tr>
<tr name="9946" id="9946">
<td><a id="l9946" class='ln'>9946</a></td><td><span class="pp">#define</span> <a id="9946c9" class="tk">SDIO_MASK_TXFIFOEIE</a>            ((<a id="9946c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt;Tx FIFO Empty interrupt Enable             */</span></td></tr>
<tr name="9947" id="9947">
<td><a id="l9947" class='ln'>9947</a></td><td><span class="pp">#define</span> <a id="9947c9" class="tk">SDIO_MASK_RXFIFOEIE</a>            ((<a id="9947c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt;Rx FIFO Empty interrupt Enable             */</span></td></tr>
<tr name="9948" id="9948">
<td><a id="l9948" class='ln'>9948</a></td><td><span class="pp">#define</span> <a id="9948c9" class="tk">SDIO_MASK_TXDAVLIE</a>             ((<a id="9948c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt;Data available in Tx FIFO interrupt Enable */</span></td></tr>
<tr name="9949" id="9949">
<td><a id="l9949" class='ln'>9949</a></td><td><span class="pp">#define</span> <a id="9949c9" class="tk">SDIO_MASK_RXDAVLIE</a>             ((<a id="9949c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt;Data available in Rx FIFO interrupt Enable */</span></td></tr>
<tr name="9950" id="9950">
<td><a id="l9950" class='ln'>9950</a></td><td><span class="pp">#define</span> <a id="9950c9" class="tk">SDIO_MASK_SDIOITIE</a>             ((<a id="9950c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt;SDIO Mode Interrupt Received interrupt Enable */</span></td></tr>
<tr name="9951" id="9951">
<td><a id="l9951" class='ln'>9951</a></td><td><span class="pp">#define</span> <a id="9951c9" class="tk">SDIO_MASK_CEATAENDIE</a>           ((<a id="9951c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;CE-ATA command completion signal received Interrupt Enable */</span></td></tr>
<tr name="9952" id="9952">
<td><a id="l9952" class='ln'>9952</a></td><td></td></tr>
<tr name="9953" id="9953">
<td><a id="l9953" class='ln'>9953</a></td><td>  <span class="ct">/*****************  Bit definition for SDIO_FIFOCNT register  *****************/</span></td></tr>
<tr name="9954" id="9954">
<td><a id="l9954" class='ln'>9954</a></td><td><span class="pp">#define</span> <a id="9954c9" class="tk">SDIO_FIFOCNT_FIFOCOUNT</a>         ((<a id="9954c42" class="tk">uint32_t</a>)0x00FFFFFF)    <span class="ct">/*!&lt;Remaining number of words to be written to or read from the FIFO */</span></td></tr>
<tr name="9955" id="9955">
<td><a id="l9955" class='ln'>9955</a></td><td></td></tr>
<tr name="9956" id="9956">
<td><a id="l9956" class='ln'>9956</a></td><td>  <span class="ct">/******************  Bit definition for SDIO_FIFO register  *******************/</span></td></tr>
<tr name="9957" id="9957">
<td><a id="l9957" class='ln'>9957</a></td><td><span class="pp">#define</span> <a id="9957c9" class="tk">SDIO_FIFO_FIFODATA</a>             ((<a id="9957c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/*!&lt;Receive and transmit FIFO data */</span></td></tr>
<tr name="9958" id="9958">
<td><a id="l9958" class='ln'>9958</a></td><td></td></tr>
<tr name="9959" id="9959">
<td><a id="l9959" class='ln'>9959</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="9960" id="9960">
<td><a id="l9960" class='ln'>9960</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="9961" id="9961">
<td><a id="l9961" class='ln'>9961</a></td><td>  <span class="ct">/*                        Serial Peripheral Interface                         */</span></td></tr>
<tr name="9962" id="9962">
<td><a id="l9962" class='ln'>9962</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="9963" id="9963">
<td><a id="l9963" class='ln'>9963</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="9964" id="9964">
<td><a id="l9964" class='ln'>9964</a></td><td>  <span class="ct">/*******************  Bit definition for SPI_CR1 register  ********************/</span></td></tr>
<tr name="9965" id="9965">
<td><a id="l9965" class='ln'>9965</a></td><td><span class="pp">#define</span> <a id="9965c9" class="tk">SPI_CR1_CPHA</a>                   ((<a id="9965c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Clock Phase      */</span></td></tr>
<tr name="9966" id="9966">
<td><a id="l9966" class='ln'>9966</a></td><td><span class="pp">#define</span> <a id="9966c9" class="tk">SPI_CR1_CPOL</a>                   ((<a id="9966c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Clock Polarity   */</span></td></tr>
<tr name="9967" id="9967">
<td><a id="l9967" class='ln'>9967</a></td><td><span class="pp">#define</span> <a id="9967c9" class="tk">SPI_CR1_MSTR</a>                   ((<a id="9967c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Master Selection */</span></td></tr>
<tr name="9968" id="9968">
<td><a id="l9968" class='ln'>9968</a></td><td><span class="pp">#define</span> <a id="9968c9" class="tk">SPI_CR1_BR</a>                     ((<a id="9968c42" class="tk">uint16_t</a>)0x0038)        <span class="ct">/*!&lt;BR[2:0] bits (Baud Rate Control) */</span></td></tr>
<tr name="9969" id="9969">
<td><a id="l9969" class='ln'>9969</a></td><td><span class="pp">#define</span> <a id="9969c9" class="tk">SPI_CR1_BR_0</a>                   ((<a id="9969c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="9970" id="9970">
<td><a id="l9970" class='ln'>9970</a></td><td><span class="pp">#define</span> <a id="9970c9" class="tk">SPI_CR1_BR_1</a>                   ((<a id="9970c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="9971" id="9971">
<td><a id="l9971" class='ln'>9971</a></td><td><span class="pp">#define</span> <a id="9971c9" class="tk">SPI_CR1_BR_2</a>                   ((<a id="9971c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="9972" id="9972">
<td><a id="l9972" class='ln'>9972</a></td><td><span class="pp">#define</span> <a id="9972c9" class="tk">SPI_CR1_SPE</a>                    ((<a id="9972c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;SPI Enable                          */</span></td></tr>
<tr name="9973" id="9973">
<td><a id="l9973" class='ln'>9973</a></td><td><span class="pp">#define</span> <a id="9973c9" class="tk">SPI_CR1_LSBFIRST</a>               ((<a id="9973c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;Frame Format                        */</span></td></tr>
<tr name="9974" id="9974">
<td><a id="l9974" class='ln'>9974</a></td><td><span class="pp">#define</span> <a id="9974c9" class="tk">SPI_CR1_SSI</a>                    ((<a id="9974c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;Internal slave select               */</span></td></tr>
<tr name="9975" id="9975">
<td><a id="l9975" class='ln'>9975</a></td><td><span class="pp">#define</span> <a id="9975c9" class="tk">SPI_CR1_SSM</a>                    ((<a id="9975c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Software slave management           */</span></td></tr>
<tr name="9976" id="9976">
<td><a id="l9976" class='ln'>9976</a></td><td><span class="pp">#define</span> <a id="9976c9" class="tk">SPI_CR1_RXONLY</a>                 ((<a id="9976c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Receive only                        */</span></td></tr>
<tr name="9977" id="9977">
<td><a id="l9977" class='ln'>9977</a></td><td><span class="pp">#define</span> <a id="9977c9" class="tk">SPI_CR1_DFF</a>                    ((<a id="9977c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;Data Frame Format                   */</span></td></tr>
<tr name="9978" id="9978">
<td><a id="l9978" class='ln'>9978</a></td><td><span class="pp">#define</span> <a id="9978c9" class="tk">SPI_CR1_CRCNEXT</a>                ((<a id="9978c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;Transmit CRC next                   */</span></td></tr>
<tr name="9979" id="9979">
<td><a id="l9979" class='ln'>9979</a></td><td><span class="pp">#define</span> <a id="9979c9" class="tk">SPI_CR1_CRCEN</a>                  ((<a id="9979c42" class="tk">uint16_t</a>)0x2000)        <span class="ct">/*!&lt;Hardware CRC calculation enable     */</span></td></tr>
<tr name="9980" id="9980">
<td><a id="l9980" class='ln'>9980</a></td><td><span class="pp">#define</span> <a id="9980c9" class="tk">SPI_CR1_BIDIOE</a>                 ((<a id="9980c42" class="tk">uint16_t</a>)0x4000)        <span class="ct">/*!&lt;Output enable in bidirectional mode */</span></td></tr>
<tr name="9981" id="9981">
<td><a id="l9981" class='ln'>9981</a></td><td><span class="pp">#define</span> <a id="9981c9" class="tk">SPI_CR1_BIDIMODE</a>               ((<a id="9981c42" class="tk">uint16_t</a>)0x8000)        <span class="ct">/*!&lt;Bidirectional data mode enable      */</span></td></tr>
<tr name="9982" id="9982">
<td><a id="l9982" class='ln'>9982</a></td><td></td></tr>
<tr name="9983" id="9983">
<td><a id="l9983" class='ln'>9983</a></td><td>  <span class="ct">/*******************  Bit definition for SPI_CR2 register  ********************/</span></td></tr>
<tr name="9984" id="9984">
<td><a id="l9984" class='ln'>9984</a></td><td><span class="pp">#define</span> <a id="9984c9" class="tk">SPI_CR2_RXDMAEN</a>                ((<a id="9984c42" class="tk">uint8_t</a>)0x01)           <span class="ct">/*!&lt;Rx Buffer DMA Enable                 */</span></td></tr>
<tr name="9985" id="9985">
<td><a id="l9985" class='ln'>9985</a></td><td><span class="pp">#define</span> <a id="9985c9" class="tk">SPI_CR2_TXDMAEN</a>                ((<a id="9985c42" class="tk">uint8_t</a>)0x02)           <span class="ct">/*!&lt;Tx Buffer DMA Enable                 */</span></td></tr>
<tr name="9986" id="9986">
<td><a id="l9986" class='ln'>9986</a></td><td><span class="pp">#define</span> <a id="9986c9" class="tk">SPI_CR2_SSOE</a>                   ((<a id="9986c42" class="tk">uint8_t</a>)0x04)           <span class="ct">/*!&lt;SS Output Enable                     */</span></td></tr>
<tr name="9987" id="9987">
<td><a id="l9987" class='ln'>9987</a></td><td><span class="pp">#define</span> <a id="9987c9" class="tk">SPI_CR2_ERRIE</a>                  ((<a id="9987c42" class="tk">uint8_t</a>)0x20)           <span class="ct">/*!&lt;Error Interrupt Enable               */</span></td></tr>
<tr name="9988" id="9988">
<td><a id="l9988" class='ln'>9988</a></td><td><span class="pp">#define</span> <a id="9988c9" class="tk">SPI_CR2_RXNEIE</a>                 ((<a id="9988c42" class="tk">uint8_t</a>)0x40)           <span class="ct">/*!&lt;RX buffer Not Empty Interrupt Enable */</span></td></tr>
<tr name="9989" id="9989">
<td><a id="l9989" class='ln'>9989</a></td><td><span class="pp">#define</span> <a id="9989c9" class="tk">SPI_CR2_TXEIE</a>                  ((<a id="9989c42" class="tk">uint8_t</a>)0x80)           <span class="ct">/*!&lt;Tx buffer Empty Interrupt Enable     */</span></td></tr>
<tr name="9990" id="9990">
<td><a id="l9990" class='ln'>9990</a></td><td></td></tr>
<tr name="9991" id="9991">
<td><a id="l9991" class='ln'>9991</a></td><td>  <span class="ct">/********************  Bit definition for SPI_SR register  ********************/</span></td></tr>
<tr name="9992" id="9992">
<td><a id="l9992" class='ln'>9992</a></td><td><span class="pp">#define</span> <a id="9992c9" class="tk">SPI_SR_RXNE</a>                    ((<a id="9992c42" class="tk">uint8_t</a>)0x01)           <span class="ct">/*!&lt;Receive buffer Not Empty */</span></td></tr>
<tr name="9993" id="9993">
<td><a id="l9993" class='ln'>9993</a></td><td><span class="pp">#define</span> <a id="9993c9" class="tk">SPI_SR_TXE</a>                     ((<a id="9993c42" class="tk">uint8_t</a>)0x02)           <span class="ct">/*!&lt;Transmit buffer Empty    */</span></td></tr>
<tr name="9994" id="9994">
<td><a id="l9994" class='ln'>9994</a></td><td><span class="pp">#define</span> <a id="9994c9" class="tk">SPI_SR_CHSIDE</a>                  ((<a id="9994c42" class="tk">uint8_t</a>)0x04)           <span class="ct">/*!&lt;Channel side             */</span></td></tr>
<tr name="9995" id="9995">
<td><a id="l9995" class='ln'>9995</a></td><td><span class="pp">#define</span> <a id="9995c9" class="tk">SPI_SR_UDR</a>                     ((<a id="9995c42" class="tk">uint8_t</a>)0x08)           <span class="ct">/*!&lt;Underrun flag            */</span></td></tr>
<tr name="9996" id="9996">
<td><a id="l9996" class='ln'>9996</a></td><td><span class="pp">#define</span> <a id="9996c9" class="tk">SPI_SR_CRCERR</a>                  ((<a id="9996c42" class="tk">uint8_t</a>)0x10)           <span class="ct">/*!&lt;CRC Error flag           */</span></td></tr>
<tr name="9997" id="9997">
<td><a id="l9997" class='ln'>9997</a></td><td><span class="pp">#define</span> <a id="9997c9" class="tk">SPI_SR_MODF</a>                    ((<a id="9997c42" class="tk">uint8_t</a>)0x20)           <span class="ct">/*!&lt;Mode fault               */</span></td></tr>
<tr name="9998" id="9998">
<td><a id="l9998" class='ln'>9998</a></td><td><span class="pp">#define</span> <a id="9998c9" class="tk">SPI_SR_OVR</a>                     ((<a id="9998c42" class="tk">uint8_t</a>)0x40)           <span class="ct">/*!&lt;Overrun flag             */</span></td></tr>
<tr name="9999" id="9999">
<td><a id="l9999" class='ln'>9999</a></td><td><span class="pp">#define</span> <a id="9999c9" class="tk">SPI_SR_BSY</a>                     ((<a id="9999c42" class="tk">uint8_t</a>)0x80)           <span class="ct">/*!&lt;Busy flag                */</span></td></tr>
<tr name="10000" id="10000">
<td><a id="l10000" class='ln'>10000</a></td><td></td></tr>
<tr name="10001" id="10001">
<td><a id="l10001" class='ln'>10001</a></td><td>  <span class="ct">/********************  Bit definition for SPI_DR register  ********************/</span></td></tr>
<tr name="10002" id="10002">
<td><a id="l10002" class='ln'>10002</a></td><td><span class="pp">#define</span> <a id="10002c9" class="tk">SPI_DR_DR</a>                      ((<a id="10002c42" class="tk">uint16_t</a>)0xFFFF)        <span class="ct">/*!&lt;Data Register           */</span></td></tr>
<tr name="10003" id="10003">
<td><a id="l10003" class='ln'>10003</a></td><td></td></tr>
<tr name="10004" id="10004">
<td><a id="l10004" class='ln'>10004</a></td><td>  <span class="ct">/*******************  Bit definition for SPI_CRCPR register  ******************/</span></td></tr>
<tr name="10005" id="10005">
<td><a id="l10005" class='ln'>10005</a></td><td><span class="pp">#define</span> <a id="10005c9" class="tk">SPI_CRCPR_CRCPOLY</a>              ((<a id="10005c42" class="tk">uint16_t</a>)0xFFFF)        <span class="ct">/*!&lt;CRC polynomial register */</span></td></tr>
<tr name="10006" id="10006">
<td><a id="l10006" class='ln'>10006</a></td><td></td></tr>
<tr name="10007" id="10007">
<td><a id="l10007" class='ln'>10007</a></td><td>  <span class="ct">/******************  Bit definition for SPI_RXCRCR register  ******************/</span></td></tr>
<tr name="10008" id="10008">
<td><a id="l10008" class='ln'>10008</a></td><td><span class="pp">#define</span> <a id="10008c9" class="tk">SPI_RXCRCR_RXCRC</a>               ((<a id="10008c42" class="tk">uint16_t</a>)0xFFFF)        <span class="ct">/*!&lt;Rx CRC Register         */</span></td></tr>
<tr name="10009" id="10009">
<td><a id="l10009" class='ln'>10009</a></td><td></td></tr>
<tr name="10010" id="10010">
<td><a id="l10010" class='ln'>10010</a></td><td>  <span class="ct">/******************  Bit definition for SPI_TXCRCR register  ******************/</span></td></tr>
<tr name="10011" id="10011">
<td><a id="l10011" class='ln'>10011</a></td><td><span class="pp">#define</span> <a id="10011c9" class="tk">SPI_TXCRCR_TXCRC</a>               ((<a id="10011c42" class="tk">uint16_t</a>)0xFFFF)        <span class="ct">/*!&lt;Tx CRC Register         */</span></td></tr>
<tr name="10012" id="10012">
<td><a id="l10012" class='ln'>10012</a></td><td></td></tr>
<tr name="10013" id="10013">
<td><a id="l10013" class='ln'>10013</a></td><td>  <span class="ct">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span></td></tr>
<tr name="10014" id="10014">
<td><a id="l10014" class='ln'>10014</a></td><td><span class="pp">#define</span> <a id="10014c9" class="tk">SPI_I2SCFGR_CHLEN</a>              ((<a id="10014c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Channel length (number of bits per audio channel) */</span></td></tr>
<tr name="10015" id="10015">
<td><a id="l10015" class='ln'>10015</a></td><td><span class="pp">#define</span> <a id="10015c9" class="tk">SPI_I2SCFGR_DATLEN</a>             ((<a id="10015c42" class="tk">uint16_t</a>)0x0006)        <span class="ct">/*!&lt;DATLEN[1:0] bits (Data length to be transferred)  */</span></td></tr>
<tr name="10016" id="10016">
<td><a id="l10016" class='ln'>10016</a></td><td><span class="pp">#define</span> <a id="10016c9" class="tk">SPI_I2SCFGR_DATLEN_0</a>           ((<a id="10016c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10017" id="10017">
<td><a id="l10017" class='ln'>10017</a></td><td><span class="pp">#define</span> <a id="10017c9" class="tk">SPI_I2SCFGR_DATLEN_1</a>           ((<a id="10017c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10018" id="10018">
<td><a id="l10018" class='ln'>10018</a></td><td><span class="pp">#define</span> <a id="10018c9" class="tk">SPI_I2SCFGR_CKPOL</a>              ((<a id="10018c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;steady state clock polarity               */</span></td></tr>
<tr name="10019" id="10019">
<td><a id="l10019" class='ln'>10019</a></td><td><span class="pp">#define</span> <a id="10019c9" class="tk">SPI_I2SCFGR_I2SSTD</a>             ((<a id="10019c42" class="tk">uint16_t</a>)0x0030)        <span class="ct">/*!&lt;I2SSTD[1:0] bits (I2S standard selection) */</span></td></tr>
<tr name="10020" id="10020">
<td><a id="l10020" class='ln'>10020</a></td><td><span class="pp">#define</span> <a id="10020c9" class="tk">SPI_I2SCFGR_I2SSTD_0</a>           ((<a id="10020c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10021" id="10021">
<td><a id="l10021" class='ln'>10021</a></td><td><span class="pp">#define</span> <a id="10021c9" class="tk">SPI_I2SCFGR_I2SSTD_1</a>           ((<a id="10021c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10022" id="10022">
<td><a id="l10022" class='ln'>10022</a></td><td><span class="pp">#define</span> <a id="10022c9" class="tk">SPI_I2SCFGR_PCMSYNC</a>            ((<a id="10022c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;PCM frame synchronization                 */</span></td></tr>
<tr name="10023" id="10023">
<td><a id="l10023" class='ln'>10023</a></td><td><span class="pp">#define</span> <a id="10023c9" class="tk">SPI_I2SCFGR_I2SCFG</a>             ((<a id="10023c42" class="tk">uint16_t</a>)0x0300)        <span class="ct">/*!&lt;I2SCFG[1:0] bits (I2S configuration mode) */</span></td></tr>
<tr name="10024" id="10024">
<td><a id="l10024" class='ln'>10024</a></td><td><span class="pp">#define</span> <a id="10024c9" class="tk">SPI_I2SCFGR_I2SCFG_0</a>           ((<a id="10024c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10025" id="10025">
<td><a id="l10025" class='ln'>10025</a></td><td><span class="pp">#define</span> <a id="10025c9" class="tk">SPI_I2SCFGR_I2SCFG_1</a>           ((<a id="10025c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10026" id="10026">
<td><a id="l10026" class='ln'>10026</a></td><td><span class="pp">#define</span> <a id="10026c9" class="tk">SPI_I2SCFGR_I2SE</a>               ((<a id="10026c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;I2S Enable         */</span></td></tr>
<tr name="10027" id="10027">
<td><a id="l10027" class='ln'>10027</a></td><td><span class="pp">#define</span> <a id="10027c9" class="tk">SPI_I2SCFGR_I2SMOD</a>             ((<a id="10027c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;I2S mode selection */</span></td></tr>
<tr name="10028" id="10028">
<td><a id="l10028" class='ln'>10028</a></td><td></td></tr>
<tr name="10029" id="10029">
<td><a id="l10029" class='ln'>10029</a></td><td>  <span class="ct">/******************  Bit definition for SPI_I2SPR register  *******************/</span></td></tr>
<tr name="10030" id="10030">
<td><a id="l10030" class='ln'>10030</a></td><td><span class="pp">#define</span> <a id="10030c9" class="tk">SPI_I2SPR_I2SDIV</a>               ((<a id="10030c42" class="tk">uint16_t</a>)0x00FF)        <span class="ct">/*!&lt;I2S Linear prescaler         */</span></td></tr>
<tr name="10031" id="10031">
<td><a id="l10031" class='ln'>10031</a></td><td><span class="pp">#define</span> <a id="10031c9" class="tk">SPI_I2SPR_ODD</a>                  ((<a id="10031c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;Odd factor for the prescaler */</span></td></tr>
<tr name="10032" id="10032">
<td><a id="l10032" class='ln'>10032</a></td><td><span class="pp">#define</span> <a id="10032c9" class="tk">SPI_I2SPR_MCKOE</a>                ((<a id="10032c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Master Clock Output Enable   */</span></td></tr>
<tr name="10033" id="10033">
<td><a id="l10033" class='ln'>10033</a></td><td></td></tr>
<tr name="10034" id="10034">
<td><a id="l10034" class='ln'>10034</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="10035" id="10035">
<td><a id="l10035" class='ln'>10035</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="10036" id="10036">
<td><a id="l10036" class='ln'>10036</a></td><td>  <span class="ct">/*                                 SYSCFG                                     */</span></td></tr>
<tr name="10037" id="10037">
<td><a id="l10037" class='ln'>10037</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="10038" id="10038">
<td><a id="l10038" class='ln'>10038</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="10039" id="10039">
<td><a id="l10039" class='ln'>10039</a></td><td>  <span class="ct">/******************  Bit definition for SYSCFG_MEMRMP register  ***************/</span></td></tr>
<tr name="10040" id="10040">
<td><a id="l10040" class='ln'>10040</a></td><td><span class="pp">#define</span> <a id="10040c9" class="tk">SYSCFG_MEMRMP_MEM_MODE</a>         ((<a id="10040c42" class="tk">uint32_t</a>)0x00000007)    <span class="ct">/*!&lt; SYSCFG_Memory Remap Config */</span></td></tr>
<tr name="10041" id="10041">
<td><a id="l10041" class='ln'>10041</a></td><td><span class="pp">#define</span> <a id="10041c9" class="tk">SYSCFG_MEMRMP_MEM_MODE_0</a>       ((<a id="10041c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10042" id="10042">
<td><a id="l10042" class='ln'>10042</a></td><td><span class="pp">#define</span> <a id="10042c9" class="tk">SYSCFG_MEMRMP_MEM_MODE_1</a>       ((<a id="10042c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10043" id="10043">
<td><a id="l10043" class='ln'>10043</a></td><td><span class="pp">#define</span> <a id="10043c9" class="tk">SYSCFG_MEMRMP_MEM_MODE_2</a>       ((<a id="10043c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="10044" id="10044">
<td><a id="l10044" class='ln'>10044</a></td><td><span class="pp">#define</span> <a id="10044c9" class="tk">SYSCFG_MEMRMP_FB_MODE</a>          ((<a id="10044c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt; User Flash Bank mode */</span></td></tr>
<tr name="10045" id="10045">
<td><a id="l10045" class='ln'>10045</a></td><td><span class="pp">#define</span> <a id="10045c9" class="tk">SYSCFG_MEMRMP_SWP_FMC</a>          ((<a id="10045c42" class="tk">uint32_t</a>)0x00000C00)    <span class="ct">/*!&lt; FMC memory mapping swap */</span></td></tr>
<tr name="10046" id="10046">
<td><a id="l10046" class='ln'>10046</a></td><td><span class="pp">#define</span> <a id="10046c9" class="tk">SYSCFG_MEMRMP_SWP_FMC_0</a>        ((<a id="10046c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10047" id="10047">
<td><a id="l10047" class='ln'>10047</a></td><td><span class="pp">#define</span> <a id="10047c9" class="tk">SYSCFG_MEMRMP_SWP_FMC_1</a>        ((<a id="10047c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10048" id="10048">
<td><a id="l10048" class='ln'>10048</a></td><td></td></tr>
<tr name="10049" id="10049">
<td><a id="l10049" class='ln'>10049</a></td><td>  <span class="ct">/******************  Bit definition for SYSCFG_PMC register  ******************/</span></td></tr>
<tr name="10050" id="10050">
<td><a id="l10050" class='ln'>10050</a></td><td><span class="pp">#define</span> <a id="10050c9" class="tk">SYSCFG_PMC_ADCxDC2</a>             ((<a id="10050c42" class="tk">uint32_t</a>)0x00070000)    <span class="ct">/*!&lt; Refer to AN4073 on how to use this bit  */</span></td></tr>
<tr name="10051" id="10051">
<td><a id="l10051" class='ln'>10051</a></td><td><span class="pp">#define</span> <a id="10051c9" class="tk">SYSCFG_PMC_ADC1DC2</a>             ((<a id="10051c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/*!&lt; Refer to AN4073 on how to use this bit  */</span></td></tr>
<tr name="10052" id="10052">
<td><a id="l10052" class='ln'>10052</a></td><td><span class="pp">#define</span> <a id="10052c9" class="tk">SYSCFG_PMC_ADC2DC2</a>             ((<a id="10052c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt; Refer to AN4073 on how to use this bit  */</span></td></tr>
<tr name="10053" id="10053">
<td><a id="l10053" class='ln'>10053</a></td><td><span class="pp">#define</span> <a id="10053c9" class="tk">SYSCFG_PMC_ADC3DC2</a>             ((<a id="10053c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt; Refer to AN4073 on how to use this bit  */</span></td></tr>
<tr name="10054" id="10054">
<td><a id="l10054" class='ln'>10054</a></td><td><span class="pp">#define</span> <a id="10054c9" class="tk">SYSCFG_PMC_MII_RMII_SEL</a>        ((<a id="10054c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt;Ethernet PHY interface selection */</span></td></tr>
<tr name="10055" id="10055">
<td><a id="l10055" class='ln'>10055</a></td><td></td></tr>
<tr name="10056" id="10056">
<td><a id="l10056" class='ln'>10056</a></td><td>  <span class="ct">/* Old MII_RMII_SEL bit definition, maintained for legacy purpose */</span></td></tr>
<tr name="10057" id="10057">
<td><a id="l10057" class='ln'>10057</a></td><td><span class="pp">#define</span> <a id="10057c9" class="tk">SYSCFG_PMC_MII_RMII</a>            <a id="10057c40" class="tk">SYSCFG_PMC_MII_RMII_SEL</a></td></tr>
<tr name="10058" id="10058">
<td><a id="l10058" class='ln'>10058</a></td><td></td></tr>
<tr name="10059" id="10059">
<td><a id="l10059" class='ln'>10059</a></td><td>  <span class="ct">/*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/</span></td></tr>
<tr name="10060" id="10060">
<td><a id="l10060" class='ln'>10060</a></td><td><span class="pp">#define</span> <a id="10060c9" class="tk">SYSCFG_EXTICR1_EXTI0</a>           ((<a id="10060c42" class="tk">uint16_t</a>)0x000F)        <span class="ct">/*!&lt;EXTI 0 configuration */</span></td></tr>
<tr name="10061" id="10061">
<td><a id="l10061" class='ln'>10061</a></td><td><span class="pp">#define</span> <a id="10061c9" class="tk">SYSCFG_EXTICR1_EXTI1</a>           ((<a id="10061c42" class="tk">uint16_t</a>)0x00F0)        <span class="ct">/*!&lt;EXTI 1 configuration */</span></td></tr>
<tr name="10062" id="10062">
<td><a id="l10062" class='ln'>10062</a></td><td><span class="pp">#define</span> <a id="10062c9" class="tk">SYSCFG_EXTICR1_EXTI2</a>           ((<a id="10062c42" class="tk">uint16_t</a>)0x0F00)        <span class="ct">/*!&lt;EXTI 2 configuration */</span></td></tr>
<tr name="10063" id="10063">
<td><a id="l10063" class='ln'>10063</a></td><td><span class="pp">#define</span> <a id="10063c9" class="tk">SYSCFG_EXTICR1_EXTI3</a>           ((<a id="10063c42" class="tk">uint16_t</a>)0xF000)        <span class="ct">/*!&lt;EXTI 3 configuration */</span></td></tr>
<tr name="10064" id="10064">
<td><a id="l10064" class='ln'>10064</a></td><td></td></tr>
<tr name="10065" id="10065">
<td><a id="l10065" class='ln'>10065</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="10066" id="10066">
<td><a id="l10066" class='ln'>10066</a></td><td><span class="ct">   * @brief   EXTI0 configuration</span></td></tr>
<tr name="10067" id="10067">
<td><a id="l10067" class='ln'>10067</a></td><td><span class="ct">   */</span></td></tr>
<tr name="10068" id="10068">
<td><a id="l10068" class='ln'>10068</a></td><td><span class="pp">#define</span> <a id="10068c9" class="tk">SYSCFG_EXTICR1_EXTI0_PA</a>        ((<a id="10068c42" class="tk">uint16_t</a>)0x0000)        <span class="ct">/*!&lt;PA[0] pin */</span></td></tr>
<tr name="10069" id="10069">
<td><a id="l10069" class='ln'>10069</a></td><td><span class="pp">#define</span> <a id="10069c9" class="tk">SYSCFG_EXTICR1_EXTI0_PB</a>        ((<a id="10069c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;PB[0] pin */</span></td></tr>
<tr name="10070" id="10070">
<td><a id="l10070" class='ln'>10070</a></td><td><span class="pp">#define</span> <a id="10070c9" class="tk">SYSCFG_EXTICR1_EXTI0_PC</a>        ((<a id="10070c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;PC[0] pin */</span></td></tr>
<tr name="10071" id="10071">
<td><a id="l10071" class='ln'>10071</a></td><td><span class="pp">#define</span> <a id="10071c9" class="tk">SYSCFG_EXTICR1_EXTI0_PD</a>        ((<a id="10071c42" class="tk">uint16_t</a>)0x0003)        <span class="ct">/*!&lt;PD[0] pin */</span></td></tr>
<tr name="10072" id="10072">
<td><a id="l10072" class='ln'>10072</a></td><td><span class="pp">#define</span> <a id="10072c9" class="tk">SYSCFG_EXTICR1_EXTI0_PE</a>        ((<a id="10072c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;PE[0] pin */</span></td></tr>
<tr name="10073" id="10073">
<td><a id="l10073" class='ln'>10073</a></td><td><span class="pp">#define</span> <a id="10073c9" class="tk">SYSCFG_EXTICR1_EXTI0_PF</a>        ((<a id="10073c42" class="tk">uint16_t</a>)0x0005)        <span class="ct">/*!&lt;PF[0] pin */</span></td></tr>
<tr name="10074" id="10074">
<td><a id="l10074" class='ln'>10074</a></td><td><span class="pp">#define</span> <a id="10074c9" class="tk">SYSCFG_EXTICR1_EXTI0_PG</a>        ((<a id="10074c42" class="tk">uint16_t</a>)0x0006)        <span class="ct">/*!&lt;PG[0] pin */</span></td></tr>
<tr name="10075" id="10075">
<td><a id="l10075" class='ln'>10075</a></td><td><span class="pp">#define</span> <a id="10075c9" class="tk">SYSCFG_EXTICR1_EXTI0_PH</a>        ((<a id="10075c42" class="tk">uint16_t</a>)0x0007)        <span class="ct">/*!&lt;PH[0] pin */</span></td></tr>
<tr name="10076" id="10076">
<td><a id="l10076" class='ln'>10076</a></td><td><span class="pp">#define</span> <a id="10076c9" class="tk">SYSCFG_EXTICR1_EXTI0_PI</a>        ((<a id="10076c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;PI[0] pin */</span></td></tr>
<tr name="10077" id="10077">
<td><a id="l10077" class='ln'>10077</a></td><td><span class="pp">#define</span> <a id="10077c9" class="tk">SYSCFG_EXTICR1_EXTI0_PJ</a>        ((<a id="10077c42" class="tk">uint16_t</a>)0x0009)        <span class="ct">/*!&lt;PJ[0] pin */</span></td></tr>
<tr name="10078" id="10078">
<td><a id="l10078" class='ln'>10078</a></td><td><span class="pp">#define</span> <a id="10078c9" class="tk">SYSCFG_EXTICR1_EXTI0_PK</a>        ((<a id="10078c42" class="tk">uint16_t</a>)0x000A)        <span class="ct">/*!&lt;PK[0] pin */</span></td></tr>
<tr name="10079" id="10079">
<td><a id="l10079" class='ln'>10079</a></td><td></td></tr>
<tr name="10080" id="10080">
<td><a id="l10080" class='ln'>10080</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="10081" id="10081">
<td><a id="l10081" class='ln'>10081</a></td><td><span class="ct">   * @brief   EXTI1 configuration</span></td></tr>
<tr name="10082" id="10082">
<td><a id="l10082" class='ln'>10082</a></td><td><span class="ct">   */</span></td></tr>
<tr name="10083" id="10083">
<td><a id="l10083" class='ln'>10083</a></td><td><span class="pp">#define</span> <a id="10083c9" class="tk">SYSCFG_EXTICR1_EXTI1_PA</a>        ((<a id="10083c42" class="tk">uint16_t</a>)0x0000)        <span class="ct">/*!&lt;PA[1] pin */</span></td></tr>
<tr name="10084" id="10084">
<td><a id="l10084" class='ln'>10084</a></td><td><span class="pp">#define</span> <a id="10084c9" class="tk">SYSCFG_EXTICR1_EXTI1_PB</a>        ((<a id="10084c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;PB[1] pin */</span></td></tr>
<tr name="10085" id="10085">
<td><a id="l10085" class='ln'>10085</a></td><td><span class="pp">#define</span> <a id="10085c9" class="tk">SYSCFG_EXTICR1_EXTI1_PC</a>        ((<a id="10085c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;PC[1] pin */</span></td></tr>
<tr name="10086" id="10086">
<td><a id="l10086" class='ln'>10086</a></td><td><span class="pp">#define</span> <a id="10086c9" class="tk">SYSCFG_EXTICR1_EXTI1_PD</a>        ((<a id="10086c42" class="tk">uint16_t</a>)0x0030)        <span class="ct">/*!&lt;PD[1] pin */</span></td></tr>
<tr name="10087" id="10087">
<td><a id="l10087" class='ln'>10087</a></td><td><span class="pp">#define</span> <a id="10087c9" class="tk">SYSCFG_EXTICR1_EXTI1_PE</a>        ((<a id="10087c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;PE[1] pin */</span></td></tr>
<tr name="10088" id="10088">
<td><a id="l10088" class='ln'>10088</a></td><td><span class="pp">#define</span> <a id="10088c9" class="tk">SYSCFG_EXTICR1_EXTI1_PF</a>        ((<a id="10088c42" class="tk">uint16_t</a>)0x0050)        <span class="ct">/*!&lt;PF[1] pin */</span></td></tr>
<tr name="10089" id="10089">
<td><a id="l10089" class='ln'>10089</a></td><td><span class="pp">#define</span> <a id="10089c9" class="tk">SYSCFG_EXTICR1_EXTI1_PG</a>        ((<a id="10089c42" class="tk">uint16_t</a>)0x0060)        <span class="ct">/*!&lt;PG[1] pin */</span></td></tr>
<tr name="10090" id="10090">
<td><a id="l10090" class='ln'>10090</a></td><td><span class="pp">#define</span> <a id="10090c9" class="tk">SYSCFG_EXTICR1_EXTI1_PH</a>        ((<a id="10090c42" class="tk">uint16_t</a>)0x0070)        <span class="ct">/*!&lt;PH[1] pin */</span></td></tr>
<tr name="10091" id="10091">
<td><a id="l10091" class='ln'>10091</a></td><td><span class="pp">#define</span> <a id="10091c9" class="tk">SYSCFG_EXTICR1_EXTI1_PI</a>        ((<a id="10091c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;PI[1] pin */</span></td></tr>
<tr name="10092" id="10092">
<td><a id="l10092" class='ln'>10092</a></td><td><span class="pp">#define</span> <a id="10092c9" class="tk">SYSCFG_EXTICR1_EXTI1_PJ</a>        ((<a id="10092c42" class="tk">uint16_t</a>)0x0090)        <span class="ct">/*!&lt;PJ[1] pin */</span></td></tr>
<tr name="10093" id="10093">
<td><a id="l10093" class='ln'>10093</a></td><td><span class="pp">#define</span> <a id="10093c9" class="tk">SYSCFG_EXTICR1_EXTI1_PK</a>        ((<a id="10093c42" class="tk">uint16_t</a>)0x00A0)        <span class="ct">/*!&lt;PK[1] pin */</span></td></tr>
<tr name="10094" id="10094">
<td><a id="l10094" class='ln'>10094</a></td><td></td></tr>
<tr name="10095" id="10095">
<td><a id="l10095" class='ln'>10095</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="10096" id="10096">
<td><a id="l10096" class='ln'>10096</a></td><td><span class="ct">   * @brief   EXTI2 configuration</span></td></tr>
<tr name="10097" id="10097">
<td><a id="l10097" class='ln'>10097</a></td><td><span class="ct">   */</span></td></tr>
<tr name="10098" id="10098">
<td><a id="l10098" class='ln'>10098</a></td><td><span class="pp">#define</span> <a id="10098c9" class="tk">SYSCFG_EXTICR1_EXTI2_PA</a>        ((<a id="10098c42" class="tk">uint16_t</a>)0x0000)        <span class="ct">/*!&lt;PA[2] pin */</span></td></tr>
<tr name="10099" id="10099">
<td><a id="l10099" class='ln'>10099</a></td><td><span class="pp">#define</span> <a id="10099c9" class="tk">SYSCFG_EXTICR1_EXTI2_PB</a>        ((<a id="10099c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;PB[2] pin */</span></td></tr>
<tr name="10100" id="10100">
<td><a id="l10100" class='ln'>10100</a></td><td><span class="pp">#define</span> <a id="10100c9" class="tk">SYSCFG_EXTICR1_EXTI2_PC</a>        ((<a id="10100c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;PC[2] pin */</span></td></tr>
<tr name="10101" id="10101">
<td><a id="l10101" class='ln'>10101</a></td><td><span class="pp">#define</span> <a id="10101c9" class="tk">SYSCFG_EXTICR1_EXTI2_PD</a>        ((<a id="10101c42" class="tk">uint16_t</a>)0x0300)        <span class="ct">/*!&lt;PD[2] pin */</span></td></tr>
<tr name="10102" id="10102">
<td><a id="l10102" class='ln'>10102</a></td><td><span class="pp">#define</span> <a id="10102c9" class="tk">SYSCFG_EXTICR1_EXTI2_PE</a>        ((<a id="10102c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;PE[2] pin */</span></td></tr>
<tr name="10103" id="10103">
<td><a id="l10103" class='ln'>10103</a></td><td><span class="pp">#define</span> <a id="10103c9" class="tk">SYSCFG_EXTICR1_EXTI2_PF</a>        ((<a id="10103c42" class="tk">uint16_t</a>)0x0500)        <span class="ct">/*!&lt;PF[2] pin */</span></td></tr>
<tr name="10104" id="10104">
<td><a id="l10104" class='ln'>10104</a></td><td><span class="pp">#define</span> <a id="10104c9" class="tk">SYSCFG_EXTICR1_EXTI2_PG</a>        ((<a id="10104c42" class="tk">uint16_t</a>)0x0600)        <span class="ct">/*!&lt;PG[2] pin */</span></td></tr>
<tr name="10105" id="10105">
<td><a id="l10105" class='ln'>10105</a></td><td><span class="pp">#define</span> <a id="10105c9" class="tk">SYSCFG_EXTICR1_EXTI2_PH</a>        ((<a id="10105c42" class="tk">uint16_t</a>)0x0700)        <span class="ct">/*!&lt;PH[2] pin */</span></td></tr>
<tr name="10106" id="10106">
<td><a id="l10106" class='ln'>10106</a></td><td><span class="pp">#define</span> <a id="10106c9" class="tk">SYSCFG_EXTICR1_EXTI2_PI</a>        ((<a id="10106c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;PI[2] pin */</span></td></tr>
<tr name="10107" id="10107">
<td><a id="l10107" class='ln'>10107</a></td><td><span class="pp">#define</span> <a id="10107c9" class="tk">SYSCFG_EXTICR1_EXTI2_PJ</a>        ((<a id="10107c42" class="tk">uint16_t</a>)0x0900)        <span class="ct">/*!&lt;PJ[2] pin */</span></td></tr>
<tr name="10108" id="10108">
<td><a id="l10108" class='ln'>10108</a></td><td><span class="pp">#define</span> <a id="10108c9" class="tk">SYSCFG_EXTICR1_EXTI2_PK</a>        ((<a id="10108c42" class="tk">uint16_t</a>)0x0A00)        <span class="ct">/*!&lt;PK[2] pin */</span></td></tr>
<tr name="10109" id="10109">
<td><a id="l10109" class='ln'>10109</a></td><td></td></tr>
<tr name="10110" id="10110">
<td><a id="l10110" class='ln'>10110</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="10111" id="10111">
<td><a id="l10111" class='ln'>10111</a></td><td><span class="ct">   * @brief   EXTI3 configuration</span></td></tr>
<tr name="10112" id="10112">
<td><a id="l10112" class='ln'>10112</a></td><td><span class="ct">   */</span></td></tr>
<tr name="10113" id="10113">
<td><a id="l10113" class='ln'>10113</a></td><td><span class="pp">#define</span> <a id="10113c9" class="tk">SYSCFG_EXTICR1_EXTI3_PA</a>        ((<a id="10113c42" class="tk">uint16_t</a>)0x0000)        <span class="ct">/*!&lt;PA[3] pin */</span></td></tr>
<tr name="10114" id="10114">
<td><a id="l10114" class='ln'>10114</a></td><td><span class="pp">#define</span> <a id="10114c9" class="tk">SYSCFG_EXTICR1_EXTI3_PB</a>        ((<a id="10114c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;PB[3] pin */</span></td></tr>
<tr name="10115" id="10115">
<td><a id="l10115" class='ln'>10115</a></td><td><span class="pp">#define</span> <a id="10115c9" class="tk">SYSCFG_EXTICR1_EXTI3_PC</a>        ((<a id="10115c42" class="tk">uint16_t</a>)0x2000)        <span class="ct">/*!&lt;PC[3] pin */</span></td></tr>
<tr name="10116" id="10116">
<td><a id="l10116" class='ln'>10116</a></td><td><span class="pp">#define</span> <a id="10116c9" class="tk">SYSCFG_EXTICR1_EXTI3_PD</a>        ((<a id="10116c42" class="tk">uint16_t</a>)0x3000)        <span class="ct">/*!&lt;PD[3] pin */</span></td></tr>
<tr name="10117" id="10117">
<td><a id="l10117" class='ln'>10117</a></td><td><span class="pp">#define</span> <a id="10117c9" class="tk">SYSCFG_EXTICR1_EXTI3_PE</a>        ((<a id="10117c42" class="tk">uint16_t</a>)0x4000)        <span class="ct">/*!&lt;PE[3] pin */</span></td></tr>
<tr name="10118" id="10118">
<td><a id="l10118" class='ln'>10118</a></td><td><span class="pp">#define</span> <a id="10118c9" class="tk">SYSCFG_EXTICR1_EXTI3_PF</a>        ((<a id="10118c42" class="tk">uint16_t</a>)0x5000)        <span class="ct">/*!&lt;PF[3] pin */</span></td></tr>
<tr name="10119" id="10119">
<td><a id="l10119" class='ln'>10119</a></td><td><span class="pp">#define</span> <a id="10119c9" class="tk">SYSCFG_EXTICR1_EXTI3_PG</a>        ((<a id="10119c42" class="tk">uint16_t</a>)0x6000)        <span class="ct">/*!&lt;PG[3] pin */</span></td></tr>
<tr name="10120" id="10120">
<td><a id="l10120" class='ln'>10120</a></td><td><span class="pp">#define</span> <a id="10120c9" class="tk">SYSCFG_EXTICR1_EXTI3_PH</a>        ((<a id="10120c42" class="tk">uint16_t</a>)0x7000)        <span class="ct">/*!&lt;PH[3] pin */</span></td></tr>
<tr name="10121" id="10121">
<td><a id="l10121" class='ln'>10121</a></td><td><span class="pp">#define</span> <a id="10121c9" class="tk">SYSCFG_EXTICR1_EXTI3_PI</a>        ((<a id="10121c42" class="tk">uint16_t</a>)0x8000)        <span class="ct">/*!&lt;PI[3] pin */</span></td></tr>
<tr name="10122" id="10122">
<td><a id="l10122" class='ln'>10122</a></td><td><span class="pp">#define</span> <a id="10122c9" class="tk">SYSCFG_EXTICR1_EXTI3_PJ</a>        ((<a id="10122c42" class="tk">uint16_t</a>)0x9000)        <span class="ct">/*!&lt;PJ[3] pin */</span></td></tr>
<tr name="10123" id="10123">
<td><a id="l10123" class='ln'>10123</a></td><td><span class="pp">#define</span> <a id="10123c9" class="tk">SYSCFG_EXTICR1_EXTI3_PK</a>        ((<a id="10123c42" class="tk">uint16_t</a>)0xA000)        <span class="ct">/*!&lt;PK[3] pin */</span></td></tr>
<tr name="10124" id="10124">
<td><a id="l10124" class='ln'>10124</a></td><td></td></tr>
<tr name="10125" id="10125">
<td><a id="l10125" class='ln'>10125</a></td><td>  <span class="ct">/*****************  Bit definition for SYSCFG_EXTICR2 register  ***************/</span></td></tr>
<tr name="10126" id="10126">
<td><a id="l10126" class='ln'>10126</a></td><td><span class="pp">#define</span> <a id="10126c9" class="tk">SYSCFG_EXTICR2_EXTI4</a>           ((<a id="10126c42" class="tk">uint16_t</a>)0x000F)        <span class="ct">/*!&lt;EXTI 4 configuration */</span></td></tr>
<tr name="10127" id="10127">
<td><a id="l10127" class='ln'>10127</a></td><td><span class="pp">#define</span> <a id="10127c9" class="tk">SYSCFG_EXTICR2_EXTI5</a>           ((<a id="10127c42" class="tk">uint16_t</a>)0x00F0)        <span class="ct">/*!&lt;EXTI 5 configuration */</span></td></tr>
<tr name="10128" id="10128">
<td><a id="l10128" class='ln'>10128</a></td><td><span class="pp">#define</span> <a id="10128c9" class="tk">SYSCFG_EXTICR2_EXTI6</a>           ((<a id="10128c42" class="tk">uint16_t</a>)0x0F00)        <span class="ct">/*!&lt;EXTI 6 configuration */</span></td></tr>
<tr name="10129" id="10129">
<td><a id="l10129" class='ln'>10129</a></td><td><span class="pp">#define</span> <a id="10129c9" class="tk">SYSCFG_EXTICR2_EXTI7</a>           ((<a id="10129c42" class="tk">uint16_t</a>)0xF000)        <span class="ct">/*!&lt;EXTI 7 configuration */</span></td></tr>
<tr name="10130" id="10130">
<td><a id="l10130" class='ln'>10130</a></td><td></td></tr>
<tr name="10131" id="10131">
<td><a id="l10131" class='ln'>10131</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="10132" id="10132">
<td><a id="l10132" class='ln'>10132</a></td><td><span class="ct">   * @brief   EXTI4 configuration</span></td></tr>
<tr name="10133" id="10133">
<td><a id="l10133" class='ln'>10133</a></td><td><span class="ct">   */</span></td></tr>
<tr name="10134" id="10134">
<td><a id="l10134" class='ln'>10134</a></td><td><span class="pp">#define</span> <a id="10134c9" class="tk">SYSCFG_EXTICR2_EXTI4_PA</a>        ((<a id="10134c42" class="tk">uint16_t</a>)0x0000)        <span class="ct">/*!&lt;PA[4] pin */</span></td></tr>
<tr name="10135" id="10135">
<td><a id="l10135" class='ln'>10135</a></td><td><span class="pp">#define</span> <a id="10135c9" class="tk">SYSCFG_EXTICR2_EXTI4_PB</a>        ((<a id="10135c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;PB[4] pin */</span></td></tr>
<tr name="10136" id="10136">
<td><a id="l10136" class='ln'>10136</a></td><td><span class="pp">#define</span> <a id="10136c9" class="tk">SYSCFG_EXTICR2_EXTI4_PC</a>        ((<a id="10136c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;PC[4] pin */</span></td></tr>
<tr name="10137" id="10137">
<td><a id="l10137" class='ln'>10137</a></td><td><span class="pp">#define</span> <a id="10137c9" class="tk">SYSCFG_EXTICR2_EXTI4_PD</a>        ((<a id="10137c42" class="tk">uint16_t</a>)0x0003)        <span class="ct">/*!&lt;PD[4] pin */</span></td></tr>
<tr name="10138" id="10138">
<td><a id="l10138" class='ln'>10138</a></td><td><span class="pp">#define</span> <a id="10138c9" class="tk">SYSCFG_EXTICR2_EXTI4_PE</a>        ((<a id="10138c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;PE[4] pin */</span></td></tr>
<tr name="10139" id="10139">
<td><a id="l10139" class='ln'>10139</a></td><td><span class="pp">#define</span> <a id="10139c9" class="tk">SYSCFG_EXTICR2_EXTI4_PF</a>        ((<a id="10139c42" class="tk">uint16_t</a>)0x0005)        <span class="ct">/*!&lt;PF[4] pin */</span></td></tr>
<tr name="10140" id="10140">
<td><a id="l10140" class='ln'>10140</a></td><td><span class="pp">#define</span> <a id="10140c9" class="tk">SYSCFG_EXTICR2_EXTI4_PG</a>        ((<a id="10140c42" class="tk">uint16_t</a>)0x0006)        <span class="ct">/*!&lt;PG[4] pin */</span></td></tr>
<tr name="10141" id="10141">
<td><a id="l10141" class='ln'>10141</a></td><td><span class="pp">#define</span> <a id="10141c9" class="tk">SYSCFG_EXTICR2_EXTI4_PH</a>        ((<a id="10141c42" class="tk">uint16_t</a>)0x0007)        <span class="ct">/*!&lt;PH[4] pin */</span></td></tr>
<tr name="10142" id="10142">
<td><a id="l10142" class='ln'>10142</a></td><td><span class="pp">#define</span> <a id="10142c9" class="tk">SYSCFG_EXTICR2_EXTI4_PI</a>        ((<a id="10142c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;PI[4] pin */</span></td></tr>
<tr name="10143" id="10143">
<td><a id="l10143" class='ln'>10143</a></td><td><span class="pp">#define</span> <a id="10143c9" class="tk">SYSCFG_EXTICR2_EXTI4_PJ</a>        ((<a id="10143c42" class="tk">uint16_t</a>)0x0009)        <span class="ct">/*!&lt;PJ[4] pin */</span></td></tr>
<tr name="10144" id="10144">
<td><a id="l10144" class='ln'>10144</a></td><td><span class="pp">#define</span> <a id="10144c9" class="tk">SYSCFG_EXTICR2_EXTI4_PK</a>        ((<a id="10144c42" class="tk">uint16_t</a>)0x000A)        <span class="ct">/*!&lt;PK[4] pin */</span></td></tr>
<tr name="10145" id="10145">
<td><a id="l10145" class='ln'>10145</a></td><td></td></tr>
<tr name="10146" id="10146">
<td><a id="l10146" class='ln'>10146</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="10147" id="10147">
<td><a id="l10147" class='ln'>10147</a></td><td><span class="ct">   * @brief   EXTI5 configuration</span></td></tr>
<tr name="10148" id="10148">
<td><a id="l10148" class='ln'>10148</a></td><td><span class="ct">   */</span></td></tr>
<tr name="10149" id="10149">
<td><a id="l10149" class='ln'>10149</a></td><td><span class="pp">#define</span> <a id="10149c9" class="tk">SYSCFG_EXTICR2_EXTI5_PA</a>        ((<a id="10149c42" class="tk">uint16_t</a>)0x0000)        <span class="ct">/*!&lt;PA[5] pin */</span></td></tr>
<tr name="10150" id="10150">
<td><a id="l10150" class='ln'>10150</a></td><td><span class="pp">#define</span> <a id="10150c9" class="tk">SYSCFG_EXTICR2_EXTI5_PB</a>        ((<a id="10150c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;PB[5] pin */</span></td></tr>
<tr name="10151" id="10151">
<td><a id="l10151" class='ln'>10151</a></td><td><span class="pp">#define</span> <a id="10151c9" class="tk">SYSCFG_EXTICR2_EXTI5_PC</a>        ((<a id="10151c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;PC[5] pin */</span></td></tr>
<tr name="10152" id="10152">
<td><a id="l10152" class='ln'>10152</a></td><td><span class="pp">#define</span> <a id="10152c9" class="tk">SYSCFG_EXTICR2_EXTI5_PD</a>        ((<a id="10152c42" class="tk">uint16_t</a>)0x0030)        <span class="ct">/*!&lt;PD[5] pin */</span></td></tr>
<tr name="10153" id="10153">
<td><a id="l10153" class='ln'>10153</a></td><td><span class="pp">#define</span> <a id="10153c9" class="tk">SYSCFG_EXTICR2_EXTI5_PE</a>        ((<a id="10153c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;PE[5] pin */</span></td></tr>
<tr name="10154" id="10154">
<td><a id="l10154" class='ln'>10154</a></td><td><span class="pp">#define</span> <a id="10154c9" class="tk">SYSCFG_EXTICR2_EXTI5_PF</a>        ((<a id="10154c42" class="tk">uint16_t</a>)0x0050)        <span class="ct">/*!&lt;PF[5] pin */</span></td></tr>
<tr name="10155" id="10155">
<td><a id="l10155" class='ln'>10155</a></td><td><span class="pp">#define</span> <a id="10155c9" class="tk">SYSCFG_EXTICR2_EXTI5_PG</a>        ((<a id="10155c42" class="tk">uint16_t</a>)0x0060)        <span class="ct">/*!&lt;PG[5] pin */</span></td></tr>
<tr name="10156" id="10156">
<td><a id="l10156" class='ln'>10156</a></td><td><span class="pp">#define</span> <a id="10156c9" class="tk">SYSCFG_EXTICR2_EXTI5_PH</a>        ((<a id="10156c42" class="tk">uint16_t</a>)0x0070)        <span class="ct">/*!&lt;PH[5] pin */</span></td></tr>
<tr name="10157" id="10157">
<td><a id="l10157" class='ln'>10157</a></td><td><span class="pp">#define</span> <a id="10157c9" class="tk">SYSCFG_EXTICR2_EXTI5_PI</a>        ((<a id="10157c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;PI[5] pin */</span></td></tr>
<tr name="10158" id="10158">
<td><a id="l10158" class='ln'>10158</a></td><td><span class="pp">#define</span> <a id="10158c9" class="tk">SYSCFG_EXTICR2_EXTI5_PJ</a>        ((<a id="10158c42" class="tk">uint16_t</a>)0x0090)        <span class="ct">/*!&lt;PJ[5] pin */</span></td></tr>
<tr name="10159" id="10159">
<td><a id="l10159" class='ln'>10159</a></td><td><span class="pp">#define</span> <a id="10159c9" class="tk">SYSCFG_EXTICR2_EXTI5_PK</a>        ((<a id="10159c42" class="tk">uint16_t</a>)0x00A0)        <span class="ct">/*!&lt;PK[5] pin */</span></td></tr>
<tr name="10160" id="10160">
<td><a id="l10160" class='ln'>10160</a></td><td></td></tr>
<tr name="10161" id="10161">
<td><a id="l10161" class='ln'>10161</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="10162" id="10162">
<td><a id="l10162" class='ln'>10162</a></td><td><span class="ct">   * @brief   EXTI6 configuration</span></td></tr>
<tr name="10163" id="10163">
<td><a id="l10163" class='ln'>10163</a></td><td><span class="ct">   */</span></td></tr>
<tr name="10164" id="10164">
<td><a id="l10164" class='ln'>10164</a></td><td><span class="pp">#define</span> <a id="10164c9" class="tk">SYSCFG_EXTICR2_EXTI6_PA</a>        ((<a id="10164c42" class="tk">uint16_t</a>)0x0000)        <span class="ct">/*!&lt;PA[6] pin */</span></td></tr>
<tr name="10165" id="10165">
<td><a id="l10165" class='ln'>10165</a></td><td><span class="pp">#define</span> <a id="10165c9" class="tk">SYSCFG_EXTICR2_EXTI6_PB</a>        ((<a id="10165c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;PB[6] pin */</span></td></tr>
<tr name="10166" id="10166">
<td><a id="l10166" class='ln'>10166</a></td><td><span class="pp">#define</span> <a id="10166c9" class="tk">SYSCFG_EXTICR2_EXTI6_PC</a>        ((<a id="10166c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;PC[6] pin */</span></td></tr>
<tr name="10167" id="10167">
<td><a id="l10167" class='ln'>10167</a></td><td><span class="pp">#define</span> <a id="10167c9" class="tk">SYSCFG_EXTICR2_EXTI6_PD</a>        ((<a id="10167c42" class="tk">uint16_t</a>)0x0300)        <span class="ct">/*!&lt;PD[6] pin */</span></td></tr>
<tr name="10168" id="10168">
<td><a id="l10168" class='ln'>10168</a></td><td><span class="pp">#define</span> <a id="10168c9" class="tk">SYSCFG_EXTICR2_EXTI6_PE</a>        ((<a id="10168c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;PE[6] pin */</span></td></tr>
<tr name="10169" id="10169">
<td><a id="l10169" class='ln'>10169</a></td><td><span class="pp">#define</span> <a id="10169c9" class="tk">SYSCFG_EXTICR2_EXTI6_PF</a>        ((<a id="10169c42" class="tk">uint16_t</a>)0x0500)        <span class="ct">/*!&lt;PF[6] pin */</span></td></tr>
<tr name="10170" id="10170">
<td><a id="l10170" class='ln'>10170</a></td><td><span class="pp">#define</span> <a id="10170c9" class="tk">SYSCFG_EXTICR2_EXTI6_PG</a>        ((<a id="10170c42" class="tk">uint16_t</a>)0x0600)        <span class="ct">/*!&lt;PG[6] pin */</span></td></tr>
<tr name="10171" id="10171">
<td><a id="l10171" class='ln'>10171</a></td><td><span class="pp">#define</span> <a id="10171c9" class="tk">SYSCFG_EXTICR2_EXTI6_PH</a>        ((<a id="10171c42" class="tk">uint16_t</a>)0x0700)        <span class="ct">/*!&lt;PH[6] pin */</span></td></tr>
<tr name="10172" id="10172">
<td><a id="l10172" class='ln'>10172</a></td><td><span class="pp">#define</span> <a id="10172c9" class="tk">SYSCFG_EXTICR2_EXTI6_PI</a>        ((<a id="10172c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;PI[6] pin */</span></td></tr>
<tr name="10173" id="10173">
<td><a id="l10173" class='ln'>10173</a></td><td><span class="pp">#define</span> <a id="10173c9" class="tk">SYSCFG_EXTICR2_EXTI6_PJ</a>        ((<a id="10173c42" class="tk">uint16_t</a>)0x0900)        <span class="ct">/*!&lt;PJ[6] pin */</span></td></tr>
<tr name="10174" id="10174">
<td><a id="l10174" class='ln'>10174</a></td><td><span class="pp">#define</span> <a id="10174c9" class="tk">SYSCFG_EXTICR2_EXTI6_PK</a>        ((<a id="10174c42" class="tk">uint16_t</a>)0x0A00)        <span class="ct">/*!&lt;PK[6] pin */</span></td></tr>
<tr name="10175" id="10175">
<td><a id="l10175" class='ln'>10175</a></td><td></td></tr>
<tr name="10176" id="10176">
<td><a id="l10176" class='ln'>10176</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="10177" id="10177">
<td><a id="l10177" class='ln'>10177</a></td><td><span class="ct">   * @brief   EXTI7 configuration</span></td></tr>
<tr name="10178" id="10178">
<td><a id="l10178" class='ln'>10178</a></td><td><span class="ct">   */</span></td></tr>
<tr name="10179" id="10179">
<td><a id="l10179" class='ln'>10179</a></td><td><span class="pp">#define</span> <a id="10179c9" class="tk">SYSCFG_EXTICR2_EXTI7_PA</a>        ((<a id="10179c42" class="tk">uint16_t</a>)0x0000)        <span class="ct">/*!&lt;PA[7] pin */</span></td></tr>
<tr name="10180" id="10180">
<td><a id="l10180" class='ln'>10180</a></td><td><span class="pp">#define</span> <a id="10180c9" class="tk">SYSCFG_EXTICR2_EXTI7_PB</a>        ((<a id="10180c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;PB[7] pin */</span></td></tr>
<tr name="10181" id="10181">
<td><a id="l10181" class='ln'>10181</a></td><td><span class="pp">#define</span> <a id="10181c9" class="tk">SYSCFG_EXTICR2_EXTI7_PC</a>        ((<a id="10181c42" class="tk">uint16_t</a>)0x2000)        <span class="ct">/*!&lt;PC[7] pin */</span></td></tr>
<tr name="10182" id="10182">
<td><a id="l10182" class='ln'>10182</a></td><td><span class="pp">#define</span> <a id="10182c9" class="tk">SYSCFG_EXTICR2_EXTI7_PD</a>        ((<a id="10182c42" class="tk">uint16_t</a>)0x3000)        <span class="ct">/*!&lt;PD[7] pin */</span></td></tr>
<tr name="10183" id="10183">
<td><a id="l10183" class='ln'>10183</a></td><td><span class="pp">#define</span> <a id="10183c9" class="tk">SYSCFG_EXTICR2_EXTI7_PE</a>        ((<a id="10183c42" class="tk">uint16_t</a>)0x4000)        <span class="ct">/*!&lt;PE[7] pin */</span></td></tr>
<tr name="10184" id="10184">
<td><a id="l10184" class='ln'>10184</a></td><td><span class="pp">#define</span> <a id="10184c9" class="tk">SYSCFG_EXTICR2_EXTI7_PF</a>        ((<a id="10184c42" class="tk">uint16_t</a>)0x5000)        <span class="ct">/*!&lt;PF[7] pin */</span></td></tr>
<tr name="10185" id="10185">
<td><a id="l10185" class='ln'>10185</a></td><td><span class="pp">#define</span> <a id="10185c9" class="tk">SYSCFG_EXTICR2_EXTI7_PG</a>        ((<a id="10185c42" class="tk">uint16_t</a>)0x6000)        <span class="ct">/*!&lt;PG[7] pin */</span></td></tr>
<tr name="10186" id="10186">
<td><a id="l10186" class='ln'>10186</a></td><td><span class="pp">#define</span> <a id="10186c9" class="tk">SYSCFG_EXTICR2_EXTI7_PH</a>        ((<a id="10186c42" class="tk">uint16_t</a>)0x7000)        <span class="ct">/*!&lt;PH[7] pin */</span></td></tr>
<tr name="10187" id="10187">
<td><a id="l10187" class='ln'>10187</a></td><td><span class="pp">#define</span> <a id="10187c9" class="tk">SYSCFG_EXTICR2_EXTI7_PI</a>        ((<a id="10187c42" class="tk">uint16_t</a>)0x8000)        <span class="ct">/*!&lt;PI[7] pin */</span></td></tr>
<tr name="10188" id="10188">
<td><a id="l10188" class='ln'>10188</a></td><td><span class="pp">#define</span> <a id="10188c9" class="tk">SYSCFG_EXTICR2_EXTI7_PJ</a>        ((<a id="10188c42" class="tk">uint16_t</a>)0x9000)        <span class="ct">/*!&lt;PJ[7] pin */</span></td></tr>
<tr name="10189" id="10189">
<td><a id="l10189" class='ln'>10189</a></td><td><span class="pp">#define</span> <a id="10189c9" class="tk">SYSCFG_EXTICR2_EXTI7_PK</a>        ((<a id="10189c42" class="tk">uint16_t</a>)0xA000)        <span class="ct">/*!&lt;PK[7] pin */</span></td></tr>
<tr name="10190" id="10190">
<td><a id="l10190" class='ln'>10190</a></td><td></td></tr>
<tr name="10191" id="10191">
<td><a id="l10191" class='ln'>10191</a></td><td>  <span class="ct">/*****************  Bit definition for SYSCFG_EXTICR3 register  ***************/</span></td></tr>
<tr name="10192" id="10192">
<td><a id="l10192" class='ln'>10192</a></td><td><span class="pp">#define</span> <a id="10192c9" class="tk">SYSCFG_EXTICR3_EXTI8</a>           ((<a id="10192c42" class="tk">uint16_t</a>)0x000F)        <span class="ct">/*!&lt;EXTI 8 configuration */</span></td></tr>
<tr name="10193" id="10193">
<td><a id="l10193" class='ln'>10193</a></td><td><span class="pp">#define</span> <a id="10193c9" class="tk">SYSCFG_EXTICR3_EXTI9</a>           ((<a id="10193c42" class="tk">uint16_t</a>)0x00F0)        <span class="ct">/*!&lt;EXTI 9 configuration */</span></td></tr>
<tr name="10194" id="10194">
<td><a id="l10194" class='ln'>10194</a></td><td><span class="pp">#define</span> <a id="10194c9" class="tk">SYSCFG_EXTICR3_EXTI10</a>          ((<a id="10194c42" class="tk">uint16_t</a>)0x0F00)        <span class="ct">/*!&lt;EXTI 10 configuration */</span></td></tr>
<tr name="10195" id="10195">
<td><a id="l10195" class='ln'>10195</a></td><td><span class="pp">#define</span> <a id="10195c9" class="tk">SYSCFG_EXTICR3_EXTI11</a>          ((<a id="10195c42" class="tk">uint16_t</a>)0xF000)        <span class="ct">/*!&lt;EXTI 11 configuration */</span></td></tr>
<tr name="10196" id="10196">
<td><a id="l10196" class='ln'>10196</a></td><td></td></tr>
<tr name="10197" id="10197">
<td><a id="l10197" class='ln'>10197</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="10198" id="10198">
<td><a id="l10198" class='ln'>10198</a></td><td><span class="ct">   * @brief   EXTI8 configuration</span></td></tr>
<tr name="10199" id="10199">
<td><a id="l10199" class='ln'>10199</a></td><td><span class="ct">   */</span></td></tr>
<tr name="10200" id="10200">
<td><a id="l10200" class='ln'>10200</a></td><td><span class="pp">#define</span> <a id="10200c9" class="tk">SYSCFG_EXTICR3_EXTI8_PA</a>        ((<a id="10200c42" class="tk">uint16_t</a>)0x0000)        <span class="ct">/*!&lt;PA[8] pin */</span></td></tr>
<tr name="10201" id="10201">
<td><a id="l10201" class='ln'>10201</a></td><td><span class="pp">#define</span> <a id="10201c9" class="tk">SYSCFG_EXTICR3_EXTI8_PB</a>        ((<a id="10201c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;PB[8] pin */</span></td></tr>
<tr name="10202" id="10202">
<td><a id="l10202" class='ln'>10202</a></td><td><span class="pp">#define</span> <a id="10202c9" class="tk">SYSCFG_EXTICR3_EXTI8_PC</a>        ((<a id="10202c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;PC[8] pin */</span></td></tr>
<tr name="10203" id="10203">
<td><a id="l10203" class='ln'>10203</a></td><td><span class="pp">#define</span> <a id="10203c9" class="tk">SYSCFG_EXTICR3_EXTI8_PD</a>        ((<a id="10203c42" class="tk">uint16_t</a>)0x0003)        <span class="ct">/*!&lt;PD[8] pin */</span></td></tr>
<tr name="10204" id="10204">
<td><a id="l10204" class='ln'>10204</a></td><td><span class="pp">#define</span> <a id="10204c9" class="tk">SYSCFG_EXTICR3_EXTI8_PE</a>        ((<a id="10204c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;PE[8] pin */</span></td></tr>
<tr name="10205" id="10205">
<td><a id="l10205" class='ln'>10205</a></td><td><span class="pp">#define</span> <a id="10205c9" class="tk">SYSCFG_EXTICR3_EXTI8_PF</a>        ((<a id="10205c42" class="tk">uint16_t</a>)0x0005)        <span class="ct">/*!&lt;PF[8] pin */</span></td></tr>
<tr name="10206" id="10206">
<td><a id="l10206" class='ln'>10206</a></td><td><span class="pp">#define</span> <a id="10206c9" class="tk">SYSCFG_EXTICR3_EXTI8_PG</a>        ((<a id="10206c42" class="tk">uint16_t</a>)0x0006)        <span class="ct">/*!&lt;PG[8] pin */</span></td></tr>
<tr name="10207" id="10207">
<td><a id="l10207" class='ln'>10207</a></td><td><span class="pp">#define</span> <a id="10207c9" class="tk">SYSCFG_EXTICR3_EXTI8_PH</a>        ((<a id="10207c42" class="tk">uint16_t</a>)0x0007)        <span class="ct">/*!&lt;PH[8] pin */</span></td></tr>
<tr name="10208" id="10208">
<td><a id="l10208" class='ln'>10208</a></td><td><span class="pp">#define</span> <a id="10208c9" class="tk">SYSCFG_EXTICR3_EXTI8_PI</a>        ((<a id="10208c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;PI[8] pin */</span></td></tr>
<tr name="10209" id="10209">
<td><a id="l10209" class='ln'>10209</a></td><td><span class="pp">#define</span> <a id="10209c9" class="tk">SYSCFG_EXTICR3_EXTI8_PJ</a>        ((<a id="10209c42" class="tk">uint16_t</a>)0x0009)        <span class="ct">/*!&lt;PJ[8] pin */</span></td></tr>
<tr name="10210" id="10210">
<td><a id="l10210" class='ln'>10210</a></td><td></td></tr>
<tr name="10211" id="10211">
<td><a id="l10211" class='ln'>10211</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="10212" id="10212">
<td><a id="l10212" class='ln'>10212</a></td><td><span class="ct">   * @brief   EXTI9 configuration</span></td></tr>
<tr name="10213" id="10213">
<td><a id="l10213" class='ln'>10213</a></td><td><span class="ct">   */</span></td></tr>
<tr name="10214" id="10214">
<td><a id="l10214" class='ln'>10214</a></td><td><span class="pp">#define</span> <a id="10214c9" class="tk">SYSCFG_EXTICR3_EXTI9_PA</a>        ((<a id="10214c42" class="tk">uint16_t</a>)0x0000)        <span class="ct">/*!&lt;PA[9] pin */</span></td></tr>
<tr name="10215" id="10215">
<td><a id="l10215" class='ln'>10215</a></td><td><span class="pp">#define</span> <a id="10215c9" class="tk">SYSCFG_EXTICR3_EXTI9_PB</a>        ((<a id="10215c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;PB[9] pin */</span></td></tr>
<tr name="10216" id="10216">
<td><a id="l10216" class='ln'>10216</a></td><td><span class="pp">#define</span> <a id="10216c9" class="tk">SYSCFG_EXTICR3_EXTI9_PC</a>        ((<a id="10216c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;PC[9] pin */</span></td></tr>
<tr name="10217" id="10217">
<td><a id="l10217" class='ln'>10217</a></td><td><span class="pp">#define</span> <a id="10217c9" class="tk">SYSCFG_EXTICR3_EXTI9_PD</a>        ((<a id="10217c42" class="tk">uint16_t</a>)0x0030)        <span class="ct">/*!&lt;PD[9] pin */</span></td></tr>
<tr name="10218" id="10218">
<td><a id="l10218" class='ln'>10218</a></td><td><span class="pp">#define</span> <a id="10218c9" class="tk">SYSCFG_EXTICR3_EXTI9_PE</a>        ((<a id="10218c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;PE[9] pin */</span></td></tr>
<tr name="10219" id="10219">
<td><a id="l10219" class='ln'>10219</a></td><td><span class="pp">#define</span> <a id="10219c9" class="tk">SYSCFG_EXTICR3_EXTI9_PF</a>        ((<a id="10219c42" class="tk">uint16_t</a>)0x0050)        <span class="ct">/*!&lt;PF[9] pin */</span></td></tr>
<tr name="10220" id="10220">
<td><a id="l10220" class='ln'>10220</a></td><td><span class="pp">#define</span> <a id="10220c9" class="tk">SYSCFG_EXTICR3_EXTI9_PG</a>        ((<a id="10220c42" class="tk">uint16_t</a>)0x0060)        <span class="ct">/*!&lt;PG[9] pin */</span></td></tr>
<tr name="10221" id="10221">
<td><a id="l10221" class='ln'>10221</a></td><td><span class="pp">#define</span> <a id="10221c9" class="tk">SYSCFG_EXTICR3_EXTI9_PH</a>        ((<a id="10221c42" class="tk">uint16_t</a>)0x0070)        <span class="ct">/*!&lt;PH[9] pin */</span></td></tr>
<tr name="10222" id="10222">
<td><a id="l10222" class='ln'>10222</a></td><td><span class="pp">#define</span> <a id="10222c9" class="tk">SYSCFG_EXTICR3_EXTI9_PI</a>        ((<a id="10222c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;PI[9] pin */</span></td></tr>
<tr name="10223" id="10223">
<td><a id="l10223" class='ln'>10223</a></td><td><span class="pp">#define</span> <a id="10223c9" class="tk">SYSCFG_EXTICR3_EXTI9_PJ</a>        ((<a id="10223c42" class="tk">uint16_t</a>)0x0090)        <span class="ct">/*!&lt;PJ[9] pin */</span></td></tr>
<tr name="10224" id="10224">
<td><a id="l10224" class='ln'>10224</a></td><td></td></tr>
<tr name="10225" id="10225">
<td><a id="l10225" class='ln'>10225</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="10226" id="10226">
<td><a id="l10226" class='ln'>10226</a></td><td><span class="ct">   * @brief   EXTI10 configuration</span></td></tr>
<tr name="10227" id="10227">
<td><a id="l10227" class='ln'>10227</a></td><td><span class="ct">   */</span></td></tr>
<tr name="10228" id="10228">
<td><a id="l10228" class='ln'>10228</a></td><td><span class="pp">#define</span> <a id="10228c9" class="tk">SYSCFG_EXTICR3_EXTI10_PA</a>       ((<a id="10228c42" class="tk">uint16_t</a>)0x0000)        <span class="ct">/*!&lt;PA[10] pin */</span></td></tr>
<tr name="10229" id="10229">
<td><a id="l10229" class='ln'>10229</a></td><td><span class="pp">#define</span> <a id="10229c9" class="tk">SYSCFG_EXTICR3_EXTI10_PB</a>       ((<a id="10229c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;PB[10] pin */</span></td></tr>
<tr name="10230" id="10230">
<td><a id="l10230" class='ln'>10230</a></td><td><span class="pp">#define</span> <a id="10230c9" class="tk">SYSCFG_EXTICR3_EXTI10_PC</a>       ((<a id="10230c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;PC[10] pin */</span></td></tr>
<tr name="10231" id="10231">
<td><a id="l10231" class='ln'>10231</a></td><td><span class="pp">#define</span> <a id="10231c9" class="tk">SYSCFG_EXTICR3_EXTI10_PD</a>       ((<a id="10231c42" class="tk">uint16_t</a>)0x0300)        <span class="ct">/*!&lt;PD[10] pin */</span></td></tr>
<tr name="10232" id="10232">
<td><a id="l10232" class='ln'>10232</a></td><td><span class="pp">#define</span> <a id="10232c9" class="tk">SYSCFG_EXTICR3_EXTI10_PE</a>       ((<a id="10232c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;PE[10] pin */</span></td></tr>
<tr name="10233" id="10233">
<td><a id="l10233" class='ln'>10233</a></td><td><span class="pp">#define</span> <a id="10233c9" class="tk">SYSCFG_EXTICR3_EXTI10_PF</a>       ((<a id="10233c42" class="tk">uint16_t</a>)0x0500)        <span class="ct">/*!&lt;PF[10] pin */</span></td></tr>
<tr name="10234" id="10234">
<td><a id="l10234" class='ln'>10234</a></td><td><span class="pp">#define</span> <a id="10234c9" class="tk">SYSCFG_EXTICR3_EXTI10_PG</a>       ((<a id="10234c42" class="tk">uint16_t</a>)0x0600)        <span class="ct">/*!&lt;PG[10] pin */</span></td></tr>
<tr name="10235" id="10235">
<td><a id="l10235" class='ln'>10235</a></td><td><span class="pp">#define</span> <a id="10235c9" class="tk">SYSCFG_EXTICR3_EXTI10_PH</a>       ((<a id="10235c42" class="tk">uint16_t</a>)0x0700)        <span class="ct">/*!&lt;PH[10] pin */</span></td></tr>
<tr name="10236" id="10236">
<td><a id="l10236" class='ln'>10236</a></td><td><span class="pp">#define</span> <a id="10236c9" class="tk">SYSCFG_EXTICR3_EXTI10_PI</a>       ((<a id="10236c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;PI[10] pin */</span></td></tr>
<tr name="10237" id="10237">
<td><a id="l10237" class='ln'>10237</a></td><td><span class="pp">#define</span> <a id="10237c9" class="tk">SYSCFG_EXTICR3_EXTI10_PJ</a>       ((<a id="10237c42" class="tk">uint16_t</a>)0x0900)        <span class="ct">/*!&lt;PJ[10] pin */</span></td></tr>
<tr name="10238" id="10238">
<td><a id="l10238" class='ln'>10238</a></td><td></td></tr>
<tr name="10239" id="10239">
<td><a id="l10239" class='ln'>10239</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="10240" id="10240">
<td><a id="l10240" class='ln'>10240</a></td><td><span class="ct">   * @brief   EXTI11 configuration</span></td></tr>
<tr name="10241" id="10241">
<td><a id="l10241" class='ln'>10241</a></td><td><span class="ct">   */</span></td></tr>
<tr name="10242" id="10242">
<td><a id="l10242" class='ln'>10242</a></td><td><span class="pp">#define</span> <a id="10242c9" class="tk">SYSCFG_EXTICR3_EXTI11_PA</a>       ((<a id="10242c42" class="tk">uint16_t</a>)0x0000)        <span class="ct">/*!&lt;PA[11] pin */</span></td></tr>
<tr name="10243" id="10243">
<td><a id="l10243" class='ln'>10243</a></td><td><span class="pp">#define</span> <a id="10243c9" class="tk">SYSCFG_EXTICR3_EXTI11_PB</a>       ((<a id="10243c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;PB[11] pin */</span></td></tr>
<tr name="10244" id="10244">
<td><a id="l10244" class='ln'>10244</a></td><td><span class="pp">#define</span> <a id="10244c9" class="tk">SYSCFG_EXTICR3_EXTI11_PC</a>       ((<a id="10244c42" class="tk">uint16_t</a>)0x2000)        <span class="ct">/*!&lt;PC[11] pin */</span></td></tr>
<tr name="10245" id="10245">
<td><a id="l10245" class='ln'>10245</a></td><td><span class="pp">#define</span> <a id="10245c9" class="tk">SYSCFG_EXTICR3_EXTI11_PD</a>       ((<a id="10245c42" class="tk">uint16_t</a>)0x3000)        <span class="ct">/*!&lt;PD[11] pin */</span></td></tr>
<tr name="10246" id="10246">
<td><a id="l10246" class='ln'>10246</a></td><td><span class="pp">#define</span> <a id="10246c9" class="tk">SYSCFG_EXTICR3_EXTI11_PE</a>       ((<a id="10246c42" class="tk">uint16_t</a>)0x4000)        <span class="ct">/*!&lt;PE[11] pin */</span></td></tr>
<tr name="10247" id="10247">
<td><a id="l10247" class='ln'>10247</a></td><td><span class="pp">#define</span> <a id="10247c9" class="tk">SYSCFG_EXTICR3_EXTI11_PF</a>       ((<a id="10247c42" class="tk">uint16_t</a>)0x5000)        <span class="ct">/*!&lt;PF[11] pin */</span></td></tr>
<tr name="10248" id="10248">
<td><a id="l10248" class='ln'>10248</a></td><td><span class="pp">#define</span> <a id="10248c9" class="tk">SYSCFG_EXTICR3_EXTI11_PG</a>       ((<a id="10248c42" class="tk">uint16_t</a>)0x6000)        <span class="ct">/*!&lt;PG[11] pin */</span></td></tr>
<tr name="10249" id="10249">
<td><a id="l10249" class='ln'>10249</a></td><td><span class="pp">#define</span> <a id="10249c9" class="tk">SYSCFG_EXTICR3_EXTI11_PH</a>       ((<a id="10249c42" class="tk">uint16_t</a>)0x7000)        <span class="ct">/*!&lt;PH[11] pin */</span></td></tr>
<tr name="10250" id="10250">
<td><a id="l10250" class='ln'>10250</a></td><td><span class="pp">#define</span> <a id="10250c9" class="tk">SYSCFG_EXTICR3_EXTI11_PI</a>       ((<a id="10250c42" class="tk">uint16_t</a>)0x8000)        <span class="ct">/*!&lt;PI[11] pin */</span></td></tr>
<tr name="10251" id="10251">
<td><a id="l10251" class='ln'>10251</a></td><td><span class="pp">#define</span> <a id="10251c9" class="tk">SYSCFG_EXTICR3_EXTI11_PJ</a>       ((<a id="10251c42" class="tk">uint16_t</a>)0x9000)        <span class="ct">/*!&lt;PJ[11] pin */</span></td></tr>
<tr name="10252" id="10252">
<td><a id="l10252" class='ln'>10252</a></td><td></td></tr>
<tr name="10253" id="10253">
<td><a id="l10253" class='ln'>10253</a></td><td>  <span class="ct">/*****************  Bit definition for SYSCFG_EXTICR4 register  ***************/</span></td></tr>
<tr name="10254" id="10254">
<td><a id="l10254" class='ln'>10254</a></td><td><span class="pp">#define</span> <a id="10254c9" class="tk">SYSCFG_EXTICR4_EXTI12</a>          ((<a id="10254c42" class="tk">uint16_t</a>)0x000F)        <span class="ct">/*!&lt;EXTI 12 configuration */</span></td></tr>
<tr name="10255" id="10255">
<td><a id="l10255" class='ln'>10255</a></td><td><span class="pp">#define</span> <a id="10255c9" class="tk">SYSCFG_EXTICR4_EXTI13</a>          ((<a id="10255c42" class="tk">uint16_t</a>)0x00F0)        <span class="ct">/*!&lt;EXTI 13 configuration */</span></td></tr>
<tr name="10256" id="10256">
<td><a id="l10256" class='ln'>10256</a></td><td><span class="pp">#define</span> <a id="10256c9" class="tk">SYSCFG_EXTICR4_EXTI14</a>          ((<a id="10256c42" class="tk">uint16_t</a>)0x0F00)        <span class="ct">/*!&lt;EXTI 14 configuration */</span></td></tr>
<tr name="10257" id="10257">
<td><a id="l10257" class='ln'>10257</a></td><td><span class="pp">#define</span> <a id="10257c9" class="tk">SYSCFG_EXTICR4_EXTI15</a>          ((<a id="10257c42" class="tk">uint16_t</a>)0xF000)        <span class="ct">/*!&lt;EXTI 15 configuration */</span></td></tr>
<tr name="10258" id="10258">
<td><a id="l10258" class='ln'>10258</a></td><td></td></tr>
<tr name="10259" id="10259">
<td><a id="l10259" class='ln'>10259</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="10260" id="10260">
<td><a id="l10260" class='ln'>10260</a></td><td><span class="ct">   * @brief   EXTI12 configuration</span></td></tr>
<tr name="10261" id="10261">
<td><a id="l10261" class='ln'>10261</a></td><td><span class="ct">   */</span></td></tr>
<tr name="10262" id="10262">
<td><a id="l10262" class='ln'>10262</a></td><td><span class="pp">#define</span> <a id="10262c9" class="tk">SYSCFG_EXTICR4_EXTI12_PA</a>       ((<a id="10262c42" class="tk">uint16_t</a>)0x0000)        <span class="ct">/*!&lt;PA[12] pin */</span></td></tr>
<tr name="10263" id="10263">
<td><a id="l10263" class='ln'>10263</a></td><td><span class="pp">#define</span> <a id="10263c9" class="tk">SYSCFG_EXTICR4_EXTI12_PB</a>       ((<a id="10263c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;PB[12] pin */</span></td></tr>
<tr name="10264" id="10264">
<td><a id="l10264" class='ln'>10264</a></td><td><span class="pp">#define</span> <a id="10264c9" class="tk">SYSCFG_EXTICR4_EXTI12_PC</a>       ((<a id="10264c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;PC[12] pin */</span></td></tr>
<tr name="10265" id="10265">
<td><a id="l10265" class='ln'>10265</a></td><td><span class="pp">#define</span> <a id="10265c9" class="tk">SYSCFG_EXTICR4_EXTI12_PD</a>       ((<a id="10265c42" class="tk">uint16_t</a>)0x0003)        <span class="ct">/*!&lt;PD[12] pin */</span></td></tr>
<tr name="10266" id="10266">
<td><a id="l10266" class='ln'>10266</a></td><td><span class="pp">#define</span> <a id="10266c9" class="tk">SYSCFG_EXTICR4_EXTI12_PE</a>       ((<a id="10266c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;PE[12] pin */</span></td></tr>
<tr name="10267" id="10267">
<td><a id="l10267" class='ln'>10267</a></td><td><span class="pp">#define</span> <a id="10267c9" class="tk">SYSCFG_EXTICR4_EXTI12_PF</a>       ((<a id="10267c42" class="tk">uint16_t</a>)0x0005)        <span class="ct">/*!&lt;PF[12] pin */</span></td></tr>
<tr name="10268" id="10268">
<td><a id="l10268" class='ln'>10268</a></td><td><span class="pp">#define</span> <a id="10268c9" class="tk">SYSCFG_EXTICR4_EXTI12_PG</a>       ((<a id="10268c42" class="tk">uint16_t</a>)0x0006)        <span class="ct">/*!&lt;PG[12] pin */</span></td></tr>
<tr name="10269" id="10269">
<td><a id="l10269" class='ln'>10269</a></td><td><span class="pp">#define</span> <a id="10269c9" class="tk">SYSCFG_EXTICR4_EXTI12_PH</a>       ((<a id="10269c42" class="tk">uint16_t</a>)0x0007)        <span class="ct">/*!&lt;PH[12] pin */</span></td></tr>
<tr name="10270" id="10270">
<td><a id="l10270" class='ln'>10270</a></td><td><span class="pp">#define</span> <a id="10270c9" class="tk">SYSCFG_EXTICR4_EXTI12_PI</a>       ((<a id="10270c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;PI[12] pin */</span></td></tr>
<tr name="10271" id="10271">
<td><a id="l10271" class='ln'>10271</a></td><td><span class="pp">#define</span> <a id="10271c9" class="tk">SYSCFG_EXTICR4_EXTI12_PJ</a>       ((<a id="10271c42" class="tk">uint16_t</a>)0x0009)        <span class="ct">/*!&lt;PJ[12] pin */</span></td></tr>
<tr name="10272" id="10272">
<td><a id="l10272" class='ln'>10272</a></td><td></td></tr>
<tr name="10273" id="10273">
<td><a id="l10273" class='ln'>10273</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="10274" id="10274">
<td><a id="l10274" class='ln'>10274</a></td><td><span class="ct">   * @brief   EXTI13 configuration</span></td></tr>
<tr name="10275" id="10275">
<td><a id="l10275" class='ln'>10275</a></td><td><span class="ct">   */</span></td></tr>
<tr name="10276" id="10276">
<td><a id="l10276" class='ln'>10276</a></td><td><span class="pp">#define</span> <a id="10276c9" class="tk">SYSCFG_EXTICR4_EXTI13_PA</a>       ((<a id="10276c42" class="tk">uint16_t</a>)0x0000)        <span class="ct">/*!&lt;PA[13] pin */</span></td></tr>
<tr name="10277" id="10277">
<td><a id="l10277" class='ln'>10277</a></td><td><span class="pp">#define</span> <a id="10277c9" class="tk">SYSCFG_EXTICR4_EXTI13_PB</a>       ((<a id="10277c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;PB[13] pin */</span></td></tr>
<tr name="10278" id="10278">
<td><a id="l10278" class='ln'>10278</a></td><td><span class="pp">#define</span> <a id="10278c9" class="tk">SYSCFG_EXTICR4_EXTI13_PC</a>       ((<a id="10278c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;PC[13] pin */</span></td></tr>
<tr name="10279" id="10279">
<td><a id="l10279" class='ln'>10279</a></td><td><span class="pp">#define</span> <a id="10279c9" class="tk">SYSCFG_EXTICR4_EXTI13_PD</a>       ((<a id="10279c42" class="tk">uint16_t</a>)0x0030)        <span class="ct">/*!&lt;PD[13] pin */</span></td></tr>
<tr name="10280" id="10280">
<td><a id="l10280" class='ln'>10280</a></td><td><span class="pp">#define</span> <a id="10280c9" class="tk">SYSCFG_EXTICR4_EXTI13_PE</a>       ((<a id="10280c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;PE[13] pin */</span></td></tr>
<tr name="10281" id="10281">
<td><a id="l10281" class='ln'>10281</a></td><td><span class="pp">#define</span> <a id="10281c9" class="tk">SYSCFG_EXTICR4_EXTI13_PF</a>       ((<a id="10281c42" class="tk">uint16_t</a>)0x0050)        <span class="ct">/*!&lt;PF[13] pin */</span></td></tr>
<tr name="10282" id="10282">
<td><a id="l10282" class='ln'>10282</a></td><td><span class="pp">#define</span> <a id="10282c9" class="tk">SYSCFG_EXTICR4_EXTI13_PG</a>       ((<a id="10282c42" class="tk">uint16_t</a>)0x0060)        <span class="ct">/*!&lt;PG[13] pin */</span></td></tr>
<tr name="10283" id="10283">
<td><a id="l10283" class='ln'>10283</a></td><td><span class="pp">#define</span> <a id="10283c9" class="tk">SYSCFG_EXTICR4_EXTI13_PH</a>       ((<a id="10283c42" class="tk">uint16_t</a>)0x0070)        <span class="ct">/*!&lt;PH[13] pin */</span></td></tr>
<tr name="10284" id="10284">
<td><a id="l10284" class='ln'>10284</a></td><td><span class="pp">#define</span> <a id="10284c9" class="tk">SYSCFG_EXTICR4_EXTI13_PI</a>       ((<a id="10284c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;PI[13] pin */</span></td></tr>
<tr name="10285" id="10285">
<td><a id="l10285" class='ln'>10285</a></td><td><span class="pp">#define</span> <a id="10285c9" class="tk">SYSCFG_EXTICR4_EXTI13_PJ</a>       ((<a id="10285c42" class="tk">uint16_t</a>)0x0009)        <span class="ct">/*!&lt;PJ[13] pin */</span></td></tr>
<tr name="10286" id="10286">
<td><a id="l10286" class='ln'>10286</a></td><td></td></tr>
<tr name="10287" id="10287">
<td><a id="l10287" class='ln'>10287</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="10288" id="10288">
<td><a id="l10288" class='ln'>10288</a></td><td><span class="ct">   * @brief   EXTI14 configuration</span></td></tr>
<tr name="10289" id="10289">
<td><a id="l10289" class='ln'>10289</a></td><td><span class="ct">   */</span></td></tr>
<tr name="10290" id="10290">
<td><a id="l10290" class='ln'>10290</a></td><td><span class="pp">#define</span> <a id="10290c9" class="tk">SYSCFG_EXTICR4_EXTI14_PA</a>       ((<a id="10290c42" class="tk">uint16_t</a>)0x0000)        <span class="ct">/*!&lt;PA[14] pin */</span></td></tr>
<tr name="10291" id="10291">
<td><a id="l10291" class='ln'>10291</a></td><td><span class="pp">#define</span> <a id="10291c9" class="tk">SYSCFG_EXTICR4_EXTI14_PB</a>       ((<a id="10291c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;PB[14] pin */</span></td></tr>
<tr name="10292" id="10292">
<td><a id="l10292" class='ln'>10292</a></td><td><span class="pp">#define</span> <a id="10292c9" class="tk">SYSCFG_EXTICR4_EXTI14_PC</a>       ((<a id="10292c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;PC[14] pin */</span></td></tr>
<tr name="10293" id="10293">
<td><a id="l10293" class='ln'>10293</a></td><td><span class="pp">#define</span> <a id="10293c9" class="tk">SYSCFG_EXTICR4_EXTI14_PD</a>       ((<a id="10293c42" class="tk">uint16_t</a>)0x0300)        <span class="ct">/*!&lt;PD[14] pin */</span></td></tr>
<tr name="10294" id="10294">
<td><a id="l10294" class='ln'>10294</a></td><td><span class="pp">#define</span> <a id="10294c9" class="tk">SYSCFG_EXTICR4_EXTI14_PE</a>       ((<a id="10294c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;PE[14] pin */</span></td></tr>
<tr name="10295" id="10295">
<td><a id="l10295" class='ln'>10295</a></td><td><span class="pp">#define</span> <a id="10295c9" class="tk">SYSCFG_EXTICR4_EXTI14_PF</a>       ((<a id="10295c42" class="tk">uint16_t</a>)0x0500)        <span class="ct">/*!&lt;PF[14] pin */</span></td></tr>
<tr name="10296" id="10296">
<td><a id="l10296" class='ln'>10296</a></td><td><span class="pp">#define</span> <a id="10296c9" class="tk">SYSCFG_EXTICR4_EXTI14_PG</a>       ((<a id="10296c42" class="tk">uint16_t</a>)0x0600)        <span class="ct">/*!&lt;PG[14] pin */</span></td></tr>
<tr name="10297" id="10297">
<td><a id="l10297" class='ln'>10297</a></td><td><span class="pp">#define</span> <a id="10297c9" class="tk">SYSCFG_EXTICR4_EXTI14_PH</a>       ((<a id="10297c42" class="tk">uint16_t</a>)0x0700)        <span class="ct">/*!&lt;PH[14] pin */</span></td></tr>
<tr name="10298" id="10298">
<td><a id="l10298" class='ln'>10298</a></td><td><span class="pp">#define</span> <a id="10298c9" class="tk">SYSCFG_EXTICR4_EXTI14_PI</a>       ((<a id="10298c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;PI[14] pin */</span></td></tr>
<tr name="10299" id="10299">
<td><a id="l10299" class='ln'>10299</a></td><td><span class="pp">#define</span> <a id="10299c9" class="tk">SYSCFG_EXTICR4_EXTI14_PJ</a>       ((<a id="10299c42" class="tk">uint16_t</a>)0x0900)        <span class="ct">/*!&lt;PJ[14] pin */</span></td></tr>
<tr name="10300" id="10300">
<td><a id="l10300" class='ln'>10300</a></td><td></td></tr>
<tr name="10301" id="10301">
<td><a id="l10301" class='ln'>10301</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="10302" id="10302">
<td><a id="l10302" class='ln'>10302</a></td><td><span class="ct">   * @brief   EXTI15 configuration</span></td></tr>
<tr name="10303" id="10303">
<td><a id="l10303" class='ln'>10303</a></td><td><span class="ct">   */</span></td></tr>
<tr name="10304" id="10304">
<td><a id="l10304" class='ln'>10304</a></td><td><span class="pp">#define</span> <a id="10304c9" class="tk">SYSCFG_EXTICR4_EXTI15_PA</a>       ((<a id="10304c42" class="tk">uint16_t</a>)0x0000)        <span class="ct">/*!&lt;PA[15] pin */</span></td></tr>
<tr name="10305" id="10305">
<td><a id="l10305" class='ln'>10305</a></td><td><span class="pp">#define</span> <a id="10305c9" class="tk">SYSCFG_EXTICR4_EXTI15_PB</a>       ((<a id="10305c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;PB[15] pin */</span></td></tr>
<tr name="10306" id="10306">
<td><a id="l10306" class='ln'>10306</a></td><td><span class="pp">#define</span> <a id="10306c9" class="tk">SYSCFG_EXTICR4_EXTI15_PC</a>       ((<a id="10306c42" class="tk">uint16_t</a>)0x2000)        <span class="ct">/*!&lt;PC[15] pin */</span></td></tr>
<tr name="10307" id="10307">
<td><a id="l10307" class='ln'>10307</a></td><td><span class="pp">#define</span> <a id="10307c9" class="tk">SYSCFG_EXTICR4_EXTI15_PD</a>       ((<a id="10307c42" class="tk">uint16_t</a>)0x3000)        <span class="ct">/*!&lt;PD[15] pin */</span></td></tr>
<tr name="10308" id="10308">
<td><a id="l10308" class='ln'>10308</a></td><td><span class="pp">#define</span> <a id="10308c9" class="tk">SYSCFG_EXTICR4_EXTI15_PE</a>       ((<a id="10308c42" class="tk">uint16_t</a>)0x4000)        <span class="ct">/*!&lt;PE[15] pin */</span></td></tr>
<tr name="10309" id="10309">
<td><a id="l10309" class='ln'>10309</a></td><td><span class="pp">#define</span> <a id="10309c9" class="tk">SYSCFG_EXTICR4_EXTI15_PF</a>       ((<a id="10309c42" class="tk">uint16_t</a>)0x5000)        <span class="ct">/*!&lt;PF[15] pin */</span></td></tr>
<tr name="10310" id="10310">
<td><a id="l10310" class='ln'>10310</a></td><td><span class="pp">#define</span> <a id="10310c9" class="tk">SYSCFG_EXTICR4_EXTI15_PG</a>       ((<a id="10310c42" class="tk">uint16_t</a>)0x6000)        <span class="ct">/*!&lt;PG[15] pin */</span></td></tr>
<tr name="10311" id="10311">
<td><a id="l10311" class='ln'>10311</a></td><td><span class="pp">#define</span> <a id="10311c9" class="tk">SYSCFG_EXTICR4_EXTI15_PH</a>       ((<a id="10311c42" class="tk">uint16_t</a>)0x7000)        <span class="ct">/*!&lt;PH[15] pin */</span></td></tr>
<tr name="10312" id="10312">
<td><a id="l10312" class='ln'>10312</a></td><td><span class="pp">#define</span> <a id="10312c9" class="tk">SYSCFG_EXTICR4_EXTI15_PI</a>       ((<a id="10312c42" class="tk">uint16_t</a>)0x8000)        <span class="ct">/*!&lt;PI[15] pin */</span></td></tr>
<tr name="10313" id="10313">
<td><a id="l10313" class='ln'>10313</a></td><td><span class="pp">#define</span> <a id="10313c9" class="tk">SYSCFG_EXTICR4_EXTI15_PJ</a>       ((<a id="10313c42" class="tk">uint16_t</a>)0x9000)        <span class="ct">/*!&lt;PJ[15] pin */</span></td></tr>
<tr name="10314" id="10314">
<td><a id="l10314" class='ln'>10314</a></td><td><span class="pp">#if</span> <a id="10314c5" class="tk">defined</a>(<a id="10314c13" class="tk">STM32F412xG</a>)</td></tr>
<tr name="10315" id="10315">
<td><a id="l10315" class='ln'>10315</a></td><td></td></tr>
<tr name="10316" id="10316">
<td><a id="l10316" class='ln'>10316</a></td><td>  <span class="ct">/******************  Bit definition for SYSCFG_CFGR register  *****************/</span></td></tr>
<tr name="10317" id="10317">
<td><a id="l10317" class='ln'>10317</a></td><td><span class="pp">#define</span> <a id="10317c9" class="tk">SYSCFG_CFGR_FMPI2C1_SCL</a>        ((<a id="10317c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;FM+ drive capability for FMPI2C1_SCL pin */</span></td></tr>
<tr name="10318" id="10318">
<td><a id="l10318" class='ln'>10318</a></td><td><span class="pp">#define</span> <a id="10318c9" class="tk">SYSCFG_CFGR_FMPI2C1_SDA</a>        ((<a id="10318c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt;FM+ drive capability for FMPI2C1_SDA pin */</span></td></tr>
<tr name="10319" id="10319">
<td><a id="l10319" class='ln'>10319</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F412xG */</span></td></tr>
<tr name="10320" id="10320">
<td><a id="l10320" class='ln'>10320</a></td><td></td></tr>
<tr name="10321" id="10321">
<td><a id="l10321" class='ln'>10321</a></td><td><span class="pp">#if</span> <a id="10321c5" class="tk">defined</a> (<a id="10321c14" class="tk">STM32F410xx</a>) <a id="10321c27" class="tk">||</a> <a id="10321c30" class="tk">defined</a>(<a id="10321c38" class="tk">STM32F412xG</a>)</td></tr>
<tr name="10322" id="10322">
<td><a id="l10322" class='ln'>10322</a></td><td></td></tr>
<tr name="10323" id="10323">
<td><a id="l10323" class='ln'>10323</a></td><td>  <span class="ct">/******************  Bit definition for SYSCFG_CFGR2 register  ****************/</span></td></tr>
<tr name="10324" id="10324">
<td><a id="l10324" class='ln'>10324</a></td><td><span class="pp">#define</span> <a id="10324c9" class="tk">SYSCFG_CFGR2_CLL</a>               ((<a id="10324c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Core Lockup Lock */</span></td></tr>
<tr name="10325" id="10325">
<td><a id="l10325" class='ln'>10325</a></td><td><span class="pp">#define</span> <a id="10325c9" class="tk">SYSCFG_CFGR2_PVDL</a>              ((<a id="10325c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt;  PVD Lock */</span></td></tr>
<tr name="10326" id="10326">
<td><a id="l10326" class='ln'>10326</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F410xx || defined(STM32F412xG) */</span></td></tr>
<tr name="10327" id="10327">
<td><a id="l10327" class='ln'>10327</a></td><td></td></tr>
<tr name="10328" id="10328">
<td><a id="l10328" class='ln'>10328</a></td><td>  <span class="ct">/******************  Bit definition for SYSCFG_CMPCR register  ****************/</span></td></tr>
<tr name="10329" id="10329">
<td><a id="l10329" class='ln'>10329</a></td><td><span class="pp">#define</span> <a id="10329c9" class="tk">SYSCFG_CMPCR_CMP_PD</a>            ((<a id="10329c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt;Compensation cell ready flag */</span></td></tr>
<tr name="10330" id="10330">
<td><a id="l10330" class='ln'>10330</a></td><td><span class="pp">#define</span> <a id="10330c9" class="tk">SYSCFG_CMPCR_READY</a>             ((<a id="10330c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/*!&lt;Compensation cell power-down */</span></td></tr>
<tr name="10331" id="10331">
<td><a id="l10331" class='ln'>10331</a></td><td></td></tr>
<tr name="10332" id="10332">
<td><a id="l10332" class='ln'>10332</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="10333" id="10333">
<td><a id="l10333" class='ln'>10333</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="10334" id="10334">
<td><a id="l10334" class='ln'>10334</a></td><td>  <span class="ct">/*                                    TIM                                     */</span></td></tr>
<tr name="10335" id="10335">
<td><a id="l10335" class='ln'>10335</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="10336" id="10336">
<td><a id="l10336" class='ln'>10336</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="10337" id="10337">
<td><a id="l10337" class='ln'>10337</a></td><td>  <span class="ct">/*******************  Bit definition for TIM_CR1 register  ********************/</span></td></tr>
<tr name="10338" id="10338">
<td><a id="l10338" class='ln'>10338</a></td><td><span class="pp">#define</span> <a id="10338c9" class="tk">TIM_CR1_CEN</a>                    ((<a id="10338c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Counter enable        */</span></td></tr>
<tr name="10339" id="10339">
<td><a id="l10339" class='ln'>10339</a></td><td><span class="pp">#define</span> <a id="10339c9" class="tk">TIM_CR1_UDIS</a>                   ((<a id="10339c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Update disable        */</span></td></tr>
<tr name="10340" id="10340">
<td><a id="l10340" class='ln'>10340</a></td><td><span class="pp">#define</span> <a id="10340c9" class="tk">TIM_CR1_URS</a>                    ((<a id="10340c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Update request source */</span></td></tr>
<tr name="10341" id="10341">
<td><a id="l10341" class='ln'>10341</a></td><td><span class="pp">#define</span> <a id="10341c9" class="tk">TIM_CR1_OPM</a>                    ((<a id="10341c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;One pulse mode        */</span></td></tr>
<tr name="10342" id="10342">
<td><a id="l10342" class='ln'>10342</a></td><td><span class="pp">#define</span> <a id="10342c9" class="tk">TIM_CR1_DIR</a>                    ((<a id="10342c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Direction             */</span></td></tr>
<tr name="10343" id="10343">
<td><a id="l10343" class='ln'>10343</a></td><td><span class="pp">#define</span> <a id="10343c9" class="tk">TIM_CR1_CMS</a>                    ((<a id="10343c42" class="tk">uint16_t</a>)0x0060)        <span class="ct">/*!&lt;CMS[1:0] bits (Center-aligned mode selection) */</span></td></tr>
<tr name="10344" id="10344">
<td><a id="l10344" class='ln'>10344</a></td><td><span class="pp">#define</span> <a id="10344c9" class="tk">TIM_CR1_CMS_0</a>                  ((<a id="10344c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10345" id="10345">
<td><a id="l10345" class='ln'>10345</a></td><td><span class="pp">#define</span> <a id="10345c9" class="tk">TIM_CR1_CMS_1</a>                  ((<a id="10345c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10346" id="10346">
<td><a id="l10346" class='ln'>10346</a></td><td><span class="pp">#define</span> <a id="10346c9" class="tk">TIM_CR1_ARPE</a>                   ((<a id="10346c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;Auto-reload preload enable     */</span></td></tr>
<tr name="10347" id="10347">
<td><a id="l10347" class='ln'>10347</a></td><td><span class="pp">#define</span> <a id="10347c9" class="tk">TIM_CR1_CKD</a>                    ((<a id="10347c42" class="tk">uint16_t</a>)0x0300)        <span class="ct">/*!&lt;CKD[1:0] bits (clock division) */</span></td></tr>
<tr name="10348" id="10348">
<td><a id="l10348" class='ln'>10348</a></td><td><span class="pp">#define</span> <a id="10348c9" class="tk">TIM_CR1_CKD_0</a>                  ((<a id="10348c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10349" id="10349">
<td><a id="l10349" class='ln'>10349</a></td><td><span class="pp">#define</span> <a id="10349c9" class="tk">TIM_CR1_CKD_1</a>                  ((<a id="10349c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10350" id="10350">
<td><a id="l10350" class='ln'>10350</a></td><td></td></tr>
<tr name="10351" id="10351">
<td><a id="l10351" class='ln'>10351</a></td><td>  <span class="ct">/*******************  Bit definition for TIM_CR2 register  ********************/</span></td></tr>
<tr name="10352" id="10352">
<td><a id="l10352" class='ln'>10352</a></td><td><span class="pp">#define</span> <a id="10352c9" class="tk">TIM_CR2_CCPC</a>                   ((<a id="10352c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Capture/Compare Preloaded Control        */</span></td></tr>
<tr name="10353" id="10353">
<td><a id="l10353" class='ln'>10353</a></td><td><span class="pp">#define</span> <a id="10353c9" class="tk">TIM_CR2_CCUS</a>                   ((<a id="10353c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Capture/Compare Control Update Selection */</span></td></tr>
<tr name="10354" id="10354">
<td><a id="l10354" class='ln'>10354</a></td><td><span class="pp">#define</span> <a id="10354c9" class="tk">TIM_CR2_CCDS</a>                   ((<a id="10354c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;Capture/Compare DMA Selection            */</span></td></tr>
<tr name="10355" id="10355">
<td><a id="l10355" class='ln'>10355</a></td><td><span class="pp">#define</span> <a id="10355c9" class="tk">TIM_CR2_MMS</a>                    ((<a id="10355c42" class="tk">uint16_t</a>)0x0070)        <span class="ct">/*!&lt;MMS[2:0] bits (Master Mode Selection) */</span></td></tr>
<tr name="10356" id="10356">
<td><a id="l10356" class='ln'>10356</a></td><td><span class="pp">#define</span> <a id="10356c9" class="tk">TIM_CR2_MMS_0</a>                  ((<a id="10356c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10357" id="10357">
<td><a id="l10357" class='ln'>10357</a></td><td><span class="pp">#define</span> <a id="10357c9" class="tk">TIM_CR2_MMS_1</a>                  ((<a id="10357c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10358" id="10358">
<td><a id="l10358" class='ln'>10358</a></td><td><span class="pp">#define</span> <a id="10358c9" class="tk">TIM_CR2_MMS_2</a>                  ((<a id="10358c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="10359" id="10359">
<td><a id="l10359" class='ln'>10359</a></td><td><span class="pp">#define</span> <a id="10359c9" class="tk">TIM_CR2_TI1S</a>                   ((<a id="10359c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;TI1 Selection */</span></td></tr>
<tr name="10360" id="10360">
<td><a id="l10360" class='ln'>10360</a></td><td><span class="pp">#define</span> <a id="10360c9" class="tk">TIM_CR2_OIS1</a>                   ((<a id="10360c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;Output Idle state 1 (OC1 output)  */</span></td></tr>
<tr name="10361" id="10361">
<td><a id="l10361" class='ln'>10361</a></td><td><span class="pp">#define</span> <a id="10361c9" class="tk">TIM_CR2_OIS1N</a>                  ((<a id="10361c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Output Idle state 1 (OC1N output) */</span></td></tr>
<tr name="10362" id="10362">
<td><a id="l10362" class='ln'>10362</a></td><td><span class="pp">#define</span> <a id="10362c9" class="tk">TIM_CR2_OIS2</a>                   ((<a id="10362c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Output Idle state 2 (OC2 output)  */</span></td></tr>
<tr name="10363" id="10363">
<td><a id="l10363" class='ln'>10363</a></td><td><span class="pp">#define</span> <a id="10363c9" class="tk">TIM_CR2_OIS2N</a>                  ((<a id="10363c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;Output Idle state 2 (OC2N output) */</span></td></tr>
<tr name="10364" id="10364">
<td><a id="l10364" class='ln'>10364</a></td><td><span class="pp">#define</span> <a id="10364c9" class="tk">TIM_CR2_OIS3</a>                   ((<a id="10364c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;Output Idle state 3 (OC3 output)  */</span></td></tr>
<tr name="10365" id="10365">
<td><a id="l10365" class='ln'>10365</a></td><td><span class="pp">#define</span> <a id="10365c9" class="tk">TIM_CR2_OIS3N</a>                  ((<a id="10365c42" class="tk">uint16_t</a>)0x2000)        <span class="ct">/*!&lt;Output Idle state 3 (OC3N output) */</span></td></tr>
<tr name="10366" id="10366">
<td><a id="l10366" class='ln'>10366</a></td><td><span class="pp">#define</span> <a id="10366c9" class="tk">TIM_CR2_OIS4</a>                   ((<a id="10366c42" class="tk">uint16_t</a>)0x4000)        <span class="ct">/*!&lt;Output Idle state 4 (OC4 output)  */</span></td></tr>
<tr name="10367" id="10367">
<td><a id="l10367" class='ln'>10367</a></td><td></td></tr>
<tr name="10368" id="10368">
<td><a id="l10368" class='ln'>10368</a></td><td>  <span class="ct">/*******************  Bit definition for TIM_SMCR register  *******************/</span></td></tr>
<tr name="10369" id="10369">
<td><a id="l10369" class='ln'>10369</a></td><td><span class="pp">#define</span> <a id="10369c9" class="tk">TIM_SMCR_SMS</a>                   ((<a id="10369c42" class="tk">uint16_t</a>)0x0007)        <span class="ct">/*!&lt;SMS[2:0] bits (Slave mode selection)    */</span></td></tr>
<tr name="10370" id="10370">
<td><a id="l10370" class='ln'>10370</a></td><td><span class="pp">#define</span> <a id="10370c9" class="tk">TIM_SMCR_SMS_0</a>                 ((<a id="10370c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10371" id="10371">
<td><a id="l10371" class='ln'>10371</a></td><td><span class="pp">#define</span> <a id="10371c9" class="tk">TIM_SMCR_SMS_1</a>                 ((<a id="10371c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10372" id="10372">
<td><a id="l10372" class='ln'>10372</a></td><td><span class="pp">#define</span> <a id="10372c9" class="tk">TIM_SMCR_SMS_2</a>                 ((<a id="10372c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="10373" id="10373">
<td><a id="l10373" class='ln'>10373</a></td><td><span class="pp">#define</span> <a id="10373c9" class="tk">TIM_SMCR_TS</a>                    ((<a id="10373c42" class="tk">uint16_t</a>)0x0070)        <span class="ct">/*!&lt;TS[2:0] bits (Trigger selection)        */</span></td></tr>
<tr name="10374" id="10374">
<td><a id="l10374" class='ln'>10374</a></td><td><span class="pp">#define</span> <a id="10374c9" class="tk">TIM_SMCR_TS_0</a>                  ((<a id="10374c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10375" id="10375">
<td><a id="l10375" class='ln'>10375</a></td><td><span class="pp">#define</span> <a id="10375c9" class="tk">TIM_SMCR_TS_1</a>                  ((<a id="10375c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10376" id="10376">
<td><a id="l10376" class='ln'>10376</a></td><td><span class="pp">#define</span> <a id="10376c9" class="tk">TIM_SMCR_TS_2</a>                  ((<a id="10376c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="10377" id="10377">
<td><a id="l10377" class='ln'>10377</a></td><td><span class="pp">#define</span> <a id="10377c9" class="tk">TIM_SMCR_MSM</a>                   ((<a id="10377c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;Master/slave mode                       */</span></td></tr>
<tr name="10378" id="10378">
<td><a id="l10378" class='ln'>10378</a></td><td><span class="pp">#define</span> <a id="10378c9" class="tk">TIM_SMCR_ETF</a>                   ((<a id="10378c42" class="tk">uint16_t</a>)0x0F00)        <span class="ct">/*!&lt;ETF[3:0] bits (External trigger filter) */</span></td></tr>
<tr name="10379" id="10379">
<td><a id="l10379" class='ln'>10379</a></td><td><span class="pp">#define</span> <a id="10379c9" class="tk">TIM_SMCR_ETF_0</a>                 ((<a id="10379c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10380" id="10380">
<td><a id="l10380" class='ln'>10380</a></td><td><span class="pp">#define</span> <a id="10380c9" class="tk">TIM_SMCR_ETF_1</a>                 ((<a id="10380c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10381" id="10381">
<td><a id="l10381" class='ln'>10381</a></td><td><span class="pp">#define</span> <a id="10381c9" class="tk">TIM_SMCR_ETF_2</a>                 ((<a id="10381c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="10382" id="10382">
<td><a id="l10382" class='ln'>10382</a></td><td><span class="pp">#define</span> <a id="10382c9" class="tk">TIM_SMCR_ETF_3</a>                 ((<a id="10382c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="10383" id="10383">
<td><a id="l10383" class='ln'>10383</a></td><td><span class="pp">#define</span> <a id="10383c9" class="tk">TIM_SMCR_ETPS</a>                  ((<a id="10383c42" class="tk">uint16_t</a>)0x3000)        <span class="ct">/*!&lt;ETPS[1:0] bits (External trigger prescaler) */</span></td></tr>
<tr name="10384" id="10384">
<td><a id="l10384" class='ln'>10384</a></td><td><span class="pp">#define</span> <a id="10384c9" class="tk">TIM_SMCR_ETPS_0</a>                ((<a id="10384c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10385" id="10385">
<td><a id="l10385" class='ln'>10385</a></td><td><span class="pp">#define</span> <a id="10385c9" class="tk">TIM_SMCR_ETPS_1</a>                ((<a id="10385c42" class="tk">uint16_t</a>)0x2000)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10386" id="10386">
<td><a id="l10386" class='ln'>10386</a></td><td><span class="pp">#define</span> <a id="10386c9" class="tk">TIM_SMCR_ECE</a>                   ((<a id="10386c42" class="tk">uint16_t</a>)0x4000)        <span class="ct">/*!&lt;External clock enable     */</span></td></tr>
<tr name="10387" id="10387">
<td><a id="l10387" class='ln'>10387</a></td><td><span class="pp">#define</span> <a id="10387c9" class="tk">TIM_SMCR_ETP</a>                   ((<a id="10387c42" class="tk">uint16_t</a>)0x8000)        <span class="ct">/*!&lt;External trigger polarity */</span></td></tr>
<tr name="10388" id="10388">
<td><a id="l10388" class='ln'>10388</a></td><td></td></tr>
<tr name="10389" id="10389">
<td><a id="l10389" class='ln'>10389</a></td><td>  <span class="ct">/*******************  Bit definition for TIM_DIER register  *******************/</span></td></tr>
<tr name="10390" id="10390">
<td><a id="l10390" class='ln'>10390</a></td><td><span class="pp">#define</span> <a id="10390c9" class="tk">TIM_DIER_UIE</a>                   ((<a id="10390c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Update interrupt enable */</span></td></tr>
<tr name="10391" id="10391">
<td><a id="l10391" class='ln'>10391</a></td><td><span class="pp">#define</span> <a id="10391c9" class="tk">TIM_DIER_CC1IE</a>                 ((<a id="10391c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Capture/Compare 1 interrupt enable   */</span></td></tr>
<tr name="10392" id="10392">
<td><a id="l10392" class='ln'>10392</a></td><td><span class="pp">#define</span> <a id="10392c9" class="tk">TIM_DIER_CC2IE</a>                 ((<a id="10392c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Capture/Compare 2 interrupt enable   */</span></td></tr>
<tr name="10393" id="10393">
<td><a id="l10393" class='ln'>10393</a></td><td><span class="pp">#define</span> <a id="10393c9" class="tk">TIM_DIER_CC3IE</a>                 ((<a id="10393c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;Capture/Compare 3 interrupt enable   */</span></td></tr>
<tr name="10394" id="10394">
<td><a id="l10394" class='ln'>10394</a></td><td><span class="pp">#define</span> <a id="10394c9" class="tk">TIM_DIER_CC4IE</a>                 ((<a id="10394c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Capture/Compare 4 interrupt enable   */</span></td></tr>
<tr name="10395" id="10395">
<td><a id="l10395" class='ln'>10395</a></td><td><span class="pp">#define</span> <a id="10395c9" class="tk">TIM_DIER_COMIE</a>                 ((<a id="10395c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;COM interrupt enable                 */</span></td></tr>
<tr name="10396" id="10396">
<td><a id="l10396" class='ln'>10396</a></td><td><span class="pp">#define</span> <a id="10396c9" class="tk">TIM_DIER_TIE</a>                   ((<a id="10396c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;Trigger interrupt enable             */</span></td></tr>
<tr name="10397" id="10397">
<td><a id="l10397" class='ln'>10397</a></td><td><span class="pp">#define</span> <a id="10397c9" class="tk">TIM_DIER_BIE</a>                   ((<a id="10397c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;Break interrupt enable               */</span></td></tr>
<tr name="10398" id="10398">
<td><a id="l10398" class='ln'>10398</a></td><td><span class="pp">#define</span> <a id="10398c9" class="tk">TIM_DIER_UDE</a>                   ((<a id="10398c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;Update DMA request enable            */</span></td></tr>
<tr name="10399" id="10399">
<td><a id="l10399" class='ln'>10399</a></td><td><span class="pp">#define</span> <a id="10399c9" class="tk">TIM_DIER_CC1DE</a>                 ((<a id="10399c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Capture/Compare 1 DMA request enable */</span></td></tr>
<tr name="10400" id="10400">
<td><a id="l10400" class='ln'>10400</a></td><td><span class="pp">#define</span> <a id="10400c9" class="tk">TIM_DIER_CC2DE</a>                 ((<a id="10400c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Capture/Compare 2 DMA request enable */</span></td></tr>
<tr name="10401" id="10401">
<td><a id="l10401" class='ln'>10401</a></td><td><span class="pp">#define</span> <a id="10401c9" class="tk">TIM_DIER_CC3DE</a>                 ((<a id="10401c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;Capture/Compare 3 DMA request enable */</span></td></tr>
<tr name="10402" id="10402">
<td><a id="l10402" class='ln'>10402</a></td><td><span class="pp">#define</span> <a id="10402c9" class="tk">TIM_DIER_CC4DE</a>                 ((<a id="10402c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;Capture/Compare 4 DMA request enable */</span></td></tr>
<tr name="10403" id="10403">
<td><a id="l10403" class='ln'>10403</a></td><td><span class="pp">#define</span> <a id="10403c9" class="tk">TIM_DIER_COMDE</a>                 ((<a id="10403c42" class="tk">uint16_t</a>)0x2000)        <span class="ct">/*!&lt;COM DMA request enable               */</span></td></tr>
<tr name="10404" id="10404">
<td><a id="l10404" class='ln'>10404</a></td><td><span class="pp">#define</span> <a id="10404c9" class="tk">TIM_DIER_TDE</a>                   ((<a id="10404c42" class="tk">uint16_t</a>)0x4000)        <span class="ct">/*!&lt;Trigger DMA request enable           */</span></td></tr>
<tr name="10405" id="10405">
<td><a id="l10405" class='ln'>10405</a></td><td></td></tr>
<tr name="10406" id="10406">
<td><a id="l10406" class='ln'>10406</a></td><td>  <span class="ct">/********************  Bit definition for TIM_SR register  ********************/</span></td></tr>
<tr name="10407" id="10407">
<td><a id="l10407" class='ln'>10407</a></td><td><span class="pp">#define</span> <a id="10407c9" class="tk">TIM_SR_UIF</a>                     ((<a id="10407c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Update interrupt Flag              */</span></td></tr>
<tr name="10408" id="10408">
<td><a id="l10408" class='ln'>10408</a></td><td><span class="pp">#define</span> <a id="10408c9" class="tk">TIM_SR_CC1IF</a>                   ((<a id="10408c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Capture/Compare 1 interrupt Flag   */</span></td></tr>
<tr name="10409" id="10409">
<td><a id="l10409" class='ln'>10409</a></td><td><span class="pp">#define</span> <a id="10409c9" class="tk">TIM_SR_CC2IF</a>                   ((<a id="10409c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Capture/Compare 2 interrupt Flag   */</span></td></tr>
<tr name="10410" id="10410">
<td><a id="l10410" class='ln'>10410</a></td><td><span class="pp">#define</span> <a id="10410c9" class="tk">TIM_SR_CC3IF</a>                   ((<a id="10410c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;Capture/Compare 3 interrupt Flag   */</span></td></tr>
<tr name="10411" id="10411">
<td><a id="l10411" class='ln'>10411</a></td><td><span class="pp">#define</span> <a id="10411c9" class="tk">TIM_SR_CC4IF</a>                   ((<a id="10411c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Capture/Compare 4 interrupt Flag   */</span></td></tr>
<tr name="10412" id="10412">
<td><a id="l10412" class='ln'>10412</a></td><td><span class="pp">#define</span> <a id="10412c9" class="tk">TIM_SR_COMIF</a>                   ((<a id="10412c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;COM interrupt Flag                 */</span></td></tr>
<tr name="10413" id="10413">
<td><a id="l10413" class='ln'>10413</a></td><td><span class="pp">#define</span> <a id="10413c9" class="tk">TIM_SR_TIF</a>                     ((<a id="10413c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;Trigger interrupt Flag             */</span></td></tr>
<tr name="10414" id="10414">
<td><a id="l10414" class='ln'>10414</a></td><td><span class="pp">#define</span> <a id="10414c9" class="tk">TIM_SR_BIF</a>                     ((<a id="10414c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;Break interrupt Flag               */</span></td></tr>
<tr name="10415" id="10415">
<td><a id="l10415" class='ln'>10415</a></td><td><span class="pp">#define</span> <a id="10415c9" class="tk">TIM_SR_CC1OF</a>                   ((<a id="10415c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Capture/Compare 1 Overcapture Flag */</span></td></tr>
<tr name="10416" id="10416">
<td><a id="l10416" class='ln'>10416</a></td><td><span class="pp">#define</span> <a id="10416c9" class="tk">TIM_SR_CC2OF</a>                   ((<a id="10416c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Capture/Compare 2 Overcapture Flag */</span></td></tr>
<tr name="10417" id="10417">
<td><a id="l10417" class='ln'>10417</a></td><td><span class="pp">#define</span> <a id="10417c9" class="tk">TIM_SR_CC3OF</a>                   ((<a id="10417c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;Capture/Compare 3 Overcapture Flag */</span></td></tr>
<tr name="10418" id="10418">
<td><a id="l10418" class='ln'>10418</a></td><td><span class="pp">#define</span> <a id="10418c9" class="tk">TIM_SR_CC4OF</a>                   ((<a id="10418c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;Capture/Compare 4 Overcapture Flag */</span></td></tr>
<tr name="10419" id="10419">
<td><a id="l10419" class='ln'>10419</a></td><td></td></tr>
<tr name="10420" id="10420">
<td><a id="l10420" class='ln'>10420</a></td><td>  <span class="ct">/*******************  Bit definition for TIM_EGR register  ********************/</span></td></tr>
<tr name="10421" id="10421">
<td><a id="l10421" class='ln'>10421</a></td><td><span class="pp">#define</span> <a id="10421c9" class="tk">TIM_EGR_UG</a>                     ((<a id="10421c42" class="tk">uint8_t</a>)0x01)           <span class="ct">/*!&lt;Update Generation                         */</span></td></tr>
<tr name="10422" id="10422">
<td><a id="l10422" class='ln'>10422</a></td><td><span class="pp">#define</span> <a id="10422c9" class="tk">TIM_EGR_CC1G</a>                   ((<a id="10422c42" class="tk">uint8_t</a>)0x02)           <span class="ct">/*!&lt;Capture/Compare 1 Generation              */</span></td></tr>
<tr name="10423" id="10423">
<td><a id="l10423" class='ln'>10423</a></td><td><span class="pp">#define</span> <a id="10423c9" class="tk">TIM_EGR_CC2G</a>                   ((<a id="10423c42" class="tk">uint8_t</a>)0x04)           <span class="ct">/*!&lt;Capture/Compare 2 Generation              */</span></td></tr>
<tr name="10424" id="10424">
<td><a id="l10424" class='ln'>10424</a></td><td><span class="pp">#define</span> <a id="10424c9" class="tk">TIM_EGR_CC3G</a>                   ((<a id="10424c42" class="tk">uint8_t</a>)0x08)           <span class="ct">/*!&lt;Capture/Compare 3 Generation              */</span></td></tr>
<tr name="10425" id="10425">
<td><a id="l10425" class='ln'>10425</a></td><td><span class="pp">#define</span> <a id="10425c9" class="tk">TIM_EGR_CC4G</a>                   ((<a id="10425c42" class="tk">uint8_t</a>)0x10)           <span class="ct">/*!&lt;Capture/Compare 4 Generation              */</span></td></tr>
<tr name="10426" id="10426">
<td><a id="l10426" class='ln'>10426</a></td><td><span class="pp">#define</span> <a id="10426c9" class="tk">TIM_EGR_COMG</a>                   ((<a id="10426c42" class="tk">uint8_t</a>)0x20)           <span class="ct">/*!&lt;Capture/Compare Control Update Generation */</span></td></tr>
<tr name="10427" id="10427">
<td><a id="l10427" class='ln'>10427</a></td><td><span class="pp">#define</span> <a id="10427c9" class="tk">TIM_EGR_TG</a>                     ((<a id="10427c42" class="tk">uint8_t</a>)0x40)           <span class="ct">/*!&lt;Trigger Generation                        */</span></td></tr>
<tr name="10428" id="10428">
<td><a id="l10428" class='ln'>10428</a></td><td><span class="pp">#define</span> <a id="10428c9" class="tk">TIM_EGR_BG</a>                     ((<a id="10428c42" class="tk">uint8_t</a>)0x80)           <span class="ct">/*!&lt;Break Generation                          */</span></td></tr>
<tr name="10429" id="10429">
<td><a id="l10429" class='ln'>10429</a></td><td></td></tr>
<tr name="10430" id="10430">
<td><a id="l10430" class='ln'>10430</a></td><td>  <span class="ct">/******************  Bit definition for TIM_CCMR1 register  *******************/</span></td></tr>
<tr name="10431" id="10431">
<td><a id="l10431" class='ln'>10431</a></td><td><span class="pp">#define</span> <a id="10431c9" class="tk">TIM_CCMR1_CC1S</a>                 ((<a id="10431c42" class="tk">uint16_t</a>)0x0003)        <span class="ct">/*!&lt;CC1S[1:0] bits (Capture/Compare 1 Selection) */</span></td></tr>
<tr name="10432" id="10432">
<td><a id="l10432" class='ln'>10432</a></td><td><span class="pp">#define</span> <a id="10432c9" class="tk">TIM_CCMR1_CC1S_0</a>               ((<a id="10432c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10433" id="10433">
<td><a id="l10433" class='ln'>10433</a></td><td><span class="pp">#define</span> <a id="10433c9" class="tk">TIM_CCMR1_CC1S_1</a>               ((<a id="10433c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10434" id="10434">
<td><a id="l10434" class='ln'>10434</a></td><td><span class="pp">#define</span> <a id="10434c9" class="tk">TIM_CCMR1_OC1FE</a>                ((<a id="10434c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Output Compare 1 Fast enable                 */</span></td></tr>
<tr name="10435" id="10435">
<td><a id="l10435" class='ln'>10435</a></td><td><span class="pp">#define</span> <a id="10435c9" class="tk">TIM_CCMR1_OC1PE</a>                ((<a id="10435c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;Output Compare 1 Preload enable              */</span></td></tr>
<tr name="10436" id="10436">
<td><a id="l10436" class='ln'>10436</a></td><td><span class="pp">#define</span> <a id="10436c9" class="tk">TIM_CCMR1_OC1M</a>                 ((<a id="10436c42" class="tk">uint16_t</a>)0x0070)        <span class="ct">/*!&lt;OC1M[2:0] bits (Output Compare 1 Mode)       */</span></td></tr>
<tr name="10437" id="10437">
<td><a id="l10437" class='ln'>10437</a></td><td><span class="pp">#define</span> <a id="10437c9" class="tk">TIM_CCMR1_OC1M_0</a>               ((<a id="10437c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10438" id="10438">
<td><a id="l10438" class='ln'>10438</a></td><td><span class="pp">#define</span> <a id="10438c9" class="tk">TIM_CCMR1_OC1M_1</a>               ((<a id="10438c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10439" id="10439">
<td><a id="l10439" class='ln'>10439</a></td><td><span class="pp">#define</span> <a id="10439c9" class="tk">TIM_CCMR1_OC1M_2</a>               ((<a id="10439c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="10440" id="10440">
<td><a id="l10440" class='ln'>10440</a></td><td><span class="pp">#define</span> <a id="10440c9" class="tk">TIM_CCMR1_OC1CE</a>                ((<a id="10440c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;Output Compare 1Clear Enable                 */</span></td></tr>
<tr name="10441" id="10441">
<td><a id="l10441" class='ln'>10441</a></td><td><span class="pp">#define</span> <a id="10441c9" class="tk">TIM_CCMR1_CC2S</a>                 ((<a id="10441c42" class="tk">uint16_t</a>)0x0300)        <span class="ct">/*!&lt;CC2S[1:0] bits (Capture/Compare 2 Selection) */</span></td></tr>
<tr name="10442" id="10442">
<td><a id="l10442" class='ln'>10442</a></td><td><span class="pp">#define</span> <a id="10442c9" class="tk">TIM_CCMR1_CC2S_0</a>               ((<a id="10442c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10443" id="10443">
<td><a id="l10443" class='ln'>10443</a></td><td><span class="pp">#define</span> <a id="10443c9" class="tk">TIM_CCMR1_CC2S_1</a>               ((<a id="10443c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10444" id="10444">
<td><a id="l10444" class='ln'>10444</a></td><td><span class="pp">#define</span> <a id="10444c9" class="tk">TIM_CCMR1_OC2FE</a>                ((<a id="10444c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Output Compare 2 Fast enable                 */</span></td></tr>
<tr name="10445" id="10445">
<td><a id="l10445" class='ln'>10445</a></td><td><span class="pp">#define</span> <a id="10445c9" class="tk">TIM_CCMR1_OC2PE</a>                ((<a id="10445c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;Output Compare 2 Preload enable              */</span></td></tr>
<tr name="10446" id="10446">
<td><a id="l10446" class='ln'>10446</a></td><td><span class="pp">#define</span> <a id="10446c9" class="tk">TIM_CCMR1_OC2M</a>                 ((<a id="10446c42" class="tk">uint16_t</a>)0x7000)        <span class="ct">/*!&lt;OC2M[2:0] bits (Output Compare 2 Mode)       */</span></td></tr>
<tr name="10447" id="10447">
<td><a id="l10447" class='ln'>10447</a></td><td><span class="pp">#define</span> <a id="10447c9" class="tk">TIM_CCMR1_OC2M_0</a>               ((<a id="10447c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10448" id="10448">
<td><a id="l10448" class='ln'>10448</a></td><td><span class="pp">#define</span> <a id="10448c9" class="tk">TIM_CCMR1_OC2M_1</a>               ((<a id="10448c42" class="tk">uint16_t</a>)0x2000)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10449" id="10449">
<td><a id="l10449" class='ln'>10449</a></td><td><span class="pp">#define</span> <a id="10449c9" class="tk">TIM_CCMR1_OC2M_2</a>               ((<a id="10449c42" class="tk">uint16_t</a>)0x4000)        <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="10450" id="10450">
<td><a id="l10450" class='ln'>10450</a></td><td><span class="pp">#define</span> <a id="10450c9" class="tk">TIM_CCMR1_OC2CE</a>                ((<a id="10450c42" class="tk">uint16_t</a>)0x8000)        <span class="ct">/*!&lt;Output Compare 2 Clear Enable */</span></td></tr>
<tr name="10451" id="10451">
<td><a id="l10451" class='ln'>10451</a></td><td></td></tr>
<tr name="10452" id="10452">
<td><a id="l10452" class='ln'>10452</a></td><td>  <span class="ct">/*----------------------------------------------------------------------------*/</span></td></tr>
<tr name="10453" id="10453">
<td><a id="l10453" class='ln'>10453</a></td><td><span class="pp">#define</span> <a id="10453c9" class="tk">TIM_CCMR1_IC1PSC</a>               ((<a id="10453c42" class="tk">uint16_t</a>)0x000C)        <span class="ct">/*!&lt;IC1PSC[1:0] bits (Input Capture 1 Prescaler) */</span></td></tr>
<tr name="10454" id="10454">
<td><a id="l10454" class='ln'>10454</a></td><td><span class="pp">#define</span> <a id="10454c9" class="tk">TIM_CCMR1_IC1PSC_0</a>             ((<a id="10454c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10455" id="10455">
<td><a id="l10455" class='ln'>10455</a></td><td><span class="pp">#define</span> <a id="10455c9" class="tk">TIM_CCMR1_IC1PSC_1</a>             ((<a id="10455c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10456" id="10456">
<td><a id="l10456" class='ln'>10456</a></td><td><span class="pp">#define</span> <a id="10456c9" class="tk">TIM_CCMR1_IC1F</a>                 ((<a id="10456c42" class="tk">uint16_t</a>)0x00F0)        <span class="ct">/*!&lt;IC1F[3:0] bits (Input Capture 1 Filter)      */</span></td></tr>
<tr name="10457" id="10457">
<td><a id="l10457" class='ln'>10457</a></td><td><span class="pp">#define</span> <a id="10457c9" class="tk">TIM_CCMR1_IC1F_0</a>               ((<a id="10457c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10458" id="10458">
<td><a id="l10458" class='ln'>10458</a></td><td><span class="pp">#define</span> <a id="10458c9" class="tk">TIM_CCMR1_IC1F_1</a>               ((<a id="10458c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10459" id="10459">
<td><a id="l10459" class='ln'>10459</a></td><td><span class="pp">#define</span> <a id="10459c9" class="tk">TIM_CCMR1_IC1F_2</a>               ((<a id="10459c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="10460" id="10460">
<td><a id="l10460" class='ln'>10460</a></td><td><span class="pp">#define</span> <a id="10460c9" class="tk">TIM_CCMR1_IC1F_3</a>               ((<a id="10460c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="10461" id="10461">
<td><a id="l10461" class='ln'>10461</a></td><td><span class="pp">#define</span> <a id="10461c9" class="tk">TIM_CCMR1_IC2PSC</a>               ((<a id="10461c42" class="tk">uint16_t</a>)0x0C00)        <span class="ct">/*!&lt;IC2PSC[1:0] bits (Input Capture 2 Prescaler)  */</span></td></tr>
<tr name="10462" id="10462">
<td><a id="l10462" class='ln'>10462</a></td><td><span class="pp">#define</span> <a id="10462c9" class="tk">TIM_CCMR1_IC2PSC_0</a>             ((<a id="10462c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10463" id="10463">
<td><a id="l10463" class='ln'>10463</a></td><td><span class="pp">#define</span> <a id="10463c9" class="tk">TIM_CCMR1_IC2PSC_1</a>             ((<a id="10463c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10464" id="10464">
<td><a id="l10464" class='ln'>10464</a></td><td><span class="pp">#define</span> <a id="10464c9" class="tk">TIM_CCMR1_IC2F</a>                 ((<a id="10464c42" class="tk">uint16_t</a>)0xF000)        <span class="ct">/*!&lt;IC2F[3:0] bits (Input Capture 2 Filter)       */</span></td></tr>
<tr name="10465" id="10465">
<td><a id="l10465" class='ln'>10465</a></td><td><span class="pp">#define</span> <a id="10465c9" class="tk">TIM_CCMR1_IC2F_0</a>               ((<a id="10465c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10466" id="10466">
<td><a id="l10466" class='ln'>10466</a></td><td><span class="pp">#define</span> <a id="10466c9" class="tk">TIM_CCMR1_IC2F_1</a>               ((<a id="10466c42" class="tk">uint16_t</a>)0x2000)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10467" id="10467">
<td><a id="l10467" class='ln'>10467</a></td><td><span class="pp">#define</span> <a id="10467c9" class="tk">TIM_CCMR1_IC2F_2</a>               ((<a id="10467c42" class="tk">uint16_t</a>)0x4000)        <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="10468" id="10468">
<td><a id="l10468" class='ln'>10468</a></td><td><span class="pp">#define</span> <a id="10468c9" class="tk">TIM_CCMR1_IC2F_3</a>               ((<a id="10468c42" class="tk">uint16_t</a>)0x8000)        <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="10469" id="10469">
<td><a id="l10469" class='ln'>10469</a></td><td></td></tr>
<tr name="10470" id="10470">
<td><a id="l10470" class='ln'>10470</a></td><td>  <span class="ct">/******************  Bit definition for TIM_CCMR2 register  *******************/</span></td></tr>
<tr name="10471" id="10471">
<td><a id="l10471" class='ln'>10471</a></td><td><span class="pp">#define</span> <a id="10471c9" class="tk">TIM_CCMR2_CC3S</a>                 ((<a id="10471c42" class="tk">uint16_t</a>)0x0003)        <span class="ct">/*!&lt;CC3S[1:0] bits (Capture/Compare 3 Selection)  */</span></td></tr>
<tr name="10472" id="10472">
<td><a id="l10472" class='ln'>10472</a></td><td><span class="pp">#define</span> <a id="10472c9" class="tk">TIM_CCMR2_CC3S_0</a>               ((<a id="10472c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10473" id="10473">
<td><a id="l10473" class='ln'>10473</a></td><td><span class="pp">#define</span> <a id="10473c9" class="tk">TIM_CCMR2_CC3S_1</a>               ((<a id="10473c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10474" id="10474">
<td><a id="l10474" class='ln'>10474</a></td><td><span class="pp">#define</span> <a id="10474c9" class="tk">TIM_CCMR2_OC3FE</a>                ((<a id="10474c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Output Compare 3 Fast enable           */</span></td></tr>
<tr name="10475" id="10475">
<td><a id="l10475" class='ln'>10475</a></td><td><span class="pp">#define</span> <a id="10475c9" class="tk">TIM_CCMR2_OC3PE</a>                ((<a id="10475c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;Output Compare 3 Preload enable        */</span></td></tr>
<tr name="10476" id="10476">
<td><a id="l10476" class='ln'>10476</a></td><td><span class="pp">#define</span> <a id="10476c9" class="tk">TIM_CCMR2_OC3M</a>                 ((<a id="10476c42" class="tk">uint16_t</a>)0x0070)        <span class="ct">/*!&lt;OC3M[2:0] bits (Output Compare 3 Mode) */</span></td></tr>
<tr name="10477" id="10477">
<td><a id="l10477" class='ln'>10477</a></td><td><span class="pp">#define</span> <a id="10477c9" class="tk">TIM_CCMR2_OC3M_0</a>               ((<a id="10477c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10478" id="10478">
<td><a id="l10478" class='ln'>10478</a></td><td><span class="pp">#define</span> <a id="10478c9" class="tk">TIM_CCMR2_OC3M_1</a>               ((<a id="10478c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10479" id="10479">
<td><a id="l10479" class='ln'>10479</a></td><td><span class="pp">#define</span> <a id="10479c9" class="tk">TIM_CCMR2_OC3M_2</a>               ((<a id="10479c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="10480" id="10480">
<td><a id="l10480" class='ln'>10480</a></td><td><span class="pp">#define</span> <a id="10480c9" class="tk">TIM_CCMR2_OC3CE</a>                ((<a id="10480c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;Output Compare 3 Clear Enable */</span></td></tr>
<tr name="10481" id="10481">
<td><a id="l10481" class='ln'>10481</a></td><td><span class="pp">#define</span> <a id="10481c9" class="tk">TIM_CCMR2_CC4S</a>                 ((<a id="10481c42" class="tk">uint16_t</a>)0x0300)        <span class="ct">/*!&lt;CC4S[1:0] bits (Capture/Compare 4 Selection) */</span></td></tr>
<tr name="10482" id="10482">
<td><a id="l10482" class='ln'>10482</a></td><td><span class="pp">#define</span> <a id="10482c9" class="tk">TIM_CCMR2_CC4S_0</a>               ((<a id="10482c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10483" id="10483">
<td><a id="l10483" class='ln'>10483</a></td><td><span class="pp">#define</span> <a id="10483c9" class="tk">TIM_CCMR2_CC4S_1</a>               ((<a id="10483c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10484" id="10484">
<td><a id="l10484" class='ln'>10484</a></td><td><span class="pp">#define</span> <a id="10484c9" class="tk">TIM_CCMR2_OC4FE</a>                ((<a id="10484c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Output Compare 4 Fast enable    */</span></td></tr>
<tr name="10485" id="10485">
<td><a id="l10485" class='ln'>10485</a></td><td><span class="pp">#define</span> <a id="10485c9" class="tk">TIM_CCMR2_OC4PE</a>                ((<a id="10485c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;Output Compare 4 Preload enable */</span></td></tr>
<tr name="10486" id="10486">
<td><a id="l10486" class='ln'>10486</a></td><td><span class="pp">#define</span> <a id="10486c9" class="tk">TIM_CCMR2_OC4M</a>                 ((<a id="10486c42" class="tk">uint16_t</a>)0x7000)        <span class="ct">/*!&lt;OC4M[2:0] bits (Output Compare 4 Mode) */</span></td></tr>
<tr name="10487" id="10487">
<td><a id="l10487" class='ln'>10487</a></td><td><span class="pp">#define</span> <a id="10487c9" class="tk">TIM_CCMR2_OC4M_0</a>               ((<a id="10487c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10488" id="10488">
<td><a id="l10488" class='ln'>10488</a></td><td><span class="pp">#define</span> <a id="10488c9" class="tk">TIM_CCMR2_OC4M_1</a>               ((<a id="10488c42" class="tk">uint16_t</a>)0x2000)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10489" id="10489">
<td><a id="l10489" class='ln'>10489</a></td><td><span class="pp">#define</span> <a id="10489c9" class="tk">TIM_CCMR2_OC4M_2</a>               ((<a id="10489c42" class="tk">uint16_t</a>)0x4000)        <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="10490" id="10490">
<td><a id="l10490" class='ln'>10490</a></td><td><span class="pp">#define</span> <a id="10490c9" class="tk">TIM_CCMR2_OC4CE</a>                ((<a id="10490c42" class="tk">uint16_t</a>)0x8000)        <span class="ct">/*!&lt;Output Compare 4 Clear Enable */</span></td></tr>
<tr name="10491" id="10491">
<td><a id="l10491" class='ln'>10491</a></td><td></td></tr>
<tr name="10492" id="10492">
<td><a id="l10492" class='ln'>10492</a></td><td>  <span class="ct">/*----------------------------------------------------------------------------*/</span></td></tr>
<tr name="10493" id="10493">
<td><a id="l10493" class='ln'>10493</a></td><td><span class="pp">#define</span> <a id="10493c9" class="tk">TIM_CCMR2_IC3PSC</a>               ((<a id="10493c42" class="tk">uint16_t</a>)0x000C)        <span class="ct">/*!&lt;IC3PSC[1:0] bits (Input Capture 3 Prescaler) */</span></td></tr>
<tr name="10494" id="10494">
<td><a id="l10494" class='ln'>10494</a></td><td><span class="pp">#define</span> <a id="10494c9" class="tk">TIM_CCMR2_IC3PSC_0</a>             ((<a id="10494c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10495" id="10495">
<td><a id="l10495" class='ln'>10495</a></td><td><span class="pp">#define</span> <a id="10495c9" class="tk">TIM_CCMR2_IC3PSC_1</a>             ((<a id="10495c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10496" id="10496">
<td><a id="l10496" class='ln'>10496</a></td><td><span class="pp">#define</span> <a id="10496c9" class="tk">TIM_CCMR2_IC3F</a>                 ((<a id="10496c42" class="tk">uint16_t</a>)0x00F0)        <span class="ct">/*!&lt;IC3F[3:0] bits (Input Capture 3 Filter) */</span></td></tr>
<tr name="10497" id="10497">
<td><a id="l10497" class='ln'>10497</a></td><td><span class="pp">#define</span> <a id="10497c9" class="tk">TIM_CCMR2_IC3F_0</a>               ((<a id="10497c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10498" id="10498">
<td><a id="l10498" class='ln'>10498</a></td><td><span class="pp">#define</span> <a id="10498c9" class="tk">TIM_CCMR2_IC3F_1</a>               ((<a id="10498c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10499" id="10499">
<td><a id="l10499" class='ln'>10499</a></td><td><span class="pp">#define</span> <a id="10499c9" class="tk">TIM_CCMR2_IC3F_2</a>               ((<a id="10499c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="10500" id="10500">
<td><a id="l10500" class='ln'>10500</a></td><td><span class="pp">#define</span> <a id="10500c9" class="tk">TIM_CCMR2_IC3F_3</a>               ((<a id="10500c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="10501" id="10501">
<td><a id="l10501" class='ln'>10501</a></td><td><span class="pp">#define</span> <a id="10501c9" class="tk">TIM_CCMR2_IC4PSC</a>               ((<a id="10501c42" class="tk">uint16_t</a>)0x0C00)        <span class="ct">/*!&lt;IC4PSC[1:0] bits (Input Capture 4 Prescaler) */</span></td></tr>
<tr name="10502" id="10502">
<td><a id="l10502" class='ln'>10502</a></td><td><span class="pp">#define</span> <a id="10502c9" class="tk">TIM_CCMR2_IC4PSC_0</a>             ((<a id="10502c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10503" id="10503">
<td><a id="l10503" class='ln'>10503</a></td><td><span class="pp">#define</span> <a id="10503c9" class="tk">TIM_CCMR2_IC4PSC_1</a>             ((<a id="10503c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10504" id="10504">
<td><a id="l10504" class='ln'>10504</a></td><td><span class="pp">#define</span> <a id="10504c9" class="tk">TIM_CCMR2_IC4F</a>                 ((<a id="10504c42" class="tk">uint16_t</a>)0xF000)        <span class="ct">/*!&lt;IC4F[3:0] bits (Input Capture 4 Filter) */</span></td></tr>
<tr name="10505" id="10505">
<td><a id="l10505" class='ln'>10505</a></td><td><span class="pp">#define</span> <a id="10505c9" class="tk">TIM_CCMR2_IC4F_0</a>               ((<a id="10505c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10506" id="10506">
<td><a id="l10506" class='ln'>10506</a></td><td><span class="pp">#define</span> <a id="10506c9" class="tk">TIM_CCMR2_IC4F_1</a>               ((<a id="10506c42" class="tk">uint16_t</a>)0x2000)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10507" id="10507">
<td><a id="l10507" class='ln'>10507</a></td><td><span class="pp">#define</span> <a id="10507c9" class="tk">TIM_CCMR2_IC4F_2</a>               ((<a id="10507c42" class="tk">uint16_t</a>)0x4000)        <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="10508" id="10508">
<td><a id="l10508" class='ln'>10508</a></td><td><span class="pp">#define</span> <a id="10508c9" class="tk">TIM_CCMR2_IC4F_3</a>               ((<a id="10508c42" class="tk">uint16_t</a>)0x8000)        <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="10509" id="10509">
<td><a id="l10509" class='ln'>10509</a></td><td></td></tr>
<tr name="10510" id="10510">
<td><a id="l10510" class='ln'>10510</a></td><td>  <span class="ct">/*******************  Bit definition for TIM_CCER register  *******************/</span></td></tr>
<tr name="10511" id="10511">
<td><a id="l10511" class='ln'>10511</a></td><td><span class="pp">#define</span> <a id="10511c9" class="tk">TIM_CCER_CC1E</a>                  ((<a id="10511c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Capture/Compare 1 output enable                 */</span></td></tr>
<tr name="10512" id="10512">
<td><a id="l10512" class='ln'>10512</a></td><td><span class="pp">#define</span> <a id="10512c9" class="tk">TIM_CCER_CC1P</a>                  ((<a id="10512c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Capture/Compare 1 output Polarity               */</span></td></tr>
<tr name="10513" id="10513">
<td><a id="l10513" class='ln'>10513</a></td><td><span class="pp">#define</span> <a id="10513c9" class="tk">TIM_CCER_CC1NE</a>                 ((<a id="10513c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Capture/Compare 1 Complementary output enable   */</span></td></tr>
<tr name="10514" id="10514">
<td><a id="l10514" class='ln'>10514</a></td><td><span class="pp">#define</span> <a id="10514c9" class="tk">TIM_CCER_CC1NP</a>                 ((<a id="10514c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;Capture/Compare 1 Complementary output Polarity */</span></td></tr>
<tr name="10515" id="10515">
<td><a id="l10515" class='ln'>10515</a></td><td><span class="pp">#define</span> <a id="10515c9" class="tk">TIM_CCER_CC2E</a>                  ((<a id="10515c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Capture/Compare 2 output enable                 */</span></td></tr>
<tr name="10516" id="10516">
<td><a id="l10516" class='ln'>10516</a></td><td><span class="pp">#define</span> <a id="10516c9" class="tk">TIM_CCER_CC2P</a>                  ((<a id="10516c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;Capture/Compare 2 output Polarity               */</span></td></tr>
<tr name="10517" id="10517">
<td><a id="l10517" class='ln'>10517</a></td><td><span class="pp">#define</span> <a id="10517c9" class="tk">TIM_CCER_CC2NE</a>                 ((<a id="10517c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;Capture/Compare 2 Complementary output enable   */</span></td></tr>
<tr name="10518" id="10518">
<td><a id="l10518" class='ln'>10518</a></td><td><span class="pp">#define</span> <a id="10518c9" class="tk">TIM_CCER_CC2NP</a>                 ((<a id="10518c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;Capture/Compare 2 Complementary output Polarity */</span></td></tr>
<tr name="10519" id="10519">
<td><a id="l10519" class='ln'>10519</a></td><td><span class="pp">#define</span> <a id="10519c9" class="tk">TIM_CCER_CC3E</a>                  ((<a id="10519c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;Capture/Compare 3 output enable                 */</span></td></tr>
<tr name="10520" id="10520">
<td><a id="l10520" class='ln'>10520</a></td><td><span class="pp">#define</span> <a id="10520c9" class="tk">TIM_CCER_CC3P</a>                  ((<a id="10520c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Capture/Compare 3 output Polarity               */</span></td></tr>
<tr name="10521" id="10521">
<td><a id="l10521" class='ln'>10521</a></td><td><span class="pp">#define</span> <a id="10521c9" class="tk">TIM_CCER_CC3NE</a>                 ((<a id="10521c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Capture/Compare 3 Complementary output enable   */</span></td></tr>
<tr name="10522" id="10522">
<td><a id="l10522" class='ln'>10522</a></td><td><span class="pp">#define</span> <a id="10522c9" class="tk">TIM_CCER_CC3NP</a>                 ((<a id="10522c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;Capture/Compare 3 Complementary output Polarity */</span></td></tr>
<tr name="10523" id="10523">
<td><a id="l10523" class='ln'>10523</a></td><td><span class="pp">#define</span> <a id="10523c9" class="tk">TIM_CCER_CC4E</a>                  ((<a id="10523c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;Capture/Compare 4 output enable                 */</span></td></tr>
<tr name="10524" id="10524">
<td><a id="l10524" class='ln'>10524</a></td><td><span class="pp">#define</span> <a id="10524c9" class="tk">TIM_CCER_CC4P</a>                  ((<a id="10524c42" class="tk">uint16_t</a>)0x2000)        <span class="ct">/*!&lt;Capture/Compare 4 output Polarity               */</span></td></tr>
<tr name="10525" id="10525">
<td><a id="l10525" class='ln'>10525</a></td><td><span class="pp">#define</span> <a id="10525c9" class="tk">TIM_CCER_CC4NP</a>                 ((<a id="10525c42" class="tk">uint16_t</a>)0x8000)        <span class="ct">/*!&lt;Capture/Compare 4 Complementary output Polarity */</span></td></tr>
<tr name="10526" id="10526">
<td><a id="l10526" class='ln'>10526</a></td><td></td></tr>
<tr name="10527" id="10527">
<td><a id="l10527" class='ln'>10527</a></td><td>  <span class="ct">/*******************  Bit definition for TIM_CNT register  ********************/</span></td></tr>
<tr name="10528" id="10528">
<td><a id="l10528" class='ln'>10528</a></td><td><span class="pp">#define</span> <a id="10528c9" class="tk">TIM_CNT_CNT</a>                    ((<a id="10528c42" class="tk">uint16_t</a>)0xFFFF)        <span class="ct">/*!&lt;Counter Value            */</span></td></tr>
<tr name="10529" id="10529">
<td><a id="l10529" class='ln'>10529</a></td><td></td></tr>
<tr name="10530" id="10530">
<td><a id="l10530" class='ln'>10530</a></td><td>  <span class="ct">/*******************  Bit definition for TIM_PSC register  ********************/</span></td></tr>
<tr name="10531" id="10531">
<td><a id="l10531" class='ln'>10531</a></td><td><span class="pp">#define</span> <a id="10531c9" class="tk">TIM_PSC_PSC</a>                    ((<a id="10531c42" class="tk">uint16_t</a>)0xFFFF)        <span class="ct">/*!&lt;Prescaler Value          */</span></td></tr>
<tr name="10532" id="10532">
<td><a id="l10532" class='ln'>10532</a></td><td></td></tr>
<tr name="10533" id="10533">
<td><a id="l10533" class='ln'>10533</a></td><td>  <span class="ct">/*******************  Bit definition for TIM_ARR register  ********************/</span></td></tr>
<tr name="10534" id="10534">
<td><a id="l10534" class='ln'>10534</a></td><td><span class="pp">#define</span> <a id="10534c9" class="tk">TIM_ARR_ARR</a>                    ((<a id="10534c42" class="tk">uint16_t</a>)0xFFFF)        <span class="ct">/*!&lt;actual auto-reload Value */</span></td></tr>
<tr name="10535" id="10535">
<td><a id="l10535" class='ln'>10535</a></td><td></td></tr>
<tr name="10536" id="10536">
<td><a id="l10536" class='ln'>10536</a></td><td>  <span class="ct">/*******************  Bit definition for TIM_RCR register  ********************/</span></td></tr>
<tr name="10537" id="10537">
<td><a id="l10537" class='ln'>10537</a></td><td><span class="pp">#define</span> <a id="10537c9" class="tk">TIM_RCR_REP</a>                    ((<a id="10537c42" class="tk">uint8_t</a>)0xFF)           <span class="ct">/*!&lt;Repetition Counter Value */</span></td></tr>
<tr name="10538" id="10538">
<td><a id="l10538" class='ln'>10538</a></td><td></td></tr>
<tr name="10539" id="10539">
<td><a id="l10539" class='ln'>10539</a></td><td>  <span class="ct">/*******************  Bit definition for TIM_CCR1 register  *******************/</span></td></tr>
<tr name="10540" id="10540">
<td><a id="l10540" class='ln'>10540</a></td><td><span class="pp">#define</span> <a id="10540c9" class="tk">TIM_CCR1_CCR1</a>                  ((<a id="10540c42" class="tk">uint16_t</a>)0xFFFF)        <span class="ct">/*!&lt;Capture/Compare 1 Value  */</span></td></tr>
<tr name="10541" id="10541">
<td><a id="l10541" class='ln'>10541</a></td><td></td></tr>
<tr name="10542" id="10542">
<td><a id="l10542" class='ln'>10542</a></td><td>  <span class="ct">/*******************  Bit definition for TIM_CCR2 register  *******************/</span></td></tr>
<tr name="10543" id="10543">
<td><a id="l10543" class='ln'>10543</a></td><td><span class="pp">#define</span> <a id="10543c9" class="tk">TIM_CCR2_CCR2</a>                  ((<a id="10543c42" class="tk">uint16_t</a>)0xFFFF)        <span class="ct">/*!&lt;Capture/Compare 2 Value  */</span></td></tr>
<tr name="10544" id="10544">
<td><a id="l10544" class='ln'>10544</a></td><td></td></tr>
<tr name="10545" id="10545">
<td><a id="l10545" class='ln'>10545</a></td><td>  <span class="ct">/*******************  Bit definition for TIM_CCR3 register  *******************/</span></td></tr>
<tr name="10546" id="10546">
<td><a id="l10546" class='ln'>10546</a></td><td><span class="pp">#define</span> <a id="10546c9" class="tk">TIM_CCR3_CCR3</a>                  ((<a id="10546c42" class="tk">uint16_t</a>)0xFFFF)        <span class="ct">/*!&lt;Capture/Compare 3 Value  */</span></td></tr>
<tr name="10547" id="10547">
<td><a id="l10547" class='ln'>10547</a></td><td></td></tr>
<tr name="10548" id="10548">
<td><a id="l10548" class='ln'>10548</a></td><td>  <span class="ct">/*******************  Bit definition for TIM_CCR4 register  *******************/</span></td></tr>
<tr name="10549" id="10549">
<td><a id="l10549" class='ln'>10549</a></td><td><span class="pp">#define</span> <a id="10549c9" class="tk">TIM_CCR4_CCR4</a>                  ((<a id="10549c42" class="tk">uint16_t</a>)0xFFFF)        <span class="ct">/*!&lt;Capture/Compare 4 Value  */</span></td></tr>
<tr name="10550" id="10550">
<td><a id="l10550" class='ln'>10550</a></td><td></td></tr>
<tr name="10551" id="10551">
<td><a id="l10551" class='ln'>10551</a></td><td>  <span class="ct">/*******************  Bit definition for TIM_BDTR register  *******************/</span></td></tr>
<tr name="10552" id="10552">
<td><a id="l10552" class='ln'>10552</a></td><td><span class="pp">#define</span> <a id="10552c9" class="tk">TIM_BDTR_DTG</a>                   ((<a id="10552c42" class="tk">uint16_t</a>)0x00FF)        <span class="ct">/*!&lt;DTG[0:7] bits (Dead-Time Generator set-up) */</span></td></tr>
<tr name="10553" id="10553">
<td><a id="l10553" class='ln'>10553</a></td><td><span class="pp">#define</span> <a id="10553c9" class="tk">TIM_BDTR_DTG_0</a>                 ((<a id="10553c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10554" id="10554">
<td><a id="l10554" class='ln'>10554</a></td><td><span class="pp">#define</span> <a id="10554c9" class="tk">TIM_BDTR_DTG_1</a>                 ((<a id="10554c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10555" id="10555">
<td><a id="l10555" class='ln'>10555</a></td><td><span class="pp">#define</span> <a id="10555c9" class="tk">TIM_BDTR_DTG_2</a>                 ((<a id="10555c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="10556" id="10556">
<td><a id="l10556" class='ln'>10556</a></td><td><span class="pp">#define</span> <a id="10556c9" class="tk">TIM_BDTR_DTG_3</a>                 ((<a id="10556c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="10557" id="10557">
<td><a id="l10557" class='ln'>10557</a></td><td><span class="pp">#define</span> <a id="10557c9" class="tk">TIM_BDTR_DTG_4</a>                 ((<a id="10557c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="10558" id="10558">
<td><a id="l10558" class='ln'>10558</a></td><td><span class="pp">#define</span> <a id="10558c9" class="tk">TIM_BDTR_DTG_5</a>                 ((<a id="10558c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="10559" id="10559">
<td><a id="l10559" class='ln'>10559</a></td><td><span class="pp">#define</span> <a id="10559c9" class="tk">TIM_BDTR_DTG_6</a>                 ((<a id="10559c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="10560" id="10560">
<td><a id="l10560" class='ln'>10560</a></td><td><span class="pp">#define</span> <a id="10560c9" class="tk">TIM_BDTR_DTG_7</a>                 ((<a id="10560c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="10561" id="10561">
<td><a id="l10561" class='ln'>10561</a></td><td><span class="pp">#define</span> <a id="10561c9" class="tk">TIM_BDTR_LOCK</a>                  ((<a id="10561c42" class="tk">uint16_t</a>)0x0300)        <span class="ct">/*!&lt;LOCK[1:0] bits (Lock Configuration) */</span></td></tr>
<tr name="10562" id="10562">
<td><a id="l10562" class='ln'>10562</a></td><td><span class="pp">#define</span> <a id="10562c9" class="tk">TIM_BDTR_LOCK_0</a>                ((<a id="10562c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10563" id="10563">
<td><a id="l10563" class='ln'>10563</a></td><td><span class="pp">#define</span> <a id="10563c9" class="tk">TIM_BDTR_LOCK_1</a>                ((<a id="10563c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10564" id="10564">
<td><a id="l10564" class='ln'>10564</a></td><td><span class="pp">#define</span> <a id="10564c9" class="tk">TIM_BDTR_OSSI</a>                  ((<a id="10564c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Off-State Selection for Idle mode */</span></td></tr>
<tr name="10565" id="10565">
<td><a id="l10565" class='ln'>10565</a></td><td><span class="pp">#define</span> <a id="10565c9" class="tk">TIM_BDTR_OSSR</a>                  ((<a id="10565c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;Off-State Selection for Run mode  */</span></td></tr>
<tr name="10566" id="10566">
<td><a id="l10566" class='ln'>10566</a></td><td><span class="pp">#define</span> <a id="10566c9" class="tk">TIM_BDTR_BKE</a>                   ((<a id="10566c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;Break enable                      */</span></td></tr>
<tr name="10567" id="10567">
<td><a id="l10567" class='ln'>10567</a></td><td><span class="pp">#define</span> <a id="10567c9" class="tk">TIM_BDTR_BKP</a>                   ((<a id="10567c42" class="tk">uint16_t</a>)0x2000)        <span class="ct">/*!&lt;Break Polarity                    */</span></td></tr>
<tr name="10568" id="10568">
<td><a id="l10568" class='ln'>10568</a></td><td><span class="pp">#define</span> <a id="10568c9" class="tk">TIM_BDTR_AOE</a>                   ((<a id="10568c42" class="tk">uint16_t</a>)0x4000)        <span class="ct">/*!&lt;Automatic Output enable           */</span></td></tr>
<tr name="10569" id="10569">
<td><a id="l10569" class='ln'>10569</a></td><td><span class="pp">#define</span> <a id="10569c9" class="tk">TIM_BDTR_MOE</a>                   ((<a id="10569c42" class="tk">uint16_t</a>)0x8000)        <span class="ct">/*!&lt;Main Output enable                */</span></td></tr>
<tr name="10570" id="10570">
<td><a id="l10570" class='ln'>10570</a></td><td></td></tr>
<tr name="10571" id="10571">
<td><a id="l10571" class='ln'>10571</a></td><td>  <span class="ct">/*******************  Bit definition for TIM_DCR register  ********************/</span></td></tr>
<tr name="10572" id="10572">
<td><a id="l10572" class='ln'>10572</a></td><td><span class="pp">#define</span> <a id="10572c9" class="tk">TIM_DCR_DBA</a>                    ((<a id="10572c42" class="tk">uint16_t</a>)0x001F)        <span class="ct">/*!&lt;DBA[4:0] bits (DMA Base Address) */</span></td></tr>
<tr name="10573" id="10573">
<td><a id="l10573" class='ln'>10573</a></td><td><span class="pp">#define</span> <a id="10573c9" class="tk">TIM_DCR_DBA_0</a>                  ((<a id="10573c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10574" id="10574">
<td><a id="l10574" class='ln'>10574</a></td><td><span class="pp">#define</span> <a id="10574c9" class="tk">TIM_DCR_DBA_1</a>                  ((<a id="10574c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10575" id="10575">
<td><a id="l10575" class='ln'>10575</a></td><td><span class="pp">#define</span> <a id="10575c9" class="tk">TIM_DCR_DBA_2</a>                  ((<a id="10575c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="10576" id="10576">
<td><a id="l10576" class='ln'>10576</a></td><td><span class="pp">#define</span> <a id="10576c9" class="tk">TIM_DCR_DBA_3</a>                  ((<a id="10576c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="10577" id="10577">
<td><a id="l10577" class='ln'>10577</a></td><td><span class="pp">#define</span> <a id="10577c9" class="tk">TIM_DCR_DBA_4</a>                  ((<a id="10577c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="10578" id="10578">
<td><a id="l10578" class='ln'>10578</a></td><td><span class="pp">#define</span> <a id="10578c9" class="tk">TIM_DCR_DBL</a>                    ((<a id="10578c42" class="tk">uint16_t</a>)0x1F00)        <span class="ct">/*!&lt;DBL[4:0] bits (DMA Burst Length) */</span></td></tr>
<tr name="10579" id="10579">
<td><a id="l10579" class='ln'>10579</a></td><td><span class="pp">#define</span> <a id="10579c9" class="tk">TIM_DCR_DBL_0</a>                  ((<a id="10579c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10580" id="10580">
<td><a id="l10580" class='ln'>10580</a></td><td><span class="pp">#define</span> <a id="10580c9" class="tk">TIM_DCR_DBL_1</a>                  ((<a id="10580c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10581" id="10581">
<td><a id="l10581" class='ln'>10581</a></td><td><span class="pp">#define</span> <a id="10581c9" class="tk">TIM_DCR_DBL_2</a>                  ((<a id="10581c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="10582" id="10582">
<td><a id="l10582" class='ln'>10582</a></td><td><span class="pp">#define</span> <a id="10582c9" class="tk">TIM_DCR_DBL_3</a>                  ((<a id="10582c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="10583" id="10583">
<td><a id="l10583" class='ln'>10583</a></td><td><span class="pp">#define</span> <a id="10583c9" class="tk">TIM_DCR_DBL_4</a>                  ((<a id="10583c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="10584" id="10584">
<td><a id="l10584" class='ln'>10584</a></td><td></td></tr>
<tr name="10585" id="10585">
<td><a id="l10585" class='ln'>10585</a></td><td>  <span class="ct">/*******************  Bit definition for TIM_DMAR register  *******************/</span></td></tr>
<tr name="10586" id="10586">
<td><a id="l10586" class='ln'>10586</a></td><td><span class="pp">#define</span> <a id="10586c9" class="tk">TIM_DMAR_DMAB</a>                  ((<a id="10586c42" class="tk">uint16_t</a>)0xFFFF)        <span class="ct">/*!&lt;DMA register for burst accesses                    */</span></td></tr>
<tr name="10587" id="10587">
<td><a id="l10587" class='ln'>10587</a></td><td></td></tr>
<tr name="10588" id="10588">
<td><a id="l10588" class='ln'>10588</a></td><td>  <span class="ct">/*******************  Bit definition for TIM_OR register  *********************/</span></td></tr>
<tr name="10589" id="10589">
<td><a id="l10589" class='ln'>10589</a></td><td><span class="pp">#define</span> <a id="10589c9" class="tk">TIM_OR_TI4_RMP</a>                 ((<a id="10589c42" class="tk">uint16_t</a>)0x00C0)        <span class="ct">/*!&lt;TI4_RMP[1:0] bits (TIM5 Input 4 remap)             */</span></td></tr>
<tr name="10590" id="10590">
<td><a id="l10590" class='ln'>10590</a></td><td><span class="pp">#define</span> <a id="10590c9" class="tk">TIM_OR_TI4_RMP_0</a>               ((<a id="10590c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10591" id="10591">
<td><a id="l10591" class='ln'>10591</a></td><td><span class="pp">#define</span> <a id="10591c9" class="tk">TIM_OR_TI4_RMP_1</a>               ((<a id="10591c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10592" id="10592">
<td><a id="l10592" class='ln'>10592</a></td><td><span class="pp">#define</span> <a id="10592c9" class="tk">TIM_OR_ITR1_RMP</a>                ((<a id="10592c42" class="tk">uint16_t</a>)0x0C00)        <span class="ct">/*!&lt;ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap) */</span></td></tr>
<tr name="10593" id="10593">
<td><a id="l10593" class='ln'>10593</a></td><td><span class="pp">#define</span> <a id="10593c9" class="tk">TIM_OR_ITR1_RMP_0</a>              ((<a id="10593c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10594" id="10594">
<td><a id="l10594" class='ln'>10594</a></td><td><span class="pp">#define</span> <a id="10594c9" class="tk">TIM_OR_ITR1_RMP_1</a>              ((<a id="10594c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10595" id="10595">
<td><a id="l10595" class='ln'>10595</a></td><td><span class="pp">#if</span> <a id="10595c5" class="tk">defined</a>(<a id="10595c13" class="tk">STM32F410xx</a>)</td></tr>
<tr name="10596" id="10596">
<td><a id="l10596" class='ln'>10596</a></td><td></td></tr>
<tr name="10597" id="10597">
<td><a id="l10597" class='ln'>10597</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="10598" id="10598">
<td><a id="l10598" class='ln'>10598</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="10599" id="10599">
<td><a id="l10599" class='ln'>10599</a></td><td>  <span class="ct">/*                         Low Power Timer (LPTIM)                            */</span></td></tr>
<tr name="10600" id="10600">
<td><a id="l10600" class='ln'>10600</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="10601" id="10601">
<td><a id="l10601" class='ln'>10601</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="10602" id="10602">
<td><a id="l10602" class='ln'>10602</a></td><td>  <span class="ct">/******************  Bit definition for LPTIM_ISR register  *******************/</span></td></tr>
<tr name="10603" id="10603">
<td><a id="l10603" class='ln'>10603</a></td><td><span class="pp">#define</span> <a id="10603c9" class="tk">LPTIM_ISR_CMPM</a>                 ((<a id="10603c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Compare match                       */</span></td></tr>
<tr name="10604" id="10604">
<td><a id="l10604" class='ln'>10604</a></td><td><span class="pp">#define</span> <a id="10604c9" class="tk">LPTIM_ISR_ARRM</a>                 ((<a id="10604c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Autoreload match                    */</span></td></tr>
<tr name="10605" id="10605">
<td><a id="l10605" class='ln'>10605</a></td><td><span class="pp">#define</span> <a id="10605c9" class="tk">LPTIM_ISR_EXTTRIG</a>              ((<a id="10605c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; External trigger edge event         */</span></td></tr>
<tr name="10606" id="10606">
<td><a id="l10606" class='ln'>10606</a></td><td><span class="pp">#define</span> <a id="10606c9" class="tk">LPTIM_ISR_CMPOK</a>                ((<a id="10606c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Compare register update OK          */</span></td></tr>
<tr name="10607" id="10607">
<td><a id="l10607" class='ln'>10607</a></td><td><span class="pp">#define</span> <a id="10607c9" class="tk">LPTIM_ISR_ARROK</a>                ((<a id="10607c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Autoreload register update OK       */</span></td></tr>
<tr name="10608" id="10608">
<td><a id="l10608" class='ln'>10608</a></td><td><span class="pp">#define</span> <a id="10608c9" class="tk">LPTIM_ISR_UP</a>                   ((<a id="10608c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Counter direction change down to up */</span></td></tr>
<tr name="10609" id="10609">
<td><a id="l10609" class='ln'>10609</a></td><td><span class="pp">#define</span> <a id="10609c9" class="tk">LPTIM_ISR_DOWN</a>                 ((<a id="10609c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; Counter direction change up to down */</span></td></tr>
<tr name="10610" id="10610">
<td><a id="l10610" class='ln'>10610</a></td><td></td></tr>
<tr name="10611" id="10611">
<td><a id="l10611" class='ln'>10611</a></td><td>  <span class="ct">/******************  Bit definition for LPTIM_ICR register  *******************/</span></td></tr>
<tr name="10612" id="10612">
<td><a id="l10612" class='ln'>10612</a></td><td><span class="pp">#define</span> <a id="10612c9" class="tk">LPTIM_ICR_CMPMCF</a>               ((<a id="10612c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Compare match Clear Flag                       */</span></td></tr>
<tr name="10613" id="10613">
<td><a id="l10613" class='ln'>10613</a></td><td><span class="pp">#define</span> <a id="10613c9" class="tk">LPTIM_ICR_ARRMCF</a>               ((<a id="10613c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Autoreload match Clear Flag                    */</span></td></tr>
<tr name="10614" id="10614">
<td><a id="l10614" class='ln'>10614</a></td><td><span class="pp">#define</span> <a id="10614c9" class="tk">LPTIM_ICR_EXTTRIGCF</a>            ((<a id="10614c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; External trigger edge event Clear Flag         */</span></td></tr>
<tr name="10615" id="10615">
<td><a id="l10615" class='ln'>10615</a></td><td><span class="pp">#define</span> <a id="10615c9" class="tk">LPTIM_ICR_CMPOKCF</a>              ((<a id="10615c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Compare register update OK Clear Flag          */</span></td></tr>
<tr name="10616" id="10616">
<td><a id="l10616" class='ln'>10616</a></td><td><span class="pp">#define</span> <a id="10616c9" class="tk">LPTIM_ICR_ARROKCF</a>              ((<a id="10616c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Autoreload register update OK Clear Flag       */</span></td></tr>
<tr name="10617" id="10617">
<td><a id="l10617" class='ln'>10617</a></td><td><span class="pp">#define</span> <a id="10617c9" class="tk">LPTIM_ICR_UPCF</a>                 ((<a id="10617c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Counter direction change down to up Clear Flag */</span></td></tr>
<tr name="10618" id="10618">
<td><a id="l10618" class='ln'>10618</a></td><td><span class="pp">#define</span> <a id="10618c9" class="tk">LPTIM_ICR_DOWNCF</a>               ((<a id="10618c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; Counter direction change up to down Clear Flag */</span></td></tr>
<tr name="10619" id="10619">
<td><a id="l10619" class='ln'>10619</a></td><td></td></tr>
<tr name="10620" id="10620">
<td><a id="l10620" class='ln'>10620</a></td><td>  <span class="ct">/******************  Bit definition for LPTIM_IER register ********************/</span></td></tr>
<tr name="10621" id="10621">
<td><a id="l10621" class='ln'>10621</a></td><td><span class="pp">#define</span> <a id="10621c9" class="tk">LPTIM_IER_CMPMIE</a>               ((<a id="10621c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Compare match Interrupt Enable                       */</span></td></tr>
<tr name="10622" id="10622">
<td><a id="l10622" class='ln'>10622</a></td><td><span class="pp">#define</span> <a id="10622c9" class="tk">LPTIM_IER_ARRMIE</a>               ((<a id="10622c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Autoreload match Interrupt Enable                    */</span></td></tr>
<tr name="10623" id="10623">
<td><a id="l10623" class='ln'>10623</a></td><td><span class="pp">#define</span> <a id="10623c9" class="tk">LPTIM_IER_EXTTRIGIE</a>            ((<a id="10623c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; External trigger edge event Interrupt Enable         */</span></td></tr>
<tr name="10624" id="10624">
<td><a id="l10624" class='ln'>10624</a></td><td><span class="pp">#define</span> <a id="10624c9" class="tk">LPTIM_IER_CMPOKIE</a>              ((<a id="10624c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Compare register update OK Interrupt Enable          */</span></td></tr>
<tr name="10625" id="10625">
<td><a id="l10625" class='ln'>10625</a></td><td><span class="pp">#define</span> <a id="10625c9" class="tk">LPTIM_IER_ARROKIE</a>              ((<a id="10625c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Autoreload register update OK Interrupt Enable       */</span></td></tr>
<tr name="10626" id="10626">
<td><a id="l10626" class='ln'>10626</a></td><td><span class="pp">#define</span> <a id="10626c9" class="tk">LPTIM_IER_UPIE</a>                 ((<a id="10626c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/*!&lt; Counter direction change down to up Interrupt Enable */</span></td></tr>
<tr name="10627" id="10627">
<td><a id="l10627" class='ln'>10627</a></td><td><span class="pp">#define</span> <a id="10627c9" class="tk">LPTIM_IER_DOWNIE</a>               ((<a id="10627c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; Counter direction change up to down Interrupt Enable */</span></td></tr>
<tr name="10628" id="10628">
<td><a id="l10628" class='ln'>10628</a></td><td></td></tr>
<tr name="10629" id="10629">
<td><a id="l10629" class='ln'>10629</a></td><td>  <span class="ct">/******************  Bit definition for LPTIM_CFGR register *******************/</span></td></tr>
<tr name="10630" id="10630">
<td><a id="l10630" class='ln'>10630</a></td><td><span class="pp">#define</span> <a id="10630c9" class="tk">LPTIM_CFGR_CKSEL</a>               ((<a id="10630c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Clock selector */</span></td></tr>
<tr name="10631" id="10631">
<td><a id="l10631" class='ln'>10631</a></td><td><span class="pp">#define</span> <a id="10631c9" class="tk">LPTIM_CFGR_CKPOL</a>               ((<a id="10631c42" class="tk">uint32_t</a>)0x00000006)    <span class="ct">/*!&lt; CKPOL[1:0] bits (Clock polarity) */</span></td></tr>
<tr name="10632" id="10632">
<td><a id="l10632" class='ln'>10632</a></td><td><span class="pp">#define</span> <a id="10632c9" class="tk">LPTIM_CFGR_CKPOL_0</a>             ((<a id="10632c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="10633" id="10633">
<td><a id="l10633" class='ln'>10633</a></td><td><span class="pp">#define</span> <a id="10633c9" class="tk">LPTIM_CFGR_CKPOL_1</a>             ((<a id="10633c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="10634" id="10634">
<td><a id="l10634" class='ln'>10634</a></td><td><span class="pp">#define</span> <a id="10634c9" class="tk">LPTIM_CFGR_CKFLT</a>               ((<a id="10634c42" class="tk">uint32_t</a>)0x00000018)    <span class="ct">/*!&lt; CKFLT[1:0] bits (Configurable digital filter for external clock) */</span></td></tr>
<tr name="10635" id="10635">
<td><a id="l10635" class='ln'>10635</a></td><td><span class="pp">#define</span> <a id="10635c9" class="tk">LPTIM_CFGR_CKFLT_0</a>             ((<a id="10635c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="10636" id="10636">
<td><a id="l10636" class='ln'>10636</a></td><td><span class="pp">#define</span> <a id="10636c9" class="tk">LPTIM_CFGR_CKFLT_1</a>             ((<a id="10636c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="10637" id="10637">
<td><a id="l10637" class='ln'>10637</a></td><td><span class="pp">#define</span> <a id="10637c9" class="tk">LPTIM_CFGR_TRGFLT</a>              ((<a id="10637c42" class="tk">uint32_t</a>)0x000000C0)    <span class="ct">/*!&lt; TRGFLT[1:0] bits (Configurable digital filter for trigger) */</span></td></tr>
<tr name="10638" id="10638">
<td><a id="l10638" class='ln'>10638</a></td><td><span class="pp">#define</span> <a id="10638c9" class="tk">LPTIM_CFGR_TRGFLT_0</a>            ((<a id="10638c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="10639" id="10639">
<td><a id="l10639" class='ln'>10639</a></td><td><span class="pp">#define</span> <a id="10639c9" class="tk">LPTIM_CFGR_TRGFLT_1</a>            ((<a id="10639c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="10640" id="10640">
<td><a id="l10640" class='ln'>10640</a></td><td><span class="pp">#define</span> <a id="10640c9" class="tk">LPTIM_CFGR_PRESC</a>               ((<a id="10640c42" class="tk">uint32_t</a>)0x00000E00)    <span class="ct">/*!&lt; PRESC[2:0] bits (Clock prescaler) */</span></td></tr>
<tr name="10641" id="10641">
<td><a id="l10641" class='ln'>10641</a></td><td><span class="pp">#define</span> <a id="10641c9" class="tk">LPTIM_CFGR_PRESC_0</a>             ((<a id="10641c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="10642" id="10642">
<td><a id="l10642" class='ln'>10642</a></td><td><span class="pp">#define</span> <a id="10642c9" class="tk">LPTIM_CFGR_PRESC_1</a>             ((<a id="10642c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="10643" id="10643">
<td><a id="l10643" class='ln'>10643</a></td><td><span class="pp">#define</span> <a id="10643c9" class="tk">LPTIM_CFGR_PRESC_2</a>             ((<a id="10643c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/*!&lt; Bit 2 */</span></td></tr>
<tr name="10644" id="10644">
<td><a id="l10644" class='ln'>10644</a></td><td><span class="pp">#define</span> <a id="10644c9" class="tk">LPTIM_CFGR_TRIGSEL</a>             ((<a id="10644c42" class="tk">uint32_t</a>)0x0000E000)    <span class="ct">/*!&lt; TRIGSEL[2:0]] bits (Trigger selector) */</span></td></tr>
<tr name="10645" id="10645">
<td><a id="l10645" class='ln'>10645</a></td><td><span class="pp">#define</span> <a id="10645c9" class="tk">LPTIM_CFGR_TRIGSEL_0</a>           ((<a id="10645c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="10646" id="10646">
<td><a id="l10646" class='ln'>10646</a></td><td><span class="pp">#define</span> <a id="10646c9" class="tk">LPTIM_CFGR_TRIGSEL_1</a>           ((<a id="10646c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="10647" id="10647">
<td><a id="l10647" class='ln'>10647</a></td><td><span class="pp">#define</span> <a id="10647c9" class="tk">LPTIM_CFGR_TRIGSEL_2</a>           ((<a id="10647c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/*!&lt; Bit 2 */</span></td></tr>
<tr name="10648" id="10648">
<td><a id="l10648" class='ln'>10648</a></td><td><span class="pp">#define</span> <a id="10648c9" class="tk">LPTIM_CFGR_TRIGEN</a>              ((<a id="10648c42" class="tk">uint32_t</a>)0x00060000)    <span class="ct">/*!&lt; TRIGEN[1:0] bits (Trigger enable and polarity) */</span></td></tr>
<tr name="10649" id="10649">
<td><a id="l10649" class='ln'>10649</a></td><td><span class="pp">#define</span> <a id="10649c9" class="tk">LPTIM_CFGR_TRIGEN_0</a>            ((<a id="10649c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="10650" id="10650">
<td><a id="l10650" class='ln'>10650</a></td><td><span class="pp">#define</span> <a id="10650c9" class="tk">LPTIM_CFGR_TRIGEN_1</a>            ((<a id="10650c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="10651" id="10651">
<td><a id="l10651" class='ln'>10651</a></td><td><span class="pp">#define</span> <a id="10651c9" class="tk">LPTIM_CFGR_TIMOUT</a>              ((<a id="10651c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/*!&lt; Timout enable           */</span></td></tr>
<tr name="10652" id="10652">
<td><a id="l10652" class='ln'>10652</a></td><td><span class="pp">#define</span> <a id="10652c9" class="tk">LPTIM_CFGR_WAVE</a>                ((<a id="10652c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/*!&lt; Waveform shape          */</span></td></tr>
<tr name="10653" id="10653">
<td><a id="l10653" class='ln'>10653</a></td><td><span class="pp">#define</span> <a id="10653c9" class="tk">LPTIM_CFGR_WAVPOL</a>              ((<a id="10653c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/*!&lt; Waveform shape polarity */</span></td></tr>
<tr name="10654" id="10654">
<td><a id="l10654" class='ln'>10654</a></td><td><span class="pp">#define</span> <a id="10654c9" class="tk">LPTIM_CFGR_PRELOAD</a>             ((<a id="10654c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/*!&lt; Reg update mode         */</span></td></tr>
<tr name="10655" id="10655">
<td><a id="l10655" class='ln'>10655</a></td><td><span class="pp">#define</span> <a id="10655c9" class="tk">LPTIM_CFGR_COUNTMODE</a>           ((<a id="10655c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/*!&lt; Counter mode enable     */</span></td></tr>
<tr name="10656" id="10656">
<td><a id="l10656" class='ln'>10656</a></td><td><span class="pp">#define</span> <a id="10656c9" class="tk">LPTIM_CFGR_ENC</a>                 ((<a id="10656c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/*!&lt; Encoder mode enable     */</span></td></tr>
<tr name="10657" id="10657">
<td><a id="l10657" class='ln'>10657</a></td><td></td></tr>
<tr name="10658" id="10658">
<td><a id="l10658" class='ln'>10658</a></td><td>  <span class="ct">/******************  Bit definition for LPTIM_CR register  ********************/</span></td></tr>
<tr name="10659" id="10659">
<td><a id="l10659" class='ln'>10659</a></td><td><span class="pp">#define</span> <a id="10659c9" class="tk">LPTIM_CR_ENABLE</a>                ((<a id="10659c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; LPTIMer enable                 */</span></td></tr>
<tr name="10660" id="10660">
<td><a id="l10660" class='ln'>10660</a></td><td><span class="pp">#define</span> <a id="10660c9" class="tk">LPTIM_CR_SNGSTRT</a>               ((<a id="10660c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Timer start in single mode     */</span></td></tr>
<tr name="10661" id="10661">
<td><a id="l10661" class='ln'>10661</a></td><td><span class="pp">#define</span> <a id="10661c9" class="tk">LPTIM_CR_CNTSTRT</a>               ((<a id="10661c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/*!&lt; Timer start in continuous mode */</span></td></tr>
<tr name="10662" id="10662">
<td><a id="l10662" class='ln'>10662</a></td><td></td></tr>
<tr name="10663" id="10663">
<td><a id="l10663" class='ln'>10663</a></td><td>  <span class="ct">/******************  Bit definition for LPTIM_CMP register  *******************/</span></td></tr>
<tr name="10664" id="10664">
<td><a id="l10664" class='ln'>10664</a></td><td><span class="pp">#define</span> <a id="10664c9" class="tk">LPTIM_CMP_CMP</a>                  ((<a id="10664c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/*!&lt; Compare register     */</span></td></tr>
<tr name="10665" id="10665">
<td><a id="l10665" class='ln'>10665</a></td><td></td></tr>
<tr name="10666" id="10666">
<td><a id="l10666" class='ln'>10666</a></td><td>  <span class="ct">/******************  Bit definition for LPTIM_ARR register  *******************/</span></td></tr>
<tr name="10667" id="10667">
<td><a id="l10667" class='ln'>10667</a></td><td><span class="pp">#define</span> <a id="10667c9" class="tk">LPTIM_ARR_ARR</a>                  ((<a id="10667c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/*!&lt; Auto reload register */</span></td></tr>
<tr name="10668" id="10668">
<td><a id="l10668" class='ln'>10668</a></td><td></td></tr>
<tr name="10669" id="10669">
<td><a id="l10669" class='ln'>10669</a></td><td>  <span class="ct">/******************  Bit definition for LPTIM_CNT register  *******************/</span></td></tr>
<tr name="10670" id="10670">
<td><a id="l10670" class='ln'>10670</a></td><td><span class="pp">#define</span> <a id="10670c9" class="tk">LPTIM_CNT_CNT</a>                  ((<a id="10670c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/*!&lt; Counter register     */</span></td></tr>
<tr name="10671" id="10671">
<td><a id="l10671" class='ln'>10671</a></td><td></td></tr>
<tr name="10672" id="10672">
<td><a id="l10672" class='ln'>10672</a></td><td>  <span class="ct">/******************  Bit definition for LPTIM_OR register  *******************/</span></td></tr>
<tr name="10673" id="10673">
<td><a id="l10673" class='ln'>10673</a></td><td><span class="pp">#define</span> <a id="10673c9" class="tk">LPTIM_OR_OR</a>                    ((<a id="10673c42" class="tk">uint32_t</a>)0x00000003)    <span class="ct">/*!&lt; LPTIMER[1:0] bits (Remap selection) */</span></td></tr>
<tr name="10674" id="10674">
<td><a id="l10674" class='ln'>10674</a></td><td><span class="pp">#define</span> <a id="10674c9" class="tk">LPTIM_OR_OR_0</a>                  ((<a id="10674c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/*!&lt; Bit 0 */</span></td></tr>
<tr name="10675" id="10675">
<td><a id="l10675" class='ln'>10675</a></td><td><span class="pp">#define</span> <a id="10675c9" class="tk">LPTIM_OR_OR_1</a>                  ((<a id="10675c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/*!&lt; Bit 1 */</span></td></tr>
<tr name="10676" id="10676">
<td><a id="l10676" class='ln'>10676</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* STM32F410xx */</span></td></tr>
<tr name="10677" id="10677">
<td><a id="l10677" class='ln'>10677</a></td><td></td></tr>
<tr name="10678" id="10678">
<td><a id="l10678" class='ln'>10678</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="10679" id="10679">
<td><a id="l10679" class='ln'>10679</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="10680" id="10680">
<td><a id="l10680" class='ln'>10680</a></td><td>  <span class="ct">/*         Universal Synchronous Asynchronous Receiver Transmitter            */</span></td></tr>
<tr name="10681" id="10681">
<td><a id="l10681" class='ln'>10681</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="10682" id="10682">
<td><a id="l10682" class='ln'>10682</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="10683" id="10683">
<td><a id="l10683" class='ln'>10683</a></td><td>  <span class="ct">/*******************  Bit definition for USART_SR register  *******************/</span></td></tr>
<tr name="10684" id="10684">
<td><a id="l10684" class='ln'>10684</a></td><td><span class="pp">#define</span> <a id="10684c9" class="tk">USART_SR_PE</a>                    ((<a id="10684c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Parity Error                 */</span></td></tr>
<tr name="10685" id="10685">
<td><a id="l10685" class='ln'>10685</a></td><td><span class="pp">#define</span> <a id="10685c9" class="tk">USART_SR_FE</a>                    ((<a id="10685c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Framing Error                */</span></td></tr>
<tr name="10686" id="10686">
<td><a id="l10686" class='ln'>10686</a></td><td><span class="pp">#define</span> <a id="10686c9" class="tk">USART_SR_NE</a>                    ((<a id="10686c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Noise Error Flag             */</span></td></tr>
<tr name="10687" id="10687">
<td><a id="l10687" class='ln'>10687</a></td><td><span class="pp">#define</span> <a id="10687c9" class="tk">USART_SR_ORE</a>                   ((<a id="10687c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;OverRun Error                */</span></td></tr>
<tr name="10688" id="10688">
<td><a id="l10688" class='ln'>10688</a></td><td><span class="pp">#define</span> <a id="10688c9" class="tk">USART_SR_IDLE</a>                  ((<a id="10688c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;IDLE line detected           */</span></td></tr>
<tr name="10689" id="10689">
<td><a id="l10689" class='ln'>10689</a></td><td><span class="pp">#define</span> <a id="10689c9" class="tk">USART_SR_RXNE</a>                  ((<a id="10689c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;Read Data Register Not Empty */</span></td></tr>
<tr name="10690" id="10690">
<td><a id="l10690" class='ln'>10690</a></td><td><span class="pp">#define</span> <a id="10690c9" class="tk">USART_SR_TC</a>                    ((<a id="10690c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;Transmission Complete        */</span></td></tr>
<tr name="10691" id="10691">
<td><a id="l10691" class='ln'>10691</a></td><td><span class="pp">#define</span> <a id="10691c9" class="tk">USART_SR_TXE</a>                   ((<a id="10691c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;Transmit Data Register Empty */</span></td></tr>
<tr name="10692" id="10692">
<td><a id="l10692" class='ln'>10692</a></td><td><span class="pp">#define</span> <a id="10692c9" class="tk">USART_SR_LBD</a>                   ((<a id="10692c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;LIN Break Detection Flag     */</span></td></tr>
<tr name="10693" id="10693">
<td><a id="l10693" class='ln'>10693</a></td><td><span class="pp">#define</span> <a id="10693c9" class="tk">USART_SR_CTS</a>                   ((<a id="10693c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;CTS Flag                     */</span></td></tr>
<tr name="10694" id="10694">
<td><a id="l10694" class='ln'>10694</a></td><td></td></tr>
<tr name="10695" id="10695">
<td><a id="l10695" class='ln'>10695</a></td><td>  <span class="ct">/*******************  Bit definition for USART_DR register  *******************/</span></td></tr>
<tr name="10696" id="10696">
<td><a id="l10696" class='ln'>10696</a></td><td><span class="pp">#define</span> <a id="10696c9" class="tk">USART_DR_DR</a>                    ((<a id="10696c42" class="tk">uint16_t</a>)0x01FF)        <span class="ct">/*!&lt;Data value */</span></td></tr>
<tr name="10697" id="10697">
<td><a id="l10697" class='ln'>10697</a></td><td></td></tr>
<tr name="10698" id="10698">
<td><a id="l10698" class='ln'>10698</a></td><td>  <span class="ct">/******************  Bit definition for USART_BRR register  *******************/</span></td></tr>
<tr name="10699" id="10699">
<td><a id="l10699" class='ln'>10699</a></td><td><span class="pp">#define</span> <a id="10699c9" class="tk">USART_BRR_DIV_Fraction</a>         ((<a id="10699c42" class="tk">uint16_t</a>)0x000F)        <span class="ct">/*!&lt;Fraction of USARTDIV */</span></td></tr>
<tr name="10700" id="10700">
<td><a id="l10700" class='ln'>10700</a></td><td><span class="pp">#define</span> <a id="10700c9" class="tk">USART_BRR_DIV_Mantissa</a>         ((<a id="10700c42" class="tk">uint16_t</a>)0xFFF0)        <span class="ct">/*!&lt;Mantissa of USARTDIV */</span></td></tr>
<tr name="10701" id="10701">
<td><a id="l10701" class='ln'>10701</a></td><td></td></tr>
<tr name="10702" id="10702">
<td><a id="l10702" class='ln'>10702</a></td><td>  <span class="ct">/******************  Bit definition for USART_CR1 register  *******************/</span></td></tr>
<tr name="10703" id="10703">
<td><a id="l10703" class='ln'>10703</a></td><td><span class="pp">#define</span> <a id="10703c9" class="tk">USART_CR1_SBK</a>                  ((<a id="10703c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Send Break                             */</span></td></tr>
<tr name="10704" id="10704">
<td><a id="l10704" class='ln'>10704</a></td><td><span class="pp">#define</span> <a id="10704c9" class="tk">USART_CR1_RWU</a>                  ((<a id="10704c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Receiver wakeup                        */</span></td></tr>
<tr name="10705" id="10705">
<td><a id="l10705" class='ln'>10705</a></td><td><span class="pp">#define</span> <a id="10705c9" class="tk">USART_CR1_RE</a>                   ((<a id="10705c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Receiver Enable                        */</span></td></tr>
<tr name="10706" id="10706">
<td><a id="l10706" class='ln'>10706</a></td><td><span class="pp">#define</span> <a id="10706c9" class="tk">USART_CR1_TE</a>                   ((<a id="10706c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;Transmitter Enable                     */</span></td></tr>
<tr name="10707" id="10707">
<td><a id="l10707" class='ln'>10707</a></td><td><span class="pp">#define</span> <a id="10707c9" class="tk">USART_CR1_IDLEIE</a>               ((<a id="10707c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;IDLE Interrupt Enable                  */</span></td></tr>
<tr name="10708" id="10708">
<td><a id="l10708" class='ln'>10708</a></td><td><span class="pp">#define</span> <a id="10708c9" class="tk">USART_CR1_RXNEIE</a>               ((<a id="10708c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;RXNE Interrupt Enable                  */</span></td></tr>
<tr name="10709" id="10709">
<td><a id="l10709" class='ln'>10709</a></td><td><span class="pp">#define</span> <a id="10709c9" class="tk">USART_CR1_TCIE</a>                 ((<a id="10709c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;Transmission Complete Interrupt Enable */</span></td></tr>
<tr name="10710" id="10710">
<td><a id="l10710" class='ln'>10710</a></td><td><span class="pp">#define</span> <a id="10710c9" class="tk">USART_CR1_TXEIE</a>                ((<a id="10710c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;PE Interrupt Enable                    */</span></td></tr>
<tr name="10711" id="10711">
<td><a id="l10711" class='ln'>10711</a></td><td><span class="pp">#define</span> <a id="10711c9" class="tk">USART_CR1_PEIE</a>                 ((<a id="10711c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;PE Interrupt Enable                    */</span></td></tr>
<tr name="10712" id="10712">
<td><a id="l10712" class='ln'>10712</a></td><td><span class="pp">#define</span> <a id="10712c9" class="tk">USART_CR1_PS</a>                   ((<a id="10712c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Parity Selection                       */</span></td></tr>
<tr name="10713" id="10713">
<td><a id="l10713" class='ln'>10713</a></td><td><span class="pp">#define</span> <a id="10713c9" class="tk">USART_CR1_PCE</a>                  ((<a id="10713c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Parity Control Enable                  */</span></td></tr>
<tr name="10714" id="10714">
<td><a id="l10714" class='ln'>10714</a></td><td><span class="pp">#define</span> <a id="10714c9" class="tk">USART_CR1_WAKE</a>                 ((<a id="10714c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;Wakeup method                          */</span></td></tr>
<tr name="10715" id="10715">
<td><a id="l10715" class='ln'>10715</a></td><td><span class="pp">#define</span> <a id="10715c9" class="tk">USART_CR1_M</a>                    ((<a id="10715c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;Word length                            */</span></td></tr>
<tr name="10716" id="10716">
<td><a id="l10716" class='ln'>10716</a></td><td><span class="pp">#define</span> <a id="10716c9" class="tk">USART_CR1_UE</a>                   ((<a id="10716c42" class="tk">uint16_t</a>)0x2000)        <span class="ct">/*!&lt;USART Enable                           */</span></td></tr>
<tr name="10717" id="10717">
<td><a id="l10717" class='ln'>10717</a></td><td><span class="pp">#define</span> <a id="10717c9" class="tk">USART_CR1_OVER8</a>                ((<a id="10717c42" class="tk">uint16_t</a>)0x8000)        <span class="ct">/*!&lt;USART Oversampling by 8 enable         */</span></td></tr>
<tr name="10718" id="10718">
<td><a id="l10718" class='ln'>10718</a></td><td></td></tr>
<tr name="10719" id="10719">
<td><a id="l10719" class='ln'>10719</a></td><td>  <span class="ct">/******************  Bit definition for USART_CR2 register  *******************/</span></td></tr>
<tr name="10720" id="10720">
<td><a id="l10720" class='ln'>10720</a></td><td><span class="pp">#define</span> <a id="10720c9" class="tk">USART_CR2_ADD</a>                  ((<a id="10720c42" class="tk">uint16_t</a>)0x000F)        <span class="ct">/*!&lt;Address of the USART node            */</span></td></tr>
<tr name="10721" id="10721">
<td><a id="l10721" class='ln'>10721</a></td><td><span class="pp">#define</span> <a id="10721c9" class="tk">USART_CR2_LBDL</a>                 ((<a id="10721c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;LIN Break Detection Length           */</span></td></tr>
<tr name="10722" id="10722">
<td><a id="l10722" class='ln'>10722</a></td><td><span class="pp">#define</span> <a id="10722c9" class="tk">USART_CR2_LBDIE</a>                ((<a id="10722c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;LIN Break Detection Interrupt Enable */</span></td></tr>
<tr name="10723" id="10723">
<td><a id="l10723" class='ln'>10723</a></td><td><span class="pp">#define</span> <a id="10723c9" class="tk">USART_CR2_LBCL</a>                 ((<a id="10723c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;Last Bit Clock pulse                 */</span></td></tr>
<tr name="10724" id="10724">
<td><a id="l10724" class='ln'>10724</a></td><td><span class="pp">#define</span> <a id="10724c9" class="tk">USART_CR2_CPHA</a>                 ((<a id="10724c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Clock Phase                          */</span></td></tr>
<tr name="10725" id="10725">
<td><a id="l10725" class='ln'>10725</a></td><td><span class="pp">#define</span> <a id="10725c9" class="tk">USART_CR2_CPOL</a>                 ((<a id="10725c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;Clock Polarity                       */</span></td></tr>
<tr name="10726" id="10726">
<td><a id="l10726" class='ln'>10726</a></td><td><span class="pp">#define</span> <a id="10726c9" class="tk">USART_CR2_CLKEN</a>                ((<a id="10726c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;Clock Enable                         */</span></td></tr>
<tr name="10727" id="10727">
<td><a id="l10727" class='ln'>10727</a></td><td><span class="pp">#define</span> <a id="10727c9" class="tk">USART_CR2_STOP</a>                 ((<a id="10727c42" class="tk">uint16_t</a>)0x3000)        <span class="ct">/*!&lt;STOP[1:0] bits (STOP bits) */</span></td></tr>
<tr name="10728" id="10728">
<td><a id="l10728" class='ln'>10728</a></td><td><span class="pp">#define</span> <a id="10728c9" class="tk">USART_CR2_STOP_0</a>               ((<a id="10728c42" class="tk">uint16_t</a>)0x1000)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10729" id="10729">
<td><a id="l10729" class='ln'>10729</a></td><td><span class="pp">#define</span> <a id="10729c9" class="tk">USART_CR2_STOP_1</a>               ((<a id="10729c42" class="tk">uint16_t</a>)0x2000)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10730" id="10730">
<td><a id="l10730" class='ln'>10730</a></td><td><span class="pp">#define</span> <a id="10730c9" class="tk">USART_CR2_LINEN</a>                ((<a id="10730c42" class="tk">uint16_t</a>)0x4000)        <span class="ct">/*!&lt;LIN mode enable */</span></td></tr>
<tr name="10731" id="10731">
<td><a id="l10731" class='ln'>10731</a></td><td></td></tr>
<tr name="10732" id="10732">
<td><a id="l10732" class='ln'>10732</a></td><td>  <span class="ct">/******************  Bit definition for USART_CR3 register  *******************/</span></td></tr>
<tr name="10733" id="10733">
<td><a id="l10733" class='ln'>10733</a></td><td><span class="pp">#define</span> <a id="10733c9" class="tk">USART_CR3_EIE</a>                  ((<a id="10733c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Error Interrupt Enable      */</span></td></tr>
<tr name="10734" id="10734">
<td><a id="l10734" class='ln'>10734</a></td><td><span class="pp">#define</span> <a id="10734c9" class="tk">USART_CR3_IREN</a>                 ((<a id="10734c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;IrDA mode Enable            */</span></td></tr>
<tr name="10735" id="10735">
<td><a id="l10735" class='ln'>10735</a></td><td><span class="pp">#define</span> <a id="10735c9" class="tk">USART_CR3_IRLP</a>                 ((<a id="10735c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;IrDA Low-Power              */</span></td></tr>
<tr name="10736" id="10736">
<td><a id="l10736" class='ln'>10736</a></td><td><span class="pp">#define</span> <a id="10736c9" class="tk">USART_CR3_HDSEL</a>                ((<a id="10736c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;Half-Duplex Selection       */</span></td></tr>
<tr name="10737" id="10737">
<td><a id="l10737" class='ln'>10737</a></td><td><span class="pp">#define</span> <a id="10737c9" class="tk">USART_CR3_NACK</a>                 ((<a id="10737c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Smartcard NACK enable       */</span></td></tr>
<tr name="10738" id="10738">
<td><a id="l10738" class='ln'>10738</a></td><td><span class="pp">#define</span> <a id="10738c9" class="tk">USART_CR3_SCEN</a>                 ((<a id="10738c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;Smartcard mode enable       */</span></td></tr>
<tr name="10739" id="10739">
<td><a id="l10739" class='ln'>10739</a></td><td><span class="pp">#define</span> <a id="10739c9" class="tk">USART_CR3_DMAR</a>                 ((<a id="10739c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;DMA Enable Receiver         */</span></td></tr>
<tr name="10740" id="10740">
<td><a id="l10740" class='ln'>10740</a></td><td><span class="pp">#define</span> <a id="10740c9" class="tk">USART_CR3_DMAT</a>                 ((<a id="10740c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;DMA Enable Transmitter      */</span></td></tr>
<tr name="10741" id="10741">
<td><a id="l10741" class='ln'>10741</a></td><td><span class="pp">#define</span> <a id="10741c9" class="tk">USART_CR3_RTSE</a>                 ((<a id="10741c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;RTS Enable                  */</span></td></tr>
<tr name="10742" id="10742">
<td><a id="l10742" class='ln'>10742</a></td><td><span class="pp">#define</span> <a id="10742c9" class="tk">USART_CR3_CTSE</a>                 ((<a id="10742c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;CTS Enable                  */</span></td></tr>
<tr name="10743" id="10743">
<td><a id="l10743" class='ln'>10743</a></td><td><span class="pp">#define</span> <a id="10743c9" class="tk">USART_CR3_CTSIE</a>                ((<a id="10743c42" class="tk">uint16_t</a>)0x0400)        <span class="ct">/*!&lt;CTS Interrupt Enable        */</span></td></tr>
<tr name="10744" id="10744">
<td><a id="l10744" class='ln'>10744</a></td><td><span class="pp">#define</span> <a id="10744c9" class="tk">USART_CR3_ONEBIT</a>               ((<a id="10744c42" class="tk">uint16_t</a>)0x0800)        <span class="ct">/*!&lt;USART One bit method enable */</span></td></tr>
<tr name="10745" id="10745">
<td><a id="l10745" class='ln'>10745</a></td><td></td></tr>
<tr name="10746" id="10746">
<td><a id="l10746" class='ln'>10746</a></td><td>  <span class="ct">/******************  Bit definition for USART_GTPR register  ******************/</span></td></tr>
<tr name="10747" id="10747">
<td><a id="l10747" class='ln'>10747</a></td><td><span class="pp">#define</span> <a id="10747c9" class="tk">USART_GTPR_PSC</a>                 ((<a id="10747c42" class="tk">uint16_t</a>)0x00FF)        <span class="ct">/*!&lt;PSC[7:0] bits (Prescaler value) */</span></td></tr>
<tr name="10748" id="10748">
<td><a id="l10748" class='ln'>10748</a></td><td><span class="pp">#define</span> <a id="10748c9" class="tk">USART_GTPR_PSC_0</a>               ((<a id="10748c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10749" id="10749">
<td><a id="l10749" class='ln'>10749</a></td><td><span class="pp">#define</span> <a id="10749c9" class="tk">USART_GTPR_PSC_1</a>               ((<a id="10749c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10750" id="10750">
<td><a id="l10750" class='ln'>10750</a></td><td><span class="pp">#define</span> <a id="10750c9" class="tk">USART_GTPR_PSC_2</a>               ((<a id="10750c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="10751" id="10751">
<td><a id="l10751" class='ln'>10751</a></td><td><span class="pp">#define</span> <a id="10751c9" class="tk">USART_GTPR_PSC_3</a>               ((<a id="10751c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="10752" id="10752">
<td><a id="l10752" class='ln'>10752</a></td><td><span class="pp">#define</span> <a id="10752c9" class="tk">USART_GTPR_PSC_4</a>               ((<a id="10752c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="10753" id="10753">
<td><a id="l10753" class='ln'>10753</a></td><td><span class="pp">#define</span> <a id="10753c9" class="tk">USART_GTPR_PSC_5</a>               ((<a id="10753c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="10754" id="10754">
<td><a id="l10754" class='ln'>10754</a></td><td><span class="pp">#define</span> <a id="10754c9" class="tk">USART_GTPR_PSC_6</a>               ((<a id="10754c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="10755" id="10755">
<td><a id="l10755" class='ln'>10755</a></td><td><span class="pp">#define</span> <a id="10755c9" class="tk">USART_GTPR_PSC_7</a>               ((<a id="10755c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;Bit 7 */</span></td></tr>
<tr name="10756" id="10756">
<td><a id="l10756" class='ln'>10756</a></td><td><span class="pp">#define</span> <a id="10756c9" class="tk">USART_GTPR_GT</a>                  ((<a id="10756c42" class="tk">uint16_t</a>)0xFF00)        <span class="ct">/*!&lt;Guard time value */</span></td></tr>
<tr name="10757" id="10757">
<td><a id="l10757" class='ln'>10757</a></td><td></td></tr>
<tr name="10758" id="10758">
<td><a id="l10758" class='ln'>10758</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="10759" id="10759">
<td><a id="l10759" class='ln'>10759</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="10760" id="10760">
<td><a id="l10760" class='ln'>10760</a></td><td>  <span class="ct">/*                            Window WATCHDOG                                 */</span></td></tr>
<tr name="10761" id="10761">
<td><a id="l10761" class='ln'>10761</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="10762" id="10762">
<td><a id="l10762" class='ln'>10762</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="10763" id="10763">
<td><a id="l10763" class='ln'>10763</a></td><td>  <span class="ct">/*******************  Bit definition for WWDG_CR register  ********************/</span></td></tr>
<tr name="10764" id="10764">
<td><a id="l10764" class='ln'>10764</a></td><td><span class="pp">#define</span> <a id="10764c9" class="tk">WWDG_CR_T</a>                      ((<a id="10764c42" class="tk">uint8_t</a>)0x7F)           <span class="ct">/*!&lt;T[6:0] bits (7-Bit counter (MSB to LSB)) */</span></td></tr>
<tr name="10765" id="10765">
<td><a id="l10765" class='ln'>10765</a></td><td><span class="pp">#define</span> <a id="10765c9" class="tk">WWDG_CR_T_0</a>                    ((<a id="10765c42" class="tk">uint8_t</a>)0x01)           <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10766" id="10766">
<td><a id="l10766" class='ln'>10766</a></td><td><span class="pp">#define</span> <a id="10766c9" class="tk">WWDG_CR_T_1</a>                    ((<a id="10766c42" class="tk">uint8_t</a>)0x02)           <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10767" id="10767">
<td><a id="l10767" class='ln'>10767</a></td><td><span class="pp">#define</span> <a id="10767c9" class="tk">WWDG_CR_T_2</a>                    ((<a id="10767c42" class="tk">uint8_t</a>)0x04)           <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="10768" id="10768">
<td><a id="l10768" class='ln'>10768</a></td><td><span class="pp">#define</span> <a id="10768c9" class="tk">WWDG_CR_T_3</a>                    ((<a id="10768c42" class="tk">uint8_t</a>)0x08)           <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="10769" id="10769">
<td><a id="l10769" class='ln'>10769</a></td><td><span class="pp">#define</span> <a id="10769c9" class="tk">WWDG_CR_T_4</a>                    ((<a id="10769c42" class="tk">uint8_t</a>)0x10)           <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="10770" id="10770">
<td><a id="l10770" class='ln'>10770</a></td><td><span class="pp">#define</span> <a id="10770c9" class="tk">WWDG_CR_T_5</a>                    ((<a id="10770c42" class="tk">uint8_t</a>)0x20)           <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="10771" id="10771">
<td><a id="l10771" class='ln'>10771</a></td><td><span class="pp">#define</span> <a id="10771c9" class="tk">WWDG_CR_T_6</a>                    ((<a id="10771c42" class="tk">uint8_t</a>)0x40)           <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="10772" id="10772">
<td><a id="l10772" class='ln'>10772</a></td><td></td></tr>
<tr name="10773" id="10773">
<td><a id="l10773" class='ln'>10773</a></td><td>  <span class="ct">/* Legacy defines */</span></td></tr>
<tr name="10774" id="10774">
<td><a id="l10774" class='ln'>10774</a></td><td><span class="pp">#define</span> <a id="10774c9" class="tk">WWDG_CR_T0</a>                     <a id="10774c40" class="tk">WWDG_CR_T_0</a></td></tr>
<tr name="10775" id="10775">
<td><a id="l10775" class='ln'>10775</a></td><td><span class="pp">#define</span> <a id="10775c9" class="tk">WWDG_CR_T1</a>                     <a id="10775c40" class="tk">WWDG_CR_T_1</a></td></tr>
<tr name="10776" id="10776">
<td><a id="l10776" class='ln'>10776</a></td><td><span class="pp">#define</span> <a id="10776c9" class="tk">WWDG_CR_T2</a>                     <a id="10776c40" class="tk">WWDG_CR_T_2</a></td></tr>
<tr name="10777" id="10777">
<td><a id="l10777" class='ln'>10777</a></td><td><span class="pp">#define</span> <a id="10777c9" class="tk">WWDG_CR_T3</a>                     <a id="10777c40" class="tk">WWDG_CR_T_3</a></td></tr>
<tr name="10778" id="10778">
<td><a id="l10778" class='ln'>10778</a></td><td><span class="pp">#define</span> <a id="10778c9" class="tk">WWDG_CR_T4</a>                     <a id="10778c40" class="tk">WWDG_CR_T_4</a></td></tr>
<tr name="10779" id="10779">
<td><a id="l10779" class='ln'>10779</a></td><td><span class="pp">#define</span> <a id="10779c9" class="tk">WWDG_CR_T5</a>                     <a id="10779c40" class="tk">WWDG_CR_T_5</a></td></tr>
<tr name="10780" id="10780">
<td><a id="l10780" class='ln'>10780</a></td><td><span class="pp">#define</span> <a id="10780c9" class="tk">WWDG_CR_T6</a>                     <a id="10780c40" class="tk">WWDG_CR_T_6</a></td></tr>
<tr name="10781" id="10781">
<td><a id="l10781" class='ln'>10781</a></td><td><span class="pp">#define</span> <a id="10781c9" class="tk">WWDG_CR_WDGA</a>                   ((<a id="10781c42" class="tk">uint8_t</a>)0x80)           <span class="ct">/*!&lt;Activation bit */</span></td></tr>
<tr name="10782" id="10782">
<td><a id="l10782" class='ln'>10782</a></td><td></td></tr>
<tr name="10783" id="10783">
<td><a id="l10783" class='ln'>10783</a></td><td>  <span class="ct">/*******************  Bit definition for WWDG_CFR register  *******************/</span></td></tr>
<tr name="10784" id="10784">
<td><a id="l10784" class='ln'>10784</a></td><td><span class="pp">#define</span> <a id="10784c9" class="tk">WWDG_CFR_W</a>                     ((<a id="10784c42" class="tk">uint16_t</a>)0x007F)        <span class="ct">/*!&lt;W[6:0] bits (7-bit window value) */</span></td></tr>
<tr name="10785" id="10785">
<td><a id="l10785" class='ln'>10785</a></td><td><span class="pp">#define</span> <a id="10785c9" class="tk">WWDG_CFR_W_0</a>                   ((<a id="10785c42" class="tk">uint16_t</a>)0x0001)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10786" id="10786">
<td><a id="l10786" class='ln'>10786</a></td><td><span class="pp">#define</span> <a id="10786c9" class="tk">WWDG_CFR_W_1</a>                   ((<a id="10786c42" class="tk">uint16_t</a>)0x0002)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10787" id="10787">
<td><a id="l10787" class='ln'>10787</a></td><td><span class="pp">#define</span> <a id="10787c9" class="tk">WWDG_CFR_W_2</a>                   ((<a id="10787c42" class="tk">uint16_t</a>)0x0004)        <span class="ct">/*!&lt;Bit 2 */</span></td></tr>
<tr name="10788" id="10788">
<td><a id="l10788" class='ln'>10788</a></td><td><span class="pp">#define</span> <a id="10788c9" class="tk">WWDG_CFR_W_3</a>                   ((<a id="10788c42" class="tk">uint16_t</a>)0x0008)        <span class="ct">/*!&lt;Bit 3 */</span></td></tr>
<tr name="10789" id="10789">
<td><a id="l10789" class='ln'>10789</a></td><td><span class="pp">#define</span> <a id="10789c9" class="tk">WWDG_CFR_W_4</a>                   ((<a id="10789c42" class="tk">uint16_t</a>)0x0010)        <span class="ct">/*!&lt;Bit 4 */</span></td></tr>
<tr name="10790" id="10790">
<td><a id="l10790" class='ln'>10790</a></td><td><span class="pp">#define</span> <a id="10790c9" class="tk">WWDG_CFR_W_5</a>                   ((<a id="10790c42" class="tk">uint16_t</a>)0x0020)        <span class="ct">/*!&lt;Bit 5 */</span></td></tr>
<tr name="10791" id="10791">
<td><a id="l10791" class='ln'>10791</a></td><td><span class="pp">#define</span> <a id="10791c9" class="tk">WWDG_CFR_W_6</a>                   ((<a id="10791c42" class="tk">uint16_t</a>)0x0040)        <span class="ct">/*!&lt;Bit 6 */</span></td></tr>
<tr name="10792" id="10792">
<td><a id="l10792" class='ln'>10792</a></td><td></td></tr>
<tr name="10793" id="10793">
<td><a id="l10793" class='ln'>10793</a></td><td>  <span class="ct">/* Legacy defines */</span></td></tr>
<tr name="10794" id="10794">
<td><a id="l10794" class='ln'>10794</a></td><td><span class="pp">#define</span> <a id="10794c9" class="tk">WWDG_CFR_W0</a>                    <a id="10794c40" class="tk">WWDG_CFR_W_0</a></td></tr>
<tr name="10795" id="10795">
<td><a id="l10795" class='ln'>10795</a></td><td><span class="pp">#define</span> <a id="10795c9" class="tk">WWDG_CFR_W1</a>                    <a id="10795c40" class="tk">WWDG_CFR_W_1</a></td></tr>
<tr name="10796" id="10796">
<td><a id="l10796" class='ln'>10796</a></td><td><span class="pp">#define</span> <a id="10796c9" class="tk">WWDG_CFR_W2</a>                    <a id="10796c40" class="tk">WWDG_CFR_W_2</a></td></tr>
<tr name="10797" id="10797">
<td><a id="l10797" class='ln'>10797</a></td><td><span class="pp">#define</span> <a id="10797c9" class="tk">WWDG_CFR_W3</a>                    <a id="10797c40" class="tk">WWDG_CFR_W_3</a></td></tr>
<tr name="10798" id="10798">
<td><a id="l10798" class='ln'>10798</a></td><td><span class="pp">#define</span> <a id="10798c9" class="tk">WWDG_CFR_W4</a>                    <a id="10798c40" class="tk">WWDG_CFR_W_4</a></td></tr>
<tr name="10799" id="10799">
<td><a id="l10799" class='ln'>10799</a></td><td><span class="pp">#define</span> <a id="10799c9" class="tk">WWDG_CFR_W5</a>                    <a id="10799c40" class="tk">WWDG_CFR_W_5</a></td></tr>
<tr name="10800" id="10800">
<td><a id="l10800" class='ln'>10800</a></td><td><span class="pp">#define</span> <a id="10800c9" class="tk">WWDG_CFR_W6</a>                    <a id="10800c40" class="tk">WWDG_CFR_W_6</a></td></tr>
<tr name="10801" id="10801">
<td><a id="l10801" class='ln'>10801</a></td><td><span class="pp">#define</span> <a id="10801c9" class="tk">WWDG_CFR_WDGTB</a>                 ((<a id="10801c42" class="tk">uint16_t</a>)0x0180)        <span class="ct">/*!&lt;WDGTB[1:0] bits (Timer Base) */</span></td></tr>
<tr name="10802" id="10802">
<td><a id="l10802" class='ln'>10802</a></td><td><span class="pp">#define</span> <a id="10802c9" class="tk">WWDG_CFR_WDGTB_0</a>               ((<a id="10802c42" class="tk">uint16_t</a>)0x0080)        <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10803" id="10803">
<td><a id="l10803" class='ln'>10803</a></td><td><span class="pp">#define</span> <a id="10803c9" class="tk">WWDG_CFR_WDGTB_1</a>               ((<a id="10803c42" class="tk">uint16_t</a>)0x0100)        <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10804" id="10804">
<td><a id="l10804" class='ln'>10804</a></td><td></td></tr>
<tr name="10805" id="10805">
<td><a id="l10805" class='ln'>10805</a></td><td>  <span class="ct">/* Legacy defines */</span></td></tr>
<tr name="10806" id="10806">
<td><a id="l10806" class='ln'>10806</a></td><td><span class="pp">#define</span> <a id="10806c9" class="tk">WWDG_CFR_WDGTB0</a>                <a id="10806c40" class="tk">WWDG_CFR_WDGTB_0</a></td></tr>
<tr name="10807" id="10807">
<td><a id="l10807" class='ln'>10807</a></td><td><span class="pp">#define</span> <a id="10807c9" class="tk">WWDG_CFR_WDGTB1</a>                <a id="10807c40" class="tk">WWDG_CFR_WDGTB_1</a></td></tr>
<tr name="10808" id="10808">
<td><a id="l10808" class='ln'>10808</a></td><td><span class="pp">#define</span> <a id="10808c9" class="tk">WWDG_CFR_EWI</a>                   ((<a id="10808c42" class="tk">uint16_t</a>)0x0200)        <span class="ct">/*!&lt;Early Wakeup Interrupt */</span></td></tr>
<tr name="10809" id="10809">
<td><a id="l10809" class='ln'>10809</a></td><td></td></tr>
<tr name="10810" id="10810">
<td><a id="l10810" class='ln'>10810</a></td><td>  <span class="ct">/*******************  Bit definition for WWDG_SR register  ********************/</span></td></tr>
<tr name="10811" id="10811">
<td><a id="l10811" class='ln'>10811</a></td><td><span class="pp">#define</span> <a id="10811c9" class="tk">WWDG_SR_EWIF</a>                   ((<a id="10811c42" class="tk">uint8_t</a>)0x01)           <span class="ct">/*!&lt;Early Wakeup Interrupt Flag */</span></td></tr>
<tr name="10812" id="10812">
<td><a id="l10812" class='ln'>10812</a></td><td></td></tr>
<tr name="10813" id="10813">
<td><a id="l10813" class='ln'>10813</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="10814" id="10814">
<td><a id="l10814" class='ln'>10814</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="10815" id="10815">
<td><a id="l10815" class='ln'>10815</a></td><td>  <span class="ct">/*                                DBG                                         */</span></td></tr>
<tr name="10816" id="10816">
<td><a id="l10816" class='ln'>10816</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="10817" id="10817">
<td><a id="l10817" class='ln'>10817</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="10818" id="10818">
<td><a id="l10818" class='ln'>10818</a></td><td>  <span class="ct">/********************  Bit definition for DBGMCU_IDCODE register  *************/</span></td></tr>
<tr name="10819" id="10819">
<td><a id="l10819" class='ln'>10819</a></td><td><span class="pp">#define</span> <a id="10819c9" class="tk">DBGMCU_IDCODE_DEV_ID</a>           ((<a id="10819c42" class="tk">uint32_t</a>)0x00000FFF)</td></tr>
<tr name="10820" id="10820">
<td><a id="l10820" class='ln'>10820</a></td><td><span class="pp">#define</span> <a id="10820c9" class="tk">DBGMCU_IDCODE_REV_ID</a>           ((<a id="10820c42" class="tk">uint32_t</a>)0xFFFF0000)</td></tr>
<tr name="10821" id="10821">
<td><a id="l10821" class='ln'>10821</a></td><td></td></tr>
<tr name="10822" id="10822">
<td><a id="l10822" class='ln'>10822</a></td><td>  <span class="ct">/********************  Bit definition for DBGMCU_CR register  *****************/</span></td></tr>
<tr name="10823" id="10823">
<td><a id="l10823" class='ln'>10823</a></td><td><span class="pp">#define</span> <a id="10823c9" class="tk">DBGMCU_CR_DBG_SLEEP</a>            ((<a id="10823c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="10824" id="10824">
<td><a id="l10824" class='ln'>10824</a></td><td><span class="pp">#define</span> <a id="10824c9" class="tk">DBGMCU_CR_DBG_STOP</a>             ((<a id="10824c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="10825" id="10825">
<td><a id="l10825" class='ln'>10825</a></td><td><span class="pp">#define</span> <a id="10825c9" class="tk">DBGMCU_CR_DBG_STANDBY</a>          ((<a id="10825c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="10826" id="10826">
<td><a id="l10826" class='ln'>10826</a></td><td><span class="pp">#define</span> <a id="10826c9" class="tk">DBGMCU_CR_TRACE_IOEN</a>           ((<a id="10826c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="10827" id="10827">
<td><a id="l10827" class='ln'>10827</a></td><td><span class="pp">#define</span> <a id="10827c9" class="tk">DBGMCU_CR_TRACE_MODE</a>           ((<a id="10827c42" class="tk">uint32_t</a>)0x000000C0)</td></tr>
<tr name="10828" id="10828">
<td><a id="l10828" class='ln'>10828</a></td><td><span class="pp">#define</span> <a id="10828c9" class="tk">DBGMCU_CR_TRACE_MODE_0</a>         ((<a id="10828c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/*!&lt;Bit 0 */</span></td></tr>
<tr name="10829" id="10829">
<td><a id="l10829" class='ln'>10829</a></td><td><span class="pp">#define</span> <a id="10829c9" class="tk">DBGMCU_CR_TRACE_MODE_1</a>         ((<a id="10829c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/*!&lt;Bit 1 */</span></td></tr>
<tr name="10830" id="10830">
<td><a id="l10830" class='ln'>10830</a></td><td></td></tr>
<tr name="10831" id="10831">
<td><a id="l10831" class='ln'>10831</a></td><td>  <span class="ct">/********************  Bit definition for DBGMCU_APB1_FZ register  ************/</span></td></tr>
<tr name="10832" id="10832">
<td><a id="l10832" class='ln'>10832</a></td><td><span class="pp">#define</span> <a id="10832c9" class="tk">DBGMCU_APB1_FZ_DBG_TIM2_STOP</a>   ((<a id="10832c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="10833" id="10833">
<td><a id="l10833" class='ln'>10833</a></td><td><span class="pp">#define</span> <a id="10833c9" class="tk">DBGMCU_APB1_FZ_DBG_TIM3_STOP</a>   ((<a id="10833c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="10834" id="10834">
<td><a id="l10834" class='ln'>10834</a></td><td><span class="pp">#define</span> <a id="10834c9" class="tk">DBGMCU_APB1_FZ_DBG_TIM4_STOP</a>   ((<a id="10834c42" class="tk">uint32_t</a>)0x00000004)</td></tr>
<tr name="10835" id="10835">
<td><a id="l10835" class='ln'>10835</a></td><td><span class="pp">#define</span> <a id="10835c9" class="tk">DBGMCU_APB1_FZ_DBG_TIM5_STOP</a>   ((<a id="10835c42" class="tk">uint32_t</a>)0x00000008)</td></tr>
<tr name="10836" id="10836">
<td><a id="l10836" class='ln'>10836</a></td><td><span class="pp">#define</span> <a id="10836c9" class="tk">DBGMCU_APB1_FZ_DBG_TIM6_STOP</a>   ((<a id="10836c42" class="tk">uint32_t</a>)0x00000010)</td></tr>
<tr name="10837" id="10837">
<td><a id="l10837" class='ln'>10837</a></td><td><span class="pp">#define</span> <a id="10837c9" class="tk">DBGMCU_APB1_FZ_DBG_TIM7_STOP</a>   ((<a id="10837c42" class="tk">uint32_t</a>)0x00000020)</td></tr>
<tr name="10838" id="10838">
<td><a id="l10838" class='ln'>10838</a></td><td><span class="pp">#define</span> <a id="10838c9" class="tk">DBGMCU_APB1_FZ_DBG_TIM12_STOP</a>  ((<a id="10838c42" class="tk">uint32_t</a>)0x00000040)</td></tr>
<tr name="10839" id="10839">
<td><a id="l10839" class='ln'>10839</a></td><td><span class="pp">#define</span> <a id="10839c9" class="tk">DBGMCU_APB1_FZ_DBG_TIM13_STOP</a>  ((<a id="10839c42" class="tk">uint32_t</a>)0x00000080)</td></tr>
<tr name="10840" id="10840">
<td><a id="l10840" class='ln'>10840</a></td><td><span class="pp">#define</span> <a id="10840c9" class="tk">DBGMCU_APB1_FZ_DBG_TIM14_STOP</a>  ((<a id="10840c42" class="tk">uint32_t</a>)0x00000100)</td></tr>
<tr name="10841" id="10841">
<td><a id="l10841" class='ln'>10841</a></td><td><span class="pp">#define</span> <a id="10841c9" class="tk">DBGMCU_APB1_FZ_DBG_RTC_STOP</a>    ((<a id="10841c42" class="tk">uint32_t</a>)0x00000400)</td></tr>
<tr name="10842" id="10842">
<td><a id="l10842" class='ln'>10842</a></td><td><span class="pp">#define</span> <a id="10842c9" class="tk">DBGMCU_APB1_FZ_DBG_WWDG_STOP</a>   ((<a id="10842c42" class="tk">uint32_t</a>)0x00000800)</td></tr>
<tr name="10843" id="10843">
<td><a id="l10843" class='ln'>10843</a></td><td><span class="pp">#define</span> <a id="10843c9" class="tk">DBGMCU_APB1_FZ_DBG_IWDG_STOP</a>   ((<a id="10843c42" class="tk">uint32_t</a>)0x00001000)</td></tr>
<tr name="10844" id="10844">
<td><a id="l10844" class='ln'>10844</a></td><td><span class="pp">#define</span> <a id="10844c9" class="tk">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT</a> ((<a id="10844c49" class="tk">uint32_t</a>)0x00200000)</td></tr>
<tr name="10845" id="10845">
<td><a id="l10845" class='ln'>10845</a></td><td><span class="pp">#define</span> <a id="10845c9" class="tk">DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT</a> ((<a id="10845c49" class="tk">uint32_t</a>)0x00400000)</td></tr>
<tr name="10846" id="10846">
<td><a id="l10846" class='ln'>10846</a></td><td><span class="pp">#define</span> <a id="10846c9" class="tk">DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT</a> ((<a id="10846c49" class="tk">uint32_t</a>)0x00800000)</td></tr>
<tr name="10847" id="10847">
<td><a id="l10847" class='ln'>10847</a></td><td><span class="pp">#define</span> <a id="10847c9" class="tk">DBGMCU_APB1_FZ_DBG_CAN1_STOP</a>   ((<a id="10847c42" class="tk">uint32_t</a>)0x02000000)</td></tr>
<tr name="10848" id="10848">
<td><a id="l10848" class='ln'>10848</a></td><td><span class="pp">#define</span> <a id="10848c9" class="tk">DBGMCU_APB1_FZ_DBG_CAN2_STOP</a>   ((<a id="10848c42" class="tk">uint32_t</a>)0x04000000)</td></tr>
<tr name="10849" id="10849">
<td><a id="l10849" class='ln'>10849</a></td><td></td></tr>
<tr name="10850" id="10850">
<td><a id="l10850" class='ln'>10850</a></td><td>  <span class="ct">/* Old IWDGSTOP bit definition, maintained for legacy purpose */</span></td></tr>
<tr name="10851" id="10851">
<td><a id="l10851" class='ln'>10851</a></td><td><span class="pp">#define</span> <a id="10851c9" class="tk">DBGMCU_APB1_FZ_DBG_IWDEG_STOP</a>  <a id="10851c40" class="tk">DBGMCU_APB1_FZ_DBG_IWDG_STOP</a></td></tr>
<tr name="10852" id="10852">
<td><a id="l10852" class='ln'>10852</a></td><td></td></tr>
<tr name="10853" id="10853">
<td><a id="l10853" class='ln'>10853</a></td><td>  <span class="ct">/********************  Bit definition for DBGMCU_APB1_FZ register  ************/</span></td></tr>
<tr name="10854" id="10854">
<td><a id="l10854" class='ln'>10854</a></td><td><span class="pp">#define</span> <a id="10854c9" class="tk">DBGMCU_APB1_FZ_DBG_TIM1_STOP</a>   ((<a id="10854c42" class="tk">uint32_t</a>)0x00000001)</td></tr>
<tr name="10855" id="10855">
<td><a id="l10855" class='ln'>10855</a></td><td><span class="pp">#define</span> <a id="10855c9" class="tk">DBGMCU_APB1_FZ_DBG_TIM8_STOP</a>   ((<a id="10855c42" class="tk">uint32_t</a>)0x00000002)</td></tr>
<tr name="10856" id="10856">
<td><a id="l10856" class='ln'>10856</a></td><td><span class="pp">#define</span> <a id="10856c9" class="tk">DBGMCU_APB1_FZ_DBG_TIM9_STOP</a>   ((<a id="10856c42" class="tk">uint32_t</a>)0x00010000)</td></tr>
<tr name="10857" id="10857">
<td><a id="l10857" class='ln'>10857</a></td><td><span class="pp">#define</span> <a id="10857c9" class="tk">DBGMCU_APB1_FZ_DBG_TIM10_STOP</a>  ((<a id="10857c42" class="tk">uint32_t</a>)0x00020000)</td></tr>
<tr name="10858" id="10858">
<td><a id="l10858" class='ln'>10858</a></td><td><span class="pp">#define</span> <a id="10858c9" class="tk">DBGMCU_APB1_FZ_DBG_TIM11_STOP</a>  ((<a id="10858c42" class="tk">uint32_t</a>)0x00040000)</td></tr>
<tr name="10859" id="10859">
<td><a id="l10859" class='ln'>10859</a></td><td></td></tr>
<tr name="10860" id="10860">
<td><a id="l10860" class='ln'>10860</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="10861" id="10861">
<td><a id="l10861" class='ln'>10861</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="10862" id="10862">
<td><a id="l10862" class='ln'>10862</a></td><td>  <span class="ct">/*                Ethernet MAC Registers bits definitions                     */</span></td></tr>
<tr name="10863" id="10863">
<td><a id="l10863" class='ln'>10863</a></td><td>  <span class="ct">/*                                                                            */</span></td></tr>
<tr name="10864" id="10864">
<td><a id="l10864" class='ln'>10864</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="10865" id="10865">
<td><a id="l10865" class='ln'>10865</a></td><td>  <span class="ct">/* Bit definition for Ethernet MAC Control Register register */</span></td></tr>
<tr name="10866" id="10866">
<td><a id="l10866" class='ln'>10866</a></td><td><span class="pp">#define</span> <a id="10866c9" class="tk">ETH_MACCR_WD</a>                   ((<a id="10866c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/* Watchdog disable */</span></td></tr>
<tr name="10867" id="10867">
<td><a id="l10867" class='ln'>10867</a></td><td><span class="pp">#define</span> <a id="10867c9" class="tk">ETH_MACCR_JD</a>                   ((<a id="10867c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/* Jabber disable */</span></td></tr>
<tr name="10868" id="10868">
<td><a id="l10868" class='ln'>10868</a></td><td><span class="pp">#define</span> <a id="10868c9" class="tk">ETH_MACCR_IFG</a>                  ((<a id="10868c42" class="tk">uint32_t</a>)0x000E0000)    <span class="ct">/* Inter-frame gap */</span></td></tr>
<tr name="10869" id="10869">
<td><a id="l10869" class='ln'>10869</a></td><td><span class="pp">#define</span> <a id="10869c9" class="tk">ETH_MACCR_IFG_96Bit</a>            ((<a id="10869c42" class="tk">uint32_t</a>)0x00000000)    <span class="ct">/* Minimum IFG between frames during transmission is 96Bit */</span></td></tr>
<tr name="10870" id="10870">
<td><a id="l10870" class='ln'>10870</a></td><td><span class="pp">#define</span> <a id="10870c9" class="tk">ETH_MACCR_IFG_88Bit</a>            ((<a id="10870c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/* Minimum IFG between frames during transmission is 88Bit */</span></td></tr>
<tr name="10871" id="10871">
<td><a id="l10871" class='ln'>10871</a></td><td><span class="pp">#define</span> <a id="10871c9" class="tk">ETH_MACCR_IFG_80Bit</a>            ((<a id="10871c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/* Minimum IFG between frames during transmission is 80Bit */</span></td></tr>
<tr name="10872" id="10872">
<td><a id="l10872" class='ln'>10872</a></td><td><span class="pp">#define</span> <a id="10872c9" class="tk">ETH_MACCR_IFG_72Bit</a>            ((<a id="10872c42" class="tk">uint32_t</a>)0x00060000)    <span class="ct">/* Minimum IFG between frames during transmission is 72Bit */</span></td></tr>
<tr name="10873" id="10873">
<td><a id="l10873" class='ln'>10873</a></td><td><span class="pp">#define</span> <a id="10873c9" class="tk">ETH_MACCR_IFG_64Bit</a>            ((<a id="10873c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/* Minimum IFG between frames during transmission is 64Bit */</span></td></tr>
<tr name="10874" id="10874">
<td><a id="l10874" class='ln'>10874</a></td><td><span class="pp">#define</span> <a id="10874c9" class="tk">ETH_MACCR_IFG_56Bit</a>            ((<a id="10874c42" class="tk">uint32_t</a>)0x000A0000)    <span class="ct">/* Minimum IFG between frames during transmission is 56Bit */</span></td></tr>
<tr name="10875" id="10875">
<td><a id="l10875" class='ln'>10875</a></td><td><span class="pp">#define</span> <a id="10875c9" class="tk">ETH_MACCR_IFG_48Bit</a>            ((<a id="10875c42" class="tk">uint32_t</a>)0x000C0000)    <span class="ct">/* Minimum IFG between frames during transmission is 48Bit */</span></td></tr>
<tr name="10876" id="10876">
<td><a id="l10876" class='ln'>10876</a></td><td><span class="pp">#define</span> <a id="10876c9" class="tk">ETH_MACCR_IFG_40Bit</a>            ((<a id="10876c42" class="tk">uint32_t</a>)0x000E0000)    <span class="ct">/* Minimum IFG between frames during transmission is 40Bit */</span></td></tr>
<tr name="10877" id="10877">
<td><a id="l10877" class='ln'>10877</a></td><td><span class="pp">#define</span> <a id="10877c9" class="tk">ETH_MACCR_CSD</a>                  ((<a id="10877c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/* Carrier sense disable (during transmission) */</span></td></tr>
<tr name="10878" id="10878">
<td><a id="l10878" class='ln'>10878</a></td><td><span class="pp">#define</span> <a id="10878c9" class="tk">ETH_MACCR_FES</a>                  ((<a id="10878c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/* Fast ethernet speed */</span></td></tr>
<tr name="10879" id="10879">
<td><a id="l10879" class='ln'>10879</a></td><td><span class="pp">#define</span> <a id="10879c9" class="tk">ETH_MACCR_ROD</a>                  ((<a id="10879c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/* Receive own disable */</span></td></tr>
<tr name="10880" id="10880">
<td><a id="l10880" class='ln'>10880</a></td><td><span class="pp">#define</span> <a id="10880c9" class="tk">ETH_MACCR_LM</a>                   ((<a id="10880c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/* loopback mode */</span></td></tr>
<tr name="10881" id="10881">
<td><a id="l10881" class='ln'>10881</a></td><td><span class="pp">#define</span> <a id="10881c9" class="tk">ETH_MACCR_DM</a>                   ((<a id="10881c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/* Duplex mode */</span></td></tr>
<tr name="10882" id="10882">
<td><a id="l10882" class='ln'>10882</a></td><td><span class="pp">#define</span> <a id="10882c9" class="tk">ETH_MACCR_IPCO</a>                 ((<a id="10882c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/* IP Checksum offload */</span></td></tr>
<tr name="10883" id="10883">
<td><a id="l10883" class='ln'>10883</a></td><td><span class="pp">#define</span> <a id="10883c9" class="tk">ETH_MACCR_RD</a>                   ((<a id="10883c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/* Retry disable */</span></td></tr>
<tr name="10884" id="10884">
<td><a id="l10884" class='ln'>10884</a></td><td><span class="pp">#define</span> <a id="10884c9" class="tk">ETH_MACCR_APCS</a>                 ((<a id="10884c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/* Automatic Pad/CRC stripping */</span></td></tr>
<tr name="10885" id="10885">
<td><a id="l10885" class='ln'>10885</a></td><td><span class="pp">#define</span> <a id="10885c9" class="tk">ETH_MACCR_BL</a>                   ((<a id="10885c42" class="tk">uint32_t</a>)0x00000060)    <span class="ct">/* Back-off limit: random integer number (r) of slot time delays before rescheduling</span></td></tr>
<tr name="10886" id="10886">
<td><a id="l10886" class='ln'>10886</a></td><td><span class="ct">                                                                    a transmission attempt during retries after a collision: 0 =&lt; r &lt;2^k */</span></td></tr>
<tr name="10887" id="10887">
<td><a id="l10887" class='ln'>10887</a></td><td><span class="pp">#define</span> <a id="10887c9" class="tk">ETH_MACCR_BL_10</a>                ((<a id="10887c42" class="tk">uint32_t</a>)0x00000000)    <span class="ct">/* k = min (n, 10) */</span></td></tr>
<tr name="10888" id="10888">
<td><a id="l10888" class='ln'>10888</a></td><td><span class="pp">#define</span> <a id="10888c9" class="tk">ETH_MACCR_BL_8</a>                 ((<a id="10888c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/* k = min (n, 8) */</span></td></tr>
<tr name="10889" id="10889">
<td><a id="l10889" class='ln'>10889</a></td><td><span class="pp">#define</span> <a id="10889c9" class="tk">ETH_MACCR_BL_4</a>                 ((<a id="10889c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/* k = min (n, 4) */</span></td></tr>
<tr name="10890" id="10890">
<td><a id="l10890" class='ln'>10890</a></td><td><span class="pp">#define</span> <a id="10890c9" class="tk">ETH_MACCR_BL_1</a>                 ((<a id="10890c42" class="tk">uint32_t</a>)0x00000060)    <span class="ct">/* k = min (n, 1) */</span></td></tr>
<tr name="10891" id="10891">
<td><a id="l10891" class='ln'>10891</a></td><td><span class="pp">#define</span> <a id="10891c9" class="tk">ETH_MACCR_DC</a>                   ((<a id="10891c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/* Defferal check */</span></td></tr>
<tr name="10892" id="10892">
<td><a id="l10892" class='ln'>10892</a></td><td><span class="pp">#define</span> <a id="10892c9" class="tk">ETH_MACCR_TE</a>                   ((<a id="10892c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/* Transmitter enable */</span></td></tr>
<tr name="10893" id="10893">
<td><a id="l10893" class='ln'>10893</a></td><td><span class="pp">#define</span> <a id="10893c9" class="tk">ETH_MACCR_RE</a>                   ((<a id="10893c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/* Receiver enable */</span></td></tr>
<tr name="10894" id="10894">
<td><a id="l10894" class='ln'>10894</a></td><td></td></tr>
<tr name="10895" id="10895">
<td><a id="l10895" class='ln'>10895</a></td><td>  <span class="ct">/* Bit definition for Ethernet MAC Frame Filter Register */</span></td></tr>
<tr name="10896" id="10896">
<td><a id="l10896" class='ln'>10896</a></td><td><span class="pp">#define</span> <a id="10896c9" class="tk">ETH_MACFFR_RA</a>                  ((<a id="10896c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/* Receive all */</span></td></tr>
<tr name="10897" id="10897">
<td><a id="l10897" class='ln'>10897</a></td><td><span class="pp">#define</span> <a id="10897c9" class="tk">ETH_MACFFR_HPF</a>                 ((<a id="10897c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/* Hash or perfect filter */</span></td></tr>
<tr name="10898" id="10898">
<td><a id="l10898" class='ln'>10898</a></td><td><span class="pp">#define</span> <a id="10898c9" class="tk">ETH_MACFFR_SAF</a>                 ((<a id="10898c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/* Source address filter enable */</span></td></tr>
<tr name="10899" id="10899">
<td><a id="l10899" class='ln'>10899</a></td><td><span class="pp">#define</span> <a id="10899c9" class="tk">ETH_MACFFR_SAIF</a>                ((<a id="10899c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/* SA inverse filtering */</span></td></tr>
<tr name="10900" id="10900">
<td><a id="l10900" class='ln'>10900</a></td><td><span class="pp">#define</span> <a id="10900c9" class="tk">ETH_MACFFR_PCF</a>                 ((<a id="10900c42" class="tk">uint32_t</a>)0x000000C0)    <span class="ct">/* Pass control frames: 3 cases */</span></td></tr>
<tr name="10901" id="10901">
<td><a id="l10901" class='ln'>10901</a></td><td><span class="pp">#define</span> <a id="10901c9" class="tk">ETH_MACFFR_PCF_BlockAll</a>        ((<a id="10901c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/* MAC filters all control frames from reaching the application */</span></td></tr>
<tr name="10902" id="10902">
<td><a id="l10902" class='ln'>10902</a></td><td><span class="pp">#define</span> <a id="10902c9" class="tk">ETH_MACFFR_PCF_ForwardAll</a>      ((<a id="10902c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/* MAC forwards all control frames to application even if they fail the Address Filter */</span></td></tr>
<tr name="10903" id="10903">
<td><a id="l10903" class='ln'>10903</a></td><td><span class="pp">#define</span> <a id="10903c9" class="tk">ETH_MACFFR_PCF_ForwardPassedAddrFilter</a> ((<a id="10903c50" class="tk">uint32_t</a>)0x000000C0) <span class="ct">/* MAC forwards control frames that pass the Address Filter. */</span></td></tr>
<tr name="10904" id="10904">
<td><a id="l10904" class='ln'>10904</a></td><td><span class="pp">#define</span> <a id="10904c9" class="tk">ETH_MACFFR_BFD</a>                 ((<a id="10904c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/* Broadcast frame disable */</span></td></tr>
<tr name="10905" id="10905">
<td><a id="l10905" class='ln'>10905</a></td><td><span class="pp">#define</span> <a id="10905c9" class="tk">ETH_MACFFR_PAM</a>                 ((<a id="10905c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/* Pass all mutlicast */</span></td></tr>
<tr name="10906" id="10906">
<td><a id="l10906" class='ln'>10906</a></td><td><span class="pp">#define</span> <a id="10906c9" class="tk">ETH_MACFFR_DAIF</a>                ((<a id="10906c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/* DA Inverse filtering */</span></td></tr>
<tr name="10907" id="10907">
<td><a id="l10907" class='ln'>10907</a></td><td><span class="pp">#define</span> <a id="10907c9" class="tk">ETH_MACFFR_HM</a>                  ((<a id="10907c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/* Hash multicast */</span></td></tr>
<tr name="10908" id="10908">
<td><a id="l10908" class='ln'>10908</a></td><td><span class="pp">#define</span> <a id="10908c9" class="tk">ETH_MACFFR_HU</a>                  ((<a id="10908c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/* Hash unicast */</span></td></tr>
<tr name="10909" id="10909">
<td><a id="l10909" class='ln'>10909</a></td><td><span class="pp">#define</span> <a id="10909c9" class="tk">ETH_MACFFR_PM</a>                  ((<a id="10909c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/* Promiscuous mode */</span></td></tr>
<tr name="10910" id="10910">
<td><a id="l10910" class='ln'>10910</a></td><td></td></tr>
<tr name="10911" id="10911">
<td><a id="l10911" class='ln'>10911</a></td><td>  <span class="ct">/* Bit definition for Ethernet MAC Hash Table High Register */</span></td></tr>
<tr name="10912" id="10912">
<td><a id="l10912" class='ln'>10912</a></td><td><span class="pp">#define</span> <a id="10912c9" class="tk">ETH_MACHTHR_HTH</a>                ((<a id="10912c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* Hash table high */</span></td></tr>
<tr name="10913" id="10913">
<td><a id="l10913" class='ln'>10913</a></td><td></td></tr>
<tr name="10914" id="10914">
<td><a id="l10914" class='ln'>10914</a></td><td>  <span class="ct">/* Bit definition for Ethernet MAC Hash Table Low Register */</span></td></tr>
<tr name="10915" id="10915">
<td><a id="l10915" class='ln'>10915</a></td><td><span class="pp">#define</span> <a id="10915c9" class="tk">ETH_MACHTLR_HTL</a>                ((<a id="10915c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* Hash table low */</span></td></tr>
<tr name="10916" id="10916">
<td><a id="l10916" class='ln'>10916</a></td><td></td></tr>
<tr name="10917" id="10917">
<td><a id="l10917" class='ln'>10917</a></td><td>  <span class="ct">/* Bit definition for Ethernet MAC MII Address Register */</span></td></tr>
<tr name="10918" id="10918">
<td><a id="l10918" class='ln'>10918</a></td><td><span class="pp">#define</span> <a id="10918c9" class="tk">ETH_MACMIIAR_PA</a>                ((<a id="10918c42" class="tk">uint32_t</a>)0x0000F800)    <span class="ct">/* Physical layer address */</span></td></tr>
<tr name="10919" id="10919">
<td><a id="l10919" class='ln'>10919</a></td><td><span class="pp">#define</span> <a id="10919c9" class="tk">ETH_MACMIIAR_MR</a>                ((<a id="10919c42" class="tk">uint32_t</a>)0x000007C0)    <span class="ct">/* MII register in the selected PHY */</span></td></tr>
<tr name="10920" id="10920">
<td><a id="l10920" class='ln'>10920</a></td><td><span class="pp">#define</span> <a id="10920c9" class="tk">ETH_MACMIIAR_CR</a>                ((<a id="10920c42" class="tk">uint32_t</a>)0x0000001C)    <span class="ct">/* CR clock range: 6 cases */</span></td></tr>
<tr name="10921" id="10921">
<td><a id="l10921" class='ln'>10921</a></td><td><span class="pp">#define</span> <a id="10921c9" class="tk">ETH_MACMIIAR_CR_Div42</a>          ((<a id="10921c42" class="tk">uint32_t</a>)0x00000000)    <span class="ct">/* HCLK:60-100 MHz; MDC clock= HCLK/42 */</span></td></tr>
<tr name="10922" id="10922">
<td><a id="l10922" class='ln'>10922</a></td><td><span class="pp">#define</span> <a id="10922c9" class="tk">ETH_MACMIIAR_CR_Div62</a>          ((<a id="10922c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/* HCLK:100-150 MHz; MDC clock= HCLK/62 */</span></td></tr>
<tr name="10923" id="10923">
<td><a id="l10923" class='ln'>10923</a></td><td><span class="pp">#define</span> <a id="10923c9" class="tk">ETH_MACMIIAR_CR_Div16</a>          ((<a id="10923c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/* HCLK:20-35 MHz; MDC clock= HCLK/16 */</span></td></tr>
<tr name="10924" id="10924">
<td><a id="l10924" class='ln'>10924</a></td><td><span class="pp">#define</span> <a id="10924c9" class="tk">ETH_MACMIIAR_CR_Div26</a>          ((<a id="10924c42" class="tk">uint32_t</a>)0x0000000C)    <span class="ct">/* HCLK:35-60 MHz; MDC clock= HCLK/26 */</span></td></tr>
<tr name="10925" id="10925">
<td><a id="l10925" class='ln'>10925</a></td><td><span class="pp">#define</span> <a id="10925c9" class="tk">ETH_MACMIIAR_CR_Div102</a>         ((<a id="10925c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/* HCLK:150-168 MHz; MDC clock= HCLK/102 */</span></td></tr>
<tr name="10926" id="10926">
<td><a id="l10926" class='ln'>10926</a></td><td><span class="pp">#define</span> <a id="10926c9" class="tk">ETH_MACMIIAR_MW</a>                ((<a id="10926c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/* MII write */</span></td></tr>
<tr name="10927" id="10927">
<td><a id="l10927" class='ln'>10927</a></td><td><span class="pp">#define</span> <a id="10927c9" class="tk">ETH_MACMIIAR_MB</a>                ((<a id="10927c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/* MII busy */</span></td></tr>
<tr name="10928" id="10928">
<td><a id="l10928" class='ln'>10928</a></td><td></td></tr>
<tr name="10929" id="10929">
<td><a id="l10929" class='ln'>10929</a></td><td>  <span class="ct">/* Bit definition for Ethernet MAC MII Data Register */</span></td></tr>
<tr name="10930" id="10930">
<td><a id="l10930" class='ln'>10930</a></td><td><span class="pp">#define</span> <a id="10930c9" class="tk">ETH_MACMIIDR_MD</a>                ((<a id="10930c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/* MII data: read/write data from/to PHY */</span></td></tr>
<tr name="10931" id="10931">
<td><a id="l10931" class='ln'>10931</a></td><td></td></tr>
<tr name="10932" id="10932">
<td><a id="l10932" class='ln'>10932</a></td><td>  <span class="ct">/* Bit definition for Ethernet MAC Flow Control Register */</span></td></tr>
<tr name="10933" id="10933">
<td><a id="l10933" class='ln'>10933</a></td><td><span class="pp">#define</span> <a id="10933c9" class="tk">ETH_MACFCR_PT</a>                  ((<a id="10933c42" class="tk">uint32_t</a>)0xFFFF0000)    <span class="ct">/* Pause time */</span></td></tr>
<tr name="10934" id="10934">
<td><a id="l10934" class='ln'>10934</a></td><td><span class="pp">#define</span> <a id="10934c9" class="tk">ETH_MACFCR_ZQPD</a>                ((<a id="10934c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/* Zero-quanta pause disable */</span></td></tr>
<tr name="10935" id="10935">
<td><a id="l10935" class='ln'>10935</a></td><td><span class="pp">#define</span> <a id="10935c9" class="tk">ETH_MACFCR_PLT</a>                 ((<a id="10935c42" class="tk">uint32_t</a>)0x00000030)    <span class="ct">/* Pause low threshold: 4 cases */</span></td></tr>
<tr name="10936" id="10936">
<td><a id="l10936" class='ln'>10936</a></td><td><span class="pp">#define</span> <a id="10936c9" class="tk">ETH_MACFCR_PLT_Minus4</a>          ((<a id="10936c42" class="tk">uint32_t</a>)0x00000000)    <span class="ct">/* Pause time minus 4 slot times */</span></td></tr>
<tr name="10937" id="10937">
<td><a id="l10937" class='ln'>10937</a></td><td><span class="pp">#define</span> <a id="10937c9" class="tk">ETH_MACFCR_PLT_Minus28</a>         ((<a id="10937c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/* Pause time minus 28 slot times */</span></td></tr>
<tr name="10938" id="10938">
<td><a id="l10938" class='ln'>10938</a></td><td><span class="pp">#define</span> <a id="10938c9" class="tk">ETH_MACFCR_PLT_Minus144</a>        ((<a id="10938c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/* Pause time minus 144 slot times */</span></td></tr>
<tr name="10939" id="10939">
<td><a id="l10939" class='ln'>10939</a></td><td><span class="pp">#define</span> <a id="10939c9" class="tk">ETH_MACFCR_PLT_Minus256</a>        ((<a id="10939c42" class="tk">uint32_t</a>)0x00000030)    <span class="ct">/* Pause time minus 256 slot times */</span></td></tr>
<tr name="10940" id="10940">
<td><a id="l10940" class='ln'>10940</a></td><td><span class="pp">#define</span> <a id="10940c9" class="tk">ETH_MACFCR_UPFD</a>                ((<a id="10940c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/* Unicast pause frame detect */</span></td></tr>
<tr name="10941" id="10941">
<td><a id="l10941" class='ln'>10941</a></td><td><span class="pp">#define</span> <a id="10941c9" class="tk">ETH_MACFCR_RFCE</a>                ((<a id="10941c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/* Receive flow control enable */</span></td></tr>
<tr name="10942" id="10942">
<td><a id="l10942" class='ln'>10942</a></td><td><span class="pp">#define</span> <a id="10942c9" class="tk">ETH_MACFCR_TFCE</a>                ((<a id="10942c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/* Transmit flow control enable */</span></td></tr>
<tr name="10943" id="10943">
<td><a id="l10943" class='ln'>10943</a></td><td><span class="pp">#define</span> <a id="10943c9" class="tk">ETH_MACFCR_FCBBPA</a>              ((<a id="10943c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/* Flow control busy/backpressure activate */</span></td></tr>
<tr name="10944" id="10944">
<td><a id="l10944" class='ln'>10944</a></td><td></td></tr>
<tr name="10945" id="10945">
<td><a id="l10945" class='ln'>10945</a></td><td>  <span class="ct">/* Bit definition for Ethernet MAC VLAN Tag Register */</span></td></tr>
<tr name="10946" id="10946">
<td><a id="l10946" class='ln'>10946</a></td><td><span class="pp">#define</span> <a id="10946c9" class="tk">ETH_MACVLANTR_VLANTC</a>           ((<a id="10946c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/* 12-bit VLAN tag comparison */</span></td></tr>
<tr name="10947" id="10947">
<td><a id="l10947" class='ln'>10947</a></td><td><span class="pp">#define</span> <a id="10947c9" class="tk">ETH_MACVLANTR_VLANTI</a>           ((<a id="10947c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/* VLAN tag identifier (for receive frames) */</span></td></tr>
<tr name="10948" id="10948">
<td><a id="l10948" class='ln'>10948</a></td><td></td></tr>
<tr name="10949" id="10949">
<td><a id="l10949" class='ln'>10949</a></td><td>  <span class="ct">/* Bit definition for Ethernet MAC Remote Wake-UpFrame Filter Register */</span></td></tr>
<tr name="10950" id="10950">
<td><a id="l10950" class='ln'>10950</a></td><td><span class="pp">#define</span> <a id="10950c9" class="tk">ETH_MACRWUFFR_D</a>                ((<a id="10950c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* Wake-up frame filter register data */</span></td></tr>
<tr name="10951" id="10951">
<td><a id="l10951" class='ln'>10951</a></td><td></td></tr>
<tr name="10952" id="10952">
<td><a id="l10952" class='ln'>10952</a></td><td>  <span class="ct">/* Eight sequential Writes to this address (offset 0x28) will write all Wake-UpFrame Filter Registers.</span></td></tr>
<tr name="10953" id="10953">
<td><a id="l10953" class='ln'>10953</a></td><td><span class="ct">     Eight sequential Reads from this address (offset 0x28) will read all Wake-UpFrame Filter Registers. */</span></td></tr>
<tr name="10954" id="10954">
<td><a id="l10954" class='ln'>10954</a></td><td>  <span class="ct">/* Wake-UpFrame Filter Reg0 : Filter 0 Byte Mask</span></td></tr>
<tr name="10955" id="10955">
<td><a id="l10955" class='ln'>10955</a></td><td><span class="ct">     Wake-UpFrame Filter Reg1 : Filter 1 Byte Mask</span></td></tr>
<tr name="10956" id="10956">
<td><a id="l10956" class='ln'>10956</a></td><td><span class="ct">     Wake-UpFrame Filter Reg2 : Filter 2 Byte Mask</span></td></tr>
<tr name="10957" id="10957">
<td><a id="l10957" class='ln'>10957</a></td><td><span class="ct">     Wake-UpFrame Filter Reg3 : Filter 3 Byte Mask</span></td></tr>
<tr name="10958" id="10958">
<td><a id="l10958" class='ln'>10958</a></td><td><span class="ct">     Wake-UpFrame Filter Reg4 : RSVD - Filter3 Command - RSVD - Filter2 Command -</span></td></tr>
<tr name="10959" id="10959">
<td><a id="l10959" class='ln'>10959</a></td><td><span class="ct">     RSVD - Filter1 Command - RSVD - Filter0 Command</span></td></tr>
<tr name="10960" id="10960">
<td><a id="l10960" class='ln'>10960</a></td><td><span class="ct">     Wake-UpFrame Filter Re5 : Filter3 Offset - Filter2 Offset - Filter1 Offset - Filter0 Offset</span></td></tr>
<tr name="10961" id="10961">
<td><a id="l10961" class='ln'>10961</a></td><td><span class="ct">     Wake-UpFrame Filter Re6 : Filter1 CRC16 - Filter0 CRC16</span></td></tr>
<tr name="10962" id="10962">
<td><a id="l10962" class='ln'>10962</a></td><td><span class="ct">     Wake-UpFrame Filter Re7 : Filter3 CRC16 - Filter2 CRC16 */</span></td></tr>
<tr name="10963" id="10963">
<td><a id="l10963" class='ln'>10963</a></td><td></td></tr>
<tr name="10964" id="10964">
<td><a id="l10964" class='ln'>10964</a></td><td>  <span class="ct">/* Bit definition for Ethernet MAC PMT Control and Status Register */</span></td></tr>
<tr name="10965" id="10965">
<td><a id="l10965" class='ln'>10965</a></td><td><span class="pp">#define</span> <a id="10965c9" class="tk">ETH_MACPMTCSR_WFFRPR</a>           ((<a id="10965c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/* Wake-Up Frame Filter Register Pointer Reset */</span></td></tr>
<tr name="10966" id="10966">
<td><a id="l10966" class='ln'>10966</a></td><td><span class="pp">#define</span> <a id="10966c9" class="tk">ETH_MACPMTCSR_GU</a>               ((<a id="10966c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/* Global Unicast */</span></td></tr>
<tr name="10967" id="10967">
<td><a id="l10967" class='ln'>10967</a></td><td><span class="pp">#define</span> <a id="10967c9" class="tk">ETH_MACPMTCSR_WFR</a>              ((<a id="10967c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/* Wake-Up Frame Received */</span></td></tr>
<tr name="10968" id="10968">
<td><a id="l10968" class='ln'>10968</a></td><td><span class="pp">#define</span> <a id="10968c9" class="tk">ETH_MACPMTCSR_MPR</a>              ((<a id="10968c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/* Magic Packet Received */</span></td></tr>
<tr name="10969" id="10969">
<td><a id="l10969" class='ln'>10969</a></td><td><span class="pp">#define</span> <a id="10969c9" class="tk">ETH_MACPMTCSR_WFE</a>              ((<a id="10969c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/* Wake-Up Frame Enable */</span></td></tr>
<tr name="10970" id="10970">
<td><a id="l10970" class='ln'>10970</a></td><td><span class="pp">#define</span> <a id="10970c9" class="tk">ETH_MACPMTCSR_MPE</a>              ((<a id="10970c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/* Magic Packet Enable */</span></td></tr>
<tr name="10971" id="10971">
<td><a id="l10971" class='ln'>10971</a></td><td><span class="pp">#define</span> <a id="10971c9" class="tk">ETH_MACPMTCSR_PD</a>               ((<a id="10971c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/* Power Down */</span></td></tr>
<tr name="10972" id="10972">
<td><a id="l10972" class='ln'>10972</a></td><td></td></tr>
<tr name="10973" id="10973">
<td><a id="l10973" class='ln'>10973</a></td><td>  <span class="ct">/* Bit definition for Ethernet MAC Status Register */</span></td></tr>
<tr name="10974" id="10974">
<td><a id="l10974" class='ln'>10974</a></td><td><span class="pp">#define</span> <a id="10974c9" class="tk">ETH_MACSR_TSTS</a>                 ((<a id="10974c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/* Time stamp trigger status */</span></td></tr>
<tr name="10975" id="10975">
<td><a id="l10975" class='ln'>10975</a></td><td><span class="pp">#define</span> <a id="10975c9" class="tk">ETH_MACSR_MMCTS</a>                ((<a id="10975c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/* MMC transmit status */</span></td></tr>
<tr name="10976" id="10976">
<td><a id="l10976" class='ln'>10976</a></td><td><span class="pp">#define</span> <a id="10976c9" class="tk">ETH_MACSR_MMMCRS</a>               ((<a id="10976c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/* MMC receive status */</span></td></tr>
<tr name="10977" id="10977">
<td><a id="l10977" class='ln'>10977</a></td><td><span class="pp">#define</span> <a id="10977c9" class="tk">ETH_MACSR_MMCS</a>                 ((<a id="10977c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/* MMC status */</span></td></tr>
<tr name="10978" id="10978">
<td><a id="l10978" class='ln'>10978</a></td><td><span class="pp">#define</span> <a id="10978c9" class="tk">ETH_MACSR_PMTS</a>                 ((<a id="10978c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/* PMT status */</span></td></tr>
<tr name="10979" id="10979">
<td><a id="l10979" class='ln'>10979</a></td><td></td></tr>
<tr name="10980" id="10980">
<td><a id="l10980" class='ln'>10980</a></td><td>  <span class="ct">/* Bit definition for Ethernet MAC Interrupt Mask Register */</span></td></tr>
<tr name="10981" id="10981">
<td><a id="l10981" class='ln'>10981</a></td><td><span class="pp">#define</span> <a id="10981c9" class="tk">ETH_MACIMR_TSTIM</a>               ((<a id="10981c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/* Time stamp trigger interrupt mask */</span></td></tr>
<tr name="10982" id="10982">
<td><a id="l10982" class='ln'>10982</a></td><td><span class="pp">#define</span> <a id="10982c9" class="tk">ETH_MACIMR_PMTIM</a>               ((<a id="10982c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/* PMT interrupt mask */</span></td></tr>
<tr name="10983" id="10983">
<td><a id="l10983" class='ln'>10983</a></td><td></td></tr>
<tr name="10984" id="10984">
<td><a id="l10984" class='ln'>10984</a></td><td>  <span class="ct">/* Bit definition for Ethernet MAC Address0 High Register */</span></td></tr>
<tr name="10985" id="10985">
<td><a id="l10985" class='ln'>10985</a></td><td><span class="pp">#define</span> <a id="10985c9" class="tk">ETH_MACA0HR_MACA0H</a>             ((<a id="10985c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/* MAC address0 high */</span></td></tr>
<tr name="10986" id="10986">
<td><a id="l10986" class='ln'>10986</a></td><td></td></tr>
<tr name="10987" id="10987">
<td><a id="l10987" class='ln'>10987</a></td><td>  <span class="ct">/* Bit definition for Ethernet MAC Address0 Low Register */</span></td></tr>
<tr name="10988" id="10988">
<td><a id="l10988" class='ln'>10988</a></td><td><span class="pp">#define</span> <a id="10988c9" class="tk">ETH_MACA0LR_MACA0L</a>             ((<a id="10988c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* MAC address0 low */</span></td></tr>
<tr name="10989" id="10989">
<td><a id="l10989" class='ln'>10989</a></td><td></td></tr>
<tr name="10990" id="10990">
<td><a id="l10990" class='ln'>10990</a></td><td>  <span class="ct">/* Bit definition for Ethernet MAC Address1 High Register */</span></td></tr>
<tr name="10991" id="10991">
<td><a id="l10991" class='ln'>10991</a></td><td><span class="pp">#define</span> <a id="10991c9" class="tk">ETH_MACA1HR_AE</a>                 ((<a id="10991c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/* Address enable */</span></td></tr>
<tr name="10992" id="10992">
<td><a id="l10992" class='ln'>10992</a></td><td><span class="pp">#define</span> <a id="10992c9" class="tk">ETH_MACA1HR_SA</a>                 ((<a id="10992c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/* Source address */</span></td></tr>
<tr name="10993" id="10993">
<td><a id="l10993" class='ln'>10993</a></td><td><span class="pp">#define</span> <a id="10993c9" class="tk">ETH_MACA1HR_MBC</a>                ((<a id="10993c42" class="tk">uint32_t</a>)0x3F000000)    <span class="ct">/* Mask byte control: bits to mask for comparison of the MAC Address bytes */</span></td></tr>
<tr name="10994" id="10994">
<td><a id="l10994" class='ln'>10994</a></td><td><span class="pp">#define</span> <a id="10994c9" class="tk">ETH_MACA1HR_MBC_HBits15_8</a>      ((<a id="10994c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/* Mask MAC Address high reg bits [15:8] */</span></td></tr>
<tr name="10995" id="10995">
<td><a id="l10995" class='ln'>10995</a></td><td><span class="pp">#define</span> <a id="10995c9" class="tk">ETH_MACA1HR_MBC_HBits7_0</a>       ((<a id="10995c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/* Mask MAC Address high reg bits [7:0] */</span></td></tr>
<tr name="10996" id="10996">
<td><a id="l10996" class='ln'>10996</a></td><td><span class="pp">#define</span> <a id="10996c9" class="tk">ETH_MACA1HR_MBC_LBits31_24</a>     ((<a id="10996c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/* Mask MAC Address low reg bits [31:24] */</span></td></tr>
<tr name="10997" id="10997">
<td><a id="l10997" class='ln'>10997</a></td><td><span class="pp">#define</span> <a id="10997c9" class="tk">ETH_MACA1HR_MBC_LBits23_16</a>     ((<a id="10997c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/* Mask MAC Address low reg bits [23:16] */</span></td></tr>
<tr name="10998" id="10998">
<td><a id="l10998" class='ln'>10998</a></td><td><span class="pp">#define</span> <a id="10998c9" class="tk">ETH_MACA1HR_MBC_LBits15_8</a>      ((<a id="10998c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/* Mask MAC Address low reg bits [15:8] */</span></td></tr>
<tr name="10999" id="10999">
<td><a id="l10999" class='ln'>10999</a></td><td><span class="pp">#define</span> <a id="10999c9" class="tk">ETH_MACA1HR_MBC_LBits7_0</a>       ((<a id="10999c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/* Mask MAC Address low reg bits [7:0] */</span></td></tr>
<tr name="11000" id="11000">
<td><a id="l11000" class='ln'>11000</a></td><td><span class="pp">#define</span> <a id="11000c9" class="tk">ETH_MACA1HR_MACA1H</a>             ((<a id="11000c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/* MAC address1 high */</span></td></tr>
<tr name="11001" id="11001">
<td><a id="l11001" class='ln'>11001</a></td><td></td></tr>
<tr name="11002" id="11002">
<td><a id="l11002" class='ln'>11002</a></td><td>  <span class="ct">/* Bit definition for Ethernet MAC Address1 Low Register */</span></td></tr>
<tr name="11003" id="11003">
<td><a id="l11003" class='ln'>11003</a></td><td><span class="pp">#define</span> <a id="11003c9" class="tk">ETH_MACA1LR_MACA1L</a>             ((<a id="11003c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* MAC address1 low */</span></td></tr>
<tr name="11004" id="11004">
<td><a id="l11004" class='ln'>11004</a></td><td></td></tr>
<tr name="11005" id="11005">
<td><a id="l11005" class='ln'>11005</a></td><td>  <span class="ct">/* Bit definition for Ethernet MAC Address2 High Register */</span></td></tr>
<tr name="11006" id="11006">
<td><a id="l11006" class='ln'>11006</a></td><td><span class="pp">#define</span> <a id="11006c9" class="tk">ETH_MACA2HR_AE</a>                 ((<a id="11006c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/* Address enable */</span></td></tr>
<tr name="11007" id="11007">
<td><a id="l11007" class='ln'>11007</a></td><td><span class="pp">#define</span> <a id="11007c9" class="tk">ETH_MACA2HR_SA</a>                 ((<a id="11007c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/* Source address */</span></td></tr>
<tr name="11008" id="11008">
<td><a id="l11008" class='ln'>11008</a></td><td><span class="pp">#define</span> <a id="11008c9" class="tk">ETH_MACA2HR_MBC</a>                ((<a id="11008c42" class="tk">uint32_t</a>)0x3F000000)    <span class="ct">/* Mask byte control */</span></td></tr>
<tr name="11009" id="11009">
<td><a id="l11009" class='ln'>11009</a></td><td><span class="pp">#define</span> <a id="11009c9" class="tk">ETH_MACA2HR_MBC_HBits15_8</a>      ((<a id="11009c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/* Mask MAC Address high reg bits [15:8] */</span></td></tr>
<tr name="11010" id="11010">
<td><a id="l11010" class='ln'>11010</a></td><td><span class="pp">#define</span> <a id="11010c9" class="tk">ETH_MACA2HR_MBC_HBits7_0</a>       ((<a id="11010c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/* Mask MAC Address high reg bits [7:0] */</span></td></tr>
<tr name="11011" id="11011">
<td><a id="l11011" class='ln'>11011</a></td><td><span class="pp">#define</span> <a id="11011c9" class="tk">ETH_MACA2HR_MBC_LBits31_24</a>     ((<a id="11011c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/* Mask MAC Address low reg bits [31:24] */</span></td></tr>
<tr name="11012" id="11012">
<td><a id="l11012" class='ln'>11012</a></td><td><span class="pp">#define</span> <a id="11012c9" class="tk">ETH_MACA2HR_MBC_LBits23_16</a>     ((<a id="11012c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/* Mask MAC Address low reg bits [23:16] */</span></td></tr>
<tr name="11013" id="11013">
<td><a id="l11013" class='ln'>11013</a></td><td><span class="pp">#define</span> <a id="11013c9" class="tk">ETH_MACA2HR_MBC_LBits15_8</a>      ((<a id="11013c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/* Mask MAC Address low reg bits [15:8] */</span></td></tr>
<tr name="11014" id="11014">
<td><a id="l11014" class='ln'>11014</a></td><td><span class="pp">#define</span> <a id="11014c9" class="tk">ETH_MACA2HR_MBC_LBits7_0</a>       ((<a id="11014c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/* Mask MAC Address low reg bits [70] */</span></td></tr>
<tr name="11015" id="11015">
<td><a id="l11015" class='ln'>11015</a></td><td><span class="pp">#define</span> <a id="11015c9" class="tk">ETH_MACA2HR_MACA2H</a>             ((<a id="11015c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/* MAC address1 high */</span></td></tr>
<tr name="11016" id="11016">
<td><a id="l11016" class='ln'>11016</a></td><td></td></tr>
<tr name="11017" id="11017">
<td><a id="l11017" class='ln'>11017</a></td><td>  <span class="ct">/* Bit definition for Ethernet MAC Address2 Low Register */</span></td></tr>
<tr name="11018" id="11018">
<td><a id="l11018" class='ln'>11018</a></td><td><span class="pp">#define</span> <a id="11018c9" class="tk">ETH_MACA2LR_MACA2L</a>             ((<a id="11018c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* MAC address2 low */</span></td></tr>
<tr name="11019" id="11019">
<td><a id="l11019" class='ln'>11019</a></td><td></td></tr>
<tr name="11020" id="11020">
<td><a id="l11020" class='ln'>11020</a></td><td>  <span class="ct">/* Bit definition for Ethernet MAC Address3 High Register */</span></td></tr>
<tr name="11021" id="11021">
<td><a id="l11021" class='ln'>11021</a></td><td><span class="pp">#define</span> <a id="11021c9" class="tk">ETH_MACA3HR_AE</a>                 ((<a id="11021c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/* Address enable */</span></td></tr>
<tr name="11022" id="11022">
<td><a id="l11022" class='ln'>11022</a></td><td><span class="pp">#define</span> <a id="11022c9" class="tk">ETH_MACA3HR_SA</a>                 ((<a id="11022c42" class="tk">uint32_t</a>)0x40000000)    <span class="ct">/* Source address */</span></td></tr>
<tr name="11023" id="11023">
<td><a id="l11023" class='ln'>11023</a></td><td><span class="pp">#define</span> <a id="11023c9" class="tk">ETH_MACA3HR_MBC</a>                ((<a id="11023c42" class="tk">uint32_t</a>)0x3F000000)    <span class="ct">/* Mask byte control */</span></td></tr>
<tr name="11024" id="11024">
<td><a id="l11024" class='ln'>11024</a></td><td><span class="pp">#define</span> <a id="11024c9" class="tk">ETH_MACA3HR_MBC_HBits15_8</a>      ((<a id="11024c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/* Mask MAC Address high reg bits [15:8] */</span></td></tr>
<tr name="11025" id="11025">
<td><a id="l11025" class='ln'>11025</a></td><td><span class="pp">#define</span> <a id="11025c9" class="tk">ETH_MACA3HR_MBC_HBits7_0</a>       ((<a id="11025c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/* Mask MAC Address high reg bits [7:0] */</span></td></tr>
<tr name="11026" id="11026">
<td><a id="l11026" class='ln'>11026</a></td><td><span class="pp">#define</span> <a id="11026c9" class="tk">ETH_MACA3HR_MBC_LBits31_24</a>     ((<a id="11026c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/* Mask MAC Address low reg bits [31:24] */</span></td></tr>
<tr name="11027" id="11027">
<td><a id="l11027" class='ln'>11027</a></td><td><span class="pp">#define</span> <a id="11027c9" class="tk">ETH_MACA3HR_MBC_LBits23_16</a>     ((<a id="11027c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/* Mask MAC Address low reg bits [23:16] */</span></td></tr>
<tr name="11028" id="11028">
<td><a id="l11028" class='ln'>11028</a></td><td><span class="pp">#define</span> <a id="11028c9" class="tk">ETH_MACA3HR_MBC_LBits15_8</a>      ((<a id="11028c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/* Mask MAC Address low reg bits [15:8] */</span></td></tr>
<tr name="11029" id="11029">
<td><a id="l11029" class='ln'>11029</a></td><td><span class="pp">#define</span> <a id="11029c9" class="tk">ETH_MACA3HR_MBC_LBits7_0</a>       ((<a id="11029c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/* Mask MAC Address low reg bits [70] */</span></td></tr>
<tr name="11030" id="11030">
<td><a id="l11030" class='ln'>11030</a></td><td><span class="pp">#define</span> <a id="11030c9" class="tk">ETH_MACA3HR_MACA3H</a>             ((<a id="11030c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/* MAC address3 high */</span></td></tr>
<tr name="11031" id="11031">
<td><a id="l11031" class='ln'>11031</a></td><td></td></tr>
<tr name="11032" id="11032">
<td><a id="l11032" class='ln'>11032</a></td><td>  <span class="ct">/* Bit definition for Ethernet MAC Address3 Low Register */</span></td></tr>
<tr name="11033" id="11033">
<td><a id="l11033" class='ln'>11033</a></td><td><span class="pp">#define</span> <a id="11033c9" class="tk">ETH_MACA3LR_MACA3L</a>             ((<a id="11033c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* MAC address3 low */</span></td></tr>
<tr name="11034" id="11034">
<td><a id="l11034" class='ln'>11034</a></td><td></td></tr>
<tr name="11035" id="11035">
<td><a id="l11035" class='ln'>11035</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="11036" id="11036">
<td><a id="l11036" class='ln'>11036</a></td><td>  <span class="ct">/*                Ethernet MMC Registers bits definition                      */</span></td></tr>
<tr name="11037" id="11037">
<td><a id="l11037" class='ln'>11037</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="11038" id="11038">
<td><a id="l11038" class='ln'>11038</a></td><td></td></tr>
<tr name="11039" id="11039">
<td><a id="l11039" class='ln'>11039</a></td><td>  <span class="ct">/* Bit definition for Ethernet MMC Contol Register */</span></td></tr>
<tr name="11040" id="11040">
<td><a id="l11040" class='ln'>11040</a></td><td><span class="pp">#define</span> <a id="11040c9" class="tk">ETH_MMCCR_MCFHP</a>                ((<a id="11040c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/* MMC counter Full-Half preset */</span></td></tr>
<tr name="11041" id="11041">
<td><a id="l11041" class='ln'>11041</a></td><td><span class="pp">#define</span> <a id="11041c9" class="tk">ETH_MMCCR_MCP</a>                  ((<a id="11041c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/* MMC counter preset */</span></td></tr>
<tr name="11042" id="11042">
<td><a id="l11042" class='ln'>11042</a></td><td><span class="pp">#define</span> <a id="11042c9" class="tk">ETH_MMCCR_MCF</a>                  ((<a id="11042c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/* MMC Counter Freeze */</span></td></tr>
<tr name="11043" id="11043">
<td><a id="l11043" class='ln'>11043</a></td><td><span class="pp">#define</span> <a id="11043c9" class="tk">ETH_MMCCR_ROR</a>                  ((<a id="11043c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/* Reset on Read */</span></td></tr>
<tr name="11044" id="11044">
<td><a id="l11044" class='ln'>11044</a></td><td><span class="pp">#define</span> <a id="11044c9" class="tk">ETH_MMCCR_CSR</a>                  ((<a id="11044c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/* Counter Stop Rollover */</span></td></tr>
<tr name="11045" id="11045">
<td><a id="l11045" class='ln'>11045</a></td><td><span class="pp">#define</span> <a id="11045c9" class="tk">ETH_MMCCR_CR</a>                   ((<a id="11045c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/* Counters Reset */</span></td></tr>
<tr name="11046" id="11046">
<td><a id="l11046" class='ln'>11046</a></td><td></td></tr>
<tr name="11047" id="11047">
<td><a id="l11047" class='ln'>11047</a></td><td>  <span class="ct">/* Bit definition for Ethernet MMC Receive Interrupt Register */</span></td></tr>
<tr name="11048" id="11048">
<td><a id="l11048" class='ln'>11048</a></td><td><span class="pp">#define</span> <a id="11048c9" class="tk">ETH_MMCRIR_RGUFS</a>               ((<a id="11048c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/* Set when Rx good unicast frames counter reaches half the maximum value */</span></td></tr>
<tr name="11049" id="11049">
<td><a id="l11049" class='ln'>11049</a></td><td><span class="pp">#define</span> <a id="11049c9" class="tk">ETH_MMCRIR_RFAES</a>               ((<a id="11049c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/* Set when Rx alignment error counter reaches half the maximum value */</span></td></tr>
<tr name="11050" id="11050">
<td><a id="l11050" class='ln'>11050</a></td><td><span class="pp">#define</span> <a id="11050c9" class="tk">ETH_MMCRIR_RFCES</a>               ((<a id="11050c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/* Set when Rx crc error counter reaches half the maximum value */</span></td></tr>
<tr name="11051" id="11051">
<td><a id="l11051" class='ln'>11051</a></td><td></td></tr>
<tr name="11052" id="11052">
<td><a id="l11052" class='ln'>11052</a></td><td>  <span class="ct">/* Bit definition for Ethernet MMC Transmit Interrupt Register */</span></td></tr>
<tr name="11053" id="11053">
<td><a id="l11053" class='ln'>11053</a></td><td><span class="pp">#define</span> <a id="11053c9" class="tk">ETH_MMCTIR_TGFS</a>                ((<a id="11053c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/* Set when Tx good frame count counter reaches half the maximum value */</span></td></tr>
<tr name="11054" id="11054">
<td><a id="l11054" class='ln'>11054</a></td><td><span class="pp">#define</span> <a id="11054c9" class="tk">ETH_MMCTIR_TGFMSCS</a>             ((<a id="11054c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/* Set when Tx good multi col counter reaches half the maximum value */</span></td></tr>
<tr name="11055" id="11055">
<td><a id="l11055" class='ln'>11055</a></td><td><span class="pp">#define</span> <a id="11055c9" class="tk">ETH_MMCTIR_TGFSCS</a>              ((<a id="11055c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/* Set when Tx good single col counter reaches half the maximum value */</span></td></tr>
<tr name="11056" id="11056">
<td><a id="l11056" class='ln'>11056</a></td><td></td></tr>
<tr name="11057" id="11057">
<td><a id="l11057" class='ln'>11057</a></td><td>  <span class="ct">/* Bit definition for Ethernet MMC Receive Interrupt Mask Register */</span></td></tr>
<tr name="11058" id="11058">
<td><a id="l11058" class='ln'>11058</a></td><td><span class="pp">#define</span> <a id="11058c9" class="tk">ETH_MMCRIMR_RGUFM</a>              ((<a id="11058c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value */</span></td></tr>
<tr name="11059" id="11059">
<td><a id="l11059" class='ln'>11059</a></td><td><span class="pp">#define</span> <a id="11059c9" class="tk">ETH_MMCRIMR_RFAEM</a>              ((<a id="11059c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/* Mask the interrupt when when Rx alignment error counter reaches half the maximum value */</span></td></tr>
<tr name="11060" id="11060">
<td><a id="l11060" class='ln'>11060</a></td><td><span class="pp">#define</span> <a id="11060c9" class="tk">ETH_MMCRIMR_RFCEM</a>              ((<a id="11060c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/* Mask the interrupt when Rx crc error counter reaches half the maximum value */</span></td></tr>
<tr name="11061" id="11061">
<td><a id="l11061" class='ln'>11061</a></td><td></td></tr>
<tr name="11062" id="11062">
<td><a id="l11062" class='ln'>11062</a></td><td>  <span class="ct">/* Bit definition for Ethernet MMC Transmit Interrupt Mask Register */</span></td></tr>
<tr name="11063" id="11063">
<td><a id="l11063" class='ln'>11063</a></td><td><span class="pp">#define</span> <a id="11063c9" class="tk">ETH_MMCTIMR_TGFM</a>               ((<a id="11063c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/* Mask the interrupt when Tx good frame count counter reaches half the maximum value */</span></td></tr>
<tr name="11064" id="11064">
<td><a id="l11064" class='ln'>11064</a></td><td><span class="pp">#define</span> <a id="11064c9" class="tk">ETH_MMCTIMR_TGFMSCM</a>            ((<a id="11064c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/* Mask the interrupt when Tx good multi col counter reaches half the maximum value */</span></td></tr>
<tr name="11065" id="11065">
<td><a id="l11065" class='ln'>11065</a></td><td><span class="pp">#define</span> <a id="11065c9" class="tk">ETH_MMCTIMR_TGFSCM</a>             ((<a id="11065c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/* Mask the interrupt when Tx good single col counter reaches half the maximum value */</span></td></tr>
<tr name="11066" id="11066">
<td><a id="l11066" class='ln'>11066</a></td><td></td></tr>
<tr name="11067" id="11067">
<td><a id="l11067" class='ln'>11067</a></td><td>  <span class="ct">/* Bit definition for Ethernet MMC Transmitted Good Frames after Single Collision Counter Register */</span></td></tr>
<tr name="11068" id="11068">
<td><a id="l11068" class='ln'>11068</a></td><td><span class="pp">#define</span> <a id="11068c9" class="tk">ETH_MMCTGFSCCR_TGFSCC</a>          ((<a id="11068c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* Number of successfully transmitted frames after a single collision in Half-duplex mode. */</span></td></tr>
<tr name="11069" id="11069">
<td><a id="l11069" class='ln'>11069</a></td><td></td></tr>
<tr name="11070" id="11070">
<td><a id="l11070" class='ln'>11070</a></td><td>  <span class="ct">/* Bit definition for Ethernet MMC Transmitted Good Frames after More than a Single Collision Counter Register */</span></td></tr>
<tr name="11071" id="11071">
<td><a id="l11071" class='ln'>11071</a></td><td><span class="pp">#define</span> <a id="11071c9" class="tk">ETH_MMCTGFMSCCR_TGFMSCC</a>        ((<a id="11071c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* Number of successfully transmitted frames after more than a single collision in Half-duplex mode. */</span></td></tr>
<tr name="11072" id="11072">
<td><a id="l11072" class='ln'>11072</a></td><td></td></tr>
<tr name="11073" id="11073">
<td><a id="l11073" class='ln'>11073</a></td><td>  <span class="ct">/* Bit definition for Ethernet MMC Transmitted Good Frames Counter Register */</span></td></tr>
<tr name="11074" id="11074">
<td><a id="l11074" class='ln'>11074</a></td><td><span class="pp">#define</span> <a id="11074c9" class="tk">ETH_MMCTGFCR_TGFC</a>              ((<a id="11074c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* Number of good frames transmitted. */</span></td></tr>
<tr name="11075" id="11075">
<td><a id="l11075" class='ln'>11075</a></td><td></td></tr>
<tr name="11076" id="11076">
<td><a id="l11076" class='ln'>11076</a></td><td>  <span class="ct">/* Bit definition for Ethernet MMC Received Frames with CRC Error Counter Register */</span></td></tr>
<tr name="11077" id="11077">
<td><a id="l11077" class='ln'>11077</a></td><td><span class="pp">#define</span> <a id="11077c9" class="tk">ETH_MMCRFCECR_RFCEC</a>            ((<a id="11077c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* Number of frames received with CRC error. */</span></td></tr>
<tr name="11078" id="11078">
<td><a id="l11078" class='ln'>11078</a></td><td></td></tr>
<tr name="11079" id="11079">
<td><a id="l11079" class='ln'>11079</a></td><td>  <span class="ct">/* Bit definition for Ethernet MMC Received Frames with Alignement Error Counter Register */</span></td></tr>
<tr name="11080" id="11080">
<td><a id="l11080" class='ln'>11080</a></td><td><span class="pp">#define</span> <a id="11080c9" class="tk">ETH_MMCRFAECR_RFAEC</a>            ((<a id="11080c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* Number of frames received with alignment (dribble) error */</span></td></tr>
<tr name="11081" id="11081">
<td><a id="l11081" class='ln'>11081</a></td><td></td></tr>
<tr name="11082" id="11082">
<td><a id="l11082" class='ln'>11082</a></td><td>  <span class="ct">/* Bit definition for Ethernet MMC Received Good Unicast Frames Counter Register */</span></td></tr>
<tr name="11083" id="11083">
<td><a id="l11083" class='ln'>11083</a></td><td><span class="pp">#define</span> <a id="11083c9" class="tk">ETH_MMCRGUFCR_RGUFC</a>            ((<a id="11083c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* Number of good unicast frames received. */</span></td></tr>
<tr name="11084" id="11084">
<td><a id="l11084" class='ln'>11084</a></td><td></td></tr>
<tr name="11085" id="11085">
<td><a id="l11085" class='ln'>11085</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="11086" id="11086">
<td><a id="l11086" class='ln'>11086</a></td><td>  <span class="ct">/*               Ethernet PTP Registers bits definition                       */</span></td></tr>
<tr name="11087" id="11087">
<td><a id="l11087" class='ln'>11087</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="11088" id="11088">
<td><a id="l11088" class='ln'>11088</a></td><td></td></tr>
<tr name="11089" id="11089">
<td><a id="l11089" class='ln'>11089</a></td><td>  <span class="ct">/* Bit definition for Ethernet PTP Time Stamp Contol Register */</span></td></tr>
<tr name="11090" id="11090">
<td><a id="l11090" class='ln'>11090</a></td><td><span class="pp">#define</span> <a id="11090c9" class="tk">ETH_PTPTSCR_TSCNT</a>              ((<a id="11090c42" class="tk">uint32_t</a>)0x00030000)    <span class="ct">/* Time stamp clock node type */</span></td></tr>
<tr name="11091" id="11091">
<td><a id="l11091" class='ln'>11091</a></td><td><span class="pp">#define</span> <a id="11091c9" class="tk">ETH_PTPTSSR_TSSMRME</a>            ((<a id="11091c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/* Time stamp snapshot for message relevant to master enable */</span></td></tr>
<tr name="11092" id="11092">
<td><a id="l11092" class='ln'>11092</a></td><td><span class="pp">#define</span> <a id="11092c9" class="tk">ETH_PTPTSSR_TSSEME</a>             ((<a id="11092c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/* Time stamp snapshot for event message enable */</span></td></tr>
<tr name="11093" id="11093">
<td><a id="l11093" class='ln'>11093</a></td><td><span class="pp">#define</span> <a id="11093c9" class="tk">ETH_PTPTSSR_TSSIPV4FE</a>          ((<a id="11093c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/* Time stamp snapshot for IPv4 frames enable */</span></td></tr>
<tr name="11094" id="11094">
<td><a id="l11094" class='ln'>11094</a></td><td><span class="pp">#define</span> <a id="11094c9" class="tk">ETH_PTPTSSR_TSSIPV6FE</a>          ((<a id="11094c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/* Time stamp snapshot for IPv6 frames enable */</span></td></tr>
<tr name="11095" id="11095">
<td><a id="l11095" class='ln'>11095</a></td><td><span class="pp">#define</span> <a id="11095c9" class="tk">ETH_PTPTSSR_TSSPTPOEFE</a>         ((<a id="11095c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/* Time stamp snapshot for PTP over ethernet frames enable */</span></td></tr>
<tr name="11096" id="11096">
<td><a id="l11096" class='ln'>11096</a></td><td><span class="pp">#define</span> <a id="11096c9" class="tk">ETH_PTPTSSR_TSPTPPSV2E</a>         ((<a id="11096c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/* Time stamp PTP packet snooping for version2 format enable */</span></td></tr>
<tr name="11097" id="11097">
<td><a id="l11097" class='ln'>11097</a></td><td><span class="pp">#define</span> <a id="11097c9" class="tk">ETH_PTPTSSR_TSSSR</a>              ((<a id="11097c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/* Time stamp Sub-seconds rollover */</span></td></tr>
<tr name="11098" id="11098">
<td><a id="l11098" class='ln'>11098</a></td><td><span class="pp">#define</span> <a id="11098c9" class="tk">ETH_PTPTSSR_TSSARFE</a>            ((<a id="11098c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/* Time stamp snapshot for all received frames enable */</span></td></tr>
<tr name="11099" id="11099">
<td><a id="l11099" class='ln'>11099</a></td><td><span class="pp">#define</span> <a id="11099c9" class="tk">ETH_PTPTSCR_TSARU</a>              ((<a id="11099c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/* Addend register update */</span></td></tr>
<tr name="11100" id="11100">
<td><a id="l11100" class='ln'>11100</a></td><td><span class="pp">#define</span> <a id="11100c9" class="tk">ETH_PTPTSCR_TSITE</a>              ((<a id="11100c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/* Time stamp interrupt trigger enable */</span></td></tr>
<tr name="11101" id="11101">
<td><a id="l11101" class='ln'>11101</a></td><td><span class="pp">#define</span> <a id="11101c9" class="tk">ETH_PTPTSCR_TSSTU</a>              ((<a id="11101c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/* Time stamp update */</span></td></tr>
<tr name="11102" id="11102">
<td><a id="l11102" class='ln'>11102</a></td><td><span class="pp">#define</span> <a id="11102c9" class="tk">ETH_PTPTSCR_TSSTI</a>              ((<a id="11102c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/* Time stamp initialize */</span></td></tr>
<tr name="11103" id="11103">
<td><a id="l11103" class='ln'>11103</a></td><td><span class="pp">#define</span> <a id="11103c9" class="tk">ETH_PTPTSCR_TSFCU</a>              ((<a id="11103c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/* Time stamp fine or coarse update */</span></td></tr>
<tr name="11104" id="11104">
<td><a id="l11104" class='ln'>11104</a></td><td><span class="pp">#define</span> <a id="11104c9" class="tk">ETH_PTPTSCR_TSE</a>                ((<a id="11104c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/* Time stamp enable */</span></td></tr>
<tr name="11105" id="11105">
<td><a id="l11105" class='ln'>11105</a></td><td></td></tr>
<tr name="11106" id="11106">
<td><a id="l11106" class='ln'>11106</a></td><td>  <span class="ct">/* Bit definition for Ethernet PTP Sub-Second Increment Register */</span></td></tr>
<tr name="11107" id="11107">
<td><a id="l11107" class='ln'>11107</a></td><td><span class="pp">#define</span> <a id="11107c9" class="tk">ETH_PTPSSIR_STSSI</a>              ((<a id="11107c42" class="tk">uint32_t</a>)0x000000FF)    <span class="ct">/* System time Sub-second increment value */</span></td></tr>
<tr name="11108" id="11108">
<td><a id="l11108" class='ln'>11108</a></td><td></td></tr>
<tr name="11109" id="11109">
<td><a id="l11109" class='ln'>11109</a></td><td>  <span class="ct">/* Bit definition for Ethernet PTP Time Stamp High Register */</span></td></tr>
<tr name="11110" id="11110">
<td><a id="l11110" class='ln'>11110</a></td><td><span class="pp">#define</span> <a id="11110c9" class="tk">ETH_PTPTSHR_STS</a>                ((<a id="11110c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* System Time second */</span></td></tr>
<tr name="11111" id="11111">
<td><a id="l11111" class='ln'>11111</a></td><td></td></tr>
<tr name="11112" id="11112">
<td><a id="l11112" class='ln'>11112</a></td><td>  <span class="ct">/* Bit definition for Ethernet PTP Time Stamp Low Register */</span></td></tr>
<tr name="11113" id="11113">
<td><a id="l11113" class='ln'>11113</a></td><td><span class="pp">#define</span> <a id="11113c9" class="tk">ETH_PTPTSLR_STPNS</a>              ((<a id="11113c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/* System Time Positive or negative time */</span></td></tr>
<tr name="11114" id="11114">
<td><a id="l11114" class='ln'>11114</a></td><td><span class="pp">#define</span> <a id="11114c9" class="tk">ETH_PTPTSLR_STSS</a>               ((<a id="11114c42" class="tk">uint32_t</a>)0x7FFFFFFF)    <span class="ct">/* System Time sub-seconds */</span></td></tr>
<tr name="11115" id="11115">
<td><a id="l11115" class='ln'>11115</a></td><td></td></tr>
<tr name="11116" id="11116">
<td><a id="l11116" class='ln'>11116</a></td><td>  <span class="ct">/* Bit definition for Ethernet PTP Time Stamp High Update Register */</span></td></tr>
<tr name="11117" id="11117">
<td><a id="l11117" class='ln'>11117</a></td><td><span class="pp">#define</span> <a id="11117c9" class="tk">ETH_PTPTSHUR_TSUS</a>              ((<a id="11117c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* Time stamp update seconds */</span></td></tr>
<tr name="11118" id="11118">
<td><a id="l11118" class='ln'>11118</a></td><td></td></tr>
<tr name="11119" id="11119">
<td><a id="l11119" class='ln'>11119</a></td><td>  <span class="ct">/* Bit definition for Ethernet PTP Time Stamp Low Update Register */</span></td></tr>
<tr name="11120" id="11120">
<td><a id="l11120" class='ln'>11120</a></td><td><span class="pp">#define</span> <a id="11120c9" class="tk">ETH_PTPTSLUR_TSUPNS</a>            ((<a id="11120c42" class="tk">uint32_t</a>)0x80000000)    <span class="ct">/* Time stamp update Positive or negative time */</span></td></tr>
<tr name="11121" id="11121">
<td><a id="l11121" class='ln'>11121</a></td><td><span class="pp">#define</span> <a id="11121c9" class="tk">ETH_PTPTSLUR_TSUSS</a>             ((<a id="11121c42" class="tk">uint32_t</a>)0x7FFFFFFF)    <span class="ct">/* Time stamp update sub-seconds */</span></td></tr>
<tr name="11122" id="11122">
<td><a id="l11122" class='ln'>11122</a></td><td></td></tr>
<tr name="11123" id="11123">
<td><a id="l11123" class='ln'>11123</a></td><td>  <span class="ct">/* Bit definition for Ethernet PTP Time Stamp Addend Register */</span></td></tr>
<tr name="11124" id="11124">
<td><a id="l11124" class='ln'>11124</a></td><td><span class="pp">#define</span> <a id="11124c9" class="tk">ETH_PTPTSAR_TSA</a>                ((<a id="11124c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* Time stamp addend */</span></td></tr>
<tr name="11125" id="11125">
<td><a id="l11125" class='ln'>11125</a></td><td></td></tr>
<tr name="11126" id="11126">
<td><a id="l11126" class='ln'>11126</a></td><td>  <span class="ct">/* Bit definition for Ethernet PTP Target Time High Register */</span></td></tr>
<tr name="11127" id="11127">
<td><a id="l11127" class='ln'>11127</a></td><td><span class="pp">#define</span> <a id="11127c9" class="tk">ETH_PTPTTHR_TTSH</a>               ((<a id="11127c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* Target time stamp high */</span></td></tr>
<tr name="11128" id="11128">
<td><a id="l11128" class='ln'>11128</a></td><td></td></tr>
<tr name="11129" id="11129">
<td><a id="l11129" class='ln'>11129</a></td><td>  <span class="ct">/* Bit definition for Ethernet PTP Target Time Low Register */</span></td></tr>
<tr name="11130" id="11130">
<td><a id="l11130" class='ln'>11130</a></td><td><span class="pp">#define</span> <a id="11130c9" class="tk">ETH_PTPTTLR_TTSL</a>               ((<a id="11130c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* Target time stamp low */</span></td></tr>
<tr name="11131" id="11131">
<td><a id="l11131" class='ln'>11131</a></td><td></td></tr>
<tr name="11132" id="11132">
<td><a id="l11132" class='ln'>11132</a></td><td>  <span class="ct">/* Bit definition for Ethernet PTP Time Stamp Status Register */</span></td></tr>
<tr name="11133" id="11133">
<td><a id="l11133" class='ln'>11133</a></td><td><span class="pp">#define</span> <a id="11133c9" class="tk">ETH_PTPTSSR_TSTTR</a>              ((<a id="11133c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/* Time stamp target time reached */</span></td></tr>
<tr name="11134" id="11134">
<td><a id="l11134" class='ln'>11134</a></td><td><span class="pp">#define</span> <a id="11134c9" class="tk">ETH_PTPTSSR_TSSO</a>               ((<a id="11134c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/* Time stamp seconds overflow */</span></td></tr>
<tr name="11135" id="11135">
<td><a id="l11135" class='ln'>11135</a></td><td></td></tr>
<tr name="11136" id="11136">
<td><a id="l11136" class='ln'>11136</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="11137" id="11137">
<td><a id="l11137" class='ln'>11137</a></td><td>  <span class="ct">/*                 Ethernet DMA Registers bits definition                     */</span></td></tr>
<tr name="11138" id="11138">
<td><a id="l11138" class='ln'>11138</a></td><td>  <span class="ct">/******************************************************************************/</span></td></tr>
<tr name="11139" id="11139">
<td><a id="l11139" class='ln'>11139</a></td><td></td></tr>
<tr name="11140" id="11140">
<td><a id="l11140" class='ln'>11140</a></td><td>  <span class="ct">/* Bit definition for Ethernet DMA Bus Mode Register */</span></td></tr>
<tr name="11141" id="11141">
<td><a id="l11141" class='ln'>11141</a></td><td><span class="pp">#define</span> <a id="11141c9" class="tk">ETH_DMABMR_AAB</a>                 ((<a id="11141c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/* Address-Aligned beats */</span></td></tr>
<tr name="11142" id="11142">
<td><a id="l11142" class='ln'>11142</a></td><td><span class="pp">#define</span> <a id="11142c9" class="tk">ETH_DMABMR_FPM</a>                 ((<a id="11142c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/* 4xPBL mode */</span></td></tr>
<tr name="11143" id="11143">
<td><a id="l11143" class='ln'>11143</a></td><td><span class="pp">#define</span> <a id="11143c9" class="tk">ETH_DMABMR_USP</a>                 ((<a id="11143c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/* Use separate PBL */</span></td></tr>
<tr name="11144" id="11144">
<td><a id="l11144" class='ln'>11144</a></td><td><span class="pp">#define</span> <a id="11144c9" class="tk">ETH_DMABMR_RDP</a>                 ((<a id="11144c42" class="tk">uint32_t</a>)0x007E0000)    <span class="ct">/* RxDMA PBL */</span></td></tr>
<tr name="11145" id="11145">
<td><a id="l11145" class='ln'>11145</a></td><td><span class="pp">#define</span> <a id="11145c9" class="tk">ETH_DMABMR_RDP_1Beat</a>           ((<a id="11145c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/* maximum number of beats to be transferred in one RxDMA transaction is 1 */</span></td></tr>
<tr name="11146" id="11146">
<td><a id="l11146" class='ln'>11146</a></td><td><span class="pp">#define</span> <a id="11146c9" class="tk">ETH_DMABMR_RDP_2Beat</a>           ((<a id="11146c42" class="tk">uint32_t</a>)0x00040000)    <span class="ct">/* maximum number of beats to be transferred in one RxDMA transaction is 2 */</span></td></tr>
<tr name="11147" id="11147">
<td><a id="l11147" class='ln'>11147</a></td><td><span class="pp">#define</span> <a id="11147c9" class="tk">ETH_DMABMR_RDP_4Beat</a>           ((<a id="11147c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/* maximum number of beats to be transferred in one RxDMA transaction is 4 */</span></td></tr>
<tr name="11148" id="11148">
<td><a id="l11148" class='ln'>11148</a></td><td><span class="pp">#define</span> <a id="11148c9" class="tk">ETH_DMABMR_RDP_8Beat</a>           ((<a id="11148c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/* maximum number of beats to be transferred in one RxDMA transaction is 8 */</span></td></tr>
<tr name="11149" id="11149">
<td><a id="l11149" class='ln'>11149</a></td><td><span class="pp">#define</span> <a id="11149c9" class="tk">ETH_DMABMR_RDP_16Beat</a>          ((<a id="11149c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/* maximum number of beats to be transferred in one RxDMA transaction is 16 */</span></td></tr>
<tr name="11150" id="11150">
<td><a id="l11150" class='ln'>11150</a></td><td><span class="pp">#define</span> <a id="11150c9" class="tk">ETH_DMABMR_RDP_32Beat</a>          ((<a id="11150c42" class="tk">uint32_t</a>)0x00400000)    <span class="ct">/* maximum number of beats to be transferred in one RxDMA transaction is 32 */</span></td></tr>
<tr name="11151" id="11151">
<td><a id="l11151" class='ln'>11151</a></td><td><span class="pp">#define</span> <a id="11151c9" class="tk">ETH_DMABMR_RDP_4xPBL_4Beat</a>     ((<a id="11151c42" class="tk">uint32_t</a>)0x01020000)    <span class="ct">/* maximum number of beats to be transferred in one RxDMA transaction is 4 */</span></td></tr>
<tr name="11152" id="11152">
<td><a id="l11152" class='ln'>11152</a></td><td><span class="pp">#define</span> <a id="11152c9" class="tk">ETH_DMABMR_RDP_4xPBL_8Beat</a>     ((<a id="11152c42" class="tk">uint32_t</a>)0x01040000)    <span class="ct">/* maximum number of beats to be transferred in one RxDMA transaction is 8 */</span></td></tr>
<tr name="11153" id="11153">
<td><a id="l11153" class='ln'>11153</a></td><td><span class="pp">#define</span> <a id="11153c9" class="tk">ETH_DMABMR_RDP_4xPBL_16Beat</a>    ((<a id="11153c42" class="tk">uint32_t</a>)0x01080000)    <span class="ct">/* maximum number of beats to be transferred in one RxDMA transaction is 16 */</span></td></tr>
<tr name="11154" id="11154">
<td><a id="l11154" class='ln'>11154</a></td><td><span class="pp">#define</span> <a id="11154c9" class="tk">ETH_DMABMR_RDP_4xPBL_32Beat</a>    ((<a id="11154c42" class="tk">uint32_t</a>)0x01100000)    <span class="ct">/* maximum number of beats to be transferred in one RxDMA transaction is 32 */</span></td></tr>
<tr name="11155" id="11155">
<td><a id="l11155" class='ln'>11155</a></td><td><span class="pp">#define</span> <a id="11155c9" class="tk">ETH_DMABMR_RDP_4xPBL_64Beat</a>    ((<a id="11155c42" class="tk">uint32_t</a>)0x01200000)    <span class="ct">/* maximum number of beats to be transferred in one RxDMA transaction is 64 */</span></td></tr>
<tr name="11156" id="11156">
<td><a id="l11156" class='ln'>11156</a></td><td><span class="pp">#define</span> <a id="11156c9" class="tk">ETH_DMABMR_RDP_4xPBL_128Beat</a>   ((<a id="11156c42" class="tk">uint32_t</a>)0x01400000)    <span class="ct">/* maximum number of beats to be transferred in one RxDMA transaction is 128 */</span></td></tr>
<tr name="11157" id="11157">
<td><a id="l11157" class='ln'>11157</a></td><td><span class="pp">#define</span> <a id="11157c9" class="tk">ETH_DMABMR_FB</a>                  ((<a id="11157c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/* Fixed Burst */</span></td></tr>
<tr name="11158" id="11158">
<td><a id="l11158" class='ln'>11158</a></td><td><span class="pp">#define</span> <a id="11158c9" class="tk">ETH_DMABMR_RTPR</a>                ((<a id="11158c42" class="tk">uint32_t</a>)0x0000C000)    <span class="ct">/* Rx Tx priority ratio */</span></td></tr>
<tr name="11159" id="11159">
<td><a id="l11159" class='ln'>11159</a></td><td><span class="pp">#define</span> <a id="11159c9" class="tk">ETH_DMABMR_RTPR_1_1</a>            ((<a id="11159c42" class="tk">uint32_t</a>)0x00000000)    <span class="ct">/* Rx Tx priority ratio */</span></td></tr>
<tr name="11160" id="11160">
<td><a id="l11160" class='ln'>11160</a></td><td><span class="pp">#define</span> <a id="11160c9" class="tk">ETH_DMABMR_RTPR_2_1</a>            ((<a id="11160c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/* Rx Tx priority ratio */</span></td></tr>
<tr name="11161" id="11161">
<td><a id="l11161" class='ln'>11161</a></td><td><span class="pp">#define</span> <a id="11161c9" class="tk">ETH_DMABMR_RTPR_3_1</a>            ((<a id="11161c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/* Rx Tx priority ratio */</span></td></tr>
<tr name="11162" id="11162">
<td><a id="l11162" class='ln'>11162</a></td><td><span class="pp">#define</span> <a id="11162c9" class="tk">ETH_DMABMR_RTPR_4_1</a>            ((<a id="11162c42" class="tk">uint32_t</a>)0x0000C000)    <span class="ct">/* Rx Tx priority ratio */</span></td></tr>
<tr name="11163" id="11163">
<td><a id="l11163" class='ln'>11163</a></td><td><span class="pp">#define</span> <a id="11163c9" class="tk">ETH_DMABMR_PBL</a>                 ((<a id="11163c42" class="tk">uint32_t</a>)0x00003F00)    <span class="ct">/* Programmable burst length */</span></td></tr>
<tr name="11164" id="11164">
<td><a id="l11164" class='ln'>11164</a></td><td><span class="pp">#define</span> <a id="11164c9" class="tk">ETH_DMABMR_PBL_1Beat</a>           ((<a id="11164c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */</span></td></tr>
<tr name="11165" id="11165">
<td><a id="l11165" class='ln'>11165</a></td><td><span class="pp">#define</span> <a id="11165c9" class="tk">ETH_DMABMR_PBL_2Beat</a>           ((<a id="11165c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */</span></td></tr>
<tr name="11166" id="11166">
<td><a id="l11166" class='ln'>11166</a></td><td><span class="pp">#define</span> <a id="11166c9" class="tk">ETH_DMABMR_PBL_4Beat</a>           ((<a id="11166c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */</span></td></tr>
<tr name="11167" id="11167">
<td><a id="l11167" class='ln'>11167</a></td><td><span class="pp">#define</span> <a id="11167c9" class="tk">ETH_DMABMR_PBL_8Beat</a>           ((<a id="11167c42" class="tk">uint32_t</a>)0x00000800)    <span class="ct">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */</span></td></tr>
<tr name="11168" id="11168">
<td><a id="l11168" class='ln'>11168</a></td><td><span class="pp">#define</span> <a id="11168c9" class="tk">ETH_DMABMR_PBL_16Beat</a>          ((<a id="11168c42" class="tk">uint32_t</a>)0x00001000)    <span class="ct">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */</span></td></tr>
<tr name="11169" id="11169">
<td><a id="l11169" class='ln'>11169</a></td><td><span class="pp">#define</span> <a id="11169c9" class="tk">ETH_DMABMR_PBL_32Beat</a>          ((<a id="11169c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */</span></td></tr>
<tr name="11170" id="11170">
<td><a id="l11170" class='ln'>11170</a></td><td><span class="pp">#define</span> <a id="11170c9" class="tk">ETH_DMABMR_PBL_4xPBL_4Beat</a>     ((<a id="11170c42" class="tk">uint32_t</a>)0x01000100)    <span class="ct">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */</span></td></tr>
<tr name="11171" id="11171">
<td><a id="l11171" class='ln'>11171</a></td><td><span class="pp">#define</span> <a id="11171c9" class="tk">ETH_DMABMR_PBL_4xPBL_8Beat</a>     ((<a id="11171c42" class="tk">uint32_t</a>)0x01000200)    <span class="ct">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */</span></td></tr>
<tr name="11172" id="11172">
<td><a id="l11172" class='ln'>11172</a></td><td><span class="pp">#define</span> <a id="11172c9" class="tk">ETH_DMABMR_PBL_4xPBL_16Beat</a>    ((<a id="11172c42" class="tk">uint32_t</a>)0x01000400)    <span class="ct">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */</span></td></tr>
<tr name="11173" id="11173">
<td><a id="l11173" class='ln'>11173</a></td><td><span class="pp">#define</span> <a id="11173c9" class="tk">ETH_DMABMR_PBL_4xPBL_32Beat</a>    ((<a id="11173c42" class="tk">uint32_t</a>)0x01000800)    <span class="ct">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */</span></td></tr>
<tr name="11174" id="11174">
<td><a id="l11174" class='ln'>11174</a></td><td><span class="pp">#define</span> <a id="11174c9" class="tk">ETH_DMABMR_PBL_4xPBL_64Beat</a>    ((<a id="11174c42" class="tk">uint32_t</a>)0x01001000)    <span class="ct">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */</span></td></tr>
<tr name="11175" id="11175">
<td><a id="l11175" class='ln'>11175</a></td><td><span class="pp">#define</span> <a id="11175c9" class="tk">ETH_DMABMR_PBL_4xPBL_128Beat</a>   ((<a id="11175c42" class="tk">uint32_t</a>)0x01002000)    <span class="ct">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */</span></td></tr>
<tr name="11176" id="11176">
<td><a id="l11176" class='ln'>11176</a></td><td><span class="pp">#define</span> <a id="11176c9" class="tk">ETH_DMABMR_EDE</a>                 ((<a id="11176c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/* Enhanced Descriptor Enable */</span></td></tr>
<tr name="11177" id="11177">
<td><a id="l11177" class='ln'>11177</a></td><td><span class="pp">#define</span> <a id="11177c9" class="tk">ETH_DMABMR_DSL</a>                 ((<a id="11177c42" class="tk">uint32_t</a>)0x0000007C)    <span class="ct">/* Descriptor Skip Length */</span></td></tr>
<tr name="11178" id="11178">
<td><a id="l11178" class='ln'>11178</a></td><td><span class="pp">#define</span> <a id="11178c9" class="tk">ETH_DMABMR_DA</a>                  ((<a id="11178c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/* DMA arbitration scheme */</span></td></tr>
<tr name="11179" id="11179">
<td><a id="l11179" class='ln'>11179</a></td><td><span class="pp">#define</span> <a id="11179c9" class="tk">ETH_DMABMR_SR</a>                  ((<a id="11179c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/* Software reset */</span></td></tr>
<tr name="11180" id="11180">
<td><a id="l11180" class='ln'>11180</a></td><td></td></tr>
<tr name="11181" id="11181">
<td><a id="l11181" class='ln'>11181</a></td><td>  <span class="ct">/* Bit definition for Ethernet DMA Transmit Poll Demand Register */</span></td></tr>
<tr name="11182" id="11182">
<td><a id="l11182" class='ln'>11182</a></td><td><span class="pp">#define</span> <a id="11182c9" class="tk">ETH_DMATPDR_TPD</a>                ((<a id="11182c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* Transmit poll demand */</span></td></tr>
<tr name="11183" id="11183">
<td><a id="l11183" class='ln'>11183</a></td><td></td></tr>
<tr name="11184" id="11184">
<td><a id="l11184" class='ln'>11184</a></td><td>  <span class="ct">/* Bit definition for Ethernet DMA Receive Poll Demand Register */</span></td></tr>
<tr name="11185" id="11185">
<td><a id="l11185" class='ln'>11185</a></td><td><span class="pp">#define</span> <a id="11185c9" class="tk">ETH_DMARPDR_RPD</a>                ((<a id="11185c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* Receive poll demand  */</span></td></tr>
<tr name="11186" id="11186">
<td><a id="l11186" class='ln'>11186</a></td><td></td></tr>
<tr name="11187" id="11187">
<td><a id="l11187" class='ln'>11187</a></td><td>  <span class="ct">/* Bit definition for Ethernet DMA Receive Descriptor List Address Register */</span></td></tr>
<tr name="11188" id="11188">
<td><a id="l11188" class='ln'>11188</a></td><td><span class="pp">#define</span> <a id="11188c9" class="tk">ETH_DMARDLAR_SRL</a>               ((<a id="11188c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* Start of receive list */</span></td></tr>
<tr name="11189" id="11189">
<td><a id="l11189" class='ln'>11189</a></td><td></td></tr>
<tr name="11190" id="11190">
<td><a id="l11190" class='ln'>11190</a></td><td>  <span class="ct">/* Bit definition for Ethernet DMA Transmit Descriptor List Address Register */</span></td></tr>
<tr name="11191" id="11191">
<td><a id="l11191" class='ln'>11191</a></td><td><span class="pp">#define</span> <a id="11191c9" class="tk">ETH_DMATDLAR_STL</a>               ((<a id="11191c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* Start of transmit list */</span></td></tr>
<tr name="11192" id="11192">
<td><a id="l11192" class='ln'>11192</a></td><td></td></tr>
<tr name="11193" id="11193">
<td><a id="l11193" class='ln'>11193</a></td><td>  <span class="ct">/* Bit definition for Ethernet DMA Status Register */</span></td></tr>
<tr name="11194" id="11194">
<td><a id="l11194" class='ln'>11194</a></td><td><span class="pp">#define</span> <a id="11194c9" class="tk">ETH_DMASR_TSTS</a>                 ((<a id="11194c42" class="tk">uint32_t</a>)0x20000000)    <span class="ct">/* Time-stamp trigger status */</span></td></tr>
<tr name="11195" id="11195">
<td><a id="l11195" class='ln'>11195</a></td><td><span class="pp">#define</span> <a id="11195c9" class="tk">ETH_DMASR_PMTS</a>                 ((<a id="11195c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/* PMT status */</span></td></tr>
<tr name="11196" id="11196">
<td><a id="l11196" class='ln'>11196</a></td><td><span class="pp">#define</span> <a id="11196c9" class="tk">ETH_DMASR_MMCS</a>                 ((<a id="11196c42" class="tk">uint32_t</a>)0x08000000)    <span class="ct">/* MMC status */</span></td></tr>
<tr name="11197" id="11197">
<td><a id="l11197" class='ln'>11197</a></td><td><span class="pp">#define</span> <a id="11197c9" class="tk">ETH_DMASR_EBS</a>                  ((<a id="11197c42" class="tk">uint32_t</a>)0x03800000)    <span class="ct">/* Error bits status */</span></td></tr>
<tr name="11198" id="11198">
<td><a id="l11198" class='ln'>11198</a></td><td></td></tr>
<tr name="11199" id="11199">
<td><a id="l11199" class='ln'>11199</a></td><td>  <span class="ct">/* combination with EBS[2:0] for GetFlagStatus function */</span></td></tr>
<tr name="11200" id="11200">
<td><a id="l11200" class='ln'>11200</a></td><td><span class="pp">#define</span> <a id="11200c9" class="tk">ETH_DMASR_EBS_DescAccess</a>       ((<a id="11200c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/* Error bits 0-data buffer, 1-desc. access */</span></td></tr>
<tr name="11201" id="11201">
<td><a id="l11201" class='ln'>11201</a></td><td><span class="pp">#define</span> <a id="11201c9" class="tk">ETH_DMASR_EBS_ReadTransf</a>       ((<a id="11201c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/* Error bits 0-write trnsf, 1-read transfr */</span></td></tr>
<tr name="11202" id="11202">
<td><a id="l11202" class='ln'>11202</a></td><td><span class="pp">#define</span> <a id="11202c9" class="tk">ETH_DMASR_EBS_DataTransfTx</a>     ((<a id="11202c42" class="tk">uint32_t</a>)0x00800000)    <span class="ct">/* Error bits 0-Rx DMA, 1-Tx DMA */</span></td></tr>
<tr name="11203" id="11203">
<td><a id="l11203" class='ln'>11203</a></td><td><span class="pp">#define</span> <a id="11203c9" class="tk">ETH_DMASR_TPS</a>                  ((<a id="11203c42" class="tk">uint32_t</a>)0x00700000)    <span class="ct">/* Transmit process state */</span></td></tr>
<tr name="11204" id="11204">
<td><a id="l11204" class='ln'>11204</a></td><td><span class="pp">#define</span> <a id="11204c9" class="tk">ETH_DMASR_TPS_Stopped</a>          ((<a id="11204c42" class="tk">uint32_t</a>)0x00000000)    <span class="ct">/* Stopped - Reset or Stop Tx Command issued  */</span></td></tr>
<tr name="11205" id="11205">
<td><a id="l11205" class='ln'>11205</a></td><td><span class="pp">#define</span> <a id="11205c9" class="tk">ETH_DMASR_TPS_Fetching</a>         ((<a id="11205c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/* Running - fetching the Tx descriptor */</span></td></tr>
<tr name="11206" id="11206">
<td><a id="l11206" class='ln'>11206</a></td><td><span class="pp">#define</span> <a id="11206c9" class="tk">ETH_DMASR_TPS_Waiting</a>          ((<a id="11206c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/* Running - waiting for status */</span></td></tr>
<tr name="11207" id="11207">
<td><a id="l11207" class='ln'>11207</a></td><td><span class="pp">#define</span> <a id="11207c9" class="tk">ETH_DMASR_TPS_Reading</a>          ((<a id="11207c42" class="tk">uint32_t</a>)0x00300000)    <span class="ct">/* Running - reading the data from host memory */</span></td></tr>
<tr name="11208" id="11208">
<td><a id="l11208" class='ln'>11208</a></td><td><span class="pp">#define</span> <a id="11208c9" class="tk">ETH_DMASR_TPS_Suspended</a>        ((<a id="11208c42" class="tk">uint32_t</a>)0x00600000)    <span class="ct">/* Suspended - Tx Descriptor unavailabe */</span></td></tr>
<tr name="11209" id="11209">
<td><a id="l11209" class='ln'>11209</a></td><td><span class="pp">#define</span> <a id="11209c9" class="tk">ETH_DMASR_TPS_Closing</a>          ((<a id="11209c42" class="tk">uint32_t</a>)0x00700000)    <span class="ct">/* Running - closing Rx descriptor */</span></td></tr>
<tr name="11210" id="11210">
<td><a id="l11210" class='ln'>11210</a></td><td><span class="pp">#define</span> <a id="11210c9" class="tk">ETH_DMASR_RPS</a>                  ((<a id="11210c42" class="tk">uint32_t</a>)0x000E0000)    <span class="ct">/* Receive process state */</span></td></tr>
<tr name="11211" id="11211">
<td><a id="l11211" class='ln'>11211</a></td><td><span class="pp">#define</span> <a id="11211c9" class="tk">ETH_DMASR_RPS_Stopped</a>          ((<a id="11211c42" class="tk">uint32_t</a>)0x00000000)    <span class="ct">/* Stopped - Reset or Stop Rx Command issued */</span></td></tr>
<tr name="11212" id="11212">
<td><a id="l11212" class='ln'>11212</a></td><td><span class="pp">#define</span> <a id="11212c9" class="tk">ETH_DMASR_RPS_Fetching</a>         ((<a id="11212c42" class="tk">uint32_t</a>)0x00020000)    <span class="ct">/* Running - fetching the Rx descriptor */</span></td></tr>
<tr name="11213" id="11213">
<td><a id="l11213" class='ln'>11213</a></td><td><span class="pp">#define</span> <a id="11213c9" class="tk">ETH_DMASR_RPS_Waiting</a>          ((<a id="11213c42" class="tk">uint32_t</a>)0x00060000)    <span class="ct">/* Running - waiting for packet */</span></td></tr>
<tr name="11214" id="11214">
<td><a id="l11214" class='ln'>11214</a></td><td><span class="pp">#define</span> <a id="11214c9" class="tk">ETH_DMASR_RPS_Suspended</a>        ((<a id="11214c42" class="tk">uint32_t</a>)0x00080000)    <span class="ct">/* Suspended - Rx Descriptor unavailable */</span></td></tr>
<tr name="11215" id="11215">
<td><a id="l11215" class='ln'>11215</a></td><td><span class="pp">#define</span> <a id="11215c9" class="tk">ETH_DMASR_RPS_Closing</a>          ((<a id="11215c42" class="tk">uint32_t</a>)0x000A0000)    <span class="ct">/* Running - closing descriptor */</span></td></tr>
<tr name="11216" id="11216">
<td><a id="l11216" class='ln'>11216</a></td><td><span class="pp">#define</span> <a id="11216c9" class="tk">ETH_DMASR_RPS_Queuing</a>          ((<a id="11216c42" class="tk">uint32_t</a>)0x000E0000)    <span class="ct">/* Running - queuing the recieve frame into host memory */</span></td></tr>
<tr name="11217" id="11217">
<td><a id="l11217" class='ln'>11217</a></td><td><span class="pp">#define</span> <a id="11217c9" class="tk">ETH_DMASR_NIS</a>                  ((<a id="11217c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/* Normal interrupt summary */</span></td></tr>
<tr name="11218" id="11218">
<td><a id="l11218" class='ln'>11218</a></td><td><span class="pp">#define</span> <a id="11218c9" class="tk">ETH_DMASR_AIS</a>                  ((<a id="11218c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/* Abnormal interrupt summary */</span></td></tr>
<tr name="11219" id="11219">
<td><a id="l11219" class='ln'>11219</a></td><td><span class="pp">#define</span> <a id="11219c9" class="tk">ETH_DMASR_ERS</a>                  ((<a id="11219c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/* Early receive status */</span></td></tr>
<tr name="11220" id="11220">
<td><a id="l11220" class='ln'>11220</a></td><td><span class="pp">#define</span> <a id="11220c9" class="tk">ETH_DMASR_FBES</a>                 ((<a id="11220c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/* Fatal bus error status */</span></td></tr>
<tr name="11221" id="11221">
<td><a id="l11221" class='ln'>11221</a></td><td><span class="pp">#define</span> <a id="11221c9" class="tk">ETH_DMASR_ETS</a>                  ((<a id="11221c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/* Early transmit status */</span></td></tr>
<tr name="11222" id="11222">
<td><a id="l11222" class='ln'>11222</a></td><td><span class="pp">#define</span> <a id="11222c9" class="tk">ETH_DMASR_RWTS</a>                 ((<a id="11222c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/* Receive watchdog timeout status */</span></td></tr>
<tr name="11223" id="11223">
<td><a id="l11223" class='ln'>11223</a></td><td><span class="pp">#define</span> <a id="11223c9" class="tk">ETH_DMASR_RPSS</a>                 ((<a id="11223c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/* Receive process stopped status */</span></td></tr>
<tr name="11224" id="11224">
<td><a id="l11224" class='ln'>11224</a></td><td><span class="pp">#define</span> <a id="11224c9" class="tk">ETH_DMASR_RBUS</a>                 ((<a id="11224c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/* Receive buffer unavailable status */</span></td></tr>
<tr name="11225" id="11225">
<td><a id="l11225" class='ln'>11225</a></td><td><span class="pp">#define</span> <a id="11225c9" class="tk">ETH_DMASR_RS</a>                   ((<a id="11225c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/* Receive status */</span></td></tr>
<tr name="11226" id="11226">
<td><a id="l11226" class='ln'>11226</a></td><td><span class="pp">#define</span> <a id="11226c9" class="tk">ETH_DMASR_TUS</a>                  ((<a id="11226c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/* Transmit underflow status */</span></td></tr>
<tr name="11227" id="11227">
<td><a id="l11227" class='ln'>11227</a></td><td><span class="pp">#define</span> <a id="11227c9" class="tk">ETH_DMASR_ROS</a>                  ((<a id="11227c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/* Receive overflow status */</span></td></tr>
<tr name="11228" id="11228">
<td><a id="l11228" class='ln'>11228</a></td><td><span class="pp">#define</span> <a id="11228c9" class="tk">ETH_DMASR_TJTS</a>                 ((<a id="11228c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/* Transmit jabber timeout status */</span></td></tr>
<tr name="11229" id="11229">
<td><a id="l11229" class='ln'>11229</a></td><td><span class="pp">#define</span> <a id="11229c9" class="tk">ETH_DMASR_TBUS</a>                 ((<a id="11229c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/* Transmit buffer unavailable status */</span></td></tr>
<tr name="11230" id="11230">
<td><a id="l11230" class='ln'>11230</a></td><td><span class="pp">#define</span> <a id="11230c9" class="tk">ETH_DMASR_TPSS</a>                 ((<a id="11230c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/* Transmit process stopped status */</span></td></tr>
<tr name="11231" id="11231">
<td><a id="l11231" class='ln'>11231</a></td><td><span class="pp">#define</span> <a id="11231c9" class="tk">ETH_DMASR_TS</a>                   ((<a id="11231c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/* Transmit status */</span></td></tr>
<tr name="11232" id="11232">
<td><a id="l11232" class='ln'>11232</a></td><td></td></tr>
<tr name="11233" id="11233">
<td><a id="l11233" class='ln'>11233</a></td><td>  <span class="ct">/* Bit definition for Ethernet DMA Operation Mode Register */</span></td></tr>
<tr name="11234" id="11234">
<td><a id="l11234" class='ln'>11234</a></td><td><span class="pp">#define</span> <a id="11234c9" class="tk">ETH_DMAOMR_DTCEFD</a>              ((<a id="11234c42" class="tk">uint32_t</a>)0x04000000)    <span class="ct">/* Disable Dropping of TCP/IP checksum error frames */</span></td></tr>
<tr name="11235" id="11235">
<td><a id="l11235" class='ln'>11235</a></td><td><span class="pp">#define</span> <a id="11235c9" class="tk">ETH_DMAOMR_RSF</a>                 ((<a id="11235c42" class="tk">uint32_t</a>)0x02000000)    <span class="ct">/* Receive store and forward */</span></td></tr>
<tr name="11236" id="11236">
<td><a id="l11236" class='ln'>11236</a></td><td><span class="pp">#define</span> <a id="11236c9" class="tk">ETH_DMAOMR_DFRF</a>                ((<a id="11236c42" class="tk">uint32_t</a>)0x01000000)    <span class="ct">/* Disable flushing of received frames */</span></td></tr>
<tr name="11237" id="11237">
<td><a id="l11237" class='ln'>11237</a></td><td><span class="pp">#define</span> <a id="11237c9" class="tk">ETH_DMAOMR_TSF</a>                 ((<a id="11237c42" class="tk">uint32_t</a>)0x00200000)    <span class="ct">/* Transmit store and forward */</span></td></tr>
<tr name="11238" id="11238">
<td><a id="l11238" class='ln'>11238</a></td><td><span class="pp">#define</span> <a id="11238c9" class="tk">ETH_DMAOMR_FTF</a>                 ((<a id="11238c42" class="tk">uint32_t</a>)0x00100000)    <span class="ct">/* Flush transmit FIFO */</span></td></tr>
<tr name="11239" id="11239">
<td><a id="l11239" class='ln'>11239</a></td><td><span class="pp">#define</span> <a id="11239c9" class="tk">ETH_DMAOMR_TTC</a>                 ((<a id="11239c42" class="tk">uint32_t</a>)0x0001C000)    <span class="ct">/* Transmit threshold control */</span></td></tr>
<tr name="11240" id="11240">
<td><a id="l11240" class='ln'>11240</a></td><td><span class="pp">#define</span> <a id="11240c9" class="tk">ETH_DMAOMR_TTC_64Bytes</a>         ((<a id="11240c42" class="tk">uint32_t</a>)0x00000000)    <span class="ct">/* threshold level of the MTL Transmit FIFO is 64 Bytes */</span></td></tr>
<tr name="11241" id="11241">
<td><a id="l11241" class='ln'>11241</a></td><td><span class="pp">#define</span> <a id="11241c9" class="tk">ETH_DMAOMR_TTC_128Bytes</a>        ((<a id="11241c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/* threshold level of the MTL Transmit FIFO is 128 Bytes */</span></td></tr>
<tr name="11242" id="11242">
<td><a id="l11242" class='ln'>11242</a></td><td><span class="pp">#define</span> <a id="11242c9" class="tk">ETH_DMAOMR_TTC_192Bytes</a>        ((<a id="11242c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/* threshold level of the MTL Transmit FIFO is 192 Bytes */</span></td></tr>
<tr name="11243" id="11243">
<td><a id="l11243" class='ln'>11243</a></td><td><span class="pp">#define</span> <a id="11243c9" class="tk">ETH_DMAOMR_TTC_256Bytes</a>        ((<a id="11243c42" class="tk">uint32_t</a>)0x0000C000)    <span class="ct">/* threshold level of the MTL Transmit FIFO is 256 Bytes */</span></td></tr>
<tr name="11244" id="11244">
<td><a id="l11244" class='ln'>11244</a></td><td><span class="pp">#define</span> <a id="11244c9" class="tk">ETH_DMAOMR_TTC_40Bytes</a>         ((<a id="11244c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/* threshold level of the MTL Transmit FIFO is 40 Bytes */</span></td></tr>
<tr name="11245" id="11245">
<td><a id="l11245" class='ln'>11245</a></td><td><span class="pp">#define</span> <a id="11245c9" class="tk">ETH_DMAOMR_TTC_32Bytes</a>         ((<a id="11245c42" class="tk">uint32_t</a>)0x00014000)    <span class="ct">/* threshold level of the MTL Transmit FIFO is 32 Bytes */</span></td></tr>
<tr name="11246" id="11246">
<td><a id="l11246" class='ln'>11246</a></td><td><span class="pp">#define</span> <a id="11246c9" class="tk">ETH_DMAOMR_TTC_24Bytes</a>         ((<a id="11246c42" class="tk">uint32_t</a>)0x00018000)    <span class="ct">/* threshold level of the MTL Transmit FIFO is 24 Bytes */</span></td></tr>
<tr name="11247" id="11247">
<td><a id="l11247" class='ln'>11247</a></td><td><span class="pp">#define</span> <a id="11247c9" class="tk">ETH_DMAOMR_TTC_16Bytes</a>         ((<a id="11247c42" class="tk">uint32_t</a>)0x0001C000)    <span class="ct">/* threshold level of the MTL Transmit FIFO is 16 Bytes */</span></td></tr>
<tr name="11248" id="11248">
<td><a id="l11248" class='ln'>11248</a></td><td><span class="pp">#define</span> <a id="11248c9" class="tk">ETH_DMAOMR_ST</a>                  ((<a id="11248c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/* Start/stop transmission command */</span></td></tr>
<tr name="11249" id="11249">
<td><a id="l11249" class='ln'>11249</a></td><td><span class="pp">#define</span> <a id="11249c9" class="tk">ETH_DMAOMR_FEF</a>                 ((<a id="11249c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/* Forward error frames */</span></td></tr>
<tr name="11250" id="11250">
<td><a id="l11250" class='ln'>11250</a></td><td><span class="pp">#define</span> <a id="11250c9" class="tk">ETH_DMAOMR_FUGF</a>                ((<a id="11250c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/* Forward undersized good frames */</span></td></tr>
<tr name="11251" id="11251">
<td><a id="l11251" class='ln'>11251</a></td><td><span class="pp">#define</span> <a id="11251c9" class="tk">ETH_DMAOMR_RTC</a>                 ((<a id="11251c42" class="tk">uint32_t</a>)0x00000018)    <span class="ct">/* receive threshold control */</span></td></tr>
<tr name="11252" id="11252">
<td><a id="l11252" class='ln'>11252</a></td><td><span class="pp">#define</span> <a id="11252c9" class="tk">ETH_DMAOMR_RTC_64Bytes</a>         ((<a id="11252c42" class="tk">uint32_t</a>)0x00000000)    <span class="ct">/* threshold level of the MTL Receive FIFO is 64 Bytes */</span></td></tr>
<tr name="11253" id="11253">
<td><a id="l11253" class='ln'>11253</a></td><td><span class="pp">#define</span> <a id="11253c9" class="tk">ETH_DMAOMR_RTC_32Bytes</a>         ((<a id="11253c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/* threshold level of the MTL Receive FIFO is 32 Bytes */</span></td></tr>
<tr name="11254" id="11254">
<td><a id="l11254" class='ln'>11254</a></td><td><span class="pp">#define</span> <a id="11254c9" class="tk">ETH_DMAOMR_RTC_96Bytes</a>         ((<a id="11254c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/* threshold level of the MTL Receive FIFO is 96 Bytes */</span></td></tr>
<tr name="11255" id="11255">
<td><a id="l11255" class='ln'>11255</a></td><td><span class="pp">#define</span> <a id="11255c9" class="tk">ETH_DMAOMR_RTC_128Bytes</a>        ((<a id="11255c42" class="tk">uint32_t</a>)0x00000018)    <span class="ct">/* threshold level of the MTL Receive FIFO is 128 Bytes */</span></td></tr>
<tr name="11256" id="11256">
<td><a id="l11256" class='ln'>11256</a></td><td><span class="pp">#define</span> <a id="11256c9" class="tk">ETH_DMAOMR_OSF</a>                 ((<a id="11256c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/* operate on second frame */</span></td></tr>
<tr name="11257" id="11257">
<td><a id="l11257" class='ln'>11257</a></td><td><span class="pp">#define</span> <a id="11257c9" class="tk">ETH_DMAOMR_SR</a>                  ((<a id="11257c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/* Start/stop receive */</span></td></tr>
<tr name="11258" id="11258">
<td><a id="l11258" class='ln'>11258</a></td><td></td></tr>
<tr name="11259" id="11259">
<td><a id="l11259" class='ln'>11259</a></td><td>  <span class="ct">/* Bit definition for Ethernet DMA Interrupt Enable Register */</span></td></tr>
<tr name="11260" id="11260">
<td><a id="l11260" class='ln'>11260</a></td><td><span class="pp">#define</span> <a id="11260c9" class="tk">ETH_DMAIER_NISE</a>                ((<a id="11260c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/* Normal interrupt summary enable */</span></td></tr>
<tr name="11261" id="11261">
<td><a id="l11261" class='ln'>11261</a></td><td><span class="pp">#define</span> <a id="11261c9" class="tk">ETH_DMAIER_AISE</a>                ((<a id="11261c42" class="tk">uint32_t</a>)0x00008000)    <span class="ct">/* Abnormal interrupt summary enable */</span></td></tr>
<tr name="11262" id="11262">
<td><a id="l11262" class='ln'>11262</a></td><td><span class="pp">#define</span> <a id="11262c9" class="tk">ETH_DMAIER_ERIE</a>                ((<a id="11262c42" class="tk">uint32_t</a>)0x00004000)    <span class="ct">/* Early receive interrupt enable */</span></td></tr>
<tr name="11263" id="11263">
<td><a id="l11263" class='ln'>11263</a></td><td><span class="pp">#define</span> <a id="11263c9" class="tk">ETH_DMAIER_FBEIE</a>               ((<a id="11263c42" class="tk">uint32_t</a>)0x00002000)    <span class="ct">/* Fatal bus error interrupt enable */</span></td></tr>
<tr name="11264" id="11264">
<td><a id="l11264" class='ln'>11264</a></td><td><span class="pp">#define</span> <a id="11264c9" class="tk">ETH_DMAIER_ETIE</a>                ((<a id="11264c42" class="tk">uint32_t</a>)0x00000400)    <span class="ct">/* Early transmit interrupt enable */</span></td></tr>
<tr name="11265" id="11265">
<td><a id="l11265" class='ln'>11265</a></td><td><span class="pp">#define</span> <a id="11265c9" class="tk">ETH_DMAIER_RWTIE</a>               ((<a id="11265c42" class="tk">uint32_t</a>)0x00000200)    <span class="ct">/* Receive watchdog timeout interrupt enable */</span></td></tr>
<tr name="11266" id="11266">
<td><a id="l11266" class='ln'>11266</a></td><td><span class="pp">#define</span> <a id="11266c9" class="tk">ETH_DMAIER_RPSIE</a>               ((<a id="11266c42" class="tk">uint32_t</a>)0x00000100)    <span class="ct">/* Receive process stopped interrupt enable */</span></td></tr>
<tr name="11267" id="11267">
<td><a id="l11267" class='ln'>11267</a></td><td><span class="pp">#define</span> <a id="11267c9" class="tk">ETH_DMAIER_RBUIE</a>               ((<a id="11267c42" class="tk">uint32_t</a>)0x00000080)    <span class="ct">/* Receive buffer unavailable interrupt enable */</span></td></tr>
<tr name="11268" id="11268">
<td><a id="l11268" class='ln'>11268</a></td><td><span class="pp">#define</span> <a id="11268c9" class="tk">ETH_DMAIER_RIE</a>                 ((<a id="11268c42" class="tk">uint32_t</a>)0x00000040)    <span class="ct">/* Receive interrupt enable */</span></td></tr>
<tr name="11269" id="11269">
<td><a id="l11269" class='ln'>11269</a></td><td><span class="pp">#define</span> <a id="11269c9" class="tk">ETH_DMAIER_TUIE</a>                ((<a id="11269c42" class="tk">uint32_t</a>)0x00000020)    <span class="ct">/* Transmit Underflow interrupt enable */</span></td></tr>
<tr name="11270" id="11270">
<td><a id="l11270" class='ln'>11270</a></td><td><span class="pp">#define</span> <a id="11270c9" class="tk">ETH_DMAIER_ROIE</a>                ((<a id="11270c42" class="tk">uint32_t</a>)0x00000010)    <span class="ct">/* Receive Overflow interrupt enable */</span></td></tr>
<tr name="11271" id="11271">
<td><a id="l11271" class='ln'>11271</a></td><td><span class="pp">#define</span> <a id="11271c9" class="tk">ETH_DMAIER_TJTIE</a>               ((<a id="11271c42" class="tk">uint32_t</a>)0x00000008)    <span class="ct">/* Transmit jabber timeout interrupt enable */</span></td></tr>
<tr name="11272" id="11272">
<td><a id="l11272" class='ln'>11272</a></td><td><span class="pp">#define</span> <a id="11272c9" class="tk">ETH_DMAIER_TBUIE</a>               ((<a id="11272c42" class="tk">uint32_t</a>)0x00000004)    <span class="ct">/* Transmit buffer unavailable interrupt enable */</span></td></tr>
<tr name="11273" id="11273">
<td><a id="l11273" class='ln'>11273</a></td><td><span class="pp">#define</span> <a id="11273c9" class="tk">ETH_DMAIER_TPSIE</a>               ((<a id="11273c42" class="tk">uint32_t</a>)0x00000002)    <span class="ct">/* Transmit process stopped interrupt enable */</span></td></tr>
<tr name="11274" id="11274">
<td><a id="l11274" class='ln'>11274</a></td><td><span class="pp">#define</span> <a id="11274c9" class="tk">ETH_DMAIER_TIE</a>                 ((<a id="11274c42" class="tk">uint32_t</a>)0x00000001)    <span class="ct">/* Transmit interrupt enable */</span></td></tr>
<tr name="11275" id="11275">
<td><a id="l11275" class='ln'>11275</a></td><td></td></tr>
<tr name="11276" id="11276">
<td><a id="l11276" class='ln'>11276</a></td><td>  <span class="ct">/* Bit definition for Ethernet DMA Missed Frame and Buffer Overflow Counter Register */</span></td></tr>
<tr name="11277" id="11277">
<td><a id="l11277" class='ln'>11277</a></td><td><span class="pp">#define</span> <a id="11277c9" class="tk">ETH_DMAMFBOCR_OFOC</a>             ((<a id="11277c42" class="tk">uint32_t</a>)0x10000000)    <span class="ct">/* Overflow bit for FIFO overflow counter */</span></td></tr>
<tr name="11278" id="11278">
<td><a id="l11278" class='ln'>11278</a></td><td><span class="pp">#define</span> <a id="11278c9" class="tk">ETH_DMAMFBOCR_MFA</a>              ((<a id="11278c42" class="tk">uint32_t</a>)0x0FFE0000)    <span class="ct">/* Number of frames missed by the application */</span></td></tr>
<tr name="11279" id="11279">
<td><a id="l11279" class='ln'>11279</a></td><td><span class="pp">#define</span> <a id="11279c9" class="tk">ETH_DMAMFBOCR_OMFC</a>             ((<a id="11279c42" class="tk">uint32_t</a>)0x00010000)    <span class="ct">/* Overflow bit for missed frame counter */</span></td></tr>
<tr name="11280" id="11280">
<td><a id="l11280" class='ln'>11280</a></td><td><span class="pp">#define</span> <a id="11280c9" class="tk">ETH_DMAMFBOCR_MFC</a>              ((<a id="11280c42" class="tk">uint32_t</a>)0x0000FFFF)    <span class="ct">/* Number of frames missed by the controller */</span></td></tr>
<tr name="11281" id="11281">
<td><a id="l11281" class='ln'>11281</a></td><td></td></tr>
<tr name="11282" id="11282">
<td><a id="l11282" class='ln'>11282</a></td><td>  <span class="ct">/* Bit definition for Ethernet DMA Current Host Transmit Descriptor Register */</span></td></tr>
<tr name="11283" id="11283">
<td><a id="l11283" class='ln'>11283</a></td><td><span class="pp">#define</span> <a id="11283c9" class="tk">ETH_DMACHTDR_HTDAP</a>             ((<a id="11283c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* Host transmit descriptor address pointer */</span></td></tr>
<tr name="11284" id="11284">
<td><a id="l11284" class='ln'>11284</a></td><td></td></tr>
<tr name="11285" id="11285">
<td><a id="l11285" class='ln'>11285</a></td><td>  <span class="ct">/* Bit definition for Ethernet DMA Current Host Receive Descriptor Register */</span></td></tr>
<tr name="11286" id="11286">
<td><a id="l11286" class='ln'>11286</a></td><td><span class="pp">#define</span> <a id="11286c9" class="tk">ETH_DMACHRDR_HRDAP</a>             ((<a id="11286c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* Host receive descriptor address pointer */</span></td></tr>
<tr name="11287" id="11287">
<td><a id="l11287" class='ln'>11287</a></td><td></td></tr>
<tr name="11288" id="11288">
<td><a id="l11288" class='ln'>11288</a></td><td>  <span class="ct">/* Bit definition for Ethernet DMA Current Host Transmit Buffer Address Register */</span></td></tr>
<tr name="11289" id="11289">
<td><a id="l11289" class='ln'>11289</a></td><td><span class="pp">#define</span> <a id="11289c9" class="tk">ETH_DMACHTBAR_HTBAP</a>            ((<a id="11289c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* Host transmit buffer address pointer */</span></td></tr>
<tr name="11290" id="11290">
<td><a id="l11290" class='ln'>11290</a></td><td></td></tr>
<tr name="11291" id="11291">
<td><a id="l11291" class='ln'>11291</a></td><td>  <span class="ct">/* Bit definition for Ethernet DMA Current Host Receive Buffer Address Register */</span></td></tr>
<tr name="11292" id="11292">
<td><a id="l11292" class='ln'>11292</a></td><td><span class="pp">#define</span> <a id="11292c9" class="tk">ETH_DMACHRBAR_HRBAP</a>            ((<a id="11292c42" class="tk">uint32_t</a>)0xFFFFFFFF)    <span class="ct">/* Host receive buffer address pointer */</span></td></tr>
<tr name="11293" id="11293">
<td><a id="l11293" class='ln'>11293</a></td><td></td></tr>
<tr name="11294" id="11294">
<td><a id="l11294" class='ln'>11294</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="11295" id="11295">
<td><a id="l11295" class='ln'>11295</a></td><td><span class="ct">   *</span></td></tr>
<tr name="11296" id="11296">
<td><a id="l11296" class='ln'>11296</a></td><td><span class="ct">   */</span></td></tr>
<tr name="11297" id="11297">
<td><a id="l11297" class='ln'>11297</a></td><td></td></tr>
<tr name="11298" id="11298">
<td><a id="l11298" class='ln'>11298</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="11299" id="11299">
<td><a id="l11299" class='ln'>11299</a></td><td><span class="ct">   * @}</span></td></tr>
<tr name="11300" id="11300">
<td><a id="l11300" class='ln'>11300</a></td><td><span class="ct">   */</span></td></tr>
<tr name="11301" id="11301">
<td><a id="l11301" class='ln'>11301</a></td><td><span class="pp">#ifdef</span> <a id="11301c8" class="tk">USE_STDPERIPH_DRIVER</a></td></tr>
<tr name="11302" id="11302">
<td><a id="l11302" class='ln'>11302</a></td><td><span class="pp">#include "stm32f4xx_conf.h"</span></td></tr>
<tr name="11303" id="11303">
<td><a id="l11303" class='ln'>11303</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* USE_STDPERIPH_DRIVER */</span></td></tr>
<tr name="11304" id="11304">
<td><a id="l11304" class='ln'>11304</a></td><td></td></tr>
<tr name="11305" id="11305">
<td><a id="l11305" class='ln'>11305</a></td><td>  <span class="ct">/** @addtogroup Exported_macro</span></td></tr>
<tr name="11306" id="11306">
<td><a id="l11306" class='ln'>11306</a></td><td><span class="ct">   * @{</span></td></tr>
<tr name="11307" id="11307">
<td><a id="l11307" class='ln'>11307</a></td><td><span class="ct">   */</span></td></tr>
<tr name="11308" id="11308">
<td><a id="l11308" class='ln'>11308</a></td><td><span class="pp">#define</span> <a id="11308c9" class="tk">SET_BIT</a>(<a id="11308c17" class="tk">REG</a>, <a id="11308c22" class="tk">BIT</a>)              ((<a id="11308c42" class="tk">REG</a>) <a id="11308c47" class="tk">|=</a> (<a id="11308c51" class="tk">BIT</a>))</td></tr>
<tr name="11309" id="11309">
<td><a id="l11309" class='ln'>11309</a></td><td><span class="pp">#define</span> <a id="11309c9" class="tk">CLEAR_BIT</a>(<a id="11309c19" class="tk">REG</a>, <a id="11309c24" class="tk">BIT</a>)            ((<a id="11309c42" class="tk">REG</a>) <a id="11309c47" class="tk">&amp;=</a> <a id="11309c50" class="tk">~</a>(<a id="11309c52" class="tk">BIT</a>))</td></tr>
<tr name="11310" id="11310">
<td><a id="l11310" class='ln'>11310</a></td><td><span class="pp">#define</span> <a id="11310c9" class="tk">READ_BIT</a>(<a id="11310c18" class="tk">REG</a>, <a id="11310c23" class="tk">BIT</a>)             ((<a id="11310c42" class="tk">REG</a>) <a id="11310c47" class="tk">&amp;</a> (<a id="11310c50" class="tk">BIT</a>))</td></tr>
<tr name="11311" id="11311">
<td><a id="l11311" class='ln'>11311</a></td><td><span class="pp">#define</span> <a id="11311c9" class="tk">CLEAR_REG</a>(<a id="11311c19" class="tk">REG</a>)                 ((<a id="11311c42" class="tk">REG</a>) = (0x0))</td></tr>
<tr name="11312" id="11312">
<td><a id="l11312" class='ln'>11312</a></td><td><span class="pp">#define</span> <a id="11312c9" class="tk">WRITE_REG</a>(<a id="11312c19" class="tk">REG</a>, <a id="11312c24" class="tk">VAL</a>)            ((<a id="11312c42" class="tk">REG</a>) = (<a id="11312c50" class="tk">VAL</a>))</td></tr>
<tr name="11313" id="11313">
<td><a id="l11313" class='ln'>11313</a></td><td><span class="pp">#define</span> <a id="11313c9" class="tk">READ_REG</a>(<a id="11313c18" class="tk">REG</a>)                  ((<a id="11313c42" class="tk">REG</a>))</td></tr>
<tr name="11314" id="11314">
<td><a id="l11314" class='ln'>11314</a></td><td><span class="pp">#define</span> <a id="11314c9" class="tk">MODIFY_REG</a>(<a id="11314c20" class="tk">REG</a>, <a id="11314c25" class="tk">CLEARMASK</a>, <a id="11314c36" class="tk">SETMASK</a>) <a id="11314c45" class="tk">WRITE_REG</a>((<a id="11314c56" class="tk">REG</a>), (((<a id="11314c65" class="tk">READ_REG</a>(<a id="11314c74" class="tk">REG</a>)) <a id="11314c80" class="tk">&amp;</a> (<a id="11314c83" class="tk">~</a>(<a id="11314c85" class="tk">CLEARMASK</a>))) <a id="11314c98" class="tk">|</a> (<a id="11314c101" class="tk">SETMASK</a>)))</td></tr>
<tr name="11315" id="11315">
<td><a id="l11315" class='ln'>11315</a></td><td></td></tr>
<tr name="11316" id="11316">
<td><a id="l11316" class='ln'>11316</a></td><td>  <span class="ct">/**</span></td></tr>
<tr name="11317" id="11317">
<td><a id="l11317" class='ln'>11317</a></td><td><span class="ct">   * @}</span></td></tr>
<tr name="11318" id="11318">
<td><a id="l11318" class='ln'>11318</a></td><td><span class="ct">   */</span></td></tr>
<tr name="11319" id="11319">
<td><a id="l11319" class='ln'>11319</a></td><td><span class="pp">#ifdef</span> <a id="11319c8" class="tk">__cplusplus</a></td></tr>
<tr name="11320" id="11320">
<td><a id="l11320" class='ln'>11320</a></td><td></td></tr>
<tr name="11321" id="11321">
<td><a id="l11321" class='ln'>11321</a></td><td><span class="br">}</span></td></tr>
<tr name="11322" id="11322">
<td><a id="l11322" class='ln'>11322</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* __cplusplus */</span></td></tr>
<tr name="11323" id="11323">
<td><a id="l11323" class='ln'>11323</a></td><td><span class="pp">#endif</span>                                 <span class="ct">/* __STM32F4xx_H */</span></td></tr>
<tr name="11324" id="11324">
<td><a id="l11324" class='ln'>11324</a></td><td></td></tr>
<tr name="11325" id="11325">
<td><a id="l11325" class='ln'>11325</a></td><td><span class="ct">/**</span></td></tr>
<tr name="11326" id="11326">
<td><a id="l11326" class='ln'>11326</a></td><td><span class="ct"> * @}</span></td></tr>
<tr name="11327" id="11327">
<td><a id="l11327" class='ln'>11327</a></td><td><span class="ct"> */</span></td></tr>
<tr name="11328" id="11328">
<td><a id="l11328" class='ln'>11328</a></td><td></td></tr>
<tr name="11329" id="11329">
<td><a id="l11329" class='ln'>11329</a></td><td><span class="ct">/**</span></td></tr>
<tr name="11330" id="11330">
<td><a id="l11330" class='ln'>11330</a></td><td><span class="ct"> * @}</span></td></tr>
<tr name="11331" id="11331">
<td><a id="l11331" class='ln'>11331</a></td><td><span class="ct"> */</span></td></tr>
<tr name="11332" id="11332">
<td><a id="l11332" class='ln'>11332</a></td><td></td></tr>
<tr name="11333" id="11333">
<td><a id="l11333" class='ln'>11333</a></td><td><span class="ct">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></td></tr>
<tr name="11334" id="11334">
<td><a id="l11334" class='ln'>11334</a></td><td></td></tr>
</table>
</pre>
</body>
</html>
