

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_loop_11'
================================================================
* Date:           Wed Oct  8 19:21:51 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.195 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_1  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      43|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      27|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      27|     111|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_83_16_1_1_U309  |mux_83_16_1_1  |        0|   0|  0|  43|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  43|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln147_fu_244_p2   |         +|   0|  0|  18|          11|           1|
    |icmp_ln147_fu_238_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  32|          23|          15|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   11|         22|
    |i_13_fu_70               |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_13_fu_70               |  11|   0|   11|          0|
    |i_reg_346                |  11|   0|   11|          0|
    |trunc_ln150_reg_395      |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  27|   0|   27|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|                                       RTL Ports                                       | Dir | Bits|  Protocol  |                                 Source Object                                |    C Type    |
+---------------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                 |   in|    1|  ap_ctrl_hs|                                       activation_accelerator_Pipeline_loop_11|  return value|
|ap_rst                                                                                 |   in|    1|  ap_ctrl_hs|                                       activation_accelerator_Pipeline_loop_11|  return value|
|ap_start                                                                               |   in|    1|  ap_ctrl_hs|                                       activation_accelerator_Pipeline_loop_11|  return value|
|ap_done                                                                                |  out|    1|  ap_ctrl_hs|                                       activation_accelerator_Pipeline_loop_11|  return value|
|ap_idle                                                                                |  out|    1|  ap_ctrl_hs|                                       activation_accelerator_Pipeline_loop_11|  return value|
|ap_ready                                                                               |  out|    1|  ap_ctrl_hs|                                       activation_accelerator_Pipeline_loop_11|  return value|
|y_3_address0                                                                           |  out|    8|   ap_memory|                                                                           y_3|         array|
|y_3_ce0                                                                                |  out|    1|   ap_memory|                                                                           y_3|         array|
|y_3_we0                                                                                |  out|    1|   ap_memory|                                                                           y_3|         array|
|y_3_d0                                                                                 |  out|   32|   ap_memory|                                                                           y_3|         array|
|y_2_address0                                                                           |  out|    8|   ap_memory|                                                                           y_2|         array|
|y_2_ce0                                                                                |  out|    1|   ap_memory|                                                                           y_2|         array|
|y_2_we0                                                                                |  out|    1|   ap_memory|                                                                           y_2|         array|
|y_2_d0                                                                                 |  out|   32|   ap_memory|                                                                           y_2|         array|
|y_1_address0                                                                           |  out|    8|   ap_memory|                                                                           y_1|         array|
|y_1_ce0                                                                                |  out|    1|   ap_memory|                                                                           y_1|         array|
|y_1_we0                                                                                |  out|    1|   ap_memory|                                                                           y_1|         array|
|y_1_d0                                                                                 |  out|   32|   ap_memory|                                                                           y_1|         array|
|y_address0                                                                             |  out|    8|   ap_memory|                                                                             y|         array|
|y_ce0                                                                                  |  out|    1|   ap_memory|                                                                             y|         array|
|y_we0                                                                                  |  out|    1|   ap_memory|                                                                             y|         array|
|y_d0                                                                                   |  out|   32|   ap_memory|                                                                             y|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_q0        |   in|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0   |  out|    7|   ap_memory|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0        |  out|    1|   ap_memory|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_q0         |   in|   16|   ap_memory|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0   |  out|    7|   ap_memory|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0        |  out|    1|   ap_memory|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_q0         |   in|   16|   ap_memory|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_q0        |   in|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_q0        |   in|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_q0        |   in|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_q0        |   in|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_q0        |   in|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10|         array|
+---------------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+

