// Seed: 1504784009
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  always @(1) id_5 = id_6;
  assign id_6 = id_3;
endmodule
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    output tri id_2,
    output uwire id_3,
    input supply0 id_4,
    input wire id_5,
    input tri0 id_6,
    output tri id_7,
    output wand module_1,
    input wor id_9
    , id_17,
    input tri1 id_10,
    input supply1 id_11,
    input tri1 id_12,
    input uwire id_13,
    output supply1 id_14,
    input tri1 id_15
);
  wire id_18;
  module_0(
      id_18, id_17, id_18, id_17, id_18
  );
endmodule
