#![allow(dead_code)]

// FIXME: handle endian
#[repr(C)]
#[derive(Clone, Copy)]
pub(crate) struct DescFlags {
    pub(crate) length: u16,
    pub(crate) cso: u8,
    pub(crate) cmd: u8,
}

#[repr(C)]
#[derive(Clone, Copy)]
pub(crate) union TxLower {
    pub(crate) data: u32,
    pub(crate) flags: DescFlags,
}

#[repr(C)]
#[derive(Clone, Copy)]
pub(crate) struct DescFields {
    pub(crate) status: u8,
    pub(crate) css: u8,
    pub(crate) special: u16,
}

#[repr(C)]
#[derive(Clone, Copy)]
pub(crate) union TxUpper {
    pub(crate) data: u32,
    pub(crate) fields: DescFields,
}

#[repr(C)]
#[derive(Clone, Copy)]
pub(crate) struct TxDesc {
    pub(crate) buffer_addr: u64,
    pub(crate) lower: TxLower,
    pub(crate) upper: TxUpper,
}

#[repr(C)]
#[derive(Clone, Copy, Default)]
pub(crate) struct RxDesc {
    pub(crate) buffer_addr: u64, /* Address of the descriptor's data buffer */
    pub(crate) length: u16,      /* Length of data DMAed into data buffer */
    pub(crate) csum: u16,        /* Packet checksum */
    pub(crate) status: u8,       /* Descriptor status */
    pub(crate) errors: u8,       /* Descriptor Errors */
    pub(crate) special: u16,
}

pub(crate) const E1000_IMS_ENABLE_MASK: u32 =
    E1000_IMS_RXT0 | E1000_IMS_TXDW | E1000_IMS_RXDMT0 | E1000_IMS_RXSEQ | E1000_IMS_LSC;

pub(crate) const E1000_HOST_IF_MAX_SIZE: u32 = 2048;
pub(crate) const E1000_SUCCESS: u32 = 0;
pub(crate) const E1000_ERR_EEPROM: u32 = 1;
pub(crate) const E1000_ERR_PHY: u32 = 2;
pub(crate) const E1000_ERR_CONFIG: u32 = 3;
pub(crate) const E1000_ERR_PARAM: u32 = 4;
pub(crate) const E1000_ERR_MAC_TYPE: u32 = 5;
pub(crate) const E1000_ERR_PHY_TYPE: u32 = 6;
pub(crate) const E1000_ERR_RESET: u32 = 9;
pub(crate) const E1000_ERR_MASTER_REQUESTS_PENDING: u32 = 10;
pub(crate) const E1000_ERR_HOST_INTERFACE_COMMAND: u32 = 11;
pub(crate) const E1000_BLK_PHY_RESET: u32 = 12;
pub(crate) const E1000_MNG_DHCP_TX_PAYLOAD_CMD: u32 = 64;
pub(crate) const E1000_HI_MAX_MNG_DATA_LENGTH: u32 = 1784;
pub(crate) const E1000_MNG_DHCP_COMMAND_TIMEOUT: u32 = 10;
pub(crate) const E1000_MNG_DHCP_COOKIE_OFFSET: u32 = 1776;
pub(crate) const E1000_MNG_DHCP_COOKIE_LENGTH: u32 = 16;
pub(crate) const E1000_MNG_IAMT_MODE: u32 = 3;
pub(crate) const E1000_MNG_ICH_IAMT_MODE: u32 = 2;
pub(crate) const E1000_IAMT_SIGNATURE: u32 = 1414349129;
pub(crate) const E1000_MNG_DHCP_COOKIE_STATUS_PARSING_SUPPORT: u32 = 1;
pub(crate) const E1000_MNG_DHCP_COOKIE_STATUS_VLAN_SUPPORT: u32 = 2;
pub(crate) const E1000_VFTA_ENTRY_SHIFT: u32 = 5;
pub(crate) const E1000_VFTA_ENTRY_MASK: u32 = 127;
pub(crate) const E1000_VFTA_ENTRY_BIT_SHIFT_MASK: u32 = 31;
pub(crate) const E1000_DEV_ID_82542: u32 = 4096;
pub(crate) const E1000_DEV_ID_82543GC_FIBER: u32 = 4097;
pub(crate) const E1000_DEV_ID_82543GC_COPPER: u32 = 4100;
pub(crate) const E1000_DEV_ID_82544EI_COPPER: u32 = 4104;
pub(crate) const E1000_DEV_ID_82544EI_FIBER: u32 = 4105;
pub(crate) const E1000_DEV_ID_82544GC_COPPER: u32 = 4108;
pub(crate) const E1000_DEV_ID_82544GC_LOM: u32 = 4109;
pub(crate) const E1000_DEV_ID_82540EM: u32 = 4110;
pub(crate) const E1000_DEV_ID_82540EM_LOM: u32 = 4117;
pub(crate) const E1000_DEV_ID_82540EP_LOM: u32 = 4118;
pub(crate) const E1000_DEV_ID_82540EP: u32 = 4119;
pub(crate) const E1000_DEV_ID_82540EP_LP: u32 = 4126;
pub(crate) const E1000_DEV_ID_82545EM_COPPER: u32 = 4111;
pub(crate) const E1000_DEV_ID_82545EM_FIBER: u32 = 4113;
pub(crate) const E1000_DEV_ID_82545GM_COPPER: u32 = 4134;
pub(crate) const E1000_DEV_ID_82545GM_FIBER: u32 = 4135;
pub(crate) const E1000_DEV_ID_82545GM_SERDES: u32 = 4136;
pub(crate) const E1000_DEV_ID_82546EB_COPPER: u32 = 4112;
pub(crate) const E1000_DEV_ID_82546EB_FIBER: u32 = 4114;
pub(crate) const E1000_DEV_ID_82546EB_QUAD_COPPER: u32 = 4125;
pub(crate) const E1000_DEV_ID_82541EI: u32 = 4115;
pub(crate) const E1000_DEV_ID_82541EI_MOBILE: u32 = 4120;
pub(crate) const E1000_DEV_ID_82541ER_LOM: u32 = 4116;
pub(crate) const E1000_DEV_ID_82541ER: u32 = 4216;
pub(crate) const E1000_DEV_ID_82547GI: u32 = 4213;
pub(crate) const E1000_DEV_ID_82541GI: u32 = 4214;
pub(crate) const E1000_DEV_ID_82541GI_MOBILE: u32 = 4215;
pub(crate) const E1000_DEV_ID_82541GI_LF: u32 = 4220;
pub(crate) const E1000_DEV_ID_82546GB_COPPER: u32 = 4217;
pub(crate) const E1000_DEV_ID_82546GB_FIBER: u32 = 4218;
pub(crate) const E1000_DEV_ID_82546GB_SERDES: u32 = 4219;
pub(crate) const E1000_DEV_ID_82546GB_PCIE: u32 = 4234;
pub(crate) const E1000_DEV_ID_82546GB_QUAD_COPPER: u32 = 4249;
pub(crate) const E1000_DEV_ID_82547EI: u32 = 4121;
pub(crate) const E1000_DEV_ID_82547EI_MOBILE: u32 = 4122;
pub(crate) const E1000_DEV_ID_82546GB_QUAD_COPPER_KSP3: u32 = 4277;
pub(crate) const E1000_DEV_ID_INTEL_CE4100_GBE: u32 = 11886;
pub(crate) const NODE_ADDRESS_SIZE: u32 = 6;
pub(crate) const MAC_DECODE_SIZE: u32 = 131072;
pub(crate) const E1000_82542_2_0_REV_ID: u32 = 2;
pub(crate) const E1000_82542_2_1_REV_ID: u32 = 3;
pub(crate) const E1000_REVISION_0: u32 = 0;
pub(crate) const E1000_REVISION_1: u32 = 1;
pub(crate) const E1000_REVISION_2: u32 = 2;
pub(crate) const E1000_REVISION_3: u32 = 3;
pub(crate) const SPEED_10: u32 = 10;
pub(crate) const SPEED_100: u32 = 100;
pub(crate) const SPEED_1000: u32 = 1000;
pub(crate) const HALF_DUPLEX: u32 = 1;
pub(crate) const FULL_DUPLEX: u32 = 2;
pub(crate) const ENET_HEADER_SIZE: u32 = 14;
pub(crate) const MINIMUM_ETHERNET_FRAME_SIZE: u32 = 64;
pub(crate) const ETHERNET_FCS_SIZE: u32 = 4;
pub(crate) const MINIMUM_ETHERNET_PACKET_SIZE: u32 = 60;
pub(crate) const CRC_LENGTH: u32 = 4;
pub(crate) const MAX_JUMBO_FRAME_SIZE: u32 = 16128;
pub(crate) const VLAN_TAG_SIZE: u32 = 4;
pub(crate) const ETHERNET_IEEE_VLAN_TYPE: u32 = 33024;
pub(crate) const ETHERNET_IP_TYPE: u32 = 2048;
pub(crate) const ETHERNET_ARP_TYPE: u32 = 2054;
pub(crate) const IP_PROTOCOL_TCP: u32 = 6;
pub(crate) const IP_PROTOCOL_UDP: u32 = 17;
pub(crate) const E1000_RAR_ENTRIES: u32 = 15;
pub(crate) const MIN_NUMBER_OF_DESCRIPTORS: u32 = 8;
pub(crate) const MAX_NUMBER_OF_DESCRIPTORS: u32 = 65528;
pub(crate) const MAX_PS_BUFFERS: u32 = 4;
pub(crate) const E1000_RXD_STAT_DD: u32 = 1;
pub(crate) const E1000_RXD_STAT_EOP: u32 = 2;
pub(crate) const E1000_RXD_STAT_IXSM: u32 = 4;
pub(crate) const E1000_RXD_STAT_VP: u32 = 8;
pub(crate) const E1000_RXD_STAT_UDPCS: u32 = 16;
pub(crate) const E1000_RXD_STAT_TCPCS: u32 = 32;
pub(crate) const E1000_RXD_STAT_IPCS: u32 = 64;
pub(crate) const E1000_RXD_STAT_PIF: u32 = 128;
pub(crate) const E1000_RXD_STAT_IPIDV: u32 = 512;
pub(crate) const E1000_RXD_STAT_UDPV: u32 = 1024;
pub(crate) const E1000_RXD_STAT_ACK: u32 = 32768;
pub(crate) const E1000_RXD_ERR_CE: u32 = 1;
pub(crate) const E1000_RXD_ERR_SE: u32 = 2;
pub(crate) const E1000_RXD_ERR_SEQ: u32 = 4;
pub(crate) const E1000_RXD_ERR_CXE: u32 = 16;
pub(crate) const E1000_RXD_ERR_TCPE: u32 = 32;
pub(crate) const E1000_RXD_ERR_IPE: u32 = 64;
pub(crate) const E1000_RXD_ERR_RXE: u32 = 128;
pub(crate) const E1000_RXD_SPC_VLAN_MASK: u32 = 4095;
pub(crate) const E1000_RXD_SPC_PRI_MASK: u32 = 57344;
pub(crate) const E1000_RXD_SPC_PRI_SHIFT: u32 = 13;
pub(crate) const E1000_RXD_SPC_CFI_MASK: u32 = 4096;
pub(crate) const E1000_RXD_SPC_CFI_SHIFT: u32 = 12;
pub(crate) const E1000_RXDEXT_STATERR_CE: u32 = 16777216;
pub(crate) const E1000_RXDEXT_STATERR_SE: u32 = 33554432;
pub(crate) const E1000_RXDEXT_STATERR_SEQ: u32 = 67108864;
pub(crate) const E1000_RXDEXT_STATERR_CXE: u32 = 268435456;
pub(crate) const E1000_RXDEXT_STATERR_TCPE: u32 = 536870912;
pub(crate) const E1000_RXDEXT_STATERR_IPE: u32 = 1073741824;
pub(crate) const E1000_RXDEXT_STATERR_RXE: u32 = 2147483648;
pub(crate) const E1000_RXDPS_HDRSTAT_HDRSP: u32 = 32768;
pub(crate) const E1000_RXDPS_HDRSTAT_HDRLEN_MASK: u32 = 1023;
pub(crate) const E1000_RXD_ERR_FRAME_ERR_MASK: u32 = 151;
pub(crate) const E1000_RXDEXT_ERR_FRAME_ERR_MASK: u32 = 2533359616;
pub(crate) const E1000_TXD_DTYP_D: u32 = 1048576;
pub(crate) const E1000_TXD_DTYP_C: u32 = 0;
pub(crate) const E1000_TXD_POPTS_IXSM: u32 = 1;
pub(crate) const E1000_TXD_POPTS_TXSM: u32 = 2;
pub(crate) const E1000_TXD_CMD_EOP: u32 = 16777216;
pub(crate) const E1000_TXD_CMD_IFCS: u32 = 33554432;
pub(crate) const E1000_TXD_CMD_IC: u32 = 67108864;
pub(crate) const E1000_TXD_CMD_RS: u32 = 134217728;
pub(crate) const E1000_TXD_CMD_RPS: u32 = 268435456;
pub(crate) const E1000_TXD_CMD_DEXT: u32 = 536870912;
pub(crate) const E1000_TXD_CMD_VLE: u32 = 1073741824;
pub(crate) const E1000_TXD_CMD_IDE: u32 = 2147483648;
pub(crate) const E1000_TXD_STAT_DD: u32 = 1;
pub(crate) const E1000_TXD_STAT_EC: u32 = 2;
pub(crate) const E1000_TXD_STAT_LC: u32 = 4;
pub(crate) const E1000_TXD_STAT_TU: u32 = 8;
pub(crate) const E1000_TXD_CMD_TCP: u32 = 16777216;
pub(crate) const E1000_TXD_CMD_IP: u32 = 33554432;
pub(crate) const E1000_TXD_CMD_TSE: u32 = 67108864;
pub(crate) const E1000_TXD_STAT_TC: u32 = 4;
pub(crate) const E1000_NUM_UNICAST: u32 = 16;
pub(crate) const E1000_MC_TBL_SIZE: u32 = 128;
pub(crate) const E1000_VLAN_FILTER_TBL_SIZE: u32 = 128;
pub(crate) const E1000_NUM_MTA_REGISTERS: u32 = 128;
pub(crate) const E1000_WAKEUP_IP_ADDRESS_COUNT_MAX: u32 = 4;
pub(crate) const E1000_IP4AT_SIZE: u32 = 4;
pub(crate) const E1000_IP6AT_SIZE: u32 = 1;
pub(crate) const E1000_FLEXIBLE_FILTER_COUNT_MAX: u32 = 4;
pub(crate) const E1000_FLEXIBLE_FILTER_SIZE_MAX: u32 = 128;
pub(crate) const E1000_FFLT_SIZE: u32 = 4;
pub(crate) const E1000_FFMT_SIZE: u32 = 128;
pub(crate) const E1000_FFVT_SIZE: u32 = 128;
pub(crate) const E1000_DISABLE_SERDES_LOOPBACK: u32 = 1024;
pub(crate) const E1000_CTRL: u32 = 0;
pub(crate) const E1000_CTRL_DUP: u32 = 4;
pub(crate) const E1000_STATUS: u32 = 8;
pub(crate) const E1000_EECD: u32 = 16;
pub(crate) const E1000_EERD: u32 = 20;
pub(crate) const E1000_CTRL_EXT: u32 = 24;
pub(crate) const E1000_FLA: u32 = 28;
pub(crate) const E1000_MDIC: u32 = 32;
pub(crate) const E1000_SCTL: u32 = 36;
pub(crate) const E1000_FEXTNVM: u32 = 40;
pub(crate) const E1000_FCAL: u32 = 40;
pub(crate) const E1000_FCAH: u32 = 44;
pub(crate) const E1000_FCT: u32 = 48;
pub(crate) const E1000_VET: u32 = 56;
pub(crate) const E1000_ICR: u32 = 192;
pub(crate) const E1000_ITR: u32 = 196;
pub(crate) const E1000_ICS: u32 = 200;
pub(crate) const E1000_IMS: u32 = 208;
pub(crate) const E1000_IMC: u32 = 216;
pub(crate) const E1000_IAM: u32 = 224;
pub(crate) const E1000_CTL_AUX: u32 = 224;
pub(crate) const E1000_CTL_AUX_END_SEL_SHIFT: u32 = 10;
pub(crate) const E1000_CTL_AUX_ENDIANESS_SHIFT: u32 = 8;
pub(crate) const E1000_CTL_AUX_RGMII_RMII_SHIFT: u32 = 0;
pub(crate) const E1000_CTL_AUX_DES_PKT: u32 = 0;
pub(crate) const E1000_CTL_AUX_DES: u32 = 1024;
pub(crate) const E1000_CTL_AUX_PKT: u32 = 2048;
pub(crate) const E1000_CTL_AUX_ALL: u32 = 3072;
pub(crate) const E1000_CTL_AUX_RGMII: u32 = 0;
pub(crate) const E1000_CTL_AUX_RMII: u32 = 1;
pub(crate) const E1000_CTL_AUX_LWLE_BBE: u32 = 0;
pub(crate) const E1000_CTL_AUX_LWLE_BLE: u32 = 256;
pub(crate) const E1000_CTL_AUX_LWBE_BBE: u32 = 512;
pub(crate) const E1000_CTL_AUX_LWBE_BLE: u32 = 768;
pub(crate) const E1000_RCTL: u32 = 256;
pub(crate) const E1000_RDTR1: u32 = 10272;
pub(crate) const E1000_RDBAL1: u32 = 10496;
pub(crate) const E1000_RDBAH1: u32 = 10500;
pub(crate) const E1000_RDLEN1: u32 = 10504;
pub(crate) const E1000_RDH1: u32 = 10512;
pub(crate) const E1000_RDT1: u32 = 10520;
pub(crate) const E1000_FCTTV: u32 = 368;
pub(crate) const E1000_TXCW: u32 = 376;
pub(crate) const E1000_RXCW: u32 = 384;
pub(crate) const E1000_TCTL: u32 = 1024;
pub(crate) const E1000_TCTL_EXT: u32 = 1028;
pub(crate) const E1000_TIPG: u32 = 1040;
pub(crate) const E1000_TBT: u32 = 1096;
pub(crate) const E1000_AIT: u32 = 1112;
pub(crate) const E1000_LEDCTL: u32 = 3584;
pub(crate) const E1000_EXTCNF_CTRL: u32 = 3840;
pub(crate) const E1000_EXTCNF_SIZE: u32 = 3848;
pub(crate) const E1000_PHY_CTRL: u32 = 3856;
pub(crate) const FEXTNVM_SW_CONFIG: u32 = 1;
pub(crate) const E1000_PBA: u32 = 4096;
pub(crate) const E1000_PBS: u32 = 4104;
pub(crate) const E1000_EEMNGCTL: u32 = 4112;
pub(crate) const E1000_FLASH_UPDATES: u32 = 1000;
pub(crate) const E1000_EEARBC: u32 = 4132;
pub(crate) const E1000_FLASHT: u32 = 4136;
pub(crate) const E1000_EEWR: u32 = 4140;
pub(crate) const E1000_FLSWCTL: u32 = 4144;
pub(crate) const E1000_FLSWDATA: u32 = 4148;
pub(crate) const E1000_FLSWCNT: u32 = 4152;
pub(crate) const E1000_FLOP: u32 = 4156;
pub(crate) const E1000_ERT: u32 = 8200;
pub(crate) const E1000_FCRTL: u32 = 8544;
pub(crate) const E1000_FCRTH: u32 = 8552;
pub(crate) const E1000_PSRCTL: u32 = 8560;
pub(crate) const E1000_RDFH: u32 = 9232;
pub(crate) const E1000_RDFT: u32 = 9240;
pub(crate) const E1000_RDFHS: u32 = 9248;
pub(crate) const E1000_RDFTS: u32 = 9256;
pub(crate) const E1000_RDFPC: u32 = 9264;
pub(crate) const E1000_RDBAL: u32 = 10240;
pub(crate) const E1000_RDBAH: u32 = 10244;
pub(crate) const E1000_RDLEN: u32 = 10248;
pub(crate) const E1000_RDH: u32 = 10256;
pub(crate) const E1000_RDT: u32 = 10264;
pub(crate) const E1000_RDTR: u32 = 10272;
pub(crate) const E1000_RDBAL0: u32 = 10240;
pub(crate) const E1000_RDBAH0: u32 = 10244;
pub(crate) const E1000_RDLEN0: u32 = 10248;
pub(crate) const E1000_RDH0: u32 = 10256;
pub(crate) const E1000_RDT0: u32 = 10264;
pub(crate) const E1000_RDTR0: u32 = 10272;
pub(crate) const E1000_RXDCTL: u32 = 10280;
pub(crate) const E1000_RXDCTL1: u32 = 10536;
pub(crate) const E1000_RADV: u32 = 10284;
pub(crate) const E1000_RSRPD: u32 = 11264;
pub(crate) const E1000_RAID: u32 = 11272;
pub(crate) const E1000_TXDMAC: u32 = 12288;
pub(crate) const E1000_KABGTXD: u32 = 12292;
pub(crate) const E1000_TDFH: u32 = 13328;
pub(crate) const E1000_TDFT: u32 = 13336;
pub(crate) const E1000_TDFHS: u32 = 13344;
pub(crate) const E1000_TDFTS: u32 = 13352;
pub(crate) const E1000_TDFPC: u32 = 13360;
pub(crate) const E1000_TDBAL: u32 = 14336;
pub(crate) const E1000_TDBAH: u32 = 14340;
pub(crate) const E1000_TDLEN: u32 = 14344;
pub(crate) const E1000_TDH: u32 = 14352;
pub(crate) const E1000_TDT: u32 = 14360;
pub(crate) const E1000_TIDV: u32 = 14368;
pub(crate) const E1000_TXDCTL: u32 = 14376;
pub(crate) const E1000_TADV: u32 = 14380;
pub(crate) const E1000_TSPMT: u32 = 14384;
pub(crate) const E1000_TARC0: u32 = 14400;
pub(crate) const E1000_TDBAL1: u32 = 14592;
pub(crate) const E1000_TDBAH1: u32 = 14596;
pub(crate) const E1000_TDLEN1: u32 = 14600;
pub(crate) const E1000_TDH1: u32 = 14608;
pub(crate) const E1000_TDT1: u32 = 14616;
pub(crate) const E1000_TXDCTL1: u32 = 14632;
pub(crate) const E1000_TARC1: u32 = 14656;
pub(crate) const E1000_CRCERRS: u32 = 16384;
pub(crate) const E1000_ALGNERRC: u32 = 16388;
pub(crate) const E1000_SYMERRS: u32 = 16392;
pub(crate) const E1000_RXERRC: u32 = 16396;
pub(crate) const E1000_MPC: u32 = 16400;
pub(crate) const E1000_SCC: u32 = 16404;
pub(crate) const E1000_ECOL: u32 = 16408;
pub(crate) const E1000_MCC: u32 = 16412;
pub(crate) const E1000_LATECOL: u32 = 16416;
pub(crate) const E1000_COLC: u32 = 16424;
pub(crate) const E1000_DC: u32 = 16432;
pub(crate) const E1000_TNCRS: u32 = 16436;
pub(crate) const E1000_SEC: u32 = 16440;
pub(crate) const E1000_CEXTERR: u32 = 16444;
pub(crate) const E1000_RLEC: u32 = 16448;
pub(crate) const E1000_XONRXC: u32 = 16456;
pub(crate) const E1000_XONTXC: u32 = 16460;
pub(crate) const E1000_XOFFRXC: u32 = 16464;
pub(crate) const E1000_XOFFTXC: u32 = 16468;
pub(crate) const E1000_FCRUC: u32 = 16472;
pub(crate) const E1000_PRC64: u32 = 16476;
pub(crate) const E1000_PRC127: u32 = 16480;
pub(crate) const E1000_PRC255: u32 = 16484;
pub(crate) const E1000_PRC511: u32 = 16488;
pub(crate) const E1000_PRC1023: u32 = 16492;
pub(crate) const E1000_PRC1522: u32 = 16496;
pub(crate) const E1000_GPRC: u32 = 16500;
pub(crate) const E1000_BPRC: u32 = 16504;
pub(crate) const E1000_MPRC: u32 = 16508;
pub(crate) const E1000_GPTC: u32 = 16512;
pub(crate) const E1000_GORCL: u32 = 16520;
pub(crate) const E1000_GORCH: u32 = 16524;
pub(crate) const E1000_GOTCL: u32 = 16528;
pub(crate) const E1000_GOTCH: u32 = 16532;
pub(crate) const E1000_RNBC: u32 = 16544;
pub(crate) const E1000_RUC: u32 = 16548;
pub(crate) const E1000_RFC: u32 = 16552;
pub(crate) const E1000_ROC: u32 = 16556;
pub(crate) const E1000_RJC: u32 = 16560;
pub(crate) const E1000_MGTPRC: u32 = 16564;
pub(crate) const E1000_MGTPDC: u32 = 16568;
pub(crate) const E1000_MGTPTC: u32 = 16572;
pub(crate) const E1000_TORL: u32 = 16576;
pub(crate) const E1000_TORH: u32 = 16580;
pub(crate) const E1000_TOTL: u32 = 16584;
pub(crate) const E1000_TOTH: u32 = 16588;
pub(crate) const E1000_TPR: u32 = 16592;
pub(crate) const E1000_TPT: u32 = 16596;
pub(crate) const E1000_PTC64: u32 = 16600;
pub(crate) const E1000_PTC127: u32 = 16604;
pub(crate) const E1000_PTC255: u32 = 16608;
pub(crate) const E1000_PTC511: u32 = 16612;
pub(crate) const E1000_PTC1023: u32 = 16616;
pub(crate) const E1000_PTC1522: u32 = 16620;
pub(crate) const E1000_MPTC: u32 = 16624;
pub(crate) const E1000_BPTC: u32 = 16628;
pub(crate) const E1000_TSCTC: u32 = 16632;
pub(crate) const E1000_TSCTFC: u32 = 16636;
pub(crate) const E1000_IAC: u32 = 16640;
pub(crate) const E1000_ICRXPTC: u32 = 16644;
pub(crate) const E1000_ICRXATC: u32 = 16648;
pub(crate) const E1000_ICTXPTC: u32 = 16652;
pub(crate) const E1000_ICTXATC: u32 = 16656;
pub(crate) const E1000_ICTXQEC: u32 = 16664;
pub(crate) const E1000_ICTXQMTC: u32 = 16668;
pub(crate) const E1000_ICRXDMTC: u32 = 16672;
pub(crate) const E1000_ICRXOC: u32 = 16676;
pub(crate) const E1000_RXCSUM: u32 = 20480;
pub(crate) const E1000_RFCTL: u32 = 20488;
pub(crate) const E1000_MTA: u32 = 20992;
pub(crate) const E1000_RA: u32 = 21504;
pub(crate) const E1000_VFTA: u32 = 22016;
pub(crate) const E1000_WUC: u32 = 22528;
pub(crate) const E1000_WUFC: u32 = 22536;
pub(crate) const E1000_WUS: u32 = 22544;
pub(crate) const E1000_MANC: u32 = 22560;
pub(crate) const E1000_IPAV: u32 = 22584;
pub(crate) const E1000_IP4AT: u32 = 22592;
pub(crate) const E1000_IP6AT: u32 = 22656;
pub(crate) const E1000_WUPL: u32 = 22784;
pub(crate) const E1000_WUPM: u32 = 23040;
pub(crate) const E1000_FFLT: u32 = 24320;
pub(crate) const E1000_HOST_IF: u32 = 34816;
pub(crate) const E1000_FFMT: u32 = 36864;
pub(crate) const E1000_FFVT: u32 = 38912;
pub(crate) const E1000_KUMCTRLSTA: u32 = 52;
pub(crate) const E1000_MDPHYA: u32 = 60;
pub(crate) const E1000_MANC2H: u32 = 22624;
pub(crate) const E1000_SW_FW_SYNC: u32 = 23388;
pub(crate) const E1000_GCR: u32 = 23296;
pub(crate) const E1000_GSCL_1: u32 = 23312;
pub(crate) const E1000_GSCL_2: u32 = 23316;
pub(crate) const E1000_GSCL_3: u32 = 23320;
pub(crate) const E1000_GSCL_4: u32 = 23324;
pub(crate) const E1000_FACTPS: u32 = 23344;
pub(crate) const E1000_SWSM: u32 = 23376;
pub(crate) const E1000_FWSM: u32 = 23380;
pub(crate) const E1000_FFLT_DBG: u32 = 24324;
pub(crate) const E1000_HICR: u32 = 36608;
pub(crate) const E1000_CPUVEC: u32 = 11280;
pub(crate) const E1000_MRQC: u32 = 22552;
pub(crate) const E1000_RETA: u32 = 23552;
pub(crate) const E1000_RSSRK: u32 = 23680;
pub(crate) const E1000_RSSIM: u32 = 22628;
pub(crate) const E1000_RSSIR: u32 = 22632;
pub(crate) const E1000_82542_CTL_AUX: u32 = 224;
pub(crate) const E1000_82542_CTRL: u32 = 0;
pub(crate) const E1000_82542_CTRL_DUP: u32 = 4;
pub(crate) const E1000_82542_STATUS: u32 = 8;
pub(crate) const E1000_82542_EECD: u32 = 16;
pub(crate) const E1000_82542_EERD: u32 = 20;
pub(crate) const E1000_82542_CTRL_EXT: u32 = 24;
pub(crate) const E1000_82542_FLA: u32 = 28;
pub(crate) const E1000_82542_MDIC: u32 = 32;
pub(crate) const E1000_82542_SCTL: u32 = 36;
pub(crate) const E1000_82542_FEXTNVM: u32 = 40;
pub(crate) const E1000_82542_FCAL: u32 = 40;
pub(crate) const E1000_82542_FCAH: u32 = 44;
pub(crate) const E1000_82542_FCT: u32 = 48;
pub(crate) const E1000_82542_VET: u32 = 56;
pub(crate) const E1000_82542_RA: u32 = 64;
pub(crate) const E1000_82542_ICR: u32 = 192;
pub(crate) const E1000_82542_ITR: u32 = 196;
pub(crate) const E1000_82542_ICS: u32 = 200;
pub(crate) const E1000_82542_IMS: u32 = 208;
pub(crate) const E1000_82542_IMC: u32 = 216;
pub(crate) const E1000_82542_RCTL: u32 = 256;
pub(crate) const E1000_82542_RDTR: u32 = 264;
pub(crate) const E1000_82542_RDFH: u32 = 9232;
pub(crate) const E1000_82542_RDFT: u32 = 9240;
pub(crate) const E1000_82542_RDFHS: u32 = 9248;
pub(crate) const E1000_82542_RDFTS: u32 = 9256;
pub(crate) const E1000_82542_RDFPC: u32 = 9264;
pub(crate) const E1000_82542_RDBAL: u32 = 272;
pub(crate) const E1000_82542_RDBAH: u32 = 276;
pub(crate) const E1000_82542_RDLEN: u32 = 280;
pub(crate) const E1000_82542_RDH: u32 = 288;
pub(crate) const E1000_82542_RDT: u32 = 296;
pub(crate) const E1000_82542_RDTR0: u32 = 264;
pub(crate) const E1000_82542_RDBAL0: u32 = 272;
pub(crate) const E1000_82542_RDBAH0: u32 = 276;
pub(crate) const E1000_82542_RDLEN0: u32 = 280;
pub(crate) const E1000_82542_RDH0: u32 = 288;
pub(crate) const E1000_82542_RDT0: u32 = 296;
pub(crate) const E1000_82542_RDBAH3: u32 = 11012;
pub(crate) const E1000_82542_RDBAL3: u32 = 11008;
pub(crate) const E1000_82542_RDLEN3: u32 = 11016;
pub(crate) const E1000_82542_RDH3: u32 = 11024;
pub(crate) const E1000_82542_RDT3: u32 = 11032;
pub(crate) const E1000_82542_RDBAL2: u32 = 10752;
pub(crate) const E1000_82542_RDBAH2: u32 = 10756;
pub(crate) const E1000_82542_RDLEN2: u32 = 10760;
pub(crate) const E1000_82542_RDH2: u32 = 10768;
pub(crate) const E1000_82542_RDT2: u32 = 10776;
pub(crate) const E1000_82542_RDTR1: u32 = 304;
pub(crate) const E1000_82542_RDBAL1: u32 = 312;
pub(crate) const E1000_82542_RDBAH1: u32 = 316;
pub(crate) const E1000_82542_RDLEN1: u32 = 320;
pub(crate) const E1000_82542_RDH1: u32 = 328;
pub(crate) const E1000_82542_RDT1: u32 = 336;
pub(crate) const E1000_82542_FCRTH: u32 = 352;
pub(crate) const E1000_82542_FCRTL: u32 = 360;
pub(crate) const E1000_82542_FCTTV: u32 = 368;
pub(crate) const E1000_82542_TXCW: u32 = 376;
pub(crate) const E1000_82542_RXCW: u32 = 384;
pub(crate) const E1000_82542_MTA: u32 = 512;
pub(crate) const E1000_82542_TCTL: u32 = 1024;
pub(crate) const E1000_82542_TCTL_EXT: u32 = 1028;
pub(crate) const E1000_82542_TIPG: u32 = 1040;
pub(crate) const E1000_82542_TDBAL: u32 = 1056;
pub(crate) const E1000_82542_TDBAH: u32 = 1060;
pub(crate) const E1000_82542_TDLEN: u32 = 1064;
pub(crate) const E1000_82542_TDH: u32 = 1072;
pub(crate) const E1000_82542_TDT: u32 = 1080;
pub(crate) const E1000_82542_TIDV: u32 = 1088;
pub(crate) const E1000_82542_TBT: u32 = 1096;
pub(crate) const E1000_82542_AIT: u32 = 1112;
pub(crate) const E1000_82542_VFTA: u32 = 1536;
pub(crate) const E1000_82542_LEDCTL: u32 = 3584;
pub(crate) const E1000_82542_PBA: u32 = 4096;
pub(crate) const E1000_82542_PBS: u32 = 4104;
pub(crate) const E1000_82542_EEMNGCTL: u32 = 4112;
pub(crate) const E1000_82542_EEARBC: u32 = 4132;
pub(crate) const E1000_82542_FLASHT: u32 = 4136;
pub(crate) const E1000_82542_EEWR: u32 = 4140;
pub(crate) const E1000_82542_FLSWCTL: u32 = 4144;
pub(crate) const E1000_82542_FLSWDATA: u32 = 4148;
pub(crate) const E1000_82542_FLSWCNT: u32 = 4152;
pub(crate) const E1000_82542_FLOP: u32 = 4156;
pub(crate) const E1000_82542_EXTCNF_CTRL: u32 = 3840;
pub(crate) const E1000_82542_EXTCNF_SIZE: u32 = 3848;
pub(crate) const E1000_82542_PHY_CTRL: u32 = 3856;
pub(crate) const E1000_82542_ERT: u32 = 8200;
pub(crate) const E1000_82542_RXDCTL: u32 = 10280;
pub(crate) const E1000_82542_RXDCTL1: u32 = 10536;
pub(crate) const E1000_82542_RADV: u32 = 10284;
pub(crate) const E1000_82542_RSRPD: u32 = 11264;
pub(crate) const E1000_82542_TXDMAC: u32 = 12288;
pub(crate) const E1000_82542_KABGTXD: u32 = 12292;
pub(crate) const E1000_82542_TDFHS: u32 = 13344;
pub(crate) const E1000_82542_TDFTS: u32 = 13352;
pub(crate) const E1000_82542_TDFPC: u32 = 13360;
pub(crate) const E1000_82542_TXDCTL: u32 = 14376;
pub(crate) const E1000_82542_TADV: u32 = 14380;
pub(crate) const E1000_82542_TSPMT: u32 = 14384;
pub(crate) const E1000_82542_CRCERRS: u32 = 16384;
pub(crate) const E1000_82542_ALGNERRC: u32 = 16388;
pub(crate) const E1000_82542_SYMERRS: u32 = 16392;
pub(crate) const E1000_82542_RXERRC: u32 = 16396;
pub(crate) const E1000_82542_MPC: u32 = 16400;
pub(crate) const E1000_82542_SCC: u32 = 16404;
pub(crate) const E1000_82542_ECOL: u32 = 16408;
pub(crate) const E1000_82542_MCC: u32 = 16412;
pub(crate) const E1000_82542_LATECOL: u32 = 16416;
pub(crate) const E1000_82542_COLC: u32 = 16424;
pub(crate) const E1000_82542_DC: u32 = 16432;
pub(crate) const E1000_82542_TNCRS: u32 = 16436;
pub(crate) const E1000_82542_SEC: u32 = 16440;
pub(crate) const E1000_82542_CEXTERR: u32 = 16444;
pub(crate) const E1000_82542_RLEC: u32 = 16448;
pub(crate) const E1000_82542_XONRXC: u32 = 16456;
pub(crate) const E1000_82542_XONTXC: u32 = 16460;
pub(crate) const E1000_82542_XOFFRXC: u32 = 16464;
pub(crate) const E1000_82542_XOFFTXC: u32 = 16468;
pub(crate) const E1000_82542_FCRUC: u32 = 16472;
pub(crate) const E1000_82542_PRC64: u32 = 16476;
pub(crate) const E1000_82542_PRC127: u32 = 16480;
pub(crate) const E1000_82542_PRC255: u32 = 16484;
pub(crate) const E1000_82542_PRC511: u32 = 16488;
pub(crate) const E1000_82542_PRC1023: u32 = 16492;
pub(crate) const E1000_82542_PRC1522: u32 = 16496;
pub(crate) const E1000_82542_GPRC: u32 = 16500;
pub(crate) const E1000_82542_BPRC: u32 = 16504;
pub(crate) const E1000_82542_MPRC: u32 = 16508;
pub(crate) const E1000_82542_GPTC: u32 = 16512;
pub(crate) const E1000_82542_GORCL: u32 = 16520;
pub(crate) const E1000_82542_GORCH: u32 = 16524;
pub(crate) const E1000_82542_GOTCL: u32 = 16528;
pub(crate) const E1000_82542_GOTCH: u32 = 16532;
pub(crate) const E1000_82542_RNBC: u32 = 16544;
pub(crate) const E1000_82542_RUC: u32 = 16548;
pub(crate) const E1000_82542_RFC: u32 = 16552;
pub(crate) const E1000_82542_ROC: u32 = 16556;
pub(crate) const E1000_82542_RJC: u32 = 16560;
pub(crate) const E1000_82542_MGTPRC: u32 = 16564;
pub(crate) const E1000_82542_MGTPDC: u32 = 16568;
pub(crate) const E1000_82542_MGTPTC: u32 = 16572;
pub(crate) const E1000_82542_TORL: u32 = 16576;
pub(crate) const E1000_82542_TORH: u32 = 16580;
pub(crate) const E1000_82542_TOTL: u32 = 16584;
pub(crate) const E1000_82542_TOTH: u32 = 16588;
pub(crate) const E1000_82542_TPR: u32 = 16592;
pub(crate) const E1000_82542_TPT: u32 = 16596;
pub(crate) const E1000_82542_PTC64: u32 = 16600;
pub(crate) const E1000_82542_PTC127: u32 = 16604;
pub(crate) const E1000_82542_PTC255: u32 = 16608;
pub(crate) const E1000_82542_PTC511: u32 = 16612;
pub(crate) const E1000_82542_PTC1023: u32 = 16616;
pub(crate) const E1000_82542_PTC1522: u32 = 16620;
pub(crate) const E1000_82542_MPTC: u32 = 16624;
pub(crate) const E1000_82542_BPTC: u32 = 16628;
pub(crate) const E1000_82542_TSCTC: u32 = 16632;
pub(crate) const E1000_82542_TSCTFC: u32 = 16636;
pub(crate) const E1000_82542_RXCSUM: u32 = 20480;
pub(crate) const E1000_82542_WUC: u32 = 22528;
pub(crate) const E1000_82542_WUFC: u32 = 22536;
pub(crate) const E1000_82542_WUS: u32 = 22544;
pub(crate) const E1000_82542_MANC: u32 = 22560;
pub(crate) const E1000_82542_IPAV: u32 = 22584;
pub(crate) const E1000_82542_IP4AT: u32 = 22592;
pub(crate) const E1000_82542_IP6AT: u32 = 22656;
pub(crate) const E1000_82542_WUPL: u32 = 22784;
pub(crate) const E1000_82542_WUPM: u32 = 23040;
pub(crate) const E1000_82542_FFLT: u32 = 24320;
pub(crate) const E1000_82542_TDFH: u32 = 32784;
pub(crate) const E1000_82542_TDFT: u32 = 32792;
pub(crate) const E1000_82542_FFMT: u32 = 36864;
pub(crate) const E1000_82542_FFVT: u32 = 38912;
pub(crate) const E1000_82542_HOST_IF: u32 = 34816;
pub(crate) const E1000_82542_IAM: u32 = 224;
pub(crate) const E1000_82542_PSRCTL: u32 = 8560;
pub(crate) const E1000_82542_RAID: u32 = 11272;
pub(crate) const E1000_82542_TARC0: u32 = 14400;
pub(crate) const E1000_82542_TDBAL1: u32 = 14592;
pub(crate) const E1000_82542_TDBAH1: u32 = 14596;
pub(crate) const E1000_82542_TDLEN1: u32 = 14600;
pub(crate) const E1000_82542_TDH1: u32 = 14608;
pub(crate) const E1000_82542_TDT1: u32 = 14616;
pub(crate) const E1000_82542_TXDCTL1: u32 = 14632;
pub(crate) const E1000_82542_TARC1: u32 = 14656;
pub(crate) const E1000_82542_RFCTL: u32 = 20488;
pub(crate) const E1000_82542_GCR: u32 = 23296;
pub(crate) const E1000_82542_GSCL_1: u32 = 23312;
pub(crate) const E1000_82542_GSCL_2: u32 = 23316;
pub(crate) const E1000_82542_GSCL_3: u32 = 23320;
pub(crate) const E1000_82542_GSCL_4: u32 = 23324;
pub(crate) const E1000_82542_FACTPS: u32 = 23344;
pub(crate) const E1000_82542_SWSM: u32 = 23376;
pub(crate) const E1000_82542_FWSM: u32 = 23380;
pub(crate) const E1000_82542_FFLT_DBG: u32 = 24324;
pub(crate) const E1000_82542_IAC: u32 = 16640;
pub(crate) const E1000_82542_ICRXPTC: u32 = 16644;
pub(crate) const E1000_82542_ICRXATC: u32 = 16648;
pub(crate) const E1000_82542_ICTXPTC: u32 = 16652;
pub(crate) const E1000_82542_ICTXATC: u32 = 16656;
pub(crate) const E1000_82542_ICTXQEC: u32 = 16664;
pub(crate) const E1000_82542_ICTXQMTC: u32 = 16668;
pub(crate) const E1000_82542_ICRXDMTC: u32 = 16672;
pub(crate) const E1000_82542_ICRXOC: u32 = 16676;
pub(crate) const E1000_82542_HICR: u32 = 36608;
pub(crate) const E1000_82542_CPUVEC: u32 = 11280;
pub(crate) const E1000_82542_MRQC: u32 = 22552;
pub(crate) const E1000_82542_RETA: u32 = 23552;
pub(crate) const E1000_82542_RSSRK: u32 = 23680;
pub(crate) const E1000_82542_RSSIM: u32 = 22628;
pub(crate) const E1000_82542_RSSIR: u32 = 22632;
pub(crate) const E1000_82542_KUMCTRLSTA: u32 = 52;
pub(crate) const E1000_82542_SW_FW_SYNC: u32 = 23388;
pub(crate) const E1000_EEPROM_SWDPIN0: u32 = 1;
pub(crate) const E1000_EEPROM_LED_LOGIC: u32 = 32;
pub(crate) const E1000_EEPROM_RW_REG_DATA: u32 = 16;
pub(crate) const E1000_EEPROM_RW_REG_DONE: u32 = 2;
pub(crate) const E1000_EEPROM_RW_REG_START: u32 = 1;
pub(crate) const E1000_EEPROM_RW_ADDR_SHIFT: u32 = 2;
pub(crate) const E1000_EEPROM_POLL_WRITE: u32 = 1;
pub(crate) const E1000_EEPROM_POLL_READ: u32 = 0;
pub(crate) const E1000_CTRL_FD: u32 = 1;
pub(crate) const E1000_CTRL_BEM: u32 = 2;
pub(crate) const E1000_CTRL_PRIOR: u32 = 4;
pub(crate) const E1000_CTRL_GIO_MASTER_DISABLE: u32 = 4;
pub(crate) const E1000_CTRL_LRST: u32 = 8;
pub(crate) const E1000_CTRL_TME: u32 = 16;
pub(crate) const E1000_CTRL_SLE: u32 = 32;
pub(crate) const E1000_CTRL_ASDE: u32 = 32;
pub(crate) const E1000_CTRL_SLU: u32 = 64;
pub(crate) const E1000_CTRL_ILOS: u32 = 128;
pub(crate) const E1000_CTRL_SPD_SEL: u32 = 768;
pub(crate) const E1000_CTRL_SPD_10: u32 = 0;
pub(crate) const E1000_CTRL_SPD_100: u32 = 256;
pub(crate) const E1000_CTRL_SPD_1000: u32 = 512;
pub(crate) const E1000_CTRL_BEM32: u32 = 1024;
pub(crate) const E1000_CTRL_FRCSPD: u32 = 2048;
pub(crate) const E1000_CTRL_FRCDPX: u32 = 4096;
pub(crate) const E1000_CTRL_D_UD_EN: u32 = 8192;
pub(crate) const E1000_CTRL_D_UD_POLARITY: u32 = 16384;
pub(crate) const E1000_CTRL_FORCE_PHY_RESET: u32 = 32768;
pub(crate) const E1000_CTRL_EXT_LINK_EN: u32 = 65536;
pub(crate) const E1000_CTRL_SWDPIN0: u32 = 262144;
pub(crate) const E1000_CTRL_SWDPIN1: u32 = 524288;
pub(crate) const E1000_CTRL_SWDPIN2: u32 = 1048576;
pub(crate) const E1000_CTRL_SWDPIN3: u32 = 2097152;
pub(crate) const E1000_CTRL_SWDPIO0: u32 = 4194304;
pub(crate) const E1000_CTRL_SWDPIO1: u32 = 8388608;
pub(crate) const E1000_CTRL_SWDPIO2: u32 = 16777216;
pub(crate) const E1000_CTRL_SWDPIO3: u32 = 33554432;
pub(crate) const E1000_CTRL_RST: u32 = 67108864;
pub(crate) const E1000_CTRL_RFCE: u32 = 134217728;
pub(crate) const E1000_CTRL_TFCE: u32 = 268435456;
pub(crate) const E1000_CTRL_RTE: u32 = 536870912;
pub(crate) const E1000_CTRL_VME: u32 = 1073741824;
pub(crate) const E1000_CTRL_PHY_RST: u32 = 2147483648;
pub(crate) const E1000_CTRL_SW2FW_INT: u32 = 33554432;
pub(crate) const E1000_STATUS_FD: u32 = 1;
pub(crate) const E1000_STATUS_LU: u32 = 2;
pub(crate) const E1000_STATUS_FUNC_MASK: u32 = 12;
pub(crate) const E1000_STATUS_FUNC_SHIFT: u32 = 2;
pub(crate) const E1000_STATUS_FUNC_0: u32 = 0;
pub(crate) const E1000_STATUS_FUNC_1: u32 = 4;
pub(crate) const E1000_STATUS_TXOFF: u32 = 16;
pub(crate) const E1000_STATUS_TBIMODE: u32 = 32;
pub(crate) const E1000_STATUS_SPEED_MASK: u32 = 192;
pub(crate) const E1000_STATUS_SPEED_10: u32 = 0;
pub(crate) const E1000_STATUS_SPEED_100: u32 = 64;
pub(crate) const E1000_STATUS_SPEED_1000: u32 = 128;
pub(crate) const E1000_STATUS_LAN_INIT_DONE: u32 = 512;
pub(crate) const E1000_STATUS_ASDV: u32 = 768;
pub(crate) const E1000_STATUS_DOCK_CI: u32 = 2048;
pub(crate) const E1000_STATUS_GIO_MASTER_ENABLE: u32 = 524288;
pub(crate) const E1000_STATUS_MTXCKOK: u32 = 1024;
pub(crate) const E1000_STATUS_PCI66: u32 = 2048;
pub(crate) const E1000_STATUS_BUS64: u32 = 4096;
pub(crate) const E1000_STATUS_PCIX_MODE: u32 = 8192;
pub(crate) const E1000_STATUS_PCIX_SPEED: u32 = 49152;
pub(crate) const E1000_STATUS_BMC_SKU_0: u32 = 1048576;
pub(crate) const E1000_STATUS_BMC_SKU_1: u32 = 2097152;
pub(crate) const E1000_STATUS_BMC_SKU_2: u32 = 4194304;
pub(crate) const E1000_STATUS_BMC_CRYPTO: u32 = 8388608;
pub(crate) const E1000_STATUS_BMC_LITE: u32 = 16777216;
pub(crate) const E1000_STATUS_RGMII_ENABLE: u32 = 33554432;
pub(crate) const E1000_STATUS_FUSE_8: u32 = 67108864;
pub(crate) const E1000_STATUS_FUSE_9: u32 = 134217728;
pub(crate) const E1000_STATUS_SERDES0_DIS: u32 = 268435456;
pub(crate) const E1000_STATUS_SERDES1_DIS: u32 = 536870912;
pub(crate) const E1000_STATUS_PCIX_SPEED_66: u32 = 0;
pub(crate) const E1000_STATUS_PCIX_SPEED_100: u32 = 16384;
pub(crate) const E1000_STATUS_PCIX_SPEED_133: u32 = 32768;
pub(crate) const E1000_EECD_SK: u32 = 1;
pub(crate) const E1000_EECD_CS: u32 = 2;
pub(crate) const E1000_EECD_DI: u32 = 4;
pub(crate) const E1000_EECD_DO: u32 = 8;
pub(crate) const E1000_EECD_FWE_MASK: u32 = 48;
pub(crate) const E1000_EECD_FWE_DIS: u32 = 16;
pub(crate) const E1000_EECD_FWE_EN: u32 = 32;
pub(crate) const E1000_EECD_FWE_SHIFT: u32 = 4;
pub(crate) const E1000_EECD_REQ: u32 = 64;
pub(crate) const E1000_EECD_GNT: u32 = 128;
pub(crate) const E1000_EECD_PRES: u32 = 256;
pub(crate) const E1000_EECD_SIZE: u32 = 512;
pub(crate) const E1000_EECD_ADDR_BITS: u32 = 1024;
pub(crate) const E1000_EECD_TYPE: u32 = 8192;
pub(crate) const E1000_EEPROM_GRANT_ATTEMPTS: u32 = 1000;
pub(crate) const E1000_EECD_AUTO_RD: u32 = 512;
pub(crate) const E1000_EECD_SIZE_EX_MASK: u32 = 30720;
pub(crate) const E1000_EECD_SIZE_EX_SHIFT: u32 = 11;
pub(crate) const E1000_EECD_NVADDS: u32 = 98304;
pub(crate) const E1000_EECD_SELSHAD: u32 = 131072;
pub(crate) const E1000_EECD_INITSRAM: u32 = 262144;
pub(crate) const E1000_EECD_FLUPD: u32 = 524288;
pub(crate) const E1000_EECD_AUPDEN: u32 = 1048576;
pub(crate) const E1000_EECD_SHADV: u32 = 2097152;
pub(crate) const E1000_EECD_SEC1VAL: u32 = 4194304;
pub(crate) const E1000_EECD_SECVAL_SHIFT: u32 = 22;
pub(crate) const E1000_STM_OPCODE: u32 = 56064;
pub(crate) const E1000_HICR_FW_RESET: u32 = 192;
pub(crate) const E1000_SHADOW_RAM_WORDS: u32 = 2048;
pub(crate) const E1000_ICH_NVM_SIG_WORD: u32 = 19;
pub(crate) const E1000_ICH_NVM_SIG_MASK: u32 = 192;
pub(crate) const E1000_EERD_START: u32 = 1;
pub(crate) const E1000_EERD_DONE: u32 = 16;
pub(crate) const E1000_EERD_ADDR_SHIFT: u32 = 8;
pub(crate) const E1000_EERD_ADDR_MASK: u32 = 65280;
pub(crate) const E1000_EERD_DATA_SHIFT: u32 = 16;
pub(crate) const E1000_EERD_DATA_MASK: u32 = 4294901760;
pub(crate) const EEPROM_STATUS_RDY_SPI: u32 = 1;
pub(crate) const EEPROM_STATUS_WEN_SPI: u32 = 2;
pub(crate) const EEPROM_STATUS_BP0_SPI: u32 = 4;
pub(crate) const EEPROM_STATUS_BP1_SPI: u32 = 8;
pub(crate) const EEPROM_STATUS_WPEN_SPI: u32 = 128;
pub(crate) const E1000_CTRL_EXT_GPI0_EN: u32 = 1;
pub(crate) const E1000_CTRL_EXT_GPI1_EN: u32 = 2;
pub(crate) const E1000_CTRL_EXT_PHYINT_EN: u32 = 2;
pub(crate) const E1000_CTRL_EXT_GPI2_EN: u32 = 4;
pub(crate) const E1000_CTRL_EXT_GPI3_EN: u32 = 8;
pub(crate) const E1000_CTRL_EXT_SDP4_DATA: u32 = 16;
pub(crate) const E1000_CTRL_EXT_SDP5_DATA: u32 = 32;
pub(crate) const E1000_CTRL_EXT_PHY_INT: u32 = 32;
pub(crate) const E1000_CTRL_EXT_SDP6_DATA: u32 = 64;
pub(crate) const E1000_CTRL_EXT_SDP7_DATA: u32 = 128;
pub(crate) const E1000_CTRL_EXT_SDP4_DIR: u32 = 256;
pub(crate) const E1000_CTRL_EXT_SDP5_DIR: u32 = 512;
pub(crate) const E1000_CTRL_EXT_SDP6_DIR: u32 = 1024;
pub(crate) const E1000_CTRL_EXT_SDP7_DIR: u32 = 2048;
pub(crate) const E1000_CTRL_EXT_ASDCHK: u32 = 4096;
pub(crate) const E1000_CTRL_EXT_EE_RST: u32 = 8192;
pub(crate) const E1000_CTRL_EXT_IPS: u32 = 16384;
pub(crate) const E1000_CTRL_EXT_SPD_BYPS: u32 = 32768;
pub(crate) const E1000_CTRL_EXT_RO_DIS: u32 = 131072;
pub(crate) const E1000_CTRL_EXT_LINK_MODE_MASK: u32 = 12582912;
pub(crate) const E1000_CTRL_EXT_LINK_MODE_GMII: u32 = 0;
pub(crate) const E1000_CTRL_EXT_LINK_MODE_TBI: u32 = 12582912;
pub(crate) const E1000_CTRL_EXT_LINK_MODE_KMRN: u32 = 0;
pub(crate) const E1000_CTRL_EXT_LINK_MODE_SERDES: u32 = 12582912;
pub(crate) const E1000_CTRL_EXT_LINK_MODE_SGMII: u32 = 8388608;
pub(crate) const E1000_CTRL_EXT_WR_WMARK_MASK: u32 = 50331648;
pub(crate) const E1000_CTRL_EXT_WR_WMARK_256: u32 = 0;
pub(crate) const E1000_CTRL_EXT_WR_WMARK_320: u32 = 16777216;
pub(crate) const E1000_CTRL_EXT_WR_WMARK_384: u32 = 33554432;
pub(crate) const E1000_CTRL_EXT_WR_WMARK_448: u32 = 50331648;
pub(crate) const E1000_CTRL_EXT_DRV_LOAD: u32 = 268435456;
pub(crate) const E1000_CTRL_EXT_IAME: u32 = 134217728;
pub(crate) const E1000_CTRL_EXT_INT_TIMER_CLR: u32 = 536870912;
pub(crate) const E1000_CRTL_EXT_PB_PAREN: u32 = 16777216;
pub(crate) const E1000_CTRL_EXT_DF_PAREN: u32 = 33554432;
pub(crate) const E1000_CTRL_EXT_GHOST_PAREN: u32 = 1073741824;
pub(crate) const E1000_MDIC_DATA_MASK: u32 = 65535;
pub(crate) const E1000_MDIC_REG_MASK: u32 = 2031616;
pub(crate) const E1000_MDIC_REG_SHIFT: u32 = 16;
pub(crate) const E1000_MDIC_PHY_MASK: u32 = 65011712;
pub(crate) const E1000_MDIC_PHY_SHIFT: u32 = 21;
pub(crate) const E1000_MDIC_OP_WRITE: u32 = 67108864;
pub(crate) const E1000_MDIC_OP_READ: u32 = 134217728;
pub(crate) const E1000_MDIC_READY: u32 = 268435456;
pub(crate) const E1000_MDIC_INT_EN: u32 = 536870912;
pub(crate) const E1000_MDIC_ERROR: u32 = 1073741824;
pub(crate) const INTEL_CE_GBE_MDIC_OP_WRITE: u32 = 67108864;
pub(crate) const INTEL_CE_GBE_MDIC_OP_READ: u32 = 0;
pub(crate) const INTEL_CE_GBE_MDIC_GO: u32 = 2147483648;
pub(crate) const INTEL_CE_GBE_MDIC_READ_ERROR: u32 = 2147483648;
pub(crate) const E1000_KUMCTRLSTA_MASK: u32 = 65535;
pub(crate) const E1000_KUMCTRLSTA_OFFSET: u32 = 2031616;
pub(crate) const E1000_KUMCTRLSTA_OFFSET_SHIFT: u32 = 16;
pub(crate) const E1000_KUMCTRLSTA_REN: u32 = 2097152;
pub(crate) const E1000_KUMCTRLSTA_OFFSET_FIFO_CTRL: u32 = 0;
pub(crate) const E1000_KUMCTRLSTA_OFFSET_CTRL: u32 = 1;
pub(crate) const E1000_KUMCTRLSTA_OFFSET_INB_CTRL: u32 = 2;
pub(crate) const E1000_KUMCTRLSTA_OFFSET_DIAG: u32 = 3;
pub(crate) const E1000_KUMCTRLSTA_OFFSET_TIMEOUTS: u32 = 4;
pub(crate) const E1000_KUMCTRLSTA_OFFSET_INB_PARAM: u32 = 9;
pub(crate) const E1000_KUMCTRLSTA_OFFSET_HD_CTRL: u32 = 16;
pub(crate) const E1000_KUMCTRLSTA_OFFSET_M2P_SERDES: u32 = 30;
pub(crate) const E1000_KUMCTRLSTA_OFFSET_M2P_MODES: u32 = 31;
pub(crate) const E1000_KUMCTRLSTA_FIFO_CTRL_RX_BYPASS: u32 = 8;
pub(crate) const E1000_KUMCTRLSTA_FIFO_CTRL_TX_BYPASS: u32 = 2048;
pub(crate) const E1000_KUMCTRLSTA_INB_CTRL_LINK_STATUS_TX_TIMEOUT_DEFAULT: u32 = 1280;
pub(crate) const E1000_KUMCTRLSTA_INB_CTRL_DIS_PADDING: u32 = 16;
pub(crate) const E1000_KUMCTRLSTA_HD_CTRL_10_100_DEFAULT: u32 = 4;
pub(crate) const E1000_KUMCTRLSTA_HD_CTRL_1000_DEFAULT: u32 = 0;
pub(crate) const E1000_KUMCTRLSTA_OFFSET_K0S_CTRL: u32 = 30;
pub(crate) const E1000_KUMCTRLSTA_DIAG_FELPBK: u32 = 8192;
pub(crate) const E1000_KUMCTRLSTA_DIAG_NELPBK: u32 = 4096;
pub(crate) const E1000_KUMCTRLSTA_K0S_100_EN: u32 = 8192;
pub(crate) const E1000_KUMCTRLSTA_K0S_GBE_EN: u32 = 4096;
pub(crate) const E1000_KUMCTRLSTA_K0S_ENTRY_LATENCY_MASK: u32 = 3;
pub(crate) const E1000_KABGTXD_BGSQLBIAS: u32 = 327680;
pub(crate) const E1000_PHY_CTRL_SPD_EN: u32 = 1;
pub(crate) const E1000_PHY_CTRL_D0A_LPLU: u32 = 2;
pub(crate) const E1000_PHY_CTRL_NOND0A_LPLU: u32 = 4;
pub(crate) const E1000_PHY_CTRL_NOND0A_GBE_DISABLE: u32 = 8;
pub(crate) const E1000_PHY_CTRL_GBE_DISABLE: u32 = 64;
pub(crate) const E1000_PHY_CTRL_B2B_EN: u32 = 128;
pub(crate) const E1000_LEDCTL_LED0_MODE_MASK: u32 = 15;
pub(crate) const E1000_LEDCTL_LED0_MODE_SHIFT: u32 = 0;
pub(crate) const E1000_LEDCTL_LED0_BLINK_RATE: u32 = 32;
pub(crate) const E1000_LEDCTL_LED0_IVRT: u32 = 64;
pub(crate) const E1000_LEDCTL_LED0_BLINK: u32 = 128;
pub(crate) const E1000_LEDCTL_LED1_MODE_MASK: u32 = 3840;
pub(crate) const E1000_LEDCTL_LED1_MODE_SHIFT: u32 = 8;
pub(crate) const E1000_LEDCTL_LED1_BLINK_RATE: u32 = 8192;
pub(crate) const E1000_LEDCTL_LED1_IVRT: u32 = 16384;
pub(crate) const E1000_LEDCTL_LED1_BLINK: u32 = 32768;
pub(crate) const E1000_LEDCTL_LED2_MODE_MASK: u32 = 983040;
pub(crate) const E1000_LEDCTL_LED2_MODE_SHIFT: u32 = 16;
pub(crate) const E1000_LEDCTL_LED2_BLINK_RATE: u32 = 2097152;
pub(crate) const E1000_LEDCTL_LED2_IVRT: u32 = 4194304;
pub(crate) const E1000_LEDCTL_LED2_BLINK: u32 = 8388608;
pub(crate) const E1000_LEDCTL_LED3_MODE_MASK: u32 = 251658240;
pub(crate) const E1000_LEDCTL_LED3_MODE_SHIFT: u32 = 24;
pub(crate) const E1000_LEDCTL_LED3_BLINK_RATE: u32 = 536870912;
pub(crate) const E1000_LEDCTL_LED3_IVRT: u32 = 1073741824;
pub(crate) const E1000_LEDCTL_LED3_BLINK: u32 = 2147483648;
pub(crate) const E1000_LEDCTL_MODE_LINK_10_1000: u32 = 0;
pub(crate) const E1000_LEDCTL_MODE_LINK_100_1000: u32 = 1;
pub(crate) const E1000_LEDCTL_MODE_LINK_UP: u32 = 2;
pub(crate) const E1000_LEDCTL_MODE_ACTIVITY: u32 = 3;
pub(crate) const E1000_LEDCTL_MODE_LINK_ACTIVITY: u32 = 4;
pub(crate) const E1000_LEDCTL_MODE_LINK_10: u32 = 5;
pub(crate) const E1000_LEDCTL_MODE_LINK_100: u32 = 6;
pub(crate) const E1000_LEDCTL_MODE_LINK_1000: u32 = 7;
pub(crate) const E1000_LEDCTL_MODE_PCIX_MODE: u32 = 8;
pub(crate) const E1000_LEDCTL_MODE_FULL_DUPLEX: u32 = 9;
pub(crate) const E1000_LEDCTL_MODE_COLLISION: u32 = 10;
pub(crate) const E1000_LEDCTL_MODE_BUS_SPEED: u32 = 11;
pub(crate) const E1000_LEDCTL_MODE_BUS_SIZE: u32 = 12;
pub(crate) const E1000_LEDCTL_MODE_PAUSED: u32 = 13;
pub(crate) const E1000_LEDCTL_MODE_LED_ON: u32 = 14;
pub(crate) const E1000_LEDCTL_MODE_LED_OFF: u32 = 15;
pub(crate) const E1000_RAH_AV: u32 = 2147483648;
pub(crate) const E1000_ICR_TXDW: u32 = 1;
pub(crate) const E1000_ICR_TXQE: u32 = 2;
pub(crate) const E1000_ICR_LSC: u32 = 4;
pub(crate) const E1000_ICR_RXSEQ: u32 = 8;
pub(crate) const E1000_ICR_RXDMT0: u32 = 16;
pub(crate) const E1000_ICR_RXO: u32 = 64;
pub(crate) const E1000_ICR_RXT0: u32 = 128;
pub(crate) const E1000_ICR_MDAC: u32 = 512;
pub(crate) const E1000_ICR_RXCFG: u32 = 1024;
pub(crate) const E1000_ICR_GPI_EN0: u32 = 2048;
pub(crate) const E1000_ICR_GPI_EN1: u32 = 4096;
pub(crate) const E1000_ICR_GPI_EN2: u32 = 8192;
pub(crate) const E1000_ICR_GPI_EN3: u32 = 16384;
pub(crate) const E1000_ICR_TXD_LOW: u32 = 32768;
pub(crate) const E1000_ICR_SRPD: u32 = 65536;
pub(crate) const E1000_ICR_ACK: u32 = 131072;
pub(crate) const E1000_ICR_MNG: u32 = 262144;
pub(crate) const E1000_ICR_DOCK: u32 = 524288;
pub(crate) const E1000_ICR_INT_ASSERTED: u32 = 2147483648;
pub(crate) const E1000_ICR_RXD_FIFO_PAR0: u32 = 1048576;
pub(crate) const E1000_ICR_TXD_FIFO_PAR0: u32 = 2097152;
pub(crate) const E1000_ICR_HOST_ARB_PAR: u32 = 4194304;
pub(crate) const E1000_ICR_PB_PAR: u32 = 8388608;
pub(crate) const E1000_ICR_RXD_FIFO_PAR1: u32 = 16777216;
pub(crate) const E1000_ICR_TXD_FIFO_PAR1: u32 = 33554432;
pub(crate) const E1000_ICR_ALL_PARITY: u32 = 66060288;
pub(crate) const E1000_ICR_DSW: u32 = 32;
pub(crate) const E1000_ICR_PHYINT: u32 = 4096;
pub(crate) const E1000_ICR_EPRST: u32 = 1048576;
pub(crate) const E1000_ICS_TXDW: u32 = 1;
pub(crate) const E1000_ICS_TXQE: u32 = 2;
pub(crate) const E1000_ICS_LSC: u32 = 4;
pub(crate) const E1000_ICS_RXSEQ: u32 = 8;
pub(crate) const E1000_ICS_RXDMT0: u32 = 16;
pub(crate) const E1000_ICS_RXO: u32 = 64;
pub(crate) const E1000_ICS_RXT0: u32 = 128;
pub(crate) const E1000_ICS_MDAC: u32 = 512;
pub(crate) const E1000_ICS_RXCFG: u32 = 1024;
pub(crate) const E1000_ICS_GPI_EN0: u32 = 2048;
pub(crate) const E1000_ICS_GPI_EN1: u32 = 4096;
pub(crate) const E1000_ICS_GPI_EN2: u32 = 8192;
pub(crate) const E1000_ICS_GPI_EN3: u32 = 16384;
pub(crate) const E1000_ICS_TXD_LOW: u32 = 32768;
pub(crate) const E1000_ICS_SRPD: u32 = 65536;
pub(crate) const E1000_ICS_ACK: u32 = 131072;
pub(crate) const E1000_ICS_MNG: u32 = 262144;
pub(crate) const E1000_ICS_DOCK: u32 = 524288;
pub(crate) const E1000_ICS_RXD_FIFO_PAR0: u32 = 1048576;
pub(crate) const E1000_ICS_TXD_FIFO_PAR0: u32 = 2097152;
pub(crate) const E1000_ICS_HOST_ARB_PAR: u32 = 4194304;
pub(crate) const E1000_ICS_PB_PAR: u32 = 8388608;
pub(crate) const E1000_ICS_RXD_FIFO_PAR1: u32 = 16777216;
pub(crate) const E1000_ICS_TXD_FIFO_PAR1: u32 = 33554432;
pub(crate) const E1000_ICS_DSW: u32 = 32;
pub(crate) const E1000_ICS_PHYINT: u32 = 4096;
pub(crate) const E1000_ICS_EPRST: u32 = 1048576;
pub(crate) const E1000_IMS_TXDW: u32 = 1;
pub(crate) const E1000_IMS_TXQE: u32 = 2;
pub(crate) const E1000_IMS_LSC: u32 = 4;
pub(crate) const E1000_IMS_RXSEQ: u32 = 8;
pub(crate) const E1000_IMS_RXDMT0: u32 = 16;
pub(crate) const E1000_IMS_RXO: u32 = 64;
pub(crate) const E1000_IMS_RXT0: u32 = 128;
pub(crate) const E1000_IMS_MDAC: u32 = 512;
pub(crate) const E1000_IMS_RXCFG: u32 = 1024;
pub(crate) const E1000_IMS_GPI_EN0: u32 = 2048;
pub(crate) const E1000_IMS_GPI_EN1: u32 = 4096;
pub(crate) const E1000_IMS_GPI_EN2: u32 = 8192;
pub(crate) const E1000_IMS_GPI_EN3: u32 = 16384;
pub(crate) const E1000_IMS_TXD_LOW: u32 = 32768;
pub(crate) const E1000_IMS_SRPD: u32 = 65536;
pub(crate) const E1000_IMS_ACK: u32 = 131072;
pub(crate) const E1000_IMS_MNG: u32 = 262144;
pub(crate) const E1000_IMS_DOCK: u32 = 524288;
pub(crate) const E1000_IMS_RXD_FIFO_PAR0: u32 = 1048576;
pub(crate) const E1000_IMS_TXD_FIFO_PAR0: u32 = 2097152;
pub(crate) const E1000_IMS_HOST_ARB_PAR: u32 = 4194304;
pub(crate) const E1000_IMS_PB_PAR: u32 = 8388608;
pub(crate) const E1000_IMS_RXD_FIFO_PAR1: u32 = 16777216;
pub(crate) const E1000_IMS_TXD_FIFO_PAR1: u32 = 33554432;
pub(crate) const E1000_IMS_DSW: u32 = 32;
pub(crate) const E1000_IMS_PHYINT: u32 = 4096;
pub(crate) const E1000_IMS_EPRST: u32 = 1048576;
pub(crate) const E1000_IMC_TXDW: u32 = 1;
pub(crate) const E1000_IMC_TXQE: u32 = 2;
pub(crate) const E1000_IMC_LSC: u32 = 4;
pub(crate) const E1000_IMC_RXSEQ: u32 = 8;
pub(crate) const E1000_IMC_RXDMT0: u32 = 16;
pub(crate) const E1000_IMC_RXO: u32 = 64;
pub(crate) const E1000_IMC_RXT0: u32 = 128;
pub(crate) const E1000_IMC_MDAC: u32 = 512;
pub(crate) const E1000_IMC_RXCFG: u32 = 1024;
pub(crate) const E1000_IMC_GPI_EN0: u32 = 2048;
pub(crate) const E1000_IMC_GPI_EN1: u32 = 4096;
pub(crate) const E1000_IMC_GPI_EN2: u32 = 8192;
pub(crate) const E1000_IMC_GPI_EN3: u32 = 16384;
pub(crate) const E1000_IMC_TXD_LOW: u32 = 32768;
pub(crate) const E1000_IMC_SRPD: u32 = 65536;
pub(crate) const E1000_IMC_ACK: u32 = 131072;
pub(crate) const E1000_IMC_MNG: u32 = 262144;
pub(crate) const E1000_IMC_DOCK: u32 = 524288;
pub(crate) const E1000_IMC_RXD_FIFO_PAR0: u32 = 1048576;
pub(crate) const E1000_IMC_TXD_FIFO_PAR0: u32 = 2097152;
pub(crate) const E1000_IMC_HOST_ARB_PAR: u32 = 4194304;
pub(crate) const E1000_IMC_PB_PAR: u32 = 8388608;
pub(crate) const E1000_IMC_RXD_FIFO_PAR1: u32 = 16777216;
pub(crate) const E1000_IMC_TXD_FIFO_PAR1: u32 = 33554432;
pub(crate) const E1000_IMC_DSW: u32 = 32;
pub(crate) const E1000_IMC_PHYINT: u32 = 4096;
pub(crate) const E1000_IMC_EPRST: u32 = 1048576;
pub(crate) const E1000_RCTL_RST: u32 = 1;
pub(crate) const E1000_RCTL_EN: u32 = 2;
pub(crate) const E1000_RCTL_SBP: u32 = 4;
pub(crate) const E1000_RCTL_UPE: u32 = 8;
pub(crate) const E1000_RCTL_MPE: u32 = 16;
pub(crate) const E1000_RCTL_LPE: u32 = 32;
pub(crate) const E1000_RCTL_LBM_NO: u32 = 0;
pub(crate) const E1000_RCTL_LBM_MAC: u32 = 64;
pub(crate) const E1000_RCTL_LBM_SLP: u32 = 128;
pub(crate) const E1000_RCTL_LBM_TCVR: u32 = 192;
pub(crate) const E1000_RCTL_DTYP_MASK: u32 = 3072;
pub(crate) const E1000_RCTL_DTYP_PS: u32 = 1024;
pub(crate) const E1000_RCTL_RDMTS_HALF: u32 = 0;
pub(crate) const E1000_RCTL_RDMTS_QUAT: u32 = 256;
pub(crate) const E1000_RCTL_RDMTS_EIGTH: u32 = 512;
pub(crate) const E1000_RCTL_MO_SHIFT: u32 = 12;
pub(crate) const E1000_RCTL_MO_0: u32 = 0;
pub(crate) const E1000_RCTL_MO_1: u32 = 4096;
pub(crate) const E1000_RCTL_MO_2: u32 = 8192;
pub(crate) const E1000_RCTL_MO_3: u32 = 12288;
pub(crate) const E1000_RCTL_MDR: u32 = 16384;
pub(crate) const E1000_RCTL_BAM: u32 = 32768;
pub(crate) const E1000_RCTL_SZ_2048: u32 = 0;
pub(crate) const E1000_RCTL_SZ_1024: u32 = 65536;
pub(crate) const E1000_RCTL_SZ_512: u32 = 131072;
pub(crate) const E1000_RCTL_SZ_256: u32 = 196608;
pub(crate) const E1000_RCTL_SZ_16384: u32 = 65536;
pub(crate) const E1000_RCTL_SZ_8192: u32 = 131072;
pub(crate) const E1000_RCTL_SZ_4096: u32 = 196608;
pub(crate) const E1000_RCTL_VFE: u32 = 262144;
pub(crate) const E1000_RCTL_CFIEN: u32 = 524288;
pub(crate) const E1000_RCTL_CFI: u32 = 1048576;
pub(crate) const E1000_RCTL_DPF: u32 = 4194304;
pub(crate) const E1000_RCTL_PMCF: u32 = 8388608;
pub(crate) const E1000_RCTL_BSEX: u32 = 33554432;
pub(crate) const E1000_RCTL_SECRC: u32 = 67108864;
pub(crate) const E1000_RCTL_FLXBUF_MASK: u32 = 2013265920;
pub(crate) const E1000_RCTL_FLXBUF_SHIFT: u32 = 27;
pub(crate) const E1000_PSRCTL_BSIZE0_MASK: u32 = 127;
pub(crate) const E1000_PSRCTL_BSIZE1_MASK: u32 = 16128;
pub(crate) const E1000_PSRCTL_BSIZE2_MASK: u32 = 4128768;
pub(crate) const E1000_PSRCTL_BSIZE3_MASK: u32 = 1056964608;
pub(crate) const E1000_PSRCTL_BSIZE0_SHIFT: u32 = 7;
pub(crate) const E1000_PSRCTL_BSIZE1_SHIFT: u32 = 2;
pub(crate) const E1000_PSRCTL_BSIZE2_SHIFT: u32 = 6;
pub(crate) const E1000_PSRCTL_BSIZE3_SHIFT: u32 = 14;
pub(crate) const E1000_SWFW_EEP_SM: u32 = 1;
pub(crate) const E1000_SWFW_PHY0_SM: u32 = 2;
pub(crate) const E1000_SWFW_PHY1_SM: u32 = 4;
pub(crate) const E1000_SWFW_MAC_CSR_SM: u32 = 8;
pub(crate) const E1000_RDT_DELAY: u32 = 65535;
pub(crate) const E1000_RDT_FPDB: u32 = 2147483648;
pub(crate) const E1000_RDLEN_LEN: u32 = 524160;
pub(crate) const E1000_RDH_RDH: u32 = 65535;
pub(crate) const E1000_RDT_RDT: u32 = 65535;
pub(crate) const E1000_FCRTH_RTH: u32 = 65528;
pub(crate) const E1000_FCRTH_XFCE: u32 = 2147483648;
pub(crate) const E1000_FCRTL_RTL: u32 = 65528;
pub(crate) const E1000_FCRTL_XONE: u32 = 2147483648;
pub(crate) const E1000_RFCTL_ISCSI_DIS: u32 = 1;
pub(crate) const E1000_RFCTL_ISCSI_DWC_MASK: u32 = 62;
pub(crate) const E1000_RFCTL_ISCSI_DWC_SHIFT: u32 = 1;
pub(crate) const E1000_RFCTL_NFSW_DIS: u32 = 64;
pub(crate) const E1000_RFCTL_NFSR_DIS: u32 = 128;
pub(crate) const E1000_RFCTL_NFS_VER_MASK: u32 = 768;
pub(crate) const E1000_RFCTL_NFS_VER_SHIFT: u32 = 8;
pub(crate) const E1000_RFCTL_IPV6_DIS: u32 = 1024;
pub(crate) const E1000_RFCTL_IPV6_XSUM_DIS: u32 = 2048;
pub(crate) const E1000_RFCTL_ACK_DIS: u32 = 4096;
pub(crate) const E1000_RFCTL_ACKD_DIS: u32 = 8192;
pub(crate) const E1000_RFCTL_IPFRSP_DIS: u32 = 16384;
pub(crate) const E1000_RFCTL_EXTEN: u32 = 32768;
pub(crate) const E1000_RFCTL_IPV6_EX_DIS: u32 = 65536;
pub(crate) const E1000_RFCTL_NEW_IPV6_EXT_DIS: u32 = 131072;
pub(crate) const E1000_RXDCTL_PTHRESH: u32 = 63;
pub(crate) const E1000_RXDCTL_HTHRESH: u32 = 16128;
pub(crate) const E1000_RXDCTL_WTHRESH: u32 = 4128768;
pub(crate) const E1000_RXDCTL_GRAN: u32 = 16777216;
pub(crate) const E1000_TXDCTL_PTHRESH: u32 = 63;
pub(crate) const E1000_TXDCTL_HTHRESH: u32 = 16128;
pub(crate) const E1000_TXDCTL_WTHRESH: u32 = 4128768;
pub(crate) const E1000_TXDCTL_GRAN: u32 = 16777216;
pub(crate) const E1000_TXDCTL_LWTHRESH: u32 = 4261412864;
pub(crate) const E1000_TXDCTL_FULL_TX_DESC_WB: u32 = 16842752;
pub(crate) const E1000_TXDCTL_COUNT_DESC: u32 = 4194304;
pub(crate) const E1000_TXCW_FD: u32 = 32;
pub(crate) const E1000_TXCW_HD: u32 = 64;
pub(crate) const E1000_TXCW_PAUSE: u32 = 128;
pub(crate) const E1000_TXCW_ASM_DIR: u32 = 256;
pub(crate) const E1000_TXCW_PAUSE_MASK: u32 = 384;
pub(crate) const E1000_TXCW_RF: u32 = 12288;
pub(crate) const E1000_TXCW_NP: u32 = 32768;
pub(crate) const E1000_TXCW_CW: u32 = 65535;
pub(crate) const E1000_TXCW_TXC: u32 = 1073741824;
pub(crate) const E1000_TXCW_ANE: u32 = 2147483648;
pub(crate) const E1000_RXCW_CW: u32 = 65535;
pub(crate) const E1000_RXCW_NC: u32 = 67108864;
pub(crate) const E1000_RXCW_IV: u32 = 134217728;
pub(crate) const E1000_RXCW_CC: u32 = 268435456;
pub(crate) const E1000_RXCW_C: u32 = 536870912;
pub(crate) const E1000_RXCW_SYNCH: u32 = 1073741824;
pub(crate) const E1000_RXCW_ANC: u32 = 2147483648;
pub(crate) const E1000_TCTL_RST: u32 = 1;
pub(crate) const E1000_TCTL_EN: u32 = 2;
pub(crate) const E1000_TCTL_BCE: u32 = 4;
pub(crate) const E1000_TCTL_PSP: u32 = 8;
pub(crate) const E1000_TCTL_CT: u32 = 4080;
pub(crate) const E1000_TCTL_COLD: u32 = 4190208;
pub(crate) const E1000_TCTL_SWXOFF: u32 = 4194304;
pub(crate) const E1000_TCTL_PBE: u32 = 8388608;
pub(crate) const E1000_TCTL_RTLC: u32 = 16777216;
pub(crate) const E1000_TCTL_NRTU: u32 = 33554432;
pub(crate) const E1000_TCTL_MULR: u32 = 268435456;
pub(crate) const E1000_TCTL_EXT_BST_MASK: u32 = 1023;
pub(crate) const E1000_TCTL_EXT_GCEX_MASK: u32 = 1047552;
pub(crate) const E1000_RXCSUM_PCSS_MASK: u32 = 255;
pub(crate) const E1000_RXCSUM_IPOFL: u32 = 256;
pub(crate) const E1000_RXCSUM_TUOFL: u32 = 512;
pub(crate) const E1000_RXCSUM_IPV6OFL: u32 = 1024;
pub(crate) const E1000_RXCSUM_IPPCSE: u32 = 4096;
pub(crate) const E1000_RXCSUM_PCSD: u32 = 8192;
pub(crate) const E1000_MRQC_ENABLE_MASK: u32 = 3;
pub(crate) const E1000_MRQC_ENABLE_RSS_2Q: u32 = 1;
pub(crate) const E1000_MRQC_ENABLE_RSS_INT: u32 = 4;
pub(crate) const E1000_MRQC_RSS_FIELD_MASK: u32 = 4294901760;
pub(crate) const E1000_MRQC_RSS_FIELD_IPV4_TCP: u32 = 65536;
pub(crate) const E1000_MRQC_RSS_FIELD_IPV4: u32 = 131072;
pub(crate) const E1000_MRQC_RSS_FIELD_IPV6_TCP_EX: u32 = 262144;
pub(crate) const E1000_MRQC_RSS_FIELD_IPV6_EX: u32 = 524288;
pub(crate) const E1000_MRQC_RSS_FIELD_IPV6: u32 = 1048576;
pub(crate) const E1000_MRQC_RSS_FIELD_IPV6_TCP: u32 = 2097152;
pub(crate) const E1000_WUC_APME: u32 = 1;
pub(crate) const E1000_WUC_PME_EN: u32 = 2;
pub(crate) const E1000_WUC_PME_STATUS: u32 = 4;
pub(crate) const E1000_WUC_APMPME: u32 = 8;
pub(crate) const E1000_WUC_SPM: u32 = 2147483648;
pub(crate) const E1000_WUFC_LNKC: u32 = 1;
pub(crate) const E1000_WUFC_MAG: u32 = 2;
pub(crate) const E1000_WUFC_EX: u32 = 4;
pub(crate) const E1000_WUFC_MC: u32 = 8;
pub(crate) const E1000_WUFC_BC: u32 = 16;
pub(crate) const E1000_WUFC_ARP: u32 = 32;
pub(crate) const E1000_WUFC_IPV4: u32 = 64;
pub(crate) const E1000_WUFC_IPV6: u32 = 128;
pub(crate) const E1000_WUFC_IGNORE_TCO: u32 = 32768;
pub(crate) const E1000_WUFC_FLX0: u32 = 65536;
pub(crate) const E1000_WUFC_FLX1: u32 = 131072;
pub(crate) const E1000_WUFC_FLX2: u32 = 262144;
pub(crate) const E1000_WUFC_FLX3: u32 = 524288;
pub(crate) const E1000_WUFC_ALL_FILTERS: u32 = 983295;
pub(crate) const E1000_WUFC_FLX_OFFSET: u32 = 16;
pub(crate) const E1000_WUFC_FLX_FILTERS: u32 = 983040;
pub(crate) const E1000_WUS_LNKC: u32 = 1;
pub(crate) const E1000_WUS_MAG: u32 = 2;
pub(crate) const E1000_WUS_EX: u32 = 4;
pub(crate) const E1000_WUS_MC: u32 = 8;
pub(crate) const E1000_WUS_BC: u32 = 16;
pub(crate) const E1000_WUS_ARP: u32 = 32;
pub(crate) const E1000_WUS_IPV4: u32 = 64;
pub(crate) const E1000_WUS_IPV6: u32 = 128;
pub(crate) const E1000_WUS_FLX0: u32 = 65536;
pub(crate) const E1000_WUS_FLX1: u32 = 131072;
pub(crate) const E1000_WUS_FLX2: u32 = 262144;
pub(crate) const E1000_WUS_FLX3: u32 = 524288;
pub(crate) const E1000_WUS_FLX_FILTERS: u32 = 983040;
pub(crate) const E1000_MANC_SMBUS_EN: u32 = 1;
pub(crate) const E1000_MANC_ASF_EN: u32 = 2;
pub(crate) const E1000_MANC_R_ON_FORCE: u32 = 4;
pub(crate) const E1000_MANC_RMCP_EN: u32 = 256;
pub(crate) const E1000_MANC_0298_EN: u32 = 512;
pub(crate) const E1000_MANC_IPV4_EN: u32 = 1024;
pub(crate) const E1000_MANC_IPV6_EN: u32 = 2048;
pub(crate) const E1000_MANC_SNAP_EN: u32 = 4096;
pub(crate) const E1000_MANC_ARP_EN: u32 = 8192;
pub(crate) const E1000_MANC_NEIGHBOR_EN: u32 = 16384;
pub(crate) const E1000_MANC_ARP_RES_EN: u32 = 32768;
pub(crate) const E1000_MANC_TCO_RESET: u32 = 65536;
pub(crate) const E1000_MANC_RCV_TCO_EN: u32 = 131072;
pub(crate) const E1000_MANC_REPORT_STATUS: u32 = 262144;
pub(crate) const E1000_MANC_RCV_ALL: u32 = 524288;
pub(crate) const E1000_MANC_BLK_PHY_RST_ON_IDE: u32 = 262144;
pub(crate) const E1000_MANC_EN_MAC_ADDR_FILTER: u32 = 1048576;
pub(crate) const E1000_MANC_EN_MNG2HOST: u32 = 2097152;
pub(crate) const E1000_MANC_EN_IP_ADDR_FILTER: u32 = 4194304;
pub(crate) const E1000_MANC_EN_XSUM_FILTER: u32 = 8388608;
pub(crate) const E1000_MANC_BR_EN: u32 = 16777216;
pub(crate) const E1000_MANC_SMB_REQ: u32 = 16777216;
pub(crate) const E1000_MANC_SMB_GNT: u32 = 33554432;
pub(crate) const E1000_MANC_SMB_CLK_IN: u32 = 67108864;
pub(crate) const E1000_MANC_SMB_DATA_IN: u32 = 134217728;
pub(crate) const E1000_MANC_SMB_DATA_OUT: u32 = 268435456;
pub(crate) const E1000_MANC_SMB_CLK_OUT: u32 = 536870912;
pub(crate) const E1000_MANC_SMB_DATA_OUT_SHIFT: u32 = 28;
pub(crate) const E1000_MANC_SMB_CLK_OUT_SHIFT: u32 = 29;
pub(crate) const E1000_SWSM_SMBI: u32 = 1;
pub(crate) const E1000_SWSM_SWESMBI: u32 = 2;
pub(crate) const E1000_SWSM_WMNG: u32 = 4;
pub(crate) const E1000_SWSM_DRV_LOAD: u32 = 8;
pub(crate) const E1000_FWSM_MODE_MASK: u32 = 14;
pub(crate) const E1000_FWSM_MODE_SHIFT: u32 = 1;
pub(crate) const E1000_FWSM_FW_VALID: u32 = 32768;
pub(crate) const E1000_FWSM_RSPCIPHY: u32 = 64;
pub(crate) const E1000_FWSM_DISSW: u32 = 268435456;
pub(crate) const E1000_FWSM_SKUSEL_MASK: u32 = 1610612736;
pub(crate) const E1000_FWSM_SKUEL_SHIFT: u32 = 29;
pub(crate) const E1000_FWSM_SKUSEL_EMB: u32 = 0;
pub(crate) const E1000_FWSM_SKUSEL_CONS: u32 = 1;
pub(crate) const E1000_FWSM_SKUSEL_PERF_100: u32 = 2;
pub(crate) const E1000_FWSM_SKUSEL_PERF_GBE: u32 = 3;
pub(crate) const E1000_FFLT_DBG_INVC: u32 = 1048576;
pub(crate) const E1000_HICR_EN: u32 = 1;
pub(crate) const E1000_HICR_C: u32 = 2;
pub(crate) const E1000_HICR_SV: u32 = 4;
pub(crate) const E1000_HICR_FWR: u32 = 128;
pub(crate) const E1000_HI_MAX_DATA_LENGTH: u32 = 252;
pub(crate) const E1000_HI_MAX_BLOCK_BYTE_LENGTH: u32 = 1792;
pub(crate) const E1000_HI_MAX_BLOCK_DWORD_LENGTH: u32 = 448;
pub(crate) const E1000_HI_COMMAND_TIMEOUT: u32 = 500;
pub(crate) const E1000_HSMC0R_CLKIN: u32 = 1;
pub(crate) const E1000_HSMC0R_DATAIN: u32 = 2;
pub(crate) const E1000_HSMC0R_DATAOUT: u32 = 4;
pub(crate) const E1000_HSMC0R_CLKOUT: u32 = 8;
pub(crate) const E1000_HSMC1R_CLKIN: u32 = 1;
pub(crate) const E1000_HSMC1R_DATAIN: u32 = 2;
pub(crate) const E1000_HSMC1R_DATAOUT: u32 = 4;
pub(crate) const E1000_HSMC1R_CLKOUT: u32 = 8;
pub(crate) const E1000_FWSTS_FWS_MASK: u32 = 255;
pub(crate) const E1000_WUPL_LENGTH_MASK: u32 = 4095;
pub(crate) const E1000_MDALIGN: u32 = 4096;
pub(crate) const E1000_GCR_RXD_NO_SNOOP: u32 = 1;
pub(crate) const E1000_GCR_RXDSCW_NO_SNOOP: u32 = 2;
pub(crate) const E1000_GCR_RXDSCR_NO_SNOOP: u32 = 4;
pub(crate) const E1000_GCR_TXD_NO_SNOOP: u32 = 8;
pub(crate) const E1000_GCR_TXDSCW_NO_SNOOP: u32 = 16;
pub(crate) const E1000_GCR_TXDSCR_NO_SNOOP: u32 = 32;
pub(crate) const PCI_EX_NO_SNOOP_ALL: u32 = 63;
pub(crate) const PCI_EX_82566_SNOOP_ALL: u32 = 63;
pub(crate) const E1000_GCR_L1_ACT_WITHOUT_L0S_RX: u32 = 134217728;
pub(crate) const E1000_FACTPS_FUNC0_POWER_STATE_MASK: u32 = 3;
pub(crate) const E1000_FACTPS_LAN0_VALID: u32 = 4;
pub(crate) const E1000_FACTPS_FUNC0_AUX_EN: u32 = 8;
pub(crate) const E1000_FACTPS_FUNC1_POWER_STATE_MASK: u32 = 192;
pub(crate) const E1000_FACTPS_FUNC1_POWER_STATE_SHIFT: u32 = 6;
pub(crate) const E1000_FACTPS_LAN1_VALID: u32 = 256;
pub(crate) const E1000_FACTPS_FUNC1_AUX_EN: u32 = 512;
pub(crate) const E1000_FACTPS_FUNC2_POWER_STATE_MASK: u32 = 12288;
pub(crate) const E1000_FACTPS_FUNC2_POWER_STATE_SHIFT: u32 = 12;
pub(crate) const E1000_FACTPS_IDE_ENABLE: u32 = 16384;
pub(crate) const E1000_FACTPS_FUNC2_AUX_EN: u32 = 32768;
pub(crate) const E1000_FACTPS_FUNC3_POWER_STATE_MASK: u32 = 786432;
pub(crate) const E1000_FACTPS_FUNC3_POWER_STATE_SHIFT: u32 = 18;
pub(crate) const E1000_FACTPS_SP_ENABLE: u32 = 1048576;
pub(crate) const E1000_FACTPS_FUNC3_AUX_EN: u32 = 2097152;
pub(crate) const E1000_FACTPS_FUNC4_POWER_STATE_MASK: u32 = 50331648;
pub(crate) const E1000_FACTPS_FUNC4_POWER_STATE_SHIFT: u32 = 24;
pub(crate) const E1000_FACTPS_IPMI_ENABLE: u32 = 67108864;
pub(crate) const E1000_FACTPS_FUNC4_AUX_EN: u32 = 134217728;
pub(crate) const E1000_FACTPS_MNGCG: u32 = 536870912;
pub(crate) const E1000_FACTPS_LAN_FUNC_SEL: u32 = 1073741824;
pub(crate) const E1000_FACTPS_PM_STATE_CHANGED: u32 = 2147483648;
pub(crate) const PCI_EX_LINK_STATUS: u32 = 18;
pub(crate) const PCI_EX_LINK_WIDTH_MASK: u32 = 1008;
pub(crate) const PCI_EX_LINK_WIDTH_SHIFT: u32 = 4;
pub(crate) const EEPROM_READ_OPCODE_MICROWIRE: u32 = 6;
pub(crate) const EEPROM_WRITE_OPCODE_MICROWIRE: u32 = 5;
pub(crate) const EEPROM_ERASE_OPCODE_MICROWIRE: u32 = 7;
pub(crate) const EEPROM_EWEN_OPCODE_MICROWIRE: u32 = 19;
pub(crate) const EEPROM_EWDS_OPCODE_MICROWIRE: u32 = 16;
pub(crate) const EEPROM_MAX_RETRY_SPI: u32 = 5000;
pub(crate) const EEPROM_READ_OPCODE_SPI: u32 = 3;
pub(crate) const EEPROM_WRITE_OPCODE_SPI: u32 = 2;
pub(crate) const EEPROM_A8_OPCODE_SPI: u32 = 8;
pub(crate) const EEPROM_WREN_OPCODE_SPI: u32 = 6;
pub(crate) const EEPROM_WRDI_OPCODE_SPI: u32 = 4;
pub(crate) const EEPROM_RDSR_OPCODE_SPI: u32 = 5;
pub(crate) const EEPROM_WRSR_OPCODE_SPI: u32 = 1;
pub(crate) const EEPROM_ERASE4K_OPCODE_SPI: u32 = 32;
pub(crate) const EEPROM_ERASE64K_OPCODE_SPI: u32 = 216;
pub(crate) const EEPROM_ERASE256_OPCODE_SPI: u32 = 219;
pub(crate) const EEPROM_WORD_SIZE_SHIFT: u32 = 6;
pub(crate) const EEPROM_SIZE_SHIFT: u32 = 10;
pub(crate) const EEPROM_SIZE_MASK: u32 = 7168;
pub(crate) const EEPROM_COMPAT: u32 = 3;
pub(crate) const EEPROM_ID_LED_SETTINGS: u32 = 4;
pub(crate) const EEPROM_VERSION: u32 = 5;
pub(crate) const EEPROM_SERDES_AMPLITUDE: u32 = 6;
pub(crate) const EEPROM_PHY_CLASS_WORD: u32 = 7;
pub(crate) const EEPROM_INIT_CONTROL1_REG: u32 = 10;
pub(crate) const EEPROM_INIT_CONTROL2_REG: u32 = 15;
pub(crate) const EEPROM_SWDEF_PINS_CTRL_PORT_1: u32 = 16;
pub(crate) const EEPROM_INIT_CONTROL3_PORT_B: u32 = 20;
pub(crate) const EEPROM_INIT_3GIO_3: u32 = 26;
pub(crate) const EEPROM_SWDEF_PINS_CTRL_PORT_0: u32 = 32;
pub(crate) const EEPROM_INIT_CONTROL3_PORT_A: u32 = 36;
pub(crate) const EEPROM_CFG: u32 = 18;
pub(crate) const EEPROM_FLASH_VERSION: u32 = 50;
pub(crate) const EEPROM_CHECKSUM_REG: u32 = 63;
pub(crate) const E1000_EEPROM_CFG_DONE: u32 = 262144;
pub(crate) const E1000_EEPROM_CFG_DONE_PORT_1: u32 = 524288;
pub(crate) const ID_LED_RESERVED_0000: u32 = 0;
pub(crate) const ID_LED_RESERVED_FFFF: u32 = 65535;
pub(crate) const ID_LED_DEF1_DEF2: u32 = 1;
pub(crate) const ID_LED_DEF1_ON2: u32 = 2;
pub(crate) const ID_LED_DEF1_OFF2: u32 = 3;
pub(crate) const ID_LED_ON1_DEF2: u32 = 4;
pub(crate) const ID_LED_ON1_ON2: u32 = 5;
pub(crate) const ID_LED_ON1_OFF2: u32 = 6;
pub(crate) const ID_LED_OFF1_DEF2: u32 = 7;
pub(crate) const ID_LED_OFF1_ON2: u32 = 8;
pub(crate) const ID_LED_OFF1_OFF2: u32 = 9;
pub(crate) const IGP_ACTIVITY_LED_MASK: u32 = 4294963455;
pub(crate) const IGP_ACTIVITY_LED_ENABLE: u32 = 768;
pub(crate) const IGP_LED3_MODE: u32 = 117440512;
pub(crate) const EEPROM_SERDES_AMPLITUDE_MASK: u32 = 15;
pub(crate) const EEPROM_PHY_CLASS_A: u32 = 32768;
pub(crate) const EEPROM_WORD0A_ILOS: u32 = 16;
pub(crate) const EEPROM_WORD0A_SWDPIO: u32 = 480;
pub(crate) const EEPROM_WORD0A_LRST: u32 = 512;
pub(crate) const EEPROM_WORD0A_FD: u32 = 1024;
pub(crate) const EEPROM_WORD0A_66MHZ: u32 = 2048;
pub(crate) const EEPROM_WORD0F_PAUSE_MASK: u32 = 12288;
pub(crate) const EEPROM_WORD0F_PAUSE: u32 = 4096;
pub(crate) const EEPROM_WORD0F_ASM_DIR: u32 = 8192;
pub(crate) const EEPROM_WORD0F_ANE: u32 = 2048;
pub(crate) const EEPROM_WORD0F_SWPDIO_EXT: u32 = 240;
pub(crate) const EEPROM_WORD0F_LPLU: u32 = 1;
pub(crate) const EEPROM_WORD1020_GIGA_DISABLE: u32 = 16;
pub(crate) const EEPROM_WORD1020_GIGA_DISABLE_NON_D0A: u32 = 8;
pub(crate) const EEPROM_WORD1A_ASPM_MASK: u32 = 12;
pub(crate) const EEPROM_SUM: u32 = 47802;
pub(crate) const EEPROM_NODE_ADDRESS_BYTE_0: u32 = 0;
pub(crate) const EEPROM_PBA_BYTE_1: u32 = 8;
pub(crate) const EEPROM_RESERVED_WORD: u32 = 65535;
pub(crate) const PBA_SIZE: u32 = 4;
pub(crate) const E1000_COLLISION_THRESHOLD: u32 = 15;
pub(crate) const E1000_CT_SHIFT: u32 = 4;
pub(crate) const E1000_COLLISION_DISTANCE: u32 = 63;
pub(crate) const E1000_COLLISION_DISTANCE_82542: u32 = 64;
pub(crate) const E1000_FDX_COLLISION_DISTANCE: u32 = 63;
pub(crate) const E1000_HDX_COLLISION_DISTANCE: u32 = 63;
pub(crate) const E1000_COLD_SHIFT: u32 = 12;
pub(crate) const REQ_TX_DESCRIPTOR_MULTIPLE: u32 = 8;
pub(crate) const REQ_RX_DESCRIPTOR_MULTIPLE: u32 = 8;
pub(crate) const DEFAULT_82542_TIPG_IPGT: u32 = 10;
pub(crate) const DEFAULT_82543_TIPG_IPGT_FIBER: u32 = 9;
pub(crate) const DEFAULT_82543_TIPG_IPGT_COPPER: u32 = 8;
pub(crate) const E1000_TIPG_IPGT_MASK: u32 = 1023;
pub(crate) const E1000_TIPG_IPGR1_MASK: u32 = 1047552;
pub(crate) const E1000_TIPG_IPGR2_MASK: u32 = 1072693248;
pub(crate) const DEFAULT_82542_TIPG_IPGR1: u32 = 2;
pub(crate) const DEFAULT_82543_TIPG_IPGR1: u32 = 8;
pub(crate) const E1000_TIPG_IPGR1_SHIFT: u32 = 10;
pub(crate) const DEFAULT_82542_TIPG_IPGR2: u32 = 10;
pub(crate) const DEFAULT_82543_TIPG_IPGR2: u32 = 6;
pub(crate) const E1000_TIPG_IPGR2_SHIFT: u32 = 20;
pub(crate) const E1000_TXDMAC_DPP: u32 = 1;
pub(crate) const TX_THRESHOLD_START: u32 = 8;
pub(crate) const TX_THRESHOLD_INCREMENT: u32 = 10;
pub(crate) const TX_THRESHOLD_DECREMENT: u32 = 1;
pub(crate) const TX_THRESHOLD_STOP: u32 = 190;
pub(crate) const TX_THRESHOLD_DISABLE: u32 = 0;
pub(crate) const TX_THRESHOLD_TIMER_MS: u32 = 10000;
pub(crate) const MIN_NUM_XMITS: u32 = 1000;
pub(crate) const IFS_MAX: u32 = 80;
pub(crate) const IFS_STEP: u32 = 10;
pub(crate) const IFS_MIN: u32 = 40;
pub(crate) const IFS_RATIO: u32 = 4;
pub(crate) const E1000_EXTCNF_CTRL_PCIE_WRITE_ENABLE: u32 = 1;
pub(crate) const E1000_EXTCNF_CTRL_PHY_WRITE_ENABLE: u32 = 2;
pub(crate) const E1000_EXTCNF_CTRL_D_UD_ENABLE: u32 = 4;
pub(crate) const E1000_EXTCNF_CTRL_D_UD_LATENCY: u32 = 8;
pub(crate) const E1000_EXTCNF_CTRL_D_UD_OWNER: u32 = 16;
pub(crate) const E1000_EXTCNF_CTRL_MDIO_SW_OWNERSHIP: u32 = 32;
pub(crate) const E1000_EXTCNF_CTRL_MDIO_HW_OWNERSHIP: u32 = 64;
pub(crate) const E1000_EXTCNF_CTRL_EXT_CNF_POINTER: u32 = 268369920;
pub(crate) const E1000_EXTCNF_SIZE_EXT_PHY_LENGTH: u32 = 255;
pub(crate) const E1000_EXTCNF_SIZE_EXT_DOCK_LENGTH: u32 = 65280;
pub(crate) const E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH: u32 = 16711680;
pub(crate) const E1000_EXTCNF_CTRL_LCD_WRITE_ENABLE: u32 = 1;
pub(crate) const E1000_EXTCNF_CTRL_SWFLAG: u32 = 32;
pub(crate) const E1000_PBA_8K: u32 = 8;
pub(crate) const E1000_PBA_12K: u32 = 12;
pub(crate) const E1000_PBA_16K: u32 = 16;
pub(crate) const E1000_PBA_20K: u32 = 20;
pub(crate) const E1000_PBA_22K: u32 = 22;
pub(crate) const E1000_PBA_24K: u32 = 24;
pub(crate) const E1000_PBA_30K: u32 = 30;
pub(crate) const E1000_PBA_32K: u32 = 32;
pub(crate) const E1000_PBA_34K: u32 = 34;
pub(crate) const E1000_PBA_38K: u32 = 38;
pub(crate) const E1000_PBA_40K: u32 = 40;
pub(crate) const E1000_PBA_48K: u32 = 48;
pub(crate) const E1000_PBS_16K: u32 = 16;
pub(crate) const FLOW_CONTROL_ADDRESS_LOW: u32 = 12746753;
pub(crate) const FLOW_CONTROL_ADDRESS_HIGH: u32 = 256;
pub(crate) const FLOW_CONTROL_TYPE: u32 = 34824;
pub(crate) const FC_DEFAULT_HI_THRESH: u32 = 32768;
pub(crate) const FC_DEFAULT_LO_THRESH: u32 = 16384;
pub(crate) const FC_DEFAULT_TX_TIMER: u32 = 256;
pub(crate) const PCIX_COMMAND_REGISTER: u32 = 230;
pub(crate) const PCIX_STATUS_REGISTER_LO: u32 = 232;
pub(crate) const PCIX_STATUS_REGISTER_HI: u32 = 234;
pub(crate) const PCIX_COMMAND_MMRBC_MASK: u32 = 12;
pub(crate) const PCIX_COMMAND_MMRBC_SHIFT: u32 = 2;
pub(crate) const PCIX_STATUS_HI_MMRBC_MASK: u32 = 96;
pub(crate) const PCIX_STATUS_HI_MMRBC_SHIFT: u32 = 5;
pub(crate) const PCIX_STATUS_HI_MMRBC_4K: u32 = 3;
pub(crate) const PCIX_STATUS_HI_MMRBC_2K: u32 = 2;
pub(crate) const PAUSE_SHIFT: u32 = 5;
pub(crate) const SWDPIO_SHIFT: u32 = 17;
pub(crate) const SWDPIO__EXT_SHIFT: u32 = 4;
pub(crate) const ILOS_SHIFT: u32 = 3;
pub(crate) const RECEIVE_BUFFER_ALIGN_SIZE: u32 = 256;
pub(crate) const LINK_UP_TIMEOUT: u32 = 500;
pub(crate) const AUTO_READ_DONE_TIMEOUT: u32 = 10;
pub(crate) const PHY_CFG_TIMEOUT: u32 = 100;
pub(crate) const CARRIER_EXTENSION: u32 = 15;
pub(crate) const E1000_CTRL_PHY_RESET_DIR: u32 = 4194304;
pub(crate) const E1000_CTRL_PHY_RESET: u32 = 262144;
pub(crate) const E1000_CTRL_MDIO_DIR: u32 = 16777216;
pub(crate) const E1000_CTRL_MDIO: u32 = 1048576;
pub(crate) const E1000_CTRL_MDC_DIR: u32 = 33554432;
pub(crate) const E1000_CTRL_MDC: u32 = 2097152;
pub(crate) const E1000_CTRL_PHY_RESET_DIR4: u32 = 256;
pub(crate) const E1000_CTRL_PHY_RESET4: u32 = 16;
pub(crate) const PHY_CTRL: u32 = 0;
pub(crate) const PHY_STATUS: u32 = 1;
pub(crate) const PHY_ID1: u32 = 2;
pub(crate) const PHY_ID2: u32 = 3;
pub(crate) const PHY_AUTONEG_ADV: u32 = 4;
pub(crate) const PHY_LP_ABILITY: u32 = 5;
pub(crate) const PHY_AUTONEG_EXP: u32 = 6;
pub(crate) const PHY_NEXT_PAGE_TX: u32 = 7;
pub(crate) const PHY_LP_NEXT_PAGE: u32 = 8;
pub(crate) const PHY_1000T_CTRL: u32 = 9;
pub(crate) const PHY_1000T_STATUS: u32 = 10;
pub(crate) const PHY_EXT_STATUS: u32 = 15;
pub(crate) const MAX_PHY_REG_ADDRESS: u32 = 31;
pub(crate) const MAX_PHY_MULTI_PAGE_REG: u32 = 15;
pub(crate) const M88E1000_PHY_SPEC_CTRL: u32 = 16;
pub(crate) const M88E1000_PHY_SPEC_STATUS: u32 = 17;
pub(crate) const M88E1000_INT_ENABLE: u32 = 18;
pub(crate) const M88E1000_INT_STATUS: u32 = 19;
pub(crate) const M88E1000_EXT_PHY_SPEC_CTRL: u32 = 20;
pub(crate) const M88E1000_RX_ERR_CNTR: u32 = 21;
pub(crate) const M88E1000_PHY_EXT_CTRL: u32 = 26;
pub(crate) const M88E1000_PHY_PAGE_SELECT: u32 = 29;
pub(crate) const M88E1000_PHY_GEN_CONTROL: u32 = 30;
pub(crate) const M88E1000_PHY_VCO_REG_BIT8: u32 = 256;
pub(crate) const M88E1000_PHY_VCO_REG_BIT11: u32 = 2048;
pub(crate) const IGP01E1000_IEEE_REGS_PAGE: u32 = 0;
pub(crate) const IGP01E1000_IEEE_RESTART_AUTONEG: u32 = 13056;
pub(crate) const IGP01E1000_IEEE_FORCE_GIGA: u32 = 320;
pub(crate) const IGP01E1000_PHY_PORT_CONFIG: u32 = 16;
pub(crate) const IGP01E1000_PHY_PORT_STATUS: u32 = 17;
pub(crate) const IGP01E1000_PHY_PORT_CTRL: u32 = 18;
pub(crate) const IGP01E1000_PHY_LINK_HEALTH: u32 = 19;
pub(crate) const IGP01E1000_GMII_FIFO: u32 = 20;
pub(crate) const IGP01E1000_PHY_CHANNEL_QUALITY: u32 = 21;
pub(crate) const IGP02E1000_PHY_POWER_MGMT: u32 = 25;
pub(crate) const IGP01E1000_PHY_PAGE_SELECT: u32 = 31;
pub(crate) const IGP01E1000_PHY_AGC_A: u32 = 4466;
pub(crate) const IGP01E1000_PHY_AGC_B: u32 = 4722;
pub(crate) const IGP01E1000_PHY_AGC_C: u32 = 5234;
pub(crate) const IGP01E1000_PHY_AGC_D: u32 = 6258;
pub(crate) const IGP02E1000_PHY_AGC_A: u32 = 4529;
pub(crate) const IGP02E1000_PHY_AGC_B: u32 = 4785;
pub(crate) const IGP02E1000_PHY_AGC_C: u32 = 5297;
pub(crate) const IGP02E1000_PHY_AGC_D: u32 = 6321;
pub(crate) const IGP01E1000_PHY_DSP_RESET: u32 = 7987;
pub(crate) const IGP01E1000_PHY_DSP_SET: u32 = 8049;
pub(crate) const IGP01E1000_PHY_DSP_FFE: u32 = 7989;
pub(crate) const IGP01E1000_PHY_CHANNEL_NUM: u32 = 4;
pub(crate) const IGP02E1000_PHY_CHANNEL_NUM: u32 = 4;
pub(crate) const IGP01E1000_PHY_AGC_PARAM_A: u32 = 4465;
pub(crate) const IGP01E1000_PHY_AGC_PARAM_B: u32 = 4721;
pub(crate) const IGP01E1000_PHY_AGC_PARAM_C: u32 = 5233;
pub(crate) const IGP01E1000_PHY_AGC_PARAM_D: u32 = 6257;
pub(crate) const IGP01E1000_PHY_EDAC_MU_INDEX: u32 = 49152;
pub(crate) const IGP01E1000_PHY_EDAC_SIGN_EXT_9_BITS: u32 = 32768;
pub(crate) const IGP01E1000_PHY_ANALOG_TX_STATE: u32 = 10384;
pub(crate) const IGP01E1000_PHY_ANALOG_CLASS_A: u32 = 8192;
pub(crate) const IGP01E1000_PHY_FORCE_ANALOG_ENABLE: u32 = 4;
pub(crate) const IGP01E1000_PHY_DSP_FFE_CM_CP: u32 = 105;
pub(crate) const IGP01E1000_PHY_DSP_FFE_DEFAULT: u32 = 42;
pub(crate) const IGP01E1000_PHY_PCS_INIT_REG: u32 = 180;
pub(crate) const IGP01E1000_PHY_PCS_CTRL_REG: u32 = 181;
pub(crate) const IGP01E1000_ANALOG_REGS_PAGE: u32 = 8384;
pub(crate) const MII_CR_SPEED_SELECT_MSB: u32 = 64;
pub(crate) const MII_CR_COLL_TEST_ENABLE: u32 = 128;
pub(crate) const MII_CR_FULL_DUPLEX: u32 = 256;
pub(crate) const MII_CR_RESTART_AUTO_NEG: u32 = 512;
pub(crate) const MII_CR_ISOLATE: u32 = 1024;
pub(crate) const MII_CR_POWER_DOWN: u32 = 2048;
pub(crate) const MII_CR_AUTO_NEG_EN: u32 = 4096;
pub(crate) const MII_CR_SPEED_SELECT_LSB: u32 = 8192;
pub(crate) const MII_CR_LOOPBACK: u32 = 16384;
pub(crate) const MII_CR_RESET: u32 = 32768;
pub(crate) const MII_SR_EXTENDED_CAPS: u32 = 1;
pub(crate) const MII_SR_JABBER_DETECT: u32 = 2;
pub(crate) const MII_SR_LINK_STATUS: u32 = 4;
pub(crate) const MII_SR_AUTONEG_CAPS: u32 = 8;
pub(crate) const MII_SR_REMOTE_FAULT: u32 = 16;
pub(crate) const MII_SR_AUTONEG_COMPLETE: u32 = 32;
pub(crate) const MII_SR_PREAMBLE_SUPPRESS: u32 = 64;
pub(crate) const MII_SR_EXTENDED_STATUS: u32 = 256;
pub(crate) const MII_SR_100T2_HD_CAPS: u32 = 512;
pub(crate) const MII_SR_100T2_FD_CAPS: u32 = 1024;
pub(crate) const MII_SR_10T_HD_CAPS: u32 = 2048;
pub(crate) const MII_SR_10T_FD_CAPS: u32 = 4096;
pub(crate) const MII_SR_100X_HD_CAPS: u32 = 8192;
pub(crate) const MII_SR_100X_FD_CAPS: u32 = 16384;
pub(crate) const MII_SR_100T4_CAPS: u32 = 32768;
pub(crate) const NWAY_AR_SELECTOR_FIELD: u32 = 1;
pub(crate) const NWAY_AR_10T_HD_CAPS: u32 = 32;
pub(crate) const NWAY_AR_10T_FD_CAPS: u32 = 64;
pub(crate) const NWAY_AR_100TX_HD_CAPS: u32 = 128;
pub(crate) const NWAY_AR_100TX_FD_CAPS: u32 = 256;
pub(crate) const NWAY_AR_100T4_CAPS: u32 = 512;
pub(crate) const NWAY_AR_PAUSE: u32 = 1024;
pub(crate) const NWAY_AR_ASM_DIR: u32 = 2048;
pub(crate) const NWAY_AR_REMOTE_FAULT: u32 = 8192;
pub(crate) const NWAY_AR_NEXT_PAGE: u32 = 32768;
pub(crate) const NWAY_LPAR_SELECTOR_FIELD: u32 = 0;
pub(crate) const NWAY_LPAR_10T_HD_CAPS: u32 = 32;
pub(crate) const NWAY_LPAR_10T_FD_CAPS: u32 = 64;
pub(crate) const NWAY_LPAR_100TX_HD_CAPS: u32 = 128;
pub(crate) const NWAY_LPAR_100TX_FD_CAPS: u32 = 256;
pub(crate) const NWAY_LPAR_100T4_CAPS: u32 = 512;
pub(crate) const NWAY_LPAR_PAUSE: u32 = 1024;
pub(crate) const NWAY_LPAR_ASM_DIR: u32 = 2048;
pub(crate) const NWAY_LPAR_REMOTE_FAULT: u32 = 8192;
pub(crate) const NWAY_LPAR_ACKNOWLEDGE: u32 = 16384;
pub(crate) const NWAY_LPAR_NEXT_PAGE: u32 = 32768;
pub(crate) const NWAY_ER_LP_NWAY_CAPS: u32 = 1;
pub(crate) const NWAY_ER_PAGE_RXD: u32 = 2;
pub(crate) const NWAY_ER_NEXT_PAGE_CAPS: u32 = 4;
pub(crate) const NWAY_ER_LP_NEXT_PAGE_CAPS: u32 = 8;
pub(crate) const NWAY_ER_PAR_DETECT_FAULT: u32 = 16;
pub(crate) const NPTX_MSG_CODE_FIELD: u32 = 1;
pub(crate) const NPTX_TOGGLE: u32 = 2048;
pub(crate) const NPTX_ACKNOWLDGE2: u32 = 4096;
pub(crate) const NPTX_MSG_PAGE: u32 = 8192;
pub(crate) const NPTX_NEXT_PAGE: u32 = 32768;
pub(crate) const LP_RNPR_MSG_CODE_FIELD: u32 = 1;
pub(crate) const LP_RNPR_TOGGLE: u32 = 2048;
pub(crate) const LP_RNPR_ACKNOWLDGE2: u32 = 4096;
pub(crate) const LP_RNPR_MSG_PAGE: u32 = 8192;
pub(crate) const LP_RNPR_ACKNOWLDGE: u32 = 16384;
pub(crate) const LP_RNPR_NEXT_PAGE: u32 = 32768;
pub(crate) const CR_1000T_ASYM_PAUSE: u32 = 128;
pub(crate) const CR_1000T_HD_CAPS: u32 = 256;
pub(crate) const CR_1000T_FD_CAPS: u32 = 512;
pub(crate) const CR_1000T_REPEATER_DTE: u32 = 1024;
pub(crate) const CR_1000T_MS_VALUE: u32 = 2048;
pub(crate) const CR_1000T_MS_ENABLE: u32 = 4096;
pub(crate) const CR_1000T_TEST_MODE_NORMAL: u32 = 0;
pub(crate) const CR_1000T_TEST_MODE_1: u32 = 8192;
pub(crate) const CR_1000T_TEST_MODE_2: u32 = 16384;
pub(crate) const CR_1000T_TEST_MODE_3: u32 = 24576;
pub(crate) const CR_1000T_TEST_MODE_4: u32 = 32768;
pub(crate) const SR_1000T_IDLE_ERROR_CNT: u32 = 255;
pub(crate) const SR_1000T_ASYM_PAUSE_DIR: u32 = 256;
pub(crate) const SR_1000T_LP_HD_CAPS: u32 = 1024;
pub(crate) const SR_1000T_LP_FD_CAPS: u32 = 2048;
pub(crate) const SR_1000T_REMOTE_RX_STATUS: u32 = 4096;
pub(crate) const SR_1000T_LOCAL_RX_STATUS: u32 = 8192;
pub(crate) const SR_1000T_MS_CONFIG_RES: u32 = 16384;
pub(crate) const SR_1000T_MS_CONFIG_FAULT: u32 = 32768;
pub(crate) const SR_1000T_REMOTE_RX_STATUS_SHIFT: u32 = 12;
pub(crate) const SR_1000T_LOCAL_RX_STATUS_SHIFT: u32 = 13;
pub(crate) const SR_1000T_PHY_EXCESSIVE_IDLE_ERR_COUNT: u32 = 5;
pub(crate) const FFE_IDLE_ERR_COUNT_TIMEOUT_20: u32 = 20;
pub(crate) const FFE_IDLE_ERR_COUNT_TIMEOUT_100: u32 = 100;
pub(crate) const IEEE_ESR_1000T_HD_CAPS: u32 = 4096;
pub(crate) const IEEE_ESR_1000T_FD_CAPS: u32 = 8192;
pub(crate) const IEEE_ESR_1000X_HD_CAPS: u32 = 16384;
pub(crate) const IEEE_ESR_1000X_FD_CAPS: u32 = 32768;
pub(crate) const PHY_TX_POLARITY_MASK: u32 = 256;
pub(crate) const PHY_TX_NORMAL_POLARITY: u32 = 0;
pub(crate) const AUTO_POLARITY_DISABLE: u32 = 16;
pub(crate) const M88E1000_PSCR_JABBER_DISABLE: u32 = 1;
pub(crate) const M88E1000_PSCR_POLARITY_REVERSAL: u32 = 2;
pub(crate) const M88E1000_PSCR_SQE_TEST: u32 = 4;
pub(crate) const M88E1000_PSCR_CLK125_DISABLE: u32 = 16;
pub(crate) const M88E1000_PSCR_MDI_MANUAL_MODE: u32 = 0;
pub(crate) const M88E1000_PSCR_MDIX_MANUAL_MODE: u32 = 32;
pub(crate) const M88E1000_PSCR_AUTO_X_1000T: u32 = 64;
pub(crate) const M88E1000_PSCR_AUTO_X_MODE: u32 = 96;
pub(crate) const M88E1000_PSCR_10BT_EXT_DIST_ENABLE: u32 = 128;
pub(crate) const M88E1000_PSCR_MII_5BIT_ENABLE: u32 = 256;
pub(crate) const M88E1000_PSCR_SCRAMBLER_DISABLE: u32 = 512;
pub(crate) const M88E1000_PSCR_FORCE_LINK_GOOD: u32 = 1024;
pub(crate) const M88E1000_PSCR_ASSERT_CRS_ON_TX: u32 = 2048;
pub(crate) const M88E1000_PSCR_POLARITY_REVERSAL_SHIFT: u32 = 1;
pub(crate) const M88E1000_PSCR_AUTO_X_MODE_SHIFT: u32 = 5;
pub(crate) const M88E1000_PSCR_10BT_EXT_DIST_ENABLE_SHIFT: u32 = 7;
pub(crate) const M88E1000_PSSR_JABBER: u32 = 1;
pub(crate) const M88E1000_PSSR_REV_POLARITY: u32 = 2;
pub(crate) const M88E1000_PSSR_DOWNSHIFT: u32 = 32;
pub(crate) const M88E1000_PSSR_MDIX: u32 = 64;
pub(crate) const M88E1000_PSSR_CABLE_LENGTH: u32 = 896;
pub(crate) const M88E1000_PSSR_LINK: u32 = 1024;
pub(crate) const M88E1000_PSSR_SPD_DPLX_RESOLVED: u32 = 2048;
pub(crate) const M88E1000_PSSR_PAGE_RCVD: u32 = 4096;
pub(crate) const M88E1000_PSSR_DPLX: u32 = 8192;
pub(crate) const M88E1000_PSSR_SPEED: u32 = 49152;
pub(crate) const M88E1000_PSSR_10MBS: u32 = 0;
pub(crate) const M88E1000_PSSR_100MBS: u32 = 16384;
pub(crate) const M88E1000_PSSR_1000MBS: u32 = 32768;
pub(crate) const M88E1000_PSSR_REV_POLARITY_SHIFT: u32 = 1;
pub(crate) const M88E1000_PSSR_DOWNSHIFT_SHIFT: u32 = 5;
pub(crate) const M88E1000_PSSR_MDIX_SHIFT: u32 = 6;
pub(crate) const M88E1000_PSSR_CABLE_LENGTH_SHIFT: u32 = 7;
pub(crate) const M88E1000_EPSCR_FIBER_LOOPBACK: u32 = 16384;
pub(crate) const M88E1000_EPSCR_DOWN_NO_IDLE: u32 = 32768;
pub(crate) const M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK: u32 = 3072;
pub(crate) const M88E1000_EPSCR_MASTER_DOWNSHIFT_1X: u32 = 0;
pub(crate) const M88E1000_EPSCR_MASTER_DOWNSHIFT_2X: u32 = 1024;
pub(crate) const M88E1000_EPSCR_MASTER_DOWNSHIFT_3X: u32 = 2048;
pub(crate) const M88E1000_EPSCR_MASTER_DOWNSHIFT_4X: u32 = 3072;
pub(crate) const M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK: u32 = 768;
pub(crate) const M88E1000_EPSCR_SLAVE_DOWNSHIFT_DIS: u32 = 0;
pub(crate) const M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X: u32 = 256;
pub(crate) const M88E1000_EPSCR_SLAVE_DOWNSHIFT_2X: u32 = 512;
pub(crate) const M88E1000_EPSCR_SLAVE_DOWNSHIFT_3X: u32 = 768;
pub(crate) const M88E1000_EPSCR_TX_CLK_2_5: u32 = 96;
pub(crate) const M88E1000_EPSCR_TX_CLK_25: u32 = 112;
pub(crate) const M88E1000_EPSCR_TX_CLK_0: u32 = 0;
pub(crate) const M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK: u32 = 3584;
pub(crate) const M88EC018_EPSCR_DOWNSHIFT_COUNTER_1X: u32 = 0;
pub(crate) const M88EC018_EPSCR_DOWNSHIFT_COUNTER_2X: u32 = 512;
pub(crate) const M88EC018_EPSCR_DOWNSHIFT_COUNTER_3X: u32 = 1024;
pub(crate) const M88EC018_EPSCR_DOWNSHIFT_COUNTER_4X: u32 = 1536;
pub(crate) const M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X: u32 = 2048;
pub(crate) const M88EC018_EPSCR_DOWNSHIFT_COUNTER_6X: u32 = 2560;
pub(crate) const M88EC018_EPSCR_DOWNSHIFT_COUNTER_7X: u32 = 3072;
pub(crate) const M88EC018_EPSCR_DOWNSHIFT_COUNTER_8X: u32 = 3584;
pub(crate) const IGP01E1000_PSCFR_AUTO_MDIX_PAR_DETECT: u32 = 16;
pub(crate) const IGP01E1000_PSCFR_PRE_EN: u32 = 32;
pub(crate) const IGP01E1000_PSCFR_SMART_SPEED: u32 = 128;
pub(crate) const IGP01E1000_PSCFR_DISABLE_TPLOOPBACK: u32 = 256;
pub(crate) const IGP01E1000_PSCFR_DISABLE_JABBER: u32 = 1024;
pub(crate) const IGP01E1000_PSCFR_DISABLE_TRANSMIT: u32 = 8192;
pub(crate) const IGP01E1000_PSSR_AUTONEG_FAILED: u32 = 1;
pub(crate) const IGP01E1000_PSSR_POLARITY_REVERSED: u32 = 2;
pub(crate) const IGP01E1000_PSSR_CABLE_LENGTH: u32 = 124;
pub(crate) const IGP01E1000_PSSR_FULL_DUPLEX: u32 = 512;
pub(crate) const IGP01E1000_PSSR_LINK_UP: u32 = 1024;
pub(crate) const IGP01E1000_PSSR_MDIX: u32 = 2048;
pub(crate) const IGP01E1000_PSSR_SPEED_MASK: u32 = 49152;
pub(crate) const IGP01E1000_PSSR_SPEED_10MBPS: u32 = 16384;
pub(crate) const IGP01E1000_PSSR_SPEED_100MBPS: u32 = 32768;
pub(crate) const IGP01E1000_PSSR_SPEED_1000MBPS: u32 = 49152;
pub(crate) const IGP01E1000_PSSR_CABLE_LENGTH_SHIFT: u32 = 2;
pub(crate) const IGP01E1000_PSSR_MDIX_SHIFT: u32 = 11;
pub(crate) const IGP01E1000_PSCR_TP_LOOPBACK: u32 = 16;
pub(crate) const IGP01E1000_PSCR_CORRECT_NC_SCMBLR: u32 = 512;
pub(crate) const IGP01E1000_PSCR_TEN_CRS_SELECT: u32 = 1024;
pub(crate) const IGP01E1000_PSCR_FLIP_CHIP: u32 = 2048;
pub(crate) const IGP01E1000_PSCR_AUTO_MDIX: u32 = 4096;
pub(crate) const IGP01E1000_PSCR_FORCE_MDI_MDIX: u32 = 8192;
pub(crate) const IGP01E1000_PLHR_SS_DOWNGRADE: u32 = 32768;
pub(crate) const IGP01E1000_PLHR_GIG_SCRAMBLER_ERROR: u32 = 16384;
pub(crate) const IGP01E1000_PLHR_MASTER_FAULT: u32 = 8192;
pub(crate) const IGP01E1000_PLHR_MASTER_RESOLUTION: u32 = 4096;
pub(crate) const IGP01E1000_PLHR_GIG_REM_RCVR_NOK: u32 = 2048;
pub(crate) const IGP01E1000_PLHR_IDLE_ERROR_CNT_OFLOW: u32 = 1024;
pub(crate) const IGP01E1000_PLHR_DATA_ERR_1: u32 = 512;
pub(crate) const IGP01E1000_PLHR_DATA_ERR_0: u32 = 256;
pub(crate) const IGP01E1000_PLHR_AUTONEG_FAULT: u32 = 64;
pub(crate) const IGP01E1000_PLHR_AUTONEG_ACTIVE: u32 = 16;
pub(crate) const IGP01E1000_PLHR_VALID_CHANNEL_D: u32 = 8;
pub(crate) const IGP01E1000_PLHR_VALID_CHANNEL_C: u32 = 4;
pub(crate) const IGP01E1000_PLHR_VALID_CHANNEL_B: u32 = 2;
pub(crate) const IGP01E1000_PLHR_VALID_CHANNEL_A: u32 = 1;
pub(crate) const IGP01E1000_MSE_CHANNEL_D: u32 = 15;
pub(crate) const IGP01E1000_MSE_CHANNEL_C: u32 = 240;
pub(crate) const IGP01E1000_MSE_CHANNEL_B: u32 = 3840;
pub(crate) const IGP01E1000_MSE_CHANNEL_A: u32 = 61440;
pub(crate) const IGP02E1000_PM_SPD: u32 = 1;
pub(crate) const IGP02E1000_PM_D3_LPLU: u32 = 4;
pub(crate) const IGP02E1000_PM_D0_LPLU: u32 = 2;
pub(crate) const DSP_RESET_ENABLE: u32 = 0;
pub(crate) const DSP_RESET_DISABLE: u32 = 2;
pub(crate) const E1000_MAX_DSP_RESETS: u32 = 10;
pub(crate) const IGP01E1000_AGC_LENGTH_SHIFT: u32 = 7;
pub(crate) const IGP02E1000_AGC_LENGTH_SHIFT: u32 = 9;
pub(crate) const IGP02E1000_AGC_LENGTH_MASK: u32 = 127;
pub(crate) const IGP01E1000_AGC_LENGTH_TABLE_SIZE: u32 = 128;
pub(crate) const IGP02E1000_AGC_LENGTH_TABLE_SIZE: u32 = 113;
pub(crate) const IGP01E1000_AGC_RANGE: u32 = 10;
pub(crate) const IGP02E1000_AGC_RANGE: u32 = 15;
pub(crate) const IGP01E1000_PHY_POLARITY_MASK: u32 = 120;
pub(crate) const IGP01E1000_GMII_FLEX_SPD: u32 = 16;
pub(crate) const IGP01E1000_GMII_SPD: u32 = 32;
pub(crate) const IGP01E1000_ANALOG_SPARE_FUSE_STATUS: u32 = 8401;
pub(crate) const IGP01E1000_ANALOG_FUSE_STATUS: u32 = 8400;
pub(crate) const IGP01E1000_ANALOG_FUSE_CONTROL: u32 = 8412;
pub(crate) const IGP01E1000_ANALOG_FUSE_BYPASS: u32 = 8414;
pub(crate) const IGP01E1000_ANALOG_FUSE_POLY_MASK: u32 = 61440;
pub(crate) const IGP01E1000_ANALOG_FUSE_FINE_MASK: u32 = 3968;
pub(crate) const IGP01E1000_ANALOG_FUSE_COARSE_MASK: u32 = 112;
pub(crate) const IGP01E1000_ANALOG_SPARE_FUSE_ENABLED: u32 = 256;
pub(crate) const IGP01E1000_ANALOG_FUSE_ENABLE_SW_CONTROL: u32 = 2;
pub(crate) const IGP01E1000_ANALOG_FUSE_COARSE_THRESH: u32 = 64;
pub(crate) const IGP01E1000_ANALOG_FUSE_COARSE_10: u32 = 16;
pub(crate) const IGP01E1000_ANALOG_FUSE_FINE_1: u32 = 128;
pub(crate) const IGP01E1000_ANALOG_FUSE_FINE_10: u32 = 1280;
pub(crate) const M88_VENDOR: u32 = 321;
pub(crate) const M88E1000_E_PHY_ID: u32 = 21040208;
pub(crate) const M88E1000_I_PHY_ID: u32 = 21040176;
pub(crate) const M88E1011_I_PHY_ID: u32 = 21040160;
pub(crate) const IGP01E1000_I_PHY_ID: u32 = 44565376;
pub(crate) const M88E1000_12_PHY_ID: u32 = 21040208;
pub(crate) const M88E1000_14_PHY_ID: u32 = 21040208;
pub(crate) const M88E1011_I_REV_4: u32 = 4;
pub(crate) const M88E1111_I_PHY_ID: u32 = 21040320;
pub(crate) const M88E1118_E_PHY_ID: u32 = 21040704;
pub(crate) const L1LXT971A_PHY_ID: u32 = 1276128;
pub(crate) const RTL8211B_PHY_ID: u32 = 1886480;
pub(crate) const RTL8201N_PHY_ID: u32 = 33280;
pub(crate) const RTL_PHY_CTRL_FD: u32 = 256;
pub(crate) const RTL_PHY_CTRL_SPD_100: u32 = 2097152;
pub(crate) const PHY_PAGE_SHIFT: u32 = 5;
pub(crate) const IGP3_KMRN_DIAG_PCS_LOCK_LOSS: u32 = 2;
pub(crate) const IGP3_VR_CTRL_MODE_SHUT: u32 = 512;
pub(crate) const IGP3_VR_CTRL_MODE_MASK: u32 = 768;
pub(crate) const IGP3_CAP_INITIATE_TEAM: u32 = 1;
pub(crate) const IGP3_CAP_WFM: u32 = 2;
pub(crate) const IGP3_CAP_ASF: u32 = 4;
pub(crate) const IGP3_CAP_LPLU: u32 = 8;
pub(crate) const IGP3_CAP_DC_AUTO_SPEED: u32 = 16;
pub(crate) const IGP3_CAP_SPD: u32 = 32;
pub(crate) const IGP3_CAP_MULT_QUEUE: u32 = 64;
pub(crate) const IGP3_CAP_RSS: u32 = 128;
pub(crate) const IGP3_CAP_8021PQ: u32 = 256;
pub(crate) const IGP3_CAP_AMT_CB: u32 = 512;
pub(crate) const IGP3_PPC_JORDAN_EN: u32 = 1;
pub(crate) const IGP3_PPC_JORDAN_GIGA_SPEED: u32 = 2;
pub(crate) const IGP3_KMRN_PMC_EE_IDLE_LINK_DIS: u32 = 1;
pub(crate) const IGP3_KMRN_PMC_K0S_ENTRY_LATENCY_MASK: u32 = 30;
pub(crate) const IGP3_KMRN_PMC_K0S_MODE1_EN_GIGA: u32 = 32;
pub(crate) const IGP3_KMRN_PMC_K0S_MODE1_EN_100: u32 = 64;
pub(crate) const IGP3E1000_PHY_MISC_CTRL: u32 = 27;
pub(crate) const IGP3_PHY_MISC_DUPLEX_MANUAL_SET: u32 = 4096;
pub(crate) const IGP3_KMRN_EC_DIS_INBAND: u32 = 128;
pub(crate) const IGP03E1000_E_PHY_ID: u32 = 44565392;
pub(crate) const IFE_E_PHY_ID: u32 = 44565296;
pub(crate) const IFE_PLUS_E_PHY_ID: u32 = 44565280;
pub(crate) const IFE_C_E_PHY_ID: u32 = 44565264;
pub(crate) const IFE_PHY_EXTENDED_STATUS_CONTROL: u32 = 16;
pub(crate) const IFE_PHY_SPECIAL_CONTROL: u32 = 17;
pub(crate) const IFE_PHY_RCV_FALSE_CARRIER: u32 = 19;
pub(crate) const IFE_PHY_RCV_DISCONNECT: u32 = 20;
pub(crate) const IFE_PHY_RCV_ERROT_FRAME: u32 = 21;
pub(crate) const IFE_PHY_RCV_SYMBOL_ERR: u32 = 22;
pub(crate) const IFE_PHY_PREM_EOF_ERR: u32 = 23;
pub(crate) const IFE_PHY_RCV_EOF_ERR: u32 = 24;
pub(crate) const IFE_PHY_TX_JABBER_DETECT: u32 = 25;
pub(crate) const IFE_PHY_EQUALIZER: u32 = 26;
pub(crate) const IFE_PHY_SPECIAL_CONTROL_LED: u32 = 27;
pub(crate) const IFE_PHY_MDIX_CONTROL: u32 = 28;
pub(crate) const IFE_PHY_HWI_CONTROL: u32 = 29;
pub(crate) const IFE_PESC_REDUCED_POWER_DOWN_DISABLE: u32 = 8192;
pub(crate) const IFE_PESC_100BTX_POWER_DOWN: u32 = 1024;
pub(crate) const IFE_PESC_10BTX_POWER_DOWN: u32 = 512;
pub(crate) const IFE_PESC_POLARITY_REVERSED: u32 = 256;
pub(crate) const IFE_PESC_PHY_ADDR_MASK: u32 = 124;
pub(crate) const IFE_PESC_SPEED: u32 = 2;
pub(crate) const IFE_PESC_DUPLEX: u32 = 1;
pub(crate) const IFE_PESC_POLARITY_REVERSED_SHIFT: u32 = 8;
pub(crate) const IFE_PSC_DISABLE_DYNAMIC_POWER_DOWN: u32 = 256;
pub(crate) const IFE_PSC_FORCE_POLARITY: u32 = 32;
pub(crate) const IFE_PSC_AUTO_POLARITY_DISABLE: u32 = 16;
pub(crate) const IFE_PSC_JABBER_FUNC_DISABLE: u32 = 1;
pub(crate) const IFE_PSC_FORCE_POLARITY_SHIFT: u32 = 5;
pub(crate) const IFE_PSC_AUTO_POLARITY_DISABLE_SHIFT: u32 = 4;
pub(crate) const IFE_PMC_AUTO_MDIX: u32 = 128;
pub(crate) const IFE_PMC_FORCE_MDIX: u32 = 64;
pub(crate) const IFE_PMC_MDIX_STATUS: u32 = 32;
pub(crate) const IFE_PMC_AUTO_MDIX_COMPLETE: u32 = 16;
pub(crate) const IFE_PMC_MDIX_MODE_SHIFT: u32 = 6;
pub(crate) const IFE_PHC_MDIX_RESET_ALL_MASK: u32 = 0;
pub(crate) const IFE_PHC_HWI_ENABLE: u32 = 32768;
pub(crate) const IFE_PHC_ABILITY_CHECK: u32 = 16384;
pub(crate) const IFE_PHC_TEST_EXEC: u32 = 8192;
pub(crate) const IFE_PHC_HIGHZ: u32 = 512;
pub(crate) const IFE_PHC_LOWZ: u32 = 1024;
pub(crate) const IFE_PHC_LOW_HIGH_Z_MASK: u32 = 1536;
pub(crate) const IFE_PHC_DISTANCE_MASK: u32 = 511;
pub(crate) const IFE_PHC_RESET_ALL_MASK: u32 = 0;
pub(crate) const IFE_PSCL_PROBE_MODE: u32 = 32;
pub(crate) const IFE_PSCL_PROBE_LEDS_OFF: u32 = 6;
pub(crate) const IFE_PSCL_PROBE_LEDS_ON: u32 = 7;
pub(crate) const ICH_FLASH_COMMAND_TIMEOUT: u32 = 5000;
pub(crate) const ICH_FLASH_ERASE_TIMEOUT: u32 = 3000000;
pub(crate) const ICH_FLASH_CYCLE_REPEAT_COUNT: u32 = 10;
pub(crate) const ICH_FLASH_SEG_SIZE_256: u32 = 256;
pub(crate) const ICH_FLASH_SEG_SIZE_4K: u32 = 4096;
pub(crate) const ICH_FLASH_SEG_SIZE_64K: u32 = 65536;
pub(crate) const ICH_CYCLE_READ: u32 = 0;
pub(crate) const ICH_CYCLE_RESERVED: u32 = 1;
pub(crate) const ICH_CYCLE_WRITE: u32 = 2;
pub(crate) const ICH_CYCLE_ERASE: u32 = 3;
pub(crate) const ICH_FLASH_GFPREG: u32 = 0;
pub(crate) const ICH_FLASH_HSFSTS: u32 = 4;
pub(crate) const ICH_FLASH_HSFCTL: u32 = 6;
pub(crate) const ICH_FLASH_FADDR: u32 = 8;
pub(crate) const ICH_FLASH_FDATA0: u32 = 16;
pub(crate) const ICH_FLASH_FRACC: u32 = 80;
pub(crate) const ICH_FLASH_FREG0: u32 = 84;
pub(crate) const ICH_FLASH_FREG1: u32 = 88;
pub(crate) const ICH_FLASH_FREG2: u32 = 92;
pub(crate) const ICH_FLASH_FREG3: u32 = 96;
pub(crate) const ICH_FLASH_FPR0: u32 = 116;
pub(crate) const ICH_FLASH_FPR1: u32 = 120;
pub(crate) const ICH_FLASH_SSFSTS: u32 = 144;
pub(crate) const ICH_FLASH_SSFCTL: u32 = 146;
pub(crate) const ICH_FLASH_PREOP: u32 = 148;
pub(crate) const ICH_FLASH_OPTYPE: u32 = 150;
pub(crate) const ICH_FLASH_OPMENU: u32 = 152;
pub(crate) const ICH_FLASH_REG_MAPSIZE: u32 = 160;
pub(crate) const ICH_FLASH_SECTOR_SIZE: u32 = 4096;
pub(crate) const ICH_GFPREG_BASE_MASK: u32 = 8191;
pub(crate) const ICH_FLASH_LINEAR_ADDR_MASK: u32 = 16777215;
pub(crate) const PHY_PREAMBLE: u32 = 4294967295;
pub(crate) const PHY_SOF: u32 = 1;
pub(crate) const PHY_OP_READ: u32 = 2;
pub(crate) const PHY_OP_WRITE: u32 = 1;
pub(crate) const PHY_TURNAROUND: u32 = 2;
pub(crate) const PHY_PREAMBLE_SIZE: u32 = 32;
pub(crate) const MII_CR_SPEED_1000: u32 = 64;
pub(crate) const MII_CR_SPEED_100: u32 = 8192;
pub(crate) const MII_CR_SPEED_10: u32 = 0;
pub(crate) const E1000_PHY_ADDRESS: u32 = 1;
pub(crate) const PHY_AUTO_NEG_TIME: u32 = 45;
pub(crate) const PHY_FORCE_TIME: u32 = 20;
pub(crate) const PHY_REVISION_MASK: u32 = 4294967280;
pub(crate) const DEVICE_SPEED_MASK: u32 = 768;
pub(crate) const REG4_SPEED_MASK: u32 = 480;
pub(crate) const REG9_SPEED_MASK: u32 = 768;
pub(crate) const ADVERTISE_10_HALF: u32 = 1;
pub(crate) const ADVERTISE_10_FULL: u32 = 2;
pub(crate) const ADVERTISE_100_HALF: u32 = 4;
pub(crate) const ADVERTISE_100_FULL: u32 = 8;
pub(crate) const ADVERTISE_1000_HALF: u32 = 16;
pub(crate) const ADVERTISE_1000_FULL: u32 = 32;
pub(crate) const AUTONEG_ADVERTISE_SPEED_DEFAULT: u32 = 47;
pub(crate) const AUTONEG_ADVERTISE_10_100_ALL: u32 = 15;
pub(crate) const AUTONEG_ADVERTISE_10_ALL: u32 = 3;
