// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config19_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_V_dout,
        data_V_V_empty_n,
        data_V_V_read,
        res_V_V_din,
        res_V_V_full_n,
        res_V_V_write
);

parameter    ap_ST_fsm_state1 = 40'd1;
parameter    ap_ST_fsm_state2 = 40'd2;
parameter    ap_ST_fsm_state3 = 40'd4;
parameter    ap_ST_fsm_state4 = 40'd8;
parameter    ap_ST_fsm_pp0_stage0 = 40'd16;
parameter    ap_ST_fsm_state7 = 40'd32;
parameter    ap_ST_fsm_state8 = 40'd64;
parameter    ap_ST_fsm_state9 = 40'd128;
parameter    ap_ST_fsm_state10 = 40'd256;
parameter    ap_ST_fsm_state11 = 40'd512;
parameter    ap_ST_fsm_state12 = 40'd1024;
parameter    ap_ST_fsm_state13 = 40'd2048;
parameter    ap_ST_fsm_state14 = 40'd4096;
parameter    ap_ST_fsm_state15 = 40'd8192;
parameter    ap_ST_fsm_state16 = 40'd16384;
parameter    ap_ST_fsm_state17 = 40'd32768;
parameter    ap_ST_fsm_state18 = 40'd65536;
parameter    ap_ST_fsm_state19 = 40'd131072;
parameter    ap_ST_fsm_state20 = 40'd262144;
parameter    ap_ST_fsm_state21 = 40'd524288;
parameter    ap_ST_fsm_state22 = 40'd1048576;
parameter    ap_ST_fsm_state23 = 40'd2097152;
parameter    ap_ST_fsm_state24 = 40'd4194304;
parameter    ap_ST_fsm_state25 = 40'd8388608;
parameter    ap_ST_fsm_state26 = 40'd16777216;
parameter    ap_ST_fsm_state27 = 40'd33554432;
parameter    ap_ST_fsm_state28 = 40'd67108864;
parameter    ap_ST_fsm_state29 = 40'd134217728;
parameter    ap_ST_fsm_state30 = 40'd268435456;
parameter    ap_ST_fsm_state31 = 40'd536870912;
parameter    ap_ST_fsm_state32 = 40'd1073741824;
parameter    ap_ST_fsm_state33 = 40'd2147483648;
parameter    ap_ST_fsm_state34 = 40'd4294967296;
parameter    ap_ST_fsm_state35 = 40'd8589934592;
parameter    ap_ST_fsm_state36 = 40'd17179869184;
parameter    ap_ST_fsm_state37 = 40'd34359738368;
parameter    ap_ST_fsm_state38 = 40'd68719476736;
parameter    ap_ST_fsm_state39 = 40'd137438953472;
parameter    ap_ST_fsm_state40 = 40'd274877906944;
parameter    ap_ST_fsm_state41 = 40'd549755813888;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_V_dout;
input   data_V_V_empty_n;
output   data_V_V_read;
output  [15:0] res_V_V_din;
input   res_V_V_full_n;
output   res_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_V_read;
reg res_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [39:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [9:0] layer_in_V_8_address0;
reg    layer_in_V_8_ce0;
reg    layer_in_V_8_we0;
wire  signed [15:0] layer_in_V_8_q0;
reg   [31:0] sX_3;
reg   [31:0] sY_3;
reg   [31:0] pY_3;
reg   [31:0] pX_3;
wire   [9:0] w19_V_address0;
reg    w19_V_ce0;
wire   [508:0] w19_V_q0;
reg    data_V_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln315_fu_1937_p2;
reg    res_V_V_blk_n;
wire    ap_CS_fsm_state40;
reg   [23:0] acc_V_63_0_reg_1115;
reg   [23:0] acc_V_62_0_reg_1127;
reg   [23:0] acc_V_61_0_reg_1139;
reg   [23:0] acc_V_60_0_reg_1151;
reg   [23:0] acc_V_59_0_reg_1163;
reg   [23:0] acc_V_58_0_reg_1175;
reg   [23:0] acc_V_57_0_reg_1187;
reg   [23:0] acc_V_56_0_reg_1199;
reg   [23:0] acc_V_55_0_reg_1211;
reg   [23:0] acc_V_54_0_reg_1223;
reg   [23:0] acc_V_53_0_reg_1235;
reg   [23:0] acc_V_52_0_reg_1247;
reg   [23:0] acc_V_51_0_reg_1259;
reg   [23:0] acc_V_50_0_reg_1271;
reg   [23:0] acc_V_49_0_reg_1283;
reg   [23:0] acc_V_48_0_reg_1295;
reg   [23:0] acc_V_47_0_reg_1307;
reg   [23:0] acc_V_46_0_reg_1319;
reg   [23:0] acc_V_45_0_reg_1331;
reg   [23:0] acc_V_44_0_reg_1343;
reg   [23:0] acc_V_43_0_reg_1355;
reg   [23:0] acc_V_42_0_reg_1367;
reg   [23:0] acc_V_41_0_reg_1379;
reg   [23:0] acc_V_40_0_reg_1391;
reg   [23:0] acc_V_39_0_reg_1403;
reg   [23:0] acc_V_38_0_reg_1415;
reg   [23:0] acc_V_37_0_reg_1427;
reg   [23:0] acc_V_36_0_reg_1439;
reg   [23:0] acc_V_35_0_reg_1451;
reg   [23:0] acc_V_34_0_reg_1463;
reg   [23:0] acc_V_33_0_reg_1475;
reg   [23:0] acc_V_32_0_reg_1487;
reg   [23:0] acc_V_31_0_reg_1499;
reg   [23:0] acc_V_30_0_reg_1511;
reg   [23:0] acc_V_29_0_reg_1523;
reg   [23:0] acc_V_28_0_reg_1535;
reg   [23:0] acc_V_27_0_reg_1547;
reg   [23:0] acc_V_26_0_reg_1559;
reg   [23:0] acc_V_25_0_reg_1571;
reg   [23:0] acc_V_24_0_reg_1583;
reg   [23:0] acc_V_23_0_reg_1595;
reg   [23:0] acc_V_22_0_reg_1607;
reg   [23:0] acc_V_21_0_reg_1619;
reg   [23:0] acc_V_20_0_reg_1631;
reg   [23:0] acc_V_19_0_reg_1643;
reg   [23:0] acc_V_18_0_reg_1655;
reg   [23:0] acc_V_17_0_reg_1667;
reg   [23:0] acc_V_16_0_reg_1679;
reg   [23:0] acc_V_15_0_reg_1691;
reg   [23:0] acc_V_14_0_reg_1703;
reg   [23:0] acc_V_13_0_reg_1715;
reg   [23:0] acc_V_12_0_reg_1727;
reg   [23:0] acc_V_11_0_reg_1739;
reg   [23:0] acc_V_10_0_reg_1751;
reg   [23:0] acc_V_9_0_reg_1763;
reg   [23:0] acc_V_8_0_reg_1775;
reg   [23:0] acc_V_7_0_reg_1787;
reg   [23:0] acc_V_6_0_reg_1799;
reg   [23:0] acc_V_5_0_reg_1811;
reg   [23:0] acc_V_4_0_reg_1823;
reg   [23:0] acc_V_3_0_reg_1835;
reg   [23:0] acc_V_2_0_reg_1847;
reg   [23:0] acc_V_1_0_reg_1859;
reg   [23:0] acc_V_0_0_reg_1871;
reg   [9:0] in_index_reg_1883;
reg    ap_block_state1;
wire   [8:0] i_fu_1931_p2;
reg   [8:0] i_reg_4528;
wire    ap_CS_fsm_state2;
wire   [6:0] i1_fu_1943_p2;
reg    ap_block_state3;
reg   [31:0] sX_3_load_reg_4541;
wire    ap_CS_fsm_state4;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_ready;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done;
wire   [0:0] icmp_ln326_fu_1958_p2;
reg   [0:0] icmp_ln326_reg_4546;
reg   [31:0] sY_3_load_reg_4551;
wire   [0:0] icmp_ln326_10_fu_1968_p2;
reg   [0:0] icmp_ln326_10_reg_4556;
reg   [31:0] pY_3_load_reg_4561;
reg   [31:0] pX_3_load_reg_4567;
wire   [0:0] and_ln326_8_fu_2026_p2;
reg   [0:0] and_ln326_8_reg_4573;
wire   [0:0] icmp_ln324_fu_2032_p2;
reg   [0:0] icmp_ln324_reg_4577;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [9:0] ir_fu_2038_p2;
reg    ap_enable_reg_pp0_iter0;
wire  signed [23:0] grp_fu_3693_p3;
reg    ap_enable_reg_pp0_iter1;
wire  signed [23:0] grp_fu_3701_p3;
wire  signed [23:0] grp_fu_3709_p3;
wire  signed [23:0] grp_fu_3717_p3;
wire  signed [23:0] grp_fu_3725_p3;
wire  signed [23:0] grp_fu_3733_p3;
wire  signed [23:0] grp_fu_3741_p3;
wire  signed [23:0] grp_fu_3749_p3;
wire  signed [23:0] grp_fu_3757_p3;
wire  signed [23:0] grp_fu_3765_p3;
wire  signed [23:0] grp_fu_3773_p3;
wire  signed [23:0] grp_fu_3781_p3;
wire  signed [23:0] grp_fu_3789_p3;
wire  signed [23:0] grp_fu_3797_p3;
wire  signed [23:0] grp_fu_3805_p3;
wire  signed [23:0] grp_fu_3813_p3;
wire  signed [23:0] grp_fu_3821_p3;
wire  signed [23:0] grp_fu_3829_p3;
wire  signed [23:0] grp_fu_3837_p3;
wire  signed [23:0] grp_fu_3845_p3;
wire  signed [23:0] grp_fu_3853_p3;
wire  signed [23:0] grp_fu_3861_p3;
wire  signed [23:0] grp_fu_3869_p3;
wire  signed [23:0] grp_fu_3877_p3;
wire  signed [23:0] grp_fu_3885_p3;
wire  signed [23:0] grp_fu_3893_p3;
wire  signed [23:0] grp_fu_3901_p3;
wire  signed [23:0] grp_fu_3909_p3;
wire  signed [23:0] grp_fu_3917_p3;
wire  signed [23:0] grp_fu_3925_p3;
wire  signed [23:0] grp_fu_3933_p3;
wire  signed [23:0] grp_fu_3941_p3;
wire  signed [23:0] grp_fu_3949_p3;
wire  signed [23:0] grp_fu_3957_p3;
wire  signed [23:0] grp_fu_3965_p3;
wire  signed [23:0] grp_fu_3973_p3;
wire  signed [23:0] grp_fu_3981_p3;
wire  signed [23:0] grp_fu_3989_p3;
wire  signed [23:0] grp_fu_3997_p3;
wire  signed [23:0] grp_fu_4005_p3;
wire  signed [23:0] grp_fu_4013_p3;
wire  signed [23:0] grp_fu_4021_p3;
wire  signed [23:0] grp_fu_4029_p3;
wire  signed [23:0] grp_fu_4037_p3;
wire  signed [23:0] grp_fu_4045_p3;
wire  signed [23:0] grp_fu_4053_p3;
wire  signed [23:0] grp_fu_4061_p3;
wire  signed [23:0] grp_fu_4069_p3;
wire  signed [23:0] grp_fu_4077_p3;
wire  signed [23:0] grp_fu_4085_p3;
wire  signed [23:0] grp_fu_4093_p3;
wire  signed [23:0] grp_fu_4101_p3;
wire  signed [23:0] grp_fu_4109_p3;
wire  signed [23:0] grp_fu_4117_p3;
wire  signed [23:0] grp_fu_4125_p3;
wire  signed [23:0] grp_fu_4133_p3;
wire  signed [23:0] grp_fu_4141_p3;
wire  signed [23:0] grp_fu_4149_p3;
wire  signed [23:0] grp_fu_4157_p3;
wire  signed [23:0] grp_fu_4165_p3;
wire  signed [23:0] grp_fu_4173_p3;
wire  signed [23:0] grp_fu_4181_p3;
wire  signed [23:0] grp_fu_4189_p3;
wire  signed [23:0] grp_fu_4197_p3;
reg   [15:0] trunc_ln708_107_reg_4916;
wire    ap_CS_fsm_state7;
reg   [15:0] trunc_ln708_108_reg_4921;
reg   [15:0] trunc_ln708_109_reg_4926;
reg   [15:0] trunc_ln708_110_reg_4931;
reg   [15:0] trunc_ln708_111_reg_4936;
reg   [15:0] trunc_ln708_112_reg_4941;
reg   [15:0] trunc_ln708_113_reg_4946;
reg   [15:0] trunc_ln708_114_reg_4951;
reg   [15:0] trunc_ln708_115_reg_4956;
reg   [15:0] trunc_ln708_116_reg_4961;
reg   [15:0] trunc_ln708_117_reg_4966;
reg   [15:0] trunc_ln708_118_reg_4971;
reg   [15:0] trunc_ln708_119_reg_4976;
reg   [15:0] trunc_ln708_120_reg_4981;
reg   [15:0] trunc_ln708_121_reg_4986;
reg   [15:0] trunc_ln708_122_reg_4991;
reg   [15:0] trunc_ln708_123_reg_4996;
reg   [15:0] trunc_ln708_124_reg_5001;
reg   [15:0] trunc_ln708_125_reg_5006;
reg   [15:0] trunc_ln708_126_reg_5011;
reg   [15:0] trunc_ln708_127_reg_5016;
reg   [15:0] trunc_ln708_128_reg_5021;
reg   [15:0] trunc_ln708_129_reg_5026;
reg   [15:0] trunc_ln708_130_reg_5031;
reg   [15:0] trunc_ln708_131_reg_5036;
reg   [15:0] trunc_ln708_132_reg_5041;
reg   [15:0] trunc_ln708_133_reg_5046;
reg   [15:0] trunc_ln708_134_reg_5051;
reg   [15:0] trunc_ln708_135_reg_5056;
reg   [15:0] trunc_ln708_136_reg_5061;
reg   [15:0] trunc_ln708_137_reg_5066;
reg   [15:0] trunc_ln708_138_reg_5071;
reg   [15:0] trunc_ln708_139_reg_5076;
reg   [15:0] trunc_ln708_140_reg_5081;
reg   [15:0] trunc_ln708_141_reg_5086;
reg   [15:0] trunc_ln708_142_reg_5091;
reg   [15:0] trunc_ln708_143_reg_5096;
reg   [15:0] trunc_ln708_144_reg_5101;
reg   [15:0] trunc_ln708_145_reg_5106;
reg   [15:0] trunc_ln708_146_reg_5111;
reg   [15:0] trunc_ln708_147_reg_5116;
reg   [15:0] trunc_ln708_148_reg_5121;
reg   [15:0] trunc_ln708_149_reg_5126;
reg   [15:0] trunc_ln708_150_reg_5131;
reg   [15:0] trunc_ln708_151_reg_5136;
reg   [15:0] trunc_ln708_152_reg_5141;
reg   [15:0] trunc_ln708_153_reg_5146;
reg   [15:0] trunc_ln708_154_reg_5151;
reg   [15:0] trunc_ln708_155_reg_5156;
reg   [15:0] trunc_ln708_156_reg_5161;
reg   [15:0] trunc_ln708_157_reg_5166;
reg   [15:0] trunc_ln708_158_reg_5171;
reg   [15:0] trunc_ln708_159_reg_5176;
reg   [15:0] trunc_ln708_160_reg_5181;
reg   [15:0] trunc_ln708_161_reg_5186;
reg   [15:0] trunc_ln708_162_reg_5191;
reg   [15:0] trunc_ln708_163_reg_5196;
reg   [15:0] trunc_ln708_164_reg_5201;
reg   [15:0] trunc_ln708_165_reg_5206;
reg   [15:0] trunc_ln708_166_reg_5211;
reg   [15:0] trunc_ln708_167_reg_5216;
reg   [15:0] trunc_ln708_168_reg_5221;
wire   [6:0] i_ic_fu_3596_p2;
reg   [6:0] i_ic_reg_5229;
wire    ap_CS_fsm_state39;
wire   [0:0] icmp_ln338_fu_3590_p2;
wire   [0:0] icmp_ln346_fu_3607_p2;
reg   [0:0] icmp_ln346_reg_5239;
wire   [31:0] select_ln356_fu_3674_p3;
wire   [0:0] icmp_ln350_fu_3653_p2;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
reg   [5:0] tmpdata_V_address0;
reg    tmpdata_V_ce0;
reg    tmpdata_V_we0;
wire   [15:0] tmpdata_V_q0;
reg   [5:0] layer_out_i_address0;
reg    layer_out_i_ce0;
reg    layer_out_i_we0;
reg   [15:0] layer_out_i_d0;
wire   [15:0] layer_out_i_q0;
reg   [5:0] layer_out_i_address1;
reg    layer_out_i_ce1;
reg    layer_out_i_we1;
reg   [15:0] layer_out_i_d1;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_start;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_idle;
wire   [5:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_data_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_data_V_ce0;
wire   [9:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_output_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_output_V_ce0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_output_V_we0;
wire   [15:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_output_V_d0;
reg   [8:0] i_0_i_reg_1093;
wire    ap_CS_fsm_state41;
reg   [6:0] i1_0_i_reg_1104;
wire   [0:0] icmp_ln313_fu_1925_p2;
wire    ap_block_pp0_stage0;
reg   [6:0] i_ic_0_i_reg_1894;
wire    ap_CS_fsm_state38;
reg   [31:0] storemerge_i_reg_1905;
reg    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_start_reg;
reg    ap_block_state3_ignore_call0;
wire   [63:0] zext_ln317_fu_1949_p1;
wire   [63:0] zext_ln332_fu_2044_p1;
wire   [63:0] zext_ln340_fu_3602_p1;
wire   [31:0] select_ln361_fu_3628_p3;
wire   [31:0] add_ln354_fu_3658_p2;
wire   [31:0] add_ln359_fu_3612_p2;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire   [30:0] tmp_9_fu_1978_p4;
wire   [30:0] tmp_10_fu_1998_p4;
wire   [0:0] icmp_ln326_11_fu_1988_p2;
wire   [0:0] icmp_ln326_12_fu_2008_p2;
wire   [0:0] and_ln326_7_fu_2020_p2;
wire   [0:0] and_ln326_fu_2014_p2;
wire  signed [15:0] sext_ln1116_fu_2054_p0;
wire  signed [7:0] trunc_ln332_fu_2050_p1;
wire  signed [7:0] tmp_157_fu_2066_p4;
wire  signed [7:0] tmp_158_fu_2080_p4;
wire  signed [7:0] tmp_159_fu_2094_p4;
wire  signed [7:0] tmp_160_fu_2108_p4;
wire  signed [7:0] tmp_161_fu_2122_p4;
wire  signed [7:0] tmp_162_fu_2136_p4;
wire  signed [7:0] tmp_163_fu_2150_p4;
wire  signed [7:0] tmp_164_fu_2164_p4;
wire  signed [7:0] tmp_165_fu_2178_p4;
wire  signed [7:0] tmp_166_fu_2192_p4;
wire  signed [7:0] tmp_167_fu_2206_p4;
wire  signed [7:0] tmp_168_fu_2220_p4;
wire  signed [7:0] tmp_169_fu_2234_p4;
wire  signed [7:0] tmp_170_fu_2248_p4;
wire  signed [7:0] tmp_171_fu_2262_p4;
wire  signed [7:0] tmp_172_fu_2276_p4;
wire  signed [7:0] tmp_173_fu_2290_p4;
wire  signed [7:0] tmp_174_fu_2304_p4;
wire  signed [7:0] tmp_175_fu_2318_p4;
wire  signed [7:0] tmp_176_fu_2332_p4;
wire  signed [7:0] tmp_177_fu_2346_p4;
wire  signed [7:0] tmp_178_fu_2360_p4;
wire  signed [7:0] tmp_179_fu_2374_p4;
wire  signed [7:0] tmp_180_fu_2388_p4;
wire  signed [7:0] tmp_181_fu_2402_p4;
wire  signed [7:0] tmp_182_fu_2416_p4;
wire  signed [7:0] tmp_183_fu_2430_p4;
wire  signed [7:0] tmp_184_fu_2444_p4;
wire  signed [7:0] tmp_185_fu_2458_p4;
wire  signed [7:0] tmp_186_fu_2472_p4;
wire  signed [7:0] tmp_187_fu_2486_p4;
wire  signed [7:0] tmp_188_fu_2500_p4;
wire  signed [7:0] tmp_189_fu_2514_p4;
wire  signed [7:0] tmp_190_fu_2528_p4;
wire  signed [7:0] tmp_191_fu_2542_p4;
wire  signed [7:0] tmp_192_fu_2556_p4;
wire  signed [7:0] tmp_193_fu_2570_p4;
wire  signed [7:0] tmp_194_fu_2584_p4;
wire  signed [7:0] tmp_195_fu_2598_p4;
wire  signed [7:0] tmp_196_fu_2612_p4;
wire  signed [7:0] tmp_197_fu_2626_p4;
wire  signed [7:0] tmp_198_fu_2640_p4;
wire  signed [7:0] tmp_199_fu_2654_p4;
wire  signed [7:0] tmp_200_fu_2668_p4;
wire  signed [7:0] tmp_201_fu_2682_p4;
wire  signed [7:0] tmp_202_fu_2696_p4;
wire  signed [7:0] tmp_203_fu_2710_p4;
wire  signed [7:0] tmp_204_fu_2724_p4;
wire  signed [7:0] tmp_205_fu_2738_p4;
wire  signed [7:0] tmp_206_fu_2752_p4;
wire  signed [7:0] tmp_207_fu_2766_p4;
wire  signed [7:0] tmp_208_fu_2780_p4;
wire  signed [7:0] tmp_209_fu_2794_p4;
wire  signed [7:0] tmp_210_fu_2808_p4;
wire  signed [7:0] tmp_211_fu_2822_p4;
wire  signed [7:0] tmp_212_fu_2836_p4;
wire  signed [7:0] tmp_213_fu_2850_p4;
wire  signed [7:0] tmp_214_fu_2864_p4;
wire  signed [7:0] tmp_215_fu_2878_p4;
wire  signed [7:0] tmp_216_fu_2892_p4;
wire  signed [7:0] tmp_217_fu_2906_p4;
wire  signed [7:0] tmp_218_fu_2920_p4;
wire  signed [4:0] tmp_5_fu_2934_p4;
wire   [31:0] add_ln361_fu_3623_p2;
wire   [31:0] add_ln356_fu_3669_p2;
wire  signed [15:0] grp_fu_3693_p1;
wire  signed [23:0] sext_ln1116_fu_2054_p1;
wire  signed [15:0] grp_fu_3701_p1;
wire  signed [15:0] grp_fu_3709_p1;
wire  signed [15:0] grp_fu_3717_p1;
wire  signed [15:0] grp_fu_3725_p1;
wire  signed [15:0] grp_fu_3733_p1;
wire  signed [15:0] grp_fu_3741_p1;
wire  signed [15:0] grp_fu_3749_p1;
wire  signed [15:0] grp_fu_3757_p1;
wire  signed [15:0] grp_fu_3765_p1;
wire  signed [15:0] grp_fu_3773_p1;
wire  signed [15:0] grp_fu_3781_p1;
wire  signed [15:0] grp_fu_3789_p1;
wire  signed [15:0] grp_fu_3797_p1;
wire  signed [15:0] grp_fu_3805_p1;
wire  signed [15:0] grp_fu_3813_p1;
wire  signed [15:0] grp_fu_3821_p1;
wire  signed [15:0] grp_fu_3829_p1;
wire  signed [15:0] grp_fu_3837_p1;
wire  signed [15:0] grp_fu_3845_p1;
wire  signed [15:0] grp_fu_3853_p1;
wire  signed [15:0] grp_fu_3861_p1;
wire  signed [15:0] grp_fu_3869_p1;
wire  signed [15:0] grp_fu_3877_p1;
wire  signed [15:0] grp_fu_3885_p1;
wire  signed [15:0] grp_fu_3893_p1;
wire  signed [15:0] grp_fu_3901_p1;
wire  signed [15:0] grp_fu_3909_p1;
wire  signed [15:0] grp_fu_3917_p1;
wire  signed [15:0] grp_fu_3925_p1;
wire  signed [15:0] grp_fu_3933_p1;
wire  signed [15:0] grp_fu_3941_p1;
wire  signed [15:0] grp_fu_3949_p1;
wire  signed [15:0] grp_fu_3957_p1;
wire  signed [15:0] grp_fu_3965_p1;
wire  signed [15:0] grp_fu_3973_p1;
wire  signed [15:0] grp_fu_3981_p1;
wire  signed [15:0] grp_fu_3989_p1;
wire  signed [15:0] grp_fu_3997_p1;
wire  signed [15:0] grp_fu_4005_p1;
wire  signed [15:0] grp_fu_4013_p1;
wire  signed [15:0] grp_fu_4021_p1;
wire  signed [15:0] grp_fu_4029_p1;
wire  signed [15:0] grp_fu_4037_p1;
wire  signed [15:0] grp_fu_4045_p1;
wire  signed [15:0] grp_fu_4053_p1;
wire  signed [15:0] grp_fu_4061_p1;
wire  signed [15:0] grp_fu_4069_p1;
wire  signed [15:0] grp_fu_4077_p1;
wire  signed [15:0] grp_fu_4085_p1;
wire  signed [15:0] grp_fu_4093_p1;
wire  signed [15:0] grp_fu_4101_p1;
wire  signed [15:0] grp_fu_4109_p1;
wire  signed [15:0] grp_fu_4117_p1;
wire  signed [15:0] grp_fu_4125_p1;
wire  signed [15:0] grp_fu_4133_p1;
wire  signed [15:0] grp_fu_4141_p1;
wire  signed [15:0] grp_fu_4149_p1;
wire  signed [15:0] grp_fu_4157_p1;
wire  signed [15:0] grp_fu_4165_p1;
wire  signed [15:0] grp_fu_4173_p1;
wire  signed [15:0] grp_fu_4181_p1;
wire  signed [15:0] grp_fu_4189_p1;
reg   [39:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_989;
reg    ap_condition_991;
reg    ap_condition_742;
reg    ap_condition_895;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 40'd1;
#0 sX_3 = 32'd0;
#0 sY_3 = 32'd0;
#0 pY_3 = 32'd0;
#0 pX_3 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_start_reg = 1'b0;
end

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_layFfa #(
    .DataWidth( 16 ),
    .AddressRange( 576 ),
    .AddressWidth( 10 ))
layer_in_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_in_V_8_address0),
    .ce0(layer_in_V_8_ce0),
    .we0(layer_in_V_8_we0),
    .d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_output_V_d0),
    .q0(layer_in_V_8_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_w19_V #(
    .DataWidth( 509 ),
    .AddressRange( 576 ),
    .AddressWidth( 10 ))
w19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w19_V_address0),
    .ce0(w19_V_ce0),
    .q0(w19_V_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_tmpGfk #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
tmpdata_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmpdata_V_address0),
    .ce0(tmpdata_V_ce0),
    .we0(tmpdata_V_we0),
    .d0(data_V_V_dout),
    .q0(tmpdata_V_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_layCeG #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
layer_out_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_out_i_address0),
    .ce0(layer_out_i_ce0),
    .we0(layer_out_i_we0),
    .d0(layer_out_i_d0),
    .q0(layer_out_i_q0),
    .address1(layer_out_i_address1),
    .ce1(layer_out_i_ce1),
    .we1(layer_out_i_we1),
    .d1(layer_out_i_d1)
);

cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_start),
    .ap_done(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done),
    .ap_idle(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_idle),
    .ap_ready(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_ready),
    .data_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_data_V_address0),
    .data_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_data_V_ce0),
    .data_V_q0(tmpdata_V_q0),
    .output_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_output_V_address0),
    .output_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_output_V_ce0),
    .output_V_we0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_output_V_we0),
    .output_V_d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_output_V_d0),
    .output_V_q0(layer_in_V_8_q0)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U305(
    .din0(trunc_ln332_fu_2050_p1),
    .din1(grp_fu_3693_p1),
    .din2(acc_V_0_0_reg_1871),
    .dout(grp_fu_3693_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U306(
    .din0(tmp_157_fu_2066_p4),
    .din1(grp_fu_3701_p1),
    .din2(acc_V_1_0_reg_1859),
    .dout(grp_fu_3701_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U307(
    .din0(tmp_158_fu_2080_p4),
    .din1(grp_fu_3709_p1),
    .din2(acc_V_2_0_reg_1847),
    .dout(grp_fu_3709_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U308(
    .din0(tmp_159_fu_2094_p4),
    .din1(grp_fu_3717_p1),
    .din2(acc_V_3_0_reg_1835),
    .dout(grp_fu_3717_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U309(
    .din0(tmp_160_fu_2108_p4),
    .din1(grp_fu_3725_p1),
    .din2(acc_V_4_0_reg_1823),
    .dout(grp_fu_3725_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U310(
    .din0(tmp_161_fu_2122_p4),
    .din1(grp_fu_3733_p1),
    .din2(acc_V_5_0_reg_1811),
    .dout(grp_fu_3733_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U311(
    .din0(tmp_162_fu_2136_p4),
    .din1(grp_fu_3741_p1),
    .din2(acc_V_6_0_reg_1799),
    .dout(grp_fu_3741_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U312(
    .din0(tmp_163_fu_2150_p4),
    .din1(grp_fu_3749_p1),
    .din2(acc_V_7_0_reg_1787),
    .dout(grp_fu_3749_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U313(
    .din0(tmp_164_fu_2164_p4),
    .din1(grp_fu_3757_p1),
    .din2(acc_V_8_0_reg_1775),
    .dout(grp_fu_3757_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U314(
    .din0(tmp_165_fu_2178_p4),
    .din1(grp_fu_3765_p1),
    .din2(acc_V_9_0_reg_1763),
    .dout(grp_fu_3765_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U315(
    .din0(tmp_166_fu_2192_p4),
    .din1(grp_fu_3773_p1),
    .din2(acc_V_10_0_reg_1751),
    .dout(grp_fu_3773_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U316(
    .din0(tmp_167_fu_2206_p4),
    .din1(grp_fu_3781_p1),
    .din2(acc_V_11_0_reg_1739),
    .dout(grp_fu_3781_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U317(
    .din0(tmp_168_fu_2220_p4),
    .din1(grp_fu_3789_p1),
    .din2(acc_V_12_0_reg_1727),
    .dout(grp_fu_3789_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U318(
    .din0(tmp_169_fu_2234_p4),
    .din1(grp_fu_3797_p1),
    .din2(acc_V_13_0_reg_1715),
    .dout(grp_fu_3797_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U319(
    .din0(tmp_170_fu_2248_p4),
    .din1(grp_fu_3805_p1),
    .din2(acc_V_14_0_reg_1703),
    .dout(grp_fu_3805_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U320(
    .din0(tmp_171_fu_2262_p4),
    .din1(grp_fu_3813_p1),
    .din2(acc_V_15_0_reg_1691),
    .dout(grp_fu_3813_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U321(
    .din0(tmp_172_fu_2276_p4),
    .din1(grp_fu_3821_p1),
    .din2(acc_V_16_0_reg_1679),
    .dout(grp_fu_3821_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U322(
    .din0(tmp_173_fu_2290_p4),
    .din1(grp_fu_3829_p1),
    .din2(acc_V_17_0_reg_1667),
    .dout(grp_fu_3829_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U323(
    .din0(tmp_174_fu_2304_p4),
    .din1(grp_fu_3837_p1),
    .din2(acc_V_18_0_reg_1655),
    .dout(grp_fu_3837_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U324(
    .din0(tmp_175_fu_2318_p4),
    .din1(grp_fu_3845_p1),
    .din2(acc_V_19_0_reg_1643),
    .dout(grp_fu_3845_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U325(
    .din0(tmp_176_fu_2332_p4),
    .din1(grp_fu_3853_p1),
    .din2(acc_V_20_0_reg_1631),
    .dout(grp_fu_3853_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U326(
    .din0(tmp_177_fu_2346_p4),
    .din1(grp_fu_3861_p1),
    .din2(acc_V_21_0_reg_1619),
    .dout(grp_fu_3861_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U327(
    .din0(tmp_178_fu_2360_p4),
    .din1(grp_fu_3869_p1),
    .din2(acc_V_22_0_reg_1607),
    .dout(grp_fu_3869_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U328(
    .din0(tmp_179_fu_2374_p4),
    .din1(grp_fu_3877_p1),
    .din2(acc_V_23_0_reg_1595),
    .dout(grp_fu_3877_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U329(
    .din0(tmp_180_fu_2388_p4),
    .din1(grp_fu_3885_p1),
    .din2(acc_V_24_0_reg_1583),
    .dout(grp_fu_3885_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U330(
    .din0(tmp_181_fu_2402_p4),
    .din1(grp_fu_3893_p1),
    .din2(acc_V_25_0_reg_1571),
    .dout(grp_fu_3893_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U331(
    .din0(tmp_182_fu_2416_p4),
    .din1(grp_fu_3901_p1),
    .din2(acc_V_26_0_reg_1559),
    .dout(grp_fu_3901_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U332(
    .din0(tmp_183_fu_2430_p4),
    .din1(grp_fu_3909_p1),
    .din2(acc_V_27_0_reg_1547),
    .dout(grp_fu_3909_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U333(
    .din0(tmp_184_fu_2444_p4),
    .din1(grp_fu_3917_p1),
    .din2(acc_V_28_0_reg_1535),
    .dout(grp_fu_3917_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U334(
    .din0(tmp_185_fu_2458_p4),
    .din1(grp_fu_3925_p1),
    .din2(acc_V_29_0_reg_1523),
    .dout(grp_fu_3925_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U335(
    .din0(tmp_186_fu_2472_p4),
    .din1(grp_fu_3933_p1),
    .din2(acc_V_30_0_reg_1511),
    .dout(grp_fu_3933_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U336(
    .din0(tmp_187_fu_2486_p4),
    .din1(grp_fu_3941_p1),
    .din2(acc_V_31_0_reg_1499),
    .dout(grp_fu_3941_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U337(
    .din0(tmp_188_fu_2500_p4),
    .din1(grp_fu_3949_p1),
    .din2(acc_V_32_0_reg_1487),
    .dout(grp_fu_3949_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U338(
    .din0(tmp_189_fu_2514_p4),
    .din1(grp_fu_3957_p1),
    .din2(acc_V_33_0_reg_1475),
    .dout(grp_fu_3957_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U339(
    .din0(tmp_190_fu_2528_p4),
    .din1(grp_fu_3965_p1),
    .din2(acc_V_34_0_reg_1463),
    .dout(grp_fu_3965_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U340(
    .din0(tmp_191_fu_2542_p4),
    .din1(grp_fu_3973_p1),
    .din2(acc_V_35_0_reg_1451),
    .dout(grp_fu_3973_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U341(
    .din0(tmp_192_fu_2556_p4),
    .din1(grp_fu_3981_p1),
    .din2(acc_V_36_0_reg_1439),
    .dout(grp_fu_3981_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U342(
    .din0(tmp_193_fu_2570_p4),
    .din1(grp_fu_3989_p1),
    .din2(acc_V_37_0_reg_1427),
    .dout(grp_fu_3989_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U343(
    .din0(tmp_194_fu_2584_p4),
    .din1(grp_fu_3997_p1),
    .din2(acc_V_38_0_reg_1415),
    .dout(grp_fu_3997_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U344(
    .din0(tmp_195_fu_2598_p4),
    .din1(grp_fu_4005_p1),
    .din2(acc_V_39_0_reg_1403),
    .dout(grp_fu_4005_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U345(
    .din0(tmp_196_fu_2612_p4),
    .din1(grp_fu_4013_p1),
    .din2(acc_V_40_0_reg_1391),
    .dout(grp_fu_4013_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U346(
    .din0(tmp_197_fu_2626_p4),
    .din1(grp_fu_4021_p1),
    .din2(acc_V_41_0_reg_1379),
    .dout(grp_fu_4021_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U347(
    .din0(tmp_198_fu_2640_p4),
    .din1(grp_fu_4029_p1),
    .din2(acc_V_42_0_reg_1367),
    .dout(grp_fu_4029_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U348(
    .din0(tmp_199_fu_2654_p4),
    .din1(grp_fu_4037_p1),
    .din2(acc_V_43_0_reg_1355),
    .dout(grp_fu_4037_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U349(
    .din0(tmp_200_fu_2668_p4),
    .din1(grp_fu_4045_p1),
    .din2(acc_V_44_0_reg_1343),
    .dout(grp_fu_4045_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U350(
    .din0(tmp_201_fu_2682_p4),
    .din1(grp_fu_4053_p1),
    .din2(acc_V_45_0_reg_1331),
    .dout(grp_fu_4053_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U351(
    .din0(tmp_202_fu_2696_p4),
    .din1(grp_fu_4061_p1),
    .din2(acc_V_46_0_reg_1319),
    .dout(grp_fu_4061_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U352(
    .din0(tmp_203_fu_2710_p4),
    .din1(grp_fu_4069_p1),
    .din2(acc_V_47_0_reg_1307),
    .dout(grp_fu_4069_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U353(
    .din0(tmp_204_fu_2724_p4),
    .din1(grp_fu_4077_p1),
    .din2(acc_V_48_0_reg_1295),
    .dout(grp_fu_4077_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U354(
    .din0(tmp_205_fu_2738_p4),
    .din1(grp_fu_4085_p1),
    .din2(acc_V_49_0_reg_1283),
    .dout(grp_fu_4085_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U355(
    .din0(tmp_206_fu_2752_p4),
    .din1(grp_fu_4093_p1),
    .din2(acc_V_50_0_reg_1271),
    .dout(grp_fu_4093_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U356(
    .din0(tmp_207_fu_2766_p4),
    .din1(grp_fu_4101_p1),
    .din2(acc_V_51_0_reg_1259),
    .dout(grp_fu_4101_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U357(
    .din0(tmp_208_fu_2780_p4),
    .din1(grp_fu_4109_p1),
    .din2(acc_V_52_0_reg_1247),
    .dout(grp_fu_4109_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U358(
    .din0(tmp_209_fu_2794_p4),
    .din1(grp_fu_4117_p1),
    .din2(acc_V_53_0_reg_1235),
    .dout(grp_fu_4117_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U359(
    .din0(tmp_210_fu_2808_p4),
    .din1(grp_fu_4125_p1),
    .din2(acc_V_54_0_reg_1223),
    .dout(grp_fu_4125_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U360(
    .din0(tmp_211_fu_2822_p4),
    .din1(grp_fu_4133_p1),
    .din2(acc_V_55_0_reg_1211),
    .dout(grp_fu_4133_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U361(
    .din0(tmp_212_fu_2836_p4),
    .din1(grp_fu_4141_p1),
    .din2(acc_V_56_0_reg_1199),
    .dout(grp_fu_4141_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U362(
    .din0(tmp_213_fu_2850_p4),
    .din1(grp_fu_4149_p1),
    .din2(acc_V_57_0_reg_1187),
    .dout(grp_fu_4149_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U363(
    .din0(tmp_214_fu_2864_p4),
    .din1(grp_fu_4157_p1),
    .din2(acc_V_58_0_reg_1175),
    .dout(grp_fu_4157_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U364(
    .din0(tmp_215_fu_2878_p4),
    .din1(grp_fu_4165_p1),
    .din2(acc_V_59_0_reg_1163),
    .dout(grp_fu_4165_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U365(
    .din0(tmp_216_fu_2892_p4),
    .din1(grp_fu_4173_p1),
    .din2(acc_V_60_0_reg_1151),
    .dout(grp_fu_4173_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U366(
    .din0(tmp_217_fu_2906_p4),
    .din1(grp_fu_4181_p1),
    .din2(acc_V_61_0_reg_1139),
    .dout(grp_fu_4181_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U367(
    .din0(tmp_218_fu_2920_p4),
    .din1(grp_fu_4189_p1),
    .din2(acc_V_62_0_reg_1127),
    .dout(grp_fu_4189_p3)
);

myproject_mac_muladd_5s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_5s_16s_24ns_24_1_1_U368(
    .din0(tmp_5_fu_2934_p4),
    .din1(layer_in_V_8_q0),
    .din2(acc_V_63_0_reg_1115),
    .dout(grp_fu_4197_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln313_fu_1925_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state5);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_start_reg <= 1'b0;
    end else begin
        if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1937_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1937_p2 == 1'd1))) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_start_reg <= 1'b1;
        end else if ((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_ready == 1'b1)) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_0_0_reg_1871 <= grp_fu_3693_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_0_0_reg_1871 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_10_0_reg_1751 <= grp_fu_3773_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_10_0_reg_1751 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_11_0_reg_1739 <= grp_fu_3781_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_11_0_reg_1739 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_12_0_reg_1727 <= grp_fu_3789_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_12_0_reg_1727 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_13_0_reg_1715 <= grp_fu_3797_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_13_0_reg_1715 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_14_0_reg_1703 <= grp_fu_3805_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_14_0_reg_1703 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_15_0_reg_1691 <= grp_fu_3813_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_15_0_reg_1691 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_16_0_reg_1679 <= grp_fu_3821_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_16_0_reg_1679 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_17_0_reg_1667 <= grp_fu_3829_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_17_0_reg_1667 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_18_0_reg_1655 <= grp_fu_3837_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_18_0_reg_1655 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_19_0_reg_1643 <= grp_fu_3845_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_19_0_reg_1643 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_1_0_reg_1859 <= grp_fu_3701_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_1_0_reg_1859 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_20_0_reg_1631 <= grp_fu_3853_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_20_0_reg_1631 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_21_0_reg_1619 <= grp_fu_3861_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_21_0_reg_1619 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_22_0_reg_1607 <= grp_fu_3869_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_22_0_reg_1607 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_23_0_reg_1595 <= grp_fu_3877_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_23_0_reg_1595 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_24_0_reg_1583 <= grp_fu_3885_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_24_0_reg_1583 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_25_0_reg_1571 <= grp_fu_3893_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_25_0_reg_1571 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_26_0_reg_1559 <= grp_fu_3901_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_26_0_reg_1559 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_27_0_reg_1547 <= grp_fu_3909_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_27_0_reg_1547 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_28_0_reg_1535 <= grp_fu_3917_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_28_0_reg_1535 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_29_0_reg_1523 <= grp_fu_3925_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_29_0_reg_1523 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_2_0_reg_1847 <= grp_fu_3709_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_2_0_reg_1847 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_30_0_reg_1511 <= grp_fu_3933_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_30_0_reg_1511 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_31_0_reg_1499 <= grp_fu_3941_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_31_0_reg_1499 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_32_0_reg_1487 <= grp_fu_3949_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_32_0_reg_1487 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_33_0_reg_1475 <= grp_fu_3957_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_33_0_reg_1475 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_34_0_reg_1463 <= grp_fu_3965_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_34_0_reg_1463 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_35_0_reg_1451 <= grp_fu_3973_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_35_0_reg_1451 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_36_0_reg_1439 <= grp_fu_3981_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_36_0_reg_1439 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_37_0_reg_1427 <= grp_fu_3989_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_37_0_reg_1427 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_38_0_reg_1415 <= grp_fu_3997_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_38_0_reg_1415 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_39_0_reg_1403 <= grp_fu_4005_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_39_0_reg_1403 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_3_0_reg_1835 <= grp_fu_3717_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_3_0_reg_1835 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_40_0_reg_1391 <= grp_fu_4013_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_40_0_reg_1391 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_41_0_reg_1379 <= grp_fu_4021_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_41_0_reg_1379 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_42_0_reg_1367 <= grp_fu_4029_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_42_0_reg_1367 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_43_0_reg_1355 <= grp_fu_4037_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_43_0_reg_1355 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_44_0_reg_1343 <= grp_fu_4045_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_44_0_reg_1343 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_45_0_reg_1331 <= grp_fu_4053_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_45_0_reg_1331 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_46_0_reg_1319 <= grp_fu_4061_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_46_0_reg_1319 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_47_0_reg_1307 <= grp_fu_4069_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_47_0_reg_1307 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_48_0_reg_1295 <= grp_fu_4077_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_48_0_reg_1295 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_49_0_reg_1283 <= grp_fu_4085_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_49_0_reg_1283 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_4_0_reg_1823 <= grp_fu_3725_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_4_0_reg_1823 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_50_0_reg_1271 <= grp_fu_4093_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_50_0_reg_1271 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_51_0_reg_1259 <= grp_fu_4101_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_51_0_reg_1259 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_52_0_reg_1247 <= grp_fu_4109_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_52_0_reg_1247 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_53_0_reg_1235 <= grp_fu_4117_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_53_0_reg_1235 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_54_0_reg_1223 <= grp_fu_4125_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_54_0_reg_1223 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_55_0_reg_1211 <= grp_fu_4133_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_55_0_reg_1211 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_56_0_reg_1199 <= grp_fu_4141_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_56_0_reg_1199 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_57_0_reg_1187 <= grp_fu_4149_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_57_0_reg_1187 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_58_0_reg_1175 <= grp_fu_4157_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_58_0_reg_1175 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_59_0_reg_1163 <= grp_fu_4165_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_59_0_reg_1163 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_5_0_reg_1811 <= grp_fu_3733_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_5_0_reg_1811 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_60_0_reg_1151 <= grp_fu_4173_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_60_0_reg_1151 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_61_0_reg_1139 <= grp_fu_4181_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_61_0_reg_1139 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_62_0_reg_1127 <= grp_fu_4189_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_62_0_reg_1127 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_63_0_reg_1115 <= grp_fu_4197_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_63_0_reg_1115 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_6_0_reg_1799 <= grp_fu_3741_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_6_0_reg_1799 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_7_0_reg_1787 <= grp_fu_3749_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_7_0_reg_1787 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_8_0_reg_1775 <= grp_fu_3757_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_8_0_reg_1775 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4577 == 1'd0))) begin
        acc_V_9_0_reg_1763 <= grp_fu_3765_p3;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_9_0_reg_1763 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1937_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1937_p2 == 1'd0))) begin
        i1_0_i_reg_1104 <= i1_fu_1943_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln313_fu_1925_p2 == 1'd0))) begin
        i1_0_i_reg_1104 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        i_0_i_reg_1093 <= i_reg_4528;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_reg_1093 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        i_ic_0_i_reg_1894 <= i_ic_reg_5229;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        i_ic_0_i_reg_1894 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_fu_2032_p2 == 1'd0))) begin
        in_index_reg_1883 <= ir_fu_2038_p2;
    end else if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        in_index_reg_1883 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_991)) begin
            pX_3 <= 32'd0;
        end else if ((1'b1 == ap_condition_989)) begin
            pX_3 <= add_ln359_fu_3612_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_895)) begin
            pY_3 <= 32'd0;
        end else if ((1'b1 == ap_condition_742)) begin
            pY_3 <= add_ln354_fu_3658_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_991)) begin
            sX_3 <= 32'd0;
        end else if ((1'b1 == ap_condition_989)) begin
            sX_3 <= select_ln361_fu_3628_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_895)) begin
            storemerge_i_reg_1905 <= 32'd0;
        end else if ((1'b1 == ap_condition_742)) begin
            storemerge_i_reg_1905 <= select_ln356_fu_3674_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        and_ln326_8_reg_4573 <= and_ln326_8_fu_2026_p2;
        icmp_ln326_10_reg_4556 <= icmp_ln326_10_fu_1968_p2;
        icmp_ln326_reg_4546 <= icmp_ln326_fu_1958_p2;
        pX_3_load_reg_4567 <= pX_3;
        pY_3_load_reg_4561 <= pY_3;
        sX_3_load_reg_4541 <= sX_3;
        sY_3_load_reg_4551 <= sY_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln326_8_reg_4573) & (1'b1 == ap_CS_fsm_state39))) begin
        i_ic_reg_5229 <= i_ic_fu_3596_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_4528 <= i_fu_1931_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln324_reg_4577 <= icmp_ln324_fu_2032_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & ((icmp_ln338_fu_3590_p2 == 1'd1) | (1'd0 == and_ln326_8_reg_4573)))) begin
        icmp_ln346_reg_5239 <= icmp_ln346_fu_3607_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln346_reg_5239 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        sY_3 <= storemerge_i_reg_1905;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        trunc_ln708_107_reg_4916 <= {{acc_V_2_0_reg_1847[22:7]}};
        trunc_ln708_108_reg_4921 <= {{acc_V_3_0_reg_1835[22:7]}};
        trunc_ln708_109_reg_4926 <= {{acc_V_4_0_reg_1823[22:7]}};
        trunc_ln708_110_reg_4931 <= {{acc_V_5_0_reg_1811[22:7]}};
        trunc_ln708_111_reg_4936 <= {{acc_V_6_0_reg_1799[22:7]}};
        trunc_ln708_112_reg_4941 <= {{acc_V_7_0_reg_1787[22:7]}};
        trunc_ln708_113_reg_4946 <= {{acc_V_8_0_reg_1775[22:7]}};
        trunc_ln708_114_reg_4951 <= {{acc_V_9_0_reg_1763[22:7]}};
        trunc_ln708_115_reg_4956 <= {{acc_V_10_0_reg_1751[22:7]}};
        trunc_ln708_116_reg_4961 <= {{acc_V_11_0_reg_1739[22:7]}};
        trunc_ln708_117_reg_4966 <= {{acc_V_12_0_reg_1727[22:7]}};
        trunc_ln708_118_reg_4971 <= {{acc_V_13_0_reg_1715[22:7]}};
        trunc_ln708_119_reg_4976 <= {{acc_V_14_0_reg_1703[22:7]}};
        trunc_ln708_120_reg_4981 <= {{acc_V_15_0_reg_1691[22:7]}};
        trunc_ln708_121_reg_4986 <= {{acc_V_16_0_reg_1679[22:7]}};
        trunc_ln708_122_reg_4991 <= {{acc_V_17_0_reg_1667[22:7]}};
        trunc_ln708_123_reg_4996 <= {{acc_V_18_0_reg_1655[22:7]}};
        trunc_ln708_124_reg_5001 <= {{acc_V_19_0_reg_1643[22:7]}};
        trunc_ln708_125_reg_5006 <= {{acc_V_20_0_reg_1631[22:7]}};
        trunc_ln708_126_reg_5011 <= {{acc_V_21_0_reg_1619[22:7]}};
        trunc_ln708_127_reg_5016 <= {{acc_V_22_0_reg_1607[22:7]}};
        trunc_ln708_128_reg_5021 <= {{acc_V_23_0_reg_1595[22:7]}};
        trunc_ln708_129_reg_5026 <= {{acc_V_24_0_reg_1583[22:7]}};
        trunc_ln708_130_reg_5031 <= {{acc_V_25_0_reg_1571[22:7]}};
        trunc_ln708_131_reg_5036 <= {{acc_V_26_0_reg_1559[22:7]}};
        trunc_ln708_132_reg_5041 <= {{acc_V_27_0_reg_1547[22:7]}};
        trunc_ln708_133_reg_5046 <= {{acc_V_28_0_reg_1535[22:7]}};
        trunc_ln708_134_reg_5051 <= {{acc_V_29_0_reg_1523[22:7]}};
        trunc_ln708_135_reg_5056 <= {{acc_V_30_0_reg_1511[22:7]}};
        trunc_ln708_136_reg_5061 <= {{acc_V_31_0_reg_1499[22:7]}};
        trunc_ln708_137_reg_5066 <= {{acc_V_32_0_reg_1487[22:7]}};
        trunc_ln708_138_reg_5071 <= {{acc_V_33_0_reg_1475[22:7]}};
        trunc_ln708_139_reg_5076 <= {{acc_V_34_0_reg_1463[22:7]}};
        trunc_ln708_140_reg_5081 <= {{acc_V_35_0_reg_1451[22:7]}};
        trunc_ln708_141_reg_5086 <= {{acc_V_36_0_reg_1439[22:7]}};
        trunc_ln708_142_reg_5091 <= {{acc_V_37_0_reg_1427[22:7]}};
        trunc_ln708_143_reg_5096 <= {{acc_V_38_0_reg_1415[22:7]}};
        trunc_ln708_144_reg_5101 <= {{acc_V_39_0_reg_1403[22:7]}};
        trunc_ln708_145_reg_5106 <= {{acc_V_40_0_reg_1391[22:7]}};
        trunc_ln708_146_reg_5111 <= {{acc_V_41_0_reg_1379[22:7]}};
        trunc_ln708_147_reg_5116 <= {{acc_V_42_0_reg_1367[22:7]}};
        trunc_ln708_148_reg_5121 <= {{acc_V_43_0_reg_1355[22:7]}};
        trunc_ln708_149_reg_5126 <= {{acc_V_44_0_reg_1343[22:7]}};
        trunc_ln708_150_reg_5131 <= {{acc_V_45_0_reg_1331[22:7]}};
        trunc_ln708_151_reg_5136 <= {{acc_V_46_0_reg_1319[22:7]}};
        trunc_ln708_152_reg_5141 <= {{acc_V_47_0_reg_1307[22:7]}};
        trunc_ln708_153_reg_5146 <= {{acc_V_48_0_reg_1295[22:7]}};
        trunc_ln708_154_reg_5151 <= {{acc_V_49_0_reg_1283[22:7]}};
        trunc_ln708_155_reg_5156 <= {{acc_V_50_0_reg_1271[22:7]}};
        trunc_ln708_156_reg_5161 <= {{acc_V_51_0_reg_1259[22:7]}};
        trunc_ln708_157_reg_5166 <= {{acc_V_52_0_reg_1247[22:7]}};
        trunc_ln708_158_reg_5171 <= {{acc_V_53_0_reg_1235[22:7]}};
        trunc_ln708_159_reg_5176 <= {{acc_V_54_0_reg_1223[22:7]}};
        trunc_ln708_160_reg_5181 <= {{acc_V_55_0_reg_1211[22:7]}};
        trunc_ln708_161_reg_5186 <= {{acc_V_56_0_reg_1199[22:7]}};
        trunc_ln708_162_reg_5191 <= {{acc_V_57_0_reg_1187[22:7]}};
        trunc_ln708_163_reg_5196 <= {{acc_V_58_0_reg_1175[22:7]}};
        trunc_ln708_164_reg_5201 <= {{acc_V_59_0_reg_1163[22:7]}};
        trunc_ln708_165_reg_5206 <= {{acc_V_60_0_reg_1151[22:7]}};
        trunc_ln708_166_reg_5211 <= {{acc_V_61_0_reg_1139[22:7]}};
        trunc_ln708_167_reg_5216 <= {{acc_V_62_0_reg_1127[22:7]}};
        trunc_ln708_168_reg_5221 <= {{acc_V_63_0_reg_1115[22:7]}};
    end
end

always @ (*) begin
    if ((icmp_ln324_fu_2032_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_1925_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1937_p2 == 1'd0))) begin
        data_V_V_blk_n = data_V_V_empty_n;
    end else begin
        data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1937_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1937_p2 == 1'd0))) begin
        data_V_V_read = 1'b1;
    end else begin
        data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_1925_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_8_address0 = zext_ln332_fu_2044_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_8_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_output_V_address0;
    end else begin
        layer_in_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_8_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_output_V_ce0;
    end else begin
        layer_in_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_8_we0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_output_V_we0;
    end else begin
        layer_in_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        layer_out_i_address0 = zext_ln340_fu_3602_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_address0 = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_address0 = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_address0 = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_address0 = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_address0 = 64'd54;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_address0 = 64'd52;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_address0 = 64'd50;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_address0 = 64'd48;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address0 = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address0 = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address0 = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address0 = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address0 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address0 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address0 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address0 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_address0 = 64'd0;
    end else begin
        layer_out_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_address1 = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_address1 = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_address1 = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_address1 = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_address1 = 64'd55;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_address1 = 64'd53;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_address1 = 64'd51;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_address1 = 64'd49;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address1 = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address1 = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address1 = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address1 = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address1 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address1 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address1 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address1 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_address1 = 64'd1;
    end else begin
        layer_out_i_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        layer_out_i_ce0 = 1'b1;
    end else begin
        layer_out_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        layer_out_i_ce1 = 1'b1;
    end else begin
        layer_out_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_d0 = trunc_ln708_167_reg_5216;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_d0 = trunc_ln708_165_reg_5206;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_d0 = trunc_ln708_163_reg_5196;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_d0 = trunc_ln708_161_reg_5186;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_d0 = trunc_ln708_159_reg_5176;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_d0 = trunc_ln708_157_reg_5166;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_d0 = trunc_ln708_155_reg_5156;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_d0 = trunc_ln708_153_reg_5146;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d0 = trunc_ln708_151_reg_5136;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d0 = trunc_ln708_149_reg_5126;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d0 = trunc_ln708_147_reg_5116;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d0 = trunc_ln708_145_reg_5106;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d0 = trunc_ln708_143_reg_5096;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d0 = trunc_ln708_141_reg_5086;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d0 = trunc_ln708_139_reg_5076;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d0 = trunc_ln708_137_reg_5066;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d0 = trunc_ln708_135_reg_5056;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d0 = trunc_ln708_133_reg_5046;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d0 = trunc_ln708_131_reg_5036;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d0 = trunc_ln708_129_reg_5026;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d0 = trunc_ln708_127_reg_5016;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d0 = trunc_ln708_125_reg_5006;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d0 = trunc_ln708_123_reg_4996;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d0 = trunc_ln708_121_reg_4986;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d0 = trunc_ln708_119_reg_4976;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d0 = trunc_ln708_117_reg_4966;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d0 = trunc_ln708_115_reg_4956;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d0 = trunc_ln708_113_reg_4946;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d0 = trunc_ln708_111_reg_4936;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d0 = trunc_ln708_109_reg_4926;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_d0 = trunc_ln708_107_reg_4916;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_d0 = {{acc_V_0_0_reg_1871[22:7]}};
    end else begin
        layer_out_i_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_d1 = trunc_ln708_168_reg_5221;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_d1 = trunc_ln708_166_reg_5211;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_d1 = trunc_ln708_164_reg_5201;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_d1 = trunc_ln708_162_reg_5191;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_d1 = trunc_ln708_160_reg_5181;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_d1 = trunc_ln708_158_reg_5171;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_d1 = trunc_ln708_156_reg_5161;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_d1 = trunc_ln708_154_reg_5151;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d1 = trunc_ln708_152_reg_5141;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d1 = trunc_ln708_150_reg_5131;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d1 = trunc_ln708_148_reg_5121;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d1 = trunc_ln708_146_reg_5111;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d1 = trunc_ln708_144_reg_5101;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d1 = trunc_ln708_142_reg_5091;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d1 = trunc_ln708_140_reg_5081;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d1 = trunc_ln708_138_reg_5071;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d1 = trunc_ln708_136_reg_5061;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d1 = trunc_ln708_134_reg_5051;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d1 = trunc_ln708_132_reg_5041;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d1 = trunc_ln708_130_reg_5031;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d1 = trunc_ln708_128_reg_5021;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d1 = trunc_ln708_126_reg_5011;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d1 = trunc_ln708_124_reg_5001;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d1 = trunc_ln708_122_reg_4991;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d1 = trunc_ln708_120_reg_4981;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d1 = trunc_ln708_118_reg_4971;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d1 = trunc_ln708_116_reg_4961;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d1 = trunc_ln708_114_reg_4951;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d1 = trunc_ln708_112_reg_4941;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d1 = trunc_ln708_110_reg_4931;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_d1 = trunc_ln708_108_reg_4921;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_d1 = {{acc_V_1_0_reg_1859[22:7]}};
    end else begin
        layer_out_i_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        layer_out_i_we0 = 1'b1;
    end else begin
        layer_out_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        layer_out_i_we1 = 1'b1;
    end else begin
        layer_out_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        res_V_V_blk_n = res_V_V_full_n;
    end else begin
        res_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        res_V_V_write = 1'b1;
    end else begin
        res_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1937_p2 == 1'd0))) begin
        tmpdata_V_address0 = zext_ln317_fu_1949_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_data_V_address0;
    end else begin
        tmpdata_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1937_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1937_p2 == 1'd0))) begin
        tmpdata_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_data_V_ce0;
    end else begin
        tmpdata_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1937_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1937_p2 == 1'd0))) begin
        tmpdata_V_we0 = 1'b1;
    end else begin
        tmpdata_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w19_V_ce0 = 1'b1;
    end else begin
        w19_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln313_fu_1925_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1937_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1937_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1937_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1937_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'd1 == and_ln326_8_fu_2026_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (1'd0 == and_ln326_8_fu_2026_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln324_fu_2032_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln324_fu_2032_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & ((icmp_ln338_fu_3590_p2 == 1'd1) | (1'd0 == and_ln326_8_reg_4573)))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln354_fu_3658_p2 = (pY_3_load_reg_4561 + 32'd1);

assign add_ln356_fu_3669_p2 = (sY_3_load_reg_4551 + 32'd1);

assign add_ln359_fu_3612_p2 = (pX_3_load_reg_4567 + 32'd1);

assign add_ln361_fu_3623_p2 = (sX_3_load_reg_4541 + 32'd1);

assign and_ln326_7_fu_2020_p2 = (icmp_ln326_12_fu_2008_p2 & icmp_ln326_11_fu_1988_p2);

assign and_ln326_8_fu_2026_p2 = (and_ln326_fu_2014_p2 & and_ln326_7_fu_2020_p2);

assign and_ln326_fu_2014_p2 = (icmp_ln326_fu_1958_p2 & icmp_ln326_10_fu_1968_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1937_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state3_ignore_call0 = ((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1937_p2 == 1'd0));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_742 = (((icmp_ln346_fu_3607_p2 == 1'd1) & (icmp_ln350_fu_3653_p2 == 1'd0) & (1'd0 == and_ln326_8_reg_4573)) | ((icmp_ln346_fu_3607_p2 == 1'd1) & (icmp_ln338_fu_3590_p2 == 1'd1) & (icmp_ln350_fu_3653_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_895 = (((icmp_ln350_fu_3653_p2 == 1'd1) & (icmp_ln346_fu_3607_p2 == 1'd1) & (1'd0 == and_ln326_8_reg_4573)) | ((icmp_ln350_fu_3653_p2 == 1'd1) & (icmp_ln346_fu_3607_p2 == 1'd1) & (icmp_ln338_fu_3590_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_989 = (((icmp_ln346_fu_3607_p2 == 1'd0) & (1'd0 == and_ln326_8_reg_4573)) | ((icmp_ln338_fu_3590_p2 == 1'd1) & (icmp_ln346_fu_3607_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_991 = (((icmp_ln346_fu_3607_p2 == 1'd1) & (1'd0 == and_ln326_8_reg_4573)) | ((icmp_ln346_fu_3607_p2 == 1'd1) & (icmp_ln338_fu_3590_p2 == 1'd1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_start = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config19_s_fu_1916_ap_start_reg;

assign grp_fu_3693_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3701_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3709_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3717_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3725_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3733_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3741_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3749_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3757_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3765_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3773_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3781_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3789_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3797_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3805_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3813_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3821_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3829_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3837_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3845_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3853_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3861_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3869_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3877_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3885_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3893_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3901_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3909_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3917_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3925_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3933_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3941_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3949_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3957_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3965_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3973_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3981_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3989_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_3997_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_4005_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_4013_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_4021_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_4029_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_4037_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_4045_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_4053_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_4061_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_4069_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_4077_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_4085_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_4093_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_4101_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_4109_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_4117_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_4125_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_4133_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_4141_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_4149_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_4157_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_4165_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_4173_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_4181_p1 = sext_ln1116_fu_2054_p1;

assign grp_fu_4189_p1 = sext_ln1116_fu_2054_p1;

assign i1_fu_1943_p2 = (i1_0_i_reg_1104 + 7'd1);

assign i_fu_1931_p2 = (i_0_i_reg_1093 + 9'd1);

assign i_ic_fu_3596_p2 = (i_ic_0_i_reg_1894 + 7'd1);

assign icmp_ln313_fu_1925_p2 = ((i_0_i_reg_1093 == 9'd324) ? 1'b1 : 1'b0);

assign icmp_ln315_fu_1937_p2 = ((i1_0_i_reg_1104 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln324_fu_2032_p2 = ((in_index_reg_1883 == 10'd576) ? 1'b1 : 1'b0);

assign icmp_ln326_10_fu_1968_p2 = ((sY_3 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln326_11_fu_1988_p2 = (($signed(tmp_9_fu_1978_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln326_12_fu_2008_p2 = (($signed(tmp_10_fu_1998_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln326_fu_1958_p2 = ((sX_3 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln338_fu_3590_p2 = ((i_ic_0_i_reg_1894 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln346_fu_3607_p2 = ((pX_3_load_reg_4567 == 32'd17) ? 1'b1 : 1'b0);

assign icmp_ln350_fu_3653_p2 = ((pY_3_load_reg_4561 == 32'd17) ? 1'b1 : 1'b0);

assign ir_fu_2038_p2 = (in_index_reg_1883 + 10'd1);

assign res_V_V_din = layer_out_i_q0;

assign select_ln356_fu_3674_p3 = ((icmp_ln326_10_reg_4556[0:0] === 1'b1) ? 32'd2 : add_ln356_fu_3669_p2);

assign select_ln361_fu_3628_p3 = ((icmp_ln326_reg_4546[0:0] === 1'b1) ? 32'd2 : add_ln361_fu_3623_p2);

assign sext_ln1116_fu_2054_p0 = layer_in_V_8_q0;

assign sext_ln1116_fu_2054_p1 = sext_ln1116_fu_2054_p0;

assign start_out = real_start;

assign tmp_10_fu_1998_p4 = {{pX_3[31:1]}};

assign tmp_157_fu_2066_p4 = {{w19_V_q0[15:8]}};

assign tmp_158_fu_2080_p4 = {{w19_V_q0[23:16]}};

assign tmp_159_fu_2094_p4 = {{w19_V_q0[31:24]}};

assign tmp_160_fu_2108_p4 = {{w19_V_q0[39:32]}};

assign tmp_161_fu_2122_p4 = {{w19_V_q0[47:40]}};

assign tmp_162_fu_2136_p4 = {{w19_V_q0[55:48]}};

assign tmp_163_fu_2150_p4 = {{w19_V_q0[63:56]}};

assign tmp_164_fu_2164_p4 = {{w19_V_q0[71:64]}};

assign tmp_165_fu_2178_p4 = {{w19_V_q0[79:72]}};

assign tmp_166_fu_2192_p4 = {{w19_V_q0[87:80]}};

assign tmp_167_fu_2206_p4 = {{w19_V_q0[95:88]}};

assign tmp_168_fu_2220_p4 = {{w19_V_q0[103:96]}};

assign tmp_169_fu_2234_p4 = {{w19_V_q0[111:104]}};

assign tmp_170_fu_2248_p4 = {{w19_V_q0[119:112]}};

assign tmp_171_fu_2262_p4 = {{w19_V_q0[127:120]}};

assign tmp_172_fu_2276_p4 = {{w19_V_q0[135:128]}};

assign tmp_173_fu_2290_p4 = {{w19_V_q0[143:136]}};

assign tmp_174_fu_2304_p4 = {{w19_V_q0[151:144]}};

assign tmp_175_fu_2318_p4 = {{w19_V_q0[159:152]}};

assign tmp_176_fu_2332_p4 = {{w19_V_q0[167:160]}};

assign tmp_177_fu_2346_p4 = {{w19_V_q0[175:168]}};

assign tmp_178_fu_2360_p4 = {{w19_V_q0[183:176]}};

assign tmp_179_fu_2374_p4 = {{w19_V_q0[191:184]}};

assign tmp_180_fu_2388_p4 = {{w19_V_q0[199:192]}};

assign tmp_181_fu_2402_p4 = {{w19_V_q0[207:200]}};

assign tmp_182_fu_2416_p4 = {{w19_V_q0[215:208]}};

assign tmp_183_fu_2430_p4 = {{w19_V_q0[223:216]}};

assign tmp_184_fu_2444_p4 = {{w19_V_q0[231:224]}};

assign tmp_185_fu_2458_p4 = {{w19_V_q0[239:232]}};

assign tmp_186_fu_2472_p4 = {{w19_V_q0[247:240]}};

assign tmp_187_fu_2486_p4 = {{w19_V_q0[255:248]}};

assign tmp_188_fu_2500_p4 = {{w19_V_q0[263:256]}};

assign tmp_189_fu_2514_p4 = {{w19_V_q0[271:264]}};

assign tmp_190_fu_2528_p4 = {{w19_V_q0[279:272]}};

assign tmp_191_fu_2542_p4 = {{w19_V_q0[287:280]}};

assign tmp_192_fu_2556_p4 = {{w19_V_q0[295:288]}};

assign tmp_193_fu_2570_p4 = {{w19_V_q0[303:296]}};

assign tmp_194_fu_2584_p4 = {{w19_V_q0[311:304]}};

assign tmp_195_fu_2598_p4 = {{w19_V_q0[319:312]}};

assign tmp_196_fu_2612_p4 = {{w19_V_q0[327:320]}};

assign tmp_197_fu_2626_p4 = {{w19_V_q0[335:328]}};

assign tmp_198_fu_2640_p4 = {{w19_V_q0[343:336]}};

assign tmp_199_fu_2654_p4 = {{w19_V_q0[351:344]}};

assign tmp_200_fu_2668_p4 = {{w19_V_q0[359:352]}};

assign tmp_201_fu_2682_p4 = {{w19_V_q0[367:360]}};

assign tmp_202_fu_2696_p4 = {{w19_V_q0[375:368]}};

assign tmp_203_fu_2710_p4 = {{w19_V_q0[383:376]}};

assign tmp_204_fu_2724_p4 = {{w19_V_q0[391:384]}};

assign tmp_205_fu_2738_p4 = {{w19_V_q0[399:392]}};

assign tmp_206_fu_2752_p4 = {{w19_V_q0[407:400]}};

assign tmp_207_fu_2766_p4 = {{w19_V_q0[415:408]}};

assign tmp_208_fu_2780_p4 = {{w19_V_q0[423:416]}};

assign tmp_209_fu_2794_p4 = {{w19_V_q0[431:424]}};

assign tmp_210_fu_2808_p4 = {{w19_V_q0[439:432]}};

assign tmp_211_fu_2822_p4 = {{w19_V_q0[447:440]}};

assign tmp_212_fu_2836_p4 = {{w19_V_q0[455:448]}};

assign tmp_213_fu_2850_p4 = {{w19_V_q0[463:456]}};

assign tmp_214_fu_2864_p4 = {{w19_V_q0[471:464]}};

assign tmp_215_fu_2878_p4 = {{w19_V_q0[479:472]}};

assign tmp_216_fu_2892_p4 = {{w19_V_q0[487:480]}};

assign tmp_217_fu_2906_p4 = {{w19_V_q0[495:488]}};

assign tmp_218_fu_2920_p4 = {{w19_V_q0[503:496]}};

assign tmp_5_fu_2934_p4 = {{w19_V_q0[508:504]}};

assign tmp_9_fu_1978_p4 = {{pY_3[31:1]}};

assign trunc_ln332_fu_2050_p1 = w19_V_q0[7:0];

assign w19_V_address0 = zext_ln332_fu_2044_p1;

assign zext_ln317_fu_1949_p1 = i1_0_i_reg_1104;

assign zext_ln332_fu_2044_p1 = in_index_reg_1883;

assign zext_ln340_fu_3602_p1 = i_ic_0_i_reg_1894;

endmodule //conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config19_s
