Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar  2 21:35:51 2021
| Host         : DESKTOP-P7J4UQ2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file unipolar_stepper_motor_top_timing_summary_routed.rpt -pb unipolar_stepper_motor_top_timing_summary_routed.pb -rpx unipolar_stepper_motor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : unipolar_stepper_motor_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: exp_p_io[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exp_p_io[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: exp_p_io[4] (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: speed_ctrl_i/new_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 261 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.850        0.000                      0                   23        0.207        0.000                      0                   23        9.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         14.850        0.000                      0                   23        0.207        0.000                      0                   23        9.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.850ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.731ns (38.904%)  route 2.718ns (61.096%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          1.743     3.051    speed_ctrl_i/CLK
    SLICE_X42Y53         FDRE                                         r  speed_ctrl_i/time_divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  speed_ctrl_i/time_divider_reg[5]/Q
                         net (fo=7, routed)           0.852     4.421    speed_ctrl_i/time_divider[5]
    SLICE_X41Y52         LUT4 (Prop_lut4_I1_O)        0.152     4.573 r  speed_ctrl_i/counter0_carry__0_i_7/O
                         net (fo=14, routed)          0.493     5.067    speed_ctrl_i/counter0_carry__0_i_7_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.326     5.393 r  speed_ctrl_i/counter0_carry__0_i_1/O
                         net (fo=1, routed)           0.524     5.917    speed_ctrl_i/counter0_carry__0_i_1_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.424 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.424    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.538 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.538    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.652 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.849     7.500    speed_ctrl_i/clear
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          1.565    22.757    speed_ctrl_i/CLK
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[0]/C
                         clock pessimism              0.230    22.987    
                         clock uncertainty           -0.302    22.685    
    SLICE_X39Y53         FDRE (Setup_fdre_C_R)       -0.335    22.350    speed_ctrl_i/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         22.350    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                 14.850    

Slack (MET) :             14.850ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.731ns (38.904%)  route 2.718ns (61.096%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          1.743     3.051    speed_ctrl_i/CLK
    SLICE_X42Y53         FDRE                                         r  speed_ctrl_i/time_divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  speed_ctrl_i/time_divider_reg[5]/Q
                         net (fo=7, routed)           0.852     4.421    speed_ctrl_i/time_divider[5]
    SLICE_X41Y52         LUT4 (Prop_lut4_I1_O)        0.152     4.573 r  speed_ctrl_i/counter0_carry__0_i_7/O
                         net (fo=14, routed)          0.493     5.067    speed_ctrl_i/counter0_carry__0_i_7_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.326     5.393 r  speed_ctrl_i/counter0_carry__0_i_1/O
                         net (fo=1, routed)           0.524     5.917    speed_ctrl_i/counter0_carry__0_i_1_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.424 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.424    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.538 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.538    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.652 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.849     7.500    speed_ctrl_i/clear
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          1.565    22.757    speed_ctrl_i/CLK
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[1]/C
                         clock pessimism              0.230    22.987    
                         clock uncertainty           -0.302    22.685    
    SLICE_X39Y53         FDRE (Setup_fdre_C_R)       -0.335    22.350    speed_ctrl_i/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         22.350    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                 14.850    

Slack (MET) :             14.850ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.731ns (38.904%)  route 2.718ns (61.096%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          1.743     3.051    speed_ctrl_i/CLK
    SLICE_X42Y53         FDRE                                         r  speed_ctrl_i/time_divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  speed_ctrl_i/time_divider_reg[5]/Q
                         net (fo=7, routed)           0.852     4.421    speed_ctrl_i/time_divider[5]
    SLICE_X41Y52         LUT4 (Prop_lut4_I1_O)        0.152     4.573 r  speed_ctrl_i/counter0_carry__0_i_7/O
                         net (fo=14, routed)          0.493     5.067    speed_ctrl_i/counter0_carry__0_i_7_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.326     5.393 r  speed_ctrl_i/counter0_carry__0_i_1/O
                         net (fo=1, routed)           0.524     5.917    speed_ctrl_i/counter0_carry__0_i_1_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.424 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.424    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.538 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.538    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.652 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.849     7.500    speed_ctrl_i/clear
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          1.565    22.757    speed_ctrl_i/CLK
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[2]/C
                         clock pessimism              0.230    22.987    
                         clock uncertainty           -0.302    22.685    
    SLICE_X39Y53         FDRE (Setup_fdre_C_R)       -0.335    22.350    speed_ctrl_i/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         22.350    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                 14.850    

Slack (MET) :             14.850ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.731ns (38.904%)  route 2.718ns (61.096%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          1.743     3.051    speed_ctrl_i/CLK
    SLICE_X42Y53         FDRE                                         r  speed_ctrl_i/time_divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  speed_ctrl_i/time_divider_reg[5]/Q
                         net (fo=7, routed)           0.852     4.421    speed_ctrl_i/time_divider[5]
    SLICE_X41Y52         LUT4 (Prop_lut4_I1_O)        0.152     4.573 r  speed_ctrl_i/counter0_carry__0_i_7/O
                         net (fo=14, routed)          0.493     5.067    speed_ctrl_i/counter0_carry__0_i_7_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.326     5.393 r  speed_ctrl_i/counter0_carry__0_i_1/O
                         net (fo=1, routed)           0.524     5.917    speed_ctrl_i/counter0_carry__0_i_1_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.424 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.424    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.538 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.538    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.652 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.849     7.500    speed_ctrl_i/clear
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          1.565    22.757    speed_ctrl_i/CLK
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[3]/C
                         clock pessimism              0.230    22.987    
                         clock uncertainty           -0.302    22.685    
    SLICE_X39Y53         FDRE (Setup_fdre_C_R)       -0.335    22.350    speed_ctrl_i/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         22.350    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                 14.850    

Slack (MET) :             14.850ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.731ns (38.904%)  route 2.718ns (61.096%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          1.743     3.051    speed_ctrl_i/CLK
    SLICE_X42Y53         FDRE                                         r  speed_ctrl_i/time_divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  speed_ctrl_i/time_divider_reg[5]/Q
                         net (fo=7, routed)           0.852     4.421    speed_ctrl_i/time_divider[5]
    SLICE_X41Y52         LUT4 (Prop_lut4_I1_O)        0.152     4.573 r  speed_ctrl_i/counter0_carry__0_i_7/O
                         net (fo=14, routed)          0.493     5.067    speed_ctrl_i/counter0_carry__0_i_7_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.326     5.393 r  speed_ctrl_i/counter0_carry__0_i_1/O
                         net (fo=1, routed)           0.524     5.917    speed_ctrl_i/counter0_carry__0_i_1_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.424 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.424    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.538 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.538    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.652 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.849     7.500    speed_ctrl_i/clear
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          1.565    22.757    speed_ctrl_i/CLK
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[4]/C
                         clock pessimism              0.230    22.987    
                         clock uncertainty           -0.302    22.685    
    SLICE_X39Y53         FDRE (Setup_fdre_C_R)       -0.335    22.350    speed_ctrl_i/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         22.350    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                 14.850    

Slack (MET) :             14.903ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 1.731ns (39.026%)  route 2.704ns (60.974%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.759 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          1.743     3.051    speed_ctrl_i/CLK
    SLICE_X42Y53         FDRE                                         r  speed_ctrl_i/time_divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  speed_ctrl_i/time_divider_reg[5]/Q
                         net (fo=7, routed)           0.852     4.421    speed_ctrl_i/time_divider[5]
    SLICE_X41Y52         LUT4 (Prop_lut4_I1_O)        0.152     4.573 r  speed_ctrl_i/counter0_carry__0_i_7/O
                         net (fo=14, routed)          0.493     5.067    speed_ctrl_i/counter0_carry__0_i_7_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.326     5.393 r  speed_ctrl_i/counter0_carry__0_i_1/O
                         net (fo=1, routed)           0.524     5.917    speed_ctrl_i/counter0_carry__0_i_1_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.424 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.424    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.538 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.538    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.652 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.835     7.486    speed_ctrl_i/clear
    SLICE_X41Y52         FDRE                                         r  speed_ctrl_i/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          1.567    22.759    speed_ctrl_i/CLK
    SLICE_X41Y52         FDRE                                         r  speed_ctrl_i/counter_reg[5]/C
                         clock pessimism              0.268    23.027    
                         clock uncertainty           -0.302    22.725    
    SLICE_X41Y52         FDRE (Setup_fdre_C_R)       -0.335    22.390    speed_ctrl_i/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         22.390    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                 14.903    

Slack (MET) :             14.903ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 1.731ns (39.026%)  route 2.704ns (60.974%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.759 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          1.743     3.051    speed_ctrl_i/CLK
    SLICE_X42Y53         FDRE                                         r  speed_ctrl_i/time_divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  speed_ctrl_i/time_divider_reg[5]/Q
                         net (fo=7, routed)           0.852     4.421    speed_ctrl_i/time_divider[5]
    SLICE_X41Y52         LUT4 (Prop_lut4_I1_O)        0.152     4.573 r  speed_ctrl_i/counter0_carry__0_i_7/O
                         net (fo=14, routed)          0.493     5.067    speed_ctrl_i/counter0_carry__0_i_7_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.326     5.393 r  speed_ctrl_i/counter0_carry__0_i_1/O
                         net (fo=1, routed)           0.524     5.917    speed_ctrl_i/counter0_carry__0_i_1_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.424 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.424    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.538 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.538    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.652 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.835     7.486    speed_ctrl_i/clear
    SLICE_X41Y52         FDRE                                         r  speed_ctrl_i/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          1.567    22.759    speed_ctrl_i/CLK
    SLICE_X41Y52         FDRE                                         r  speed_ctrl_i/counter_reg[6]/C
                         clock pessimism              0.268    23.027    
                         clock uncertainty           -0.302    22.725    
    SLICE_X41Y52         FDRE (Setup_fdre_C_R)       -0.335    22.390    speed_ctrl_i/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         22.390    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                 14.903    

Slack (MET) :             14.903ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 1.731ns (39.026%)  route 2.704ns (60.974%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 22.759 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          1.743     3.051    speed_ctrl_i/CLK
    SLICE_X42Y53         FDRE                                         r  speed_ctrl_i/time_divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  speed_ctrl_i/time_divider_reg[5]/Q
                         net (fo=7, routed)           0.852     4.421    speed_ctrl_i/time_divider[5]
    SLICE_X41Y52         LUT4 (Prop_lut4_I1_O)        0.152     4.573 r  speed_ctrl_i/counter0_carry__0_i_7/O
                         net (fo=14, routed)          0.493     5.067    speed_ctrl_i/counter0_carry__0_i_7_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.326     5.393 r  speed_ctrl_i/counter0_carry__0_i_1/O
                         net (fo=1, routed)           0.524     5.917    speed_ctrl_i/counter0_carry__0_i_1_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.424 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.424    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.538 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.538    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.652 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.835     7.486    speed_ctrl_i/clear
    SLICE_X41Y52         FDRE                                         r  speed_ctrl_i/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          1.567    22.759    speed_ctrl_i/CLK
    SLICE_X41Y52         FDRE                                         r  speed_ctrl_i/counter_reg[7]/C
                         clock pessimism              0.268    23.027    
                         clock uncertainty           -0.302    22.725    
    SLICE_X41Y52         FDRE (Setup_fdre_C_R)       -0.335    22.390    speed_ctrl_i/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         22.390    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                 14.903    

Slack (MET) :             14.906ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 1.731ns (39.054%)  route 2.701ns (60.946%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          1.743     3.051    speed_ctrl_i/CLK
    SLICE_X42Y53         FDRE                                         r  speed_ctrl_i/time_divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  speed_ctrl_i/time_divider_reg[5]/Q
                         net (fo=7, routed)           0.852     4.421    speed_ctrl_i/time_divider[5]
    SLICE_X41Y52         LUT4 (Prop_lut4_I1_O)        0.152     4.573 r  speed_ctrl_i/counter0_carry__0_i_7/O
                         net (fo=14, routed)          0.493     5.067    speed_ctrl_i/counter0_carry__0_i_7_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.326     5.393 r  speed_ctrl_i/counter0_carry__0_i_1/O
                         net (fo=1, routed)           0.524     5.917    speed_ctrl_i/counter0_carry__0_i_1_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.424 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.424    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.538 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.538    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.652 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.832     7.483    speed_ctrl_i/clear
    SLICE_X41Y53         FDRE                                         r  speed_ctrl_i/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          1.566    22.758    speed_ctrl_i/CLK
    SLICE_X41Y53         FDRE                                         r  speed_ctrl_i/counter_reg[10]/C
                         clock pessimism              0.268    23.026    
                         clock uncertainty           -0.302    22.724    
    SLICE_X41Y53         FDRE (Setup_fdre_C_R)       -0.335    22.389    speed_ctrl_i/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         22.389    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                 14.906    

Slack (MET) :             14.906ns  (required time - arrival time)
  Source:                 speed_ctrl_i/time_divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 1.731ns (39.054%)  route 2.701ns (60.946%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          1.743     3.051    speed_ctrl_i/CLK
    SLICE_X42Y53         FDRE                                         r  speed_ctrl_i/time_divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  speed_ctrl_i/time_divider_reg[5]/Q
                         net (fo=7, routed)           0.852     4.421    speed_ctrl_i/time_divider[5]
    SLICE_X41Y52         LUT4 (Prop_lut4_I1_O)        0.152     4.573 r  speed_ctrl_i/counter0_carry__0_i_7/O
                         net (fo=14, routed)          0.493     5.067    speed_ctrl_i/counter0_carry__0_i_7_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.326     5.393 r  speed_ctrl_i/counter0_carry__0_i_1/O
                         net (fo=1, routed)           0.524     5.917    speed_ctrl_i/counter0_carry__0_i_1_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.424 r  speed_ctrl_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.424    speed_ctrl_i/counter0_carry__0_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.538 r  speed_ctrl_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.538    speed_ctrl_i/counter0_carry__1_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.652 r  speed_ctrl_i/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.832     7.483    speed_ctrl_i/clear
    SLICE_X41Y53         FDRE                                         r  speed_ctrl_i/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          1.566    22.758    speed_ctrl_i/CLK
    SLICE_X41Y53         FDRE                                         r  speed_ctrl_i/counter_reg[8]/C
                         clock pessimism              0.268    23.026    
                         clock uncertainty           -0.302    22.724    
    SLICE_X41Y53         FDRE (Setup_fdre_C_R)       -0.335    22.389    speed_ctrl_i/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         22.389    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                 14.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.962%)  route 0.152ns (45.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          0.588     0.929    speed_ctrl_i/CLK
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  speed_ctrl_i/counter_reg[0]/Q
                         net (fo=8, routed)           0.152     1.222    speed_ctrl_i/counter_reg__0[0]
    SLICE_X41Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.267 r  speed_ctrl_i/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.267    speed_ctrl_i/p_0_in[5]
    SLICE_X41Y52         FDRE                                         r  speed_ctrl_i/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          0.861     1.231    speed_ctrl_i/CLK
    SLICE_X41Y52         FDRE                                         r  speed_ctrl_i/counter_reg[5]/C
                         clock pessimism             -0.263     0.968    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.092     1.060    speed_ctrl_i/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          0.590     0.931    speed_ctrl_i/CLK
    SLICE_X41Y53         FDRE                                         r  speed_ctrl_i/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.128     1.059 r  speed_ctrl_i/counter_reg[9]/Q
                         net (fo=6, routed)           0.098     1.156    speed_ctrl_i/counter_reg__0[9]
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.099     1.255 r  speed_ctrl_i/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.255    speed_ctrl_i/p_0_in[10]
    SLICE_X41Y53         FDRE                                         r  speed_ctrl_i/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          0.860     1.230    speed_ctrl_i/CLK
    SLICE_X41Y53         FDRE                                         r  speed_ctrl_i/counter_reg[10]/C
                         clock pessimism             -0.299     0.931    
    SLICE_X41Y53         FDRE (Hold_fdre_C_D)         0.092     1.023    speed_ctrl_i/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.190ns (51.463%)  route 0.179ns (48.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          0.588     0.929    speed_ctrl_i/CLK
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  speed_ctrl_i/counter_reg[3]/Q
                         net (fo=8, routed)           0.179     1.249    speed_ctrl_i/counter_reg__0[3]
    SLICE_X39Y53         LUT5 (Prop_lut5_I3_O)        0.049     1.298 r  speed_ctrl_i/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.298    speed_ctrl_i/p_0_in[4]
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          0.858     1.228    speed_ctrl_i/CLK
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[4]/C
                         clock pessimism             -0.299     0.929    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.107     1.036    speed_ctrl_i/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          0.588     0.929    speed_ctrl_i/CLK
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  speed_ctrl_i/counter_reg[1]/Q
                         net (fo=7, routed)           0.192     1.261    speed_ctrl_i/counter_reg__0[1]
    SLICE_X39Y53         LUT3 (Prop_lut3_I0_O)        0.042     1.303 r  speed_ctrl_i/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.303    speed_ctrl_i/p_0_in[2]
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          0.858     1.228    speed_ctrl_i/CLK
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[2]/C
                         clock pessimism             -0.299     0.929    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.107     1.036    speed_ctrl_i/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.932%)  route 0.179ns (49.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          0.588     0.929    speed_ctrl_i/CLK
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  speed_ctrl_i/counter_reg[3]/Q
                         net (fo=8, routed)           0.179     1.249    speed_ctrl_i/counter_reg__0[3]
    SLICE_X39Y53         LUT4 (Prop_lut4_I3_O)        0.045     1.294 r  speed_ctrl_i/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.294    speed_ctrl_i/p_0_in[3]
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          0.858     1.228    speed_ctrl_i/CLK
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[3]/C
                         clock pessimism             -0.299     0.929    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.092     1.021    speed_ctrl_i/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          0.588     0.929    speed_ctrl_i/CLK
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  speed_ctrl_i/counter_reg[1]/Q
                         net (fo=7, routed)           0.192     1.261    speed_ctrl_i/counter_reg__0[1]
    SLICE_X39Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.306 r  speed_ctrl_i/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.306    speed_ctrl_i/p_0_in[1]
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          0.858     1.228    speed_ctrl_i/CLK
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[1]/C
                         clock pessimism             -0.299     0.929    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.091     1.020    speed_ctrl_i/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.229ns (52.950%)  route 0.203ns (47.050%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          0.591     0.932    speed_ctrl_i/CLK
    SLICE_X41Y52         FDRE                                         r  speed_ctrl_i/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.128     1.060 r  speed_ctrl_i/counter_reg[7]/Q
                         net (fo=8, routed)           0.203     1.263    speed_ctrl_i/counter_reg__0[7]
    SLICE_X41Y53         LUT5 (Prop_lut5_I1_O)        0.101     1.364 r  speed_ctrl_i/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.364    speed_ctrl_i/p_0_in[9]
    SLICE_X41Y53         FDRE                                         r  speed_ctrl_i/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          0.860     1.230    speed_ctrl_i/CLK
    SLICE_X41Y53         FDRE                                         r  speed_ctrl_i/counter_reg[9]/C
                         clock pessimism             -0.283     0.947    
    SLICE_X41Y53         FDRE (Hold_fdre_C_D)         0.107     1.054    speed_ctrl_i/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.226ns (52.621%)  route 0.203ns (47.379%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          0.591     0.932    speed_ctrl_i/CLK
    SLICE_X41Y52         FDRE                                         r  speed_ctrl_i/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.128     1.060 r  speed_ctrl_i/counter_reg[7]/Q
                         net (fo=8, routed)           0.203     1.263    speed_ctrl_i/counter_reg__0[7]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.098     1.361 r  speed_ctrl_i/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.361    speed_ctrl_i/p_0_in[8]
    SLICE_X41Y53         FDRE                                         r  speed_ctrl_i/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          0.860     1.230    speed_ctrl_i/CLK
    SLICE_X41Y53         FDRE                                         r  speed_ctrl_i/counter_reg[8]/C
                         clock pessimism             -0.283     0.947    
    SLICE_X41Y53         FDRE (Hold_fdre_C_D)         0.091     1.038    speed_ctrl_i/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.184ns (40.962%)  route 0.265ns (59.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          0.591     0.932    speed_ctrl_i/CLK
    SLICE_X41Y52         FDRE                                         r  speed_ctrl_i/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  speed_ctrl_i/counter_reg[6]/Q
                         net (fo=9, routed)           0.265     1.338    speed_ctrl_i/counter_reg__0[6]
    SLICE_X41Y52         LUT3 (Prop_lut3_I0_O)        0.043     1.381 r  speed_ctrl_i/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.381    speed_ctrl_i/p_0_in[7]
    SLICE_X41Y52         FDRE                                         r  speed_ctrl_i/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          0.861     1.231    speed_ctrl_i/CLK
    SLICE_X41Y52         FDRE                                         r  speed_ctrl_i/counter_reg[7]/C
                         clock pessimism             -0.299     0.932    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.107     1.039    speed_ctrl_i/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 speed_ctrl_i/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            speed_ctrl_i/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.145%)  route 0.255ns (57.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          0.588     0.929    speed_ctrl_i/CLK
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141     1.070 f  speed_ctrl_i/counter_reg[0]/Q
                         net (fo=8, routed)           0.255     1.325    speed_ctrl_i/counter_reg__0[0]
    SLICE_X39Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.370 r  speed_ctrl_i/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.370    speed_ctrl_i/p_0_in[0]
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20, routed)          0.858     1.228    speed_ctrl_i/CLK
    SLICE_X39Y53         FDRE                                         r  speed_ctrl_i/counter_reg[0]/C
                         clock pessimism             -0.299     0.929    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.092     1.021    speed_ctrl_i/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.349    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y53   speed_ctrl_i/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y53   speed_ctrl_i/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y53   speed_ctrl_i/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y53   speed_ctrl_i/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y53   speed_ctrl_i/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y53   speed_ctrl_i/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y52   speed_ctrl_i/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y52   speed_ctrl_i/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y52   speed_ctrl_i/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   speed_ctrl_i/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   speed_ctrl_i/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y53   speed_ctrl_i/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y53   speed_ctrl_i/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   speed_ctrl_i/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   speed_ctrl_i/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   speed_ctrl_i/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   speed_ctrl_i/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   speed_ctrl_i/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   speed_ctrl_i/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y52   speed_ctrl_i/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y52   speed_ctrl_i/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y52   speed_ctrl_i/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   speed_ctrl_i/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   speed_ctrl_i/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y53   speed_ctrl_i/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y53   speed_ctrl_i/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   speed_ctrl_i/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   speed_ctrl_i/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   speed_ctrl_i/counter_reg[2]/C



