
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 95%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:black;
  }
  #descriptions{
    width: 90%;
    margin-left:5.5%;
    margin-right:3%;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:2px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=gearbox_down_dc><h1 id="entity-gearbox_down_dc">Entity: gearbox_down_dc</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 1215 190"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="455,0 470,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="280" height="110" fill="black" x="470" y="0"></rect><rect id="SvgjsRect1007" width="276" height="105" fill="#bdecb6" x="472" y="2"></rect><text id="SvgjsText1008" font-family="Helvetica" x="450" y="-5.698437500000001" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="450" svgjs:data="{&quot;newLined&quot;:true}">   positive </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="485" y="-5.698437500000001" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="485" svgjs:data="{&quot;newLined&quot;:true}">   INPUT_BITS </tspan></text><line id="SvgjsLine1012" x1="455" y1="15" x2="470" y2="15" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="450" y="14.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="450" svgjs:data="{&quot;newLined&quot;:true}">   positive </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="485" y="14.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="485" svgjs:data="{&quot;newLined&quot;:true}">   OUTPUT_BITS </tspan></text><line id="SvgjsLine1017" x1="455" y1="35" x2="470" y2="35" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="450" y="34.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="450" svgjs:data="{&quot;newLined&quot;:true}">   T_BIT_ORDER </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="485" y="34.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="485" svgjs:data="{&quot;newLined&quot;:true}">   OUTPUT_ORDER </tspan></text><line id="SvgjsLine1022" x1="455" y1="55" x2="470" y2="55" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1023" font-family="Helvetica" x="450" y="54.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1024" dy="26" x="450" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1025" font-family="Helvetica" x="485" y="54.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="485" svgjs:data="{&quot;newLined&quot;:true}">   ADD_INPUT_REGISTERS </tspan></text><line id="SvgjsLine1027" x1="455" y1="75" x2="470" y2="75" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1028" font-family="Helvetica" x="450" y="74.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1029" dy="26" x="450" svgjs:data="{&quot;newLined&quot;:true}">   boolean </tspan></text><text id="SvgjsText1030" font-family="Helvetica" x="485" y="74.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="485" svgjs:data="{&quot;newLined&quot;:true}">   ADD_OUTPUT_REGISTERS </tspan></text><line id="SvgjsLine1032" x1="455" y1="95" x2="470" y2="95" stroke-linecap="rec" stroke="black" stroke-width="5"></line><rect id="SvgjsRect1033" width="280" height="70" fill="black" x="470" y="115"></rect><rect id="SvgjsRect1034" width="276" height="65" fill="#fdfd96" x="472" y="117"></rect><text id="SvgjsText1035" font-family="Helvetica" x="450" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="450" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1037" font-family="Helvetica" x="485" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1038" dy="26" x="485" svgjs:data="{&quot;newLined&quot;:true}">   Clock1 </tspan></text><line id="SvgjsLine1039" x1="455" y1="130" x2="470" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1040" font-family="Helvetica" x="450" y="129.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="450" svgjs:data="{&quot;newLined&quot;:true}">   std_logic </tspan></text><text id="SvgjsText1042" font-family="Helvetica" x="485" y="129.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1043" dy="26" x="485" svgjs:data="{&quot;newLined&quot;:true}">   Clock2 </tspan></text><line id="SvgjsLine1044" x1="455" y1="150" x2="470" y2="150" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1045" font-family="Helvetica" x="450" y="149.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="450" svgjs:data="{&quot;newLined&quot;:true}">   std_logic_vector(INPUT_BITS - 1 downto 0) </tspan></text><text id="SvgjsText1047" font-family="Helvetica" x="485" y="149.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1048" dy="26" x="485" svgjs:data="{&quot;newLined&quot;:true}">   In_Data </tspan></text><line id="SvgjsLine1049" x1="455" y1="170" x2="470" y2="170" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1050" font-family="Helvetica" x="770" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1051" dy="26" x="770" svgjs:data="{&quot;newLined&quot;:true}">   std_logic_vector(OUTPUT_BITS - 1 downto 0) </tspan></text><text id="SvgjsText1052" font-family="Helvetica" x="735" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1053" dy="26" x="735" svgjs:data="{&quot;newLined&quot;:true}">   Out_Data </tspan></text><line id="SvgjsLine1054" x1="750" y1="130" x2="765" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>EMACS settings: -<em>-  tab-width: 2; indent-tabs-mode: t -</em>- vim: tabstop=2:shiftwidth=2:noexpandtab kate: tab-width 2; replace-tabs off; indent-width 2; ============================================================================= Authors:                    Patrick Lehmann Entity:                    A downscaling gearbox module with a dependent clock (dc) interface. Description:</p><hr /><p>This module provides a downscaling gearbox with a dependent clock (dc) interface. It perfoems a 'word' to 'byte' splitting. The default order is LITTLE_ENDIAN (starting at byte(0)). Input "In_Data" is of clock domain "Clock1"; output "Out_Data" is of clock domain "Clock2". Optional input and output registers can be added by enabling (ADD_***PUT_REGISTERS = TRUE). Assertions: ===========</p><ul><li>Clock periods of Clock1 and Clock2 MUST be multiples of each other.</li><li>Clock1 and Clock2 MUST be phase aligned (related) to each other.License:=============================================================================Copyright 2007-2015 Technische Universitaet Dresden - GermanyLicensed under the Apache License, Version 2.0 (the "License");you may not use this file except in compliance with the License.You may obtain a copy of the License atUnless required by applicable law or agreed to in writing, softwaredistributed under the License is distributed on an "AS IS" BASIS,WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.See the License for the specific language governing permissions andlimitations under the License.=============================================================================</li></ul></div><h2 id="generics">Generics</h2>
<table>
<thead>
<tr>
<th id="generic_name">Generic name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>INPUT_BITS</td>
<td>positive</td>
<td>32</td>
<td>input bits ('words')</td>
</tr>
<tr>
<td>OUTPUT_BITS</td>
<td>positive</td>
<td>8</td>
<td>output bits ('byte')</td>
</tr>
<tr>
<td>OUTPUT_ORDER</td>
<td>T_BIT_ORDER</td>
<td>LSB_FIRST</td>
<td>LSB_FIRST: start at byte(0), MSB_FIRST: start at byte(n-1)</td>
</tr>
<tr>
<td>ADD_INPUT_REGISTERS</td>
<td>boolean</td>
<td>FALSE</td>
<td>add input register <a href="https://github.com/Clock1">@Clock1</a></td>
</tr>
<tr>
<td>ADD_OUTPUT_REGISTERS</td>
<td>boolean</td>
<td>FALSE</td>
<td>add output register <a href="https://github.com/Clock2">@Clock2</a></td>
</tr>
</tbody>
</table>
<h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clock1</td>
<td>in</td>
<td>std_logic</td>
<td>input clock domain</td>
</tr>
<tr>
<td>Clock2</td>
<td>in</td>
<td>std_logic</td>
<td>output clock domain</td>
</tr>
<tr>
<td>In_Data</td>
<td>in</td>
<td>std_logic_vector(INPUT_BITS - 1 downto 0)</td>
<td>input word</td>
</tr>
<tr>
<td>Out_Data</td>
<td>out</td>
<td>std_logic_vector(OUTPUT_BITS - 1 downto 0)</td>
<td>output word</td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>WordBoundary</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>WordBoundary_d</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>Align</td>
<td>std_logic</td>
<td></td>
</tr>
<tr>
<td>Data_d</td>
<td>std_logic_vector(INPUT_BITS - 1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>DataIn</td>
<td>std_logic_vector(INPUT_BITS - 1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>DataOut_d</td>
<td>std_logic_vector(OUTPUT_BITS - 1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>MuxInput</td>
<td>T_MUX_INPUT(2**COUNTER_BITS - 1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>MuxOutput</td>
<td>std_logic_vector(OUTPUT_BITS - 1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>MuxCounter_us</td>
<td>unsigned(COUNTER_BITS - 1 downto 0)</td>
<td></td>
</tr>
<tr>
<td>MuxSelect_us</td>
<td>unsigned(COUNTER_BITS - 1 downto 0)</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BIT_RATIO</td>
<td>REAL</td>
<td>real(INPUT_BITS) / real(OUTPUT_BITS)</td>
<td></td>
</tr>
<tr>
<td>COUNTER_BITS</td>
<td>positive</td>
<td>log2ceil(integer(BIT_RATIO))</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="types">Types</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>T_MUX_INPUT</td>
<td></td>
<td></td>
</tr>
</tbody>
</table><br><br><br><br><br><br>