<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::ConvergingVLIWScheduler Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html">ConvergingVLIWScheduler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classllvm_1_1ConvergingVLIWScheduler-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::ConvergingVLIWScheduler Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::ConvergingVLIWScheduler:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ConvergingVLIWScheduler__inherit__graph.png" border="0" usemap="#llvm_1_1ConvergingVLIWScheduler_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1ConvergingVLIWScheduler_inherit__map" id="llvm_1_1ConvergingVLIWScheduler_inherit__map">
<area shape="rect" id="node2" href="classllvm_1_1MachineSchedStrategy.html" title="llvm::MachineSchedStrategy" alt="" coords="15,5,219,32"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::ConvergingVLIWScheduler:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ConvergingVLIWScheduler__coll__graph.png" border="0" usemap="#llvm_1_1ConvergingVLIWScheduler_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1ConvergingVLIWScheduler_coll__map" id="llvm_1_1ConvergingVLIWScheduler_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1MachineSchedStrategy.html" title="llvm::MachineSchedStrategy" alt="" coords="15,5,219,32"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:ada28fa5a1564dfe62fc2d7e7ecb4fb2c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#ada28fa5a1564dfe62fc2d7e7ecb4fb2ca40f7f0675083aaa0ae6f43946859c03b">TopQID</a> = 1, 
<a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#ada28fa5a1564dfe62fc2d7e7ecb4fb2ca0644396ca457428e0f89e799f32a1906">BotQID</a> = 2, 
<a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#ada28fa5a1564dfe62fc2d7e7ecb4fb2ca2ec88327b6f9d8705576e81f14e6a2fc">LogMaxQID</a> = 2
 }</td></tr>
<tr class="memdesc:ada28fa5a1564dfe62fc2d7e7ecb4fb2c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">SUnit::NodeQueueId</a>: 0 (none), 1 (top), 2 (bot), 3 (both)  <a href="classllvm_1_1ConvergingVLIWScheduler.html#ada28fa5a1564dfe62fc2d7e7ecb4fb2c">More...</a><br/></td></tr>
<tr class="separator:ada28fa5a1564dfe62fc2d7e7ecb4fb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:aeb7ccdb955d8d00eb2e06f255a5da223"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#aeb7ccdb955d8d00eb2e06f255a5da223">ConvergingVLIWScheduler</a> ()</td></tr>
<tr class="separator:aeb7ccdb955d8d00eb2e06f255a5da223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef655ef720977fd68fbd4bf24b5ab3d8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#aef655ef720977fd68fbd4bf24b5ab3d8">initialize</a> (<a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *dag) override</td></tr>
<tr class="memdesc:aef655ef720977fd68fbd4bf24b5ab3d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the strategy after building the DAG for a new region.  <a href="#aef655ef720977fd68fbd4bf24b5ab3d8">More...</a><br/></td></tr>
<tr class="separator:aef655ef720977fd68fbd4bf24b5ab3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bee087d8d270d2eb8823dc5b9dd4e0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a3bee087d8d270d2eb8823dc5b9dd4e0e">pickNode</a> (<a class="el" href="classbool.html">bool</a> &amp;IsTopNode) override</td></tr>
<tr class="memdesc:a3bee087d8d270d2eb8823dc5b9dd4e0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pick the best node to balance the schedule. Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a>.  <a href="#a3bee087d8d270d2eb8823dc5b9dd4e0e">More...</a><br/></td></tr>
<tr class="separator:a3bee087d8d270d2eb8823dc5b9dd4e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab76f5e165cdf261f940b854e739a789b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#ab76f5e165cdf261f940b854e739a789b">schedNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> IsTopNode) override</td></tr>
<tr class="separator:ab76f5e165cdf261f940b854e739a789b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8c1e5b05c8d75032ef68b1282aef2b2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#ad8c1e5b05c8d75032ef68b1282aef2b2">releaseTopNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) override</td></tr>
<tr class="separator:ad8c1e5b05c8d75032ef68b1282aef2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a241c866b4c0500ad383acfd1d87d3983"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a241c866b4c0500ad383acfd1d87d3983">releaseBottomNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) override</td></tr>
<tr class="separator:a241c866b4c0500ad383acfd1d87d3983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79b797089947789681df45ea27014104"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a79b797089947789681df45ea27014104">ReportPackets</a> ()</td></tr>
<tr class="separator:a79b797089947789681df45ea27014104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1MachineSchedStrategy"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1MachineSchedStrategy')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1MachineSchedStrategy.html">llvm::MachineSchedStrategy</a></td></tr>
<tr class="memitem:aaaecfbf710a0963f957ed2ef002caa66 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#aaaecfbf710a0963f957ed2ef002caa66">~MachineSchedStrategy</a> ()</td></tr>
<tr class="separator:aaaecfbf710a0963f957ed2ef002caa66 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ec4fd225f0e252e6dfabc03d0903bf inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">initPolicy</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> Begin, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> End, <a class="el" href="classunsigned.html">unsigned</a> NumRegionInstrs)</td></tr>
<tr class="memdesc:ae3ec4fd225f0e252e6dfabc03d0903bf inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optionally override the per-region scheduling policy.  <a href="#ae3ec4fd225f0e252e6dfabc03d0903bf">More...</a><br/></td></tr>
<tr class="separator:ae3ec4fd225f0e252e6dfabc03d0903bf inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d54e917bcbe822353364a34648f5840 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a1d54e917bcbe822353364a34648f5840">shouldTrackPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a1d54e917bcbe822353364a34648f5840 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9b2f5ad8048d175fc88cbd6684ac720 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">registerRoots</a> ()</td></tr>
<tr class="separator:af9b2f5ad8048d175fc88cbd6684ac720 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8386beb0371134711bb85e91c5e616 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">scheduleTree</a> (<a class="el" href="classunsigned.html">unsigned</a> SubtreeID)</td></tr>
<tr class="memdesc:a3a8386beb0371134711bb85e91c5e616 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scheduler callback to notify that a new subtree is scheduled.  <a href="#a3a8386beb0371134711bb85e91c5e616">More...</a><br/></td></tr>
<tr class="separator:a3a8386beb0371134711bb85e91c5e616 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:adb98e755dacbd7d91a9910fe4dcea63c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#adb98e755dacbd7d91a9910fe4dcea63c">pickNodeBidrectional</a> (<a class="el" href="classbool.html">bool</a> &amp;IsTopNode)</td></tr>
<tr class="memdesc:adb98e755dacbd7d91a9910fe4dcea63c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pick the best candidate node from either the top or bottom queue.  <a href="#adb98e755dacbd7d91a9910fe4dcea63c">More...</a><br/></td></tr>
<tr class="separator:adb98e755dacbd7d91a9910fe4dcea63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64a330eb150020132eb5c092cb3f454"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#af64a330eb150020132eb5c092cb3f454">SchedulingCost</a> (<a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, SchedCandidate &amp;Candidate, <a class="el" href="structllvm_1_1RegPressureDelta.html">RegPressureDelta</a> &amp;Delta, <a class="el" href="classbool.html">bool</a> verbose)</td></tr>
<tr class="separator:af64a330eb150020132eb5c092cb3f454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5417fc48b8edec3f301038df41a03f3"><td class="memItemLeft" align="right" valign="top">CandResult&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#ae5417fc48b8edec3f301038df41a03f3">pickNodeFromQueue</a> (<a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker, SchedCandidate &amp;Candidate)</td></tr>
<tr class="separator:ae5417fc48b8edec3f301038df41a03f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afec35bee0d5627e1af26c329a8ff7515"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#afec35bee0d5627e1af26c329a8ff7515">traceCandidate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *Label, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> <a class="el" href="Mips16ISelLowering_8cpp.html#a2748566f4c443ee77aa831e63dbb5ebe">P</a>=<a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a>())</td></tr>
<tr class="separator:afec35bee0d5627e1af26c329a8ff7515"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html">ConvergingVLIWScheduler</a> shrinks the unscheduled zone using heuristics to balance the schedule. </p>

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8h_source.html#l00111">111</a> of file <a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>.</p>
</div><h2 class="groupheader">Member Enumeration Documentation</h2>
<a class="anchor" id="ada28fa5a1564dfe62fc2d7e7ecb4fb2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">SUnit::NodeQueueId</a>: 0 (none), 1 (top), 2 (bot), 3 (both) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="ada28fa5a1564dfe62fc2d7e7ecb4fb2ca40f7f0675083aaa0ae6f43946859c03b"></a>TopQID</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ada28fa5a1564dfe62fc2d7e7ecb4fb2ca0644396ca457428e0f89e799f32a1906"></a>BotQID</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ada28fa5a1564dfe62fc2d7e7ecb4fb2ca2ec88327b6f9d8705576e81f14e6a2fc"></a>LogMaxQID</em>&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8h_source.html#l00202">202</a> of file <a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="aeb7ccdb955d8d00eb2e06f255a5da223"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::ConvergingVLIWScheduler::ConvergingVLIWScheduler </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8h_source.html#l00208">208</a> of file <a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="aef655ef720977fd68fbd4bf24b5ab3d8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ConvergingVLIWScheduler::initialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *&#160;</td>
          <td class="paramname"><em>DAG</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize the strategy after building the DAG for a new region. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a42eed718d961aaef1f3715e91e3ccaf7">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00198">198</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00709">llvm::TargetInstrInfo::CreateTargetMIHazardRecognizer()</a>, <a class="el" href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">llvm::ForceBottomUp</a>, <a class="el" href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">llvm::ForceTopDown</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00066">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00075">llvm::TargetSchedModel::getInstrItineraries()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00169">llvm::ScheduleDAGInstrs::getSchedModel()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00100">llvm::TargetMachine::getSubtargetImpl()</a>, <a class="el" href="MachineFunction_8h_source.html#l00172">llvm::MachineFunction::getTarget()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00563">llvm::ScheduleDAG::MF</a>, and <a class="el" href="SystemZISelLowering_8h_source.html#l00063">llvm::SystemZISD::TM</a>.</p>

</div>
</div>
<a class="anchor" id="a3bee087d8d270d2eb8823dc5b9dd4e0e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * ConvergingVLIWScheduler::pickNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsTopNode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pick the best node to balance the schedule. Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a>. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#aab4a16da4cdec2f4f4a3175834ccd4c1">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00642">642</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00288">llvm::ScheduleDAGMI::bottom()</a>, <a class="el" href="Debug_8cpp_source.html#l00113">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00093">DEBUG</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00316">llvm::SUnit::dump()</a>, <a class="el" href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">llvm::ForceBottomUp</a>, <a class="el" href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">llvm::ForceTopDown</a>, <a class="el" href="MachineScheduler_8h_source.html#l00402">llvm::ScheduleDAGMILive::getBotRPTracker()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00398">llvm::ScheduleDAGMILive::getTopRPTracker()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00476">llvm::SUnit::isBottomReady()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00473">llvm::SUnit::isTopReady()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00584">pickNodeBidrectional()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00539">pickNodeFromQueue()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00287">llvm::ScheduleDAGMI::top()</a>.</p>

</div>
</div>
<a class="anchor" id="adb98e755dacbd7d91a9910fe4dcea63c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * ConvergingVLIWScheduler::pickNodeBidrectional </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsTopNode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pick the best candidate node from either the top or bottom queue. </p>

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00584">584</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00402">llvm::ScheduleDAGMILive::getBotRPTracker()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00398">llvm::ScheduleDAGMILive::getTopRPTracker()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00539">pickNodeFromQueue()</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00642">pickNode()</a>.</p>

</div>
</div>
<a class="anchor" id="ae5417fc48b8edec3f301038df41a03f3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">ConvergingVLIWScheduler::CandResult ConvergingVLIWScheduler::pickNodeFromQueue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;&#160;</td>
          <td class="paramname"><em>Q</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;&#160;</td>
          <td class="paramname"><em>RPTracker</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SchedCandidate &amp;&#160;</td>
          <td class="paramname"><em>Candidate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Pick the best candidate from the top queue.</p>
<p>TODO: getMaxPressureDelta results can be mostly cached for each <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> during DAG building. To adjust for the current scheduling location we need to maintain the number of vreg uses remaining to be top-scheduled. </p>

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00539">539</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00497">llvm::ReadyQueue::begin()</a>, <a class="el" href="Debug_8h_source.html#l00093">DEBUG</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00492">llvm::ReadyQueue::dump()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00499">llvm::ReadyQueue::end()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00407">llvm::ScheduleDAGMILive::getRegionCriticalPSets()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00405">llvm::ScheduleDAGMILive::getRegPressure()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="RegisterPressure_8h_source.html#l00032">llvm::RegisterPressure::MaxSetPressure</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00473">SchedulingCost()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00415">traceCandidate()</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00642">pickNode()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00584">pickNodeBidrectional()</a>.</p>

</div>
</div>
<a class="anchor" id="a241c866b4c0500ad383acfd1d87d3983"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ConvergingVLIWScheduler::releaseBottomNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>When all successor dependencies have been resolved, free this node for bottom-up scheduling. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#aee56664b72ea174c22ef095dc828a0b5">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00244">244</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00318">llvm::SUnit::BotReadyCycle</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00303">llvm::SUnit::isScheduled</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00276">llvm::SUnit::Succs</a>.</p>

</div>
</div>
<a class="anchor" id="ad8c1e5b05c8d75032ef68b1282aef2b2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ConvergingVLIWScheduler::releaseTopNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>When all predecessor dependencies have been resolved, free this node for top-down scheduling. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a870625307391612fc91db410cf9820b0">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00227">227</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00303">llvm::SUnit::isScheduled</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00275">llvm::SUnit::Preds</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00317">llvm::SUnit::TopReadyCycle</a>.</p>

</div>
</div>
<a class="anchor" id="a79b797089947789681df45ea27014104"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::ConvergingVLIWScheduler::ReportPackets </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8h_source.html#l00222">222</a> of file <a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab76f5e165cdf261f940b854e739a789b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ConvergingVLIWScheduler::schedNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsTopNode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Update the scheduler's state after scheduling a node. This is the same node that was just returned by <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a3bee087d8d270d2eb8823dc5b9dd4e0e" title="Pick the best node to balance the schedule. Implements MachineSchedStrategy. ">pickNode()</a>. However, <a class="el" href="classllvm_1_1VLIWMachineScheduler.html">VLIWMachineScheduler</a> needs to update it's state based on the current cycle before <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> does. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3be6a6d3b879d048d8df6ae13c7b9698">llvm::MachineSchedStrategy</a>.</p>

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00690">690</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00318">llvm::SUnit::BotReadyCycle</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00317">llvm::SUnit::TopReadyCycle</a>.</p>

</div>
</div>
<a class="anchor" id="af64a330eb150020132eb5c092cb3f454"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ConvergingVLIWScheduler::SchedulingCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;&#160;</td>
          <td class="paramname"><em>Q</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SchedCandidate &amp;&#160;</td>
          <td class="paramname"><em>Candidate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1RegPressureDelta.html">RegPressureDelta</a> &amp;&#160;</td>
          <td class="paramname"><em>Delta</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>verbose</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Single point to compute overall scheduling cost. TODO: More heuristics will be used soon. </p>

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00473">473</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="RegisterPressure_8h_source.html#l00193">llvm::RegPressureDelta::CriticalMax</a>, <a class="el" href="Debug_8cpp_source.html#l00113">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00093">DEBUG</a>, <a class="el" href="RegisterPressure_8h_source.html#l00192">llvm::RegPressureDelta::Excess</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00469">FactorOne</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00423">llvm::SUnit::getDepth()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00431">llvm::SUnit::getHeight()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00482">llvm::ReadyQueue::getID()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00430">getSingleUnscheduledPred()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00448">getSingleUnscheduledSucc()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00118">llvm::PressureChange::getUnitInc()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00303">llvm::SUnit::isScheduled</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00304">llvm::SUnit::isScheduleHigh</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00275">llvm::SUnit::Preds</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00466">PriorityOne</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00467">PriorityTwo</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00468">ScaleTwo</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00276">llvm::SUnit::Succs</a>, and <a class="el" href="HexagonMachineScheduler_8h_source.html#l00203">TopQID</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00539">pickNodeFromQueue()</a>.</p>

</div>
</div>
<a class="anchor" id="afec35bee0d5627e1af26c329a8ff7515"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ConvergingVLIWScheduler::traceCandidate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td>
          <td class="paramname"><em>Label</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;&#160;</td>
          <td class="paramname"><em>Q</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a>&#160;</td>
          <td class="paramname"><em>P</em> = <code><a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a>()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00415">415</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="Debug_8cpp_source.html#l00113">llvm::dbgs()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00316">llvm::SUnit::dump()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00484">llvm::ReadyQueue::getName()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00111">llvm::PressureChange::getPSet()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a3c2bb9e82e28af11ea7a7deaef40aea4">llvm::TargetRegisterInfo::getRegPressureSetName()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00118">llvm::PressureChange::getUnitInc()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00109">llvm::PressureChange::isValid()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::TRI</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00539">pickNodeFromQueue()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a></li>
<li><a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a></li>
</ul>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 01:09:48 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
