FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * arch/sh/drivers/dma/dma-pvr2.c
 *
 * NEC PowerVR 2 (Dreamcast) DMA support
 *
/* bench 1914.0.0 bfa973b946ed */
/* bench 1914.0.1 5f4b8fdeabbb */
/* bench 1914.0.2 593f80e00093 */
/* bench 1914.0.3 a5fe0870d463 */
/* bench 1914.0.4 045ec22fa785 */
/* bench 1914.0.5 757e086dd42e */
/* bench 1914.0.6 db5095c91d4d */
/* bench 8064.2.0 0ba20689eaf2 */
/* bench 8064.2.1 9aafdd6562ae */
/* bench 8064.2.2 bf3078c6e474 */
/* bench 8064.2.3 f991d52937de */
/* bench 8064.2.4 6c7997c2cf40 */
/* bench 8064.2.5 8a7f9b8413d7 */
/* bench 8064.2.6 bacb9884d6f3 */
/* bench 8064.2.7 ce19dd2f8805 */
/* bench 8064.2.8 29e705a81bc7 */
/* bench 8064.2.9 460f1dcb0a78 */
/* bench 8064.2.10 4b7667daf444 */
/* bench 8064.2.11 55efc195b9ab */
/* bench 8064.2.12 44deb6893a27 */
/* bench 8064.2.13 2d4ac407d317 */
/* bench 8064.2.14 8daa59c8b8af */
/* bench 8064.2.15 d06a079ba5ec */
/* bench 8064.2.16 98de3a1b9b66 */
/* bench 8064.2.17 b99f82c31cae */
#include <linux/init.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/interrupt.h>
#include <mach/sysasic.h>
#include <mach/dma.h>
#include <asm/dma.h>
#include <asm/io.h>

static unsigned int xfer_complete;
static int count;

static irqreturn_t pvr2_dma_interrupt(int irq, void *dev_id)
{
	if (get_dma_residue(PVR2_CASCADE_CHAN)) {
		printk(KERN_WARNING "DMA: SH DMAC did not complete transfer "
		       "on channel %d, waiting..\n", PVR2_CASCADE_CHAN);
		dma_wait_for_completion(PVR2_CASCADE_CHAN);
	}

	if (count++ < 10)
		pr_debug("Got a pvr2 dma interrupt for channel %d\n",
			 irq - HW_EVENT_PVR2_DMA);

	xfer_complete = 1;

	return IRQ_HANDLED;
}

static int pvr2_request_dma(struct dma_channel *chan)
{
	if (__raw_readl(PVR2_DMA_MODE) != 0)
		return -EBUSY;

	__raw_writel(0, PVR2_DMA_LMMODE0);

	return 0;
}

static int pvr2_get_dma_residue(struct dma_channel *chan)
{
	return xfer_complete == 0;
}

static int pvr2_xfer_dma(struct dma_channel *chan)
{
	if (chan->sar || !chan->dar)
		return -EINVAL;

	xfer_complete = 0;

	__raw_writel(chan->dar, PVR2_DMA_ADDR);
	__raw_writel(chan->count, PVR2_DMA_COUNT);
	__raw_writel(chan->mode & DMA_MODE_MASK, PVR2_DMA_MODE);

	return 0;
}

static struct dma_ops pvr2_dma_ops = {
	.request	= pvr2_request_dma,
	.get_residue	= pvr2_get_dma_residue,
	.xfer		= pvr2_xfer_dma,
};

static struct dma_info pvr2_dma_info = {
	.name		= "pvr2_dmac",
	.nr_channels	= 1,
	.ops		= &pvr2_dma_ops,
	.flags		= DMAC_CHANNELS_TEI_CAPABLE,
};

static int __init pvr2_dma_init(void)
{
	if (request_irq(HW_EVENT_PVR2_DMA, pvr2_dma_interrupt, 0,
			"pvr2 DMA handler", NULL))
		pr_err("Failed to register pvr2 DMA handler interrupt\n");
	request_dma(PVR2_CASCADE_CHAN, "pvr2 cascade");

	return register_dmac(&pvr2_dma_info);
}

static void __exit pvr2_dma_exit(void)
{
	free_dma(PVR2_CASCADE_CHAN);
	free_irq(HW_EVENT_PVR2_DMA, 0);
	unregister_dmac(&pvr2_dma_info);
}

subsys_initcall(pvr2_dma_init);
module_exit(pvr2_dma_exit);

MODULE_AUTHOR("Paul Mundt <lethal@linux-sh.org>");
MODULE_DESCRIPTION("NEC PowerVR 2 DMA driver");
MODULE_LICENSE("GPL v2");
