<div id="pf47" class="pf w0 h0" data-page-no="47"><div class="pc pc47 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg47.png"/><div class="t m0 x9 he ybe ff1 fs1 fc0 sc0 ls0 ws0">3.5.2<span class="_ _b"> </span>OSC Configuration</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">This section summarizes how the module has been configured in the chip. For a</div><div class="t m0 x9 hf y282 ff3 fs5 fc0 sc0 ls0 ws0">comprehensive description of the module itself, see the moduleâ€™s dedicated chapter.</div><div class="c x8c y522 w10 h20"><div class="t m2 xc9 h1a y523 ff2 fsb fc0 sc0 ls0 ws0">Signal multiplexing</div><div class="t m0 xab h1a y37c ff2 fsb fc0 sc0 ls0">Register</div><div class="t m0 xab h1a y37d ff2 fsb fc0 sc0 ls0">access</div><div class="t m0 xac h1a y37e ff2 fsb fc0 sc0 ls0">Peripheral</div><div class="t m0 xad h1a y37f ff2 fsb fc0 sc0 ls0">bridge</div><div class="t m0 xc8 h19 y524 ff2 fsa fc0 sc0 ls0 ws0">System oscillator</div><div class="t m2 xc0 h1a y525 ff2 fsb fc0 sc0 ls0">MCG</div><div class="t m0 x2a h1a y526 ff2 fsb fc0 sc0 ls0 ws0">Module signals</div><div class="t m2 xc0 h1a y527 ff2 fsb fc0 sc0 ls0">RTC</div></div><div class="t m0 x20 h9 y528 ff1 fs2 fc0 sc0 ls0 ws0">Figure 3-15. OSC configuration</div><div class="t m0 x8 h9 y529 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-25.<span class="_ _1a"> </span>Reference links to related information</div><div class="t m0 x37 h10 y52a ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x50 h7 y52b ff2 fs4 fc0 sc0 ls0 ws0">Full description<span class="_ _34"> </span>OSC<span class="_ _e2"> </span><span class="fc1">OSC</span></div><div class="t m0 x4b h7 y52c ff2 fs4 fc0 sc0 ls0 ws0">System memory map<span class="_ _12"> </span><span class="fc1">System memory map</span></div><div class="t m0 x94 h7 y52d ff2 fs4 fc0 sc0 ls0 ws1a8">Clocking <span class="fc1 ws0">Clock distribution</span></div><div class="t m0 x88 h7 y52e ff2 fs4 fc0 sc0 ls0 ws0">Power management<span class="_ _6b"> </span><span class="fc1">Power management</span></div><div class="t m0 x33 h7 y52f ff2 fs4 fc0 sc0 ls0 ws0">Signal multiplexing<span class="_ _50"> </span>Port control<span class="_ _c4"> </span><span class="fc1">Signal multiplexing</span></div><div class="t m0 x50 h7 y530 ff2 fs4 fc0 sc0 ls0 ws0">Full description<span class="_ _71"> </span>MCG<span class="_ _e1"> </span><span class="fc1">MCG</span></div><div class="t m0 x9 h1b y531 ff1 fsc fc0 sc0 ls0 ws0">3.5.2.1<span class="_ _b"> </span>OSC modes of operation with MCG and RTC</div><div class="t m0 x9 hf y532 ff3 fs5 fc0 sc0 ls0 ws0">The most common method of controlling the OSC block is through MCG clock source</div><div class="t m0 x9 hf y533 ff3 fs5 fc0 sc0 ls0 ws0">selection MCG_C1[CLKS] and the MCG_C2 register bits to configure the oscillator</div><div class="t m0 x9 hf y534 ff3 fs5 fc0 sc0 ls0 ws0">frequency range, gain-mode, and for crystal or external clock operation. The OSC_CR</div><div class="t m0 x9 hf y535 ff3 fs5 fc0 sc0 ls0 ws0">also provides control for enabling the OSC and configuring internal load capacitors for</div><div class="t m0 x9 hf y536 ff3 fs5 fc0 sc0 ls0 ws0">the EXTAL and XTAL pins. See the OSC and MCG chapters for more details.</div><div class="t m0 x9 hf y537 ff3 fs5 fc0 sc0 ls0 ws0">The RTC_CR[OSCE] bit has overriding control over the MCG and OSC_CR enable</div><div class="t m0 x9 hf y538 ff3 fs5 fc0 sc0 ls0 ws0">functions. When RTC_CR[OSCE] is set, the OSC is configured for low frequency, low</div><div class="t m0 x9 hf y539 ff3 fs5 fc0 sc0 ls0 ws0">power and the RTC_CR[SCxP] bits override the OSC_CR[SCxP] bits to control the</div><div class="t m0 x9 hf y53a ff3 fs5 fc0 sc0 ls0 ws0">internal capacitance configuration. See the RTC chapter for more details.</div><div class="t m0 x79 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 3 Chip Configuration</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _9"> </span>71</div><a class="l" href="#pf195" data-dest-detail='[405,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:397.049000px;bottom:419.139000px;width:19.503000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf69" data-dest-detail='[105,"XYZ",null,457.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:364.293000px;bottom:403.639000px;width:85.014000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf73" data-dest-detail='[115,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:372.542000px;bottom:388.139000px;width:68.517000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf89" data-dest-detail='[137,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:366.534000px;bottom:372.639000px;width:80.532000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf9f" data-dest-detail='[159,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:369.288000px;bottom:357.139000px;width:75.024000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf16f" data-dest-detail='[367,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:396.302000px;bottom:341.639000px;width:20.997000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
