INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/and_Gate/and_Gate.srcs/sources_1/new/and_GATE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and_GATE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/cap1/and_Gate/and_Gate.srcs/sim_1/new/st_and_GATE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_and_GATE
