{"global_id":"<distr__uniform__int__UniformInt<std__simd__Simd<i64, LANES>> as distr__uniform__UniformSampler>__sample","cdg":"{\"nodes\":[42069,6,14,15,16,3,4,5,0,1,2,7,8,9,10,11,12,13],\"node_holes\":[],\"edge_property\":\"directed\",\"edges\":[[1,2,1],[1,3,1],[1,4,1],[1,5,1],[1,6,1],[1,7,1],[0,8,1],[0,9,1],[0,10,1],[0,1,1],[0,11,1],[0,12,1],[0,13,1],[0,14,1],[0,15,1],[0,16,1],[0,17,1],[0,0,1]]}","cdg_dot":"digraph {\n    0 [ label = \"42069\" ]\n    1 [ label = \"6\" ]\n    2 [ label = \"14\" ]\n    3 [ label = \"15\" ]\n    4 [ label = \"16\" ]\n    5 [ label = \"3\" ]\n    6 [ label = \"4\" ]\n    7 [ label = \"5\" ]\n    8 [ label = \"0\" ]\n    9 [ label = \"1\" ]\n    10 [ label = \"2\" ]\n    11 [ label = \"7\" ]\n    12 [ label = \"8\" ]\n    13 [ label = \"9\" ]\n    14 [ label = \"10\" ]\n    15 [ label = \"11\" ]\n    16 [ label = \"12\" ]\n    17 [ label = \"13\" ]\n    1 -> 2 [ label = \"1\" ]\n    1 -> 3 [ label = \"1\" ]\n    1 -> 4 [ label = \"1\" ]\n    1 -> 5 [ label = \"1\" ]\n    1 -> 6 [ label = \"1\" ]\n    1 -> 7 [ label = \"1\" ]\n    0 -> 8 [ label = \"1\" ]\n    0 -> 9 [ label = \"1\" ]\n    0 -> 10 [ label = \"1\" ]\n    0 -> 1 [ label = \"1\" ]\n    0 -> 11 [ label = \"1\" ]\n    0 -> 12 [ label = \"1\" ]\n    0 -> 13 [ label = \"1\" ]\n    0 -> 14 [ label = \"1\" ]\n    0 -> 15 [ label = \"1\" ]\n    0 -> 16 [ label = \"1\" ]\n    0 -> 17 [ label = \"1\" ]\n    0 -> 0 [ label = \"1\" ]\n}\n","cfg":"digraph {\n    0 [ label = \"0\" ]\n    1 [ label = \"1\" ]\n    2 [ label = \"2\" ]\n    3 [ label = \"3\" ]\n    4 [ label = \"4\" ]\n    5 [ label = \"5\" ]\n    6 [ label = \"6\" ]\n    7 [ label = \"14\" ]\n    8 [ label = \"7\" ]\n    9 [ label = \"15\" ]\n    10 [ label = \"8\" ]\n    11 [ label = \"16\" ]\n    12 [ label = \"9\" ]\n    13 [ label = \"10\" ]\n    14 [ label = \"11\" ]\n    15 [ label = \"12\" ]\n    16 [ label = \"13\" ]\n    17 [ label = \"42069\" ]\n    0 -> 1 [ label = \"1\" ]\n    1 -> 2 [ label = \"1\" ]\n    2 -> 3 [ label = \"1\" ]\n    3 -> 4 [ label = \"1\" ]\n    4 -> 5 [ label = \"1\" ]\n    5 -> 6 [ label = \"1\" ]\n    6 -> 7 [ label = \"1\" ]\n    6 -> 8 [ label = \"1\" ]\n    7 -> 9 [ label = \"1\" ]\n    8 -> 10 [ label = \"1\" ]\n    9 -> 11 [ label = \"1\" ]\n    10 -> 12 [ label = \"1\" ]\n    11 -> 3 [ label = \"1\" ]\n    12 -> 13 [ label = \"1\" ]\n    13 -> 14 [ label = \"1\" ]\n    14 -> 15 [ label = \"1\" ]\n    15 -> 16 [ label = \"1\" ]\n    16 -> 17 [ label = \"1\" ]\n}\n","truncated_cfg":"digraph {\n    0 [ label = \"0\" ]\n    1 [ label = \"1\" ]\n    2 [ label = \"2\" ]\n    3 [ label = \"3\" ]\n    4 [ label = \"4\" ]\n    5 [ label = \"5\" ]\n    6 [ label = \"6\" ]\n    7 [ label = \"14\" ]\n    8 [ label = \"7\" ]\n    9 [ label = \"15\" ]\n    10 [ label = \"8\" ]\n    11 [ label = \"16\" ]\n    12 [ label = \"9\" ]\n    13 [ label = \"10\" ]\n    14 [ label = \"11\" ]\n    15 [ label = \"12\" ]\n    16 [ label = \"13\" ]\n    17 [ label = \"42069\" ]\n    0 -> 1 [ label = \"1\" ]\n    1 -> 2 [ label = \"1\" ]\n    2 -> 3 [ label = \"1\" ]\n    3 -> 4 [ label = \"1\" ]\n    4 -> 5 [ label = \"1\" ]\n    5 -> 6 [ label = \"1\" ]\n    6 -> 7 [ label = \"1\" ]\n    6 -> 8 [ label = \"1\" ]\n    7 -> 9 [ label = \"1\" ]\n    8 -> 10 [ label = \"1\" ]\n    9 -> 11 [ label = \"1\" ]\n    10 -> 12 [ label = \"1\" ]\n    11 -> 3 [ label = \"1\" ]\n    12 -> 13 [ label = \"1\" ]\n    13 -> 14 [ label = \"1\" ]\n    14 -> 15 [ label = \"1\" ]\n    15 -> 16 [ label = \"1\" ]\n    16 -> 17 [ label = \"1\" ]\n}\n","constant_pool":[],"branches":2,"assertions":0,"locals":["_0 -> LocalDecl { mutability: Mut, local_info: Clear, ty: std::simd::Simd<i64, LANES/#0>, user_ty: None, source_info: SourceInfo { span: src/distr/uniform_int.rs:347:63: 347:70 (#308), scope: scope[0] } }","_1 -> LocalDecl { mutability: Not, local_info: Clear, ty: &'{erased} distr::uniform::int::UniformInt<std::simd::Simd<i64, LANES/#0>>, user_ty: None, source_info: SourceInfo { span: src/distr/uniform_int.rs:347:40: 347:45 (#308), scope: scope[0] } }","_2 -> LocalDecl { mutability: Not, local_info: Clear, ty: &'{erased} mut R/#1, user_ty: None, source_info: SourceInfo { span: src/distr/uniform_int.rs:347:47: 347:50 (#308), scope: scope[0] } }","_3 -> LocalDecl { mutability: Not, local_info: Clear, ty: std::simd::Simd<u64, LANES/#0>, user_ty: None, source_info: SourceInfo { span: src/distr/uniform_int.rs:348:21: 348:26 (#308), scope: scope[0] } }","_4 -> LocalDecl { mutability: Mut, local_info: Clear, ty: std::simd::Simd<i64, LANES/#0>, user_ty: None, source_info: SourceInfo { span: src/distr/uniform_int.rs:348:53: 348:63 (#308), scope: scope[0] } }","_5 -> LocalDecl { mutability: Not, local_info: Clear, ty: std::simd::Simd<u64, LANES/#0>, user_ty: None, source_info: SourceInfo { span: src/distr/uniform_int.rs:349:21: 349:27 (#308), scope: scope[1] } }","_6 -> LocalDecl { mutability: Mut, local_info: Clear, ty: std::simd::Simd<i64, LANES/#0>, user_ty: None, source_info: SourceInfo { span: src/distr/uniform_int.rs:349:54: 349:65 (#308), scope: scope[0] } }","_7 -> LocalDecl { mutability: Mut, local_info: Clear, ty: std::simd::Simd<u64, LANES/#0>, user_ty: None, source_info: SourceInfo { span: src/distr/uniform_int.rs:360:21: 360:26 (#308), scope: scope[2] } }","_8 -> LocalDecl { mutability: Not, local_info: Clear, ty: std::simd::Simd<u64, LANES/#0>, user_ty: None, source_info: SourceInfo { span: src/distr/uniform_int.rs:362:26: 362:28 (#308), scope: scope[3] } }","_9 -> LocalDecl { mutability: Not, local_info: Clear, ty: std::simd::Simd<u64, LANES/#0>, user_ty: None, source_info: SourceInfo { span: src/distr/uniform_int.rs:362:30: 362:32 (#308), scope: scope[3] } }","_10 -> LocalDecl { mutability: Mut, local_info: Clear, ty: (std::simd::Simd<u64, LANES/#0>, std::simd::Simd<u64, LANES/#0>), user_ty: None, source_info: SourceInfo { span: src/distr/uniform_int.rs:362:36: 362:49 (#308), scope: scope[0] } }","_11 -> LocalDecl { mutability: Mut, local_info: Clear, ty: std::simd::Simd<u64, LANES/#0>, user_ty: None, source_info: SourceInfo { span: src/distr/uniform_int.rs:362:36: 362:37 (#308), scope: scope[0] } }","_12 -> LocalDecl { mutability: Not, local_info: Clear, ty: std::simd::Mask<i64, LANES/#0>, user_ty: None, source_info: SourceInfo { span: src/distr/uniform_int.rs:363:25: 363:29 (#308), scope: scope[4] } }","_13 -> LocalDecl { mutability: Mut, local_info: Clear, ty: bool, user_ty: None, source_info: SourceInfo { span: src/distr/uniform_int.rs:364:24: 364:34 (#308), scope: scope[0] } }","_14 -> LocalDecl { mutability: Not, local_info: Clear, ty: std::simd::Simd<i64, LANES/#0>, user_ty: None, source_info: SourceInfo { span: src/distr/uniform_int.rs:365:29: 365:31 (#308), scope: scope[5] } }","_15 -> LocalDecl { mutability: Not, local_info: Clear, ty: std::simd::Simd<i64, LANES/#0>, user_ty: None, source_info: SourceInfo { span: src/distr/uniform_int.rs:367:29: 367:35 (#308), scope: scope[6] } }","_16 -> LocalDecl { mutability: Mut, local_info: Clear, ty: std::simd::Simd<i64, LANES/#0>, user_ty: None, source_info: SourceInfo { span: src/distr/uniform_int.rs:367:38: 367:46 (#308), scope: scope[0] } }","_17 -> LocalDecl { mutability: Not, local_info: Clear, ty: std::simd::Simd<i64, LANES/#0>, user_ty: None, source_info: SourceInfo { span: src/distr/uniform_int.rs:371:29: 371:30 (#308), scope: scope[7] } }","_18 -> LocalDecl { mutability: Mut, local_info: Clear, ty: std::simd::Simd<u64, LANES/#0>, user_ty: None, source_info: SourceInfo { span: src/distr/uniform_int.rs:371:51: 371:52 (#308), scope: scope[0] } }","_19 -> LocalDecl { mutability: Mut, local_info: Clear, ty: std::simd::Mask<i64, LANES/#0>, user_ty: None, source_info: SourceInfo { span: src/distr/uniform_int.rs:372:32: 372:61 (#308), scope: scope[0] } }","_20 -> LocalDecl { mutability: Mut, local_info: Clear, ty: std::simd::Simd<u64, LANES/#0>, user_ty: None, source_info: SourceInfo { span: src/distr/uniform_int.rs:372:46: 372:60 (#308), scope: scope[0] } }","_21 -> LocalDecl { mutability: Mut, local_info: Clear, ty: std::simd::Simd<u64, LANES/#0>, user_ty: None, source_info: SourceInfo { span: src/distr/uniform_int.rs:375:25: 375:53 (#308), scope: scope[0] } }","_22 -> LocalDecl { mutability: Mut, local_info: Clear, ty: std::simd::Simd<u64, LANES/#0>, user_ty: None, source_info: SourceInfo { span: src/distr/uniform_int.rs:375:37: 375:38 (#308), scope: scope[0] } }","_23 -> LocalDecl { mutability: Mut, local_info: Clear, ty: std::simd::Simd<u64, LANES/#0>, user_ty: None, source_info: SourceInfo { span: src/distr/uniform_int.rs:375:40: 375:52 (#308), scope: scope[0] } }"],"basic_blocks":["0 -> Some(BasicBlockData { statements: [_4 = ((*_1).1: std::simd::Simd<i64, LANES>)], terminator: Some(Terminator { source_info: SourceInfo { span: src/distr/uniform_int.rs:348:53: 348:70 (#308), scope: scope[0] }, kind: _3 = <std::simd::Simd<i64, LANES> as std::simd::num::SimdInt>::cast::<u64>(move _4) -> [return: bb1, unwind unreachable] }), is_cleanup: false })","1 -> Some(BasicBlockData { statements: [_6 = ((*_1).2: std::simd::Simd<i64, LANES>)], terminator: Some(Terminator { source_info: SourceInfo { span: src/distr/uniform_int.rs:349:54: 349:72 (#308), scope: scope[1] }, kind: _5 = <std::simd::Simd<i64, LANES> as std::simd::num::SimdInt>::cast::<u64>(move _6) -> [return: bb2, unwind unreachable] }), is_cleanup: false })","2 -> Some(BasicBlockData { statements: [], terminator: Some(Terminator { source_info: SourceInfo { span: src/distr/uniform_int.rs:360:53: 360:65 (#308), scope: scope[2] }, kind: _7 = <R as rng::Rng>::random::<std::simd::Simd<u64, LANES>>(_2) -> [return: bb3, unwind unreachable] }), is_cleanup: false })","3 -> Some(BasicBlockData { statements: [_11 = _7], terminator: Some(Terminator { source_info: SourceInfo { span: src/distr/uniform_int.rs:362:36: 362:49 (#308), scope: scope[3] }, kind: _10 = <std::simd::Simd<u64, LANES> as distr::utils::WideningMultiply>::wmul(move _11, _3) -> [return: bb4, unwind unreachable] }), is_cleanup: false })","4 -> Some(BasicBlockData { statements: [_8 = (_10.0: std::simd::Simd<u64, LANES>), _9 = (_10.1: std::simd::Simd<u64, LANES>)], terminator: Some(Terminator { source_info: SourceInfo { span: src/distr/uniform_int.rs:363:32: 363:50 (#308), scope: scope[4] }, kind: _12 = <std::simd::Simd<u64, LANES> as std::simd::cmp::SimdPartialOrd>::simd_ge(_9, _5) -> [return: bb5, unwind unreachable] }), is_cleanup: false })","5 -> Some(BasicBlockData { statements: [], terminator: Some(Terminator { source_info: SourceInfo { span: src/distr/uniform_int.rs:364:24: 364:34 (#308), scope: scope[5] }, kind: _13 = std::simd::Mask::<i64, LANES>::all(_12) -> [return: bb6, unwind unreachable] }), is_cleanup: false })","6 -> Some(BasicBlockData { statements: [], terminator: Some(Terminator { source_info: SourceInfo { span: src/distr/uniform_int.rs:364:24: 364:34 (#308), scope: scope[5] }, kind: switchInt(move _13) -> [0: bb14, otherwise: bb7] }), is_cleanup: false })","14 -> Some(BasicBlockData { statements: [_22 = _7], terminator: Some(Terminator { source_info: SourceInfo { span: src/distr/uniform_int.rs:375:40: 375:52 (#308), scope: scope[5] }, kind: _23 = <R as rng::Rng>::random::<std::simd::Simd<u64, LANES>>(_2) -> [return: bb15, unwind unreachable] }), is_cleanup: false })","15 -> Some(BasicBlockData { statements: [], terminator: Some(Terminator { source_info: SourceInfo { span: src/distr/uniform_int.rs:375:25: 375:53 (#308), scope: scope[5] }, kind: _21 = core::core_simd::select::<impl std::simd::Mask<i64, LANES>>::select::<u64>(_12, move _22, move _23) -> [return: bb16, unwind unreachable] }), is_cleanup: false })","16 -> Some(BasicBlockData { statements: [_7 = move _21], terminator: Some(Terminator { source_info: SourceInfo { span: src/distr/uniform_int.rs:361:17: 376:18 (#308), scope: scope[3] }, kind: goto -> bb3 }), is_cleanup: false })","7 -> Some(BasicBlockData { statements: [], terminator: Some(Terminator { source_info: SourceInfo { span: src/distr/uniform_int.rs:365:52: 365:61 (#308), scope: scope[5] }, kind: _14 = <std::simd::Simd<u64, LANES> as std::simd::num::SimdUint>::cast::<i64>(_8) -> [return: bb8, unwind unreachable] }), is_cleanup: false })","8 -> Some(BasicBlockData { statements: [_16 = ((*_1).0: std::simd::Simd<i64, LANES>)], terminator: Some(Terminator { source_info: SourceInfo { span: src/distr/uniform_int.rs:367:38: 367:51 (#308), scope: scope[6] }, kind: _15 = <std::simd::Simd<i64, LANES> as std::ops::Add>::add(move _16, _14) -> [return: bb9, unwind unreachable] }), is_cleanup: false })","9 -> Some(BasicBlockData { statements: [_18 = _7], terminator: Some(Terminator { source_info: SourceInfo { span: src/distr/uniform_int.rs:371:51: 371:59 (#308), scope: scope[7] }, kind: _17 = <std::simd::Simd<u64, LANES> as std::simd::num::SimdUint>::cast::<i64>(move _18) -> [return: bb10, unwind unreachable] }), is_cleanup: false })","10 -> Some(BasicBlockData { statements: [], terminator: Some(Terminator { source_info: SourceInfo { span: src/distr/uniform_int.rs:372:46: 372:60 (#308), scope: scope[8] }, kind: _20 = std::simd::Simd::<u64, LANES>::splat(const 0_u64) -> [return: bb11, unwind unreachable] }), is_cleanup: false })","11 -> Some(BasicBlockData { statements: [], terminator: Some(Terminator { source_info: SourceInfo { span: src/distr/uniform_int.rs:372:32: 372:61 (#308), scope: scope[8] }, kind: _19 = <std::simd::Simd<u64, LANES> as std::simd::cmp::SimdPartialOrd>::simd_gt(_3, move _20) -> [return: bb12, unwind unreachable] }), is_cleanup: false })","12 -> Some(BasicBlockData { statements: [], terminator: Some(Terminator { source_info: SourceInfo { span: src/distr/uniform_int.rs:372:32: 372:79 (#308), scope: scope[8] }, kind: _0 = core::core_simd::select::<impl std::simd::Mask<i64, LANES>>::select::<i64>(move _19, _15, _17) -> [return: bb13, unwind unreachable] }), is_cleanup: false })","13 -> Some(BasicBlockData { statements: [], terminator: Some(Terminator { source_info: SourceInfo { span: src/distr/uniform_int.rs:377:14: 377:14 (#308), scope: scope[0] }, kind: return }), is_cleanup: false })"]}