

================================================================
== Vivado HLS Report for 'mod3'
================================================================
* Date:           Mon Aug 24 20:09:55 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru09
* Solution:       Keypair
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.251|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.25>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%a_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %a) nounwind" [poly.c:5]   --->   Operation 2 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_read, i32 8, i32 15)" [poly.c:10]   --->   Operation 3 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_cast = zext i8 %tmp to i9" [poly.c:10]   --->   Operation 4 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_326 = trunc i16 %a_read to i8" [poly.c:10]   --->   Operation 5 'trunc' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_cast_82 = zext i8 %tmp_326 to i9" [poly.c:10]   --->   Operation 6 'zext' 'tmp_cast_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.71ns)   --->   "%tmp_92 = add i8 %tmp, %tmp_326" [poly.c:10]   --->   Operation 7 'add' 'tmp_92' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (1.71ns)   --->   "%r = add i9 %tmp_cast_82, %tmp_cast" [poly.c:10]   --->   Operation 8 'add' 'r' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_93 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %r, i32 4, i32 8)" [poly.c:11]   --->   Operation 9 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_355_cast = zext i5 %tmp_93 to i6" [poly.c:11]   --->   Operation 10 'zext' 'tmp_355_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_327 = trunc i16 %a_read to i4" [poly.c:5]   --->   Operation 11 'trunc' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_65 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %a_read, i32 8, i32 11)" [poly.c:5]   --->   Operation 12 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_66 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %a_read, i32 8, i32 9)" [poly.c:5]   --->   Operation 13 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_328 = trunc i16 %a_read to i2" [poly.c:5]   --->   Operation 14 'trunc' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.49ns)   --->   "%fold_cast = add i4 %tmp_65, %tmp_327" [poly.c:11]   --->   Operation 15 'add' 'fold_cast' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_356_cast = zext i4 %fold_cast to i6" [poly.c:11]   --->   Operation 16 'zext' 'tmp_356_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.54ns)   --->   "%r_1 = add i6 %tmp_356_cast, %tmp_355_cast" [poly.c:11]   --->   Operation 17 'add' 'r_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_357_cast = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %r_1, i32 2, i32 5)" [poly.c:12]   --->   Operation 18 'partselect' 'tmp_357_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_68 = add i2 %tmp_66, %tmp_328" [poly.c:5]   --->   Operation 19 'add' 'tmp_68' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_69 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %tmp_92, i32 4, i32 5)" [poly.c:10]   --->   Operation 20 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.67ns) (root node of TernaryAdder)   --->   "%fold1_cast = add i2 %tmp_69, %tmp_68" [poly.c:12]   --->   Operation 21 'add' 'fold1_cast' <Predicate = true> <Delay = 1.67> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_358_cast = zext i2 %fold1_cast to i4" [poly.c:12]   --->   Operation 22 'zext' 'tmp_358_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.49ns)   --->   "%r_2 = add i4 %tmp_358_cast, %tmp_357_cast" [poly.c:12]   --->   Operation 23 'add' 'r_2' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_94 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %r_2, i32 2, i32 3)" [poly.c:13]   --->   Operation 24 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_359_cast = zext i2 %tmp_94 to i3" [poly.c:13]   --->   Operation 25 'zext' 'tmp_359_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_70 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %r_1, i32 2, i32 3)" [poly.c:13]   --->   Operation 26 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.20ns)   --->   "%fold2_cast = add i2 %fold1_cast, %tmp_70" [poly.c:13]   --->   Operation 27 'add' 'fold2_cast' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_360_cast = zext i2 %fold2_cast to i3" [poly.c:13]   --->   Operation 28 'zext' 'tmp_360_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.20ns)   --->   "%r_3 = add i3 %tmp_360_cast, %tmp_359_cast" [poly.c:13]   --->   Operation 29 'add' 'r_3' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.34ns)   --->   "%t = add i3 -3, %r_3" [poly.c:15]   --->   Operation 30 'add' 't' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_329 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %t, i32 2)" [poly.c:16]   --->   Operation 31 'bitselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_220)   --->   "%c_cast = select i1 %tmp_329, i3 -1, i3 0" [poly.c:16]   --->   Operation 32 'select' 'c_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tmp_220)   --->   "%tmp_s = and i3 %r_3, %c_cast" [poly.c:18]   --->   Operation 33 'and' 'tmp_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node tmp_220)   --->   "%tmp_361_cast = zext i3 %tmp_s to i16" [poly.c:18]   --->   Operation 34 'zext' 'tmp_361_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node tmp_220)   --->   "%not_tmp_s = xor i1 %tmp_329, true" [poly.c:16]   --->   Operation 35 'xor' 'not_tmp_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node tmp_220)   --->   "%tmp_362_cast_cast = select i1 %not_tmp_s, i3 -1, i3 0" [poly.c:18]   --->   Operation 36 'select' 'tmp_362_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node tmp_220)   --->   "%tmp_219 = and i3 %t, %tmp_362_cast_cast" [poly.c:18]   --->   Operation 37 'and' 'tmp_219' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node tmp_220)   --->   "%tmp_363_cast = sext i3 %tmp_219 to i16" [poly.c:18]   --->   Operation 38 'sext' 'tmp_363_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_220 = xor i16 %tmp_361_cast, %tmp_363_cast" [poly.c:18]   --->   Operation 39 'xor' 'tmp_220' <Predicate = true> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "ret i16 %tmp_220" [poly.c:18]   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_read            (read      ) [ 00]
tmp               (partselect) [ 00]
tmp_cast          (zext      ) [ 00]
tmp_326           (trunc     ) [ 00]
tmp_cast_82       (zext      ) [ 00]
tmp_92            (add       ) [ 00]
r                 (add       ) [ 00]
tmp_93            (partselect) [ 00]
tmp_355_cast      (zext      ) [ 00]
tmp_327           (trunc     ) [ 00]
tmp_65            (partselect) [ 00]
tmp_66            (partselect) [ 00]
tmp_328           (trunc     ) [ 00]
fold_cast         (add       ) [ 00]
tmp_356_cast      (zext      ) [ 00]
r_1               (add       ) [ 00]
tmp_357_cast      (partselect) [ 00]
tmp_68            (add       ) [ 00]
tmp_69            (partselect) [ 00]
fold1_cast        (add       ) [ 00]
tmp_358_cast      (zext      ) [ 00]
r_2               (add       ) [ 00]
tmp_94            (partselect) [ 00]
tmp_359_cast      (zext      ) [ 00]
tmp_70            (partselect) [ 00]
fold2_cast        (add       ) [ 00]
tmp_360_cast      (zext      ) [ 00]
r_3               (add       ) [ 00]
t                 (add       ) [ 00]
tmp_329           (bitselect ) [ 00]
c_cast            (select    ) [ 00]
tmp_s             (and       ) [ 00]
tmp_361_cast      (zext      ) [ 00]
not_tmp_s         (xor       ) [ 00]
tmp_362_cast_cast (select    ) [ 00]
tmp_219           (and       ) [ 00]
tmp_363_cast      (sext      ) [ 00]
tmp_220           (xor       ) [ 00]
StgValue_40       (ret       ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="a_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="tmp_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="0" index="2" bw="5" slack="0"/>
<pin id="56" dir="0" index="3" bw="5" slack="0"/>
<pin id="57" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_cast_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_326_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_326/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_cast_82_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_82/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_92_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_92/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="r_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_93_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="9" slack="0"/>
<pin id="89" dir="0" index="2" bw="4" slack="0"/>
<pin id="90" dir="0" index="3" bw="5" slack="0"/>
<pin id="91" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_93/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_355_cast_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="0"/>
<pin id="98" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_355_cast/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_327_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_327/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_65_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="0" index="2" bw="5" slack="0"/>
<pin id="108" dir="0" index="3" bw="5" slack="0"/>
<pin id="109" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_65/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_66_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="0" index="2" bw="5" slack="0"/>
<pin id="118" dir="0" index="3" bw="5" slack="0"/>
<pin id="119" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_66/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_328_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_328/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="fold_cast_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold_cast/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_356_cast_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_356_cast/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="r_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="5" slack="0"/>
<pin id="141" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_357_cast_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="6" slack="0"/>
<pin id="147" dir="0" index="2" bw="3" slack="0"/>
<pin id="148" dir="0" index="3" bw="4" slack="0"/>
<pin id="149" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_357_cast/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_68_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="0"/>
<pin id="156" dir="0" index="1" bw="2" slack="0"/>
<pin id="157" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_68/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_69_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="0" index="3" bw="4" slack="0"/>
<pin id="165" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_69/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="fold1_cast_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="0" index="1" bw="2" slack="0"/>
<pin id="173" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold1_cast/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_358_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="0"/>
<pin id="178" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_358_cast/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="r_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="0" index="1" bw="4" slack="0"/>
<pin id="183" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_94_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="0"/>
<pin id="188" dir="0" index="1" bw="4" slack="0"/>
<pin id="189" dir="0" index="2" bw="3" slack="0"/>
<pin id="190" dir="0" index="3" bw="3" slack="0"/>
<pin id="191" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_94/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_359_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_359_cast/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_70_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="0"/>
<pin id="202" dir="0" index="1" bw="6" slack="0"/>
<pin id="203" dir="0" index="2" bw="3" slack="0"/>
<pin id="204" dir="0" index="3" bw="3" slack="0"/>
<pin id="205" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_70/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="fold2_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="0" index="1" bw="2" slack="0"/>
<pin id="213" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold2_cast/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_360_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_360_cast/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="r_3_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="0"/>
<pin id="222" dir="0" index="1" bw="2" slack="0"/>
<pin id="223" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_3/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="t_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="0"/>
<pin id="228" dir="0" index="1" bw="3" slack="0"/>
<pin id="229" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_329_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="3" slack="0"/>
<pin id="235" dir="0" index="2" bw="3" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_329/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="c_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_cast/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_s_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="0" index="1" bw="3" slack="0"/>
<pin id="251" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_361_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="0"/>
<pin id="256" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_361_cast/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="not_tmp_s_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_s/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_362_cast_cast_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_362_cast_cast/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_219_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="0"/>
<pin id="274" dir="0" index="1" bw="3" slack="0"/>
<pin id="275" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_219/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_363_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_363_cast/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_220_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="0"/>
<pin id="284" dir="0" index="1" bw="3" slack="0"/>
<pin id="285" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_220/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="46" pin="2"/><net_sink comp="52" pin=1"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="52" pin=3"/></net>

<net id="65"><net_src comp="52" pin="4"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="46" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="66" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="52" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="66" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="70" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="62" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="80" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="99"><net_src comp="86" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="46" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="46" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="46" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="127"><net_src comp="46" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="104" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="100" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="96" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="138" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="158"><net_src comp="114" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="124" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="74" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="174"><net_src comp="160" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="154" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="144" pin="4"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="180" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="199"><net_src comp="186" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="138" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="214"><net_src comp="170" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="200" pin="4"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="196" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="220" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="226" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="245"><net_src comp="232" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="42" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="220" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="240" pin="3"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="232" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="44" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="40" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="226" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="264" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="254" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="278" pin="1"/><net_sink comp="282" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mod3 : a | {1 }
  - Chain level:
	State 1
		tmp_cast : 1
		tmp_cast_82 : 1
		tmp_92 : 1
		r : 2
		tmp_93 : 3
		tmp_355_cast : 4
		fold_cast : 1
		tmp_356_cast : 2
		r_1 : 5
		tmp_357_cast : 6
		tmp_68 : 1
		tmp_69 : 2
		fold1_cast : 3
		tmp_358_cast : 4
		r_2 : 7
		tmp_94 : 8
		tmp_359_cast : 9
		tmp_70 : 6
		fold2_cast : 7
		tmp_360_cast : 8
		r_3 : 10
		t : 11
		tmp_329 : 12
		c_cast : 13
		tmp_s : 14
		tmp_361_cast : 14
		not_tmp_s : 13
		tmp_362_cast_cast : 13
		tmp_219 : 14
		tmp_363_cast : 14
		tmp_220 : 15
		StgValue_40 : 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |       tmp_92_fu_74       |    0    |    15   |
|          |          r_fu_80         |    0    |    15   |
|          |     fold_cast_fu_128     |    0    |    13   |
|          |        r_1_fu_138        |    0    |    15   |
|    add   |       tmp_68_fu_154      |    0    |    2    |
|          |     fold1_cast_fu_170    |    0    |    2    |
|          |        r_2_fu_180        |    0    |    13   |
|          |     fold2_cast_fu_210    |    0    |    10   |
|          |        r_3_fu_220        |    0    |    10   |
|          |         t_fu_226         |    0    |    12   |
|----------|--------------------------|---------|---------|
|    and   |       tmp_s_fu_248       |    0    |    3    |
|          |      tmp_219_fu_272      |    0    |    3    |
|----------|--------------------------|---------|---------|
|    xor   |     not_tmp_s_fu_258     |    0    |    2    |
|          |      tmp_220_fu_282      |    0    |    3    |
|----------|--------------------------|---------|---------|
|  select  |       c_cast_fu_240      |    0    |    2    |
|          | tmp_362_cast_cast_fu_264 |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |     a_read_read_fu_46    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |         tmp_fu_52        |    0    |    0    |
|          |       tmp_93_fu_86       |    0    |    0    |
|          |       tmp_65_fu_104      |    0    |    0    |
|partselect|       tmp_66_fu_114      |    0    |    0    |
|          |    tmp_357_cast_fu_144   |    0    |    0    |
|          |       tmp_69_fu_160      |    0    |    0    |
|          |       tmp_94_fu_186      |    0    |    0    |
|          |       tmp_70_fu_200      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      tmp_cast_fu_62      |    0    |    0    |
|          |     tmp_cast_82_fu_70    |    0    |    0    |
|          |    tmp_355_cast_fu_96    |    0    |    0    |
|   zext   |    tmp_356_cast_fu_134   |    0    |    0    |
|          |    tmp_358_cast_fu_176   |    0    |    0    |
|          |    tmp_359_cast_fu_196   |    0    |    0    |
|          |    tmp_360_cast_fu_216   |    0    |    0    |
|          |    tmp_361_cast_fu_254   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_326_fu_66      |    0    |    0    |
|   trunc  |      tmp_327_fu_100      |    0    |    0    |
|          |      tmp_328_fu_124      |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|      tmp_329_fu_232      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |    tmp_363_cast_fu_278   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   122   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   122  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   122  |
+-----------+--------+--------+
