Classic Timing Analyzer report for vuafatorada
Fri Jun 01 12:13:40 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.135 ns   ; c0   ; c[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 11.135 ns       ; c0   ; c[3] ;
; N/A   ; None              ; 10.983 ns       ; g[1] ; gg   ;
; N/A   ; None              ; 10.924 ns       ; g[0] ; gg   ;
; N/A   ; None              ; 10.833 ns       ; c0   ; c[2] ;
; N/A   ; None              ; 10.698 ns       ; g[0] ; c[3] ;
; N/A   ; None              ; 10.464 ns       ; c0   ; c[1] ;
; N/A   ; None              ; 10.396 ns       ; g[0] ; c[2] ;
; N/A   ; None              ; 10.389 ns       ; g[2] ; gg   ;
; N/A   ; None              ; 10.307 ns       ; g[2] ; c[3] ;
; N/A   ; None              ; 10.242 ns       ; g[1] ; c[3] ;
; N/A   ; None              ; 10.229 ns       ; g[3] ; gg   ;
; N/A   ; None              ; 10.027 ns       ; g[0] ; c[1] ;
; N/A   ; None              ; 10.005 ns       ; g[2] ; c[2] ;
; N/A   ; None              ; 9.940 ns        ; g[1] ; c[2] ;
; N/A   ; None              ; 9.817 ns        ; g[1] ; c[1] ;
; N/A   ; None              ; 9.753 ns        ; g[3] ; c[3] ;
; N/A   ; None              ; 9.481 ns        ; c0   ; c[0] ;
; N/A   ; None              ; 9.299 ns        ; g[0] ; c[0] ;
; N/A   ; None              ; 6.616 ns        ; p[1] ; gg   ;
; N/A   ; None              ; 6.542 ns        ; p[0] ; c[3] ;
; N/A   ; None              ; 6.358 ns        ; p[2] ; gg   ;
; N/A   ; None              ; 6.297 ns        ; p[1] ; c[3] ;
; N/A   ; None              ; 6.240 ns        ; p[0] ; c[2] ;
; N/A   ; None              ; 5.995 ns        ; p[1] ; c[2] ;
; N/A   ; None              ; 5.918 ns        ; p[2] ; c[3] ;
; N/A   ; None              ; 5.871 ns        ; p[0] ; c[1] ;
; N/A   ; None              ; 5.795 ns        ; p[3] ; gg   ;
; N/A   ; None              ; 5.626 ns        ; p[1] ; c[1] ;
; N/A   ; None              ; 5.616 ns        ; p[2] ; c[2] ;
; N/A   ; None              ; 5.319 ns        ; p[3] ; c[3] ;
; N/A   ; None              ; 5.197 ns        ; p[0] ; c[0] ;
; N/A   ; None              ; 5.079 ns        ; p[2] ; pg   ;
; N/A   ; None              ; 5.049 ns        ; p[0] ; pg   ;
; N/A   ; None              ; 4.906 ns        ; p[3] ; pg   ;
; N/A   ; None              ; 4.801 ns        ; p[1] ; pg   ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jun 01 12:13:39 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vuafatorada -c vuafatorada --timing_analysis_only
Info: Longest tpd from source pin "c0" to destination pin "c[3]" is 11.135 ns
    Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_141; Fanout = 2; PIN Node = 'c0'
    Info: 2: + IC(5.107 ns) + CELL(0.413 ns) = 6.370 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 2; COMB Node = 'c~9'
    Info: 3: + IC(0.252 ns) + CELL(0.420 ns) = 7.042 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 2; COMB Node = 'c~11'
    Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 7.439 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 1; COMB Node = 'c~12'
    Info: 5: + IC(1.054 ns) + CELL(2.642 ns) = 11.135 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'c[3]'
    Info: Total cell delay = 4.475 ns ( 40.19 % )
    Info: Total interconnect delay = 6.660 ns ( 59.81 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Fri Jun 01 12:13:40 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


