{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.2,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.2,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 1.79064e-06,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 1.99252e-06,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 6.56434e-07,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 1.99252e-06,
	"finish__design__instance__count__class:input_pad": 2,
	"finish__design__instance__area__class:input_pad": 28800,
	"finish__design__instance__count__class:output_pad": 17,
	"finish__design__instance__area__class:output_pad": 244800,
	"finish__design__instance__count__class:input_output_pad": 8,
	"finish__design__instance__area__class:input_output_pad": 115200,
	"finish__design__instance__count__class:power_pad": 8,
	"finish__design__instance__area__class:power_pad": 115200,
	"finish__design__instance__count__class:pad_spacer": 103,
	"finish__design__instance__area__class:pad_spacer": 190800,
	"finish__design__instance__count__class:fill_cell": 5493,
	"finish__design__instance__area__class:fill_cell": 47550,
	"finish__design__instance__count__class:cover": 35,
	"finish__design__instance__area__class:cover": 171500,
	"finish__design__instance__count__class:antenna_cell": 78,
	"finish__design__instance__area__class:antenna_cell": 424.57,
	"finish__design__instance__count__class:buffer": 504,
	"finish__design__instance__area__class:buffer": 3723.15,
	"finish__design__instance__count__class:clock_buffer": 21,
	"finish__design__instance__area__class:clock_buffer": 341.107,
	"finish__design__instance__count__class:timing_repair_buffer": 287,
	"finish__design__instance__area__class:timing_repair_buffer": 2082.93,
	"finish__design__instance__count__class:inverter": 118,
	"finish__design__instance__area__class:inverter": 667.699,
	"finish__design__instance__count__class:clock_inverter": 4,
	"finish__design__instance__area__class:clock_inverter": 21.7728,
	"finish__design__instance__count__class:sequential_cell": 108,
	"finish__design__instance__area__class:sequential_cell": 5094.84,
	"finish__design__instance__count__class:multi_input_combinational_cell": 2872,
	"finish__design__instance__area__class:multi_input_combinational_cell": 28491.5,
	"finish__design__instance__count": 9658,
	"finish__design__instance__area": 954698,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 8.77038,
	"finish__clock__skew__setup": 0.195661,
	"finish__clock__skew__hold": 0.192291,
	"finish__timing__drv__max_slew_limit": -3.09795,
	"finish__timing__drv__max_slew": 50,
	"finish__timing__drv__max_cap_limit": -3.84127,
	"finish__timing__drv__max_cap": 33,
	"finish__timing__drv__max_fanout_limit": 8,
	"finish__timing__drv__max_fanout": 1,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 2.41124e-05,
	"finish__power__switching__total": 1.29952e-05,
	"finish__power__leakage__total": 3.16392e-06,
	"finish__power__total": 4.02715e-05,
	"finish__design__io": 27,
	"finish__design__die__area": 1.7336e+06,
	"finish__design__core__area": 88397.6,
	"finish__design__instance__count": 4165,
	"finish__design__instance__area": 40847.6,
	"finish__design__instance__count__stdcell": 3992,
	"finish__design__instance__area__stdcell": 40847.6,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 138,
	"finish__design__instance__area__padcells": 694800,
	"finish__design__instance__count__cover": 35,
	"finish__design__instance__area__cover": 171500,
	"finish__design__instance__utilization": 0.462089,
	"finish__design__instance__utilization__stdcell": 0.462089,
	"finish__design__rows": 20,
	"finish__design__rows:CoreSite": 20,
	"finish__design__sites": 48720,
	"finish__design__sites:CoreSite": 48720,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}