FPGA-Based RGB Color Recognition using Tang Nano 9K
üìå Gi·ªõi thi·ªáu

D·ª± √°n FPGA-Based RGB Color Recognition using Tang Nano 9K l√† m·ªôt h·ªá th·ªëng nh·∫≠n di·ªán m√†u s·∫Øc ƒë∆∞·ª£c thi·∫øt k·∫ø v√† tri·ªÉn khai ho√†n to√†n tr√™n ph·∫ßn c·ª©ng FPGA. H·ªá th·ªëng s·ª≠ d·ª•ng c·∫£m bi·∫øn m√†u RGB TCS34725 ƒë·ªÉ thu th·∫≠p d·ªØ li·ªáu √°nh s√°ng, x·ª≠ l√Ω tr·ª±c ti·∫øp tr√™n FPGA Tang Nano 9K, v√† hi·ªÉn th·ªã k·∫øt qu·∫£ l√™n m√†n h√¨nh LCD 16x2 th√¥ng qua giao ti·∫øp I2C.

M·ª•c ti√™u c·ªßa d·ª± √°n l√† nghi√™n c·ª©u kh·∫£ nƒÉng x·ª≠ l√Ω song song, t√≠nh linh ho·∫°t v√† hi·ªáu su·∫•t cao c·ªßa FPGA trong c√°c ·ª©ng d·ª•ng h·ªá th·ªëng nh√∫ng, ƒë·ªìng th·ªùi l√†m ch·ªß thi·∫øt k·∫ø I2C Master, FSM ƒëi·ªÅu khi·ªÉn, v√† giao ti·∫øp ngo·∫°i vi b·∫±ng Verilog HDL.

üéØ M·ª•c ti√™u d·ª± √°n

    Thi·∫øt k·∫ø h·ªá th·ªëng nh·∫≠n di·ªán m√†u s·∫Øc RGB s·ª≠ d·ª•ng FPGA Tang Nano 9K

    X√¢y d·ª±ng I2C Master thu·∫ßn ph·∫ßn c·ª©ng ƒë·ªÉ giao ti·∫øp v·ªõi c·∫£m bi·∫øn v√† LCD

    ƒê·ªçc v√† x·ª≠ l√Ω d·ªØ li·ªáu RGBC (Red, Green, Blue, Clear) t·ª´ c·∫£m bi·∫øn TCS34725

    Hi·ªÉn th·ªã k·∫øt qu·∫£ m√†u s·∫Øc v√† c∆∞·ªùng ƒë·ªô √°nh s√°ng l√™n LCD 16x2

üß© Ki·∫øn tr√∫c h·ªá th·ªëng

H·ªá th·ªëng g·ªìm 3 kh·ªëi ch√≠nh:
    
Kh·ªëi c·∫£m bi·∫øn (TCS34725)

    Thu th·∫≠p d·ªØ li·ªáu √°nh s√°ng RGBC

    Giao ti·∫øp v·ªõi FPGA th√¥ng qua I2C (ƒë·ªãa ch·ªâ m·∫∑c ƒë·ªãnh: 0x29)

Kh·ªëi x·ª≠ l√Ω trung t√¢m (FPGA Tang Nano 9K)

    ƒêi·ªÅu khi·ªÉn giao ti·∫øp I2C

    X·ª≠ l√Ω v√† chu·∫©n h√≥a d·ªØ li·ªáu m√†u s·∫Øc

    ƒêi·ªÅu khi·ªÉn lu·ªìng hi·ªÉn th·ªã LCD b·∫±ng FSM

Kh·ªëi hi·ªÉn th·ªã (LCD 16x2 + PCF8574)

    Nh·∫≠n d·ªØ li·ªáu t·ª´ FPGA qua I2C (ƒë·ªãa ch·ªâ m·∫∑c ƒë·ªãnh: 0x27)

    Hi·ªÉn th·ªã gi√° tr·ªã RGB v√† c∆∞·ªùng ƒë·ªô √°nh s√°ng

üõ† Ph·∫ßn c·ª©ng s·ª≠ d·ª•ng

    FPGA: Sipeed Tang Nano 9K (GW1NR-9)

    C·∫£m bi·∫øn m√†u: TCS34725 (RGB + Clear, I2C)

    M√†n h√¨nh hi·ªÉn th·ªã: LCD 16x2 (Driver HD44780)

    Module I2C LCD: PCF8574

Ngu·ªìn c·∫•p: 3.3V (USB Type-C)

üíª Ph·∫ßn m·ªÅm & c√¥ng c·ª•

    Ng√¥n ng·ªØ m√¥ t·∫£ ph·∫ßn c·ª©ng: Verilog HDL

    IDE: Gowin FPGA Designer

    Clock h·ªá th·ªëng: 27 MHz (on-board)

üß† Thi·∫øt k·∫ø ch·ª©c nƒÉng ch√≠nh
1. I2C Master (FPGA)

Thi·∫øt k·∫ø ho√†n to√†n b·∫±ng Verilog

H·ªó tr·ª£:

    Start / Stop condition

    ACK / NACK

    Ghi v√† ƒë·ªçc nhi·ªÅu byte

G·ªìm 2 module ch√≠nh:

    i2c_send.v

    i2c_receive.v

2. Giao ti·∫øp c·∫£m bi·∫øn TCS34725

C·∫•u h√¨nh c√°c thanh ghi:

    Enable (PON, AEN)

    Th·ªùi gian t√≠ch h·ª£p (ATIME = 24 ms)

    ƒê·ªô l·ª£i (AGAIN = 1x)

    ƒê·ªçc d·ªØ li·ªáu t·ª´ c√°c thanh ghi:

    Clear: 0x14 ‚Äì 0x15

    Red: 0x16 ‚Äì 0x17

    Green: 0x18 ‚Äì 0x19

    Blue: 0x1A ‚Äì 0x1B

3. ƒêi·ªÅu khi·ªÉn LCD 16x2 (I2C)

    Giao ti·∫øp th√¥ng qua PCF8574

    Ch·∫ø ƒë·ªô 4-bit

    FSM ƒëi·ªÅu khi·ªÉn:

    Kh·ªüi t·∫°o LCD

    ƒê·∫∑t con tr·ªè

    Hi·ªÉn th·ªã chu·ªói k√Ω t·ª± RGB

üì∑ H√¨nh ·∫£nh ph·∫ßn c·ª©ng

<img width="1920" height="2560" alt="image" src="https://github.com/user-attachments/assets/ad9c7b3e-9654-4b5a-9771-7f46ececcaa1" />

<img width="1920" height="2560" alt="image" src="https://github.com/user-attachments/assets/d971c212-4ccb-4c01-8ebc-42991c2a65b3" />

<img width="1920" height="2560" alt="image" src="https://github.com/user-attachments/assets/caf99c8d-b3f6-48c4-93b8-f8143c6c19db" />


