

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Register Define and Type Definitions &mdash; NMSIS 1.4.0 documentation</title>
      <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=b86133f3" />
      <link rel="stylesheet" type="text/css" href="../../_static/css/theme.css?v=66b59bf7" />
      <link rel="stylesheet" type="text/css" href="../../_static/css/custom.css?v=4c016a5a" />

  
      <script src="../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../_static/documentation_options.js?v=9172181d"></script>
      <script src="../../_static/doctools.js?v=9a2dae69"></script>
      <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="CPU Intrinsic Functions" href="core_intrinsics.html" />
    <link rel="prev" title="Core CSR Encoding" href="core_csr_encoding.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html">
            
              <img src="../../_static/nmsis_logo.png" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                1.4.0
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../introduction/introduction.html">Nuclei MCU Software Interface Standard(NMSIS)</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">NMSIS Core</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../overview.html">Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="../get_started.html">Using NMSIS in Embedded Applications</a></li>
<li class="toctree-l2"><a class="reference internal" href="../core_templates.html">NMSIS-Core Device Templates</a></li>
<li class="toctree-l2"><a class="reference internal" href="../register_mapping.html">Register Mapping</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">NMSIS Core API</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="core_version_control.html">Version Control</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_compiler_control.html">Compiler Control</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_csr_access.html">Core CSR Register Access</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_csr_encoding.html">Core CSR Encoding</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Register Define and Type Definitions</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#c.__RISCV_XLEN"><code class="docutils literal notranslate"><span class="pre">__RISCV_XLEN</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#_CPPv48rv_csr_t"><code class="docutils literal notranslate"><span class="pre">rv_csr_t</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#core">Core</a><ul>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv417CSR_MMISCCTL_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MMISCCTL_Type</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv418CSR_MMISC_CTL_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MMISC_CTL_Type</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv419CSR_MCACHE_CTL_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MCACHE_CTL_Type</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv417CSR_MILM_CTL_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MILM_CTL_Type</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv417CSR_DILM_CTL_Type"><code class="docutils literal notranslate"><span class="pre">CSR_DILM_CTL_Type</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv418CSR_MCFG_INFO_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MCFG_INFO_Type</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv419CSR_MICFG_INFO_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MICFG_INFO_Type</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv419CSR_MDCFG_INFO_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MDCFG_INFO_Type</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv421CSR_MTLBCFG_INFO_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MTLBCFG_INFO_Type</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv421CSR_MPPICFG_INFO_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MPPICFG_INFO_Type</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv421CSR_MFIOCFG_INFO_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MFIOCFG_INFO_Type</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv418CSR_MECC_LOCK_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MECC_LOCK_Type</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv418CSR_MECC_CODE_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MECC_CODE_Type</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv413CSR_MISA_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MISA_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1aE"><code class="docutils literal notranslate"><span class="pre">a</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1cE"><code class="docutils literal notranslate"><span class="pre">c</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1dE"><code class="docutils literal notranslate"><span class="pre">d</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1eE"><code class="docutils literal notranslate"><span class="pre">e</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1fE"><code class="docutils literal notranslate"><span class="pre">f</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1gE"><code class="docutils literal notranslate"><span class="pre">g</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1hE"><code class="docutils literal notranslate"><span class="pre">h</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1iE"><code class="docutils literal notranslate"><span class="pre">i</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1jE"><code class="docutils literal notranslate"><span class="pre">j</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1kE"><code class="docutils literal notranslate"><span class="pre">k</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1lE"><code class="docutils literal notranslate"><span class="pre">l</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1mE"><code class="docutils literal notranslate"><span class="pre">m</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1nE"><code class="docutils literal notranslate"><span class="pre">n</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1oE"><code class="docutils literal notranslate"><span class="pre">o</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1pE"><code class="docutils literal notranslate"><span class="pre">p</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1qE"><code class="docutils literal notranslate"><span class="pre">q</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1rE"><code class="docutils literal notranslate"><span class="pre">r</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1sE"><code class="docutils literal notranslate"><span class="pre">s</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1tE"><code class="docutils literal notranslate"><span class="pre">t</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1uE"><code class="docutils literal notranslate"><span class="pre">u</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1vE"><code class="docutils literal notranslate"><span class="pre">v</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1wE"><code class="docutils literal notranslate"><span class="pre">w</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1xE"><code class="docutils literal notranslate"><span class="pre">x</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1yE"><code class="docutils literal notranslate"><span class="pre">y</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type1zE"><code class="docutils literal notranslate"><span class="pre">z</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type10_reserved0E"><code class="docutils literal notranslate"><span class="pre">_reserved0</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CSR_MISA_Type3mxlE"><code class="docutils literal notranslate"><span class="pre">mxl</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv416CSR_MSTATUS_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MSTATUS_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MSTATUS_Type10_reserved0E"><code class="docutils literal notranslate"><span class="pre">_reserved0</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MSTATUS_Type3sieE"><code class="docutils literal notranslate"><span class="pre">sie</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MSTATUS_Type10_reserved1E"><code class="docutils literal notranslate"><span class="pre">_reserved1</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MSTATUS_Type3mieE"><code class="docutils literal notranslate"><span class="pre">mie</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MSTATUS_Type10_reserved2E"><code class="docutils literal notranslate"><span class="pre">_reserved2</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MSTATUS_Type4spieE"><code class="docutils literal notranslate"><span class="pre">spie</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MSTATUS_Type3ubeE"><code class="docutils literal notranslate"><span class="pre">ube</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MSTATUS_Type4mpieE"><code class="docutils literal notranslate"><span class="pre">mpie</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MSTATUS_Type3sppE"><code class="docutils literal notranslate"><span class="pre">spp</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MSTATUS_Type2vsE"><code class="docutils literal notranslate"><span class="pre">vs</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MSTATUS_Type3mppE"><code class="docutils literal notranslate"><span class="pre">mpp</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MSTATUS_Type2fsE"><code class="docutils literal notranslate"><span class="pre">fs</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MSTATUS_Type2xsE"><code class="docutils literal notranslate"><span class="pre">xs</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MSTATUS_Type4mprvE"><code class="docutils literal notranslate"><span class="pre">mprv</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MSTATUS_Type3sumE"><code class="docutils literal notranslate"><span class="pre">sum</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MSTATUS_Type3mxrE"><code class="docutils literal notranslate"><span class="pre">mxr</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MSTATUS_Type3tvmE"><code class="docutils literal notranslate"><span class="pre">tvm</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MSTATUS_Type2twE"><code class="docutils literal notranslate"><span class="pre">tw</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MSTATUS_Type3tsrE"><code class="docutils literal notranslate"><span class="pre">tsr</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MSTATUS_Type5spelpE"><code class="docutils literal notranslate"><span class="pre">spelp</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MSTATUS_Type3sdtE"><code class="docutils literal notranslate"><span class="pre">sdt</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MSTATUS_Type10_reserved3E"><code class="docutils literal notranslate"><span class="pre">_reserved3</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MSTATUS_Type2sdE"><code class="docutils literal notranslate"><span class="pre">sd</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MSTATUS_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MSTATUS_Type1dE"><code class="docutils literal notranslate"><span class="pre">d</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv417CSR_MSTATUSH_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MSTATUSH_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MSTATUSH_Type10_reserved0E"><code class="docutils literal notranslate"><span class="pre">_reserved0</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MSTATUSH_Type3sbeE"><code class="docutils literal notranslate"><span class="pre">sbe</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MSTATUSH_Type3mbeE"><code class="docutils literal notranslate"><span class="pre">mbe</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MSTATUSH_Type3gvaE"><code class="docutils literal notranslate"><span class="pre">gva</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MSTATUSH_Type3mpvE"><code class="docutils literal notranslate"><span class="pre">mpv</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MSTATUSH_Type10_reserved1E"><code class="docutils literal notranslate"><span class="pre">_reserved1</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MSTATUSH_Type5mpelpE"><code class="docutils literal notranslate"><span class="pre">mpelp</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MSTATUSH_Type3mdtE"><code class="docutils literal notranslate"><span class="pre">mdt</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MSTATUSH_Type10_reserved5E"><code class="docutils literal notranslate"><span class="pre">_reserved5</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MSTATUSH_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MSTATUSH_Type1dE"><code class="docutils literal notranslate"><span class="pre">d</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv414CSR_MTVEC_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MTVEC_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N14CSR_MTVEC_Type4modeE"><code class="docutils literal notranslate"><span class="pre">mode</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N14CSR_MTVEC_Type4addrE"><code class="docutils literal notranslate"><span class="pre">addr</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N14CSR_MTVEC_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N14CSR_MTVEC_Type1dE"><code class="docutils literal notranslate"><span class="pre">d</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv415CSR_MCAUSE_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MCAUSE_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N15CSR_MCAUSE_Type7exccodeE"><code class="docutils literal notranslate"><span class="pre">exccode</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N15CSR_MCAUSE_Type10_reserved0E"><code class="docutils literal notranslate"><span class="pre">_reserved0</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N15CSR_MCAUSE_Type4mpilE"><code class="docutils literal notranslate"><span class="pre">mpil</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N15CSR_MCAUSE_Type10_reserved1E"><code class="docutils literal notranslate"><span class="pre">_reserved1</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N15CSR_MCAUSE_Type4mpieE"><code class="docutils literal notranslate"><span class="pre">mpie</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N15CSR_MCAUSE_Type3mppE"><code class="docutils literal notranslate"><span class="pre">mpp</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N15CSR_MCAUSE_Type5minhvE"><code class="docutils literal notranslate"><span class="pre">minhv</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N15CSR_MCAUSE_Type9interruptE"><code class="docutils literal notranslate"><span class="pre">interrupt</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N15CSR_MCAUSE_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N15CSR_MCAUSE_Type1dE"><code class="docutils literal notranslate"><span class="pre">d</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv422CSR_MCOUNTINHIBIT_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MCOUNTINHIBIT_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N22CSR_MCOUNTINHIBIT_Type2cyE"><code class="docutils literal notranslate"><span class="pre">cy</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N22CSR_MCOUNTINHIBIT_Type10_reserved0E"><code class="docutils literal notranslate"><span class="pre">_reserved0</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N22CSR_MCOUNTINHIBIT_Type2irE"><code class="docutils literal notranslate"><span class="pre">ir</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N22CSR_MCOUNTINHIBIT_Type10_reserved1E"><code class="docutils literal notranslate"><span class="pre">_reserved1</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N22CSR_MCOUNTINHIBIT_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N22CSR_MCOUNTINHIBIT_Type1dE"><code class="docutils literal notranslate"><span class="pre">d</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv414CSR_MSUBM_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MSUBM_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N14CSR_MSUBM_Type10_reserved0E"><code class="docutils literal notranslate"><span class="pre">_reserved0</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N14CSR_MSUBM_Type3typE"><code class="docutils literal notranslate"><span class="pre">typ</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N14CSR_MSUBM_Type4ptypE"><code class="docutils literal notranslate"><span class="pre">ptyp</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N14CSR_MSUBM_Type10_reserved1E"><code class="docutils literal notranslate"><span class="pre">_reserved1</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N14CSR_MSUBM_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N14CSR_MSUBM_Type1dE"><code class="docutils literal notranslate"><span class="pre">d</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv416CSR_MDCAUSE_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MDCAUSE_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MDCAUSE_Type7mdcauseE"><code class="docutils literal notranslate"><span class="pre">mdcause</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MDCAUSE_Type10_reserved0E"><code class="docutils literal notranslate"><span class="pre">_reserved0</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MDCAUSE_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MDCAUSE_Type1dE"><code class="docutils literal notranslate"><span class="pre">d</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv418CSR_MMISCCTRL_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MMISCCTRL_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MMISCCTRL_Type10_reserved0E"><code class="docutils literal notranslate"><span class="pre">_reserved0</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MMISCCTRL_Type8zclsd_enE"><code class="docutils literal notranslate"><span class="pre">zclsd_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MMISCCTRL_Type10_reserved1E"><code class="docutils literal notranslate"><span class="pre">_reserved1</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MMISCCTRL_Type3bpuE"><code class="docutils literal notranslate"><span class="pre">bpu</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MMISCCTRL_Type10_reserved2E"><code class="docutils literal notranslate"><span class="pre">_reserved2</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MMISCCTRL_Type8misalignE"><code class="docutils literal notranslate"><span class="pre">misalign</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MMISCCTRL_Type9zcmt_zcmpE"><code class="docutils literal notranslate"><span class="pre">zcmt_zcmp</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MMISCCTRL_Type11core_buserrE"><code class="docutils literal notranslate"><span class="pre">core_buserr</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MMISCCTRL_Type9nmi_causeE"><code class="docutils literal notranslate"><span class="pre">nmi_cause</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MMISCCTRL_Type11imreturn_enE"><code class="docutils literal notranslate"><span class="pre">imreturn_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MMISCCTRL_Type9sijump_enE"><code class="docutils literal notranslate"><span class="pre">sijump_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MMISCCTRL_Type9ldspec_enE"><code class="docutils literal notranslate"><span class="pre">ldspec_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MMISCCTRL_Type10_reserved3E"><code class="docutils literal notranslate"><span class="pre">_reserved3</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MMISCCTRL_Type7dbg_secE"><code class="docutils literal notranslate"><span class="pre">dbg_sec</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MMISCCTRL_Type10_reserved4E"><code class="docutils literal notranslate"><span class="pre">_reserved4</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MMISCCTRL_Type15csr_excl_enableE"><code class="docutils literal notranslate"><span class="pre">csr_excl_enable</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MMISCCTRL_Type10_reserved5E"><code class="docutils literal notranslate"><span class="pre">_reserved5</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MMISCCTRL_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MMISCCTRL_Type1dE"><code class="docutils literal notranslate"><span class="pre">d</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv418CSR_MCACHECTL_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MCACHECTL_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MCACHECTL_Type5ic_enE"><code class="docutils literal notranslate"><span class="pre">ic_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MCACHECTL_Type11ic_scpd_modE"><code class="docutils literal notranslate"><span class="pre">ic_scpd_mod</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MCACHECTL_Type9ic_ecc_enE"><code class="docutils literal notranslate"><span class="pre">ic_ecc_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MCACHECTL_Type14ic_ecc_excp_enE"><code class="docutils literal notranslate"><span class="pre">ic_ecc_excp_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MCACHECTL_Type9ic_rwteccE"><code class="docutils literal notranslate"><span class="pre">ic_rwtecc</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MCACHECTL_Type9ic_rwdeccE"><code class="docutils literal notranslate"><span class="pre">ic_rwdecc</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MCACHECTL_Type8ic_pf_enE"><code class="docutils literal notranslate"><span class="pre">ic_pf_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MCACHECTL_Type12ic_cancel_enE"><code class="docutils literal notranslate"><span class="pre">ic_cancel_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MCACHECTL_Type13ic_ecc_chk_enE"><code class="docutils literal notranslate"><span class="pre">ic_ecc_chk_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MCACHECTL_Type14ic_prefetch_enE"><code class="docutils literal notranslate"><span class="pre">ic_prefetch_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MCACHECTL_Type13ic_burst_typeE"><code class="docutils literal notranslate"><span class="pre">ic_burst_type</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MCACHECTL_Type10_reserved0E"><code class="docutils literal notranslate"><span class="pre">_reserved0</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MCACHECTL_Type5dc_enE"><code class="docutils literal notranslate"><span class="pre">dc_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MCACHECTL_Type9dc_ecc_enE"><code class="docutils literal notranslate"><span class="pre">dc_ecc_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MCACHECTL_Type14dc_ecc_excp_enE"><code class="docutils literal notranslate"><span class="pre">dc_ecc_excp_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MCACHECTL_Type9dc_rwteccE"><code class="docutils literal notranslate"><span class="pre">dc_rwtecc</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MCACHECTL_Type9dc_rwdeccE"><code class="docutils literal notranslate"><span class="pre">dc_rwdecc</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MCACHECTL_Type13dc_ecc_chk_enE"><code class="docutils literal notranslate"><span class="pre">dc_ecc_chk_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MCACHECTL_Type14dc_prefetch_enE"><code class="docutils literal notranslate"><span class="pre">dc_prefetch_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MCACHECTL_Type13dc_burst_typeE"><code class="docutils literal notranslate"><span class="pre">dc_burst_type</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MCACHECTL_Type10_reserved1E"><code class="docutils literal notranslate"><span class="pre">_reserved1</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MCACHECTL_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MCACHECTL_Type1dE"><code class="docutils literal notranslate"><span class="pre">d</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv420CSR_MSAVESTATUS_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MSAVESTATUS_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MSAVESTATUS_Type5mpie1E"><code class="docutils literal notranslate"><span class="pre">mpie1</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MSAVESTATUS_Type4mpp1E"><code class="docutils literal notranslate"><span class="pre">mpp1</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MSAVESTATUS_Type10_reserved0E"><code class="docutils literal notranslate"><span class="pre">_reserved0</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MSAVESTATUS_Type5ptyp1E"><code class="docutils literal notranslate"><span class="pre">ptyp1</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MSAVESTATUS_Type5mpie2E"><code class="docutils literal notranslate"><span class="pre">mpie2</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MSAVESTATUS_Type4mpp2E"><code class="docutils literal notranslate"><span class="pre">mpp2</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MSAVESTATUS_Type10_reserved1E"><code class="docutils literal notranslate"><span class="pre">_reserved1</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MSAVESTATUS_Type5ptyp2E"><code class="docutils literal notranslate"><span class="pre">ptyp2</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MSAVESTATUS_Type10_reserved2E"><code class="docutils literal notranslate"><span class="pre">_reserved2</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MSAVESTATUS_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MSAVESTATUS_Type1wE"><code class="docutils literal notranslate"><span class="pre">w</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv416CSR_MILMCTL_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MILMCTL_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MILMCTL_Type6ilm_enE"><code class="docutils literal notranslate"><span class="pre">ilm_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MILMCTL_Type10ilm_ecc_enE"><code class="docutils literal notranslate"><span class="pre">ilm_ecc_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MILMCTL_Type15ilm_ecc_excp_enE"><code class="docutils literal notranslate"><span class="pre">ilm_ecc_excp_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MILMCTL_Type9ilm_rweccE"><code class="docutils literal notranslate"><span class="pre">ilm_rwecc</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MILMCTL_Type14ilm_ecc_chk_enE"><code class="docutils literal notranslate"><span class="pre">ilm_ecc_chk_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MILMCTL_Type9ilm_va_enE"><code class="docutils literal notranslate"><span class="pre">ilm_va_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MILMCTL_Type10_reserved0E"><code class="docutils literal notranslate"><span class="pre">_reserved0</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MILMCTL_Type7ilm_bpaE"><code class="docutils literal notranslate"><span class="pre">ilm_bpa</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MILMCTL_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MILMCTL_Type1dE"><code class="docutils literal notranslate"><span class="pre">d</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv416CSR_MDLMCTL_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MDLMCTL_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MDLMCTL_Type6dlm_enE"><code class="docutils literal notranslate"><span class="pre">dlm_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MDLMCTL_Type10dlm_ecc_enE"><code class="docutils literal notranslate"><span class="pre">dlm_ecc_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MDLMCTL_Type15dlm_ecc_excp_enE"><code class="docutils literal notranslate"><span class="pre">dlm_ecc_excp_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MDLMCTL_Type9dlm_rweccE"><code class="docutils literal notranslate"><span class="pre">dlm_rwecc</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MDLMCTL_Type14dlm_ecc_chk_enE"><code class="docutils literal notranslate"><span class="pre">dlm_ecc_chk_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MDLMCTL_Type10_reserved0E"><code class="docutils literal notranslate"><span class="pre">_reserved0</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MDLMCTL_Type7dlm_bpaE"><code class="docutils literal notranslate"><span class="pre">dlm_bpa</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MDLMCTL_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N16CSR_MDLMCTL_Type1dE"><code class="docutils literal notranslate"><span class="pre">d</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv417CSR_MCFGINFO_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MCFGINFO_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type3teeE"><code class="docutils literal notranslate"><span class="pre">tee</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type3eccE"><code class="docutils literal notranslate"><span class="pre">ecc</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type4clicE"><code class="docutils literal notranslate"><span class="pre">clic</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type4plicE"><code class="docutils literal notranslate"><span class="pre">plic</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type3fioE"><code class="docutils literal notranslate"><span class="pre">fio</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type3ppiE"><code class="docutils literal notranslate"><span class="pre">ppi</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type4niceE"><code class="docutils literal notranslate"><span class="pre">nice</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type3ilmE"><code class="docutils literal notranslate"><span class="pre">ilm</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type3dlmE"><code class="docutils literal notranslate"><span class="pre">dlm</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type6icacheE"><code class="docutils literal notranslate"><span class="pre">icache</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type6dcacheE"><code class="docutils literal notranslate"><span class="pre">dcache</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type3smpE"><code class="docutils literal notranslate"><span class="pre">smp</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type6dsp_n1E"><code class="docutils literal notranslate"><span class="pre">dsp_n1</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type6dsp_n2E"><code class="docutils literal notranslate"><span class="pre">dsp_n2</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type6dsp_n3E"><code class="docutils literal notranslate"><span class="pre">dsp_n3</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type7zc_xlczE"><code class="docutils literal notranslate"><span class="pre">zc_xlcz</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type7iregionE"><code class="docutils literal notranslate"><span class="pre">iregion</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type10vpu_degreeE"><code class="docutils literal notranslate"><span class="pre">vpu_degree</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type8sec_modeE"><code class="docutils literal notranslate"><span class="pre">sec_mode</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type6etraceE"><code class="docutils literal notranslate"><span class="pre">etrace</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type12safety_mechaE"><code class="docutils literal notranslate"><span class="pre">safety_mecha</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type5vniceE"><code class="docutils literal notranslate"><span class="pre">vnice</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type4xlczE"><code class="docutils literal notranslate"><span class="pre">xlcz</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type5zilsdE"><code class="docutils literal notranslate"><span class="pre">zilsd</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type4sstcE"><code class="docutils literal notranslate"><span class="pre">sstc</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type10_reserved1E"><code class="docutils literal notranslate"><span class="pre">_reserved1</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MCFGINFO_Type1dE"><code class="docutils literal notranslate"><span class="pre">d</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv418CSR_MICFGINFO_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MICFGINFO_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MICFGINFO_Type3setE"><code class="docutils literal notranslate"><span class="pre">set</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MICFGINFO_Type3wayE"><code class="docutils literal notranslate"><span class="pre">way</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MICFGINFO_Type5lsizeE"><code class="docutils literal notranslate"><span class="pre">lsize</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MICFGINFO_Type3eccE"><code class="docutils literal notranslate"><span class="pre">ecc</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MICFGINFO_Type10_reserved0E"><code class="docutils literal notranslate"><span class="pre">_reserved0</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MICFGINFO_Type7lm_sizeE"><code class="docutils literal notranslate"><span class="pre">lm_size</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MICFGINFO_Type8lm_xonlyE"><code class="docutils literal notranslate"><span class="pre">lm_xonly</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MICFGINFO_Type6lm_eccE"><code class="docutils literal notranslate"><span class="pre">lm_ecc</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MICFGINFO_Type10_reserved1E"><code class="docutils literal notranslate"><span class="pre">_reserved1</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MICFGINFO_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MICFGINFO_Type1dE"><code class="docutils literal notranslate"><span class="pre">d</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv418CSR_MDCFGINFO_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MDCFGINFO_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MDCFGINFO_Type3setE"><code class="docutils literal notranslate"><span class="pre">set</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MDCFGINFO_Type3wayE"><code class="docutils literal notranslate"><span class="pre">way</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MDCFGINFO_Type5lsizeE"><code class="docutils literal notranslate"><span class="pre">lsize</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MDCFGINFO_Type3eccE"><code class="docutils literal notranslate"><span class="pre">ecc</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MDCFGINFO_Type10_reserved0E"><code class="docutils literal notranslate"><span class="pre">_reserved0</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MDCFGINFO_Type7lm_sizeE"><code class="docutils literal notranslate"><span class="pre">lm_size</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MDCFGINFO_Type6lm_eccE"><code class="docutils literal notranslate"><span class="pre">lm_ecc</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MDCFGINFO_Type10_reserved1E"><code class="docutils literal notranslate"><span class="pre">_reserved1</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MDCFGINFO_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18CSR_MDCFGINFO_Type1dE"><code class="docutils literal notranslate"><span class="pre">d</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv420CSR_MTLBCFGINFO_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MTLBCFGINFO_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MTLBCFGINFO_Type3setE"><code class="docutils literal notranslate"><span class="pre">set</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MTLBCFGINFO_Type3wayE"><code class="docutils literal notranslate"><span class="pre">way</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MTLBCFGINFO_Type5lsizeE"><code class="docutils literal notranslate"><span class="pre">lsize</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MTLBCFGINFO_Type3eccE"><code class="docutils literal notranslate"><span class="pre">ecc</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MTLBCFGINFO_Type5napotE"><code class="docutils literal notranslate"><span class="pre">napot</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MTLBCFGINFO_Type10_reserved1E"><code class="docutils literal notranslate"><span class="pre">_reserved1</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MTLBCFGINFO_Type6i_sizeE"><code class="docutils literal notranslate"><span class="pre">i_size</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MTLBCFGINFO_Type6d_sizeE"><code class="docutils literal notranslate"><span class="pre">d_size</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MTLBCFGINFO_Type10_reserved2E"><code class="docutils literal notranslate"><span class="pre">_reserved2</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MTLBCFGINFO_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MTLBCFGINFO_Type1dE"><code class="docutils literal notranslate"><span class="pre">d</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv420CSR_MPPICFGINFO_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MPPICFGINFO_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MPPICFGINFO_Type10_reserved0E"><code class="docutils literal notranslate"><span class="pre">_reserved0</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MPPICFGINFO_Type8ppi_sizeE"><code class="docutils literal notranslate"><span class="pre">ppi_size</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MPPICFGINFO_Type10_reserved1E"><code class="docutils literal notranslate"><span class="pre">_reserved1</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MPPICFGINFO_Type6ppi_enE"><code class="docutils literal notranslate"><span class="pre">ppi_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MPPICFGINFO_Type7ppi_bpaE"><code class="docutils literal notranslate"><span class="pre">ppi_bpa</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MPPICFGINFO_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MPPICFGINFO_Type1dE"><code class="docutils literal notranslate"><span class="pre">d</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv420CSR_MFIOCFGINFO_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MFIOCFGINFO_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MFIOCFGINFO_Type10_reserved0E"><code class="docutils literal notranslate"><span class="pre">_reserved0</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MFIOCFGINFO_Type8fio_sizeE"><code class="docutils literal notranslate"><span class="pre">fio_size</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MFIOCFGINFO_Type10_reserved1E"><code class="docutils literal notranslate"><span class="pre">_reserved1</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MFIOCFGINFO_Type7fio_bpaE"><code class="docutils literal notranslate"><span class="pre">fio_bpa</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MFIOCFGINFO_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MFIOCFGINFO_Type1dE"><code class="docutils literal notranslate"><span class="pre">d</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv417CSR_MECCLOCK_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MECCLOCK_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MECCLOCK_Type8ecc_lockE"><code class="docutils literal notranslate"><span class="pre">ecc_lock</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MECCLOCK_Type10_reserved0E"><code class="docutils literal notranslate"><span class="pre">_reserved0</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MECCLOCK_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MECCLOCK_Type1dE"><code class="docutils literal notranslate"><span class="pre">d</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv417CSR_MECCCODE_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MECCCODE_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MECCCODE_Type4codeE"><code class="docutils literal notranslate"><span class="pre">code</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MECCCODE_Type10_reserved0E"><code class="docutils literal notranslate"><span class="pre">_reserved0</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MECCCODE_Type5ramidE"><code class="docutils literal notranslate"><span class="pre">ramid</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MECCCODE_Type10_reserved1E"><code class="docutils literal notranslate"><span class="pre">_reserved1</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MECCCODE_Type6sramidE"><code class="docutils literal notranslate"><span class="pre">sramid</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MECCCODE_Type10_reserved2E"><code class="docutils literal notranslate"><span class="pre">_reserved2</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MECCCODE_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MECCCODE_Type1dE"><code class="docutils literal notranslate"><span class="pre">d</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv417CSR_MECC_CTL_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MECC_CTL_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MECC_CTL_Type11ilm_fch_mskE"><code class="docutils literal notranslate"><span class="pre">ilm_fch_msk</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MECC_CTL_Type11ilm_acc_mskE"><code class="docutils literal notranslate"><span class="pre">ilm_acc_msk</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MECC_CTL_Type11dlm_acc_mskE"><code class="docutils literal notranslate"><span class="pre">dlm_acc_msk</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MECC_CTL_Type10ic_fch_mskE"><code class="docutils literal notranslate"><span class="pre">ic_fch_msk</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MECC_CTL_Type10dc_acc_mskE"><code class="docutils literal notranslate"><span class="pre">dc_acc_msk</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MECC_CTL_Type11ilm_ext_mskE"><code class="docutils literal notranslate"><span class="pre">ilm_ext_msk</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MECC_CTL_Type11dlm_ext_mskE"><code class="docutils literal notranslate"><span class="pre">dlm_ext_msk</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MECC_CTL_Type10ic_ccm_mskE"><code class="docutils literal notranslate"><span class="pre">ic_ccm_msk</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MECC_CTL_Type10dc_ccm_mskE"><code class="docutils literal notranslate"><span class="pre">dc_ccm_msk</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MECC_CTL_Type11dc_cpbk_mskE"><code class="docutils literal notranslate"><span class="pre">dc_cpbk_msk</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MECC_CTL_Type10_reserved0E"><code class="docutils literal notranslate"><span class="pre">_reserved0</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MECC_CTL_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MECC_CTL_Type1dE"><code class="docutils literal notranslate"><span class="pre">d</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv420CSR_MECC_STATUS_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MECC_STATUS_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MECC_STATUS_Type11ilm_fch_errE"><code class="docutils literal notranslate"><span class="pre">ilm_fch_err</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MECC_STATUS_Type11ilm_acc_errE"><code class="docutils literal notranslate"><span class="pre">ilm_acc_err</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MECC_STATUS_Type11dlm_acc_errE"><code class="docutils literal notranslate"><span class="pre">dlm_acc_err</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MECC_STATUS_Type10ic_fch_errE"><code class="docutils literal notranslate"><span class="pre">ic_fch_err</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MECC_STATUS_Type10dc_acc_errE"><code class="docutils literal notranslate"><span class="pre">dc_acc_err</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MECC_STATUS_Type11ilm_ext_errE"><code class="docutils literal notranslate"><span class="pre">ilm_ext_err</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MECC_STATUS_Type11dlm_ext_errE"><code class="docutils literal notranslate"><span class="pre">dlm_ext_err</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MECC_STATUS_Type10ic_ccm_errE"><code class="docutils literal notranslate"><span class="pre">ic_ccm_err</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MECC_STATUS_Type10dc_ccm_errE"><code class="docutils literal notranslate"><span class="pre">dc_ccm_err</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MECC_STATUS_Type11dc_cpbk_errE"><code class="docutils literal notranslate"><span class="pre">dc_cpbk_err</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MECC_STATUS_Type10_reserved0E"><code class="docutils literal notranslate"><span class="pre">_reserved0</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MECC_STATUS_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N20CSR_MECC_STATUS_Type1dE"><code class="docutils literal notranslate"><span class="pre">d</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv419CSR_MIRGB_INFO_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MIRGB_INFO_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N19CSR_MIRGB_INFO_Type10_reserved0E"><code class="docutils literal notranslate"><span class="pre">_reserved0</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N19CSR_MIRGB_INFO_Type12iregion_sizeE"><code class="docutils literal notranslate"><span class="pre">iregion_size</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N19CSR_MIRGB_INFO_Type10_reserved1E"><code class="docutils literal notranslate"><span class="pre">_reserved1</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N19CSR_MIRGB_INFO_Type12iregion_baseE"><code class="docutils literal notranslate"><span class="pre">iregion_base</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N19CSR_MIRGB_INFO_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N19CSR_MIRGB_INFO_Type1dE"><code class="docutils literal notranslate"><span class="pre">d</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv419CSR_MSTACK_CTL_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MSTACK_CTL_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N19CSR_MSTACK_CTL_Type12ovf_track_enE"><code class="docutils literal notranslate"><span class="pre">ovf_track_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N19CSR_MSTACK_CTL_Type6udf_enE"><code class="docutils literal notranslate"><span class="pre">udf_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N19CSR_MSTACK_CTL_Type4modeE"><code class="docutils literal notranslate"><span class="pre">mode</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N19CSR_MSTACK_CTL_Type10_reserved0E"><code class="docutils literal notranslate"><span class="pre">_reserved0</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N19CSR_MSTACK_CTL_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N19CSR_MSTACK_CTL_Type1dE"><code class="docutils literal notranslate"><span class="pre">d</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv417CSR_MTLB_CTL_Type"><code class="docutils literal notranslate"><span class="pre">CSR_MTLB_CTL_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MTLB_CTL_Type10tlb_ecc_enE"><code class="docutils literal notranslate"><span class="pre">tlb_ecc_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MTLB_CTL_Type15tlb_ecc_excp_enE"><code class="docutils literal notranslate"><span class="pre">tlb_ecc_excp_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MTLB_CTL_Type19tlb_tram_ecc_inj_enE"><code class="docutils literal notranslate"><span class="pre">tlb_tram_ecc_inj_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MTLB_CTL_Type19tlb_dram_ecc_inj_enE"><code class="docutils literal notranslate"><span class="pre">tlb_dram_ecc_inj_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MTLB_CTL_Type10_reserved0E"><code class="docutils literal notranslate"><span class="pre">_reserved0</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MTLB_CTL_Type14tlb_ecc_chk_enE"><code class="docutils literal notranslate"><span class="pre">tlb_ecc_chk_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MTLB_CTL_Type8napot_enE"><code class="docutils literal notranslate"><span class="pre">napot_en</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MTLB_CTL_Type10_reserved1E"><code class="docutils literal notranslate"><span class="pre">_reserved1</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MTLB_CTL_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N17CSR_MTLB_CTL_Type1dE"><code class="docutils literal notranslate"><span class="pre">d</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l4"><a class="reference internal" href="#eclic">ECLIC</a><ul>
<li class="toctree-l5"><a class="reference internal" href="#c.CLIC_CLICCFG_NLBIT_Pos"><code class="docutils literal notranslate"><span class="pre">CLIC_CLICCFG_NLBIT_Pos</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.CLIC_CLICCFG_NLBIT_Msk"><code class="docutils literal notranslate"><span class="pre">CLIC_CLICCFG_NLBIT_Msk</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.CLIC_CLICINFO_CTLBIT_Pos"><code class="docutils literal notranslate"><span class="pre">CLIC_CLICINFO_CTLBIT_Pos</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.CLIC_CLICINFO_CTLBIT_Msk"><code class="docutils literal notranslate"><span class="pre">CLIC_CLICINFO_CTLBIT_Msk</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.CLIC_CLICINFO_VER_Pos"><code class="docutils literal notranslate"><span class="pre">CLIC_CLICINFO_VER_Pos</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.CLIC_CLICINFO_VER_Msk"><code class="docutils literal notranslate"><span class="pre">CLIC_CLICINFO_VER_Msk</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.CLIC_CLICINFO_NUM_Pos"><code class="docutils literal notranslate"><span class="pre">CLIC_CLICINFO_NUM_Pos</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.CLIC_CLICINFO_NUM_Msk"><code class="docutils literal notranslate"><span class="pre">CLIC_CLICINFO_NUM_Msk</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.CLIC_INTIP_IP_Pos"><code class="docutils literal notranslate"><span class="pre">CLIC_INTIP_IP_Pos</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.CLIC_INTIP_IP_Msk"><code class="docutils literal notranslate"><span class="pre">CLIC_INTIP_IP_Msk</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.CLIC_INTIE_IE_Pos"><code class="docutils literal notranslate"><span class="pre">CLIC_INTIE_IE_Pos</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.CLIC_INTIE_IE_Msk"><code class="docutils literal notranslate"><span class="pre">CLIC_INTIE_IE_Msk</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.CLIC_INTATTR_MODE_Pos"><code class="docutils literal notranslate"><span class="pre">CLIC_INTATTR_MODE_Pos</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.CLIC_INTATTR_MODE_Msk"><code class="docutils literal notranslate"><span class="pre">CLIC_INTATTR_MODE_Msk</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.CLIC_INTATTR_TRIG_Pos"><code class="docutils literal notranslate"><span class="pre">CLIC_INTATTR_TRIG_Pos</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.CLIC_INTATTR_TRIG_Msk"><code class="docutils literal notranslate"><span class="pre">CLIC_INTATTR_TRIG_Msk</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.CLIC_INTATTR_SHV_Pos"><code class="docutils literal notranslate"><span class="pre">CLIC_INTATTR_SHV_Pos</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.CLIC_INTATTR_SHV_Msk"><code class="docutils literal notranslate"><span class="pre">CLIC_INTATTR_SHV_Msk</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.ECLIC_MAX_NLBITS"><code class="docutils literal notranslate"><span class="pre">ECLIC_MAX_NLBITS</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.ECLIC_MODE_MTVEC_Msk"><code class="docutils literal notranslate"><span class="pre">ECLIC_MODE_MTVEC_Msk</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.ECLIC_NON_VECTOR_INTERRUPT"><code class="docutils literal notranslate"><span class="pre">ECLIC_NON_VECTOR_INTERRUPT</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.ECLIC_VECTOR_INTERRUPT"><code class="docutils literal notranslate"><span class="pre">ECLIC_VECTOR_INTERRUPT</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.ECLIC_BASE"><code class="docutils literal notranslate"><span class="pre">ECLIC_BASE</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.ECLIC"><code class="docutils literal notranslate"><span class="pre">ECLIC</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv418ECLIC_TRIGGER_Type"><code class="docutils literal notranslate"><span class="pre">ECLIC_TRIGGER_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18ECLIC_TRIGGER_Type19ECLIC_LEVEL_TRIGGERE"><code class="docutils literal notranslate"><span class="pre">ECLIC_LEVEL_TRIGGER</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18ECLIC_TRIGGER_Type26ECLIC_POSTIVE_EDGE_TRIGGERE"><code class="docutils literal notranslate"><span class="pre">ECLIC_POSTIVE_EDGE_TRIGGER</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18ECLIC_TRIGGER_Type26ECLIC_NEGTIVE_EDGE_TRIGGERE"><code class="docutils literal notranslate"><span class="pre">ECLIC_NEGTIVE_EDGE_TRIGGER</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N18ECLIC_TRIGGER_Type17ECLIC_MAX_TRIGGERE"><code class="docutils literal notranslate"><span class="pre">ECLIC_MAX_TRIGGER</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv412CLICCFG_Type"><code class="docutils literal notranslate"><span class="pre">CLICCFG_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N12CLICCFG_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N12CLICCFG_Type1wE"><code class="docutils literal notranslate"><span class="pre">w</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv413CLICINFO_Type"><code class="docutils literal notranslate"><span class="pre">CLICINFO_Type</span></code></a><ul>
<li class="toctree-l6"><a class="reference internal" href="#_CPPv4N13CLICINFO_Type1bE"><code class="docutils literal notranslate"><span class="pre">b</span></code></a></li>
</ul>
</li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv414CLIC_CTRL_Type"><code class="docutils literal notranslate"><span class="pre">CLIC_CTRL_Type</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv49CLIC_Type"><code class="docutils literal notranslate"><span class="pre">CLIC_Type</span></code></a></li>
</ul>
</li>
<li class="toctree-l4"><a class="reference internal" href="#plic">PLIC</a><ul>
<li class="toctree-l5"><a class="reference internal" href="#c.PLIC_PRIORITY_OFFSET"><code class="docutils literal notranslate"><span class="pre">PLIC_PRIORITY_OFFSET</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.PLIC_PRIORITY_SHIFT_PER_SOURCE"><code class="docutils literal notranslate"><span class="pre">PLIC_PRIORITY_SHIFT_PER_SOURCE</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.PLIC_PENDING_OFFSET"><code class="docutils literal notranslate"><span class="pre">PLIC_PENDING_OFFSET</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.PLIC_PENDING_SHIFT_PER_SOURCE"><code class="docutils literal notranslate"><span class="pre">PLIC_PENDING_SHIFT_PER_SOURCE</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.PLIC_ENABLE_OFFSET"><code class="docutils literal notranslate"><span class="pre">PLIC_ENABLE_OFFSET</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.PLIC_ENABLE_SHIFT_PER_CONTEXT"><code class="docutils literal notranslate"><span class="pre">PLIC_ENABLE_SHIFT_PER_CONTEXT</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.PLIC_THRESHOLD_OFFSET"><code class="docutils literal notranslate"><span class="pre">PLIC_THRESHOLD_OFFSET</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.PLIC_CLAIM_OFFSET"><code class="docutils literal notranslate"><span class="pre">PLIC_CLAIM_OFFSET</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.PLIC_THRESHOLD_SHIFT_PER_CONTEXT"><code class="docutils literal notranslate"><span class="pre">PLIC_THRESHOLD_SHIFT_PER_CONTEXT</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.PLIC_CLAIM_SHIFT_PER_CONTEXT"><code class="docutils literal notranslate"><span class="pre">PLIC_CLAIM_SHIFT_PER_CONTEXT</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.PLIC_BASE"><code class="docutils literal notranslate"><span class="pre">PLIC_BASE</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.PLIC_GetHartID"><code class="docutils literal notranslate"><span class="pre">PLIC_GetHartID</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.PLIC_GetHartID_S"><code class="docutils literal notranslate"><span class="pre">PLIC_GetHartID_S</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.PLIC_GetHartMContextID"><code class="docutils literal notranslate"><span class="pre">PLIC_GetHartMContextID</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.PLIC_GetHartSContextID"><code class="docutils literal notranslate"><span class="pre">PLIC_GetHartSContextID</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.PLIC_PRIORITY_REGADDR"><code class="docutils literal notranslate"><span class="pre">PLIC_PRIORITY_REGADDR</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.PLIC_PENDING_REGADDR"><code class="docutils literal notranslate"><span class="pre">PLIC_PENDING_REGADDR</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.PLIC_ENABLE_REGADDR"><code class="docutils literal notranslate"><span class="pre">PLIC_ENABLE_REGADDR</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.PLIC_THRESHOLD_REGADDR"><code class="docutils literal notranslate"><span class="pre">PLIC_THRESHOLD_REGADDR</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.PLIC_CLAIM_REGADDR"><code class="docutils literal notranslate"><span class="pre">PLIC_CLAIM_REGADDR</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.PLIC_COMPLETE_REGADDR"><code class="docutils literal notranslate"><span class="pre">PLIC_COMPLETE_REGADDR</span></code></a></li>
</ul>
</li>
<li class="toctree-l4"><a class="reference internal" href="#systimer">SysTimer</a><ul>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_MTIMECTL_TIMESTOP_Pos"><code class="docutils literal notranslate"><span class="pre">SysTimer_MTIMECTL_TIMESTOP_Pos</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_MTIMECTL_TIMESTOP_Msk"><code class="docutils literal notranslate"><span class="pre">SysTimer_MTIMECTL_TIMESTOP_Msk</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_MTIMECTL_CMPCLREN_Pos"><code class="docutils literal notranslate"><span class="pre">SysTimer_MTIMECTL_CMPCLREN_Pos</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_MTIMECTL_CMPCLREN_Msk"><code class="docutils literal notranslate"><span class="pre">SysTimer_MTIMECTL_CMPCLREN_Msk</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_MTIMECTL_CLKSRC_Pos"><code class="docutils literal notranslate"><span class="pre">SysTimer_MTIMECTL_CLKSRC_Pos</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_MTIMECTL_CLKSRC_Msk"><code class="docutils literal notranslate"><span class="pre">SysTimer_MTIMECTL_CLKSRC_Msk</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_MTIMECTL_HDBG_Pos"><code class="docutils literal notranslate"><span class="pre">SysTimer_MTIMECTL_HDBG_Pos</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_MTIMECTL_HDBG_Msk"><code class="docutils literal notranslate"><span class="pre">SysTimer_MTIMECTL_HDBG_Msk</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_MSIP_MSIP_Pos"><code class="docutils literal notranslate"><span class="pre">SysTimer_MSIP_MSIP_Pos</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_MSIP_MSIP_Msk"><code class="docutils literal notranslate"><span class="pre">SysTimer_MSIP_MSIP_Msk</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_SSIP_SSIP_Pos"><code class="docutils literal notranslate"><span class="pre">SysTimer_SSIP_SSIP_Pos</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_SSIP_SSIP_Msk"><code class="docutils literal notranslate"><span class="pre">SysTimer_SSIP_SSIP_Msk</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_MTIMER_Msk"><code class="docutils literal notranslate"><span class="pre">SysTimer_MTIMER_Msk</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_MTIMERCMP_Msk"><code class="docutils literal notranslate"><span class="pre">SysTimer_MTIMERCMP_Msk</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_MTIMECTL_Msk"><code class="docutils literal notranslate"><span class="pre">SysTimer_MTIMECTL_Msk</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_MSIP_Msk"><code class="docutils literal notranslate"><span class="pre">SysTimer_MSIP_Msk</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_MSFTRST_Msk"><code class="docutils literal notranslate"><span class="pre">SysTimer_MSFTRST_Msk</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_MSFRST_KEY"><code class="docutils literal notranslate"><span class="pre">SysTimer_MSFRST_KEY</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_CLINT_MSIP_OFS"><code class="docutils literal notranslate"><span class="pre">SysTimer_CLINT_MSIP_OFS</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_CLINT_MTIMECMP_OFS"><code class="docutils literal notranslate"><span class="pre">SysTimer_CLINT_MTIMECMP_OFS</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_CLINT_MTIME_OFS"><code class="docutils literal notranslate"><span class="pre">SysTimer_CLINT_MTIME_OFS</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_CLINT_SSIP_OFS"><code class="docutils literal notranslate"><span class="pre">SysTimer_CLINT_SSIP_OFS</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_BASE"><code class="docutils literal notranslate"><span class="pre">SysTimer_BASE</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer"><code class="docutils literal notranslate"><span class="pre">SysTimer</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_CLINT_MSIP_BASE"><code class="docutils literal notranslate"><span class="pre">SysTimer_CLINT_MSIP_BASE</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_CLINT_MTIMECMP_BASE"><code class="docutils literal notranslate"><span class="pre">SysTimer_CLINT_MTIMECMP_BASE</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_CLINT_MTIME_BASE"><code class="docutils literal notranslate"><span class="pre">SysTimer_CLINT_MTIME_BASE</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#c.SysTimer_CLINT_SSIP_BASE"><code class="docutils literal notranslate"><span class="pre">SysTimer_CLINT_SSIP_BASE</span></code></a></li>
<li class="toctree-l5"><a class="reference internal" href="#_CPPv413SysTimer_Type"><code class="docutils literal notranslate"><span class="pre">SysTimer_Type</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="core_intrinsics.html">CPU Intrinsic Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="api_nmsis_core_dsp_intrinsic.html">Intrinsic Functions for SIMD Instructions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_bitmanip.html">Intrinsic Functions for Bitmanipulation Instructions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_vector.html">Intrinsic Functions for Vector Instructions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_periph_access.html">Peripheral Access</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_systick.html">Systick Timer(SysTimer)</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_interrupt_exception.html">Interrupts and Exceptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_plic.html">PLIC Interrupt</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_cidu.html">CIDU Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_fpu.html">FPU Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_pmp.html">PMP Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_spmp.html">SPMP/sMPU Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_pma.html">PMA Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_cache.html">Cache Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_system_device.html">System Device Configuration</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_arm_compatiable.html">ARM Compatiable Functions</a></li>
<li class="toctree-l3"><a class="reference internal" href="nmsis_bench.html">NMSIS Bench and Test Helper Functions</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../dsp/index.html">NMSIS DSP</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../nn/index.html">NMSIS NN</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../changelog.html">Changelog</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../glossary.html">Glossary</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../appendix.html">Appendix</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">NMSIS</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">NMSIS Core</a></li>
          <li class="breadcrumb-item"><a href="index.html">NMSIS Core API</a></li>
      <li class="breadcrumb-item active">Register Define and Type Definitions</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/core/api/core_register_type.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="register-define-and-type-definitions">
<span id="core-api-register-type"></span><h1>Register Define and Type Definitions<a class="headerlink" href="#register-define-and-type-definitions" title="Link to this heading"></a></h1>
<dl>
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__Registers"></span><em><span class="pre">group</span></em> <span class="sig-name descname"><span class="pre">Register</span> <span class="pre">Define</span> <span class="pre">and</span> <span class="pre">Type</span> <span class="pre">Definitions</span></span></dt>
<dd><p>Type definitions and defines for core registers. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-defines">Defines</p>
<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.__RISCV_XLEN">
<span class="target" id="group__NMSIS__Core__Registers_1ga768dc3bf3c5e4e75e117c4a053b6d0f7"></span><span class="sig-name descname"><span class="n"><span class="pre">__RISCV_XLEN</span></span></span> <span class="pre">32</span><a class="headerlink" href="#c.__RISCV_XLEN" title="Link to this definition"></a><br /></dt>
<dd><p>Refer to the width of an integer register in bits(either 32 or 64) </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-typedefs">Typedefs</p>
<dl class="cpp type">
<dt class="sig sig-object cpp" id="_CPPv48rv_csr_t">
<span id="_CPPv38rv_csr_t"></span><span id="_CPPv28rv_csr_t"></span><span id="rv_csr_t"></span><span class="target" id="group__NMSIS__Core__Registers_1ga4dee6b95a366e4c3162d814d81a1301b"></span><span class="k"><span class="pre">typedef</span></span><span class="w"> </span><span class="kt"><span class="pre">unsigned</span></span><span class="w"> </span><span class="kt"><span class="pre">long</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">rv_csr_t</span></span></span><a class="headerlink" href="#_CPPv48rv_csr_t" title="Link to this definition"></a><br /></dt>
<dd><p>Type of Control and Status Register(CSR), depends on the XLEN defined in RISC-V. </p>
</dd></dl>

</div>
</dd></dl>

<section id="core">
<h2>Core<a class="headerlink" href="#core" title="Link to this heading"></a></h2>
<dl>
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__Base__Registers"></span><em><span class="pre">group</span></em> <span class="sig-name descname"><span class="pre">Base</span> <span class="pre">Register</span> <span class="pre">Define</span> <span class="pre">and</span> <span class="pre">Type</span> <span class="pre">Definitions</span></span></dt>
<dd><p>Type definitions and defines for base core registers. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-typedefs">Typedefs</p>
<dl class="cpp type">
<dt class="sig sig-object cpp" id="_CPPv417CSR_MMISCCTL_Type">
<span id="_CPPv317CSR_MMISCCTL_Type"></span><span id="_CPPv217CSR_MMISCCTL_Type"></span><span id="CSR_MMISCCTL_Type"></span><span class="target" id="group__NMSIS__Core__Base__Registers_1ga56f425a6599bc28e3921326cf5bbd040"></span><span class="k"><span class="pre">typedef</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv418CSR_MMISCCTRL_Type" title="CSR_MMISCCTRL_Type"><span class="n"><span class="pre">CSR_MMISCCTRL_Type</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MMISCCTL_Type</span></span></span><a class="headerlink" href="#_CPPv417CSR_MMISCCTL_Type" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

<dl class="cpp type">
<dt class="sig sig-object cpp" id="_CPPv418CSR_MMISC_CTL_Type">
<span id="_CPPv318CSR_MMISC_CTL_Type"></span><span id="_CPPv218CSR_MMISC_CTL_Type"></span><span id="CSR_MMISC_CTL_Type"></span><span class="target" id="group__NMSIS__Core__Base__Registers_1gac923fc287ca756bc4311ce522dd704ce"></span><span class="k"><span class="pre">typedef</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv418CSR_MMISCCTRL_Type" title="CSR_MMISCCTRL_Type"><span class="n"><span class="pre">CSR_MMISCCTRL_Type</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MMISC_CTL_Type</span></span></span><a class="headerlink" href="#_CPPv418CSR_MMISC_CTL_Type" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

<dl class="cpp type">
<dt class="sig sig-object cpp" id="_CPPv419CSR_MCACHE_CTL_Type">
<span id="_CPPv319CSR_MCACHE_CTL_Type"></span><span id="_CPPv219CSR_MCACHE_CTL_Type"></span><span id="CSR_MCACHE_CTL_Type"></span><span class="target" id="group__NMSIS__Core__Base__Registers_1ga291b64797fbd8741439aa3e742c5bc12"></span><span class="k"><span class="pre">typedef</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv418CSR_MCACHECTL_Type" title="CSR_MCACHECTL_Type"><span class="n"><span class="pre">CSR_MCACHECTL_Type</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MCACHE_CTL_Type</span></span></span><a class="headerlink" href="#_CPPv419CSR_MCACHE_CTL_Type" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

<dl class="cpp type">
<dt class="sig sig-object cpp" id="_CPPv417CSR_MILM_CTL_Type">
<span id="_CPPv317CSR_MILM_CTL_Type"></span><span id="_CPPv217CSR_MILM_CTL_Type"></span><span id="CSR_MILM_CTL_Type"></span><span class="target" id="group__NMSIS__Core__Base__Registers_1gab68155929308995f1c32ded66b09ac96"></span><span class="k"><span class="pre">typedef</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv416CSR_MILMCTL_Type" title="CSR_MILMCTL_Type"><span class="n"><span class="pre">CSR_MILMCTL_Type</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MILM_CTL_Type</span></span></span><a class="headerlink" href="#_CPPv417CSR_MILM_CTL_Type" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

<dl class="cpp type">
<dt class="sig sig-object cpp" id="_CPPv417CSR_DILM_CTL_Type">
<span id="_CPPv317CSR_DILM_CTL_Type"></span><span id="_CPPv217CSR_DILM_CTL_Type"></span><span id="CSR_DILM_CTL_Type"></span><span class="target" id="group__NMSIS__Core__Base__Registers_1ga4fc80c65450a26b0f7d176f21554ce76"></span><span class="k"><span class="pre">typedef</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv416CSR_MDLMCTL_Type" title="CSR_MDLMCTL_Type"><span class="n"><span class="pre">CSR_MDLMCTL_Type</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_DILM_CTL_Type</span></span></span><a class="headerlink" href="#_CPPv417CSR_DILM_CTL_Type" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

<dl class="cpp type">
<dt class="sig sig-object cpp" id="_CPPv418CSR_MCFG_INFO_Type">
<span id="_CPPv318CSR_MCFG_INFO_Type"></span><span id="_CPPv218CSR_MCFG_INFO_Type"></span><span id="CSR_MCFG_INFO_Type"></span><span class="target" id="group__NMSIS__Core__Base__Registers_1ga733d3088f43b6c6d9152957b7740303f"></span><span class="k"><span class="pre">typedef</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv417CSR_MCFGINFO_Type" title="CSR_MCFGINFO_Type"><span class="n"><span class="pre">CSR_MCFGINFO_Type</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MCFG_INFO_Type</span></span></span><a class="headerlink" href="#_CPPv418CSR_MCFG_INFO_Type" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

<dl class="cpp type">
<dt class="sig sig-object cpp" id="_CPPv419CSR_MICFG_INFO_Type">
<span id="_CPPv319CSR_MICFG_INFO_Type"></span><span id="_CPPv219CSR_MICFG_INFO_Type"></span><span id="CSR_MICFG_INFO_Type"></span><span class="target" id="group__NMSIS__Core__Base__Registers_1ga8f34d541c5e58a61c3dc25e4874bfc14"></span><span class="k"><span class="pre">typedef</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv418CSR_MICFGINFO_Type" title="CSR_MICFGINFO_Type"><span class="n"><span class="pre">CSR_MICFGINFO_Type</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MICFG_INFO_Type</span></span></span><a class="headerlink" href="#_CPPv419CSR_MICFG_INFO_Type" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

<dl class="cpp type">
<dt class="sig sig-object cpp" id="_CPPv419CSR_MDCFG_INFO_Type">
<span id="_CPPv319CSR_MDCFG_INFO_Type"></span><span id="_CPPv219CSR_MDCFG_INFO_Type"></span><span id="CSR_MDCFG_INFO_Type"></span><span class="target" id="group__NMSIS__Core__Base__Registers_1gaa3d9a47a21fae24c9b4147ed03135321"></span><span class="k"><span class="pre">typedef</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv418CSR_MDCFGINFO_Type" title="CSR_MDCFGINFO_Type"><span class="n"><span class="pre">CSR_MDCFGINFO_Type</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MDCFG_INFO_Type</span></span></span><a class="headerlink" href="#_CPPv419CSR_MDCFG_INFO_Type" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

<dl class="cpp type">
<dt class="sig sig-object cpp" id="_CPPv421CSR_MTLBCFG_INFO_Type">
<span id="_CPPv321CSR_MTLBCFG_INFO_Type"></span><span id="_CPPv221CSR_MTLBCFG_INFO_Type"></span><span id="CSR_MTLBCFG_INFO_Type"></span><span class="target" id="group__NMSIS__Core__Base__Registers_1ga4fcf1f4065748cfd66643095529c15c3"></span><span class="k"><span class="pre">typedef</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv420CSR_MTLBCFGINFO_Type" title="CSR_MTLBCFGINFO_Type"><span class="n"><span class="pre">CSR_MTLBCFGINFO_Type</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MTLBCFG_INFO_Type</span></span></span><a class="headerlink" href="#_CPPv421CSR_MTLBCFG_INFO_Type" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

<dl class="cpp type">
<dt class="sig sig-object cpp" id="_CPPv421CSR_MPPICFG_INFO_Type">
<span id="_CPPv321CSR_MPPICFG_INFO_Type"></span><span id="_CPPv221CSR_MPPICFG_INFO_Type"></span><span id="CSR_MPPICFG_INFO_Type"></span><span class="target" id="group__NMSIS__Core__Base__Registers_1ga2a197e255270c7d0871ba191f06b5c6c"></span><span class="k"><span class="pre">typedef</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv420CSR_MPPICFGINFO_Type" title="CSR_MPPICFGINFO_Type"><span class="n"><span class="pre">CSR_MPPICFGINFO_Type</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MPPICFG_INFO_Type</span></span></span><a class="headerlink" href="#_CPPv421CSR_MPPICFG_INFO_Type" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

<dl class="cpp type">
<dt class="sig sig-object cpp" id="_CPPv421CSR_MFIOCFG_INFO_Type">
<span id="_CPPv321CSR_MFIOCFG_INFO_Type"></span><span id="_CPPv221CSR_MFIOCFG_INFO_Type"></span><span id="CSR_MFIOCFG_INFO_Type"></span><span class="target" id="group__NMSIS__Core__Base__Registers_1gaf45ee826db105de0be1ecd7441589919"></span><span class="k"><span class="pre">typedef</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv420CSR_MFIOCFGINFO_Type" title="CSR_MFIOCFGINFO_Type"><span class="n"><span class="pre">CSR_MFIOCFGINFO_Type</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MFIOCFG_INFO_Type</span></span></span><a class="headerlink" href="#_CPPv421CSR_MFIOCFG_INFO_Type" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

<dl class="cpp type">
<dt class="sig sig-object cpp" id="_CPPv418CSR_MECC_LOCK_Type">
<span id="_CPPv318CSR_MECC_LOCK_Type"></span><span id="_CPPv218CSR_MECC_LOCK_Type"></span><span id="CSR_MECC_LOCK_Type"></span><span class="target" id="group__NMSIS__Core__Base__Registers_1ga610f3467339fbb23bef3974015550b10"></span><span class="k"><span class="pre">typedef</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv417CSR_MECCLOCK_Type" title="CSR_MECCLOCK_Type"><span class="n"><span class="pre">CSR_MECCLOCK_Type</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MECC_LOCK_Type</span></span></span><a class="headerlink" href="#_CPPv418CSR_MECC_LOCK_Type" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

<dl class="cpp type">
<dt class="sig sig-object cpp" id="_CPPv418CSR_MECC_CODE_Type">
<span id="_CPPv318CSR_MECC_CODE_Type"></span><span id="_CPPv218CSR_MECC_CODE_Type"></span><span id="CSR_MECC_CODE_Type"></span><span class="target" id="group__NMSIS__Core__Base__Registers_1ga388a1935ecb4990587d63264ad87dc7c"></span><span class="k"><span class="pre">typedef</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv417CSR_MECCCODE_Type" title="CSR_MECCCODE_Type"><span class="n"><span class="pre">CSR_MECCCODE_Type</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MECC_CODE_Type</span></span></span><a class="headerlink" href="#_CPPv418CSR_MECC_CODE_Type" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

</div>
<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv413CSR_MISA_Type">
<span id="_CPPv313CSR_MISA_Type"></span><span id="_CPPv213CSR_MISA_Type"></span><span class="target" id="unionCSR__MISA__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MISA_Type</span></span></span><a class="headerlink" href="#_CPPv413CSR_MISA_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MISA CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1aE">
<span id="_CPPv3N13CSR_MISA_Type1aE"></span><span id="_CPPv2N13CSR_MISA_Type1aE"></span><span id="CSR_MISA_Type::a__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1a7d03318d070023b589d0493a6fc0c77c"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">a</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1aE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0 Atomic extension </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1bE">
<span id="_CPPv3N13CSR_MISA_Type1bE"></span><span id="_CPPv2N13CSR_MISA_Type1bE"></span><span id="CSR_MISA_Type::b__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1aa79af012ee1e6de37eae3bb515ee01ea"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 1 B extension </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1cE">
<span id="_CPPv3N13CSR_MISA_Type1cE"></span><span id="_CPPv2N13CSR_MISA_Type1cE"></span><span id="CSR_MISA_Type::c__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1affcb644a18834c71c22c7a3d0717d3f3"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">c</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1cE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 2 Compressed extension </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1dE">
<span id="_CPPv3N13CSR_MISA_Type1dE"></span><span id="_CPPv2N13CSR_MISA_Type1dE"></span><span id="CSR_MISA_Type::d__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1a25171c57dba66f92acc7166020e095cd"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1dE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 3 Double-precision floating-point extension </p>
<p>Type used for csr data access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1eE">
<span id="_CPPv3N13CSR_MISA_Type1eE"></span><span id="_CPPv2N13CSR_MISA_Type1eE"></span><span id="CSR_MISA_Type::e__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1a745359a52dfafcf113c23bcd8c29ec8c"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">e</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1eE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 4 RV32E/64E base ISA </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1fE">
<span id="_CPPv3N13CSR_MISA_Type1fE"></span><span id="_CPPv2N13CSR_MISA_Type1fE"></span><span id="CSR_MISA_Type::f__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1a4023363711be3ef80da807a0728930ea"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">f</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1fE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 5 Single-precision floating-point extension </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1gE">
<span id="_CPPv3N13CSR_MISA_Type1gE"></span><span id="_CPPv2N13CSR_MISA_Type1gE"></span><span id="CSR_MISA_Type::g__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1a5ffa39768567ee68ba9ddca749749094"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">g</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1gE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 6 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1hE">
<span id="_CPPv3N13CSR_MISA_Type1hE"></span><span id="_CPPv2N13CSR_MISA_Type1hE"></span><span id="CSR_MISA_Type::h__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1add06ba0ef4b0e8b34c94b7d097c5b8b6"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">h</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1hE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 7 Hypervisor extension </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1iE">
<span id="_CPPv3N13CSR_MISA_Type1iE"></span><span id="_CPPv2N13CSR_MISA_Type1iE"></span><span id="CSR_MISA_Type::i__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1a388f9e4fdb069e9c0f3853ef8f9f3a04"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">i</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1iE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 8 RV32I/64I/128I base ISA </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1jE">
<span id="_CPPv3N13CSR_MISA_Type1jE"></span><span id="_CPPv2N13CSR_MISA_Type1jE"></span><span id="CSR_MISA_Type::j__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1a4256c5f7bf0017aa46de265af7ad2e73"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">j</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1jE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 9 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1kE">
<span id="_CPPv3N13CSR_MISA_Type1kE"></span><span id="_CPPv2N13CSR_MISA_Type1kE"></span><span id="CSR_MISA_Type::k__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1ab808ab27c96f3f372e447575a62813c4"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">k</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1kE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 10 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1lE">
<span id="_CPPv3N13CSR_MISA_Type1lE"></span><span id="_CPPv2N13CSR_MISA_Type1lE"></span><span id="CSR_MISA_Type::l__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1ad3eee1620420ed061491fd48c9483a33"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">l</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1lE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 11 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1mE">
<span id="_CPPv3N13CSR_MISA_Type1mE"></span><span id="_CPPv2N13CSR_MISA_Type1mE"></span><span id="CSR_MISA_Type::m__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1ae9efe222b556250575bbdb7754ee4df0"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">m</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1mE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 12 Integer Multiply/Divide extension </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1nE">
<span id="_CPPv3N13CSR_MISA_Type1nE"></span><span id="_CPPv2N13CSR_MISA_Type1nE"></span><span id="CSR_MISA_Type::n__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1a08ef7ab18dc90635a062fc702a5b9839"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">n</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1nE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 13 Tentatively reserved for User-Level Interrupts extension </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1oE">
<span id="_CPPv3N13CSR_MISA_Type1oE"></span><span id="_CPPv2N13CSR_MISA_Type1oE"></span><span id="CSR_MISA_Type::o__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1aa97a5dc61257bcfdae1604c6ef6ba6c9"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">o</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1oE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 14 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1pE">
<span id="_CPPv3N13CSR_MISA_Type1pE"></span><span id="_CPPv2N13CSR_MISA_Type1pE"></span><span id="CSR_MISA_Type::p__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1a1aeda1a8f5b0920ce7fb005fd45851b1"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">p</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1pE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 15 Tentatively reserved for Packed-SIMD extension </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1qE">
<span id="_CPPv3N13CSR_MISA_Type1qE"></span><span id="_CPPv2N13CSR_MISA_Type1qE"></span><span id="CSR_MISA_Type::q__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1a293b7c69518f3fd68f566485d50e83e2"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">q</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1qE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 16 Quad-precision floating-point extension </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1rE">
<span id="_CPPv3N13CSR_MISA_Type1rE"></span><span id="_CPPv2N13CSR_MISA_Type1rE"></span><span id="CSR_MISA_Type::r__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1a4af1e46cb98249e83a129bdfa5a6ef4f"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">r</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1rE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 17 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1sE">
<span id="_CPPv3N13CSR_MISA_Type1sE"></span><span id="_CPPv2N13CSR_MISA_Type1sE"></span><span id="CSR_MISA_Type::s__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1a79e1df39597bf8184932682bba4e59b1"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">s</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1sE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 18 Supervisor mode implemented </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1tE">
<span id="_CPPv3N13CSR_MISA_Type1tE"></span><span id="_CPPv2N13CSR_MISA_Type1tE"></span><span id="CSR_MISA_Type::t__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1a8bf50ec00d685519fd3238a4b2222b50"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">t</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1tE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 19 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1uE">
<span id="_CPPv3N13CSR_MISA_Type1uE"></span><span id="_CPPv2N13CSR_MISA_Type1uE"></span><span id="CSR_MISA_Type::u__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1a746597b02ac481d6f16e9f10c311d85b"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">u</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1uE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 20 User mode implemented </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1vE">
<span id="_CPPv3N13CSR_MISA_Type1vE"></span><span id="_CPPv2N13CSR_MISA_Type1vE"></span><span id="CSR_MISA_Type::v__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1a24a555a6f05561ed548f05b37ad48df9"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">v</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1vE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 21 Vector extension </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1wE">
<span id="_CPPv3N13CSR_MISA_Type1wE"></span><span id="_CPPv2N13CSR_MISA_Type1wE"></span><span id="CSR_MISA_Type::w__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1a39416f3c10c3163479f2d9a7ba5f6ff7"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">w</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1wE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 22 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1xE">
<span id="_CPPv3N13CSR_MISA_Type1xE"></span><span id="_CPPv2N13CSR_MISA_Type1xE"></span><span id="CSR_MISA_Type::x__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1ad127ca5673c61354060d7eb77f31ecb4"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">x</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1xE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 23 Non-standard extensions present </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1yE">
<span id="_CPPv3N13CSR_MISA_Type1yE"></span><span id="_CPPv2N13CSR_MISA_Type1yE"></span><span id="CSR_MISA_Type::y__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1a18e01414bd4c6c97e469f7c35ac47caa"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">y</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1yE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 24 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type1zE">
<span id="_CPPv3N13CSR_MISA_Type1zE"></span><span id="_CPPv2N13CSR_MISA_Type1zE"></span><span id="CSR_MISA_Type::z__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1a6444017e8a7030df113538409511c55a"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">z</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type1zE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 25 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type10_reserved0E">
<span id="_CPPv3N13CSR_MISA_Type10_reserved0E"></span><span id="_CPPv2N13CSR_MISA_Type10_reserved0E"></span><span id="CSR_MISA_Type::_reserved0__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1a71e4706fbac8a8165aeb561b19871e1c"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved0</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type10_reserved0E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 26..XLEN-3 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CSR_MISA_Type3mxlE">
<span id="_CPPv3N13CSR_MISA_Type3mxlE"></span><span id="_CPPv2N13CSR_MISA_Type3mxlE"></span><span id="CSR_MISA_Type::mxl__rv_csr_t"></span><span class="target" id="unionCSR__MISA__Type_1a6f3250a719eb460653f2f4f6f2bc76f8"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">mxl</span></span></span><a class="headerlink" href="#_CPPv4N13CSR_MISA_Type3mxlE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: XLEN-2..XLEN-1 Machine XLEN </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp">
<span class="target" id="unionCSR__MISA__Type_1a32ca93354e943e47f23e6b82ea611721"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv413CSR_MISA_Type" title="CSR_MISA_Type"><span class="n"><span class="pre">CSR_MISA_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv416CSR_MSTATUS_Type">
<span id="_CPPv316CSR_MSTATUS_Type"></span><span id="_CPPv216CSR_MSTATUS_Type"></span><span class="target" id="unionCSR__MSTATUS__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MSTATUS_Type</span></span></span><a class="headerlink" href="#_CPPv416CSR_MSTATUS_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MSTATUS CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MSTATUS_Type10_reserved0E">
<span id="_CPPv3N16CSR_MSTATUS_Type10_reserved0E"></span><span id="_CPPv2N16CSR_MSTATUS_Type10_reserved0E"></span><span id="CSR_MSTATUS_Type::_reserved0__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUS__Type_1ae8ca70d836ff92b95d206e681d081329"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved0</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MSTATUS_Type10_reserved0E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MSTATUS_Type3sieE">
<span id="_CPPv3N16CSR_MSTATUS_Type3sieE"></span><span id="_CPPv2N16CSR_MSTATUS_Type3sieE"></span><span id="CSR_MSTATUS_Type::sie__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUS__Type_1a39782c19cb5e81a9bb2ac6231b11edcd"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">sie</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MSTATUS_Type3sieE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 1 supervisor interrupt enable flag </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MSTATUS_Type10_reserved1E">
<span id="_CPPv3N16CSR_MSTATUS_Type10_reserved1E"></span><span id="_CPPv2N16CSR_MSTATUS_Type10_reserved1E"></span><span id="CSR_MSTATUS_Type::_reserved1__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUS__Type_1a3f2fb6067e213b937b77c8c72b5a2793"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved1</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MSTATUS_Type10_reserved1E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 2 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MSTATUS_Type3mieE">
<span id="_CPPv3N16CSR_MSTATUS_Type3mieE"></span><span id="_CPPv2N16CSR_MSTATUS_Type3mieE"></span><span id="CSR_MSTATUS_Type::mie__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUS__Type_1a8fe9b86b3d0ddb66537db55e8fe1b96b"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">mie</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MSTATUS_Type3mieE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 3 machine mode interrupt enable flag </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MSTATUS_Type10_reserved2E">
<span id="_CPPv3N16CSR_MSTATUS_Type10_reserved2E"></span><span id="_CPPv2N16CSR_MSTATUS_Type10_reserved2E"></span><span id="CSR_MSTATUS_Type::_reserved2__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUS__Type_1a6ec97869161f24ac6ccdf52d0d9bf2de"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved2</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MSTATUS_Type10_reserved2E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 4 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MSTATUS_Type4spieE">
<span id="_CPPv3N16CSR_MSTATUS_Type4spieE"></span><span id="_CPPv2N16CSR_MSTATUS_Type4spieE"></span><span id="CSR_MSTATUS_Type::spie__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUS__Type_1a2da21bb426da143dfba005be019592b3"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">spie</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MSTATUS_Type4spieE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 5 supervisor mode interrupt enable flag </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MSTATUS_Type3ubeE">
<span id="_CPPv3N16CSR_MSTATUS_Type3ubeE"></span><span id="_CPPv2N16CSR_MSTATUS_Type3ubeE"></span><span id="CSR_MSTATUS_Type::ube__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUS__Type_1a812b2d696021536a241c4edd7d2c59e3"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ube</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MSTATUS_Type3ubeE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 6 U-mode non-instruction-fetch memory accesse big-endian enable flag </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MSTATUS_Type4mpieE">
<span id="_CPPv3N16CSR_MSTATUS_Type4mpieE"></span><span id="_CPPv2N16CSR_MSTATUS_Type4mpieE"></span><span id="CSR_MSTATUS_Type::mpie__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUS__Type_1a1053ed8fd8525df9fbd32c4890bcfe42"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">mpie</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MSTATUS_Type4mpieE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 7 machine mode previous interrupt enable flag </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MSTATUS_Type3sppE">
<span id="_CPPv3N16CSR_MSTATUS_Type3sppE"></span><span id="_CPPv2N16CSR_MSTATUS_Type3sppE"></span><span id="CSR_MSTATUS_Type::spp__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUS__Type_1a810012b49fdefb3d342a51a02d5b0a2a"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">spp</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MSTATUS_Type3sppE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 8 supervisor previous privilede mode </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MSTATUS_Type2vsE">
<span id="_CPPv3N16CSR_MSTATUS_Type2vsE"></span><span id="_CPPv2N16CSR_MSTATUS_Type2vsE"></span><span id="CSR_MSTATUS_Type::vs__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUS__Type_1aa0226cb85131866229d29d268186d0bc"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">vs</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MSTATUS_Type2vsE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 9..10 vector status flag </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MSTATUS_Type3mppE">
<span id="_CPPv3N16CSR_MSTATUS_Type3mppE"></span><span id="_CPPv2N16CSR_MSTATUS_Type3mppE"></span><span id="CSR_MSTATUS_Type::mpp__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUS__Type_1a54f1b11a82d0c710c8568703e006bbe8"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">mpp</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MSTATUS_Type3mppE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 11..12 machine previous privilede mode </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MSTATUS_Type2fsE">
<span id="_CPPv3N16CSR_MSTATUS_Type2fsE"></span><span id="_CPPv2N16CSR_MSTATUS_Type2fsE"></span><span id="CSR_MSTATUS_Type::fs__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUS__Type_1a0b85d89e89118380007d94c4c2adb0f2"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fs</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MSTATUS_Type2fsE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 13..14 FS status flag </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MSTATUS_Type2xsE">
<span id="_CPPv3N16CSR_MSTATUS_Type2xsE"></span><span id="_CPPv2N16CSR_MSTATUS_Type2xsE"></span><span id="CSR_MSTATUS_Type::xs__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUS__Type_1ab2648a5652adc6cd1dd02e3e47d4cd87"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">xs</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MSTATUS_Type2xsE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 15..16 XS status flag </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MSTATUS_Type4mprvE">
<span id="_CPPv3N16CSR_MSTATUS_Type4mprvE"></span><span id="_CPPv2N16CSR_MSTATUS_Type4mprvE"></span><span id="CSR_MSTATUS_Type::mprv__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUS__Type_1a5319b79ff9ccab347d70716fc7ad5bf5"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">mprv</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MSTATUS_Type4mprvE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 17 Modify PRiVilege </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MSTATUS_Type3sumE">
<span id="_CPPv3N16CSR_MSTATUS_Type3sumE"></span><span id="_CPPv2N16CSR_MSTATUS_Type3sumE"></span><span id="CSR_MSTATUS_Type::sum__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUS__Type_1aa7bf6ccb81c68ffcda46390640774413"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">sum</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MSTATUS_Type3sumE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 18 Supervisor Mode load and store protection </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MSTATUS_Type3mxrE">
<span id="_CPPv3N16CSR_MSTATUS_Type3mxrE"></span><span id="_CPPv2N16CSR_MSTATUS_Type3mxrE"></span><span id="CSR_MSTATUS_Type::mxr__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUS__Type_1a4c828879e02d7be229d648b40375120e"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">mxr</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MSTATUS_Type3mxrE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 19 Make eXecutable Readable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MSTATUS_Type3tvmE">
<span id="_CPPv3N16CSR_MSTATUS_Type3tvmE"></span><span id="_CPPv2N16CSR_MSTATUS_Type3tvmE"></span><span id="CSR_MSTATUS_Type::tvm__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUS__Type_1a075c6caa79d9fcd57fa15dafaef41b7d"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">tvm</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MSTATUS_Type3tvmE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 20 Trap Virtual Memory </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MSTATUS_Type2twE">
<span id="_CPPv3N16CSR_MSTATUS_Type2twE"></span><span id="_CPPv2N16CSR_MSTATUS_Type2twE"></span><span id="CSR_MSTATUS_Type::tw__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUS__Type_1a60b6fee42efcd5978cb1d00901a45643"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">tw</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MSTATUS_Type2twE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 21 Timeout Wait </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MSTATUS_Type3tsrE">
<span id="_CPPv3N16CSR_MSTATUS_Type3tsrE"></span><span id="_CPPv2N16CSR_MSTATUS_Type3tsrE"></span><span id="CSR_MSTATUS_Type::tsr__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUS__Type_1ae77bc388c3d8fa3dacac1855abc43b00"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">tsr</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MSTATUS_Type3tsrE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 22 Trap SRET </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MSTATUS_Type5spelpE">
<span id="_CPPv3N16CSR_MSTATUS_Type5spelpE"></span><span id="_CPPv2N16CSR_MSTATUS_Type5spelpE"></span><span id="CSR_MSTATUS_Type::spelp__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUS__Type_1af524f82bcb6ed7720a61f6484f187adc"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">spelp</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MSTATUS_Type5spelpE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 23 Supervisor mode Previous Expected Landing Pad (ELP) State </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MSTATUS_Type3sdtE">
<span id="_CPPv3N16CSR_MSTATUS_Type3sdtE"></span><span id="_CPPv2N16CSR_MSTATUS_Type3sdtE"></span><span id="CSR_MSTATUS_Type::sdt__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUS__Type_1aea6302d5cf4907afd60dd1af5568e0d9"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">sdt</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MSTATUS_Type3sdtE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 24 S-mode-disable-trap </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MSTATUS_Type10_reserved3E">
<span id="_CPPv3N16CSR_MSTATUS_Type10_reserved3E"></span><span id="_CPPv2N16CSR_MSTATUS_Type10_reserved3E"></span><span id="CSR_MSTATUS_Type::_reserved3__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUS__Type_1a3c5132f10bbe90eef8a8256edd1e2907"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved3</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MSTATUS_Type10_reserved3E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 25..30 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MSTATUS_Type2sdE">
<span id="_CPPv3N16CSR_MSTATUS_Type2sdE"></span><span id="_CPPv2N16CSR_MSTATUS_Type2sdE"></span><span id="CSR_MSTATUS_Type::sd__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUS__Type_1a07006b8b4c0dc88ca1e1a2145a9bce36"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">sd</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MSTATUS_Type2sdE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 31 Dirty status for XS or FS </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MSTATUS_Type1bE">
<span id="_CPPv3N16CSR_MSTATUS_Type1bE"></span><span id="_CPPv2N16CSR_MSTATUS_Type1bE"></span><span class="target" id="unionCSR__MSTATUS__Type_1a338328337a8d991b1e5feb213083e732"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv416CSR_MSTATUS_Type" title="CSR_MSTATUS_Type"><span class="n"><span class="pre">CSR_MSTATUS_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MSTATUS_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MSTATUS_Type1dE">
<span id="_CPPv3N16CSR_MSTATUS_Type1dE"></span><span id="_CPPv2N16CSR_MSTATUS_Type1dE"></span><span id="CSR_MSTATUS_Type::d__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUS__Type_1ad6ccdd78fc15b0b10a9e82e3c25dd98a"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MSTATUS_Type1dE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for csr data access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv417CSR_MSTATUSH_Type">
<span id="_CPPv317CSR_MSTATUSH_Type"></span><span id="_CPPv217CSR_MSTATUSH_Type"></span><span class="target" id="unionCSR__MSTATUSH__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MSTATUSH_Type</span></span></span><a class="headerlink" href="#_CPPv417CSR_MSTATUSH_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MSTATUSH CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MSTATUSH_Type10_reserved0E">
<span id="_CPPv3N17CSR_MSTATUSH_Type10_reserved0E"></span><span id="_CPPv2N17CSR_MSTATUSH_Type10_reserved0E"></span><span id="CSR_MSTATUSH_Type::_reserved0__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUSH__Type_1a302c0006275c52d7ddc5c5e6d83d1dd3"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved0</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MSTATUSH_Type10_reserved0E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0..3 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MSTATUSH_Type3sbeE">
<span id="_CPPv3N17CSR_MSTATUSH_Type3sbeE"></span><span id="_CPPv2N17CSR_MSTATUSH_Type3sbeE"></span><span id="CSR_MSTATUSH_Type::sbe__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUSH__Type_1a66f3e89f76b11316f020dceccfcae03c"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">sbe</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MSTATUSH_Type3sbeE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 4 S-mode non-instruction-fetch memory accesse big-endian enable flag </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MSTATUSH_Type3mbeE">
<span id="_CPPv3N17CSR_MSTATUSH_Type3mbeE"></span><span id="_CPPv2N17CSR_MSTATUSH_Type3mbeE"></span><span id="CSR_MSTATUSH_Type::mbe__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUSH__Type_1a66f3344e822d037ec1c8d5cfd9d2d44f"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">mbe</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MSTATUSH_Type3mbeE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 5 M-mode non-instruction-fetch memory accesse big-endian enable flag </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MSTATUSH_Type3gvaE">
<span id="_CPPv3N17CSR_MSTATUSH_Type3gvaE"></span><span id="_CPPv2N17CSR_MSTATUSH_Type3gvaE"></span><span id="CSR_MSTATUSH_Type::gva__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUSH__Type_1aa233a31211fe4b27d8e569ff0578c6a1"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">gva</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MSTATUSH_Type3gvaE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 6 Guest Virtual Address </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MSTATUSH_Type3mpvE">
<span id="_CPPv3N17CSR_MSTATUSH_Type3mpvE"></span><span id="_CPPv2N17CSR_MSTATUSH_Type3mpvE"></span><span id="CSR_MSTATUSH_Type::mpv__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUSH__Type_1aa81b1cb7a083e4903c727efacedaad79"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">mpv</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MSTATUSH_Type3mpvE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 7 Machine Previous Virtualization Mode </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MSTATUSH_Type10_reserved1E">
<span id="_CPPv3N17CSR_MSTATUSH_Type10_reserved1E"></span><span id="_CPPv2N17CSR_MSTATUSH_Type10_reserved1E"></span><span id="CSR_MSTATUSH_Type::_reserved1__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUSH__Type_1ad4a6cf8414c43baf20343eb3b512ac70"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved1</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MSTATUSH_Type10_reserved1E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 8 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MSTATUSH_Type5mpelpE">
<span id="_CPPv3N17CSR_MSTATUSH_Type5mpelpE"></span><span id="_CPPv2N17CSR_MSTATUSH_Type5mpelpE"></span><span id="CSR_MSTATUSH_Type::mpelp__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUSH__Type_1a0a8f2670b84655f5725588a8ddeac07d"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">mpelp</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MSTATUSH_Type5mpelpE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 9 Machine mode Previous Expected Landing Pad (ELP) State </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MSTATUSH_Type3mdtE">
<span id="_CPPv3N17CSR_MSTATUSH_Type3mdtE"></span><span id="_CPPv2N17CSR_MSTATUSH_Type3mdtE"></span><span id="CSR_MSTATUSH_Type::mdt__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUSH__Type_1ab624b0ae6e60783d0e29394fbe37e650"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">mdt</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MSTATUSH_Type3mdtE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 10 M-mode-disable-trap </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MSTATUSH_Type10_reserved5E">
<span id="_CPPv3N17CSR_MSTATUSH_Type10_reserved5E"></span><span id="_CPPv2N17CSR_MSTATUSH_Type10_reserved5E"></span><span id="CSR_MSTATUSH_Type::_reserved5__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUSH__Type_1ab1b3658830e94b37d4fac6aaa1d328a0"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved5</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MSTATUSH_Type10_reserved5E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 11..31 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MSTATUSH_Type1bE">
<span id="_CPPv3N17CSR_MSTATUSH_Type1bE"></span><span id="_CPPv2N17CSR_MSTATUSH_Type1bE"></span><span class="target" id="unionCSR__MSTATUSH__Type_1a1363d711f4703efc10ac35a65bc9bd08"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv417CSR_MSTATUSH_Type" title="CSR_MSTATUSH_Type"><span class="n"><span class="pre">CSR_MSTATUSH_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MSTATUSH_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MSTATUSH_Type1dE">
<span id="_CPPv3N17CSR_MSTATUSH_Type1dE"></span><span id="_CPPv2N17CSR_MSTATUSH_Type1dE"></span><span id="CSR_MSTATUSH_Type::d__rv_csr_t"></span><span class="target" id="unionCSR__MSTATUSH__Type_1aed9b3f3686362c8ea133d7c509647b29"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MSTATUSH_Type1dE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for csr data access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv414CSR_MTVEC_Type">
<span id="_CPPv314CSR_MTVEC_Type"></span><span id="_CPPv214CSR_MTVEC_Type"></span><span class="target" id="unionCSR__MTVEC__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MTVEC_Type</span></span></span><a class="headerlink" href="#_CPPv414CSR_MTVEC_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MTVEC CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N14CSR_MTVEC_Type4modeE">
<span id="_CPPv3N14CSR_MTVEC_Type4modeE"></span><span id="_CPPv2N14CSR_MTVEC_Type4modeE"></span><span id="CSR_MTVEC_Type::mode__rv_csr_t"></span><span class="target" id="unionCSR__MTVEC__Type_1aaedacb992928db5f3486342eadf944e8"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">mode</span></span></span><a class="headerlink" href="#_CPPv4N14CSR_MTVEC_Type4modeE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0..5 interrupt mode control </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N14CSR_MTVEC_Type4addrE">
<span id="_CPPv3N14CSR_MTVEC_Type4addrE"></span><span id="_CPPv2N14CSR_MTVEC_Type4addrE"></span><span id="CSR_MTVEC_Type::addr__rv_csr_t"></span><span class="target" id="unionCSR__MTVEC__Type_1a0d0fea678e6ad934c29011cfd49e9271"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">addr</span></span></span><a class="headerlink" href="#_CPPv4N14CSR_MTVEC_Type4addrE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 6..XLEN-1 mtvec address </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N14CSR_MTVEC_Type1bE">
<span id="_CPPv3N14CSR_MTVEC_Type1bE"></span><span id="_CPPv2N14CSR_MTVEC_Type1bE"></span><span class="target" id="unionCSR__MTVEC__Type_1ab0209e485e55a504eda9f88f5eab2ee9"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv414CSR_MTVEC_Type" title="CSR_MTVEC_Type"><span class="n"><span class="pre">CSR_MTVEC_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N14CSR_MTVEC_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N14CSR_MTVEC_Type1dE">
<span id="_CPPv3N14CSR_MTVEC_Type1dE"></span><span id="_CPPv2N14CSR_MTVEC_Type1dE"></span><span id="CSR_MTVEC_Type::d__rv_csr_t"></span><span class="target" id="unionCSR__MTVEC__Type_1a78064f13f73bd2c7367fd6dbc8cf356e"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d</span></span></span><a class="headerlink" href="#_CPPv4N14CSR_MTVEC_Type1dE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for csr data access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv415CSR_MCAUSE_Type">
<span id="_CPPv315CSR_MCAUSE_Type"></span><span id="_CPPv215CSR_MCAUSE_Type"></span><span class="target" id="unionCSR__MCAUSE__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MCAUSE_Type</span></span></span><a class="headerlink" href="#_CPPv415CSR_MCAUSE_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MCAUSE CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N15CSR_MCAUSE_Type7exccodeE">
<span id="_CPPv3N15CSR_MCAUSE_Type7exccodeE"></span><span id="_CPPv2N15CSR_MCAUSE_Type7exccodeE"></span><span id="CSR_MCAUSE_Type::exccode__rv_csr_t"></span><span class="target" id="unionCSR__MCAUSE__Type_1a1cb072e5e7ddb5d23103e5b7ccd4754b"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">exccode</span></span></span><a class="headerlink" href="#_CPPv4N15CSR_MCAUSE_Type7exccodeE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0..11 exception or interrupt code </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N15CSR_MCAUSE_Type10_reserved0E">
<span id="_CPPv3N15CSR_MCAUSE_Type10_reserved0E"></span><span id="_CPPv2N15CSR_MCAUSE_Type10_reserved0E"></span><span id="CSR_MCAUSE_Type::_reserved0__rv_csr_t"></span><span class="target" id="unionCSR__MCAUSE__Type_1a219408dc82a540a8f1984de4754103c5"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved0</span></span></span><a class="headerlink" href="#_CPPv4N15CSR_MCAUSE_Type10_reserved0E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 12..15 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N15CSR_MCAUSE_Type4mpilE">
<span id="_CPPv3N15CSR_MCAUSE_Type4mpilE"></span><span id="_CPPv2N15CSR_MCAUSE_Type4mpilE"></span><span id="CSR_MCAUSE_Type::mpil__rv_csr_t"></span><span class="target" id="unionCSR__MCAUSE__Type_1a12e8d8f10c411011485f89d8c8096adb"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">mpil</span></span></span><a class="headerlink" href="#_CPPv4N15CSR_MCAUSE_Type4mpilE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 16..23 Previous interrupt level </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N15CSR_MCAUSE_Type10_reserved1E">
<span id="_CPPv3N15CSR_MCAUSE_Type10_reserved1E"></span><span id="_CPPv2N15CSR_MCAUSE_Type10_reserved1E"></span><span id="CSR_MCAUSE_Type::_reserved1__rv_csr_t"></span><span class="target" id="unionCSR__MCAUSE__Type_1a71022f579628a81dc0ac558cbc513421"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved1</span></span></span><a class="headerlink" href="#_CPPv4N15CSR_MCAUSE_Type10_reserved1E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 24..26 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N15CSR_MCAUSE_Type4mpieE">
<span id="_CPPv3N15CSR_MCAUSE_Type4mpieE"></span><span id="_CPPv2N15CSR_MCAUSE_Type4mpieE"></span><span id="CSR_MCAUSE_Type::mpie__rv_csr_t"></span><span class="target" id="unionCSR__MCAUSE__Type_1a4c04623f4c35a7b546e42c0b39d37d5e"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">mpie</span></span></span><a class="headerlink" href="#_CPPv4N15CSR_MCAUSE_Type4mpieE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 27 Interrupt enable flag before enter interrupt </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N15CSR_MCAUSE_Type3mppE">
<span id="_CPPv3N15CSR_MCAUSE_Type3mppE"></span><span id="_CPPv2N15CSR_MCAUSE_Type3mppE"></span><span id="CSR_MCAUSE_Type::mpp__rv_csr_t"></span><span class="target" id="unionCSR__MCAUSE__Type_1a00a27e55a870e69d2747ee2d78b5d3e6"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">mpp</span></span></span><a class="headerlink" href="#_CPPv4N15CSR_MCAUSE_Type3mppE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 28..29 Privilede mode flag before enter interrupt </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N15CSR_MCAUSE_Type5minhvE">
<span id="_CPPv3N15CSR_MCAUSE_Type5minhvE"></span><span id="_CPPv2N15CSR_MCAUSE_Type5minhvE"></span><span id="CSR_MCAUSE_Type::minhv__rv_csr_t"></span><span class="target" id="unionCSR__MCAUSE__Type_1ab67f23d9962f57913aa683f01a8a2008"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">minhv</span></span></span><a class="headerlink" href="#_CPPv4N15CSR_MCAUSE_Type5minhvE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 30 Machine interrupt vector table </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N15CSR_MCAUSE_Type9interruptE">
<span id="_CPPv3N15CSR_MCAUSE_Type9interruptE"></span><span id="_CPPv2N15CSR_MCAUSE_Type9interruptE"></span><span id="CSR_MCAUSE_Type::interrupt__rv_csr_t"></span><span class="target" id="unionCSR__MCAUSE__Type_1ae7500724c75e2815c3624f91df4e7e1d"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">interrupt</span></span></span><a class="headerlink" href="#_CPPv4N15CSR_MCAUSE_Type9interruptE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: XLEN-1 trap type. </p>
<p>0 means exception and 1 means interrupt </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N15CSR_MCAUSE_Type1bE">
<span id="_CPPv3N15CSR_MCAUSE_Type1bE"></span><span id="_CPPv2N15CSR_MCAUSE_Type1bE"></span><span class="target" id="unionCSR__MCAUSE__Type_1a5f169f432a12b1211361bdfc6879a42a"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv415CSR_MCAUSE_Type" title="CSR_MCAUSE_Type"><span class="n"><span class="pre">CSR_MCAUSE_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N15CSR_MCAUSE_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N15CSR_MCAUSE_Type1dE">
<span id="_CPPv3N15CSR_MCAUSE_Type1dE"></span><span id="_CPPv2N15CSR_MCAUSE_Type1dE"></span><span id="CSR_MCAUSE_Type::d__rv_csr_t"></span><span class="target" id="unionCSR__MCAUSE__Type_1ae5bdc279496969b722055aae0c118460"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d</span></span></span><a class="headerlink" href="#_CPPv4N15CSR_MCAUSE_Type1dE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for csr data access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv422CSR_MCOUNTINHIBIT_Type">
<span id="_CPPv322CSR_MCOUNTINHIBIT_Type"></span><span id="_CPPv222CSR_MCOUNTINHIBIT_Type"></span><span class="target" id="unionCSR__MCOUNTINHIBIT__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MCOUNTINHIBIT_Type</span></span></span><a class="headerlink" href="#_CPPv422CSR_MCOUNTINHIBIT_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MCOUNTINHIBIT CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N22CSR_MCOUNTINHIBIT_Type2cyE">
<span id="_CPPv3N22CSR_MCOUNTINHIBIT_Type2cyE"></span><span id="_CPPv2N22CSR_MCOUNTINHIBIT_Type2cyE"></span><span id="CSR_MCOUNTINHIBIT_Type::cy__rv_csr_t"></span><span class="target" id="unionCSR__MCOUNTINHIBIT__Type_1a254ee53372453cbf96ed0626ba892748"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">cy</span></span></span><a class="headerlink" href="#_CPPv4N22CSR_MCOUNTINHIBIT_Type2cyE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0 1 means disable mcycle counter </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N22CSR_MCOUNTINHIBIT_Type10_reserved0E">
<span id="_CPPv3N22CSR_MCOUNTINHIBIT_Type10_reserved0E"></span><span id="_CPPv2N22CSR_MCOUNTINHIBIT_Type10_reserved0E"></span><span id="CSR_MCOUNTINHIBIT_Type::_reserved0__rv_csr_t"></span><span class="target" id="unionCSR__MCOUNTINHIBIT__Type_1ac263b873022f7faf2083ef0e200ddc6e"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved0</span></span></span><a class="headerlink" href="#_CPPv4N22CSR_MCOUNTINHIBIT_Type10_reserved0E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 1 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N22CSR_MCOUNTINHIBIT_Type2irE">
<span id="_CPPv3N22CSR_MCOUNTINHIBIT_Type2irE"></span><span id="_CPPv2N22CSR_MCOUNTINHIBIT_Type2irE"></span><span id="CSR_MCOUNTINHIBIT_Type::ir__rv_csr_t"></span><span class="target" id="unionCSR__MCOUNTINHIBIT__Type_1aa701cdd635c06458c4a2857f709be409"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ir</span></span></span><a class="headerlink" href="#_CPPv4N22CSR_MCOUNTINHIBIT_Type2irE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 2 1 means disable minstret counter </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N22CSR_MCOUNTINHIBIT_Type10_reserved1E">
<span id="_CPPv3N22CSR_MCOUNTINHIBIT_Type10_reserved1E"></span><span id="_CPPv2N22CSR_MCOUNTINHIBIT_Type10_reserved1E"></span><span id="CSR_MCOUNTINHIBIT_Type::_reserved1__rv_csr_t"></span><span class="target" id="unionCSR__MCOUNTINHIBIT__Type_1aab234a4dac2d08f648cb47df509efaeb"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved1</span></span></span><a class="headerlink" href="#_CPPv4N22CSR_MCOUNTINHIBIT_Type10_reserved1E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 3..XLEN-1 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N22CSR_MCOUNTINHIBIT_Type1bE">
<span id="_CPPv3N22CSR_MCOUNTINHIBIT_Type1bE"></span><span id="_CPPv2N22CSR_MCOUNTINHIBIT_Type1bE"></span><span class="target" id="unionCSR__MCOUNTINHIBIT__Type_1a54ff68dd3ad3b1589d68c6371e0b0537"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv422CSR_MCOUNTINHIBIT_Type" title="CSR_MCOUNTINHIBIT_Type"><span class="n"><span class="pre">CSR_MCOUNTINHIBIT_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N22CSR_MCOUNTINHIBIT_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N22CSR_MCOUNTINHIBIT_Type1dE">
<span id="_CPPv3N22CSR_MCOUNTINHIBIT_Type1dE"></span><span id="_CPPv2N22CSR_MCOUNTINHIBIT_Type1dE"></span><span id="CSR_MCOUNTINHIBIT_Type::d__rv_csr_t"></span><span class="target" id="unionCSR__MCOUNTINHIBIT__Type_1aa9ba6784709e8ba39c6e094156916dc2"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d</span></span></span><a class="headerlink" href="#_CPPv4N22CSR_MCOUNTINHIBIT_Type1dE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for csr data access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv414CSR_MSUBM_Type">
<span id="_CPPv314CSR_MSUBM_Type"></span><span id="_CPPv214CSR_MSUBM_Type"></span><span class="target" id="unionCSR__MSUBM__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MSUBM_Type</span></span></span><a class="headerlink" href="#_CPPv414CSR_MSUBM_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MSUBM CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N14CSR_MSUBM_Type10_reserved0E">
<span id="_CPPv3N14CSR_MSUBM_Type10_reserved0E"></span><span id="_CPPv2N14CSR_MSUBM_Type10_reserved0E"></span><span id="CSR_MSUBM_Type::_reserved0__rv_csr_t"></span><span class="target" id="unionCSR__MSUBM__Type_1a4df7db7411e57be8ab1826f81ca37514"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved0</span></span></span><a class="headerlink" href="#_CPPv4N14CSR_MSUBM_Type10_reserved0E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0..5 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N14CSR_MSUBM_Type3typE">
<span id="_CPPv3N14CSR_MSUBM_Type3typE"></span><span id="_CPPv2N14CSR_MSUBM_Type3typE"></span><span id="CSR_MSUBM_Type::typ__rv_csr_t"></span><span class="target" id="unionCSR__MSUBM__Type_1a1bea0e7308519e40a3134f8d92bca435"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">typ</span></span></span><a class="headerlink" href="#_CPPv4N14CSR_MSUBM_Type3typE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 6..7 current trap type </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N14CSR_MSUBM_Type4ptypE">
<span id="_CPPv3N14CSR_MSUBM_Type4ptypE"></span><span id="_CPPv2N14CSR_MSUBM_Type4ptypE"></span><span id="CSR_MSUBM_Type::ptyp__rv_csr_t"></span><span class="target" id="unionCSR__MSUBM__Type_1a77220967d0a04f29fb37b9730afc8059"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ptyp</span></span></span><a class="headerlink" href="#_CPPv4N14CSR_MSUBM_Type4ptypE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 8..9 previous trap type </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N14CSR_MSUBM_Type10_reserved1E">
<span id="_CPPv3N14CSR_MSUBM_Type10_reserved1E"></span><span id="_CPPv2N14CSR_MSUBM_Type10_reserved1E"></span><span id="CSR_MSUBM_Type::_reserved1__rv_csr_t"></span><span class="target" id="unionCSR__MSUBM__Type_1a1d0316c0cbd4c58115811939f05334d0"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved1</span></span></span><a class="headerlink" href="#_CPPv4N14CSR_MSUBM_Type10_reserved1E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 10..XLEN-1 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N14CSR_MSUBM_Type1bE">
<span id="_CPPv3N14CSR_MSUBM_Type1bE"></span><span id="_CPPv2N14CSR_MSUBM_Type1bE"></span><span class="target" id="unionCSR__MSUBM__Type_1ad0e29681d9659a328950a1d20f469bd2"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv414CSR_MSUBM_Type" title="CSR_MSUBM_Type"><span class="n"><span class="pre">CSR_MSUBM_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N14CSR_MSUBM_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N14CSR_MSUBM_Type1dE">
<span id="_CPPv3N14CSR_MSUBM_Type1dE"></span><span id="_CPPv2N14CSR_MSUBM_Type1dE"></span><span id="CSR_MSUBM_Type::d__rv_csr_t"></span><span class="target" id="unionCSR__MSUBM__Type_1ab188dee35d91c5cd832a5295b4e21e98"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d</span></span></span><a class="headerlink" href="#_CPPv4N14CSR_MSUBM_Type1dE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for csr data access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv416CSR_MDCAUSE_Type">
<span id="_CPPv316CSR_MDCAUSE_Type"></span><span id="_CPPv216CSR_MDCAUSE_Type"></span><span class="target" id="unionCSR__MDCAUSE__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MDCAUSE_Type</span></span></span><a class="headerlink" href="#_CPPv416CSR_MDCAUSE_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MDCAUSE CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MDCAUSE_Type7mdcauseE">
<span id="_CPPv3N16CSR_MDCAUSE_Type7mdcauseE"></span><span id="_CPPv2N16CSR_MDCAUSE_Type7mdcauseE"></span><span id="CSR_MDCAUSE_Type::mdcause__rv_csr_t"></span><span class="target" id="unionCSR__MDCAUSE__Type_1aea660f37d75c94912e4d9aeb883885e0"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">mdcause</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MDCAUSE_Type7mdcauseE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0..2 More detailed exception information as MCAUSE supplement </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MDCAUSE_Type10_reserved0E">
<span id="_CPPv3N16CSR_MDCAUSE_Type10_reserved0E"></span><span id="_CPPv2N16CSR_MDCAUSE_Type10_reserved0E"></span><span id="CSR_MDCAUSE_Type::_reserved0__rv_csr_t"></span><span class="target" id="unionCSR__MDCAUSE__Type_1afb35b39064208f0ebcba3d508899178d"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved0</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MDCAUSE_Type10_reserved0E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 3..XLEN-1 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MDCAUSE_Type1bE">
<span id="_CPPv3N16CSR_MDCAUSE_Type1bE"></span><span id="_CPPv2N16CSR_MDCAUSE_Type1bE"></span><span class="target" id="unionCSR__MDCAUSE__Type_1a554065c9c7dca2aa36c4cc0ec0def426"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv416CSR_MDCAUSE_Type" title="CSR_MDCAUSE_Type"><span class="n"><span class="pre">CSR_MDCAUSE_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MDCAUSE_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MDCAUSE_Type1dE">
<span id="_CPPv3N16CSR_MDCAUSE_Type1dE"></span><span id="_CPPv2N16CSR_MDCAUSE_Type1dE"></span><span id="CSR_MDCAUSE_Type::d__rv_csr_t"></span><span class="target" id="unionCSR__MDCAUSE__Type_1ad6457904e00ed5093adaf60dc65a478c"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MDCAUSE_Type1dE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for csr data access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv418CSR_MMISCCTRL_Type">
<span id="_CPPv318CSR_MMISCCTRL_Type"></span><span id="_CPPv218CSR_MMISCCTRL_Type"></span><span class="target" id="unionCSR__MMISCCTRL__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MMISCCTRL_Type</span></span></span><a class="headerlink" href="#_CPPv418CSR_MMISCCTRL_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MMISC_CTRL CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MMISCCTRL_Type10_reserved0E">
<span id="_CPPv3N18CSR_MMISCCTRL_Type10_reserved0E"></span><span id="_CPPv2N18CSR_MMISCCTRL_Type10_reserved0E"></span><span id="CSR_MMISCCTRL_Type::_reserved0__rv_csr_t"></span><span class="target" id="unionCSR__MMISCCTRL__Type_1aa6e5c778c686f03d8b7f050bb6558f73"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved0</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MMISCCTRL_Type10_reserved0E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MMISCCTRL_Type8zclsd_enE">
<span id="_CPPv3N18CSR_MMISCCTRL_Type8zclsd_enE"></span><span id="_CPPv2N18CSR_MMISCCTRL_Type8zclsd_enE"></span><span id="CSR_MMISCCTRL_Type::zclsd_en__rv_csr_t"></span><span class="target" id="unionCSR__MMISCCTRL__Type_1aa11c937e6f7ac008171e6c96ab899957"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">zclsd_en</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MMISCCTRL_Type8zclsd_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 1 Control the Zclsd will uses the Zcf extension encoding or not </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MMISCCTRL_Type10_reserved1E">
<span id="_CPPv3N18CSR_MMISCCTRL_Type10_reserved1E"></span><span id="_CPPv2N18CSR_MMISCCTRL_Type10_reserved1E"></span><span id="CSR_MMISCCTRL_Type::_reserved1__rv_csr_t"></span><span class="target" id="unionCSR__MMISCCTRL__Type_1a2ec8d9def938eec6f784c348308dd153"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved1</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MMISCCTRL_Type10_reserved1E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 2 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MMISCCTRL_Type3bpuE">
<span id="_CPPv3N18CSR_MMISCCTRL_Type3bpuE"></span><span id="_CPPv2N18CSR_MMISCCTRL_Type3bpuE"></span><span id="CSR_MMISCCTRL_Type::bpu__rv_csr_t"></span><span class="target" id="unionCSR__MMISCCTRL__Type_1ab4bb604620ef0eb2b13778e892f3b44c"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">bpu</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MMISCCTRL_Type3bpuE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 3 dynamic prediction enable flag </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MMISCCTRL_Type10_reserved2E">
<span id="_CPPv3N18CSR_MMISCCTRL_Type10_reserved2E"></span><span id="_CPPv2N18CSR_MMISCCTRL_Type10_reserved2E"></span><span id="CSR_MMISCCTRL_Type::_reserved2__rv_csr_t"></span><span class="target" id="unionCSR__MMISCCTRL__Type_1a7cf36aebc77aad6f2e9daaa99048d6ce"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved2</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MMISCCTRL_Type10_reserved2E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 4..5 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MMISCCTRL_Type8misalignE">
<span id="_CPPv3N18CSR_MMISCCTRL_Type8misalignE"></span><span id="_CPPv2N18CSR_MMISCCTRL_Type8misalignE"></span><span id="CSR_MMISCCTRL_Type::misalign__rv_csr_t"></span><span class="target" id="unionCSR__MMISCCTRL__Type_1abfbd87cd64cdc521f49d43ab17c7dd7a"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">misalign</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MMISCCTRL_Type8misalignE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 6 misaligned access support flag </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MMISCCTRL_Type9zcmt_zcmpE">
<span id="_CPPv3N18CSR_MMISCCTRL_Type9zcmt_zcmpE"></span><span id="_CPPv2N18CSR_MMISCCTRL_Type9zcmt_zcmpE"></span><span id="CSR_MMISCCTRL_Type::zcmt_zcmp__rv_csr_t"></span><span class="target" id="unionCSR__MMISCCTRL__Type_1ad20c7afe28fcc19d9a7b2e937d1e313f"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">zcmt_zcmp</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MMISCCTRL_Type9zcmt_zcmpE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 7 Zc Ext uses the cfdsp of D Exts encoding or not </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MMISCCTRL_Type11core_buserrE">
<span id="_CPPv3N18CSR_MMISCCTRL_Type11core_buserrE"></span><span id="_CPPv2N18CSR_MMISCCTRL_Type11core_buserrE"></span><span id="CSR_MMISCCTRL_Type::core_buserr__rv_csr_t"></span><span class="target" id="unionCSR__MMISCCTRL__Type_1a43f6c4fad9bdde27464c503f11e73ea6"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">core_buserr</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MMISCCTRL_Type11core_buserrE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 8 core bus error exception or interrupt </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MMISCCTRL_Type9nmi_causeE">
<span id="_CPPv3N18CSR_MMISCCTRL_Type9nmi_causeE"></span><span id="_CPPv2N18CSR_MMISCCTRL_Type9nmi_causeE"></span><span id="CSR_MMISCCTRL_Type::nmi_cause__rv_csr_t"></span><span class="target" id="unionCSR__MMISCCTRL__Type_1ab819b8f5dc4a6ad8256834fdae9c952f"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nmi_cause</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MMISCCTRL_Type9nmi_causeE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 9 mnvec control and nmi mcase exccode </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MMISCCTRL_Type11imreturn_enE">
<span id="_CPPv3N18CSR_MMISCCTRL_Type11imreturn_enE"></span><span id="_CPPv2N18CSR_MMISCCTRL_Type11imreturn_enE"></span><span id="CSR_MMISCCTRL_Type::imreturn_en__rv_csr_t"></span><span class="target" id="unionCSR__MMISCCTRL__Type_1aa0b5b3bc13cd6ca0e606d001aecbcc9f"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">imreturn_en</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MMISCCTRL_Type11imreturn_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 10 IMRETURN mode of trace </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MMISCCTRL_Type9sijump_enE">
<span id="_CPPv3N18CSR_MMISCCTRL_Type9sijump_enE"></span><span id="_CPPv2N18CSR_MMISCCTRL_Type9sijump_enE"></span><span id="CSR_MMISCCTRL_Type::sijump_en__rv_csr_t"></span><span class="target" id="unionCSR__MMISCCTRL__Type_1a331e3691aba2ecb1ceb777982184e306"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">sijump_en</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MMISCCTRL_Type9sijump_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 11 SIJUMP mode of trace </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MMISCCTRL_Type9ldspec_enE">
<span id="_CPPv3N18CSR_MMISCCTRL_Type9ldspec_enE"></span><span id="_CPPv2N18CSR_MMISCCTRL_Type9ldspec_enE"></span><span id="CSR_MMISCCTRL_Type::ldspec_en__rv_csr_t"></span><span class="target" id="unionCSR__MMISCCTRL__Type_1ad17bb293d037b02b9f1e088b1cf4fa9d"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ldspec_en</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MMISCCTRL_Type9ldspec_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 12 enable load speculative goes to mem interface </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MMISCCTRL_Type10_reserved3E">
<span id="_CPPv3N18CSR_MMISCCTRL_Type10_reserved3E"></span><span id="_CPPv2N18CSR_MMISCCTRL_Type10_reserved3E"></span><span id="CSR_MMISCCTRL_Type::_reserved3__rv_csr_t"></span><span class="target" id="unionCSR__MMISCCTRL__Type_1a22bacba1282cd1dba8e3a1b8f3ee8458"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved3</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MMISCCTRL_Type10_reserved3E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 13 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MMISCCTRL_Type7dbg_secE">
<span id="_CPPv3N18CSR_MMISCCTRL_Type7dbg_secE"></span><span id="_CPPv2N18CSR_MMISCCTRL_Type7dbg_secE"></span><span id="CSR_MMISCCTRL_Type::dbg_sec__rv_csr_t"></span><span class="target" id="unionCSR__MMISCCTRL__Type_1ab346e40a2a8e6302a759ab74d39d2b59"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dbg_sec</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MMISCCTRL_Type7dbg_secE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 14 debug access mode, removed in latest releases </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MMISCCTRL_Type10_reserved4E">
<span id="_CPPv3N18CSR_MMISCCTRL_Type10_reserved4E"></span><span id="_CPPv2N18CSR_MMISCCTRL_Type10_reserved4E"></span><span id="CSR_MMISCCTRL_Type::_reserved4__rv_csr_t"></span><span class="target" id="unionCSR__MMISCCTRL__Type_1a768c3696bb333e6e9725314316962271"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved4</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MMISCCTRL_Type10_reserved4E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 15..16 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MMISCCTRL_Type15csr_excl_enableE">
<span id="_CPPv3N18CSR_MMISCCTRL_Type15csr_excl_enableE"></span><span id="_CPPv2N18CSR_MMISCCTRL_Type15csr_excl_enableE"></span><span id="CSR_MMISCCTRL_Type::csr_excl_enable__rv_csr_t"></span><span class="target" id="unionCSR__MMISCCTRL__Type_1a7fde68d99dff5c40a5f6ca4796b89745"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">csr_excl_enable</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MMISCCTRL_Type15csr_excl_enableE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 17 Exclusive instruction(lr,sc) on Non-cacheable/Device memory can send exclusive flag in memory bus </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MMISCCTRL_Type10_reserved5E">
<span id="_CPPv3N18CSR_MMISCCTRL_Type10_reserved5E"></span><span id="_CPPv2N18CSR_MMISCCTRL_Type10_reserved5E"></span><span id="CSR_MMISCCTRL_Type::_reserved5__rv_csr_t"></span><span class="target" id="unionCSR__MMISCCTRL__Type_1a4a0c322b0f2bf0317082570bf8f0be17"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved5</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MMISCCTRL_Type10_reserved5E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 18..XLEN-1 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MMISCCTRL_Type1bE">
<span id="_CPPv3N18CSR_MMISCCTRL_Type1bE"></span><span id="_CPPv2N18CSR_MMISCCTRL_Type1bE"></span><span class="target" id="unionCSR__MMISCCTRL__Type_1a98e8c61a4f2d94e3b2ca1baa6ac9e547"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv418CSR_MMISCCTRL_Type" title="CSR_MMISCCTRL_Type"><span class="n"><span class="pre">CSR_MMISCCTRL_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MMISCCTRL_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MMISCCTRL_Type1dE">
<span id="_CPPv3N18CSR_MMISCCTRL_Type1dE"></span><span id="_CPPv2N18CSR_MMISCCTRL_Type1dE"></span><span id="CSR_MMISCCTRL_Type::d__rv_csr_t"></span><span class="target" id="unionCSR__MMISCCTRL__Type_1a17abdfbefca3554c1cf1f8c86a5c3925"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MMISCCTRL_Type1dE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for csr data access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv418CSR_MCACHECTL_Type">
<span id="_CPPv318CSR_MCACHECTL_Type"></span><span id="_CPPv218CSR_MCACHECTL_Type"></span><span class="target" id="unionCSR__MCACHECTL__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MCACHECTL_Type</span></span></span><a class="headerlink" href="#_CPPv418CSR_MCACHECTL_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MCACHE_CTL CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MCACHECTL_Type5ic_enE">
<span id="_CPPv3N18CSR_MCACHECTL_Type5ic_enE"></span><span id="_CPPv2N18CSR_MCACHECTL_Type5ic_enE"></span><span id="CSR_MCACHECTL_Type::ic_en__rv_csr_t"></span><span class="target" id="unionCSR__MCACHECTL__Type_1a7398a02e986db63fe68ffdc03ad87cc6"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ic_en</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MCACHECTL_Type5ic_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0 I-Cache enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MCACHECTL_Type11ic_scpd_modE">
<span id="_CPPv3N18CSR_MCACHECTL_Type11ic_scpd_modE"></span><span id="_CPPv2N18CSR_MCACHECTL_Type11ic_scpd_modE"></span><span id="CSR_MCACHECTL_Type::ic_scpd_mod__rv_csr_t"></span><span class="target" id="unionCSR__MCACHECTL__Type_1a1b0609a9cc0d369b71cb1b444905d8b8"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ic_scpd_mod</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MCACHECTL_Type11ic_scpd_modE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 1 Scratchpad mode, 0: Scratchpad as ICache Data RAM, 1: Scratchpad as ILM SRAM </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MCACHECTL_Type9ic_ecc_enE">
<span id="_CPPv3N18CSR_MCACHECTL_Type9ic_ecc_enE"></span><span id="_CPPv2N18CSR_MCACHECTL_Type9ic_ecc_enE"></span><span id="CSR_MCACHECTL_Type::ic_ecc_en__rv_csr_t"></span><span class="target" id="unionCSR__MCACHECTL__Type_1a86e99f8eeffa4d51b4947d0f2f458397"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ic_ecc_en</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MCACHECTL_Type9ic_ecc_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 2 I-Cache ECC enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MCACHECTL_Type14ic_ecc_excp_enE">
<span id="_CPPv3N18CSR_MCACHECTL_Type14ic_ecc_excp_enE"></span><span id="_CPPv2N18CSR_MCACHECTL_Type14ic_ecc_excp_enE"></span><span id="CSR_MCACHECTL_Type::ic_ecc_excp_en__rv_csr_t"></span><span class="target" id="unionCSR__MCACHECTL__Type_1ac62d18e3aea0b24660201b2e029cdb6c"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ic_ecc_excp_en</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MCACHECTL_Type14ic_ecc_excp_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 3 I-Cache 2bit ECC error exception enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MCACHECTL_Type9ic_rwteccE">
<span id="_CPPv3N18CSR_MCACHECTL_Type9ic_rwteccE"></span><span id="_CPPv2N18CSR_MCACHECTL_Type9ic_rwteccE"></span><span id="CSR_MCACHECTL_Type::ic_rwtecc__rv_csr_t"></span><span class="target" id="unionCSR__MCACHECTL__Type_1a356268c2e14a2b979923b4e247cc4f7e"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ic_rwtecc</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MCACHECTL_Type9ic_rwteccE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 4 Control I-Cache Tag Ram ECC code injection </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MCACHECTL_Type9ic_rwdeccE">
<span id="_CPPv3N18CSR_MCACHECTL_Type9ic_rwdeccE"></span><span id="_CPPv2N18CSR_MCACHECTL_Type9ic_rwdeccE"></span><span id="CSR_MCACHECTL_Type::ic_rwdecc__rv_csr_t"></span><span class="target" id="unionCSR__MCACHECTL__Type_1a4a87581325e9c55c525ad1c7a179c2a4"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ic_rwdecc</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MCACHECTL_Type9ic_rwdeccE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 5 Control I-Cache Data Ram ECC code injection </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MCACHECTL_Type8ic_pf_enE">
<span id="_CPPv3N18CSR_MCACHECTL_Type8ic_pf_enE"></span><span id="_CPPv2N18CSR_MCACHECTL_Type8ic_pf_enE"></span><span id="CSR_MCACHECTL_Type::ic_pf_en__rv_csr_t"></span><span class="target" id="unionCSR__MCACHECTL__Type_1a28fed72b496a3d61941c95598978327c"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ic_pf_en</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MCACHECTL_Type8ic_pf_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 6 I-Cache prefetch enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MCACHECTL_Type12ic_cancel_enE">
<span id="_CPPv3N18CSR_MCACHECTL_Type12ic_cancel_enE"></span><span id="_CPPv2N18CSR_MCACHECTL_Type12ic_cancel_enE"></span><span id="CSR_MCACHECTL_Type::ic_cancel_en__rv_csr_t"></span><span class="target" id="unionCSR__MCACHECTL__Type_1a85eaf0126000911c1cb12da40412d5e5"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ic_cancel_en</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MCACHECTL_Type12ic_cancel_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 7 I-Cache change flow canceling enable control </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MCACHECTL_Type13ic_ecc_chk_enE">
<span id="_CPPv3N18CSR_MCACHECTL_Type13ic_ecc_chk_enE"></span><span id="_CPPv2N18CSR_MCACHECTL_Type13ic_ecc_chk_enE"></span><span id="CSR_MCACHECTL_Type::ic_ecc_chk_en__rv_csr_t"></span><span class="target" id="unionCSR__MCACHECTL__Type_1a5618bb37716349bf2885dd2eb2540737"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ic_ecc_chk_en</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MCACHECTL_Type13ic_ecc_chk_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 8 I-Cache check ECC codes enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MCACHECTL_Type14ic_prefetch_enE">
<span id="_CPPv3N18CSR_MCACHECTL_Type14ic_prefetch_enE"></span><span id="_CPPv2N18CSR_MCACHECTL_Type14ic_prefetch_enE"></span><span id="CSR_MCACHECTL_Type::ic_prefetch_en__rv_csr_t"></span><span class="target" id="unionCSR__MCACHECTL__Type_1abb80ed9438f86f2e25bf4fb0c039b14b"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ic_prefetch_en</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MCACHECTL_Type14ic_prefetch_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 9 I-Cache CMO prefetch enable control </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MCACHECTL_Type13ic_burst_typeE">
<span id="_CPPv3N18CSR_MCACHECTL_Type13ic_burst_typeE"></span><span id="_CPPv2N18CSR_MCACHECTL_Type13ic_burst_typeE"></span><span id="CSR_MCACHECTL_Type::ic_burst_type__rv_csr_t"></span><span class="target" id="unionCSR__MCACHECTL__Type_1a10016c0cdac820ddaabb46614a5ffae8"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ic_burst_type</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MCACHECTL_Type13ic_burst_typeE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 10 I-Cache Burst type control </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MCACHECTL_Type10_reserved0E">
<span id="_CPPv3N18CSR_MCACHECTL_Type10_reserved0E"></span><span id="_CPPv2N18CSR_MCACHECTL_Type10_reserved0E"></span><span id="CSR_MCACHECTL_Type::_reserved0__rv_csr_t"></span><span class="target" id="unionCSR__MCACHECTL__Type_1a4f186396041a45e5192b2884946694c3"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved0</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MCACHECTL_Type10_reserved0E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 11..15 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MCACHECTL_Type5dc_enE">
<span id="_CPPv3N18CSR_MCACHECTL_Type5dc_enE"></span><span id="_CPPv2N18CSR_MCACHECTL_Type5dc_enE"></span><span id="CSR_MCACHECTL_Type::dc_en__rv_csr_t"></span><span class="target" id="unionCSR__MCACHECTL__Type_1acb7d5418b6e9562883657c691d998989"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dc_en</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MCACHECTL_Type5dc_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 16 DCache enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MCACHECTL_Type9dc_ecc_enE">
<span id="_CPPv3N18CSR_MCACHECTL_Type9dc_ecc_enE"></span><span id="_CPPv2N18CSR_MCACHECTL_Type9dc_ecc_enE"></span><span id="CSR_MCACHECTL_Type::dc_ecc_en__rv_csr_t"></span><span class="target" id="unionCSR__MCACHECTL__Type_1ac1d1cb9764a25b7c6cdc3cc691b8cbf6"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dc_ecc_en</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MCACHECTL_Type9dc_ecc_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 17 D-Cache ECC enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MCACHECTL_Type14dc_ecc_excp_enE">
<span id="_CPPv3N18CSR_MCACHECTL_Type14dc_ecc_excp_enE"></span><span id="_CPPv2N18CSR_MCACHECTL_Type14dc_ecc_excp_enE"></span><span id="CSR_MCACHECTL_Type::dc_ecc_excp_en__rv_csr_t"></span><span class="target" id="unionCSR__MCACHECTL__Type_1a84b8a5a58cf75f886b21a90763ec2f86"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dc_ecc_excp_en</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MCACHECTL_Type14dc_ecc_excp_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 18 D-Cache 2bit ECC error exception enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MCACHECTL_Type9dc_rwteccE">
<span id="_CPPv3N18CSR_MCACHECTL_Type9dc_rwteccE"></span><span id="_CPPv2N18CSR_MCACHECTL_Type9dc_rwteccE"></span><span id="CSR_MCACHECTL_Type::dc_rwtecc__rv_csr_t"></span><span class="target" id="unionCSR__MCACHECTL__Type_1a2ca3c9c38e7cc9afdb16ed1bdb135951"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dc_rwtecc</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MCACHECTL_Type9dc_rwteccE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 19 Control D-Cache Tag Ram ECC code injection </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MCACHECTL_Type9dc_rwdeccE">
<span id="_CPPv3N18CSR_MCACHECTL_Type9dc_rwdeccE"></span><span id="_CPPv2N18CSR_MCACHECTL_Type9dc_rwdeccE"></span><span id="CSR_MCACHECTL_Type::dc_rwdecc__rv_csr_t"></span><span class="target" id="unionCSR__MCACHECTL__Type_1a0ab28a3d063e3e969cf0a73ca1a2832b"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dc_rwdecc</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MCACHECTL_Type9dc_rwdeccE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 20 Control D-Cache Data Ram ECC code injection </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MCACHECTL_Type13dc_ecc_chk_enE">
<span id="_CPPv3N18CSR_MCACHECTL_Type13dc_ecc_chk_enE"></span><span id="_CPPv2N18CSR_MCACHECTL_Type13dc_ecc_chk_enE"></span><span id="CSR_MCACHECTL_Type::dc_ecc_chk_en__rv_csr_t"></span><span class="target" id="unionCSR__MCACHECTL__Type_1afb3da891baf7ac0238c17cc4134e90ea"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dc_ecc_chk_en</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MCACHECTL_Type13dc_ecc_chk_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 21 D-Cache check ECC codes enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MCACHECTL_Type14dc_prefetch_enE">
<span id="_CPPv3N18CSR_MCACHECTL_Type14dc_prefetch_enE"></span><span id="_CPPv2N18CSR_MCACHECTL_Type14dc_prefetch_enE"></span><span id="CSR_MCACHECTL_Type::dc_prefetch_en__rv_csr_t"></span><span class="target" id="unionCSR__MCACHECTL__Type_1a49666e7789f362cead3d7c9a39eea575"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dc_prefetch_en</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MCACHECTL_Type14dc_prefetch_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 22 D-Cache CMO prefetch enable control </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MCACHECTL_Type13dc_burst_typeE">
<span id="_CPPv3N18CSR_MCACHECTL_Type13dc_burst_typeE"></span><span id="_CPPv2N18CSR_MCACHECTL_Type13dc_burst_typeE"></span><span id="CSR_MCACHECTL_Type::dc_burst_type__rv_csr_t"></span><span class="target" id="unionCSR__MCACHECTL__Type_1a08264ca4c4b572c8bcd6b3bca9116f00"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dc_burst_type</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MCACHECTL_Type13dc_burst_typeE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 23 D-Cache Burst type control </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MCACHECTL_Type10_reserved1E">
<span id="_CPPv3N18CSR_MCACHECTL_Type10_reserved1E"></span><span id="_CPPv2N18CSR_MCACHECTL_Type10_reserved1E"></span><span id="CSR_MCACHECTL_Type::_reserved1__rv_csr_t"></span><span class="target" id="unionCSR__MCACHECTL__Type_1a73cc081f5608c93a0afc796f9512a84a"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved1</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MCACHECTL_Type10_reserved1E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 24..XLEN-1 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MCACHECTL_Type1bE">
<span id="_CPPv3N18CSR_MCACHECTL_Type1bE"></span><span id="_CPPv2N18CSR_MCACHECTL_Type1bE"></span><span class="target" id="unionCSR__MCACHECTL__Type_1a591c3ed92950787aef0ea2c4e49932b2"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv418CSR_MCACHECTL_Type" title="CSR_MCACHECTL_Type"><span class="n"><span class="pre">CSR_MCACHECTL_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MCACHECTL_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MCACHECTL_Type1dE">
<span id="_CPPv3N18CSR_MCACHECTL_Type1dE"></span><span id="_CPPv2N18CSR_MCACHECTL_Type1dE"></span><span id="CSR_MCACHECTL_Type::d__rv_csr_t"></span><span class="target" id="unionCSR__MCACHECTL__Type_1a4b815d0133f4cd0dee7a321028800caf"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MCACHECTL_Type1dE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for csr data access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv420CSR_MSAVESTATUS_Type">
<span id="_CPPv320CSR_MSAVESTATUS_Type"></span><span id="_CPPv220CSR_MSAVESTATUS_Type"></span><span class="target" id="unionCSR__MSAVESTATUS__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MSAVESTATUS_Type</span></span></span><a class="headerlink" href="#_CPPv420CSR_MSAVESTATUS_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MSAVESTATUS CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MSAVESTATUS_Type5mpie1E">
<span id="_CPPv3N20CSR_MSAVESTATUS_Type5mpie1E"></span><span id="_CPPv2N20CSR_MSAVESTATUS_Type5mpie1E"></span><span id="CSR_MSAVESTATUS_Type::mpie1__rv_csr_t"></span><span class="target" id="unionCSR__MSAVESTATUS__Type_1aea49d991ccf84140f2871c3d2e9577a1"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">mpie1</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MSAVESTATUS_Type5mpie1E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0 interrupt enable flag of fisrt level NMI/exception nestting </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MSAVESTATUS_Type4mpp1E">
<span id="_CPPv3N20CSR_MSAVESTATUS_Type4mpp1E"></span><span id="_CPPv2N20CSR_MSAVESTATUS_Type4mpp1E"></span><span id="CSR_MSAVESTATUS_Type::mpp1__rv_csr_t"></span><span class="target" id="unionCSR__MSAVESTATUS__Type_1a5d06b2cf1ffb09a323db34953a1a1117"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">mpp1</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MSAVESTATUS_Type4mpp1E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 1..2 privilede mode of fisrt level NMI/exception nestting </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MSAVESTATUS_Type10_reserved0E">
<span id="_CPPv3N20CSR_MSAVESTATUS_Type10_reserved0E"></span><span id="_CPPv2N20CSR_MSAVESTATUS_Type10_reserved0E"></span><span id="CSR_MSAVESTATUS_Type::_reserved0__rv_csr_t"></span><span class="target" id="unionCSR__MSAVESTATUS__Type_1abe13779fb93f296a38bc80cc75d7ffbc"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved0</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MSAVESTATUS_Type10_reserved0E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 3..5 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MSAVESTATUS_Type5ptyp1E">
<span id="_CPPv3N20CSR_MSAVESTATUS_Type5ptyp1E"></span><span id="_CPPv2N20CSR_MSAVESTATUS_Type5ptyp1E"></span><span id="CSR_MSAVESTATUS_Type::ptyp1__rv_csr_t"></span><span class="target" id="unionCSR__MSAVESTATUS__Type_1a71bcf16bcab565b98e2cd135054daceb"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ptyp1</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MSAVESTATUS_Type5ptyp1E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 6..7 NMI/exception type of before first nestting </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MSAVESTATUS_Type5mpie2E">
<span id="_CPPv3N20CSR_MSAVESTATUS_Type5mpie2E"></span><span id="_CPPv2N20CSR_MSAVESTATUS_Type5mpie2E"></span><span id="CSR_MSAVESTATUS_Type::mpie2__rv_csr_t"></span><span class="target" id="unionCSR__MSAVESTATUS__Type_1a3b59f01dc6696bb3861f392e12cd83a1"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">mpie2</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MSAVESTATUS_Type5mpie2E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 8 interrupt enable flag of second level NMI/exception nestting </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MSAVESTATUS_Type4mpp2E">
<span id="_CPPv3N20CSR_MSAVESTATUS_Type4mpp2E"></span><span id="_CPPv2N20CSR_MSAVESTATUS_Type4mpp2E"></span><span id="CSR_MSAVESTATUS_Type::mpp2__rv_csr_t"></span><span class="target" id="unionCSR__MSAVESTATUS__Type_1a507ac66274667f23d4c1c8fb175456b0"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">mpp2</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MSAVESTATUS_Type4mpp2E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 9..10 privilede mode of second level NMI/exception nestting </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MSAVESTATUS_Type10_reserved1E">
<span id="_CPPv3N20CSR_MSAVESTATUS_Type10_reserved1E"></span><span id="_CPPv2N20CSR_MSAVESTATUS_Type10_reserved1E"></span><span id="CSR_MSAVESTATUS_Type::_reserved1__rv_csr_t"></span><span class="target" id="unionCSR__MSAVESTATUS__Type_1a60c203ffddd944222ed36856c707b51c"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved1</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MSAVESTATUS_Type10_reserved1E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 11..13 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MSAVESTATUS_Type5ptyp2E">
<span id="_CPPv3N20CSR_MSAVESTATUS_Type5ptyp2E"></span><span id="_CPPv2N20CSR_MSAVESTATUS_Type5ptyp2E"></span><span id="CSR_MSAVESTATUS_Type::ptyp2__rv_csr_t"></span><span class="target" id="unionCSR__MSAVESTATUS__Type_1a98cbf02beb8dc8fc1eee27ada6ebf5a4"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ptyp2</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MSAVESTATUS_Type5ptyp2E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 14..15 NMI/exception type of before second nestting </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MSAVESTATUS_Type10_reserved2E">
<span id="_CPPv3N20CSR_MSAVESTATUS_Type10_reserved2E"></span><span id="_CPPv2N20CSR_MSAVESTATUS_Type10_reserved2E"></span><span id="CSR_MSAVESTATUS_Type::_reserved2__rv_csr_t"></span><span class="target" id="unionCSR__MSAVESTATUS__Type_1a8e050bc641728ef17037ab95a2b64293"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved2</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MSAVESTATUS_Type10_reserved2E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 16..XLEN-1 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MSAVESTATUS_Type1bE">
<span id="_CPPv3N20CSR_MSAVESTATUS_Type1bE"></span><span id="_CPPv2N20CSR_MSAVESTATUS_Type1bE"></span><span class="target" id="unionCSR__MSAVESTATUS__Type_1a9d0a36736657fe9424a52ea064c8a5ef"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv420CSR_MSAVESTATUS_Type" title="CSR_MSAVESTATUS_Type"><span class="n"><span class="pre">CSR_MSAVESTATUS_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MSAVESTATUS_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MSAVESTATUS_Type1wE">
<span id="_CPPv3N20CSR_MSAVESTATUS_Type1wE"></span><span id="_CPPv2N20CSR_MSAVESTATUS_Type1wE"></span><span id="CSR_MSAVESTATUS_Type::w__rv_csr_t"></span><span class="target" id="unionCSR__MSAVESTATUS__Type_1a3830cba893f489931a838102f870bb54"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">w</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MSAVESTATUS_Type1wE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for csr data access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv416CSR_MILMCTL_Type">
<span id="_CPPv316CSR_MILMCTL_Type"></span><span id="_CPPv216CSR_MILMCTL_Type"></span><span class="target" id="unionCSR__MILMCTL__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MILMCTL_Type</span></span></span><a class="headerlink" href="#_CPPv416CSR_MILMCTL_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MILM_CTL CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MILMCTL_Type6ilm_enE">
<span id="_CPPv3N16CSR_MILMCTL_Type6ilm_enE"></span><span id="_CPPv2N16CSR_MILMCTL_Type6ilm_enE"></span><span id="CSR_MILMCTL_Type::ilm_en__rv_csr_t"></span><span class="target" id="unionCSR__MILMCTL__Type_1ac892992420e34c4990a7e85ed034260e"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ilm_en</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MILMCTL_Type6ilm_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0 ILM enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MILMCTL_Type10ilm_ecc_enE">
<span id="_CPPv3N16CSR_MILMCTL_Type10ilm_ecc_enE"></span><span id="_CPPv2N16CSR_MILMCTL_Type10ilm_ecc_enE"></span><span id="CSR_MILMCTL_Type::ilm_ecc_en__rv_csr_t"></span><span class="target" id="unionCSR__MILMCTL__Type_1a79054a48492cc7cac50cb8f125a11c3a"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ilm_ecc_en</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MILMCTL_Type10ilm_ecc_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 1 ILM ECC eanble </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MILMCTL_Type15ilm_ecc_excp_enE">
<span id="_CPPv3N16CSR_MILMCTL_Type15ilm_ecc_excp_enE"></span><span id="_CPPv2N16CSR_MILMCTL_Type15ilm_ecc_excp_enE"></span><span id="CSR_MILMCTL_Type::ilm_ecc_excp_en__rv_csr_t"></span><span class="target" id="unionCSR__MILMCTL__Type_1a7507f7d08202fed762566b3cbd6984b1"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ilm_ecc_excp_en</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MILMCTL_Type15ilm_ecc_excp_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 2 ILM ECC exception enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MILMCTL_Type9ilm_rweccE">
<span id="_CPPv3N16CSR_MILMCTL_Type9ilm_rweccE"></span><span id="_CPPv2N16CSR_MILMCTL_Type9ilm_rweccE"></span><span id="CSR_MILMCTL_Type::ilm_rwecc__rv_csr_t"></span><span class="target" id="unionCSR__MILMCTL__Type_1a77cb8ee0a260c92560375825903c791b"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ilm_rwecc</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MILMCTL_Type9ilm_rweccE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 3 Control mecc_code write to ilm, simulate error injection </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MILMCTL_Type14ilm_ecc_chk_enE">
<span id="_CPPv3N16CSR_MILMCTL_Type14ilm_ecc_chk_enE"></span><span id="_CPPv2N16CSR_MILMCTL_Type14ilm_ecc_chk_enE"></span><span id="CSR_MILMCTL_Type::ilm_ecc_chk_en__rv_csr_t"></span><span class="target" id="unionCSR__MILMCTL__Type_1a3259e2512c1cc6fba9c67e8b15026830"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ilm_ecc_chk_en</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MILMCTL_Type14ilm_ecc_chk_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 4 ILM check ECC codes enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MILMCTL_Type9ilm_va_enE">
<span id="_CPPv3N16CSR_MILMCTL_Type9ilm_va_enE"></span><span id="_CPPv2N16CSR_MILMCTL_Type9ilm_va_enE"></span><span id="CSR_MILMCTL_Type::ilm_va_en__rv_csr_t"></span><span class="target" id="unionCSR__MILMCTL__Type_1ac8524a1bad0aa92241fa5160aa110b32"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ilm_va_en</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MILMCTL_Type9ilm_va_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 5 Using virtual address to judge ILM access </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MILMCTL_Type10_reserved0E">
<span id="_CPPv3N16CSR_MILMCTL_Type10_reserved0E"></span><span id="_CPPv2N16CSR_MILMCTL_Type10_reserved0E"></span><span id="CSR_MILMCTL_Type::_reserved0__rv_csr_t"></span><span class="target" id="unionCSR__MILMCTL__Type_1a31c9512c856b4285967a7a1d0bdceab2"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved0</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MILMCTL_Type10_reserved0E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 6..9 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MILMCTL_Type7ilm_bpaE">
<span id="_CPPv3N16CSR_MILMCTL_Type7ilm_bpaE"></span><span id="_CPPv2N16CSR_MILMCTL_Type7ilm_bpaE"></span><span id="CSR_MILMCTL_Type::ilm_bpa__rv_csr_t"></span><span class="target" id="unionCSR__MILMCTL__Type_1af90ed19eceb2b20a7eb2974e59d0a5ae"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ilm_bpa</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MILMCTL_Type7ilm_bpaE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 10..XLEN-1 ILM base address </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MILMCTL_Type1bE">
<span id="_CPPv3N16CSR_MILMCTL_Type1bE"></span><span id="_CPPv2N16CSR_MILMCTL_Type1bE"></span><span class="target" id="unionCSR__MILMCTL__Type_1a14c4b0e5035de1692f27f12af66b43ff"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv416CSR_MILMCTL_Type" title="CSR_MILMCTL_Type"><span class="n"><span class="pre">CSR_MILMCTL_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MILMCTL_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MILMCTL_Type1dE">
<span id="_CPPv3N16CSR_MILMCTL_Type1dE"></span><span id="_CPPv2N16CSR_MILMCTL_Type1dE"></span><span id="CSR_MILMCTL_Type::d__rv_csr_t"></span><span class="target" id="unionCSR__MILMCTL__Type_1a0568601f07d8122b6791cb832c3c43ec"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MILMCTL_Type1dE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for csr data access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv416CSR_MDLMCTL_Type">
<span id="_CPPv316CSR_MDLMCTL_Type"></span><span id="_CPPv216CSR_MDLMCTL_Type"></span><span class="target" id="unionCSR__MDLMCTL__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MDLMCTL_Type</span></span></span><a class="headerlink" href="#_CPPv416CSR_MDLMCTL_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MDLM_CTL CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MDLMCTL_Type6dlm_enE">
<span id="_CPPv3N16CSR_MDLMCTL_Type6dlm_enE"></span><span id="_CPPv2N16CSR_MDLMCTL_Type6dlm_enE"></span><span id="CSR_MDLMCTL_Type::dlm_en__rv_csr_t"></span><span class="target" id="unionCSR__MDLMCTL__Type_1a18b13acd38c328d22c3dd8278bb76501"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dlm_en</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MDLMCTL_Type6dlm_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0 DLM enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MDLMCTL_Type10dlm_ecc_enE">
<span id="_CPPv3N16CSR_MDLMCTL_Type10dlm_ecc_enE"></span><span id="_CPPv2N16CSR_MDLMCTL_Type10dlm_ecc_enE"></span><span id="CSR_MDLMCTL_Type::dlm_ecc_en__rv_csr_t"></span><span class="target" id="unionCSR__MDLMCTL__Type_1a649937c80a8243f16fdd2194d019bacb"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dlm_ecc_en</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MDLMCTL_Type10dlm_ecc_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 1 DLM ECC eanble </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MDLMCTL_Type15dlm_ecc_excp_enE">
<span id="_CPPv3N16CSR_MDLMCTL_Type15dlm_ecc_excp_enE"></span><span id="_CPPv2N16CSR_MDLMCTL_Type15dlm_ecc_excp_enE"></span><span id="CSR_MDLMCTL_Type::dlm_ecc_excp_en__rv_csr_t"></span><span class="target" id="unionCSR__MDLMCTL__Type_1afdd466303d9baded6a1f3808aa61a115"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dlm_ecc_excp_en</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MDLMCTL_Type15dlm_ecc_excp_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 2 DLM ECC exception enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MDLMCTL_Type9dlm_rweccE">
<span id="_CPPv3N16CSR_MDLMCTL_Type9dlm_rweccE"></span><span id="_CPPv2N16CSR_MDLMCTL_Type9dlm_rweccE"></span><span id="CSR_MDLMCTL_Type::dlm_rwecc__rv_csr_t"></span><span class="target" id="unionCSR__MDLMCTL__Type_1a32b840f5de8f452ac8ed32b2bac1b3d1"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dlm_rwecc</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MDLMCTL_Type9dlm_rweccE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 3 Control mecc_code write to dlm, simulate error injection </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MDLMCTL_Type14dlm_ecc_chk_enE">
<span id="_CPPv3N16CSR_MDLMCTL_Type14dlm_ecc_chk_enE"></span><span id="_CPPv2N16CSR_MDLMCTL_Type14dlm_ecc_chk_enE"></span><span id="CSR_MDLMCTL_Type::dlm_ecc_chk_en__rv_csr_t"></span><span class="target" id="unionCSR__MDLMCTL__Type_1aae0f0e7fcdf9e82b94d9acfd776e27ad"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dlm_ecc_chk_en</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MDLMCTL_Type14dlm_ecc_chk_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 4 DLM check ECC codes enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MDLMCTL_Type10_reserved0E">
<span id="_CPPv3N16CSR_MDLMCTL_Type10_reserved0E"></span><span id="_CPPv2N16CSR_MDLMCTL_Type10_reserved0E"></span><span id="CSR_MDLMCTL_Type::_reserved0__rv_csr_t"></span><span class="target" id="unionCSR__MDLMCTL__Type_1a178d709c71080cf5977c08734963c2f6"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved0</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MDLMCTL_Type10_reserved0E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 5..9 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MDLMCTL_Type7dlm_bpaE">
<span id="_CPPv3N16CSR_MDLMCTL_Type7dlm_bpaE"></span><span id="_CPPv2N16CSR_MDLMCTL_Type7dlm_bpaE"></span><span id="CSR_MDLMCTL_Type::dlm_bpa__rv_csr_t"></span><span class="target" id="unionCSR__MDLMCTL__Type_1a2818a047f0411e86358ee943206000c1"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dlm_bpa</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MDLMCTL_Type7dlm_bpaE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 10..XLEN-1 DLM base address </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MDLMCTL_Type1bE">
<span id="_CPPv3N16CSR_MDLMCTL_Type1bE"></span><span id="_CPPv2N16CSR_MDLMCTL_Type1bE"></span><span class="target" id="unionCSR__MDLMCTL__Type_1afe1b05212d58c159da4f260be19d60fc"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv416CSR_MDLMCTL_Type" title="CSR_MDLMCTL_Type"><span class="n"><span class="pre">CSR_MDLMCTL_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MDLMCTL_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N16CSR_MDLMCTL_Type1dE">
<span id="_CPPv3N16CSR_MDLMCTL_Type1dE"></span><span id="_CPPv2N16CSR_MDLMCTL_Type1dE"></span><span id="CSR_MDLMCTL_Type::d__rv_csr_t"></span><span class="target" id="unionCSR__MDLMCTL__Type_1af387f099dd532d49257a478b27123b52"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d</span></span></span><a class="headerlink" href="#_CPPv4N16CSR_MDLMCTL_Type1dE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for csr data access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv417CSR_MCFGINFO_Type">
<span id="_CPPv317CSR_MCFGINFO_Type"></span><span id="_CPPv217CSR_MCFGINFO_Type"></span><span class="target" id="unionCSR__MCFGINFO__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MCFGINFO_Type</span></span></span><a class="headerlink" href="#_CPPv417CSR_MCFGINFO_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MCFG_INFO CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type3teeE">
<span id="_CPPv3N17CSR_MCFGINFO_Type3teeE"></span><span id="_CPPv2N17CSR_MCFGINFO_Type3teeE"></span><span id="CSR_MCFGINFO_Type::tee__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1a0cabeec34cf8e2a11c9c59221f855164"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">tee</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type3teeE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0 TEE present </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type3eccE">
<span id="_CPPv3N17CSR_MCFGINFO_Type3eccE"></span><span id="_CPPv2N17CSR_MCFGINFO_Type3eccE"></span><span id="CSR_MCFGINFO_Type::ecc__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1a5b360486d7355839b07d1d19960b9fb4"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ecc</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type3eccE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 1 ECC present </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type4clicE">
<span id="_CPPv3N17CSR_MCFGINFO_Type4clicE"></span><span id="_CPPv2N17CSR_MCFGINFO_Type4clicE"></span><span id="CSR_MCFGINFO_Type::clic__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1a73946e52a5708c7b47db9cd06d913838"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clic</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type4clicE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 2 CLIC present </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type4plicE">
<span id="_CPPv3N17CSR_MCFGINFO_Type4plicE"></span><span id="_CPPv2N17CSR_MCFGINFO_Type4plicE"></span><span id="CSR_MCFGINFO_Type::plic__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1a63fec79c30424766b3597579b9a06f0e"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">plic</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type4plicE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 3 PLIC present </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type3fioE">
<span id="_CPPv3N17CSR_MCFGINFO_Type3fioE"></span><span id="_CPPv2N17CSR_MCFGINFO_Type3fioE"></span><span id="CSR_MCFGINFO_Type::fio__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1aff4ecb10cddcc291ee6ab6070de0d1a6"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fio</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type3fioE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 4 FIO present </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type3ppiE">
<span id="_CPPv3N17CSR_MCFGINFO_Type3ppiE"></span><span id="_CPPv2N17CSR_MCFGINFO_Type3ppiE"></span><span id="CSR_MCFGINFO_Type::ppi__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1a6fbc432ae53334fb3276a2daca081d15"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ppi</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type3ppiE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 5 PPI present </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type4niceE">
<span id="_CPPv3N17CSR_MCFGINFO_Type4niceE"></span><span id="_CPPv2N17CSR_MCFGINFO_Type4niceE"></span><span id="CSR_MCFGINFO_Type::nice__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1a852a362daa1ccb36d779a07764e844e6"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">nice</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type4niceE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 6 NICE present </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type3ilmE">
<span id="_CPPv3N17CSR_MCFGINFO_Type3ilmE"></span><span id="_CPPv2N17CSR_MCFGINFO_Type3ilmE"></span><span id="CSR_MCFGINFO_Type::ilm__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1aae8758186672b5ef00e04346322e2fe9"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ilm</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type3ilmE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 7 ILM present </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type3dlmE">
<span id="_CPPv3N17CSR_MCFGINFO_Type3dlmE"></span><span id="_CPPv2N17CSR_MCFGINFO_Type3dlmE"></span><span id="CSR_MCFGINFO_Type::dlm__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1adb720ece0db9e5c82b381a6af4944fea"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dlm</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type3dlmE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 8 DLM present </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type6icacheE">
<span id="_CPPv3N17CSR_MCFGINFO_Type6icacheE"></span><span id="_CPPv2N17CSR_MCFGINFO_Type6icacheE"></span><span id="CSR_MCFGINFO_Type::icache__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1a1a0b0e69e1a487c28babba52092e2940"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">icache</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type6icacheE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 9 ICache present </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type6dcacheE">
<span id="_CPPv3N17CSR_MCFGINFO_Type6dcacheE"></span><span id="_CPPv2N17CSR_MCFGINFO_Type6dcacheE"></span><span id="CSR_MCFGINFO_Type::dcache__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1abbcd95938dd7523fe44c94f88fc2772b"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dcache</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type6dcacheE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 10 DCache present </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type3smpE">
<span id="_CPPv3N17CSR_MCFGINFO_Type3smpE"></span><span id="_CPPv2N17CSR_MCFGINFO_Type3smpE"></span><span id="CSR_MCFGINFO_Type::smp__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1ae76db2effd13a5b8f0f2d2f50a9506ca"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">smp</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type3smpE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 11 SMP present </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type6dsp_n1E">
<span id="_CPPv3N17CSR_MCFGINFO_Type6dsp_n1E"></span><span id="_CPPv2N17CSR_MCFGINFO_Type6dsp_n1E"></span><span id="CSR_MCFGINFO_Type::dsp_n1__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1a3dcf8c30a9b56eff282c695f64d43c97"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dsp_n1</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type6dsp_n1E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 12 DSP N1 present </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type6dsp_n2E">
<span id="_CPPv3N17CSR_MCFGINFO_Type6dsp_n2E"></span><span id="_CPPv2N17CSR_MCFGINFO_Type6dsp_n2E"></span><span id="CSR_MCFGINFO_Type::dsp_n2__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1a68be817db3303c8e0ca9b1eccfe46adf"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dsp_n2</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type6dsp_n2E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 13 DSP N2 present </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type6dsp_n3E">
<span id="_CPPv3N17CSR_MCFGINFO_Type6dsp_n3E"></span><span id="_CPPv2N17CSR_MCFGINFO_Type6dsp_n3E"></span><span id="CSR_MCFGINFO_Type::dsp_n3__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1a9840435a97352913ad583922ddfd5b29"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dsp_n3</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type6dsp_n3E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 14 DSP N3 present </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type7zc_xlczE">
<span id="_CPPv3N17CSR_MCFGINFO_Type7zc_xlczE"></span><span id="_CPPv2N17CSR_MCFGINFO_Type7zc_xlczE"></span><span id="CSR_MCFGINFO_Type::zc_xlcz__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1ac9eb6656a07fd2c345ce18f820920a29"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">zc_xlcz</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type7zc_xlczE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 15 Zc and xlcz extension present </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type7iregionE">
<span id="_CPPv3N17CSR_MCFGINFO_Type7iregionE"></span><span id="_CPPv2N17CSR_MCFGINFO_Type7iregionE"></span><span id="CSR_MCFGINFO_Type::iregion__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1af56bc4800128869b13a08afb9346887c"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">iregion</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type7iregionE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 16 IREGION present </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type10vpu_degreeE">
<span id="_CPPv3N17CSR_MCFGINFO_Type10vpu_degreeE"></span><span id="_CPPv2N17CSR_MCFGINFO_Type10vpu_degreeE"></span><span id="CSR_MCFGINFO_Type::vpu_degree__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1af395e0516cb28681c02c5d7c3604cc70"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">vpu_degree</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type10vpu_degreeE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 17..18 Indicate the VPU degree of parallel </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type8sec_modeE">
<span id="_CPPv3N17CSR_MCFGINFO_Type8sec_modeE"></span><span id="_CPPv2N17CSR_MCFGINFO_Type8sec_modeE"></span><span id="CSR_MCFGINFO_Type::sec_mode__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1a0478f4bfc2c5e0565cfb69987694368b"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">sec_mode</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type8sec_modeE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 19 Smwg extension present </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type6etraceE">
<span id="_CPPv3N17CSR_MCFGINFO_Type6etraceE"></span><span id="_CPPv2N17CSR_MCFGINFO_Type6etraceE"></span><span id="CSR_MCFGINFO_Type::etrace__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1a2de0695caa0d88565fd5c75d1f0e60fc"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">etrace</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type6etraceE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 20 Etrace present </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type12safety_mechaE">
<span id="_CPPv3N17CSR_MCFGINFO_Type12safety_mechaE"></span><span id="_CPPv2N17CSR_MCFGINFO_Type12safety_mechaE"></span><span id="CSR_MCFGINFO_Type::safety_mecha__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1adaf2286826e7eaea3993bad7ded36b02"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">safety_mecha</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type12safety_mechaE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 21..22 Indicate Cores safety mechanism </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type5vniceE">
<span id="_CPPv3N17CSR_MCFGINFO_Type5vniceE"></span><span id="_CPPv2N17CSR_MCFGINFO_Type5vniceE"></span><span id="CSR_MCFGINFO_Type::vnice__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1ab6504694ad10a2b70ed2d2e3a2cca7dc"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">vnice</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type5vniceE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 23 VNICE present </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type4xlczE">
<span id="_CPPv3N17CSR_MCFGINFO_Type4xlczE"></span><span id="_CPPv2N17CSR_MCFGINFO_Type4xlczE"></span><span id="CSR_MCFGINFO_Type::xlcz__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1ab981fc079b6fc29b6e6731a1445b2102"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">xlcz</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type4xlczE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 24 XLCZ extension present </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type5zilsdE">
<span id="_CPPv3N17CSR_MCFGINFO_Type5zilsdE"></span><span id="_CPPv2N17CSR_MCFGINFO_Type5zilsdE"></span><span id="CSR_MCFGINFO_Type::zilsd__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1af68b362f003adb1c59cf69a39af9b75f"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">zilsd</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type5zilsdE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 25 Zilsd/Zclsd extension present </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type4sstcE">
<span id="_CPPv3N17CSR_MCFGINFO_Type4sstcE"></span><span id="_CPPv2N17CSR_MCFGINFO_Type4sstcE"></span><span id="CSR_MCFGINFO_Type::sstc__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1aaa6434af1a27daf01405f9c7056e493e"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">sstc</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type4sstcE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 26 SSTC extension present </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type10_reserved1E">
<span id="_CPPv3N17CSR_MCFGINFO_Type10_reserved1E"></span><span id="_CPPv2N17CSR_MCFGINFO_Type10_reserved1E"></span><span id="CSR_MCFGINFO_Type::_reserved1__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1aa71b20ca9b3732f4c46e4f3366948397"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved1</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type10_reserved1E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 27..XLEN-1 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type1bE">
<span id="_CPPv3N17CSR_MCFGINFO_Type1bE"></span><span id="_CPPv2N17CSR_MCFGINFO_Type1bE"></span><span class="target" id="unionCSR__MCFGINFO__Type_1a292630f1a7e6f6a1e0ec6d9efbd110c6"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv417CSR_MCFGINFO_Type" title="CSR_MCFGINFO_Type"><span class="n"><span class="pre">CSR_MCFGINFO_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MCFGINFO_Type1dE">
<span id="_CPPv3N17CSR_MCFGINFO_Type1dE"></span><span id="_CPPv2N17CSR_MCFGINFO_Type1dE"></span><span id="CSR_MCFGINFO_Type::d__rv_csr_t"></span><span class="target" id="unionCSR__MCFGINFO__Type_1a50dd63592fa2d4e4540132f068cee0cd"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MCFGINFO_Type1dE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for csr data access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv418CSR_MICFGINFO_Type">
<span id="_CPPv318CSR_MICFGINFO_Type"></span><span id="_CPPv218CSR_MICFGINFO_Type"></span><span class="target" id="unionCSR__MICFGINFO__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MICFGINFO_Type</span></span></span><a class="headerlink" href="#_CPPv418CSR_MICFGINFO_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MICFG_INFO CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MICFGINFO_Type3setE">
<span id="_CPPv3N18CSR_MICFGINFO_Type3setE"></span><span id="_CPPv2N18CSR_MICFGINFO_Type3setE"></span><span id="CSR_MICFGINFO_Type::set__rv_csr_t"></span><span class="target" id="unionCSR__MICFGINFO__Type_1a2071a4d9337c8db3b55419e531c0f095"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MICFGINFO_Type3setE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0..3 I-Cache sets per way </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MICFGINFO_Type3wayE">
<span id="_CPPv3N18CSR_MICFGINFO_Type3wayE"></span><span id="_CPPv2N18CSR_MICFGINFO_Type3wayE"></span><span id="CSR_MICFGINFO_Type::way__rv_csr_t"></span><span class="target" id="unionCSR__MICFGINFO__Type_1aff94588787995de0fdbf41a2cee027a7"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">way</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MICFGINFO_Type3wayE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 4..6 I-Cache way </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MICFGINFO_Type5lsizeE">
<span id="_CPPv3N18CSR_MICFGINFO_Type5lsizeE"></span><span id="_CPPv2N18CSR_MICFGINFO_Type5lsizeE"></span><span id="CSR_MICFGINFO_Type::lsize__rv_csr_t"></span><span class="target" id="unionCSR__MICFGINFO__Type_1aa4534ca8d572c6ad46ab5d36fcf4ef8b"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">lsize</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MICFGINFO_Type5lsizeE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 7..9 I-Cache line size </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MICFGINFO_Type3eccE">
<span id="_CPPv3N18CSR_MICFGINFO_Type3eccE"></span><span id="_CPPv2N18CSR_MICFGINFO_Type3eccE"></span><span id="CSR_MICFGINFO_Type::ecc__rv_csr_t"></span><span class="target" id="unionCSR__MICFGINFO__Type_1a435c3557d2f4ba2390776df2875671ca"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ecc</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MICFGINFO_Type3eccE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 10 I-Cache ECC support </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MICFGINFO_Type10_reserved0E">
<span id="_CPPv3N18CSR_MICFGINFO_Type10_reserved0E"></span><span id="_CPPv2N18CSR_MICFGINFO_Type10_reserved0E"></span><span id="CSR_MICFGINFO_Type::_reserved0__rv_csr_t"></span><span class="target" id="unionCSR__MICFGINFO__Type_1a75f76b3f8eea0ed1ff1e358f639a8db5"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved0</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MICFGINFO_Type10_reserved0E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 11..15 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MICFGINFO_Type7lm_sizeE">
<span id="_CPPv3N18CSR_MICFGINFO_Type7lm_sizeE"></span><span id="_CPPv2N18CSR_MICFGINFO_Type7lm_sizeE"></span><span id="CSR_MICFGINFO_Type::lm_size__rv_csr_t"></span><span class="target" id="unionCSR__MICFGINFO__Type_1a124f5dd34305eceb2fe7444328b714c2"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">lm_size</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MICFGINFO_Type7lm_sizeE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 16..20 ILM size, need to be 2^n size </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MICFGINFO_Type8lm_xonlyE">
<span id="_CPPv3N18CSR_MICFGINFO_Type8lm_xonlyE"></span><span id="_CPPv2N18CSR_MICFGINFO_Type8lm_xonlyE"></span><span id="CSR_MICFGINFO_Type::lm_xonly__rv_csr_t"></span><span class="target" id="unionCSR__MICFGINFO__Type_1aeaab24911ca8c0c5dd80d2daffe88c8c"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">lm_xonly</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MICFGINFO_Type8lm_xonlyE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 21 ILM Execute only permission or Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MICFGINFO_Type6lm_eccE">
<span id="_CPPv3N18CSR_MICFGINFO_Type6lm_eccE"></span><span id="_CPPv2N18CSR_MICFGINFO_Type6lm_eccE"></span><span id="CSR_MICFGINFO_Type::lm_ecc__rv_csr_t"></span><span class="target" id="unionCSR__MICFGINFO__Type_1a420f1ef39fa0ce7165a4c22ab0a9696e"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">lm_ecc</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MICFGINFO_Type6lm_eccE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 22 ILM ECC support </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MICFGINFO_Type10_reserved1E">
<span id="_CPPv3N18CSR_MICFGINFO_Type10_reserved1E"></span><span id="_CPPv2N18CSR_MICFGINFO_Type10_reserved1E"></span><span id="CSR_MICFGINFO_Type::_reserved1__rv_csr_t"></span><span class="target" id="unionCSR__MICFGINFO__Type_1a95f943b3ddce6a9e910d75da888d9d23"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved1</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MICFGINFO_Type10_reserved1E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 23..XLEN-1 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MICFGINFO_Type1bE">
<span id="_CPPv3N18CSR_MICFGINFO_Type1bE"></span><span id="_CPPv2N18CSR_MICFGINFO_Type1bE"></span><span class="target" id="unionCSR__MICFGINFO__Type_1a82948b5361e0e9583dea5d3ecd073bd8"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv418CSR_MICFGINFO_Type" title="CSR_MICFGINFO_Type"><span class="n"><span class="pre">CSR_MICFGINFO_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MICFGINFO_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MICFGINFO_Type1dE">
<span id="_CPPv3N18CSR_MICFGINFO_Type1dE"></span><span id="_CPPv2N18CSR_MICFGINFO_Type1dE"></span><span id="CSR_MICFGINFO_Type::d__rv_csr_t"></span><span class="target" id="unionCSR__MICFGINFO__Type_1a019a0f2a482a3f2c7cf882a4295ac322"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MICFGINFO_Type1dE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for csr data access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv418CSR_MDCFGINFO_Type">
<span id="_CPPv318CSR_MDCFGINFO_Type"></span><span id="_CPPv218CSR_MDCFGINFO_Type"></span><span class="target" id="unionCSR__MDCFGINFO__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MDCFGINFO_Type</span></span></span><a class="headerlink" href="#_CPPv418CSR_MDCFGINFO_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MDCFG_INFO CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MDCFGINFO_Type3setE">
<span id="_CPPv3N18CSR_MDCFGINFO_Type3setE"></span><span id="_CPPv2N18CSR_MDCFGINFO_Type3setE"></span><span id="CSR_MDCFGINFO_Type::set__rv_csr_t"></span><span class="target" id="unionCSR__MDCFGINFO__Type_1a023b173b517068119914ee656fc7a95b"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MDCFGINFO_Type3setE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0..3 D-Cache sets per way </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MDCFGINFO_Type3wayE">
<span id="_CPPv3N18CSR_MDCFGINFO_Type3wayE"></span><span id="_CPPv2N18CSR_MDCFGINFO_Type3wayE"></span><span id="CSR_MDCFGINFO_Type::way__rv_csr_t"></span><span class="target" id="unionCSR__MDCFGINFO__Type_1af9523adb1cddd68b9ebcf3684c676373"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">way</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MDCFGINFO_Type3wayE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 4..6 D-Cache way </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MDCFGINFO_Type5lsizeE">
<span id="_CPPv3N18CSR_MDCFGINFO_Type5lsizeE"></span><span id="_CPPv2N18CSR_MDCFGINFO_Type5lsizeE"></span><span id="CSR_MDCFGINFO_Type::lsize__rv_csr_t"></span><span class="target" id="unionCSR__MDCFGINFO__Type_1ab3ce74a5f243a63facff399be7643d89"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">lsize</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MDCFGINFO_Type5lsizeE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 7..9 D-Cache line size </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MDCFGINFO_Type3eccE">
<span id="_CPPv3N18CSR_MDCFGINFO_Type3eccE"></span><span id="_CPPv2N18CSR_MDCFGINFO_Type3eccE"></span><span id="CSR_MDCFGINFO_Type::ecc__rv_csr_t"></span><span class="target" id="unionCSR__MDCFGINFO__Type_1afb1f66c3b3d1dd8fb52690091392eb96"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ecc</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MDCFGINFO_Type3eccE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 10 D-Cache ECC support </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MDCFGINFO_Type10_reserved0E">
<span id="_CPPv3N18CSR_MDCFGINFO_Type10_reserved0E"></span><span id="_CPPv2N18CSR_MDCFGINFO_Type10_reserved0E"></span><span id="CSR_MDCFGINFO_Type::_reserved0__rv_csr_t"></span><span class="target" id="unionCSR__MDCFGINFO__Type_1a333717d8ebf97d34c4b16376165d75d6"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved0</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MDCFGINFO_Type10_reserved0E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 11..15 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MDCFGINFO_Type7lm_sizeE">
<span id="_CPPv3N18CSR_MDCFGINFO_Type7lm_sizeE"></span><span id="_CPPv2N18CSR_MDCFGINFO_Type7lm_sizeE"></span><span id="CSR_MDCFGINFO_Type::lm_size__rv_csr_t"></span><span class="target" id="unionCSR__MDCFGINFO__Type_1adca07e70d18b1ff255415c6addcec359"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">lm_size</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MDCFGINFO_Type7lm_sizeE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 16..20 DLM size, need to be 2^n size </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MDCFGINFO_Type6lm_eccE">
<span id="_CPPv3N18CSR_MDCFGINFO_Type6lm_eccE"></span><span id="_CPPv2N18CSR_MDCFGINFO_Type6lm_eccE"></span><span id="CSR_MDCFGINFO_Type::lm_ecc__rv_csr_t"></span><span class="target" id="unionCSR__MDCFGINFO__Type_1a21c2b66473db29a108862083aa33ee99"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">lm_ecc</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MDCFGINFO_Type6lm_eccE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 21 DLM ECC present </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MDCFGINFO_Type10_reserved1E">
<span id="_CPPv3N18CSR_MDCFGINFO_Type10_reserved1E"></span><span id="_CPPv2N18CSR_MDCFGINFO_Type10_reserved1E"></span><span id="CSR_MDCFGINFO_Type::_reserved1__rv_csr_t"></span><span class="target" id="unionCSR__MDCFGINFO__Type_1a6b960e8dad7dc4765ccecd3bc39b8324"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved1</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MDCFGINFO_Type10_reserved1E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 22..XLEN-1 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MDCFGINFO_Type1bE">
<span id="_CPPv3N18CSR_MDCFGINFO_Type1bE"></span><span id="_CPPv2N18CSR_MDCFGINFO_Type1bE"></span><span class="target" id="unionCSR__MDCFGINFO__Type_1aa4a0f61c638dd81abdeca242b79dce72"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv418CSR_MDCFGINFO_Type" title="CSR_MDCFGINFO_Type"><span class="n"><span class="pre">CSR_MDCFGINFO_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MDCFGINFO_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N18CSR_MDCFGINFO_Type1dE">
<span id="_CPPv3N18CSR_MDCFGINFO_Type1dE"></span><span id="_CPPv2N18CSR_MDCFGINFO_Type1dE"></span><span id="CSR_MDCFGINFO_Type::d__rv_csr_t"></span><span class="target" id="unionCSR__MDCFGINFO__Type_1a458a2abb27aa334c0fda73efc7972aad"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d</span></span></span><a class="headerlink" href="#_CPPv4N18CSR_MDCFGINFO_Type1dE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for csr data access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv420CSR_MTLBCFGINFO_Type">
<span id="_CPPv320CSR_MTLBCFGINFO_Type"></span><span id="_CPPv220CSR_MTLBCFGINFO_Type"></span><span class="target" id="unionCSR__MTLBCFGINFO__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MTLBCFGINFO_Type</span></span></span><a class="headerlink" href="#_CPPv420CSR_MTLBCFGINFO_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MTLBCFG_INFO CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MTLBCFGINFO_Type3setE">
<span id="_CPPv3N20CSR_MTLBCFGINFO_Type3setE"></span><span id="_CPPv2N20CSR_MTLBCFGINFO_Type3setE"></span><span id="CSR_MTLBCFGINFO_Type::set__rv_csr_t"></span><span class="target" id="unionCSR__MTLBCFGINFO__Type_1a5048615bc37a371bfe34cde473b09072"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MTLBCFGINFO_Type3setE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0..3 Main TLB entry per way </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MTLBCFGINFO_Type3wayE">
<span id="_CPPv3N20CSR_MTLBCFGINFO_Type3wayE"></span><span id="_CPPv2N20CSR_MTLBCFGINFO_Type3wayE"></span><span id="CSR_MTLBCFGINFO_Type::way__rv_csr_t"></span><span class="target" id="unionCSR__MTLBCFGINFO__Type_1acb0913f34ada32153b5835e09fab71e1"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">way</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MTLBCFGINFO_Type3wayE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 4..6 Main TLB ways </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MTLBCFGINFO_Type5lsizeE">
<span id="_CPPv3N20CSR_MTLBCFGINFO_Type5lsizeE"></span><span id="_CPPv2N20CSR_MTLBCFGINFO_Type5lsizeE"></span><span id="CSR_MTLBCFGINFO_Type::lsize__rv_csr_t"></span><span class="target" id="unionCSR__MTLBCFGINFO__Type_1a32212e64fa6a124c1ab40b3e800a975f"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">lsize</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MTLBCFGINFO_Type5lsizeE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 7..9 Main TLB line size or Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MTLBCFGINFO_Type3eccE">
<span id="_CPPv3N20CSR_MTLBCFGINFO_Type3eccE"></span><span id="_CPPv2N20CSR_MTLBCFGINFO_Type3eccE"></span><span id="CSR_MTLBCFGINFO_Type::ecc__rv_csr_t"></span><span class="target" id="unionCSR__MTLBCFGINFO__Type_1ae29298513d1a08aec4f954361ac21832"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ecc</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MTLBCFGINFO_Type3eccE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 10 Main TLB supports ECC or not </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MTLBCFGINFO_Type5napotE">
<span id="_CPPv3N20CSR_MTLBCFGINFO_Type5napotE"></span><span id="_CPPv2N20CSR_MTLBCFGINFO_Type5napotE"></span><span id="CSR_MTLBCFGINFO_Type::napot__rv_csr_t"></span><span class="target" id="unionCSR__MTLBCFGINFO__Type_1a9839f02c59a8890411c496adf0c2c2a3"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">napot</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MTLBCFGINFO_Type5napotE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 11 TLB supports Svnapot or not </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MTLBCFGINFO_Type10_reserved1E">
<span id="_CPPv3N20CSR_MTLBCFGINFO_Type10_reserved1E"></span><span id="_CPPv2N20CSR_MTLBCFGINFO_Type10_reserved1E"></span><span id="CSR_MTLBCFGINFO_Type::_reserved1__rv_csr_t"></span><span class="target" id="unionCSR__MTLBCFGINFO__Type_1a3a0e1c98a2d9bcb03c240883b0426244"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved1</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MTLBCFGINFO_Type10_reserved1E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 12..15 Reserved 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MTLBCFGINFO_Type6i_sizeE">
<span id="_CPPv3N20CSR_MTLBCFGINFO_Type6i_sizeE"></span><span id="_CPPv2N20CSR_MTLBCFGINFO_Type6i_sizeE"></span><span id="CSR_MTLBCFGINFO_Type::i_size__rv_csr_t"></span><span class="target" id="unionCSR__MTLBCFGINFO__Type_1a0a56325498cb8f8e666cd4fc0d3ddad6"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">i_size</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MTLBCFGINFO_Type6i_sizeE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 16..18 ITLB size </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MTLBCFGINFO_Type6d_sizeE">
<span id="_CPPv3N20CSR_MTLBCFGINFO_Type6d_sizeE"></span><span id="_CPPv2N20CSR_MTLBCFGINFO_Type6d_sizeE"></span><span id="CSR_MTLBCFGINFO_Type::d_size__rv_csr_t"></span><span class="target" id="unionCSR__MTLBCFGINFO__Type_1a656b7500b989ec2b9556a5dda0819818"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d_size</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MTLBCFGINFO_Type6d_sizeE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 19..21 DTLB size </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MTLBCFGINFO_Type10_reserved2E">
<span id="_CPPv3N20CSR_MTLBCFGINFO_Type10_reserved2E"></span><span id="_CPPv2N20CSR_MTLBCFGINFO_Type10_reserved2E"></span><span id="CSR_MTLBCFGINFO_Type::_reserved2__rv_csr_t"></span><span class="target" id="unionCSR__MTLBCFGINFO__Type_1a25ebe7fa3b1bf20b57fadf9265419757"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved2</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MTLBCFGINFO_Type10_reserved2E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 22..XLEN-1 Reserved 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MTLBCFGINFO_Type1bE">
<span id="_CPPv3N20CSR_MTLBCFGINFO_Type1bE"></span><span id="_CPPv2N20CSR_MTLBCFGINFO_Type1bE"></span><span class="target" id="unionCSR__MTLBCFGINFO__Type_1a32529ca195abfd4faabd637d5d49a0ac"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv420CSR_MTLBCFGINFO_Type" title="CSR_MTLBCFGINFO_Type"><span class="n"><span class="pre">CSR_MTLBCFGINFO_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MTLBCFGINFO_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MTLBCFGINFO_Type1dE">
<span id="_CPPv3N20CSR_MTLBCFGINFO_Type1dE"></span><span id="_CPPv2N20CSR_MTLBCFGINFO_Type1dE"></span><span id="CSR_MTLBCFGINFO_Type::d__rv_csr_t"></span><span class="target" id="unionCSR__MTLBCFGINFO__Type_1a1f6a7eca0ad4b275beaac6603851c9c2"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MTLBCFGINFO_Type1dE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for csr data access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv420CSR_MPPICFGINFO_Type">
<span id="_CPPv320CSR_MPPICFGINFO_Type"></span><span id="_CPPv220CSR_MPPICFGINFO_Type"></span><span class="target" id="unionCSR__MPPICFGINFO__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MPPICFGINFO_Type</span></span></span><a class="headerlink" href="#_CPPv420CSR_MPPICFGINFO_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MPPICFG_INFO CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MPPICFGINFO_Type10_reserved0E">
<span id="_CPPv3N20CSR_MPPICFGINFO_Type10_reserved0E"></span><span id="_CPPv2N20CSR_MPPICFGINFO_Type10_reserved0E"></span><span id="CSR_MPPICFGINFO_Type::_reserved0__rv_csr_t"></span><span class="target" id="unionCSR__MPPICFGINFO__Type_1a0eb2a7df3561ad735893f146d2a8486c"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved0</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MPPICFGINFO_Type10_reserved0E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0 Reserved 1 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MPPICFGINFO_Type8ppi_sizeE">
<span id="_CPPv3N20CSR_MPPICFGINFO_Type8ppi_sizeE"></span><span id="_CPPv2N20CSR_MPPICFGINFO_Type8ppi_sizeE"></span><span id="CSR_MPPICFGINFO_Type::ppi_size__rv_csr_t"></span><span class="target" id="unionCSR__MPPICFGINFO__Type_1a3651fb2680625f58d1f89dedcd4e4893"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ppi_size</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MPPICFGINFO_Type8ppi_sizeE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 1..5 PPI size, need to be 2^n size </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MPPICFGINFO_Type10_reserved1E">
<span id="_CPPv3N20CSR_MPPICFGINFO_Type10_reserved1E"></span><span id="_CPPv2N20CSR_MPPICFGINFO_Type10_reserved1E"></span><span id="CSR_MPPICFGINFO_Type::_reserved1__rv_csr_t"></span><span class="target" id="unionCSR__MPPICFGINFO__Type_1a3399bfc423e7ae9922c4230aa30f1e5b"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved1</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MPPICFGINFO_Type10_reserved1E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 6..8 Reserved 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MPPICFGINFO_Type6ppi_enE">
<span id="_CPPv3N20CSR_MPPICFGINFO_Type6ppi_enE"></span><span id="_CPPv2N20CSR_MPPICFGINFO_Type6ppi_enE"></span><span id="CSR_MPPICFGINFO_Type::ppi_en__rv_csr_t"></span><span class="target" id="unionCSR__MPPICFGINFO__Type_1a8f2e49d91fe80fce4de7e1a7ab7d3582"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ppi_en</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MPPICFGINFO_Type6ppi_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 9 PPI Enable. </p>
<p>Software can write this bit to control PPI </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MPPICFGINFO_Type7ppi_bpaE">
<span id="_CPPv3N20CSR_MPPICFGINFO_Type7ppi_bpaE"></span><span id="_CPPv2N20CSR_MPPICFGINFO_Type7ppi_bpaE"></span><span id="CSR_MPPICFGINFO_Type::ppi_bpa__rv_csr_t"></span><span class="target" id="unionCSR__MPPICFGINFO__Type_1a0231d5290407e502a3beeae1446ada69"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ppi_bpa</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MPPICFGINFO_Type7ppi_bpaE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 10..XLEN-1 PPI base address </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MPPICFGINFO_Type1bE">
<span id="_CPPv3N20CSR_MPPICFGINFO_Type1bE"></span><span id="_CPPv2N20CSR_MPPICFGINFO_Type1bE"></span><span class="target" id="unionCSR__MPPICFGINFO__Type_1a4d539b75d6ad82b3a2c30ad5c4b2043a"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv420CSR_MPPICFGINFO_Type" title="CSR_MPPICFGINFO_Type"><span class="n"><span class="pre">CSR_MPPICFGINFO_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MPPICFGINFO_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MPPICFGINFO_Type1dE">
<span id="_CPPv3N20CSR_MPPICFGINFO_Type1dE"></span><span id="_CPPv2N20CSR_MPPICFGINFO_Type1dE"></span><span id="CSR_MPPICFGINFO_Type::d__rv_csr_t"></span><span class="target" id="unionCSR__MPPICFGINFO__Type_1a3acaa252a892479c3374d93f3cbe136b"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MPPICFGINFO_Type1dE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for csr data access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv420CSR_MFIOCFGINFO_Type">
<span id="_CPPv320CSR_MFIOCFGINFO_Type"></span><span id="_CPPv220CSR_MFIOCFGINFO_Type"></span><span class="target" id="unionCSR__MFIOCFGINFO__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MFIOCFGINFO_Type</span></span></span><a class="headerlink" href="#_CPPv420CSR_MFIOCFGINFO_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MFIOCFG_INFO CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MFIOCFGINFO_Type10_reserved0E">
<span id="_CPPv3N20CSR_MFIOCFGINFO_Type10_reserved0E"></span><span id="_CPPv2N20CSR_MFIOCFGINFO_Type10_reserved0E"></span><span id="CSR_MFIOCFGINFO_Type::_reserved0__rv_csr_t"></span><span class="target" id="unionCSR__MFIOCFGINFO__Type_1a19c4f0a9343bbb22d854c96b16f8a83f"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved0</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MFIOCFGINFO_Type10_reserved0E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MFIOCFGINFO_Type8fio_sizeE">
<span id="_CPPv3N20CSR_MFIOCFGINFO_Type8fio_sizeE"></span><span id="_CPPv2N20CSR_MFIOCFGINFO_Type8fio_sizeE"></span><span id="CSR_MFIOCFGINFO_Type::fio_size__rv_csr_t"></span><span class="target" id="unionCSR__MFIOCFGINFO__Type_1a1f0e485583d3413b162d757e37e7cbef"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fio_size</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MFIOCFGINFO_Type8fio_sizeE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 1..5 FIO size, need to be 2^n size </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MFIOCFGINFO_Type10_reserved1E">
<span id="_CPPv3N20CSR_MFIOCFGINFO_Type10_reserved1E"></span><span id="_CPPv2N20CSR_MFIOCFGINFO_Type10_reserved1E"></span><span id="CSR_MFIOCFGINFO_Type::_reserved1__rv_csr_t"></span><span class="target" id="unionCSR__MFIOCFGINFO__Type_1aa96095fc84dafdb6399212fccb2aa26e"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved1</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MFIOCFGINFO_Type10_reserved1E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 6..9 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MFIOCFGINFO_Type7fio_bpaE">
<span id="_CPPv3N20CSR_MFIOCFGINFO_Type7fio_bpaE"></span><span id="_CPPv2N20CSR_MFIOCFGINFO_Type7fio_bpaE"></span><span id="CSR_MFIOCFGINFO_Type::fio_bpa__rv_csr_t"></span><span class="target" id="unionCSR__MFIOCFGINFO__Type_1abd5dbf580d3e19843d2cbef403a4cb58"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">fio_bpa</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MFIOCFGINFO_Type7fio_bpaE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 10..XLEN-1 FIO base address </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MFIOCFGINFO_Type1bE">
<span id="_CPPv3N20CSR_MFIOCFGINFO_Type1bE"></span><span id="_CPPv2N20CSR_MFIOCFGINFO_Type1bE"></span><span class="target" id="unionCSR__MFIOCFGINFO__Type_1a3e1f394cfd8f635d6bd090ad48b9312a"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv420CSR_MFIOCFGINFO_Type" title="CSR_MFIOCFGINFO_Type"><span class="n"><span class="pre">CSR_MFIOCFGINFO_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MFIOCFGINFO_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MFIOCFGINFO_Type1dE">
<span id="_CPPv3N20CSR_MFIOCFGINFO_Type1dE"></span><span id="_CPPv2N20CSR_MFIOCFGINFO_Type1dE"></span><span id="CSR_MFIOCFGINFO_Type::d__rv_csr_t"></span><span class="target" id="unionCSR__MFIOCFGINFO__Type_1a5c2b9f4806e17df73af867d7e9c41d52"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MFIOCFGINFO_Type1dE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for csr data access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv417CSR_MECCLOCK_Type">
<span id="_CPPv317CSR_MECCLOCK_Type"></span><span id="_CPPv217CSR_MECCLOCK_Type"></span><span class="target" id="unionCSR__MECCLOCK__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MECCLOCK_Type</span></span></span><a class="headerlink" href="#_CPPv417CSR_MECCLOCK_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MECC_LOCK CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MECCLOCK_Type8ecc_lockE">
<span id="_CPPv3N17CSR_MECCLOCK_Type8ecc_lockE"></span><span id="_CPPv2N17CSR_MECCLOCK_Type8ecc_lockE"></span><span id="CSR_MECCLOCK_Type::ecc_lock__rv_csr_t"></span><span class="target" id="unionCSR__MECCLOCK__Type_1a26ac4f59d6c768f1bd04bd0cb64e74fa"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ecc_lock</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MECCLOCK_Type8ecc_lockE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0 RW permission, ECC Lock configure </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MECCLOCK_Type10_reserved0E">
<span id="_CPPv3N17CSR_MECCLOCK_Type10_reserved0E"></span><span id="_CPPv2N17CSR_MECCLOCK_Type10_reserved0E"></span><span id="CSR_MECCLOCK_Type::_reserved0__rv_csr_t"></span><span class="target" id="unionCSR__MECCLOCK__Type_1a88140d21b5b24147761737d4b9cd5d85"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved0</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MECCLOCK_Type10_reserved0E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 1..XLEN-1 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MECCLOCK_Type1bE">
<span id="_CPPv3N17CSR_MECCLOCK_Type1bE"></span><span id="_CPPv2N17CSR_MECCLOCK_Type1bE"></span><span class="target" id="unionCSR__MECCLOCK__Type_1a369df1b5eb2aba3ec7d826d33b639388"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv417CSR_MECCLOCK_Type" title="CSR_MECCLOCK_Type"><span class="n"><span class="pre">CSR_MECCLOCK_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MECCLOCK_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MECCLOCK_Type1dE">
<span id="_CPPv3N17CSR_MECCLOCK_Type1dE"></span><span id="_CPPv2N17CSR_MECCLOCK_Type1dE"></span><span id="CSR_MECCLOCK_Type::d__rv_csr_t"></span><span class="target" id="unionCSR__MECCLOCK__Type_1adb7a90a3e474201d9461a572240eddaf"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MECCLOCK_Type1dE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for csr data access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv417CSR_MECCCODE_Type">
<span id="_CPPv317CSR_MECCCODE_Type"></span><span id="_CPPv217CSR_MECCCODE_Type"></span><span class="target" id="unionCSR__MECCCODE__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MECCCODE_Type</span></span></span><a class="headerlink" href="#_CPPv417CSR_MECCCODE_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MECC_CODE CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MECCCODE_Type4codeE">
<span id="_CPPv3N17CSR_MECCCODE_Type4codeE"></span><span id="_CPPv2N17CSR_MECCCODE_Type4codeE"></span><span id="CSR_MECCCODE_Type::code__rv_csr_t"></span><span class="target" id="unionCSR__MECCCODE__Type_1a8f0640f2f7cd3312e462c9692121ed22"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">code</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MECCCODE_Type4codeE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0..8 Used to inject ECC check code </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MECCCODE_Type10_reserved0E">
<span id="_CPPv3N17CSR_MECCCODE_Type10_reserved0E"></span><span id="_CPPv2N17CSR_MECCCODE_Type10_reserved0E"></span><span id="CSR_MECCCODE_Type::_reserved0__rv_csr_t"></span><span class="target" id="unionCSR__MECCCODE__Type_1ae0f74ab89c67ddddee98564a153c9b7b"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved0</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MECCCODE_Type10_reserved0E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 9..15 Reserved 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MECCCODE_Type5ramidE">
<span id="_CPPv3N17CSR_MECCCODE_Type5ramidE"></span><span id="_CPPv2N17CSR_MECCCODE_Type5ramidE"></span><span id="CSR_MECCCODE_Type::ramid__rv_csr_t"></span><span class="target" id="unionCSR__MECCCODE__Type_1a2dece93fddce6fe3b986cae29302e028"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ramid</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MECCCODE_Type5ramidE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 16..20 The ID of RAM that has 2bit ECC error, software can clear these bits </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MECCCODE_Type10_reserved1E">
<span id="_CPPv3N17CSR_MECCCODE_Type10_reserved1E"></span><span id="_CPPv2N17CSR_MECCCODE_Type10_reserved1E"></span><span id="CSR_MECCCODE_Type::_reserved1__rv_csr_t"></span><span class="target" id="unionCSR__MECCCODE__Type_1a1405a793cf94059253bc6447436fcf66"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved1</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MECCCODE_Type10_reserved1E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 21..23 Reserved 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MECCCODE_Type6sramidE">
<span id="_CPPv3N17CSR_MECCCODE_Type6sramidE"></span><span id="_CPPv2N17CSR_MECCCODE_Type6sramidE"></span><span id="CSR_MECCCODE_Type::sramid__rv_csr_t"></span><span class="target" id="unionCSR__MECCCODE__Type_1ae1440a1a88e3b3e63b7f8c1e27cd83af"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">sramid</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MECCCODE_Type6sramidE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 24..28 The ID of RAM that has 1bit ECC error, software can clear these bits </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MECCCODE_Type10_reserved2E">
<span id="_CPPv3N17CSR_MECCCODE_Type10_reserved2E"></span><span id="_CPPv2N17CSR_MECCCODE_Type10_reserved2E"></span><span id="CSR_MECCCODE_Type::_reserved2__rv_csr_t"></span><span class="target" id="unionCSR__MECCCODE__Type_1a5f360471c0c32ea33589a76118b8beac"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved2</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MECCCODE_Type10_reserved2E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 29..XLEN-1 Reserved 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MECCCODE_Type1bE">
<span id="_CPPv3N17CSR_MECCCODE_Type1bE"></span><span id="_CPPv2N17CSR_MECCCODE_Type1bE"></span><span class="target" id="unionCSR__MECCCODE__Type_1a69194b896273d10ef28d08cdbf4102b1"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv417CSR_MECCCODE_Type" title="CSR_MECCCODE_Type"><span class="n"><span class="pre">CSR_MECCCODE_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MECCCODE_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MECCCODE_Type1dE">
<span id="_CPPv3N17CSR_MECCCODE_Type1dE"></span><span id="_CPPv2N17CSR_MECCCODE_Type1dE"></span><span id="CSR_MECCCODE_Type::d__rv_csr_t"></span><span class="target" id="unionCSR__MECCCODE__Type_1a3de5a1b1edf2ca4f244fb8f949fe3467"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MECCCODE_Type1dE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for csr data access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv417CSR_MECC_CTL_Type">
<span id="_CPPv317CSR_MECC_CTL_Type"></span><span id="_CPPv217CSR_MECC_CTL_Type"></span><span class="target" id="unionCSR__MECC__CTL__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MECC_CTL_Type</span></span></span><a class="headerlink" href="#_CPPv417CSR_MECC_CTL_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MECC_CTL CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MECC_CTL_Type11ilm_fch_mskE">
<span id="_CPPv3N17CSR_MECC_CTL_Type11ilm_fch_mskE"></span><span id="_CPPv2N17CSR_MECC_CTL_Type11ilm_fch_mskE"></span><span id="CSR_MECC_CTL_Type::ilm_fch_msk__rv_csr_t"></span><span class="target" id="unionCSR__MECC__CTL__Type_1ad7d7fca8ba55e419239da1b4baf2e2e3"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ilm_fch_msk</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MECC_CTL_Type11ilm_fch_mskE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0 Write 1 to disable aggregate ILM fetch ECC fatal error to safety_error output </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MECC_CTL_Type11ilm_acc_mskE">
<span id="_CPPv3N17CSR_MECC_CTL_Type11ilm_acc_mskE"></span><span id="_CPPv2N17CSR_MECC_CTL_Type11ilm_acc_mskE"></span><span id="CSR_MECC_CTL_Type::ilm_acc_msk__rv_csr_t"></span><span class="target" id="unionCSR__MECC__CTL__Type_1a0a3b768e8ce315b1bee3aaf953ee9393"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ilm_acc_msk</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MECC_CTL_Type11ilm_acc_mskE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 1 Write 1 to disable aggregate ILM load/store access ECC fatal error to safety_error output </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MECC_CTL_Type11dlm_acc_mskE">
<span id="_CPPv3N17CSR_MECC_CTL_Type11dlm_acc_mskE"></span><span id="_CPPv2N17CSR_MECC_CTL_Type11dlm_acc_mskE"></span><span id="CSR_MECC_CTL_Type::dlm_acc_msk__rv_csr_t"></span><span class="target" id="unionCSR__MECC__CTL__Type_1a98a69ad485c4f6fa0b13509b8bc31539"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dlm_acc_msk</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MECC_CTL_Type11dlm_acc_mskE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 2 Write 1 to disable aggregate DLM access ECC fatal error to safety_error output </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MECC_CTL_Type10ic_fch_mskE">
<span id="_CPPv3N17CSR_MECC_CTL_Type10ic_fch_mskE"></span><span id="_CPPv2N17CSR_MECC_CTL_Type10ic_fch_mskE"></span><span id="CSR_MECC_CTL_Type::ic_fch_msk__rv_csr_t"></span><span class="target" id="unionCSR__MECC__CTL__Type_1a795d1a8848a89df9ceb41d59a3f5fc16"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ic_fch_msk</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MECC_CTL_Type10ic_fch_mskE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 3 Write 1 to disable aggregate ICache fetch ECC fatal error to safety_error output </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MECC_CTL_Type10dc_acc_mskE">
<span id="_CPPv3N17CSR_MECC_CTL_Type10dc_acc_mskE"></span><span id="_CPPv2N17CSR_MECC_CTL_Type10dc_acc_mskE"></span><span id="CSR_MECC_CTL_Type::dc_acc_msk__rv_csr_t"></span><span class="target" id="unionCSR__MECC__CTL__Type_1a7a58ec22e4f7d4f8b5ec33015afd97a3"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dc_acc_msk</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MECC_CTL_Type10dc_acc_mskE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 4 Write 1 to disable aggregate DCache access ECC fatal error to safety_error output </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MECC_CTL_Type11ilm_ext_mskE">
<span id="_CPPv3N17CSR_MECC_CTL_Type11ilm_ext_mskE"></span><span id="_CPPv2N17CSR_MECC_CTL_Type11ilm_ext_mskE"></span><span id="CSR_MECC_CTL_Type::ilm_ext_msk__rv_csr_t"></span><span class="target" id="unionCSR__MECC__CTL__Type_1ae230f7c4f846f24a60d2f5a25db91d2c"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ilm_ext_msk</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MECC_CTL_Type11ilm_ext_mskE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 5 Write 1 to disable aggregate ILM external access ECC fatal error to safety_error output </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MECC_CTL_Type11dlm_ext_mskE">
<span id="_CPPv3N17CSR_MECC_CTL_Type11dlm_ext_mskE"></span><span id="_CPPv2N17CSR_MECC_CTL_Type11dlm_ext_mskE"></span><span id="CSR_MECC_CTL_Type::dlm_ext_msk__rv_csr_t"></span><span class="target" id="unionCSR__MECC__CTL__Type_1a07a06e46b0848dae0f307c0f9ca5febf"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dlm_ext_msk</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MECC_CTL_Type11dlm_ext_mskE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 6 Write 1 to disable aggregate DLM external access ECC fatal error to safety_error output </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MECC_CTL_Type10ic_ccm_mskE">
<span id="_CPPv3N17CSR_MECC_CTL_Type10ic_ccm_mskE"></span><span id="_CPPv2N17CSR_MECC_CTL_Type10ic_ccm_mskE"></span><span id="CSR_MECC_CTL_Type::ic_ccm_msk__rv_csr_t"></span><span class="target" id="unionCSR__MECC__CTL__Type_1acfe4d0ae586403c66415752e84f1d1be"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ic_ccm_msk</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MECC_CTL_Type10ic_ccm_mskE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 7 Write 1 to disable aggregate ICache CCM ECC fatal error to safety_error output </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MECC_CTL_Type10dc_ccm_mskE">
<span id="_CPPv3N17CSR_MECC_CTL_Type10dc_ccm_mskE"></span><span id="_CPPv2N17CSR_MECC_CTL_Type10dc_ccm_mskE"></span><span id="CSR_MECC_CTL_Type::dc_ccm_msk__rv_csr_t"></span><span class="target" id="unionCSR__MECC__CTL__Type_1a2850b95ca377be9b4425409e84f7f182"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dc_ccm_msk</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MECC_CTL_Type10dc_ccm_mskE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 8 Write 1 to disable aggregate DCache CCM ECC fatal error to safety_error output </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MECC_CTL_Type11dc_cpbk_mskE">
<span id="_CPPv3N17CSR_MECC_CTL_Type11dc_cpbk_mskE"></span><span id="_CPPv2N17CSR_MECC_CTL_Type11dc_cpbk_mskE"></span><span id="CSR_MECC_CTL_Type::dc_cpbk_msk__rv_csr_t"></span><span class="target" id="unionCSR__MECC__CTL__Type_1abec012c7e3927abe8ad0a1922450c3b8"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dc_cpbk_msk</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MECC_CTL_Type11dc_cpbk_mskE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 9 Write 1 to disable aggregate DCache CPBK ECC fatal error to safety_error output </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MECC_CTL_Type10_reserved0E">
<span id="_CPPv3N17CSR_MECC_CTL_Type10_reserved0E"></span><span id="_CPPv2N17CSR_MECC_CTL_Type10_reserved0E"></span><span id="CSR_MECC_CTL_Type::_reserved0__rv_csr_t"></span><span class="target" id="unionCSR__MECC__CTL__Type_1a32e0746799374d1fc6f1387081fdaf1e"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved0</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MECC_CTL_Type10_reserved0E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 10..XLEN-1 Reserved 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MECC_CTL_Type1bE">
<span id="_CPPv3N17CSR_MECC_CTL_Type1bE"></span><span id="_CPPv2N17CSR_MECC_CTL_Type1bE"></span><span class="target" id="unionCSR__MECC__CTL__Type_1a6fa1f5ef88a27842d2089ce58b47905e"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv417CSR_MECC_CTL_Type" title="CSR_MECC_CTL_Type"><span class="n"><span class="pre">CSR_MECC_CTL_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MECC_CTL_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MECC_CTL_Type1dE">
<span id="_CPPv3N17CSR_MECC_CTL_Type1dE"></span><span id="_CPPv2N17CSR_MECC_CTL_Type1dE"></span><span id="CSR_MECC_CTL_Type::d__rv_csr_t"></span><span class="target" id="unionCSR__MECC__CTL__Type_1a9043c86fb6450622220c92bab270e973"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MECC_CTL_Type1dE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for csr data access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv420CSR_MECC_STATUS_Type">
<span id="_CPPv320CSR_MECC_STATUS_Type"></span><span id="_CPPv220CSR_MECC_STATUS_Type"></span><span class="target" id="unionCSR__MECC__STATUS__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MECC_STATUS_Type</span></span></span><a class="headerlink" href="#_CPPv420CSR_MECC_STATUS_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MECC_STATUS CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MECC_STATUS_Type11ilm_fch_errE">
<span id="_CPPv3N20CSR_MECC_STATUS_Type11ilm_fch_errE"></span><span id="_CPPv2N20CSR_MECC_STATUS_Type11ilm_fch_errE"></span><span id="CSR_MECC_STATUS_Type::ilm_fch_err__rv_csr_t"></span><span class="target" id="unionCSR__MECC__STATUS__Type_1a9a7314fef6c975941768b10f6aa68736"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ilm_fch_err</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MECC_STATUS_Type11ilm_fch_errE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0 ILM fetch ECC fatal error has occurred </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MECC_STATUS_Type11ilm_acc_errE">
<span id="_CPPv3N20CSR_MECC_STATUS_Type11ilm_acc_errE"></span><span id="_CPPv2N20CSR_MECC_STATUS_Type11ilm_acc_errE"></span><span id="CSR_MECC_STATUS_Type::ilm_acc_err__rv_csr_t"></span><span class="target" id="unionCSR__MECC__STATUS__Type_1a30e24a06127ee42383c1d7be04bc0243"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ilm_acc_err</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MECC_STATUS_Type11ilm_acc_errE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 1 ILM load/store access ECC fatal error has occurred </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MECC_STATUS_Type11dlm_acc_errE">
<span id="_CPPv3N20CSR_MECC_STATUS_Type11dlm_acc_errE"></span><span id="_CPPv2N20CSR_MECC_STATUS_Type11dlm_acc_errE"></span><span id="CSR_MECC_STATUS_Type::dlm_acc_err__rv_csr_t"></span><span class="target" id="unionCSR__MECC__STATUS__Type_1a2bd0b584ef91472a71226f7cb5fc3036"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dlm_acc_err</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MECC_STATUS_Type11dlm_acc_errE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 2 DLM access ECC fatal error has occurred </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MECC_STATUS_Type10ic_fch_errE">
<span id="_CPPv3N20CSR_MECC_STATUS_Type10ic_fch_errE"></span><span id="_CPPv2N20CSR_MECC_STATUS_Type10ic_fch_errE"></span><span id="CSR_MECC_STATUS_Type::ic_fch_err__rv_csr_t"></span><span class="target" id="unionCSR__MECC__STATUS__Type_1af9c886211080b666de6884e05d0dfac4"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ic_fch_err</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MECC_STATUS_Type10ic_fch_errE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 3 ICache fetch ECC fatal error has occurred </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MECC_STATUS_Type10dc_acc_errE">
<span id="_CPPv3N20CSR_MECC_STATUS_Type10dc_acc_errE"></span><span id="_CPPv2N20CSR_MECC_STATUS_Type10dc_acc_errE"></span><span id="CSR_MECC_STATUS_Type::dc_acc_err__rv_csr_t"></span><span class="target" id="unionCSR__MECC__STATUS__Type_1ab992757be7da7f73821fb56c53ca1ffa"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dc_acc_err</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MECC_STATUS_Type10dc_acc_errE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 4 DCache access ECC fatal error has occurred </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MECC_STATUS_Type11ilm_ext_errE">
<span id="_CPPv3N20CSR_MECC_STATUS_Type11ilm_ext_errE"></span><span id="_CPPv2N20CSR_MECC_STATUS_Type11ilm_ext_errE"></span><span id="CSR_MECC_STATUS_Type::ilm_ext_err__rv_csr_t"></span><span class="target" id="unionCSR__MECC__STATUS__Type_1acc59312e77b9248de6ed08cee9d5ae61"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ilm_ext_err</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MECC_STATUS_Type11ilm_ext_errE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 5 ILM external access ECC fatal error has occurred </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MECC_STATUS_Type11dlm_ext_errE">
<span id="_CPPv3N20CSR_MECC_STATUS_Type11dlm_ext_errE"></span><span id="_CPPv2N20CSR_MECC_STATUS_Type11dlm_ext_errE"></span><span id="CSR_MECC_STATUS_Type::dlm_ext_err__rv_csr_t"></span><span class="target" id="unionCSR__MECC__STATUS__Type_1a4bef4e63099a9ee304877c669d0329fa"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dlm_ext_err</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MECC_STATUS_Type11dlm_ext_errE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 6 DLM external access ECC fatal error has occurred </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MECC_STATUS_Type10ic_ccm_errE">
<span id="_CPPv3N20CSR_MECC_STATUS_Type10ic_ccm_errE"></span><span id="_CPPv2N20CSR_MECC_STATUS_Type10ic_ccm_errE"></span><span id="CSR_MECC_STATUS_Type::ic_ccm_err__rv_csr_t"></span><span class="target" id="unionCSR__MECC__STATUS__Type_1a0fdcadbd39817851a8930f185d2addc1"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ic_ccm_err</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MECC_STATUS_Type10ic_ccm_errE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 7 ICache CCM ECC fatal error has occurred </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MECC_STATUS_Type10dc_ccm_errE">
<span id="_CPPv3N20CSR_MECC_STATUS_Type10dc_ccm_errE"></span><span id="_CPPv2N20CSR_MECC_STATUS_Type10dc_ccm_errE"></span><span id="CSR_MECC_STATUS_Type::dc_ccm_err__rv_csr_t"></span><span class="target" id="unionCSR__MECC__STATUS__Type_1a9d11c59719b01e7836ec46a82e9026f2"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dc_ccm_err</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MECC_STATUS_Type10dc_ccm_errE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 8 DCache CCM ECC fatal error has occurred </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MECC_STATUS_Type11dc_cpbk_errE">
<span id="_CPPv3N20CSR_MECC_STATUS_Type11dc_cpbk_errE"></span><span id="_CPPv2N20CSR_MECC_STATUS_Type11dc_cpbk_errE"></span><span id="CSR_MECC_STATUS_Type::dc_cpbk_err__rv_csr_t"></span><span class="target" id="unionCSR__MECC__STATUS__Type_1a28f5936a08e69ceb71ff251a0675af93"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dc_cpbk_err</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MECC_STATUS_Type11dc_cpbk_errE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 9 DCache CPBK ECC fatal error has occurred </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MECC_STATUS_Type10_reserved0E">
<span id="_CPPv3N20CSR_MECC_STATUS_Type10_reserved0E"></span><span id="_CPPv2N20CSR_MECC_STATUS_Type10_reserved0E"></span><span id="CSR_MECC_STATUS_Type::_reserved0__rv_csr_t"></span><span class="target" id="unionCSR__MECC__STATUS__Type_1a658a5b6f48ef3cb0d26dc11b75338c3f"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved0</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MECC_STATUS_Type10_reserved0E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 10..XLEN-1 Reserved 0 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MECC_STATUS_Type1bE">
<span id="_CPPv3N20CSR_MECC_STATUS_Type1bE"></span><span id="_CPPv2N20CSR_MECC_STATUS_Type1bE"></span><span class="target" id="unionCSR__MECC__STATUS__Type_1ad52fb1f68d8487e3ab0e4efd42cc1ef3"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv420CSR_MECC_STATUS_Type" title="CSR_MECC_STATUS_Type"><span class="n"><span class="pre">CSR_MECC_STATUS_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MECC_STATUS_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N20CSR_MECC_STATUS_Type1dE">
<span id="_CPPv3N20CSR_MECC_STATUS_Type1dE"></span><span id="_CPPv2N20CSR_MECC_STATUS_Type1dE"></span><span id="CSR_MECC_STATUS_Type::d__rv_csr_t"></span><span class="target" id="unionCSR__MECC__STATUS__Type_1aecea8435c2ec9c7bc39302e1403ce526"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d</span></span></span><a class="headerlink" href="#_CPPv4N20CSR_MECC_STATUS_Type1dE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for csr data access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv419CSR_MIRGB_INFO_Type">
<span id="_CPPv319CSR_MIRGB_INFO_Type"></span><span id="_CPPv219CSR_MIRGB_INFO_Type"></span><span class="target" id="unionCSR__MIRGB__INFO__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MIRGB_INFO_Type</span></span></span><a class="headerlink" href="#_CPPv419CSR_MIRGB_INFO_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MIRGB_INFO CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N19CSR_MIRGB_INFO_Type10_reserved0E">
<span id="_CPPv3N19CSR_MIRGB_INFO_Type10_reserved0E"></span><span id="_CPPv2N19CSR_MIRGB_INFO_Type10_reserved0E"></span><span id="CSR_MIRGB_INFO_Type::_reserved0__rv_csr_t"></span><span class="target" id="unionCSR__MIRGB__INFO__Type_1aab832fa3bdb9a53da8ce5fe94ae90820"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved0</span></span></span><a class="headerlink" href="#_CPPv4N19CSR_MIRGB_INFO_Type10_reserved0E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N19CSR_MIRGB_INFO_Type12iregion_sizeE">
<span id="_CPPv3N19CSR_MIRGB_INFO_Type12iregion_sizeE"></span><span id="_CPPv2N19CSR_MIRGB_INFO_Type12iregion_sizeE"></span><span id="CSR_MIRGB_INFO_Type::iregion_size__rv_csr_t"></span><span class="target" id="unionCSR__MIRGB__INFO__Type_1aaffffbfdf633c4975ebb9155ea5fe91d"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">iregion_size</span></span></span><a class="headerlink" href="#_CPPv4N19CSR_MIRGB_INFO_Type12iregion_sizeE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 1..5 Indicates the size of IREGION and it should be power of 2 </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N19CSR_MIRGB_INFO_Type10_reserved1E">
<span id="_CPPv3N19CSR_MIRGB_INFO_Type10_reserved1E"></span><span id="_CPPv2N19CSR_MIRGB_INFO_Type10_reserved1E"></span><span id="CSR_MIRGB_INFO_Type::_reserved1__rv_csr_t"></span><span class="target" id="unionCSR__MIRGB__INFO__Type_1af3b68187f6706f2a8755fc97a56c97e2"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved1</span></span></span><a class="headerlink" href="#_CPPv4N19CSR_MIRGB_INFO_Type10_reserved1E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 6..9 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N19CSR_MIRGB_INFO_Type12iregion_baseE">
<span id="_CPPv3N19CSR_MIRGB_INFO_Type12iregion_baseE"></span><span id="_CPPv2N19CSR_MIRGB_INFO_Type12iregion_baseE"></span><span id="CSR_MIRGB_INFO_Type::iregion_base__rv_csr_t"></span><span class="target" id="unionCSR__MIRGB__INFO__Type_1aa70bb3ee4371c0d35b2e690eca18158c"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">iregion_base</span></span></span><a class="headerlink" href="#_CPPv4N19CSR_MIRGB_INFO_Type12iregion_baseE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 10..PA_SIZE IREGION Base Address </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N19CSR_MIRGB_INFO_Type1bE">
<span id="_CPPv3N19CSR_MIRGB_INFO_Type1bE"></span><span id="_CPPv2N19CSR_MIRGB_INFO_Type1bE"></span><span class="target" id="unionCSR__MIRGB__INFO__Type_1a1e2cc10bb97763bcc016382cbf58e2b3"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv419CSR_MIRGB_INFO_Type" title="CSR_MIRGB_INFO_Type"><span class="n"><span class="pre">CSR_MIRGB_INFO_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N19CSR_MIRGB_INFO_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N19CSR_MIRGB_INFO_Type1dE">
<span id="_CPPv3N19CSR_MIRGB_INFO_Type1dE"></span><span id="_CPPv2N19CSR_MIRGB_INFO_Type1dE"></span><span id="CSR_MIRGB_INFO_Type::d__rv_csr_t"></span><span class="target" id="unionCSR__MIRGB__INFO__Type_1a924ae7b00ab48fadebc42d2a45302edf"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d</span></span></span><a class="headerlink" href="#_CPPv4N19CSR_MIRGB_INFO_Type1dE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for csr data access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv419CSR_MSTACK_CTL_Type">
<span id="_CPPv319CSR_MSTACK_CTL_Type"></span><span id="_CPPv219CSR_MSTACK_CTL_Type"></span><span class="target" id="unionCSR__MSTACK__CTL__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MSTACK_CTL_Type</span></span></span><a class="headerlink" href="#_CPPv419CSR_MSTACK_CTL_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MSTACK_CTL CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N19CSR_MSTACK_CTL_Type12ovf_track_enE">
<span id="_CPPv3N19CSR_MSTACK_CTL_Type12ovf_track_enE"></span><span id="_CPPv2N19CSR_MSTACK_CTL_Type12ovf_track_enE"></span><span id="CSR_MSTACK_CTL_Type::ovf_track_en__rv_csr_t"></span><span class="target" id="unionCSR__MSTACK__CTL__Type_1a5517c4798789a646ba40dc47e577a98e"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ovf_track_en</span></span></span><a class="headerlink" href="#_CPPv4N19CSR_MSTACK_CTL_Type12ovf_track_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0 Stack overflow check or track enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N19CSR_MSTACK_CTL_Type6udf_enE">
<span id="_CPPv3N19CSR_MSTACK_CTL_Type6udf_enE"></span><span id="_CPPv2N19CSR_MSTACK_CTL_Type6udf_enE"></span><span id="CSR_MSTACK_CTL_Type::udf_en__rv_csr_t"></span><span class="target" id="unionCSR__MSTACK__CTL__Type_1ae6b9d4e6153580d40f5fe54b0e41b254"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">udf_en</span></span></span><a class="headerlink" href="#_CPPv4N19CSR_MSTACK_CTL_Type6udf_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 1 Stack underflow check enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N19CSR_MSTACK_CTL_Type4modeE">
<span id="_CPPv3N19CSR_MSTACK_CTL_Type4modeE"></span><span id="_CPPv2N19CSR_MSTACK_CTL_Type4modeE"></span><span id="CSR_MSTACK_CTL_Type::mode__rv_csr_t"></span><span class="target" id="unionCSR__MSTACK__CTL__Type_1a7863f390ce07b3e8a8e4ad6cade59e41"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">mode</span></span></span><a class="headerlink" href="#_CPPv4N19CSR_MSTACK_CTL_Type4modeE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 2 Mode of stack checking </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N19CSR_MSTACK_CTL_Type10_reserved0E">
<span id="_CPPv3N19CSR_MSTACK_CTL_Type10_reserved0E"></span><span id="_CPPv2N19CSR_MSTACK_CTL_Type10_reserved0E"></span><span id="CSR_MSTACK_CTL_Type::_reserved0__rv_csr_t"></span><span class="target" id="unionCSR__MSTACK__CTL__Type_1a0733b25c4514160f60aada0715a78ade"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved0</span></span></span><a class="headerlink" href="#_CPPv4N19CSR_MSTACK_CTL_Type10_reserved0E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 3..XLEN-1 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N19CSR_MSTACK_CTL_Type1bE">
<span id="_CPPv3N19CSR_MSTACK_CTL_Type1bE"></span><span id="_CPPv2N19CSR_MSTACK_CTL_Type1bE"></span><span class="target" id="unionCSR__MSTACK__CTL__Type_1ad1c125546857f563769be64c88efed27"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv419CSR_MSTACK_CTL_Type" title="CSR_MSTACK_CTL_Type"><span class="n"><span class="pre">CSR_MSTACK_CTL_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N19CSR_MSTACK_CTL_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N19CSR_MSTACK_CTL_Type1dE">
<span id="_CPPv3N19CSR_MSTACK_CTL_Type1dE"></span><span id="_CPPv2N19CSR_MSTACK_CTL_Type1dE"></span><span id="CSR_MSTACK_CTL_Type::d__rv_csr_t"></span><span class="target" id="unionCSR__MSTACK__CTL__Type_1abc5f002ae1d6aceac3823f40225f1cfc"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d</span></span></span><a class="headerlink" href="#_CPPv4N19CSR_MSTACK_CTL_Type1dE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for csr data access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv417CSR_MTLB_CTL_Type">
<span id="_CPPv317CSR_MTLB_CTL_Type"></span><span id="_CPPv217CSR_MTLB_CTL_Type"></span><span class="target" id="unionCSR__MTLB__CTL__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CSR_MTLB_CTL_Type</span></span></span><a class="headerlink" href="#_CPPv417CSR_MTLB_CTL_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_base.h&gt;</em></div>
<p>Union type to access MTLB_CTL CSR register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MTLB_CTL_Type10tlb_ecc_enE">
<span id="_CPPv3N17CSR_MTLB_CTL_Type10tlb_ecc_enE"></span><span id="_CPPv2N17CSR_MTLB_CTL_Type10tlb_ecc_enE"></span><span id="CSR_MTLB_CTL_Type::tlb_ecc_en__rv_csr_t"></span><span class="target" id="unionCSR__MTLB__CTL__Type_1a4031181405bb997817a18291c31dcc55"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">tlb_ecc_en</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MTLB_CTL_Type10tlb_ecc_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 0 MTLB ECC eanble </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MTLB_CTL_Type15tlb_ecc_excp_enE">
<span id="_CPPv3N17CSR_MTLB_CTL_Type15tlb_ecc_excp_enE"></span><span id="_CPPv2N17CSR_MTLB_CTL_Type15tlb_ecc_excp_enE"></span><span id="CSR_MTLB_CTL_Type::tlb_ecc_excp_en__rv_csr_t"></span><span class="target" id="unionCSR__MTLB__CTL__Type_1aa13bfe503a522b881d5cd05fd6d0ddc0"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">tlb_ecc_excp_en</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MTLB_CTL_Type15tlb_ecc_excp_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 1 MTLB double bit ECC exception enable control </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MTLB_CTL_Type19tlb_tram_ecc_inj_enE">
<span id="_CPPv3N17CSR_MTLB_CTL_Type19tlb_tram_ecc_inj_enE"></span><span id="_CPPv2N17CSR_MTLB_CTL_Type19tlb_tram_ecc_inj_enE"></span><span id="CSR_MTLB_CTL_Type::tlb_tram_ecc_inj_en__rv_csr_t"></span><span class="target" id="unionCSR__MTLB__CTL__Type_1abb380c7b66bbe31ce364eb72a4d1cf97"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">tlb_tram_ecc_inj_en</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MTLB_CTL_Type19tlb_tram_ecc_inj_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 2 Controls to inject the ECC Code in CSR mecc_code to MTLB tag rams </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MTLB_CTL_Type19tlb_dram_ecc_inj_enE">
<span id="_CPPv3N17CSR_MTLB_CTL_Type19tlb_dram_ecc_inj_enE"></span><span id="_CPPv2N17CSR_MTLB_CTL_Type19tlb_dram_ecc_inj_enE"></span><span id="CSR_MTLB_CTL_Type::tlb_dram_ecc_inj_en__rv_csr_t"></span><span class="target" id="unionCSR__MTLB__CTL__Type_1a69d675ef0572afb99f317ddef2a412ec"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">tlb_dram_ecc_inj_en</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MTLB_CTL_Type19tlb_dram_ecc_inj_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 3 Controls to inject the ECC Code in CSR mecc_code to MTLB data rams </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MTLB_CTL_Type10_reserved0E">
<span id="_CPPv3N17CSR_MTLB_CTL_Type10_reserved0E"></span><span id="_CPPv2N17CSR_MTLB_CTL_Type10_reserved0E"></span><span id="CSR_MTLB_CTL_Type::_reserved0__rv_csr_t"></span><span class="target" id="unionCSR__MTLB__CTL__Type_1abe58e9ada24e98179788bb9024af6e08"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved0</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MTLB_CTL_Type10_reserved0E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 4..5 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MTLB_CTL_Type14tlb_ecc_chk_enE">
<span id="_CPPv3N17CSR_MTLB_CTL_Type14tlb_ecc_chk_enE"></span><span id="_CPPv2N17CSR_MTLB_CTL_Type14tlb_ecc_chk_enE"></span><span id="CSR_MTLB_CTL_Type::tlb_ecc_chk_en__rv_csr_t"></span><span class="target" id="unionCSR__MTLB__CTL__Type_1a10130a0d6191762b29072d6aee0554de"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">tlb_ecc_chk_en</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MTLB_CTL_Type14tlb_ecc_chk_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 6 Controls to check the ECC when core access to MTLB </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MTLB_CTL_Type8napot_enE">
<span id="_CPPv3N17CSR_MTLB_CTL_Type8napot_enE"></span><span id="_CPPv2N17CSR_MTLB_CTL_Type8napot_enE"></span><span id="CSR_MTLB_CTL_Type::napot_en__rv_csr_t"></span><span class="target" id="unionCSR__MTLB__CTL__Type_1ad98c71684ae3ea89bbcc5f11eebe2d33"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">napot_en</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MTLB_CTL_Type8napot_enE" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 7 NAPOT page enable </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MTLB_CTL_Type10_reserved1E">
<span id="_CPPv3N17CSR_MTLB_CTL_Type10_reserved1E"></span><span id="_CPPv2N17CSR_MTLB_CTL_Type10_reserved1E"></span><span id="CSR_MTLB_CTL_Type::_reserved1__rv_csr_t"></span><span class="target" id="unionCSR__MTLB__CTL__Type_1ae8aa1dc36cffe2d196327bd44303ce11"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">_reserved1</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MTLB_CTL_Type10_reserved1E" title="Link to this definition"></a><br /></dt>
<dd><p>bit: 8..XLEN-1 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MTLB_CTL_Type1bE">
<span id="_CPPv3N17CSR_MTLB_CTL_Type1bE"></span><span id="_CPPv2N17CSR_MTLB_CTL_Type1bE"></span><span class="target" id="unionCSR__MTLB__CTL__Type_1adca91ff704b46d47500b303043eabdfa"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv417CSR_MTLB_CTL_Type" title="CSR_MTLB_CTL_Type"><span class="n"><span class="pre">CSR_MTLB_CTL_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MTLB_CTL_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N17CSR_MTLB_CTL_Type1dE">
<span id="_CPPv3N17CSR_MTLB_CTL_Type1dE"></span><span id="_CPPv2N17CSR_MTLB_CTL_Type1dE"></span><span id="CSR_MTLB_CTL_Type::d__rv_csr_t"></span><span class="target" id="unionCSR__MTLB__CTL__Type_1a12f9dd6672786418cd43ad7f9252f227"></span><a class="reference internal" href="#_CPPv48rv_csr_t" title="rv_csr_t"><span class="n"><span class="pre">rv_csr_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">d</span></span></span><a class="headerlink" href="#_CPPv4N17CSR_MTLB_CTL_Type1dE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for csr data access. </p>
</dd></dl>

</div>
</dd></dl>

</dd></dl>

</section>
<section id="eclic">
<h2>ECLIC<a class="headerlink" href="#eclic" title="Link to this heading"></a></h2>
<dl>
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__ECLIC__Registers"></span><em><span class="pre">group</span></em> <span class="sig-name descname"><span class="pre">Register</span> <span class="pre">Define</span> <span class="pre">and</span> <span class="pre">Type</span> <span class="pre">Definitions</span> <span class="pre">Of</span> <span class="pre">ECLIC</span></span></dt>
<dd><p>Type definitions and defines for eclic registers. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-defines">Defines</p>
<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CLIC_CLICCFG_NLBIT_Pos">
<span class="target" id="group__NMSIS__Core__ECLIC__Registers_1ga0ee0922b5a83b6ff92fed6c9dea63da3"></span><span class="sig-name descname"><span class="n"><span class="pre">CLIC_CLICCFG_NLBIT_Pos</span></span></span> <span class="pre">1U</span><a class="headerlink" href="#c.CLIC_CLICCFG_NLBIT_Pos" title="Link to this definition"></a><br /></dt>
<dd><p>CLIC CLICCFG: NLBIT Position. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CLIC_CLICCFG_NLBIT_Msk">
<span class="target" id="group__NMSIS__Core__ECLIC__Registers_1ga6c31823bbd3bd593dcecd6d7d5f0afbb"></span><span class="sig-name descname"><span class="n"><span class="pre">CLIC_CLICCFG_NLBIT_Msk</span></span></span> <span class="pre">(0xFUL</span> <span class="pre">&lt;&lt;</span> <a class="reference internal" href="#group__NMSIS__Core__ECLIC__Registers_1ga0ee0922b5a83b6ff92fed6c9dea63da3"><span class="std std-ref"><span class="pre">CLIC_CLICCFG_NLBIT_Pos</span></span></a><span class="pre">)</span><a class="headerlink" href="#c.CLIC_CLICCFG_NLBIT_Msk" title="Link to this definition"></a><br /></dt>
<dd><p>CLIC CLICCFG: NLBIT Mask. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CLIC_CLICINFO_CTLBIT_Pos">
<span class="target" id="group__NMSIS__Core__ECLIC__Registers_1gac63632ddf28ed47570b441f003ba5c5f"></span><span class="sig-name descname"><span class="n"><span class="pre">CLIC_CLICINFO_CTLBIT_Pos</span></span></span> <span class="pre">21U</span><a class="headerlink" href="#c.CLIC_CLICINFO_CTLBIT_Pos" title="Link to this definition"></a><br /></dt>
<dd><p>CLIC INTINFO: CLICINTCTLBITS Position. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CLIC_CLICINFO_CTLBIT_Msk">
<span class="target" id="group__NMSIS__Core__ECLIC__Registers_1ga146a1208d7982a0ec073f9c3bb77528f"></span><span class="sig-name descname"><span class="n"><span class="pre">CLIC_CLICINFO_CTLBIT_Msk</span></span></span> <span class="pre">(0xFUL</span> <span class="pre">&lt;&lt;</span> <a class="reference internal" href="#group__NMSIS__Core__ECLIC__Registers_1gac63632ddf28ed47570b441f003ba5c5f"><span class="std std-ref"><span class="pre">CLIC_CLICINFO_CTLBIT_Pos</span></span></a><span class="pre">)</span><a class="headerlink" href="#c.CLIC_CLICINFO_CTLBIT_Msk" title="Link to this definition"></a><br /></dt>
<dd><p>CLIC INTINFO: CLICINTCTLBITS Mask. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CLIC_CLICINFO_VER_Pos">
<span class="target" id="group__NMSIS__Core__ECLIC__Registers_1ga3047dd362f08b827b4f3595fdee555e1"></span><span class="sig-name descname"><span class="n"><span class="pre">CLIC_CLICINFO_VER_Pos</span></span></span> <span class="pre">13U</span><a class="headerlink" href="#c.CLIC_CLICINFO_VER_Pos" title="Link to this definition"></a><br /></dt>
<dd><p>CLIC CLICINFO: VERSION Position. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CLIC_CLICINFO_VER_Msk">
<span class="target" id="group__NMSIS__Core__ECLIC__Registers_1ga2b40a58247f1ae1eb207ebfd224a6519"></span><span class="sig-name descname"><span class="n"><span class="pre">CLIC_CLICINFO_VER_Msk</span></span></span> <span class="pre">(0xFFUL</span> <span class="pre">&lt;&lt;</span> <a class="reference internal" href="#group__NMSIS__Core__ECLIC__Registers_1ga3047dd362f08b827b4f3595fdee555e1"><span class="std std-ref"><span class="pre">CLIC_CLICINFO_VER_Pos</span></span></a><span class="pre">)</span><a class="headerlink" href="#c.CLIC_CLICINFO_VER_Msk" title="Link to this definition"></a><br /></dt>
<dd><p>CLIC CLICINFO: VERSION Mask. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CLIC_CLICINFO_NUM_Pos">
<span class="target" id="group__NMSIS__Core__ECLIC__Registers_1ga39c37a90e1445851aede44b002a83a99"></span><span class="sig-name descname"><span class="n"><span class="pre">CLIC_CLICINFO_NUM_Pos</span></span></span> <span class="pre">0U</span><a class="headerlink" href="#c.CLIC_CLICINFO_NUM_Pos" title="Link to this definition"></a><br /></dt>
<dd><p>CLIC CLICINFO: NUM Position. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CLIC_CLICINFO_NUM_Msk">
<span class="target" id="group__NMSIS__Core__ECLIC__Registers_1ga7f3148e774c092b06d81b400ac6c80bb"></span><span class="sig-name descname"><span class="n"><span class="pre">CLIC_CLICINFO_NUM_Msk</span></span></span> <span class="pre">(0x1FFFUL</span> <span class="pre">&lt;&lt;</span> <a class="reference internal" href="#group__NMSIS__Core__ECLIC__Registers_1ga39c37a90e1445851aede44b002a83a99"><span class="std std-ref"><span class="pre">CLIC_CLICINFO_NUM_Pos</span></span></a><span class="pre">)</span><a class="headerlink" href="#c.CLIC_CLICINFO_NUM_Msk" title="Link to this definition"></a><br /></dt>
<dd><p>CLIC CLICINFO: NUM Mask. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CLIC_INTIP_IP_Pos">
<span class="target" id="group__NMSIS__Core__ECLIC__Registers_1gab0047e9c230189453f8bca9bf0fa7061"></span><span class="sig-name descname"><span class="n"><span class="pre">CLIC_INTIP_IP_Pos</span></span></span> <span class="pre">0U</span><a class="headerlink" href="#c.CLIC_INTIP_IP_Pos" title="Link to this definition"></a><br /></dt>
<dd><p>CLIC INTIP: IP Position. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CLIC_INTIP_IP_Msk">
<span class="target" id="group__NMSIS__Core__ECLIC__Registers_1gad7395594207c3fa20c423a1c9ae26cb7"></span><span class="sig-name descname"><span class="n"><span class="pre">CLIC_INTIP_IP_Msk</span></span></span> <span class="pre">(0x1UL</span> <span class="pre">&lt;&lt;</span> <a class="reference internal" href="#group__NMSIS__Core__ECLIC__Registers_1gab0047e9c230189453f8bca9bf0fa7061"><span class="std std-ref"><span class="pre">CLIC_INTIP_IP_Pos</span></span></a><span class="pre">)</span><a class="headerlink" href="#c.CLIC_INTIP_IP_Msk" title="Link to this definition"></a><br /></dt>
<dd><p>CLIC INTIP: IP Mask. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CLIC_INTIE_IE_Pos">
<span class="target" id="group__NMSIS__Core__ECLIC__Registers_1gaa6ea033a4802f0fd1354894436706cbd"></span><span class="sig-name descname"><span class="n"><span class="pre">CLIC_INTIE_IE_Pos</span></span></span> <span class="pre">0U</span><a class="headerlink" href="#c.CLIC_INTIE_IE_Pos" title="Link to this definition"></a><br /></dt>
<dd><p>CLIC INTIE: IE Position. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CLIC_INTIE_IE_Msk">
<span class="target" id="group__NMSIS__Core__ECLIC__Registers_1ga70aa615d81bc48ea8ed2b64c09c2d63f"></span><span class="sig-name descname"><span class="n"><span class="pre">CLIC_INTIE_IE_Msk</span></span></span> <span class="pre">(0x1UL</span> <span class="pre">&lt;&lt;</span> <a class="reference internal" href="#group__NMSIS__Core__ECLIC__Registers_1gaa6ea033a4802f0fd1354894436706cbd"><span class="std std-ref"><span class="pre">CLIC_INTIE_IE_Pos</span></span></a><span class="pre">)</span><a class="headerlink" href="#c.CLIC_INTIE_IE_Msk" title="Link to this definition"></a><br /></dt>
<dd><p>CLIC INTIE: IE Mask. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CLIC_INTATTR_MODE_Pos">
<span class="target" id="group__NMSIS__Core__ECLIC__Registers_1ga8f717178dfafde83f26e4fe0d1002b7e"></span><span class="sig-name descname"><span class="n"><span class="pre">CLIC_INTATTR_MODE_Pos</span></span></span> <span class="pre">6U</span><a class="headerlink" href="#c.CLIC_INTATTR_MODE_Pos" title="Link to this definition"></a><br /></dt>
<dd><p>CLIC INTATTA: Mode Position. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CLIC_INTATTR_MODE_Msk">
<span class="target" id="group__NMSIS__Core__ECLIC__Registers_1ga6482dd03047b73bac1338838b510ca46"></span><span class="sig-name descname"><span class="n"><span class="pre">CLIC_INTATTR_MODE_Msk</span></span></span> <span class="pre">(0x3U</span> <span class="pre">&lt;&lt;</span> <a class="reference internal" href="#group__NMSIS__Core__ECLIC__Registers_1ga8f717178dfafde83f26e4fe0d1002b7e"><span class="std std-ref"><span class="pre">CLIC_INTATTR_MODE_Pos</span></span></a><span class="pre">)</span><a class="headerlink" href="#c.CLIC_INTATTR_MODE_Msk" title="Link to this definition"></a><br /></dt>
<dd><p>CLIC INTATTA: Mode Mask. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CLIC_INTATTR_TRIG_Pos">
<span class="target" id="group__NMSIS__Core__ECLIC__Registers_1gac4ec4063ec15f49408130b8a095a2a91"></span><span class="sig-name descname"><span class="n"><span class="pre">CLIC_INTATTR_TRIG_Pos</span></span></span> <span class="pre">1U</span><a class="headerlink" href="#c.CLIC_INTATTR_TRIG_Pos" title="Link to this definition"></a><br /></dt>
<dd><p>CLIC INTATTR: TRIG Position. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CLIC_INTATTR_TRIG_Msk">
<span class="target" id="group__NMSIS__Core__ECLIC__Registers_1ga476263a60ffcbb45417ab2b6864d47b4"></span><span class="sig-name descname"><span class="n"><span class="pre">CLIC_INTATTR_TRIG_Msk</span></span></span> <span class="pre">(0x3UL</span> <span class="pre">&lt;&lt;</span> <a class="reference internal" href="#group__NMSIS__Core__ECLIC__Registers_1gac4ec4063ec15f49408130b8a095a2a91"><span class="std std-ref"><span class="pre">CLIC_INTATTR_TRIG_Pos</span></span></a><span class="pre">)</span><a class="headerlink" href="#c.CLIC_INTATTR_TRIG_Msk" title="Link to this definition"></a><br /></dt>
<dd><p>CLIC INTATTR: TRIG Mask. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CLIC_INTATTR_SHV_Pos">
<span class="target" id="group__NMSIS__Core__ECLIC__Registers_1ga49ea87f8a0207a2622f0ce467b7158dc"></span><span class="sig-name descname"><span class="n"><span class="pre">CLIC_INTATTR_SHV_Pos</span></span></span> <span class="pre">0U</span><a class="headerlink" href="#c.CLIC_INTATTR_SHV_Pos" title="Link to this definition"></a><br /></dt>
<dd><p>CLIC INTATTR: SHV Position. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.CLIC_INTATTR_SHV_Msk">
<span class="target" id="group__NMSIS__Core__ECLIC__Registers_1ga2b6efddec2286b358747be5985110b3a"></span><span class="sig-name descname"><span class="n"><span class="pre">CLIC_INTATTR_SHV_Msk</span></span></span> <span class="pre">(0x1UL</span> <span class="pre">&lt;&lt;</span> <a class="reference internal" href="#group__NMSIS__Core__ECLIC__Registers_1ga49ea87f8a0207a2622f0ce467b7158dc"><span class="std std-ref"><span class="pre">CLIC_INTATTR_SHV_Pos</span></span></a><span class="pre">)</span><a class="headerlink" href="#c.CLIC_INTATTR_SHV_Msk" title="Link to this definition"></a><br /></dt>
<dd><p>CLIC INTATTR: SHV Mask. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.ECLIC_MAX_NLBITS">
<span class="target" id="group__NMSIS__Core__ECLIC__Registers_1ga34443f8b2b2935d099e6a0119b96c712"></span><span class="sig-name descname"><span class="n"><span class="pre">ECLIC_MAX_NLBITS</span></span></span> <span class="pre">8U</span><a class="headerlink" href="#c.ECLIC_MAX_NLBITS" title="Link to this definition"></a><br /></dt>
<dd><p>Max nlbit of the CLICINTCTLBITS. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.ECLIC_MODE_MTVEC_Msk">
<span class="target" id="group__NMSIS__Core__ECLIC__Registers_1ga2bcc1789c000ec72b06b7d7e736aa1c3"></span><span class="sig-name descname"><span class="n"><span class="pre">ECLIC_MODE_MTVEC_Msk</span></span></span> <span class="pre">3U</span><a class="headerlink" href="#c.ECLIC_MODE_MTVEC_Msk" title="Link to this definition"></a><br /></dt>
<dd><p>ECLIC Mode mask for MTVT CSR Register. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.ECLIC_NON_VECTOR_INTERRUPT">
<span class="target" id="group__NMSIS__Core__ECLIC__Registers_1ga6a01697e0ba89c691f98fee801f4a25c"></span><span class="sig-name descname"><span class="n"><span class="pre">ECLIC_NON_VECTOR_INTERRUPT</span></span></span> <span class="pre">0x0</span><a class="headerlink" href="#c.ECLIC_NON_VECTOR_INTERRUPT" title="Link to this definition"></a><br /></dt>
<dd><p>Non-Vector Interrupt Mode of ECLIC. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.ECLIC_VECTOR_INTERRUPT">
<span class="target" id="group__NMSIS__Core__ECLIC__Registers_1ga915384ab6567d38315e8cf5a566f4840"></span><span class="sig-name descname"><span class="n"><span class="pre">ECLIC_VECTOR_INTERRUPT</span></span></span> <span class="pre">0x1</span><a class="headerlink" href="#c.ECLIC_VECTOR_INTERRUPT" title="Link to this definition"></a><br /></dt>
<dd><p>Vector Interrupt Mode of ECLIC. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.ECLIC_BASE">
<span class="target" id="group__NMSIS__Core__ECLIC__Registers_1gabc9b9f3a2d7717c1b174432bd462f33f"></span><span class="sig-name descname"><span class="n"><span class="pre">ECLIC_BASE</span></span></span> <span class="pre">__ECLIC_BASEADDR</span><a class="headerlink" href="#c.ECLIC_BASE" title="Link to this definition"></a><br /></dt>
<dd><p>ECLIC Base Address. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.ECLIC">
<span class="target" id="group__NMSIS__Core__ECLIC__Registers_1gab5a72455ad01a7caea954a82c907256d"></span><span class="sig-name descname"><span class="n"><span class="pre">ECLIC</span></span></span> <span class="pre">((</span><a class="reference internal" href="#structCLIC__Type"><span class="std std-ref"><span class="pre">CLIC_Type</span></span></a> <span class="pre">*)</span> <a class="reference internal" href="#group__NMSIS__Core__ECLIC__Registers_1gabc9b9f3a2d7717c1b174432bd462f33f"><span class="std std-ref"><span class="pre">ECLIC_BASE</span></span></a><span class="pre">)</span><a class="headerlink" href="#c.ECLIC" title="Link to this definition"></a><br /></dt>
<dd><p>CLIC configuration struct. </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-enums">Enums</p>
<dl class="cpp enum">
<dt class="sig sig-object cpp" id="_CPPv418ECLIC_TRIGGER_Type">
<span id="_CPPv318ECLIC_TRIGGER_Type"></span><span id="_CPPv218ECLIC_TRIGGER_Type"></span><span class="target" id="group__NMSIS__Core__ECLIC__Registers_1ga35f79c25d5118ccfde82872bc5946ecf"></span><span class="k"><span class="pre">enum</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ECLIC_TRIGGER_Type</span></span></span><a class="headerlink" href="#_CPPv418ECLIC_TRIGGER_Type" title="Link to this definition"></a><br /></dt>
<dd><p>ECLIC Trigger Enum for different Trigger Type. </p>
<p><em>Values:</em></p>
<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N18ECLIC_TRIGGER_Type19ECLIC_LEVEL_TRIGGERE">
<span id="_CPPv3N18ECLIC_TRIGGER_Type19ECLIC_LEVEL_TRIGGERE"></span><span id="_CPPv2N18ECLIC_TRIGGER_Type19ECLIC_LEVEL_TRIGGERE"></span><span class="target" id="group__NMSIS__Core__ECLIC__Registers_1gga35f79c25d5118ccfde82872bc5946ecfa6c8507eafc6f68410f8e5f3f5c0f4e12"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ECLIC_LEVEL_TRIGGER</span></span></span><a class="headerlink" href="#_CPPv4N18ECLIC_TRIGGER_Type19ECLIC_LEVEL_TRIGGERE" title="Link to this definition"></a><br /></dt>
<dd><p>Level Triggerred, trig[0] = 0. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N18ECLIC_TRIGGER_Type26ECLIC_POSTIVE_EDGE_TRIGGERE">
<span id="_CPPv3N18ECLIC_TRIGGER_Type26ECLIC_POSTIVE_EDGE_TRIGGERE"></span><span id="_CPPv2N18ECLIC_TRIGGER_Type26ECLIC_POSTIVE_EDGE_TRIGGERE"></span><span class="target" id="group__NMSIS__Core__ECLIC__Registers_1gga35f79c25d5118ccfde82872bc5946ecfa077bcb1671a8e81875733c437aa989db"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ECLIC_POSTIVE_EDGE_TRIGGER</span></span></span><a class="headerlink" href="#_CPPv4N18ECLIC_TRIGGER_Type26ECLIC_POSTIVE_EDGE_TRIGGERE" title="Link to this definition"></a><br /></dt>
<dd><p>Postive/Rising Edge Triggered, trig[0] = 1, trig[1] = 0. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N18ECLIC_TRIGGER_Type26ECLIC_NEGTIVE_EDGE_TRIGGERE">
<span id="_CPPv3N18ECLIC_TRIGGER_Type26ECLIC_NEGTIVE_EDGE_TRIGGERE"></span><span id="_CPPv2N18ECLIC_TRIGGER_Type26ECLIC_NEGTIVE_EDGE_TRIGGERE"></span><span class="target" id="group__NMSIS__Core__ECLIC__Registers_1gga35f79c25d5118ccfde82872bc5946ecfad5184faf1eeb1cd9f5d79f903b65297c"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ECLIC_NEGTIVE_EDGE_TRIGGER</span></span></span><a class="headerlink" href="#_CPPv4N18ECLIC_TRIGGER_Type26ECLIC_NEGTIVE_EDGE_TRIGGERE" title="Link to this definition"></a><br /></dt>
<dd><p>Negtive/Falling Edge Triggered, trig[0] = 1, trig[1] = 1. </p>
</dd></dl>

<dl class="cpp enumerator">
<dt class="sig sig-object cpp" id="_CPPv4N18ECLIC_TRIGGER_Type17ECLIC_MAX_TRIGGERE">
<span id="_CPPv3N18ECLIC_TRIGGER_Type17ECLIC_MAX_TRIGGERE"></span><span id="_CPPv2N18ECLIC_TRIGGER_Type17ECLIC_MAX_TRIGGERE"></span><span class="target" id="group__NMSIS__Core__ECLIC__Registers_1gga35f79c25d5118ccfde82872bc5946ecfabc630e0d61793a95a68543fb23ea6459"></span><span class="k"><span class="pre">enumerator</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ECLIC_MAX_TRIGGER</span></span></span><a class="headerlink" href="#_CPPv4N18ECLIC_TRIGGER_Type17ECLIC_MAX_TRIGGERE" title="Link to this definition"></a><br /></dt>
<dd><p>MAX Supported Trigger Mode. </p>
</dd></dl>

</dd></dl>

</div>
<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv412CLICCFG_Type">
<span id="_CPPv312CLICCFG_Type"></span><span id="_CPPv212CLICCFG_Type"></span><span class="target" id="unionCLICCFG__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLICCFG_Type</span></span></span><a class="headerlink" href="#_CPPv412CLICCFG_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_eclic.h&gt;</em></div>
<p>Union type to access CLICFG configure register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp">
<span class="target" id="unionCLICCFG__Type_1abfefd8d2f3d6c6285dc6093a307e8414"></span><span class="sig-name descname"><span class="pre">__IM</span> <span class="pre">uint8_t</span> <span class="pre">_reserved0</span></span></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp">
<span class="target" id="unionCLICCFG__Type_1af1f002d800e3df7a10a5b5edb386b8ca"></span><span class="sig-name descname"><span class="pre">__IOM</span> <span class="pre">uint8_t</span> <span class="pre">nlbits</span></span></dt>
<dd><p>bit: 1..4 specified the bit-width of level and priority in the register clicintctl[i] </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp">
<span class="target" id="unionCLICCFG__Type_1a306023bce6e2993fb79bddca2fe59775"></span><span class="sig-name descname"><span class="pre">__IM</span> <span class="pre">uint8_t</span> <span class="pre">nmbits</span></span></dt>
<dd><p>bit: 5..6 ties to 1 if supervisor-level interrupt supported, or else its reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp">
<span class="target" id="unionCLICCFG__Type_1ac07d94abc0180afa954f67af68f742b4"></span><span class="sig-name descname"><span class="pre">__IM</span> <span class="pre">uint8_t</span> <span class="pre">_reserved1</span></span></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N12CLICCFG_Type1bE">
<span id="_CPPv3N12CLICCFG_Type1bE"></span><span id="_CPPv2N12CLICCFG_Type1bE"></span><span class="target" id="unionCLICCFG__Type_1a3170c7a56e3be1594ae681c975c040c9"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv412CLICCFG_Type" title="CLICCFG_Type"><span class="n"><span class="pre">CLICCFG_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N12CLICCFG_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N12CLICCFG_Type1wE">
<span id="_CPPv3N12CLICCFG_Type1wE"></span><span id="_CPPv2N12CLICCFG_Type1wE"></span><span id="CLICCFG_Type::w__uint8_t"></span><span class="target" id="unionCLICCFG__Type_1ac27ac739e0794f9a8cdaf303adea6bc0"></span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">w</span></span></span><a class="headerlink" href="#_CPPv4N12CLICCFG_Type1wE" title="Link to this definition"></a><br /></dt>
<dd><p>Type used for byte access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp union">
<dt class="sig sig-object cpp" id="_CPPv413CLICINFO_Type">
<span id="_CPPv313CLICINFO_Type"></span><span id="_CPPv213CLICINFO_Type"></span><span class="target" id="unionCLICINFO__Type"></span><span class="k"><span class="pre">union</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLICINFO_Type</span></span></span><a class="headerlink" href="#_CPPv413CLICINFO_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_eclic.h&gt;</em></div>
<p>Union type to access CLICINFO information register. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp">
<span class="target" id="unionCLICINFO__Type_1aee14c127c03ae38f72b592f942b5bc85"></span><span class="sig-name descname"><span class="pre">__IM</span> <span class="pre">uint32_t</span> <span class="pre">numint</span></span></dt>
<dd><p>bit: 0..12 number of maximum interrupt inputs supported </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp">
<span class="target" id="unionCLICINFO__Type_1a99b721d3a2424844819a679e4f1238f5"></span><span class="sig-name descname"><span class="pre">__IM</span> <span class="pre">uint32_t</span> <span class="pre">version</span></span></dt>
<dd><p>bit: 13..20 20:17 for architecture version,16:13 for implementation version </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp">
<span class="target" id="unionCLICINFO__Type_1a271572c7f01329ab557690754c0fc26d"></span><span class="sig-name descname"><span class="pre">__IM</span> <span class="pre">uint32_t</span> <span class="pre">intctlbits</span></span></dt>
<dd><p>bit: 21..24 specifies how many hardware bits are actually implemented in the clicintctl registers </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp">
<span class="target" id="unionCLICINFO__Type_1a0a410c625d55e29a4bb178dfd29e5ec2"></span><span class="sig-name descname"><span class="pre">__IM</span> <span class="pre">uint32_t</span> <span class="pre">_reserved0</span></span></dt>
<dd><p>bit: 25..31 Reserved </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N13CLICINFO_Type1bE">
<span id="_CPPv3N13CLICINFO_Type1bE"></span><span id="_CPPv2N13CLICINFO_Type1bE"></span><span class="target" id="unionCLICINFO__Type_1ab86b6a7c36e83a8fc92845f95ffcda3a"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><a class="reference internal" href="#_CPPv413CLICINFO_Type" title="CLICINFO_Type"><span class="n"><span class="pre">CLICINFO_Type</span></span></a><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">[anonymous]</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">b</span></span></span><a class="headerlink" href="#_CPPv4N13CLICINFO_Type1bE" title="Link to this definition"></a><br /></dt>
<dd><p>Structure used for bit access. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp">
<span class="target" id="unionCLICINFO__Type_1a6af7e800ecd61939ffe40e0cfa39f9a0"></span><span class="sig-name descname"><span class="pre">__IM</span> <span class="pre">uint32_t</span> <span class="pre">w</span></span></dt>
<dd><p>Type used for word access. </p>
</dd></dl>

</div>
</dd></dl>

<dl class="cpp struct">
<dt class="sig sig-object cpp" id="_CPPv414CLIC_CTRL_Type">
<span id="_CPPv314CLIC_CTRL_Type"></span><span id="_CPPv214CLIC_CTRL_Type"></span><span id="CLIC_CTRL_Type"></span><span class="target" id="structCLIC__CTRL__Type"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLIC_CTRL_Type</span></span></span><a class="headerlink" href="#_CPPv414CLIC_CTRL_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_eclic.h&gt;</em></div>
<p>Access to the machine mode register structure of INTIP, INTIE, INTATTR, INTCTL. </p>
</dd></dl>

<dl class="cpp struct">
<dt class="sig sig-object cpp" id="_CPPv49CLIC_Type">
<span id="_CPPv39CLIC_Type"></span><span id="_CPPv29CLIC_Type"></span><span id="CLIC_Type"></span><span class="target" id="structCLIC__Type"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CLIC_Type</span></span></span><a class="headerlink" href="#_CPPv49CLIC_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_eclic.h&gt;</em></div>
<p>Access to the structure of ECLIC Memory Map, which is compatible with TEE. </p>
</dd></dl>

</dd></dl>

</section>
<section id="plic">
<h2>PLIC<a class="headerlink" href="#plic" title="Link to this heading"></a></h2>
<dl>
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__PLIC__Registers"></span><em><span class="pre">group</span></em> <span class="sig-name descname"><span class="pre">Register</span> <span class="pre">Define</span> <span class="pre">and</span> <span class="pre">Type</span> <span class="pre">Definitions</span> <span class="pre">Of</span> <span class="pre">PLIC</span></span></dt>
<dd><p>Type definitions and defines for plic registers. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-defines">Defines</p>
<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.PLIC_PRIORITY_OFFSET">
<span class="target" id="group__NMSIS__Core__PLIC__Registers_1gaaa66a194bee9ffbefb5a122b8b473918"></span><span class="sig-name descname"><span class="n"><span class="pre">PLIC_PRIORITY_OFFSET</span></span></span> <span class="pre">_AC(0x0000,UL)</span><a class="headerlink" href="#c.PLIC_PRIORITY_OFFSET" title="Link to this definition"></a><br /></dt>
<dd><p>PLIC Priority register offset. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.PLIC_PRIORITY_SHIFT_PER_SOURCE">
<span class="target" id="group__NMSIS__Core__PLIC__Registers_1gaedd093925e1333aa285019113f844aa5"></span><span class="sig-name descname"><span class="n"><span class="pre">PLIC_PRIORITY_SHIFT_PER_SOURCE</span></span></span> <span class="pre">2</span><a class="headerlink" href="#c.PLIC_PRIORITY_SHIFT_PER_SOURCE" title="Link to this definition"></a><br /></dt>
<dd><p>PLIC Priority register offset shift per source. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.PLIC_PENDING_OFFSET">
<span class="target" id="group__NMSIS__Core__PLIC__Registers_1ga39f6fa966d0f867b3c6de52deb27a9b2"></span><span class="sig-name descname"><span class="n"><span class="pre">PLIC_PENDING_OFFSET</span></span></span> <span class="pre">_AC(0x1000,UL)</span><a class="headerlink" href="#c.PLIC_PENDING_OFFSET" title="Link to this definition"></a><br /></dt>
<dd><p>PLIC Pending register offset. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.PLIC_PENDING_SHIFT_PER_SOURCE">
<span class="target" id="group__NMSIS__Core__PLIC__Registers_1gab029f0de8e345e094c9a2bff174a0f3d"></span><span class="sig-name descname"><span class="n"><span class="pre">PLIC_PENDING_SHIFT_PER_SOURCE</span></span></span> <span class="pre">0</span><a class="headerlink" href="#c.PLIC_PENDING_SHIFT_PER_SOURCE" title="Link to this definition"></a><br /></dt>
<dd><p>PLIC Pending register offset shift per source. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.PLIC_ENABLE_OFFSET">
<span class="target" id="group__NMSIS__Core__PLIC__Registers_1ga33f4421e53caafab040ac1aec75802c5"></span><span class="sig-name descname"><span class="n"><span class="pre">PLIC_ENABLE_OFFSET</span></span></span> <span class="pre">_AC(0x2000,UL)</span><a class="headerlink" href="#c.PLIC_ENABLE_OFFSET" title="Link to this definition"></a><br /></dt>
<dd><p>PLIC Enable register offset. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.PLIC_ENABLE_SHIFT_PER_CONTEXT">
<span class="target" id="group__NMSIS__Core__PLIC__Registers_1ga1ef4b8baee74fe03ab9fcb9c0c71cc51"></span><span class="sig-name descname"><span class="n"><span class="pre">PLIC_ENABLE_SHIFT_PER_CONTEXT</span></span></span> <span class="pre">7</span><a class="headerlink" href="#c.PLIC_ENABLE_SHIFT_PER_CONTEXT" title="Link to this definition"></a><br /></dt>
<dd><p>PLIC Enable register offset shift per context. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.PLIC_THRESHOLD_OFFSET">
<span class="target" id="group__NMSIS__Core__PLIC__Registers_1ga57970fba7064e8ddd9172d3917445be9"></span><span class="sig-name descname"><span class="n"><span class="pre">PLIC_THRESHOLD_OFFSET</span></span></span> <span class="pre">_AC(0x200000,UL)</span><a class="headerlink" href="#c.PLIC_THRESHOLD_OFFSET" title="Link to this definition"></a><br /></dt>
<dd><p>PLIC Threshold register offset. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.PLIC_CLAIM_OFFSET">
<span class="target" id="group__NMSIS__Core__PLIC__Registers_1ga43f9f1b4801f33cc9352a1a1e5df895a"></span><span class="sig-name descname"><span class="n"><span class="pre">PLIC_CLAIM_OFFSET</span></span></span> <span class="pre">_AC(0x200004,UL)</span><a class="headerlink" href="#c.PLIC_CLAIM_OFFSET" title="Link to this definition"></a><br /></dt>
<dd><p>PLIC Claim register offset. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.PLIC_THRESHOLD_SHIFT_PER_CONTEXT">
<span class="target" id="group__NMSIS__Core__PLIC__Registers_1gadc18ccfc5e82e1c8df886e0556a9cab0"></span><span class="sig-name descname"><span class="n"><span class="pre">PLIC_THRESHOLD_SHIFT_PER_CONTEXT</span></span></span> <span class="pre">12</span><a class="headerlink" href="#c.PLIC_THRESHOLD_SHIFT_PER_CONTEXT" title="Link to this definition"></a><br /></dt>
<dd><p>PLIC Threshold register offset shift per context. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.PLIC_CLAIM_SHIFT_PER_CONTEXT">
<span class="target" id="group__NMSIS__Core__PLIC__Registers_1gafd0e4162de4d7d498857af6b23f4650e"></span><span class="sig-name descname"><span class="n"><span class="pre">PLIC_CLAIM_SHIFT_PER_CONTEXT</span></span></span> <span class="pre">12</span><a class="headerlink" href="#c.PLIC_CLAIM_SHIFT_PER_CONTEXT" title="Link to this definition"></a><br /></dt>
<dd><p>PLIC Claim register offset shift per context. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.PLIC_BASE">
<span class="target" id="group__NMSIS__Core__PLIC__Registers_1gaaf2bf9ecb3d69d1cdd521e44d0ec29e9"></span><span class="sig-name descname"><span class="n"><span class="pre">PLIC_BASE</span></span></span> <span class="pre">__PLIC_BASEADDR</span><a class="headerlink" href="#c.PLIC_BASE" title="Link to this definition"></a><br /></dt>
<dd><p>PLIC Base Address. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.PLIC_GetHartID">
<span class="target" id="group__NMSIS__Core__PLIC__Registers_1ga84bdc8fbc069af26676ae9afca0a667b"></span><span class="sig-name descname"><span class="n"><span class="pre">PLIC_GetHartID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="pre">(</span><a class="reference internal" href="core_csr_access.html#group__NMSIS__Core__CSR__Register__Access_1ga834d34ef7d8b4425f3f69485cc666320"><span class="std std-ref"><span class="pre">__get_hart_index</span></span></a><span class="pre">())</span><a class="headerlink" href="#c.PLIC_GetHartID" title="Link to this definition"></a><br /></dt>
<dd><p><a class="reference internal" href="#group__NMSIS__Core__PLIC__Registers_1ga84bdc8fbc069af26676ae9afca0a667b"><span class="std std-ref">PLIC_GetHartID()</span></a> is used to get plic hartid which might not be the same as cpu hart id, for example, cpu hartid may be 1, but plic hartid may be 0, then plic hartid offset is 1. </p>
<p>If defined __PLIC_HARTID, it will use __PLIC_HARTID as plic hartid, otherwise, it will use <a class="reference internal" href="core_csr_access.html#group__NMSIS__Core__CSR__Register__Access_1ga834d34ef7d8b4425f3f69485cc666320"><span class="std std-ref">__get_hart_index()</span></a>. The cpu hartid is get by using __get_hart_id function </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.PLIC_GetHartID_S">
<span class="target" id="group__NMSIS__Core__PLIC__Registers_1ga2aa8ece682b3fdda22c82655fc7120a2"></span><span class="sig-name descname"><span class="n"><span class="pre">PLIC_GetHartID_S</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="pre">(</span><a class="reference internal" href="core_csr_access.html#group__NMSIS__Core__CSR__Register__Access_1ga4b0f221e2b94d8f3160a6d3db8d67b86"><span class="std std-ref"><span class="pre">__get_hart_index_s</span></span></a><span class="pre">())</span><a class="headerlink" href="#c.PLIC_GetHartID_S" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.PLIC_GetHartMContextID">
<span class="target" id="group__NMSIS__Core__PLIC__Registers_1ga147f329dd875c34c87e368626a73597f"></span><span class="sig-name descname"><span class="n"><span class="pre">PLIC_GetHartMContextID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="pre">(</span><a class="reference internal" href="#group__NMSIS__Core__PLIC__Registers_1ga84bdc8fbc069af26676ae9afca0a667b"><span class="std std-ref"><span class="pre">PLIC_GetHartID</span></span></a><span class="pre">()</span> <span class="pre">&lt;&lt;</span> <span class="pre">1)</span><a class="headerlink" href="#c.PLIC_GetHartMContextID" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.PLIC_GetHartSContextID">
<span class="target" id="group__NMSIS__Core__PLIC__Registers_1ga17220f413ad5a816c2f414ce2eae2c52"></span><span class="sig-name descname"><span class="n"><span class="pre">PLIC_GetHartSContextID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="pre">((</span><a class="reference internal" href="#group__NMSIS__Core__PLIC__Registers_1ga2aa8ece682b3fdda22c82655fc7120a2"><span class="std std-ref"><span class="pre">PLIC_GetHartID_S</span></span></a><span class="pre">()</span> <span class="pre">&lt;&lt;</span> <span class="pre">1)</span> <span class="pre">+</span> <span class="pre">1)</span><a class="headerlink" href="#c.PLIC_GetHartSContextID" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.PLIC_PRIORITY_REGADDR">
<span class="target" id="group__NMSIS__Core__PLIC__Registers_1ga0dd79742e331267c2effda978f02ac8a"></span><span class="sig-name descname"><span class="n"><span class="pre">PLIC_PRIORITY_REGADDR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">source</span></span><span class="sig-paren">)</span> <span class="pre">((</span><a class="reference internal" href="#group__NMSIS__Core__PLIC__Registers_1gaaf2bf9ecb3d69d1cdd521e44d0ec29e9"><span class="std std-ref"><span class="pre">PLIC_BASE</span></span></a><span class="pre">)</span> <span class="pre">+</span> <span class="pre">(</span><a class="reference internal" href="#group__NMSIS__Core__PLIC__Registers_1gaaa66a194bee9ffbefb5a122b8b473918"><span class="std std-ref"><span class="pre">PLIC_PRIORITY_OFFSET</span></span></a><span class="pre">)</span>&#160; <span class="pre">+</span> <span class="pre">((source)</span> <span class="pre">&lt;&lt;</span> <a class="reference internal" href="#group__NMSIS__Core__PLIC__Registers_1gaedd093925e1333aa285019113f844aa5"><span class="std std-ref"><span class="pre">PLIC_PRIORITY_SHIFT_PER_SOURCE</span></span></a><span class="pre">))</span><a class="headerlink" href="#c.PLIC_PRIORITY_REGADDR" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.PLIC_PENDING_REGADDR">
<span class="target" id="group__NMSIS__Core__PLIC__Registers_1ga0da86d7fb7d09a34eb538afc29f8b528"></span><span class="sig-name descname"><span class="n"><span class="pre">PLIC_PENDING_REGADDR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">source</span></span><span class="sig-paren">)</span> <span class="pre">((</span><a class="reference internal" href="#group__NMSIS__Core__PLIC__Registers_1gaaf2bf9ecb3d69d1cdd521e44d0ec29e9"><span class="std std-ref"><span class="pre">PLIC_BASE</span></span></a><span class="pre">)</span> <span class="pre">+</span> <span class="pre">(</span><a class="reference internal" href="#group__NMSIS__Core__PLIC__Registers_1ga39f6fa966d0f867b3c6de52deb27a9b2"><span class="std std-ref"><span class="pre">PLIC_PENDING_OFFSET</span></span></a><span class="pre">)</span>&#160;&#160; <span class="pre">+</span> <span class="pre">(((source)</span> <span class="pre">&gt;&gt;</span> <span class="pre">5)</span> <span class="pre">*</span> <span class="pre">4))</span><a class="headerlink" href="#c.PLIC_PENDING_REGADDR" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.PLIC_ENABLE_REGADDR">
<span class="target" id="group__NMSIS__Core__PLIC__Registers_1ga5445e184bef7e74c1a396ac20eafd617"></span><span class="sig-name descname"><span class="n"><span class="pre">PLIC_ENABLE_REGADDR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">ctxid</span></span>, <span class="n"><span class="pre">source</span></span><span class="sig-paren">)</span> <span class="pre">((</span><a class="reference internal" href="#group__NMSIS__Core__PLIC__Registers_1gaaf2bf9ecb3d69d1cdd521e44d0ec29e9"><span class="std std-ref"><span class="pre">PLIC_BASE</span></span></a><span class="pre">)</span> <span class="pre">+</span> <span class="pre">(</span><a class="reference internal" href="#group__NMSIS__Core__PLIC__Registers_1ga33f4421e53caafab040ac1aec75802c5"><span class="std std-ref"><span class="pre">PLIC_ENABLE_OFFSET</span></span></a><span class="pre">)</span>&#160;&#160;&#160; <span class="pre">+</span> <span class="pre">((ctxid)</span> <span class="pre">&lt;&lt;</span> <a class="reference internal" href="#group__NMSIS__Core__PLIC__Registers_1ga1ef4b8baee74fe03ab9fcb9c0c71cc51"><span class="std std-ref"><span class="pre">PLIC_ENABLE_SHIFT_PER_CONTEXT</span></span></a><span class="pre">)</span> <span class="pre">+</span> <span class="pre">((source)</span> <span class="pre">&gt;&gt;</span> <span class="pre">5)</span> <span class="pre">*</span> <span class="pre">4)</span><a class="headerlink" href="#c.PLIC_ENABLE_REGADDR" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.PLIC_THRESHOLD_REGADDR">
<span class="target" id="group__NMSIS__Core__PLIC__Registers_1ga6fc368647f4e2d3dcf0c584fcd16b1db"></span><span class="sig-name descname"><span class="n"><span class="pre">PLIC_THRESHOLD_REGADDR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">ctxid</span></span><span class="sig-paren">)</span> <span class="pre">((</span><a class="reference internal" href="#group__NMSIS__Core__PLIC__Registers_1gaaf2bf9ecb3d69d1cdd521e44d0ec29e9"><span class="std std-ref"><span class="pre">PLIC_BASE</span></span></a><span class="pre">)</span> <span class="pre">+</span> <span class="pre">(</span><a class="reference internal" href="#group__NMSIS__Core__PLIC__Registers_1ga57970fba7064e8ddd9172d3917445be9"><span class="std std-ref"><span class="pre">PLIC_THRESHOLD_OFFSET</span></span></a><span class="pre">)</span> <span class="pre">+</span> <span class="pre">((ctxid)</span> <span class="pre">&lt;&lt;</span> <a class="reference internal" href="#group__NMSIS__Core__PLIC__Registers_1gadc18ccfc5e82e1c8df886e0556a9cab0"><span class="std std-ref"><span class="pre">PLIC_THRESHOLD_SHIFT_PER_CONTEXT</span></span></a><span class="pre">))</span><a class="headerlink" href="#c.PLIC_THRESHOLD_REGADDR" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.PLIC_CLAIM_REGADDR">
<span class="target" id="group__NMSIS__Core__PLIC__Registers_1gaa811818d4fbcb31e0dd8b36388fe956e"></span><span class="sig-name descname"><span class="n"><span class="pre">PLIC_CLAIM_REGADDR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">ctxid</span></span><span class="sig-paren">)</span> <span class="pre">((</span><a class="reference internal" href="#group__NMSIS__Core__PLIC__Registers_1gaaf2bf9ecb3d69d1cdd521e44d0ec29e9"><span class="std std-ref"><span class="pre">PLIC_BASE</span></span></a><span class="pre">)</span> <span class="pre">+</span> <span class="pre">(</span><a class="reference internal" href="#group__NMSIS__Core__PLIC__Registers_1ga43f9f1b4801f33cc9352a1a1e5df895a"><span class="std std-ref"><span class="pre">PLIC_CLAIM_OFFSET</span></span></a><span class="pre">)</span> <span class="pre">+</span> <span class="pre">((ctxid)</span> <span class="pre">&lt;&lt;</span> <a class="reference internal" href="#group__NMSIS__Core__PLIC__Registers_1gafd0e4162de4d7d498857af6b23f4650e"><span class="std std-ref"><span class="pre">PLIC_CLAIM_SHIFT_PER_CONTEXT</span></span></a><span class="pre">))</span><a class="headerlink" href="#c.PLIC_CLAIM_REGADDR" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.PLIC_COMPLETE_REGADDR">
<span class="target" id="group__NMSIS__Core__PLIC__Registers_1gabb9225a6be2ad0224c85b554b1497b3a"></span><span class="sig-name descname"><span class="n"><span class="pre">PLIC_COMPLETE_REGADDR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">ctxid</span></span><span class="sig-paren">)</span> <span class="pre">(</span><a class="reference internal" href="#group__NMSIS__Core__PLIC__Registers_1gaa811818d4fbcb31e0dd8b36388fe956e"><span class="std std-ref"><span class="pre">PLIC_CLAIM_REGADDR</span></span></a><span class="pre">(ctxid))</span><a class="headerlink" href="#c.PLIC_COMPLETE_REGADDR" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

</div>
</dd></dl>

</section>
<section id="systimer">
<h2>SysTimer<a class="headerlink" href="#systimer" title="Link to this heading"></a></h2>
<dl>
<dt class="sig sig-object cpp">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers"></span><em><span class="pre">group</span></em> <span class="sig-name descname"><span class="pre">Register</span> <span class="pre">Define</span> <span class="pre">and</span> <span class="pre">Type</span> <span class="pre">Definitions</span> <span class="pre">Of</span> <span class="pre">System</span> <span class="pre">Timer</span></span></dt>
<dd><p>Type definitions and defines for system timer registers. </p>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-defines">Defines</p>
<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_MTIMECTL_TIMESTOP_Pos">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1ga54ecde494dc735799ed978b91bf709d8"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_MTIMECTL_TIMESTOP_Pos</span></span></span> <span class="pre">0U</span><a class="headerlink" href="#c.SysTimer_MTIMECTL_TIMESTOP_Pos" title="Link to this definition"></a><br /></dt>
<dd><p>SysTick Timer MTIMECTL: TIMESTOP bit Position. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_MTIMECTL_TIMESTOP_Msk">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1gaab93093166696848e52d055a2e139e9f"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_MTIMECTL_TIMESTOP_Msk</span></span></span> <span class="pre">(1UL</span> <span class="pre">&lt;&lt;</span> <a class="reference internal" href="#group__NMSIS__Core__SysTimer__Registers_1ga54ecde494dc735799ed978b91bf709d8"><span class="std std-ref"><span class="pre">SysTimer_MTIMECTL_TIMESTOP_Pos</span></span></a><span class="pre">)</span><a class="headerlink" href="#c.SysTimer_MTIMECTL_TIMESTOP_Msk" title="Link to this definition"></a><br /></dt>
<dd><p>SysTick Timer MTIMECTL: TIMESTOP Mask. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_MTIMECTL_CMPCLREN_Pos">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1gac0cd51358c944397328146b6f4a4a8a5"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_MTIMECTL_CMPCLREN_Pos</span></span></span> <span class="pre">1U</span><a class="headerlink" href="#c.SysTimer_MTIMECTL_CMPCLREN_Pos" title="Link to this definition"></a><br /></dt>
<dd><p>SysTick Timer MTIMECTL: CMPCLREN bit Position. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_MTIMECTL_CMPCLREN_Msk">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1ga5d372de2d560f90d8ed8306277068cf1"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_MTIMECTL_CMPCLREN_Msk</span></span></span> <span class="pre">(1UL</span> <span class="pre">&lt;&lt;</span> <a class="reference internal" href="#group__NMSIS__Core__SysTimer__Registers_1gac0cd51358c944397328146b6f4a4a8a5"><span class="std std-ref"><span class="pre">SysTimer_MTIMECTL_CMPCLREN_Pos</span></span></a><span class="pre">)</span><a class="headerlink" href="#c.SysTimer_MTIMECTL_CMPCLREN_Msk" title="Link to this definition"></a><br /></dt>
<dd><p>SysTick Timer MTIMECTL: CMPCLREN Mask. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_MTIMECTL_CLKSRC_Pos">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1ga4ee15edaeadcd48a5aaab1aa9ec20496"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_MTIMECTL_CLKSRC_Pos</span></span></span> <span class="pre">2U</span><a class="headerlink" href="#c.SysTimer_MTIMECTL_CLKSRC_Pos" title="Link to this definition"></a><br /></dt>
<dd><p>SysTick Timer MTIMECTL: CLKSRC bit Position. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_MTIMECTL_CLKSRC_Msk">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1ga2513c82f2ce2811952b83f6d1c8e4172"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_MTIMECTL_CLKSRC_Msk</span></span></span> <span class="pre">(1UL</span> <span class="pre">&lt;&lt;</span> <a class="reference internal" href="#group__NMSIS__Core__SysTimer__Registers_1ga4ee15edaeadcd48a5aaab1aa9ec20496"><span class="std std-ref"><span class="pre">SysTimer_MTIMECTL_CLKSRC_Pos</span></span></a><span class="pre">)</span><a class="headerlink" href="#c.SysTimer_MTIMECTL_CLKSRC_Msk" title="Link to this definition"></a><br /></dt>
<dd><p>SysTick Timer MTIMECTL: CLKSRC Mask. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_MTIMECTL_HDBG_Pos">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1ga0279bef4cc478d36b8dcd9098ff801ab"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_MTIMECTL_HDBG_Pos</span></span></span> <span class="pre">4U</span><a class="headerlink" href="#c.SysTimer_MTIMECTL_HDBG_Pos" title="Link to this definition"></a><br /></dt>
<dd><p>SysTick Timer MTIMECTL: HDBG bit Position. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_MTIMECTL_HDBG_Msk">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1gae0397606af2e9eeee59c284ddcc336b7"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_MTIMECTL_HDBG_Msk</span></span></span> <span class="pre">(1UL</span> <span class="pre">&lt;&lt;</span> <a class="reference internal" href="#group__NMSIS__Core__SysTimer__Registers_1ga0279bef4cc478d36b8dcd9098ff801ab"><span class="std std-ref"><span class="pre">SysTimer_MTIMECTL_HDBG_Pos</span></span></a><span class="pre">)</span><a class="headerlink" href="#c.SysTimer_MTIMECTL_HDBG_Msk" title="Link to this definition"></a><br /></dt>
<dd><p>SysTick Timer MTIMECTL: HDBG Mask. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_MSIP_MSIP_Pos">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1gad756a0be76154b3f64f6790663581c52"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_MSIP_MSIP_Pos</span></span></span> <span class="pre">0U</span><a class="headerlink" href="#c.SysTimer_MSIP_MSIP_Pos" title="Link to this definition"></a><br /></dt>
<dd><p>SysTick Timer MSIP: MSIP bit Position. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_MSIP_MSIP_Msk">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1ga62b819dc444c74f1424c50cf13fcb2a0"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_MSIP_MSIP_Msk</span></span></span> <span class="pre">(1UL</span> <span class="pre">&lt;&lt;</span> <a class="reference internal" href="#group__NMSIS__Core__SysTimer__Registers_1gad756a0be76154b3f64f6790663581c52"><span class="std std-ref"><span class="pre">SysTimer_MSIP_MSIP_Pos</span></span></a><span class="pre">)</span><a class="headerlink" href="#c.SysTimer_MSIP_MSIP_Msk" title="Link to this definition"></a><br /></dt>
<dd><p>SysTick Timer MSIP: MSIP Mask. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_SSIP_SSIP_Pos">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1gad72e88d28acd951a0d91b94530d2bc23"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_SSIP_SSIP_Pos</span></span></span> <span class="pre">0U</span><a class="headerlink" href="#c.SysTimer_SSIP_SSIP_Pos" title="Link to this definition"></a><br /></dt>
<dd><p>SysTick Timer SSIP: SSIP bit Position. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_SSIP_SSIP_Msk">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1gadce57091bd4a72ff6fdadefcfe6fa5f5"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_SSIP_SSIP_Msk</span></span></span> <span class="pre">(1UL</span> <span class="pre">&lt;&lt;</span> <a class="reference internal" href="#group__NMSIS__Core__SysTimer__Registers_1gad72e88d28acd951a0d91b94530d2bc23"><span class="std std-ref"><span class="pre">SysTimer_SSIP_SSIP_Pos</span></span></a><span class="pre">)</span><a class="headerlink" href="#c.SysTimer_SSIP_SSIP_Msk" title="Link to this definition"></a><br /></dt>
<dd><p>SysTick Timer SSIP: SSIP Mask. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_MTIMER_Msk">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1gacffb8ad26cdd32cef2ee67bde9ddb122"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_MTIMER_Msk</span></span></span> <span class="pre">(0xFFFFFFFFFFFFFFFFULL)</span><a class="headerlink" href="#c.SysTimer_MTIMER_Msk" title="Link to this definition"></a><br /></dt>
<dd><p>SysTick Timer MTIMER value Mask. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_MTIMERCMP_Msk">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1ga0fb8a9811b2d773529fb0f7db866e5e5"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_MTIMERCMP_Msk</span></span></span> <span class="pre">(0xFFFFFFFFFFFFFFFFULL)</span><a class="headerlink" href="#c.SysTimer_MTIMERCMP_Msk" title="Link to this definition"></a><br /></dt>
<dd><p>SysTick Timer MTIMERCMP value Mask. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_MTIMECTL_Msk">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1ga9b50cbd77c10af62deca85e3d2509c72"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_MTIMECTL_Msk</span></span></span> <span class="pre">(0xFFFFFFFFUL)</span><a class="headerlink" href="#c.SysTimer_MTIMECTL_Msk" title="Link to this definition"></a><br /></dt>
<dd><p>SysTick Timer MTIMECTL/MSTOP value Mask. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_MSIP_Msk">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1ga40ba61e02d93e37ffbb6452b54806af6"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_MSIP_Msk</span></span></span> <span class="pre">(0xFFFFFFFFUL)</span><a class="headerlink" href="#c.SysTimer_MSIP_Msk" title="Link to this definition"></a><br /></dt>
<dd><p>SysTick Timer MSIP value Mask. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_MSFTRST_Msk">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1ga1028d9f654728860327c082a44b9f34f"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_MSFTRST_Msk</span></span></span> <span class="pre">(0xFFFFFFFFUL)</span><a class="headerlink" href="#c.SysTimer_MSFTRST_Msk" title="Link to this definition"></a><br /></dt>
<dd><p>SysTick Timer MSFTRST value Mask. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_MSFRST_KEY">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1ga181dffb1870282631f8858ea23d9b8fa"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_MSFRST_KEY</span></span></span> <span class="pre">(0x80000A5FUL)</span><a class="headerlink" href="#c.SysTimer_MSFRST_KEY" title="Link to this definition"></a><br /></dt>
<dd><p>SysTick Timer Software Reset Request Key. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_CLINT_MSIP_OFS">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1ga817932d6e04ff8eaac1433ff3e2ffdd5"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_CLINT_MSIP_OFS</span></span></span> <span class="pre">(0x1000UL)</span><a class="headerlink" href="#c.SysTimer_CLINT_MSIP_OFS" title="Link to this definition"></a><br /></dt>
<dd><p>Machine Mode Software interrupt register offset of clint mode in SysTick Timer. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_CLINT_MTIMECMP_OFS">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1gacd3c11b93de9b31480479b69955f9252"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_CLINT_MTIMECMP_OFS</span></span></span> <span class="pre">(0x5000UL)</span><a class="headerlink" href="#c.SysTimer_CLINT_MTIMECMP_OFS" title="Link to this definition"></a><br /></dt>
<dd><p>MTIMECMP register offset of clint mode in SysTick Timer. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_CLINT_MTIME_OFS">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1ga0a0f230930113b939560d5712da4929f"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_CLINT_MTIME_OFS</span></span></span> <span class="pre">(0xCFF8UL)</span><a class="headerlink" href="#c.SysTimer_CLINT_MTIME_OFS" title="Link to this definition"></a><br /></dt>
<dd><p>MTIME register offset of clint mode in SysTick Timer. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_CLINT_SSIP_OFS">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1gaa371b68f7ff52ddd9b06c2f6b9fcb85a"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_CLINT_SSIP_OFS</span></span></span> <span class="pre">(0xD000UL)</span><a class="headerlink" href="#c.SysTimer_CLINT_SSIP_OFS" title="Link to this definition"></a><br /></dt>
<dd><p>Supervisor Mode Software interrupt register offset of clint mode in SysTick Timer. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_BASE">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1ga2107a0ae6d9deefff31edf506a6e1e91"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_BASE</span></span></span> <span class="pre">__SYSTIMER_BASEADDR</span><a class="headerlink" href="#c.SysTimer_BASE" title="Link to this definition"></a><br /></dt>
<dd><p>SysTick Base Address. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1ga55d0982631fe5ecbcfbb808913f6ad99"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer</span></span></span> <span class="pre">((</span><a class="reference internal" href="#structSysTimer__Type"><span class="std std-ref"><span class="pre">SysTimer_Type</span></span></a> <span class="pre">*)</span> <a class="reference internal" href="#group__NMSIS__Core__SysTimer__Registers_1ga2107a0ae6d9deefff31edf506a6e1e91"><span class="std std-ref"><span class="pre">SysTimer_BASE</span></span></a><span class="pre">)</span><a class="headerlink" href="#c.SysTimer" title="Link to this definition"></a><br /></dt>
<dd><p>SysTick configuration struct. </p>
</dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_CLINT_MSIP_BASE">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1ga9af174e29dc41968fffd97bd849ae2f9"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_CLINT_MSIP_BASE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">hartid</span></span><span class="sig-paren">)</span> <span class="pre">(unsigned</span> <span class="pre">long)((</span><a class="reference internal" href="#group__NMSIS__Core__SysTimer__Registers_1ga2107a0ae6d9deefff31edf506a6e1e91"><span class="std std-ref"><span class="pre">SysTimer_BASE</span></span></a><span class="pre">)</span> <span class="pre">+</span> <span class="pre">(</span><a class="reference internal" href="#group__NMSIS__Core__SysTimer__Registers_1ga817932d6e04ff8eaac1433ff3e2ffdd5"><span class="std std-ref"><span class="pre">SysTimer_CLINT_MSIP_OFS</span></span></a><span class="pre">)</span> <span class="pre">+</span> <span class="pre">((hartid)</span> <span class="pre">&lt;&lt;</span> <span class="pre">2))</span><a class="headerlink" href="#c.SysTimer_CLINT_MSIP_BASE" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_CLINT_MTIMECMP_BASE">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1ga4c13654a03170936aed2200ddefb239d"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_CLINT_MTIMECMP_BASE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">hartid</span></span><span class="sig-paren">)</span> <span class="pre">(unsigned</span> <span class="pre">long)((</span><a class="reference internal" href="#group__NMSIS__Core__SysTimer__Registers_1ga2107a0ae6d9deefff31edf506a6e1e91"><span class="std std-ref"><span class="pre">SysTimer_BASE</span></span></a><span class="pre">)</span> <span class="pre">+</span> <span class="pre">(</span><a class="reference internal" href="#group__NMSIS__Core__SysTimer__Registers_1gacd3c11b93de9b31480479b69955f9252"><span class="std std-ref"><span class="pre">SysTimer_CLINT_MTIMECMP_OFS</span></span></a><span class="pre">)</span> <span class="pre">+</span> <span class="pre">((hartid)</span> <span class="pre">&lt;&lt;</span> <span class="pre">3))</span><a class="headerlink" href="#c.SysTimer_CLINT_MTIMECMP_BASE" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_CLINT_MTIME_BASE">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1gad17f6dfe29eb659e5b7e0ec920ab325f"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_CLINT_MTIME_BASE</span></span></span> <span class="pre">(unsigned</span> <span class="pre">long)((</span><a class="reference internal" href="#group__NMSIS__Core__SysTimer__Registers_1ga2107a0ae6d9deefff31edf506a6e1e91"><span class="std std-ref"><span class="pre">SysTimer_BASE</span></span></a><span class="pre">)</span> <span class="pre">+</span> <span class="pre">(</span><a class="reference internal" href="#group__NMSIS__Core__SysTimer__Registers_1ga0a0f230930113b939560d5712da4929f"><span class="std std-ref"><span class="pre">SysTimer_CLINT_MTIME_OFS</span></span></a><span class="pre">))</span><a class="headerlink" href="#c.SysTimer_CLINT_MTIME_BASE" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

<dl class="cpp macro">
<dt class="sig sig-object cpp" id="c.SysTimer_CLINT_SSIP_BASE">
<span class="target" id="group__NMSIS__Core__SysTimer__Registers_1ga9dcce0d5d51c0238db3cf4dab2f71979"></span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_CLINT_SSIP_BASE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">hartid</span></span><span class="sig-paren">)</span> <span class="pre">(unsigned</span> <span class="pre">long)((</span><a class="reference internal" href="#group__NMSIS__Core__SysTimer__Registers_1ga2107a0ae6d9deefff31edf506a6e1e91"><span class="std std-ref"><span class="pre">SysTimer_BASE</span></span></a><span class="pre">)</span> <span class="pre">+</span> <span class="pre">(</span><a class="reference internal" href="#group__NMSIS__Core__SysTimer__Registers_1gaa371b68f7ff52ddd9b06c2f6b9fcb85a"><span class="std std-ref"><span class="pre">SysTimer_CLINT_SSIP_OFS</span></span></a><span class="pre">)</span> <span class="pre">+</span> <span class="pre">((hartid)</span> <span class="pre">&lt;&lt;</span> <span class="pre">2))</span><a class="headerlink" href="#c.SysTimer_CLINT_SSIP_BASE" title="Link to this definition"></a><br /></dt>
<dd></dd></dl>

</div>
<dl class="cpp struct">
<dt class="sig sig-object cpp" id="_CPPv413SysTimer_Type">
<span id="_CPPv313SysTimer_Type"></span><span id="_CPPv213SysTimer_Type"></span><span id="SysTimer_Type"></span><span class="target" id="structSysTimer__Type"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SysTimer_Type</span></span></span><a class="headerlink" href="#_CPPv413SysTimer_Type" title="Link to this definition"></a><br /></dt>
<dd><div class="docutils container">
<em>#include &lt;core_feature_timer.h&gt;</em></div>
<p>Structure type to access the System Timer (SysTimer). </p>
<p>Structure definition to access the system timer(SysTimer). <div class="remark admonition">
<p class="admonition-title">Remark</p>
<p><ul class="simple">
<li><p>MSFTRST register is introduced in Nuclei N Core version 1.3(<a class="reference internal" href="core_version_control.html#group__NMSIS__Core__VersionControl_1ga1b769df3cb99a779a9abaeb6e00d46f5"><span class="std std-ref">__NUCLEI_N_REV</span></a> &gt;= 0x0103)</p></li>
<li><p>MSTOP register is renamed to MTIMECTL register in Nuclei N Core version 1.4(<a class="reference internal" href="core_version_control.html#group__NMSIS__Core__VersionControl_1ga1b769df3cb99a779a9abaeb6e00d46f5"><span class="std std-ref">__NUCLEI_N_REV</span></a> &gt;= 0x0104)</p></li>
<li><p>CMPCLREN and CLKSRC bit in MTIMECTL register is introduced in Nuclei N Core version 1.4(<a class="reference internal" href="core_version_control.html#group__NMSIS__Core__VersionControl_1ga1b769df3cb99a779a9abaeb6e00d46f5"><span class="std std-ref">__NUCLEI_N_REV</span></a> &gt;= 0x0104) </p></li>
</ul>
</p>
</div>
</p>
</dd></dl>

</dd></dl>

</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="core_csr_encoding.html" class="btn btn-neutral float-left" title="Core CSR Encoding" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="core_intrinsics.html" class="btn btn-neutral float-right" title="CPU Intrinsic Functions" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2019-Present, Nuclei.
      <span class="lastupdated">Last updated on May 14, 2025.
      </span></p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>