// Seed: 4099244687
module module_0 (
    output tri1 id_0,
    output wire id_1
);
  assign id_0 = 1;
  id_3(
      .id_0(id_0), .id_1(id_1), .id_2(1), .id_3(id_0), .id_4(1 == id_0), .id_5(id_1)
  );
  wire id_4;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    output wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wire id_5,
    output tri1 id_6
    , id_18,
    output uwire id_7,
    input supply1 id_8,
    input wor id_9,
    input tri id_10,
    output tri0 id_11,
    input uwire id_12,
    input wor id_13,
    output uwire id_14,
    input wor id_15
    , id_19,
    output tri id_16
);
  assign id_6 = 1;
  integer id_20;
  real id_21;
  id_22(
      .id_0(1), .id_1(1), .id_2(1)
  );
  wire id_23;
  module_0 modCall_1 (
      id_0,
      id_11
  );
  wire id_24;
  or primCall (
      id_11,
      id_10,
      id_23,
      id_22,
      id_15,
      id_3,
      id_13,
      id_8,
      id_19,
      id_4,
      id_20,
      id_21,
      id_9,
      id_12,
      id_18,
      id_5
  );
endmodule
