Loading plugins phase: Elapsed time ==> 0s.131ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\black\OneDrive\Documents\PSoC Creator\BLE_Temperature_Measurement01\uart test.cydsn\uart test.cyprj -d CYBLE-222014-01 -s C:\Users\black\OneDrive\Documents\PSoC Creator\BLE_Temperature_Measurement01\uart test.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.518ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.037ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  uart test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\black\OneDrive\Documents\PSoC Creator\BLE_Temperature_Measurement01\uart test.cydsn\uart test.cyprj -dcpsoc3 uart test.v -verilog
======================================================================

======================================================================
Compiling:  uart test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\black\OneDrive\Documents\PSoC Creator\BLE_Temperature_Measurement01\uart test.cydsn\uart test.cyprj -dcpsoc3 uart test.v -verilog
======================================================================

======================================================================
Compiling:  uart test.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\black\OneDrive\Documents\PSoC Creator\BLE_Temperature_Measurement01\uart test.cydsn\uart test.cyprj -dcpsoc3 -verilog uart test.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Mar 09 18:30:38 2018


======================================================================
Compiling:  uart test.v
Program  :   vpp
Options  :    -yv2 -q10 uart test.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Mar 09 18:30:38 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'uart test.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  uart test.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\black\OneDrive\Documents\PSoC Creator\BLE_Temperature_Measurement01\uart test.cydsn\uart test.cyprj -dcpsoc3 -verilog uart test.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Mar 09 18:30:38 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\black\OneDrive\Documents\PSoC Creator\BLE_Temperature_Measurement01\uart test.cydsn\codegentemp\uart test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\black\OneDrive\Documents\PSoC Creator\BLE_Temperature_Measurement01\uart test.cydsn\codegentemp\uart test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  uart test.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\black\OneDrive\Documents\PSoC Creator\BLE_Temperature_Measurement01\uart test.cydsn\uart test.cyprj -dcpsoc3 -verilog uart test.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Mar 09 18:30:38 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\black\OneDrive\Documents\PSoC Creator\BLE_Temperature_Measurement01\uart test.cydsn\codegentemp\uart test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\black\OneDrive\Documents\PSoC Creator\BLE_Temperature_Measurement01\uart test.cydsn\codegentemp\uart test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Pwm:PWMUDB:km_run\
	\Pwm:PWMUDB:ctrl_cmpmode2_2\
	\Pwm:PWMUDB:ctrl_cmpmode2_1\
	\Pwm:PWMUDB:ctrl_cmpmode2_0\
	\Pwm:PWMUDB:ctrl_cmpmode1_2\
	\Pwm:PWMUDB:ctrl_cmpmode1_1\
	\Pwm:PWMUDB:ctrl_cmpmode1_0\
	\Pwm:PWMUDB:capt_rising\
	\Pwm:PWMUDB:capt_falling\
	\Pwm:PWMUDB:trig_rise\
	\Pwm:PWMUDB:trig_fall\
	\Pwm:PWMUDB:sc_kill\
	\Pwm:PWMUDB:min_kill\
	\Pwm:PWMUDB:db_tc\
	\Pwm:PWMUDB:dith_sel\
	Net_446
	Net_453
	\Pwm:PWMUDB:MODULE_1:b_31\
	\Pwm:PWMUDB:MODULE_1:b_30\
	\Pwm:PWMUDB:MODULE_1:b_29\
	\Pwm:PWMUDB:MODULE_1:b_28\
	\Pwm:PWMUDB:MODULE_1:b_27\
	\Pwm:PWMUDB:MODULE_1:b_26\
	\Pwm:PWMUDB:MODULE_1:b_25\
	\Pwm:PWMUDB:MODULE_1:b_24\
	\Pwm:PWMUDB:MODULE_1:b_23\
	\Pwm:PWMUDB:MODULE_1:b_22\
	\Pwm:PWMUDB:MODULE_1:b_21\
	\Pwm:PWMUDB:MODULE_1:b_20\
	\Pwm:PWMUDB:MODULE_1:b_19\
	\Pwm:PWMUDB:MODULE_1:b_18\
	\Pwm:PWMUDB:MODULE_1:b_17\
	\Pwm:PWMUDB:MODULE_1:b_16\
	\Pwm:PWMUDB:MODULE_1:b_15\
	\Pwm:PWMUDB:MODULE_1:b_14\
	\Pwm:PWMUDB:MODULE_1:b_13\
	\Pwm:PWMUDB:MODULE_1:b_12\
	\Pwm:PWMUDB:MODULE_1:b_11\
	\Pwm:PWMUDB:MODULE_1:b_10\
	\Pwm:PWMUDB:MODULE_1:b_9\
	\Pwm:PWMUDB:MODULE_1:b_8\
	\Pwm:PWMUDB:MODULE_1:b_7\
	\Pwm:PWMUDB:MODULE_1:b_6\
	\Pwm:PWMUDB:MODULE_1:b_5\
	\Pwm:PWMUDB:MODULE_1:b_4\
	\Pwm:PWMUDB:MODULE_1:b_3\
	\Pwm:PWMUDB:MODULE_1:b_2\
	\Pwm:PWMUDB:MODULE_1:b_1\
	\Pwm:PWMUDB:MODULE_1:b_0\
	\Pwm:PWMUDB:MODULE_1:g2:a0:a_31\
	\Pwm:PWMUDB:MODULE_1:g2:a0:a_30\
	\Pwm:PWMUDB:MODULE_1:g2:a0:a_29\
	\Pwm:PWMUDB:MODULE_1:g2:a0:a_28\
	\Pwm:PWMUDB:MODULE_1:g2:a0:a_27\
	\Pwm:PWMUDB:MODULE_1:g2:a0:a_26\
	\Pwm:PWMUDB:MODULE_1:g2:a0:a_25\
	\Pwm:PWMUDB:MODULE_1:g2:a0:a_24\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_31\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_30\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_29\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_28\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_27\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_26\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_25\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_24\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_23\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_22\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_21\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_20\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_19\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_18\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_17\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_16\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_15\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_14\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_13\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_12\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_11\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_10\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_9\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_8\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_7\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_6\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_5\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_4\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_3\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_2\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_1\
	\Pwm:PWMUDB:MODULE_1:g2:a0:b_0\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_31\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_30\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_29\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_28\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_27\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_26\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_25\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_24\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_23\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_22\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_21\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_20\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_19\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_18\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_17\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_16\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_15\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_14\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_13\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_12\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_11\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_10\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_9\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_8\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_7\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_6\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_5\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_4\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_3\
	\Pwm:PWMUDB:MODULE_1:g2:a0:s_2\
	\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Pwm:Net_139\
	\Pwm:Net_138\
	\Pwm:Net_183\
	\Pwm:Net_181\
	\Uart:Net_1257\
	\Uart:uncfg_rx_irq\
	\Uart:Net_1099\
	\Uart:Net_1258\
	Net_208
	Net_209
	Net_218
	Net_219
	Net_220
	Net_221
	Net_222
	Net_223
	Net_224

    Synthesized names
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_31\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_30\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_29\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_28\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_27\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_26\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_25\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_24\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_23\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_22\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_21\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_20\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_19\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_18\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_17\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_16\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_15\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_14\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_13\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_12\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_11\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_10\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_9\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_8\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_7\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_6\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_5\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_4\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_3\
	\Pwm:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 143 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to Net_443
Aliasing one to tmpOE__Blue_net_0
Aliasing tmpOE__Green_net_0 to tmpOE__Blue_net_0
Aliasing \Pwm:Net_180\ to Net_443
Aliasing \Pwm:PWMUDB:hwCapture\ to Net_443
Aliasing \Pwm:Net_178\ to Net_443
Aliasing \Pwm:PWMUDB:trig_out\ to tmpOE__Blue_net_0
Aliasing \Pwm:PWMUDB:runmode_enable\\S\ to Net_443
Aliasing \Pwm:Net_179\ to tmpOE__Blue_net_0
Aliasing \Pwm:PWMUDB:ltch_kill_reg\\R\ to \Pwm:PWMUDB:runmode_enable\\R\
Aliasing \Pwm:PWMUDB:ltch_kill_reg\\S\ to Net_443
Aliasing \Pwm:PWMUDB:km_tc\ to Net_443
Aliasing \Pwm:PWMUDB:min_kill_reg\\R\ to \Pwm:PWMUDB:runmode_enable\\R\
Aliasing \Pwm:PWMUDB:min_kill_reg\\S\ to Net_443
Aliasing \Pwm:PWMUDB:final_kill\ to tmpOE__Blue_net_0
Aliasing \Pwm:PWMUDB:dith_count_1\\R\ to \Pwm:PWMUDB:runmode_enable\\R\
Aliasing \Pwm:PWMUDB:dith_count_1\\S\ to Net_443
Aliasing \Pwm:PWMUDB:dith_count_0\\R\ to \Pwm:PWMUDB:runmode_enable\\R\
Aliasing \Pwm:PWMUDB:dith_count_0\\S\ to Net_443
Aliasing \Pwm:PWMUDB:cs_addr_0\ to \Pwm:PWMUDB:runmode_enable\\R\
Aliasing \Pwm:PWMUDB:pwm_temp\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:a_23\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:a_22\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:a_21\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:a_20\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:a_19\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:a_18\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:a_17\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:a_16\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:a_15\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:a_14\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:a_13\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:a_12\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:a_11\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:a_10\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:a_9\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:a_8\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:a_7\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:a_6\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:a_5\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:a_4\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:a_3\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:a_2\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Blue_net_0
Aliasing \Uart:select_s_wire\ to Net_443
Aliasing \Uart:sclk_s_wire\ to Net_443
Aliasing \Uart:mosi_s_wire\ to Net_443
Aliasing \Uart:miso_m_wire\ to Net_443
Aliasing \Uart:tmpOE__tx_net_0\ to tmpOE__Blue_net_0
Aliasing \Uart:tmpOE__rx_net_0\ to tmpOE__Blue_net_0
Aliasing \Uart:cts_wire\ to Net_443
Removing Rhs of wire Net_715[3] = \Pwm:PWMUDB:pwm1_i_reg\[116]
Removing Lhs of wire zero[7] = Net_443[0]
Removing Lhs of wire one[8] = tmpOE__Blue_net_0[2]
Removing Lhs of wire tmpOE__Green_net_0[11] = tmpOE__Blue_net_0[2]
Removing Rhs of wire Net_230[12] = \Pwm:PWMUDB:pwm2_i_reg\[118]
Removing Lhs of wire \Pwm:Net_68\[20] = Net_444[325]
Removing Lhs of wire \Pwm:PWMUDB:ctrl_enable\[31] = \Pwm:PWMUDB:control_7\[23]
Removing Lhs of wire \Pwm:Net_180\[39] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:hwCapture\[42] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:hwEnable\[43] = \Pwm:PWMUDB:control_7\[23]
Removing Lhs of wire \Pwm:Net_178\[45] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:trig_out\[48] = tmpOE__Blue_net_0[2]
Removing Lhs of wire \Pwm:PWMUDB:runmode_enable\\R\[50] = \Pwm:Net_186\[51]
Removing Lhs of wire \Pwm:Net_186\[51] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:runmode_enable\\S\[52] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:final_enable\[53] = \Pwm:PWMUDB:runmode_enable\[49]
Removing Lhs of wire \Pwm:Net_179\[56] = tmpOE__Blue_net_0[2]
Removing Lhs of wire \Pwm:PWMUDB:ltch_kill_reg\\R\[58] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:ltch_kill_reg\\S\[59] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:km_tc\[60] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:min_kill_reg\\R\[61] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:min_kill_reg\\S\[62] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:final_kill\[65] = tmpOE__Blue_net_0[2]
Removing Lhs of wire \Pwm:PWMUDB:add_vi_vv_MODGEN_1_1\[68] = \Pwm:PWMUDB:MODULE_1:g2:a0:s_1\[284]
Removing Lhs of wire \Pwm:PWMUDB:add_vi_vv_MODGEN_1_0\[70] = \Pwm:PWMUDB:MODULE_1:g2:a0:s_0\[285]
Removing Lhs of wire \Pwm:PWMUDB:dith_count_1\\R\[71] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:dith_count_1\\S\[72] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:dith_count_0\\R\[73] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:dith_count_0\\S\[74] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:cs_addr_2\[76] = \Pwm:PWMUDB:tc_i\[55]
Removing Lhs of wire \Pwm:PWMUDB:cs_addr_1\[77] = \Pwm:PWMUDB:runmode_enable\[49]
Removing Lhs of wire \Pwm:PWMUDB:cs_addr_0\[78] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:compare1\[112] = \Pwm:PWMUDB:cmp1_less\[82]
Removing Lhs of wire \Pwm:PWMUDB:compare2\[113] = \Pwm:PWMUDB:cmp2_less\[85]
Removing Lhs of wire \Pwm:PWMUDB:pwm_temp\[123] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:a_23\[166] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:a_22\[167] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:a_21\[168] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:a_20\[169] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:a_19\[170] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:a_18\[171] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:a_17\[172] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:a_16\[173] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:a_15\[174] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:a_14\[175] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:a_13\[176] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:a_12\[177] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:a_11\[178] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:a_10\[179] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:a_9\[180] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:a_8\[181] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:a_7\[182] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:a_6\[183] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:a_5\[184] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:a_4\[185] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:a_3\[186] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:a_2\[187] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:a_1\[188] = \Pwm:PWMUDB:MODIN1_1\[189]
Removing Lhs of wire \Pwm:PWMUDB:MODIN1_1\[189] = \Pwm:PWMUDB:dith_count_1\[67]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:a_0\[190] = \Pwm:PWMUDB:MODIN1_0\[191]
Removing Lhs of wire \Pwm:PWMUDB:MODIN1_0\[191] = \Pwm:PWMUDB:dith_count_0\[69]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[323] = tmpOE__Blue_net_0[2]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[324] = tmpOE__Blue_net_0[2]
Removing Lhs of wire \Uart:select_s_wire\[336] = Net_443[0]
Removing Rhs of wire \Uart:rx_wire\[337] = \Uart:Net_1268\[338]
Removing Lhs of wire \Uart:Net_1170\[341] = Net_211[333]
Removing Lhs of wire \Uart:sclk_s_wire\[342] = Net_443[0]
Removing Lhs of wire \Uart:mosi_s_wire\[343] = Net_443[0]
Removing Lhs of wire \Uart:miso_m_wire\[344] = Net_443[0]
Removing Lhs of wire \Uart:tmpOE__tx_net_0\[346] = tmpOE__Blue_net_0[2]
Removing Lhs of wire \Uart:tmpOE__rx_net_0\[356] = tmpOE__Blue_net_0[2]
Removing Lhs of wire \Uart:cts_wire\[360] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:prevCapture\\D\[385] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:trig_last\\D\[386] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:pwm_i_reg\\D\[392] = \Pwm:PWMUDB:pwm_i\[115]
Removing Lhs of wire \Pwm:PWMUDB:pwm1_i_reg\\D\[393] = \Pwm:PWMUDB:pwm1_i\[117]
Removing Lhs of wire \Pwm:PWMUDB:pwm2_i_reg\\D\[394] = \Pwm:PWMUDB:pwm2_i\[119]

------------------------------------------------------
Aliased 0 equations, 77 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_443' (cost = 0):
Net_443 <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Blue_net_0' (cost = 0):
tmpOE__Blue_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\Pwm:PWMUDB:cmp1\' (cost = 0):
\Pwm:PWMUDB:cmp1\ <= (\Pwm:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Pwm:PWMUDB:cmp2\' (cost = 0):
\Pwm:PWMUDB:cmp2\ <= (\Pwm:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Pwm:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Pwm:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\Pwm:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \Pwm:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Pwm:PWMUDB:dith_count_1\ and \Pwm:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Pwm:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\Pwm:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \Pwm:PWMUDB:dith_count_0\ and \Pwm:PWMUDB:dith_count_1\)
	OR (not \Pwm:PWMUDB:dith_count_1\ and \Pwm:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 27 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Pwm:PWMUDB:final_capture\ to Net_443
Aliasing \Pwm:PWMUDB:pwm_i\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_443
Aliasing \Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_443
Aliasing \Pwm:PWMUDB:min_kill_reg\\D\ to tmpOE__Blue_net_0
Aliasing \Pwm:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Blue_net_0
Removing Lhs of wire \Pwm:PWMUDB:final_capture\[80] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:pwm_i\[115] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[294] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[304] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[314] = Net_443[0]
Removing Lhs of wire \Pwm:PWMUDB:min_kill_reg\\D\[384] = tmpOE__Blue_net_0[2]
Removing Lhs of wire \Pwm:PWMUDB:runmode_enable\\D\[387] = \Pwm:PWMUDB:control_7\[23]
Removing Lhs of wire \Pwm:PWMUDB:ltch_kill_reg\\D\[389] = tmpOE__Blue_net_0[2]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\black\OneDrive\Documents\PSoC Creator\BLE_Temperature_Measurement01\uart test.cydsn\uart test.cyprj" -dcpsoc3 "uart test.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.779ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Friday, 09 March 2018 18:30:38
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\black\OneDrive\Documents\PSoC Creator\BLE_Temperature_Measurement01\uart test.cydsn\uart test.cyprj -d CYBLE-222014-01 uart test.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_443
    Removed wire end \Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_443
    Removed wire end \Pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_443
    Converted constant MacroCell: \Pwm:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Pwm:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Pwm:PWMUDB:pwm_i_reg\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 1: Automatic-assigning  clock 'Uart_Clk'. Signal=Net_211_ff1
    Digital Clock 0: Automatic-assigning  clock 'Pwm_Clk'. Fanout=1, Signal=Net_444_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Pwm:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: Blue(0), Green(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Blue(0)__PA ,
            pin_input => Net_715 ,
            pad => Blue(0)_PAD );

    Pin : Name = Green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Green(0)__PA ,
            pin_input => Net_230 ,
            pad => Green(0)_PAD );

    Pin : Name = \Uart:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Uart:tx(0)\__PA ,
            pin_input => \Uart:tx_wire\ ,
            pad => \Uart:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Uart:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Uart:rx(0)\__PA ,
            fb => \Uart:rx_wire\ ,
            pad => \Uart:rx(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Pwm:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_444_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pwm:PWMUDB:control_7\
        );
        Output = \Pwm:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_715, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_444_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pwm:PWMUDB:runmode_enable\ * \Pwm:PWMUDB:cmp1_less\
        );
        Output = Net_715 (fanout=1)

    MacroCell: Name=Net_230, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_444_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pwm:PWMUDB:runmode_enable\ * \Pwm:PWMUDB:cmp2_less\
        );
        Output = Net_230 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Pwm:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_444_digital ,
            cs_addr_2 => \Pwm:PWMUDB:tc_i\ ,
            cs_addr_1 => \Pwm:PWMUDB:runmode_enable\ ,
            cl0_comb => \Pwm:PWMUDB:cmp1_less\ ,
            z0_comb => \Pwm:PWMUDB:tc_i\ ,
            cl1_comb => \Pwm:PWMUDB:cmp2_less\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Pwm:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_444_digital ,
            control_7 => \Pwm:PWMUDB:control_7\ ,
            control_6 => \Pwm:PWMUDB:control_6\ ,
            control_5 => \Pwm:PWMUDB:control_5\ ,
            control_4 => \Pwm:PWMUDB:control_4\ ,
            control_3 => \Pwm:PWMUDB:control_3\ ,
            control_2 => \Pwm:PWMUDB:control_2\ ,
            control_1 => \Pwm:PWMUDB:control_1\ ,
            control_0 => \Pwm:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Rx_Int
        PORT MAP (
            interrupt => Net_210 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :    6 :   10 :   16 : 37.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
BLE                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
Pre-configured Blocks         :    1 :    3 :    4 : 25.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.046ms
Tech Mapping phase: Elapsed time ==> 0s.068ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
\Uart:tx(0)\                        : [IOP=(0)][IoId=(5)]                
\Uart:rx(0)\                        : [IOP=(0)][IoId=(4)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\Uart:SCB\                          : SCB_[FFB(SCB,0)]                   
Blue(0)                             : [IOP=(1)][IoId=(4)]                
Green(0)                            : [IOP=(1)][IoId=(5)]                

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.0812254s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.215ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0006410 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :    7 :    8 :  12.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.00
                   Pterms :            3.00
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       4.00 :       3.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_230, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_444_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pwm:PWMUDB:runmode_enable\ * \Pwm:PWMUDB:cmp2_less\
        );
        Output = Net_230 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Pwm:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_444_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pwm:PWMUDB:control_7\
        );
        Output = \Pwm:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_715, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_444_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Pwm:PWMUDB:runmode_enable\ * \Pwm:PWMUDB:cmp1_less\
        );
        Output = Net_715 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Pwm:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_444_digital ,
        cs_addr_2 => \Pwm:PWMUDB:tc_i\ ,
        cs_addr_1 => \Pwm:PWMUDB:runmode_enable\ ,
        cl0_comb => \Pwm:PWMUDB:cmp1_less\ ,
        z0_comb => \Pwm:PWMUDB:tc_i\ ,
        cl1_comb => \Pwm:PWMUDB:cmp2_less\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Pwm:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_444_digital ,
        control_7 => \Pwm:PWMUDB:control_7\ ,
        control_6 => \Pwm:PWMUDB:control_6\ ,
        control_5 => \Pwm:PWMUDB:control_5\ ,
        control_4 => \Pwm:PWMUDB:control_4\ ,
        control_3 => \Pwm:PWMUDB:control_3\ ,
        control_2 => \Pwm:PWMUDB:control_2\ ,
        control_1 => \Pwm:PWMUDB:control_1\ ,
        control_0 => \Pwm:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =Rx_Int
        PORT MAP (
            interrupt => Net_210 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = \Uart:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Uart:rx(0)\__PA ,
        fb => \Uart:rx_wire\ ,
        pad => \Uart:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \Uart:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Uart:tx(0)\__PA ,
        pin_input => \Uart:tx_wire\ ,
        pad => \Uart:tx(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = Blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Blue(0)__PA ,
        pin_input => Net_715 ,
        pad => Blue(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Green(0)__PA ,
        pin_input => Net_230 ,
        pad => Green(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_1 => Net_211_ff1 ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\Uart:SCB\
        PORT MAP (
            clock => Net_211_ff1 ,
            interrupt => Net_210 ,
            uart_rx => \Uart:rx_wire\ ,
            uart_tx => \Uart:tx_wire\ ,
            uart_rts => \Uart:rts_wire\ ,
            mosi_m => \Uart:mosi_m_wire\ ,
            select_m_3 => \Uart:select_m_wire_3\ ,
            select_m_2 => \Uart:select_m_wire_2\ ,
            select_m_1 => \Uart:select_m_wire_1\ ,
            select_m_0 => \Uart:select_m_wire_0\ ,
            sclk_m => \Uart:sclk_m_wire\ ,
            miso_s => \Uart:miso_s_wire\ ,
            tr_tx_req => Net_213 ,
            tr_rx_req => Net_212 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_444_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
BLE group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+-------------------
   0 |   4 |     * |      NONE |     HI_Z_DIGITAL | \Uart:rx(0)\ | FB(\Uart:rx_wire\)
     |   5 |     * |      NONE |         CMOS_OUT | \Uart:tx(0)\ | In(\Uart:tx_wire\)
-----+-----+-------+-----------+------------------+--------------+-------------------
   1 |   4 |       |      NONE |         CMOS_OUT |      Blue(0) | In(Net_715)
     |   5 |       |      NONE |         CMOS_OUT |     Green(0) | In(Net_230)
-------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 0s.533ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc4/3/256dma/route_arch-rrg.cydata" --vh2-path "uart test_r.vh2" --pcf-path "uart test.pco" --des-name "uart test" --dsf-path "uart test.dsf" --sdc-path "uart test.sdc" --lib-path "uart test_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.585ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.184ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in uart test_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.200ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.115ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.115ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.102ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.102ms
API generation phase: Elapsed time ==> 1s.153ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
