Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Wed Nov 29 16:22:12 2017
| Host             : DESKTOP-65L7E3F running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.216 |
| Dynamic (W)              | 0.118 |
| Device Static (W)        | 0.097 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.0  |
| Junction Temperature (C) | 26.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.006 |        6 |       --- |             --- |
| Slice Logic              |     0.002 |     4249 |       --- |             --- |
|   LUT as Logic           |     0.001 |     1220 |     63400 |            1.92 |
|   LUT as Distributed RAM |    <0.001 |     1274 |     19000 |            6.71 |
|   CARRY4                 |    <0.001 |       80 |     15850 |            0.50 |
|   Register               |    <0.001 |      589 |    126800 |            0.46 |
|   F7/F8 Muxes            |    <0.001 |      770 |     63400 |            1.21 |
|   LUT as Shift Register  |     0.000 |        6 |     19000 |            0.03 |
|   Others                 |     0.000 |       34 |       --- |             --- |
| Signals                  |     0.004 |     2293 |       --- |             --- |
| MMCM                     |     0.106 |        1 |         6 |           16.67 |
| I/O                      |    <0.001 |       45 |       210 |           21.43 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.216 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.028 |       0.013 |      0.015 |
| Vccaux    |       1.800 |     0.077 |       0.059 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+----------------+-----------------+
| Clock       | Domain         | Constraint (ns) |
+-------------+----------------+-----------------+
| clkfbout    | clkdv/clkfbout |            10.0 |
| clkout0     | clkdv/clkout0  |            10.0 |
| clkout3     | clkdv/clkout3  |            80.0 |
| sys_clk_pin | clk            |            10.0 |
+-------------+----------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| top                           |     0.118 |
|   accel                       |     0.002 |
|     accel                     |     0.002 |
|       ADXL_Control            |     0.002 |
|         SPI_Interface         |    <0.001 |
|       Accel_Calculation       |    <0.001 |
|   clkdv                       |     0.107 |
|   display                     |     0.004 |
|     bmem                      |     0.002 |
|       mem_reg_0_255_0_0       |    <0.001 |
|       mem_reg_0_255_10_10     |    <0.001 |
|       mem_reg_0_255_11_11     |    <0.001 |
|       mem_reg_0_255_1_1       |    <0.001 |
|       mem_reg_0_255_2_2       |    <0.001 |
|       mem_reg_0_255_3_3       |    <0.001 |
|       mem_reg_0_255_4_4       |    <0.001 |
|       mem_reg_0_255_5_5       |    <0.001 |
|       mem_reg_0_255_6_6       |    <0.001 |
|       mem_reg_0_255_7_7       |    <0.001 |
|       mem_reg_0_255_8_8       |    <0.001 |
|       mem_reg_0_255_9_9       |    <0.001 |
|       mem_reg_1024_1279_0_0   |    <0.001 |
|       mem_reg_1024_1279_10_10 |    <0.001 |
|       mem_reg_1024_1279_11_11 |    <0.001 |
|       mem_reg_1024_1279_1_1   |    <0.001 |
|       mem_reg_1024_1279_2_2   |    <0.001 |
|       mem_reg_1024_1279_3_3   |    <0.001 |
|       mem_reg_1024_1279_4_4   |    <0.001 |
|       mem_reg_1024_1279_5_5   |    <0.001 |
|       mem_reg_1024_1279_6_6   |    <0.001 |
|       mem_reg_1024_1279_7_7   |    <0.001 |
|       mem_reg_1024_1279_8_8   |    <0.001 |
|       mem_reg_1024_1279_9_9   |    <0.001 |
|       mem_reg_1280_1535_0_0   |    <0.001 |
|       mem_reg_1280_1535_10_10 |    <0.001 |
|       mem_reg_1280_1535_11_11 |    <0.001 |
|       mem_reg_1280_1535_1_1   |    <0.001 |
|       mem_reg_1280_1535_2_2   |    <0.001 |
|       mem_reg_1280_1535_3_3   |    <0.001 |
|       mem_reg_1280_1535_4_4   |    <0.001 |
|       mem_reg_1280_1535_5_5   |    <0.001 |
|       mem_reg_1280_1535_6_6   |    <0.001 |
|       mem_reg_1280_1535_7_7   |    <0.001 |
|       mem_reg_1280_1535_8_8   |    <0.001 |
|       mem_reg_1280_1535_9_9   |    <0.001 |
|       mem_reg_1536_1791_0_0   |    <0.001 |
|       mem_reg_1536_1791_10_10 |    <0.001 |
|       mem_reg_1536_1791_11_11 |    <0.001 |
|       mem_reg_1536_1791_1_1   |    <0.001 |
|       mem_reg_1536_1791_2_2   |    <0.001 |
|       mem_reg_1536_1791_3_3   |    <0.001 |
|       mem_reg_1536_1791_4_4   |    <0.001 |
|       mem_reg_1536_1791_5_5   |    <0.001 |
|       mem_reg_1536_1791_6_6   |    <0.001 |
|       mem_reg_1536_1791_7_7   |    <0.001 |
|       mem_reg_1536_1791_8_8   |    <0.001 |
|       mem_reg_1536_1791_9_9   |    <0.001 |
|       mem_reg_1792_2047_0_0   |    <0.001 |
|       mem_reg_1792_2047_10_10 |    <0.001 |
|       mem_reg_1792_2047_11_11 |    <0.001 |
|       mem_reg_1792_2047_1_1   |    <0.001 |
|       mem_reg_1792_2047_2_2   |    <0.001 |
|       mem_reg_1792_2047_3_3   |    <0.001 |
|       mem_reg_1792_2047_4_4   |    <0.001 |
|       mem_reg_1792_2047_5_5   |    <0.001 |
|       mem_reg_1792_2047_6_6   |    <0.001 |
|       mem_reg_1792_2047_7_7   |    <0.001 |
|       mem_reg_1792_2047_8_8   |    <0.001 |
|       mem_reg_1792_2047_9_9   |    <0.001 |
|       mem_reg_256_511_0_0     |    <0.001 |
|       mem_reg_256_511_10_10   |    <0.001 |
|       mem_reg_256_511_11_11   |    <0.001 |
|       mem_reg_256_511_1_1     |    <0.001 |
|       mem_reg_256_511_2_2     |    <0.001 |
|       mem_reg_256_511_3_3     |    <0.001 |
|       mem_reg_256_511_4_4     |    <0.001 |
|       mem_reg_256_511_5_5     |    <0.001 |
|       mem_reg_256_511_6_6     |    <0.001 |
|       mem_reg_256_511_7_7     |    <0.001 |
|       mem_reg_256_511_8_8     |    <0.001 |
|       mem_reg_256_511_9_9     |    <0.001 |
|       mem_reg_512_767_0_0     |    <0.001 |
|       mem_reg_512_767_10_10   |    <0.001 |
|       mem_reg_512_767_11_11   |    <0.001 |
|       mem_reg_512_767_1_1     |    <0.001 |
|       mem_reg_512_767_2_2     |    <0.001 |
|       mem_reg_512_767_3_3     |    <0.001 |
|       mem_reg_512_767_4_4     |    <0.001 |
|       mem_reg_512_767_5_5     |    <0.001 |
|       mem_reg_512_767_6_6     |    <0.001 |
|       mem_reg_512_767_7_7     |    <0.001 |
|       mem_reg_512_767_8_8     |    <0.001 |
|       mem_reg_512_767_9_9     |    <0.001 |
|       mem_reg_768_1023_0_0    |    <0.001 |
|       mem_reg_768_1023_10_10  |    <0.001 |
|       mem_reg_768_1023_11_11  |    <0.001 |
|       mem_reg_768_1023_1_1    |    <0.001 |
|       mem_reg_768_1023_2_2    |    <0.001 |
|       mem_reg_768_1023_3_3    |    <0.001 |
|       mem_reg_768_1023_4_4    |    <0.001 |
|       mem_reg_768_1023_5_5    |    <0.001 |
|       mem_reg_768_1023_6_6    |    <0.001 |
|       mem_reg_768_1023_7_7    |    <0.001 |
|       mem_reg_768_1023_8_8    |    <0.001 |
|       mem_reg_768_1023_9_9    |    <0.001 |
|     myvgatimer                |     0.002 |
|       xy                      |     0.002 |
|   imem                        |     0.002 |
|     mem_reg_0_63_0_2          |    <0.001 |
|     mem_reg_0_63_12_14        |    <0.001 |
|     mem_reg_0_63_15_17        |    <0.001 |
|     mem_reg_0_63_18_20        |    <0.001 |
|     mem_reg_0_63_21_23        |    <0.001 |
|     mem_reg_0_63_24_26        |    <0.001 |
|     mem_reg_0_63_27_29        |    <0.001 |
|     mem_reg_0_63_30_30        |    <0.001 |
|     mem_reg_0_63_31_31        |    <0.001 |
|     mem_reg_0_63_3_5          |    <0.001 |
|     mem_reg_0_63_6_8          |    <0.001 |
|     mem_reg_0_63_9_11         |    <0.001 |
|     mem_reg_128_191_0_2       |    <0.001 |
|     mem_reg_128_191_12_14     |    <0.001 |
|     mem_reg_128_191_15_17     |    <0.001 |
|     mem_reg_128_191_18_20     |    <0.001 |
|     mem_reg_128_191_21_23     |    <0.001 |
|     mem_reg_128_191_24_26     |    <0.001 |
|     mem_reg_128_191_27_29     |    <0.001 |
|     mem_reg_128_191_30_30     |    <0.001 |
|     mem_reg_128_191_31_31     |    <0.001 |
|     mem_reg_128_191_3_5       |    <0.001 |
|     mem_reg_128_191_6_8       |    <0.001 |
|     mem_reg_128_191_9_11      |    <0.001 |
|     mem_reg_192_255_0_2       |    <0.001 |
|     mem_reg_192_255_12_14     |    <0.001 |
|     mem_reg_192_255_15_17     |    <0.001 |
|     mem_reg_192_255_18_20     |    <0.001 |
|     mem_reg_192_255_21_23     |    <0.001 |
|     mem_reg_192_255_24_26     |    <0.001 |
|     mem_reg_192_255_27_29     |    <0.001 |
|     mem_reg_192_255_30_30     |    <0.001 |
|     mem_reg_192_255_31_31     |    <0.001 |
|     mem_reg_192_255_3_5       |    <0.001 |
|     mem_reg_192_255_6_8       |    <0.001 |
|     mem_reg_192_255_9_11      |    <0.001 |
|     mem_reg_64_127_0_2        |    <0.001 |
|     mem_reg_64_127_12_14      |    <0.001 |
|     mem_reg_64_127_15_17      |    <0.001 |
|     mem_reg_64_127_18_20      |    <0.001 |
|     mem_reg_64_127_21_23      |    <0.001 |
|     mem_reg_64_127_24_26      |    <0.001 |
|     mem_reg_64_127_27_29      |    <0.001 |
|     mem_reg_64_127_30_30      |    <0.001 |
|     mem_reg_64_127_31_31      |    <0.001 |
|     mem_reg_64_127_3_5        |    <0.001 |
|     mem_reg_64_127_6_8        |    <0.001 |
|     mem_reg_64_127_9_11       |    <0.001 |
|   keyboard                    |    <0.001 |
|   memIO                       |    <0.001 |
|     datamem                   |    <0.001 |
|       mem_reg_0_255_0_0       |    <0.001 |
|       mem_reg_0_255_10_10     |    <0.001 |
|       mem_reg_0_255_11_11     |    <0.001 |
|       mem_reg_0_255_12_12     |    <0.001 |
|       mem_reg_0_255_13_13     |    <0.001 |
|       mem_reg_0_255_14_14     |    <0.001 |
|       mem_reg_0_255_15_15     |    <0.001 |
|       mem_reg_0_255_16_16     |    <0.001 |
|       mem_reg_0_255_17_17     |    <0.001 |
|       mem_reg_0_255_18_18     |    <0.001 |
|       mem_reg_0_255_19_19     |    <0.001 |
|       mem_reg_0_255_1_1       |    <0.001 |
|       mem_reg_0_255_20_20     |    <0.001 |
|       mem_reg_0_255_21_21     |    <0.001 |
|       mem_reg_0_255_22_22     |    <0.001 |
|       mem_reg_0_255_23_23     |    <0.001 |
|       mem_reg_0_255_24_24     |    <0.001 |
|       mem_reg_0_255_25_25     |    <0.001 |
|       mem_reg_0_255_26_26     |    <0.001 |
|       mem_reg_0_255_27_27     |    <0.001 |
|       mem_reg_0_255_28_28     |    <0.001 |
|       mem_reg_0_255_29_29     |    <0.001 |
|       mem_reg_0_255_2_2       |    <0.001 |
|       mem_reg_0_255_30_30     |    <0.001 |
|       mem_reg_0_255_31_31     |    <0.001 |
|       mem_reg_0_255_3_3       |    <0.001 |
|       mem_reg_0_255_4_4       |    <0.001 |
|       mem_reg_0_255_5_5       |    <0.001 |
|       mem_reg_0_255_6_6       |    <0.001 |
|       mem_reg_0_255_7_7       |    <0.001 |
|       mem_reg_0_255_8_8       |    <0.001 |
|       mem_reg_0_255_9_9       |    <0.001 |
|       mem_reg_256_511_0_0     |    <0.001 |
|       mem_reg_256_511_10_10   |    <0.001 |
|       mem_reg_256_511_11_11   |    <0.001 |
|       mem_reg_256_511_12_12   |    <0.001 |
|       mem_reg_256_511_13_13   |    <0.001 |
|       mem_reg_256_511_14_14   |    <0.001 |
|       mem_reg_256_511_15_15   |    <0.001 |
|       mem_reg_256_511_16_16   |    <0.001 |
|       mem_reg_256_511_17_17   |    <0.001 |
|       mem_reg_256_511_18_18   |    <0.001 |
|       mem_reg_256_511_19_19   |    <0.001 |
|       mem_reg_256_511_1_1     |    <0.001 |
|       mem_reg_256_511_20_20   |    <0.001 |
|       mem_reg_256_511_21_21   |    <0.001 |
|       mem_reg_256_511_22_22   |    <0.001 |
|       mem_reg_256_511_23_23   |    <0.001 |
|       mem_reg_256_511_24_24   |    <0.001 |
|       mem_reg_256_511_25_25   |    <0.001 |
|       mem_reg_256_511_26_26   |    <0.001 |
|       mem_reg_256_511_27_27   |    <0.001 |
|       mem_reg_256_511_28_28   |    <0.001 |
|       mem_reg_256_511_29_29   |    <0.001 |
|       mem_reg_256_511_2_2     |    <0.001 |
|       mem_reg_256_511_30_30   |    <0.001 |
|       mem_reg_256_511_31_31   |    <0.001 |
|       mem_reg_256_511_3_3     |    <0.001 |
|       mem_reg_256_511_4_4     |    <0.001 |
|       mem_reg_256_511_5_5     |    <0.001 |
|       mem_reg_256_511_6_6     |    <0.001 |
|       mem_reg_256_511_7_7     |    <0.001 |
|       mem_reg_256_511_8_8     |    <0.001 |
|       mem_reg_256_511_9_9     |    <0.001 |
|       mem_reg_512_767_0_0     |    <0.001 |
|       mem_reg_512_767_10_10   |    <0.001 |
|       mem_reg_512_767_11_11   |    <0.001 |
|       mem_reg_512_767_12_12   |    <0.001 |
|       mem_reg_512_767_13_13   |    <0.001 |
|       mem_reg_512_767_14_14   |    <0.001 |
|       mem_reg_512_767_15_15   |    <0.001 |
|       mem_reg_512_767_16_16   |    <0.001 |
|       mem_reg_512_767_17_17   |    <0.001 |
|       mem_reg_512_767_18_18   |    <0.001 |
|       mem_reg_512_767_19_19   |    <0.001 |
|       mem_reg_512_767_1_1     |    <0.001 |
|       mem_reg_512_767_20_20   |    <0.001 |
|       mem_reg_512_767_21_21   |    <0.001 |
|       mem_reg_512_767_22_22   |    <0.001 |
|       mem_reg_512_767_23_23   |    <0.001 |
|       mem_reg_512_767_24_24   |    <0.001 |
|       mem_reg_512_767_25_25   |    <0.001 |
|       mem_reg_512_767_26_26   |    <0.001 |
|       mem_reg_512_767_27_27   |    <0.001 |
|       mem_reg_512_767_28_28   |    <0.001 |
|       mem_reg_512_767_29_29   |    <0.001 |
|       mem_reg_512_767_2_2     |    <0.001 |
|       mem_reg_512_767_30_30   |    <0.001 |
|       mem_reg_512_767_31_31   |    <0.001 |
|       mem_reg_512_767_3_3     |    <0.001 |
|       mem_reg_512_767_4_4     |    <0.001 |
|       mem_reg_512_767_5_5     |    <0.001 |
|       mem_reg_512_767_6_6     |    <0.001 |
|       mem_reg_512_767_7_7     |    <0.001 |
|       mem_reg_512_767_8_8     |    <0.001 |
|       mem_reg_512_767_9_9     |    <0.001 |
|       mem_reg_768_1023_0_0    |    <0.001 |
|       mem_reg_768_1023_10_10  |    <0.001 |
|       mem_reg_768_1023_11_11  |    <0.001 |
|       mem_reg_768_1023_12_12  |    <0.001 |
|       mem_reg_768_1023_13_13  |    <0.001 |
|       mem_reg_768_1023_14_14  |    <0.001 |
|       mem_reg_768_1023_15_15  |    <0.001 |
|       mem_reg_768_1023_16_16  |    <0.001 |
|       mem_reg_768_1023_17_17  |    <0.001 |
|       mem_reg_768_1023_18_18  |    <0.001 |
|       mem_reg_768_1023_19_19  |    <0.001 |
|       mem_reg_768_1023_1_1    |    <0.001 |
|       mem_reg_768_1023_20_20  |    <0.001 |
|       mem_reg_768_1023_21_21  |    <0.001 |
|       mem_reg_768_1023_22_22  |    <0.001 |
|       mem_reg_768_1023_23_23  |    <0.001 |
|       mem_reg_768_1023_24_24  |    <0.001 |
|       mem_reg_768_1023_25_25  |    <0.001 |
|       mem_reg_768_1023_26_26  |    <0.001 |
|       mem_reg_768_1023_27_27  |    <0.001 |
|       mem_reg_768_1023_28_28  |    <0.001 |
|       mem_reg_768_1023_29_29  |    <0.001 |
|       mem_reg_768_1023_2_2    |    <0.001 |
|       mem_reg_768_1023_30_30  |    <0.001 |
|       mem_reg_768_1023_31_31  |    <0.001 |
|       mem_reg_768_1023_3_3    |    <0.001 |
|       mem_reg_768_1023_4_4    |    <0.001 |
|       mem_reg_768_1023_5_5    |    <0.001 |
|       mem_reg_768_1023_6_6    |    <0.001 |
|       mem_reg_768_1023_7_7    |    <0.001 |
|       mem_reg_768_1023_8_8    |    <0.001 |
|       mem_reg_768_1023_9_9    |    <0.001 |
|     scrmem                    |    <0.001 |
|       mem_reg_0_127_0_0       |    <0.001 |
|       mem_reg_0_127_1_1       |    <0.001 |
|       mem_reg_0_127_2_2       |    <0.001 |
|       mem_reg_0_127_3_3       |    <0.001 |
|       mem_reg_0_15_0_0        |    <0.001 |
|       mem_reg_0_15_0_0__0     |    <0.001 |
|       mem_reg_0_15_0_0__1     |    <0.001 |
|       mem_reg_0_15_0_0__2     |    <0.001 |
|       mem_reg_0_31_0_0        |    <0.001 |
|       mem_reg_0_31_0_0__0     |    <0.001 |
|       mem_reg_0_31_0_0__1     |    <0.001 |
|       mem_reg_0_31_0_0__2     |    <0.001 |
|       mem_reg_1024_1151_0_0   |    <0.001 |
|       mem_reg_1024_1151_1_1   |    <0.001 |
|       mem_reg_1024_1151_2_2   |    <0.001 |
|       mem_reg_1024_1151_3_3   |    <0.001 |
|       mem_reg_128_255_0_0     |    <0.001 |
|       mem_reg_128_255_1_1     |    <0.001 |
|       mem_reg_128_255_2_2     |    <0.001 |
|       mem_reg_128_255_3_3     |    <0.001 |
|       mem_reg_256_383_0_0     |    <0.001 |
|       mem_reg_256_383_1_1     |    <0.001 |
|       mem_reg_256_383_2_2     |    <0.001 |
|       mem_reg_256_383_3_3     |    <0.001 |
|       mem_reg_384_511_0_0     |    <0.001 |
|       mem_reg_384_511_1_1     |    <0.001 |
|       mem_reg_384_511_2_2     |    <0.001 |
|       mem_reg_384_511_3_3     |    <0.001 |
|       mem_reg_512_639_0_0     |    <0.001 |
|       mem_reg_512_639_1_1     |    <0.001 |
|       mem_reg_512_639_2_2     |    <0.001 |
|       mem_reg_512_639_3_3     |    <0.001 |
|       mem_reg_640_767_0_0     |    <0.001 |
|       mem_reg_640_767_1_1     |    <0.001 |
|       mem_reg_640_767_2_2     |    <0.001 |
|       mem_reg_640_767_3_3     |    <0.001 |
|       mem_reg_768_895_0_0     |    <0.001 |
|       mem_reg_768_895_1_1     |    <0.001 |
|       mem_reg_768_895_2_2     |    <0.001 |
|       mem_reg_768_895_3_3     |    <0.001 |
|       mem_reg_896_1023_0_0    |    <0.001 |
|       mem_reg_896_1023_1_1    |    <0.001 |
|       mem_reg_896_1023_2_2    |    <0.001 |
|       mem_reg_896_1023_3_3    |    <0.001 |
|   mips                        |    <0.001 |
|     dp                        |    <0.001 |
|       r                       |    <0.001 |
|         rf_reg_r1_0_31_0_5    |    <0.001 |
|         rf_reg_r1_0_31_12_17  |    <0.001 |
|         rf_reg_r1_0_31_18_23  |    <0.001 |
|         rf_reg_r1_0_31_24_29  |    <0.001 |
|         rf_reg_r1_0_31_30_31  |    <0.001 |
|         rf_reg_r1_0_31_6_11   |    <0.001 |
|         rf_reg_r2_0_31_0_5    |    <0.001 |
|         rf_reg_r2_0_31_12_17  |    <0.001 |
|         rf_reg_r2_0_31_18_23  |    <0.001 |
|         rf_reg_r2_0_31_24_29  |    <0.001 |
|         rf_reg_r2_0_31_30_31  |    <0.001 |
|         rf_reg_r2_0_31_6_11   |    <0.001 |
|   p                           |    <0.001 |
|     uart                      |    <0.001 |
|       urx                     |    <0.001 |
|       utx                     |    <0.001 |
|   snd                         |    <0.001 |
+-------------------------------+-----------+


