// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        temp_dout,
        temp_empty_n,
        temp_read,
        temp_num_data_valid,
        temp_fifo_cap,
        temp1_din,
        temp1_full_n,
        temp1_write,
        temp1_num_data_valid,
        temp1_fifo_cap,
        start_out,
        start_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] temp_dout;
input   temp_empty_n;
output   temp_read;
input  [3:0] temp_num_data_valid;
input  [3:0] temp_fifo_cap;
output  [63:0] temp1_din;
input   temp1_full_n;
output   temp1_write;
input  [3:0] temp1_num_data_valid;
input  [3:0] temp1_fifo_cap;
output   start_out;
output   start_write;

reg ap_done;
reg ap_idle;
reg temp_read;
reg temp1_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [0:0] icmp_ln231_fu_339_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire   [0:0] fifo_has_next_sample_nbreadreq_fu_110_p3;
reg    ap_block_state2_pp0_stage0_iter0_grp1;
reg   [0:0] delay_line_stall_17_load_reg_514;
reg   [0:0] delay_line_stall_17_load_reg_514_pp0_iter1_reg;
reg   [0:0] and_ln297_reg_555;
reg   [0:0] fifo_has_next_sample_reg_505;
reg   [0:0] fifo_has_next_sample_reg_505_pp0_iter1_reg;
reg    ap_predicate_op76_write_state4;
reg    ap_block_state4_pp0_stage0_iter2_grp1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] control_count_17;
reg   [0:0] control_bits_17;
reg   [2:0] pf_count_12;
reg   [8:0] sample_in_read_count_17;
reg   [0:0] delay_line_stall_17;
reg    delayline_28_ce0;
reg    delayline_28_we0;
wire   [32:0] delayline_28_q0;
reg    control_delayline_17_ce0;
reg    control_delayline_17_we0;
wire   [31:0] control_delayline_17_q0;
reg    delayline_27_ce0;
reg    delayline_27_we0;
wire   [32:0] delayline_27_q0;
reg    temp_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg    temp1_blk_n;
reg   [9:0] t17_reg_146;
reg    ap_block_pp0_stage0_11001_grp1;
wire   [9:0] t_fu_217_p2;
reg   [9:0] t_reg_509;
wire   [0:0] delay_line_stall_17_load_load_fu_223_p1;
wire   [15:0] trunc_ln238_fu_227_p1;
reg   [0:0] icmp_ln231_reg_541;
reg   [0:0] icmp_ln231_reg_541_pp0_iter1_reg;
wire   [15:0] select_ln79_fu_417_p3;
reg   [15:0] select_ln79_reg_545;
wire   [15:0] select_ln79_13_fu_433_p3;
reg   [15:0] select_ln79_13_reg_550;
wire   [0:0] and_ln297_fu_485_p2;
wire   [31:0] trunc_ln300_fu_491_p1;
reg   [31:0] trunc_ln300_reg_559;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage0;
reg   [9:0] ap_phi_mux_t17_phi_fu_150_p6;
wire   [15:0] ap_phi_reg_pp0_iter0_arrayidx_0_1_0_0_0_load_i227_reg_160;
reg   [15:0] ap_phi_reg_pp0_iter1_arrayidx_0_1_0_0_0_load_i227_reg_160;
wire   [15:0] ap_phi_reg_pp0_iter0_arrayidx_0_0_0_0_0_load_i226_reg_171;
reg   [15:0] ap_phi_reg_pp0_iter1_arrayidx_0_0_0_0_0_load_i226_reg_171;
wire   [0:0] ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_valid_7_reg_182;
reg   [0:0] ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_7_reg_182;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_imag_7_reg_195;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_7_reg_195;
wire   [15:0] ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_real_7_reg_206;
reg   [15:0] ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_7_reg_206;
wire   [0:0] xor_ln251_fu_299_p2;
wire   [0:0] icmp_ln243_fu_275_p2;
wire   [2:0] add_ln247_fu_281_p2;
wire   [8:0] add_ln260_fu_315_p2;
wire   [0:0] icmp_ln256_fu_321_p2;
reg    ap_block_pp0_stage0_01001_grp1;
wire   [32:0] p_04_fu_345_p4;
wire   [31:0] zext_ln66_fu_391_p1;
wire   [32:0] p_05_fu_457_p4;
wire   [15:0] temp_tagged_mux_chain_input_sample_M_real_fu_365_p1;
wire   [0:0] control_bits_32_fu_405_p1;
wire   [15:0] temp_tagged_mux_chain_input_sample_M_imag_fu_369_p4;
wire   [0:0] temp_tagged_mux_chain_input_valid_fu_379_p3;
wire   [0:0] select_ln68_14_fu_449_p3;
wire   [15:0] select_ln68_13_fu_425_p3;
wire   [15:0] select_ln68_fu_409_p3;
wire   [0:0] valid_flag_fu_477_p3;
wire   [0:0] select_ln79_14_fu_441_p3;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_209;
reg    ap_condition_220;
reg    ap_condition_221;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 control_count_17 = 1'd0;
#0 control_bits_17 = 1'd0;
#0 pf_count_12 = 3'd0;
#0 sample_in_read_count_17 = 9'd0;
#0 delay_line_stall_17 = 1'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_delayline_28_SHIFTREG_AUTkbM #(
    .DataWidth( 33 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
delayline_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd7),
    .ce0(delayline_28_ce0),
    .we0(delayline_28_we0),
    .d0(p_04_fu_345_p4),
    .q0(delayline_28_q0)
);

fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_control_delayline_17_SHIFlbW #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
control_delayline_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd7),
    .ce0(control_delayline_17_ce0),
    .we0(control_delayline_17_we0),
    .d0(zext_ln66_fu_391_p1),
    .q0(control_delayline_17_q0)
);

fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3_delayline_28_SHIFTREG_AUTkbM #(
    .DataWidth( 33 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
delayline_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(3'd7),
    .ce0(delayline_27_ce0),
    .we0(delayline_27_we0),
    .d0(p_05_fu_457_p4),
    .q0(delayline_27_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln231_reg_541_pp0_iter1_reg == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= real_start;
        end else if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if (((fifo_has_next_sample_nbreadreq_fu_110_p3 == 1'd0) & (delay_line_stall_17_load_load_fu_223_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_arrayidx_0_0_0_0_0_load_i226_reg_171 <= 16'd0;
        end else if ((fifo_has_next_sample_nbreadreq_fu_110_p3 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_arrayidx_0_0_0_0_0_load_i226_reg_171 <= {{temp_dout[47:32]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx_0_0_0_0_0_load_i226_reg_171 <= ap_phi_reg_pp0_iter0_arrayidx_0_0_0_0_0_load_i226_reg_171;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if (((fifo_has_next_sample_nbreadreq_fu_110_p3 == 1'd0) & (delay_line_stall_17_load_load_fu_223_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_arrayidx_0_1_0_0_0_load_i227_reg_160 <= 16'd0;
        end else if ((fifo_has_next_sample_nbreadreq_fu_110_p3 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_arrayidx_0_1_0_0_0_load_i227_reg_160 <= {{temp_dout[63:48]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_arrayidx_0_1_0_0_0_load_i227_reg_160 <= ap_phi_reg_pp0_iter0_arrayidx_0_1_0_0_0_load_i227_reg_160;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if (((fifo_has_next_sample_nbreadreq_fu_110_p3 == 1'd0) & (delay_line_stall_17_load_load_fu_223_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_7_reg_195 <= 16'd0;
        end else if ((fifo_has_next_sample_nbreadreq_fu_110_p3 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_7_reg_195 <= {{temp_dout[31:16]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_7_reg_195 <= ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_imag_7_reg_195;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if (((fifo_has_next_sample_nbreadreq_fu_110_p3 == 1'd0) & (delay_line_stall_17_load_load_fu_223_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_7_reg_206 <= 16'd0;
        end else if ((fifo_has_next_sample_nbreadreq_fu_110_p3 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_7_reg_206 <= trunc_ln238_fu_227_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_7_reg_206 <= ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_real_7_reg_206;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_220)) begin
        if (((fifo_has_next_sample_nbreadreq_fu_110_p3 == 1'd0) & (delay_line_stall_17_load_load_fu_223_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_7_reg_182 <= 1'd0;
        end else if ((fifo_has_next_sample_nbreadreq_fu_110_p3 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_7_reg_182 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_7_reg_182 <= ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_valid_7_reg_182;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_221)) begin
        if ((icmp_ln243_fu_275_p2 == 1'd1)) begin
            pf_count_12 <= 3'd0;
        end else if ((icmp_ln243_fu_275_p2 == 1'd0)) begin
            pf_count_12 <= add_ln247_fu_281_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln231_reg_541 == 1'd0))) begin
        t17_reg_146 <= t_reg_509;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln231_reg_541 == 1'd1)) | ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1)))) begin
        t17_reg_146 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln297_reg_555 <= and_ln297_fu_485_p2;
        delay_line_stall_17_load_reg_514 <= delay_line_stall_17;
        delay_line_stall_17_load_reg_514_pp0_iter1_reg <= delay_line_stall_17_load_reg_514;
        fifo_has_next_sample_reg_505 <= fifo_has_next_sample_nbreadreq_fu_110_p3;
        fifo_has_next_sample_reg_505_pp0_iter1_reg <= fifo_has_next_sample_reg_505;
        select_ln79_13_reg_550 <= select_ln79_13_fu_433_p3;
        select_ln79_reg_545 <= select_ln79_fu_417_p3;
        trunc_ln300_reg_559 <= trunc_ln300_fu_491_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (fifo_has_next_sample_nbreadreq_fu_110_p3 == 1'd1) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        control_bits_17 <= control_count_17;
        delay_line_stall_17 <= icmp_ln256_fu_321_p2;
        sample_in_read_count_17 <= add_ln260_fu_315_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (fifo_has_next_sample_nbreadreq_fu_110_p3 == 1'd1) & (real_start == 1'b1) & (icmp_ln243_fu_275_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        control_count_17 <= xor_ln251_fu_299_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln231_reg_541 <= icmp_ln231_fu_339_p2;
        icmp_ln231_reg_541_pp0_iter1_reg <= icmp_ln231_reg_541;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_reg_509 <= t_fu_217_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln231_reg_541_pp0_iter1_reg == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_209)) begin
        if ((icmp_ln231_reg_541 == 1'd1)) begin
            ap_phi_mux_t17_phi_fu_150_p6 = 10'd0;
        end else if ((icmp_ln231_reg_541 == 1'd0)) begin
            ap_phi_mux_t17_phi_fu_150_p6 = t_reg_509;
        end else begin
            ap_phi_mux_t17_phi_fu_150_p6 = t17_reg_146;
        end
    end else begin
        ap_phi_mux_t17_phi_fu_150_p6 = t17_reg_146;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((fifo_has_next_sample_reg_505 == 1'd1) | (delay_line_stall_17_load_reg_514 == 1'd0)))) begin
        control_delayline_17_ce0 = 1'd1;
    end else begin
        control_delayline_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((fifo_has_next_sample_reg_505 == 1'd1) | (delay_line_stall_17_load_reg_514 == 1'd0)))) begin
        control_delayline_17_we0 = 1'd1;
    end else begin
        control_delayline_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((fifo_has_next_sample_reg_505 == 1'd1) | (delay_line_stall_17_load_reg_514 == 1'd0)))) begin
        delayline_27_ce0 = 1'd1;
    end else begin
        delayline_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((fifo_has_next_sample_reg_505 == 1'd1) | (delay_line_stall_17_load_reg_514 == 1'd0)))) begin
        delayline_27_we0 = 1'd1;
    end else begin
        delayline_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((fifo_has_next_sample_reg_505 == 1'd1) | (delay_line_stall_17_load_reg_514 == 1'd0)))) begin
        delayline_28_ce0 = 1'd1;
    end else begin
        delayline_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((fifo_has_next_sample_reg_505 == 1'd1) | (delay_line_stall_17_load_reg_514 == 1'd0)))) begin
        delayline_28_we0 = 1'd1;
    end else begin
        delayline_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (real_start == 1'b1) & (icmp_ln231_fu_339_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1) & (ap_predicate_op76_write_state4 == 1'b1))) begin
        temp1_blk_n = temp1_full_n;
    end else begin
        temp1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_predicate_op76_write_state4 == 1'b1))) begin
        temp1_write = 1'b1;
    end else begin
        temp1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (fifo_has_next_sample_nbreadreq_fu_110_p3 == 1'd1) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_blk_n = temp_empty_n;
    end else begin
        temp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (fifo_has_next_sample_nbreadreq_fu_110_p3 == 1'd1) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_read = 1'b1;
    end else begin
        temp_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln247_fu_281_p2 = (pf_count_12 + 3'd1);

assign add_ln260_fu_315_p2 = (sample_in_read_count_17 + 9'd1);

assign and_ln297_fu_485_p2 = (valid_flag_fu_477_p3 & select_ln79_14_fu_441_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter2_grp1)) | ((real_start == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter0_grp1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter2_grp1)) | ((real_start == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter0_grp1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter2_grp1)) | ((real_start == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter0_grp1)));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage0_iter2_grp1)) | ((real_start == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter0_grp1)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0_grp1 = ((fifo_has_next_sample_nbreadreq_fu_110_p3 == 1'd1) & (temp_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2_grp1 = ((ap_predicate_op76_write_state4 == 1'b1) & (temp1_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_209 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_220 = ((1'b0 == ap_block_pp0_stage0_11001_grp1) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_221 = ((1'b0 == ap_block_pp0_stage0_11001_grp1) & (fifo_has_next_sample_nbreadreq_fu_110_p3 == 1'd1) & (real_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = real_start;

assign ap_phi_reg_pp0_iter0_arrayidx_0_0_0_0_0_load_i226_reg_171 = 'bx;

assign ap_phi_reg_pp0_iter0_arrayidx_0_1_0_0_0_load_i227_reg_160 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_imag_7_reg_195 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_sample_M_real_7_reg_206 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_mux_chain_input_valid_7_reg_182 = 'bx;

always @ (*) begin
    ap_predicate_op76_write_state4 = (((fifo_has_next_sample_reg_505_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln297_reg_555)) | ((delay_line_stall_17_load_reg_514_pp0_iter1_reg == 1'd0) & (1'd1 == and_ln297_reg_555)));
end

assign ap_ready = internal_ap_ready;

assign control_bits_32_fu_405_p1 = control_delayline_17_q0[0:0];

assign delay_line_stall_17_load_load_fu_223_p1 = delay_line_stall_17;

assign fifo_has_next_sample_nbreadreq_fu_110_p3 = temp_empty_n;

assign icmp_ln231_fu_339_p2 = ((ap_phi_mux_t17_phi_fu_150_p6 == 10'd527) ? 1'b1 : 1'b0);

assign icmp_ln243_fu_275_p2 = ((pf_count_12 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln256_fu_321_p2 = ((sample_in_read_count_17 != 9'd511) ? 1'b1 : 1'b0);

assign p_04_fu_345_p4 = {{{ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_7_reg_182}, {ap_phi_reg_pp0_iter1_arrayidx_0_1_0_0_0_load_i227_reg_160}}, {ap_phi_reg_pp0_iter1_arrayidx_0_0_0_0_0_load_i226_reg_171}};

assign p_05_fu_457_p4 = {{{select_ln68_14_fu_449_p3}, {select_ln68_13_fu_425_p3}}, {select_ln68_fu_409_p3}};

assign select_ln68_13_fu_425_p3 = ((control_bits_17[0:0] == 1'b1) ? temp_tagged_mux_chain_input_sample_M_imag_fu_369_p4 : ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_7_reg_195);

assign select_ln68_14_fu_449_p3 = ((control_bits_17[0:0] == 1'b1) ? temp_tagged_mux_chain_input_valid_fu_379_p3 : ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_7_reg_182);

assign select_ln68_fu_409_p3 = ((control_bits_17[0:0] == 1'b1) ? temp_tagged_mux_chain_input_sample_M_real_fu_365_p1 : ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_7_reg_206);

assign select_ln79_13_fu_433_p3 = ((control_bits_32_fu_405_p1[0:0] == 1'b1) ? temp_tagged_mux_chain_input_sample_M_imag_fu_369_p4 : ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_7_reg_195);

assign select_ln79_14_fu_441_p3 = ((control_bits_32_fu_405_p1[0:0] == 1'b1) ? temp_tagged_mux_chain_input_valid_fu_379_p3 : ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_7_reg_182);

assign select_ln79_fu_417_p3 = ((control_bits_32_fu_405_p1[0:0] == 1'b1) ? temp_tagged_mux_chain_input_sample_M_real_fu_365_p1 : ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_7_reg_206);

assign start_out = real_start;

assign t_fu_217_p2 = (ap_phi_mux_t17_phi_fu_150_p6 + 10'd1);

assign temp1_din = {{{select_ln79_13_reg_550}, {select_ln79_reg_545}}, {trunc_ln300_reg_559}};

assign temp_tagged_mux_chain_input_sample_M_imag_fu_369_p4 = {{delayline_28_q0[31:16]}};

assign temp_tagged_mux_chain_input_sample_M_real_fu_365_p1 = delayline_28_q0[15:0];

assign temp_tagged_mux_chain_input_valid_fu_379_p3 = delayline_28_q0[32'd32];

assign trunc_ln238_fu_227_p1 = temp_dout[15:0];

assign trunc_ln300_fu_491_p1 = delayline_27_q0[31:0];

assign valid_flag_fu_477_p3 = delayline_27_q0[32'd32];

assign xor_ln251_fu_299_p2 = (control_count_17 ^ 1'd1);

assign zext_ln66_fu_391_p1 = control_bits_17;

endmodule //fft_top_streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_3
