
Starting:    D:\Microsemi\SynplifyPro\bin64\mbin\synplify.exe
Install:     D:\Microsemi\SynplifyPro
Hostname:    WS-355
Date:        Thu Sep  9 20:42:06 2021
Version:     Q-2020.03M-SP1

Arguments:   -product synplify_pro top_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
TCL script complete: "top_syn.tcl"
log file: "C:\Users\sergey.dydykin\Desktop\SoM3_test_package\MPF100T_Sources_wo_DDR_wo_JC\synthesis\top.srr"
Running: synthesis in foreground

Running top_syn|synthesis

Running Flow: compile (Compile) on top_syn|synthesis
# Thu Sep  9 20:42:35 2021

Running Flow: compile_flow (Compile Process) on top_syn|synthesis
# Thu Sep  9 20:42:35 2021

Running: compiler (Compile Input) on top_syn|synthesis
# Thu Sep  9 20:42:35 2021
Copied C:\Users\sergey.dydykin\Desktop\SoM3_test_package\MPF100T_Sources_wo_DDR_wo_JC\synthesis\synwork\top_comp.srs to C:\Users\sergey.dydykin\Desktop\SoM3_test_package\MPF100T_Sources_wo_DDR_wo_JC\synthesis\top.srs
Warning: File does not exist: C:\Users\sergey.dydykin\Desktop\SoM3_test_package\MPF100T_Sources_wo_DDR_wo_JC\synthesis\synthesis_1\identify.idc

compiler completed
# Thu Sep  9 20:43:15 2021

Return Code: 0
Run Time:00h:00m:40s

Running: multi_srs_gen (Multi-srs Generator) on top_syn|synthesis
# Thu Sep  9 20:43:15 2021
Warning: File does not exist: C:\Users\sergey.dydykin\Desktop\SoM3_test_package\MPF100T_Sources_wo_DDR_wo_JC\synthesis\synthesis_1\identify.idc

multi_srs_gen completed
# Thu Sep  9 20:43:17 2021

Return Code: 0
Run Time:00h:00m:02s
Copied C:\Users\sergey.dydykin\Desktop\SoM3_test_package\MPF100T_Sources_wo_DDR_wo_JC\synthesis\synwork\top_mult.srs to C:\Users\sergey.dydykin\Desktop\SoM3_test_package\MPF100T_Sources_wo_DDR_wo_JC\synthesis\top.srs
Complete: Compile Process on top_syn|synthesis

Running: premap (Premap) on top_syn|synthesis
# Thu Sep  9 20:43:17 2021
Warning: File does not exist: C:\Users\sergey.dydykin\Desktop\SoM3_test_package\MPF100T_Sources_wo_DDR_wo_JC\synthesis\synthesis_1\identify.idc

premap completed with warnings
# Thu Sep  9 20:43:41 2021

Return Code: 1
Run Time:00h:00m:24s
Complete: Compile on top_syn|synthesis

Running Flow: map (Map) on top_syn|synthesis
# Thu Sep  9 20:43:41 2021
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on top_syn|synthesis
# Thu Sep  9 20:43:41 2021
Copied C:\Users\sergey.dydykin\Desktop\SoM3_test_package\MPF100T_Sources_wo_DDR_wo_JC\synthesis\synwork\top_m.srm to C:\Users\sergey.dydykin\Desktop\SoM3_test_package\MPF100T_Sources_wo_DDR_wo_JC\synthesis\top.srm
Warning: File does not exist: C:\Users\sergey.dydykin\Desktop\SoM3_test_package\MPF100T_Sources_wo_DDR_wo_JC\synthesis\synthesis_1\identify.idc

fpga_mapper completed with warnings
# Thu Sep  9 20:45:23 2021

Return Code: 1
Run Time:00h:01m:42s
Complete: Map on top_syn|synthesis
Complete: Logic Synthesis on top_syn|synthesis
0exit status=0
License checkin: synplifypro_actel
