
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Wed Mar 22 23:21:48 2023
Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> setMultiCpuUsage -localCpu 8
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ../dualcore.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell dualcore
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Wed Mar 22 23:22:27 2023
viaInitial ends at Wed Mar 22 23:22:27 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading WC_LIB timing library /home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib.
Read 811 cells in library tcbn65gpluswc.
Library reading multithread flow ended.
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading BC_LIB timing library /home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib.
Read 811 cells in library tcbn65gplusbc.
Library reading multithread flow ended.
*** End library_loading (cpu=0.07min, real=0.02min, mem=81.0M, fe_cpu=0.42min, fe_real=0.67min, fe_mem=787.6M) ***
#% Begin Load netlist data ... (date=03/22 23:22:28, mem=520.3M)
*** Begin netlist parsing (mem=787.6M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../dualcore.out.v'

*** Memory Usage v#1 (Current mem = 787.578M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=787.6M) ***
#% End Load netlist data ... (date=03/22 23:22:28, total cpu=0:00:00.3, real=0:00:00.0, peak res=549.2M, current mem=549.2M)
Set top cell to dualcore.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell dualcore ...
*** Netlist is unique.
** info: there are 2186 modules.
** info: there are 37277 stdCell insts.

*** Memory Usage v#1 (Current mem = 828.992M, initial mem = 283.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../dualcore.sdc' ...
Current (total cpu=0:00:26.9, real=0:00:42.0, peak res=791.6M, current mem=791.6M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=835.6M, current mem=835.6M)
Current (total cpu=0:00:27.0, real=0:00:42.0, peak res=835.6M, current mem=835.6M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
*** Message Summary: 1633 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Multithreaded Timing Analysis is initialized with 8 threads

Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1414.02 CPU=0:00:00.3 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=1435.73)
Total number of fetched objects 39593
End delay calculation. (MEM=1875.27 CPU=0:00:04.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1792.19 CPU=0:00:06.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:09.3 real=0:00:04.0 totSessionCpu=0:00:39.0 mem=1760.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.307  | -1.307  |  0.236  | -0.227  |
|           TNS (ns):|-166.348 |-161.125 |  0.000  | -35.882 |
|    Violating Paths:|  3681   |  3505   |    0    |   327   |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

Density: 49.996%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 12.78 sec
Total Real time: 6.0 sec
Total Memory Usage: 1440.667969 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
37277 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
37277 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
#% Begin addRing (date=03/22 23:22:36, mem=1048.8M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1440.7M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|  VIA1  |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=03/22 23:22:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1050.6M, current mem=1050.6M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M8 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VSS VDD} -layer M4 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 20 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M8 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M8 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=03/22 23:22:36, mem=1050.6M)

Initialize fgc environment(mem: 1440.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1440.7M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1440.7M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1440.7M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1440.7M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4063):	Multi-CPU is set to 7 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 7, addStripe gets worse runtime caused by data exchange and other time consuming operations
Multi-CPU acceleration using 7 CPU(s).
Multi-CPU acceleration using 7 CPU(s).
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-4063):	Multi-CPU is set to 7 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 7, addStripe gets worse runtime caused by data exchange and other time consuming operations
Multi-CPU acceleration using 7 CPU(s).
Multi-CPU acceleration using 7 CPU(s).
Multi-CPU acceleration using 7 CPU(s).
Multi-CPU acceleration using 7 CPU(s).
addStripe created 40 wires.
ViaGen created 240 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |       80       |        0       |
|  VIA2  |       80       |        0       |
|  VIA3  |       80       |        0       |
|   M4   |       40       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/22 23:22:37, total cpu=0:00:00.9, real=0:00:01.0, peak res=1051.2M, current mem=1051.2M)
<CMD> sroute
#% Begin sroute (date=03/22 23:22:37, mem=1051.2M)
*** Begin SPECIAL ROUTE on Wed Mar 22 23:22:37 2023 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2585.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 193 used
Read in 193 components
  193 core components: 193 unplaced, 0 placed, 0 fixed
Read in 305 logical pins
Read in 305 nets
Read in 2 special nets, 2 routed
Read in 386 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 586
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 293
End power routing: cpu: 0:00:01, real: 0:00:02, peak: 2591.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 879 wires.
ViaGen created 18166 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       879      |       NA       |
|  VIA1  |      6446      |        0       |
|  VIA2  |      5860      |        0       |
|  VIA3  |      5860      |        0       |
+--------+----------------+----------------+
#% End sroute (date=03/22 23:22:39, total cpu=0:00:01.6, real=0:00:02.0, peak res=1065.4M, current mem=1065.4M)
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {clk* core_gate* rst* inst_core* mem_in_*}
Successfully spread [104] pins.
editPin : finished (cpu = 0:00:01.1 real = 0:00:01.0, mem = 1474.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {s_valid* norm_valid psum_norm* out_core* }
Successfully spread [201] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1474.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> legalizePin
#% Begin legalizePin (date=03/22 23:22:40, mem=1104.6M)

Start pin legalization for the partition [dualcore]:
Moving Pin [out_core1[87]] to LEGAL location ( 213.300    0.000 2 )
Moving Pin [out_core1[86]] to LEGAL location ( 214.100    0.000 2 )
Moving Pin [out_core1[85]] to LEGAL location ( 214.900    0.000 2 )
Moving Pin [out_core1[84]] to LEGAL location ( 215.700    0.000 2 )
Moving Pin [out_core1[83]] to LEGAL location ( 216.500    0.000 2 )
Moving Pin [out_core1[82]] to LEGAL location ( 217.300    0.000 2 )
Moving Pin [out_core1[81]] to LEGAL location ( 218.100    0.000 2 )
Moving Pin [out_core1[80]] to LEGAL location ( 218.900    0.000 2 )
Moving Pin [out_core1[79]] to LEGAL location ( 219.700    0.000 2 )
Moving Pin [out_core1[78]] to LEGAL location ( 220.500    0.000 2 )
Moving Pin [out_core1[77]] to LEGAL location ( 221.300    0.000 2 )
Moving Pin [out_core1[76]] to LEGAL location ( 222.100    0.000 2 )
Moving Pin [out_core1[75]] to LEGAL location ( 222.900    0.000 2 )
Moving Pin [out_core1[74]] to LEGAL location ( 223.700    0.000 2 )
Moving Pin [out_core1[73]] to LEGAL location ( 224.500    0.000 2 )
Moving Pin [out_core1[72]] to LEGAL location ( 225.300    0.000 2 )
Moving Pin [out_core1[71]] to LEGAL location ( 226.100    0.000 2 )
Moving Pin [out_core1[70]] to LEGAL location ( 226.900    0.000 2 )
Moving Pin [out_core1[69]] to LEGAL location ( 227.700    0.000 2 )
Moving Pin [out_core1[68]] to LEGAL location ( 228.500    0.000 2 )
Moving Pin [out_core1[67]] to LEGAL location ( 229.300    0.000 2 )
Moving Pin [out_core1[66]] to LEGAL location ( 230.100    0.000 2 )
Moving Pin [out_core1[65]] to LEGAL location ( 230.900    0.000 2 )
Moving Pin [out_core1[64]] to LEGAL location ( 231.700    0.000 2 )
Moving Pin [out_core1[63]] to LEGAL location ( 232.500    0.000 2 )
Moving Pin [out_core1[62]] to LEGAL location ( 233.300    0.000 2 )
Moving Pin [out_core1[61]] to LEGAL location ( 234.100    0.000 2 )
Moving Pin [out_core1[60]] to LEGAL location ( 234.900    0.000 2 )
Moving Pin [out_core1[59]] to LEGAL location ( 235.700    0.000 2 )
Moving Pin [out_core1[58]] to LEGAL location ( 236.500    0.000 2 )
Moving Pin [out_core1[57]] to LEGAL location ( 237.300    0.000 2 )
Moving Pin [out_core1[56]] to LEGAL location ( 238.100    0.000 2 )
Moving Pin [out_core1[55]] to LEGAL location ( 238.900    0.000 2 )
Moving Pin [out_core1[54]] to LEGAL location ( 239.700    0.000 2 )
Moving Pin [out_core1[53]] to LEGAL location ( 240.500    0.000 2 )
Moving Pin [out_core1[52]] to LEGAL location ( 241.300    0.000 2 )
Moving Pin [out_core1[51]] to LEGAL location ( 242.100    0.000 2 )
Moving Pin [out_core1[50]] to LEGAL location ( 242.900    0.000 2 )
Moving Pin [out_core1[49]] to LEGAL location ( 243.700    0.000 2 )
Moving Pin [out_core1[48]] to LEGAL location ( 244.500    0.000 2 )
Moving Pin [out_core1[47]] to LEGAL location ( 245.300    0.000 2 )
Moving Pin [out_core1[46]] to LEGAL location ( 246.100    0.000 2 )
Moving Pin [out_core1[45]] to LEGAL location ( 246.900    0.000 2 )
Moving Pin [out_core1[44]] to LEGAL location ( 247.700    0.000 2 )
Moving Pin [out_core1[43]] to LEGAL location ( 248.500    0.000 2 )
Moving Pin [out_core1[42]] to LEGAL location ( 249.300    0.000 2 )
Moving Pin [out_core1[41]] to LEGAL location ( 250.100    0.000 2 )
Moving Pin [out_core1[40]] to LEGAL location ( 250.900    0.000 2 )
Moving Pin [out_core1[39]] to LEGAL location ( 251.700    0.000 2 )
Moving Pin [out_core1[38]] to LEGAL location ( 252.500    0.000 2 )
Moving Pin [out_core1[37]] to LEGAL location ( 253.300    0.000 2 )
Moving Pin [out_core1[36]] to LEGAL location ( 254.100    0.000 2 )
Moving Pin [out_core1[35]] to LEGAL location ( 254.900    0.000 2 )
Moving Pin [out_core1[34]] to LEGAL location ( 255.700    0.000 2 )
Moving Pin [out_core1[33]] to LEGAL location ( 256.500    0.000 2 )
Moving Pin [out_core1[32]] to LEGAL location ( 257.300    0.000 2 )
Moving Pin [out_core1[31]] to LEGAL location ( 258.100    0.000 2 )
Moving Pin [out_core1[30]] to LEGAL location ( 258.900    0.000 2 )
Moving Pin [out_core1[29]] to LEGAL location ( 259.700    0.000 2 )
Moving Pin [out_core1[28]] to LEGAL location ( 260.500    0.000 2 )
Moving Pin [out_core1[27]] to LEGAL location ( 261.300    0.000 2 )
Moving Pin [out_core1[26]] to LEGAL location ( 262.100    0.000 2 )
Moving Pin [out_core1[25]] to LEGAL location ( 262.900    0.000 2 )
Moving Pin [out_core1[24]] to LEGAL location ( 263.700    0.000 2 )
Moving Pin [out_core1[23]] to LEGAL location ( 264.500    0.000 2 )
Moving Pin [out_core1[22]] to LEGAL location ( 265.300    0.000 2 )
Moving Pin [out_core1[21]] to LEGAL location ( 266.100    0.000 2 )
Moving Pin [out_core1[20]] to LEGAL location ( 266.900    0.000 2 )
Moving Pin [out_core1[19]] to LEGAL location ( 267.700    0.000 2 )
Moving Pin [out_core1[18]] to LEGAL location ( 268.500    0.000 2 )
Moving Pin [out_core1[17]] to LEGAL location ( 269.300    0.000 2 )
Moving Pin [out_core1[16]] to LEGAL location ( 270.100    0.000 2 )
Moving Pin [out_core1[15]] to LEGAL location ( 270.900    0.000 2 )
Moving Pin [out_core1[14]] to LEGAL location ( 271.700    0.000 2 )
Moving Pin [out_core1[13]] to LEGAL location ( 272.500    0.000 2 )
Moving Pin [out_core1[12]] to LEGAL location ( 273.300    0.000 2 )
Moving Pin [out_core1[11]] to LEGAL location ( 274.100    0.000 2 )
Moving Pin [out_core1[10]] to LEGAL location ( 274.900    0.000 2 )
Moving Pin [out_core1[9]] to LEGAL location ( 275.700    0.000 2 )
Moving Pin [out_core1[8]] to LEGAL location ( 276.500    0.000 2 )
Moving Pin [out_core1[7]] to LEGAL location ( 277.300    0.000 2 )
Moving Pin [out_core1[6]] to LEGAL location ( 278.100    0.000 2 )
Moving Pin [out_core1[5]] to LEGAL location ( 278.900    0.000 2 )
Moving Pin [out_core1[4]] to LEGAL location ( 279.700    0.000 2 )
Moving Pin [out_core1[3]] to LEGAL location ( 280.500    0.000 2 )
Moving Pin [out_core1[2]] to LEGAL location ( 281.300    0.000 2 )
Moving Pin [out_core1[1]] to LEGAL location ( 282.100    0.000 2 )
Moving Pin [out_core1[0]] to LEGAL location ( 282.900    0.000 2 )
Moving Pin [out_core2[87]] to LEGAL location ( 283.700    0.000 2 )
Moving Pin [out_core2[86]] to LEGAL location ( 284.500    0.000 2 )
Moving Pin [out_core2[85]] to LEGAL location ( 285.300    0.000 2 )
Moving Pin [out_core2[84]] to LEGAL location ( 286.100    0.000 2 )
Moving Pin [out_core2[83]] to LEGAL location ( 286.900    0.000 2 )
Moving Pin [out_core2[82]] to LEGAL location ( 287.700    0.000 2 )
Moving Pin [out_core2[81]] to LEGAL location ( 288.500    0.000 2 )
Moving Pin [out_core2[80]] to LEGAL location ( 289.300    0.000 2 )
Moving Pin [out_core2[79]] to LEGAL location ( 290.100    0.000 2 )
Moving Pin [out_core2[78]] to LEGAL location ( 290.900    0.000 2 )
Moving Pin [out_core2[77]] to LEGAL location ( 291.700    0.000 2 )
Moving Pin [out_core2[76]] to LEGAL location ( 292.500    0.000 2 )
Moving Pin [out_core2[75]] to LEGAL location ( 293.300    0.000 2 )
Moving Pin [out_core2[74]] to LEGAL location ( 294.100    0.000 2 )
Moving Pin [out_core2[73]] to LEGAL location ( 294.900    0.000 2 )
Moving Pin [out_core2[72]] to LEGAL location ( 295.700    0.000 2 )
Moving Pin [out_core2[71]] to LEGAL location ( 296.500    0.000 2 )
Moving Pin [out_core2[70]] to LEGAL location ( 297.300    0.000 2 )
Moving Pin [out_core2[69]] to LEGAL location ( 298.100    0.000 2 )
Moving Pin [out_core2[68]] to LEGAL location ( 298.900    0.000 2 )
Moving Pin [out_core2[67]] to LEGAL location ( 299.700    0.000 2 )
Moving Pin [out_core2[66]] to LEGAL location ( 300.500    0.000 2 )
Moving Pin [out_core2[65]] to LEGAL location ( 301.300    0.000 2 )
Moving Pin [out_core2[64]] to LEGAL location ( 302.100    0.000 2 )
Moving Pin [out_core2[63]] to LEGAL location ( 302.900    0.000 2 )
Moving Pin [out_core2[62]] to LEGAL location ( 303.700    0.000 2 )
Moving Pin [out_core2[61]] to LEGAL location ( 304.500    0.000 2 )
Moving Pin [out_core2[60]] to LEGAL location ( 305.300    0.000 2 )
Moving Pin [out_core2[59]] to LEGAL location ( 306.100    0.000 2 )
Moving Pin [out_core2[58]] to LEGAL location ( 306.900    0.000 2 )
Moving Pin [out_core2[57]] to LEGAL location ( 307.700    0.000 2 )
Moving Pin [out_core2[56]] to LEGAL location ( 308.500    0.000 2 )
Moving Pin [out_core2[55]] to LEGAL location ( 309.300    0.000 2 )
Moving Pin [out_core2[54]] to LEGAL location ( 310.100    0.000 2 )
Moving Pin [out_core2[53]] to LEGAL location ( 310.900    0.000 2 )
Moving Pin [out_core2[52]] to LEGAL location ( 311.700    0.000 2 )
Moving Pin [out_core2[51]] to LEGAL location ( 312.500    0.000 2 )
Moving Pin [out_core2[50]] to LEGAL location ( 313.300    0.000 2 )
Moving Pin [out_core2[49]] to LEGAL location ( 314.100    0.000 2 )
Moving Pin [out_core2[48]] to LEGAL location ( 314.900    0.000 2 )
Moving Pin [out_core2[47]] to LEGAL location ( 315.700    0.000 2 )
Moving Pin [out_core2[46]] to LEGAL location ( 316.500    0.000 2 )
Moving Pin [out_core2[45]] to LEGAL location ( 317.300    0.000 2 )
Moving Pin [out_core2[44]] to LEGAL location ( 318.100    0.000 2 )
Moving Pin [out_core2[43]] to LEGAL location ( 318.900    0.000 2 )
Moving Pin [out_core2[42]] to LEGAL location ( 319.700    0.000 2 )
Moving Pin [out_core2[41]] to LEGAL location ( 320.500    0.000 2 )
Moving Pin [out_core2[40]] to LEGAL location ( 321.300    0.000 2 )
Moving Pin [out_core2[39]] to LEGAL location ( 322.100    0.000 2 )
Moving Pin [out_core2[38]] to LEGAL location ( 322.900    0.000 2 )
Moving Pin [out_core2[37]] to LEGAL location ( 323.700    0.000 2 )
Moving Pin [out_core2[36]] to LEGAL location ( 324.500    0.000 2 )
Moving Pin [out_core2[35]] to LEGAL location ( 325.300    0.000 2 )
Moving Pin [out_core2[34]] to LEGAL location ( 326.100    0.000 2 )
Moving Pin [out_core2[33]] to LEGAL location ( 326.900    0.000 2 )
Moving Pin [out_core2[32]] to LEGAL location ( 327.700    0.000 2 )
Moving Pin [out_core2[31]] to LEGAL location ( 328.500    0.000 2 )
Moving Pin [out_core2[30]] to LEGAL location ( 329.300    0.000 2 )
Moving Pin [out_core2[29]] to LEGAL location ( 330.100    0.000 2 )
Moving Pin [out_core2[28]] to LEGAL location ( 330.900    0.000 2 )
Moving Pin [out_core2[27]] to LEGAL location ( 331.700    0.000 2 )
Moving Pin [out_core2[26]] to LEGAL location ( 332.500    0.000 2 )
Moving Pin [out_core2[25]] to LEGAL location ( 333.300    0.000 2 )
Moving Pin [out_core2[24]] to LEGAL location ( 334.100    0.000 2 )
Moving Pin [out_core2[23]] to LEGAL location ( 334.900    0.000 2 )
Moving Pin [out_core2[22]] to LEGAL location ( 335.700    0.000 2 )
Moving Pin [out_core2[21]] to LEGAL location ( 336.500    0.000 2 )
Moving Pin [out_core2[20]] to LEGAL location ( 337.300    0.000 2 )
Moving Pin [out_core2[19]] to LEGAL location ( 338.100    0.000 2 )
Moving Pin [out_core2[18]] to LEGAL location ( 338.900    0.000 2 )
Moving Pin [out_core2[17]] to LEGAL location ( 339.700    0.000 2 )
Moving Pin [out_core2[16]] to LEGAL location ( 340.500    0.000 2 )
Moving Pin [out_core2[15]] to LEGAL location ( 341.300    0.000 2 )
Moving Pin [out_core2[14]] to LEGAL location ( 342.100    0.000 2 )
Moving Pin [out_core2[13]] to LEGAL location ( 342.900    0.000 2 )
Moving Pin [out_core2[12]] to LEGAL location ( 343.700    0.000 2 )
Moving Pin [out_core2[11]] to LEGAL location ( 344.500    0.000 2 )
Moving Pin [out_core2[10]] to LEGAL location ( 345.300    0.000 2 )
Moving Pin [out_core2[9]] to LEGAL location ( 346.100    0.000 2 )
Moving Pin [out_core2[8]] to LEGAL location ( 346.900    0.000 2 )
Moving Pin [out_core2[7]] to LEGAL location ( 347.700    0.000 2 )
Moving Pin [out_core2[6]] to LEGAL location ( 348.500    0.000 2 )
Moving Pin [out_core2[5]] to LEGAL location ( 349.300    0.000 2 )
Moving Pin [out_core2[4]] to LEGAL location ( 350.100    0.000 2 )
Moving Pin [out_core2[3]] to LEGAL location ( 350.900    0.000 2 )
Moving Pin [out_core2[2]] to LEGAL location ( 351.700    0.000 2 )
Moving Pin [out_core2[1]] to LEGAL location ( 352.500    0.000 2 )
Moving Pin [out_core2[0]] to LEGAL location ( 353.300    0.000 2 )
Moving Pin [s_valid1] to LEGAL location ( 193.300    0.000 2 )
Moving Pin [s_valid2] to LEGAL location ( 194.100    0.000 2 )
Moving Pin [psum_norm_1[10]] to LEGAL location ( 195.700    0.000 2 )
Moving Pin [psum_norm_1[9]] to LEGAL location ( 196.500    0.000 2 )
Moving Pin [psum_norm_1[8]] to LEGAL location ( 197.300    0.000 2 )
Moving Pin [psum_norm_1[7]] to LEGAL location ( 198.100    0.000 2 )
Moving Pin [psum_norm_1[6]] to LEGAL location ( 198.900    0.000 2 )
Moving Pin [psum_norm_1[5]] to LEGAL location ( 199.700    0.000 2 )
Moving Pin [psum_norm_1[4]] to LEGAL location ( 200.500    0.000 2 )
Moving Pin [psum_norm_1[3]] to LEGAL location ( 201.300    0.000 2 )
Moving Pin [psum_norm_1[2]] to LEGAL location ( 202.100    0.000 2 )
Moving Pin [psum_norm_1[1]] to LEGAL location ( 202.900    0.000 2 )
Moving Pin [psum_norm_1[0]] to LEGAL location ( 203.700    0.000 2 )
Moving Pin [psum_norm_2[10]] to LEGAL location ( 204.500    0.000 2 )
Moving Pin [psum_norm_2[9]] to LEGAL location ( 205.300    0.000 2 )
Moving Pin [psum_norm_2[8]] to LEGAL location ( 206.100    0.000 2 )
Moving Pin [psum_norm_2[7]] to LEGAL location ( 206.900    0.000 2 )
Moving Pin [psum_norm_2[6]] to LEGAL location ( 207.700    0.000 2 )
Moving Pin [psum_norm_2[5]] to LEGAL location ( 208.500    0.000 2 )
Moving Pin [psum_norm_2[4]] to LEGAL location ( 209.300    0.000 2 )
Moving Pin [psum_norm_2[3]] to LEGAL location ( 210.100    0.000 2 )
Moving Pin [psum_norm_2[2]] to LEGAL location ( 210.900    0.000 2 )
Moving Pin [psum_norm_2[1]] to LEGAL location ( 211.700    0.000 2 )
Moving Pin [psum_norm_2[0]] to LEGAL location ( 212.500    0.000 2 )
Moving Pin [norm_valid] to LEGAL location ( 194.900    0.000 2 )
Summary report for top level: [dualcore] 
	Total Pads                         : 0
	Total Pins                         : 305
	Legally Assigned Pins              : 305
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
201 pin(s) of the Partition dualcore were legalized.
End pin legalization for the partition [dualcore].

#% End legalizePin (date=03/22 23:22:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=1105.7M, current mem=1105.7M)
<CMD> checkPinAssignment
#% Begin checkPinAssignment (date=03/22 23:22:40, mem=1105.7M)
Checking pins of top cell dualcore ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
dualcore    |     0 |    305 |    305 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    305 |    305 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
#% End checkPinAssignment (date=03/22 23:22:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=1106.0M, current mem=1106.0M)
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=03/22 23:22:40, mem=1106.1M)
% Begin Save ccopt configuration ... (date=03/22 23:22:40, mem=1109.1M)
% End Save ccopt configuration ... (date=03/22 23:22:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1110.0M, current mem=1110.0M)
% Begin Save netlist data ... (date=03/22 23:22:40, mem=1110.0M)
Writing Binary DB to floorplan.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/22 23:22:40, total cpu=0:00:00.2, real=0:00:00.0, peak res=1113.5M, current mem=1113.5M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file floorplan.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/22 23:22:40, mem=1114.5M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 23:22:40, total cpu=0:00:00.0, real=0:00:01.0, peak res=1114.5M, current mem=1114.5M)
% Begin Save clock tree data ... (date=03/22 23:22:41, mem=1125.6M)
% End Save clock tree data ... (date=03/22 23:22:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1125.6M, current mem=1125.6M)
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file floorplan.enc.dat.tmp/dualcore.pg.gz
Saving property file floorplan.enc.dat.tmp/dualcore.prop
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1567.1M) ***
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1567.1M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1551.1M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/22 23:22:41, mem=1128.0M)
% End Save power constraints data ... (date=03/22 23:22:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1128.1M, current mem=1128.1M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=03/22 23:22:44, total cpu=0:00:02.2, real=0:00:04.0, peak res=1128.5M, current mem=1128.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 359 instances (buffers/inverters) removed
*       :      3 instances of type 'INVD6' removed
*       :      1 instance  of type 'INVD4' removed
*       :      3 instances of type 'INVD3' removed
*       :      2 instances of type 'INVD2' removed
*       :     54 instances of type 'INVD1' removed
*       :    151 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND8' removed
*       :      1 instance  of type 'CKND6' removed
*       :      1 instance  of type 'CKND4' removed
*       :      4 instances of type 'CKND3' removed
*       :     36 instances of type 'CKND2' removed
*       :      3 instances of type 'CKND16' removed
*       :      4 instances of type 'CKND12' removed
*       :      9 instances of type 'CKBD4' removed
*       :      4 instances of type 'CKBD2' removed
*       :      1 instance  of type 'CKBD12' removed
*       :      5 instances of type 'CKBD1' removed
*       :      8 instances of type 'BUFFD8' removed
*       :      2 instances of type 'BUFFD6' removed
*       :     12 instances of type 'BUFFD2' removed
*       :      4 instances of type 'BUFFD16' removed
*       :      3 instances of type 'BUFFD12' removed
*       :     28 instances of type 'BUFFD1' removed
*       :     19 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:02.0) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk2(1000MHz) clk1(1000MHz) 
Starting Levelizing
2023-Mar-22 23:22:48 (2023-Mar-23 06:22:48 GMT)
2023-Mar-22 23:22:48 (2023-Mar-23 06:22:48 GMT): 10%
2023-Mar-22 23:22:48 (2023-Mar-23 06:22:48 GMT): 20%
2023-Mar-22 23:22:48 (2023-Mar-23 06:22:48 GMT): 30%
2023-Mar-22 23:22:48 (2023-Mar-23 06:22:48 GMT): 40%
2023-Mar-22 23:22:48 (2023-Mar-23 06:22:48 GMT): 50%
2023-Mar-22 23:22:48 (2023-Mar-23 06:22:48 GMT): 60%
2023-Mar-22 23:22:49 (2023-Mar-23 06:22:49 GMT): 70%
2023-Mar-22 23:22:49 (2023-Mar-23 06:22:49 GMT): 80%
2023-Mar-22 23:22:49 (2023-Mar-23 06:22:49 GMT): 90%

Finished Levelizing
2023-Mar-22 23:22:49 (2023-Mar-23 06:22:49 GMT)

Starting Activity Propagation
2023-Mar-22 23:22:49 (2023-Mar-23 06:22:49 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-22 23:22:49 (2023-Mar-23 06:22:49 GMT): 10%
2023-Mar-22 23:22:49 (2023-Mar-23 06:22:49 GMT): 20%

Finished Activity Propagation
2023-Mar-22 23:22:50 (2023-Mar-23 06:22:50 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 28835 (74.1%) nets
3		: 5128 (13.2%) nets
4     -	14	: 4196 (10.8%) nets
15    -	39	: 592 (1.5%) nets
40    -	79	: 64 (0.2%) nets
80    -	159	: 78 (0.2%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 2 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=36972 (0 fixed + 36972 movable) #buf cell=0 #inv cell=4364 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38897 #term=125029 #term/net=3.21, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=305
stdCell: 36972 single + 0 double + 0 multi
Total standard cell length = 76.6072 (mm), area = 0.1379 (mm^2)
Average module density = 0.500.
Density for the design = 0.500.
       = stdcell_area 383036 sites (137893 um^2) / alloc_area 765413 sites (275549 um^2).
Pin Density = 0.1626.
            = total # of pins 125029 / total area 769128.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 9 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.333e+05 (9.58e+04 1.38e+05)
              Est.  stn bbox = 2.650e+05 (1.18e+05 1.47e+05)
              cpu = 0:00:01.5 real = 0:00:00.0 mem = 1688.9M
Iteration  2: Total net bbox = 2.333e+05 (9.58e+04 1.38e+05)
              Est.  stn bbox = 2.650e+05 (1.18e+05 1.47e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1688.9M
*** Finished SKP initialization (cpu=0:00:13.9, real=0:00:09.0)***
Iteration  3: Total net bbox = 1.911e+05 (7.60e+04 1.15e+05)
              Est.  stn bbox = 2.359e+05 (1.02e+05 1.34e+05)
              cpu = 0:00:30.0 real = 0:00:14.0 mem = 2487.0M
Iteration  4: Total net bbox = 2.937e+05 (1.01e+05 1.93e+05)
              Est.  stn bbox = 3.800e+05 (1.29e+05 2.51e+05)
              cpu = 0:01:21 real = 0:00:25.0 mem = 2576.1M
Iteration  5: Total net bbox = 2.937e+05 (1.01e+05 1.93e+05)
              Est.  stn bbox = 3.800e+05 (1.29e+05 2.51e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2576.1M
Iteration  6: Total net bbox = 3.643e+05 (1.47e+05 2.17e+05)
              Est.  stn bbox = 4.981e+05 (2.02e+05 2.96e+05)
              cpu = 0:00:43.4 real = 0:00:14.0 mem = 2600.8M
Iteration  7: Total net bbox = 3.818e+05 (1.61e+05 2.21e+05)
              Est.  stn bbox = 5.148e+05 (2.14e+05 3.01e+05)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 2245.8M
Iteration  8: Total net bbox = 3.818e+05 (1.61e+05 2.21e+05)
              Est.  stn bbox = 5.148e+05 (2.14e+05 3.01e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2245.8M
Iteration  9: Total net bbox = 4.200e+05 (1.84e+05 2.36e+05)
              Est.  stn bbox = 5.657e+05 (2.45e+05 3.21e+05)
              cpu = 0:00:47.3 real = 0:00:15.0 mem = 2231.6M
Iteration 10: Total net bbox = 4.200e+05 (1.84e+05 2.36e+05)
              Est.  stn bbox = 5.657e+05 (2.45e+05 3.21e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2231.6M
Iteration 11: Total net bbox = 4.363e+05 (1.91e+05 2.45e+05)
              Est.  stn bbox = 5.854e+05 (2.53e+05 3.32e+05)
              cpu = 0:00:46.1 real = 0:00:15.0 mem = 2228.9M
Iteration 12: Total net bbox = 4.363e+05 (1.91e+05 2.45e+05)
              Est.  stn bbox = 5.854e+05 (2.53e+05 3.32e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2228.9M
Iteration 13: Total net bbox = 4.611e+05 (2.08e+05 2.53e+05)
              Est.  stn bbox = 6.013e+05 (2.69e+05 3.32e+05)
              cpu = 0:02:55 real = 0:00:55.0 mem = 2241.4M
Iteration 14: Total net bbox = 4.611e+05 (2.08e+05 2.53e+05)
              Est.  stn bbox = 6.013e+05 (2.69e+05 3.32e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2241.4M
Iteration 15: Total net bbox = 4.611e+05 (2.08e+05 2.53e+05)
              Est.  stn bbox = 6.013e+05 (2.69e+05 3.32e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2241.4M
Finished Global Placement (cpu=0:07:08, real=0:02:23, mem=2241.4M)
0 delay mode for cte disabled.
Info: 336 clock gating cells identified, 336 (on average) moved 2352/7
net ignore based on current view = 0
*** Starting refinePlace (0:08:05 mem=1905.3M) ***
Total net bbox length = 4.611e+05 (2.083e+05 2.528e+05) (ext = 2.611e+04)
Move report: Detail placement moves 36971 insts, mean move: 1.15 um, max move: 45.88 um
	Max move on inst (core1_inst/psum_mem_instance/Q_reg_51_): (195.66, 40.34) --> (220.20, 19.00)
	Runtime: CPU: 0:00:09.6 REAL: 0:00:04.0 MEM: 1905.3MB
Summary Report:
Instances move: 36971 (out of 36972 movable)
Instances flipped: 1
Mean displacement: 1.15 um
Max displacement: 45.88 um (Instance: core1_inst/psum_mem_instance/Q_reg_51_) (195.656, 40.3355) -> (220.2, 19)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 4.448e+05 (1.888e+05 2.560e+05) (ext = 2.587e+04)
Runtime: CPU: 0:00:09.7 REAL: 0:00:04.0 MEM: 1905.3MB
*** Finished refinePlace (0:08:14 mem=1905.3M) ***
*** Finished Initial Placement (cpu=0:07:19, real=0:02:28, mem=1902.2M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1902.19 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1902.19 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38897  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38897 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38897 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.495868e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       120( 0.13%)        15( 0.02%)         1( 0.00%)   ( 0.15%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        13( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              134( 0.02%)        15( 0.00%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.81 seconds, mem = 1902.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 124724
[NR-eGR]     M2  (2V) length: 2.458002e+05um, number of vias: 184114
[NR-eGR]     M3  (3H) length: 2.356345e+05um, number of vias: 5710
[NR-eGR]     M4  (4V) length: 6.580276e+04um, number of vias: 1102
[NR-eGR]     M5  (5H) length: 1.857990e+04um, number of vias: 414
[NR-eGR]     M6  (6V) length: 6.903950e+03um, number of vias: 8
[NR-eGR]     M7  (7H) length: 4.442000e+02um, number of vias: 6
[NR-eGR]     M8  (8V) length: 3.458000e+02um, number of vias: 0
[NR-eGR] Total length: 5.735113e+05um, number of vias: 316078
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.012220e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.42 seconds, mem = 1788.2M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.3, real=0:00:01.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 7:30, real = 0: 2:37, mem = 1780.2M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1287.2M, totSessionCpu=0:08:17 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Initializing cpe interface
**optDesign ... cpu = 0:00:08, real = 0:00:04, mem = 1631.4M, totSessionCpu=0:08:25 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2094.21 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2118.08 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2118.08 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38897  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38897 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38897 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.557878e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       151( 0.17%)        16( 0.02%)         3( 0.00%)   ( 0.19%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        11( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              162( 0.03%)        16( 0.00%)         3( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 124724
[NR-eGR]     M2  (2V) length: 2.476427e+05um, number of vias: 183741
[NR-eGR]     M3  (3H) length: 2.385334e+05um, number of vias: 5838
[NR-eGR]     M4  (4V) length: 6.670609e+04um, number of vias: 1214
[NR-eGR]     M5  (5H) length: 1.955590e+04um, number of vias: 454
[NR-eGR]     M6  (6V) length: 6.809095e+03um, number of vias: 10
[NR-eGR]     M7  (7H) length: 4.442000e+02um, number of vias: 4
[NR-eGR]     M8  (8V) length: 2.904000e+02um, number of vias: 0
[NR-eGR] Total length: 5.799818e+05um, number of vias: 315985
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.301830e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.56 sec, Real: 1.50 sec, Curr Mem: 2120.70 MB )
Extraction called for design 'dualcore' of instances=36972 and nets=39012 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2112.699M)
** Profile ** Start :  cpu=0:00:00.0, mem=2112.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=2115.8M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2217.44)
Total number of fetched objects 39288
End delay calculation. (MEM=2558.28 CPU=0:00:05.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2558.28 CPU=0:00:07.6 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:10.6 real=0:00:02.0 totSessionCpu=0:08:40 mem=2526.3M)
** Profile ** Overall slacks :  cpu=0:00:10.8, mem=2534.3M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2556.8M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -10.350 |
|           TNS (ns):| -3273.1 |
|    Violating Paths:|  4657   |
|          All Paths:|  10993  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    295 (295)     |   -0.272   |    347 (347)     |
|   max_tran     |   403 (10437)    |   -8.064   |   403 (10442)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.801%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2556.8M
**optDesign ... cpu = 0:00:24, real = 0:00:10, mem = 1787.9M, totSessionCpu=0:08:41 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2253.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2253.3M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1808.50MB/3501.12MB/1808.51MB)

Begin Processing Timing Window Data for Power Calculation

clk2(1000MHz) clk1(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1808.52MB/3501.12MB/1808.52MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1808.52MB/3501.12MB/1808.52MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 23:25:33 (2023-Mar-23 06:25:33 GMT)
2023-Mar-22 23:25:33 (2023-Mar-23 06:25:33 GMT): 10%
2023-Mar-22 23:25:33 (2023-Mar-23 06:25:33 GMT): 20%
2023-Mar-22 23:25:33 (2023-Mar-23 06:25:33 GMT): 30%
2023-Mar-22 23:25:33 (2023-Mar-23 06:25:33 GMT): 40%
2023-Mar-22 23:25:33 (2023-Mar-23 06:25:33 GMT): 50%
2023-Mar-22 23:25:33 (2023-Mar-23 06:25:33 GMT): 60%
2023-Mar-22 23:25:33 (2023-Mar-23 06:25:33 GMT): 70%
2023-Mar-22 23:25:33 (2023-Mar-23 06:25:33 GMT): 80%
2023-Mar-22 23:25:33 (2023-Mar-23 06:25:33 GMT): 90%

Finished Levelizing
2023-Mar-22 23:25:33 (2023-Mar-23 06:25:33 GMT)

Starting Activity Propagation
2023-Mar-22 23:25:33 (2023-Mar-23 06:25:33 GMT)
2023-Mar-22 23:25:34 (2023-Mar-23 06:25:34 GMT): 10%
2023-Mar-22 23:25:34 (2023-Mar-23 06:25:34 GMT): 20%

Finished Activity Propagation
2023-Mar-22 23:25:34 (2023-Mar-23 06:25:34 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1809.46MB/3503.12MB/1809.46MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 23:25:34 (2023-Mar-23 06:25:34 GMT)
2023-Mar-22 23:25:36 (2023-Mar-23 06:25:36 GMT): 10%
2023-Mar-22 23:25:36 (2023-Mar-23 06:25:36 GMT): 20%
2023-Mar-22 23:25:36 (2023-Mar-23 06:25:36 GMT): 30%
2023-Mar-22 23:25:36 (2023-Mar-23 06:25:36 GMT): 40%
2023-Mar-22 23:25:36 (2023-Mar-23 06:25:36 GMT): 50%
2023-Mar-22 23:25:36 (2023-Mar-23 06:25:36 GMT): 60%
2023-Mar-22 23:25:36 (2023-Mar-23 06:25:36 GMT): 70%
2023-Mar-22 23:25:36 (2023-Mar-23 06:25:36 GMT): 80%
2023-Mar-22 23:25:36 (2023-Mar-23 06:25:36 GMT): 90%

Finished Calculating power
2023-Mar-22 23:25:36 (2023-Mar-23 06:25:36 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1811.61MB/3573.14MB/1811.61MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1811.61MB/3573.14MB/1811.66MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=1811.66MB/3573.14MB/1811.67MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1811.67MB/3573.14MB/1811.68MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 23:25:36 (2023-Mar-23 06:25:36 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       40.09687096 	   64.1700%
Total Switching Power:      21.36462120 	   34.1914%
Total Leakage Power:         1.02391149 	    1.6386%
Total Power:                62.48540357
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         24.26       3.194      0.5779       28.04       44.87
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   4.865e-05
Combinational                      14.75       18.17      0.4324       33.35       53.38
Clock (Combinational)           0.002614           0   1.615e-05     0.00263    0.004209
Clock (Sequential)                  1.08           0     0.01351       1.093       1.749
-----------------------------------------------------------------------------------------
Total                               40.1       21.36       1.024       62.49         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9       40.1       21.36       1.024       62.49         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5206           0    0.006642      0.5272      0.8438
clk1                              0.5616           0    0.006885      0.5685      0.9098
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.096       1.754
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:     normalizer_inst/U6766 (ND2D2):          0.06032
*              Highest Leakage Power:     normalizer_inst/U3792 (ND3D8):        0.0001902
*                Total Cap:      1.57694e-10 F
*                Total instances in design: 36972
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1822.21MB/3585.39MB/1822.29MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...
FDS :: Updated timing
FDS :: Design WNS: -11.500 ns

 262 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0        257          5        262

 262 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:12.0 real=0:00:06.0 mem=2644.8M) ***

The useful skew maximum allowed delay is: 0.2
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Info: 338 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:55.2/0:03:50.0 (2.3), mem = 2644.8M
(I,S,L,T): WC_VIEW: 39.9168, 20.8644, 0.986603, 61.7679

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :2852.8M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :2852.8M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :2852.8M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :2852.8M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :2852.8M)
CPU of: netlist preparation :0:00:00.1 (mem :2852.8M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :2852.8M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 39.9168, 20.8644, 0.986603, 61.7679
*** AreaOpt [finish] : cpu/real = 0:00:05.4/0:00:04.9 (1.1), totSession cpu/real = 0:09:00.6/0:03:54.9 (2.3), mem = 2644.8M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt high fanout net optimization
Info: 338 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:01.7/0:03:55.6 (2.3), mem = 2398.8M
(I,S,L,T): WC_VIEW: 39.9168, 20.8644, 0.986603, 61.7679
(I,S,L,T): WC_VIEW: 39.9168, 20.8644, 0.986603, 61.7679
*** DrvOpt [finish] : cpu/real = 0:00:05.8/0:00:04.8 (1.2), totSession cpu/real = 0:09:07.5/0:04:00.4 (2.3), mem = 2398.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 338 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:07.6/0:04:00.5 (2.3), mem = 2398.8M
(I,S,L,T): WC_VIEW: 39.9168, 20.8644, 0.986603, 61.7679
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   557| 12057|    -8.21|   410|   410|    -0.30|     0|     0|     0|     0|   -11.50| -3290.95|       0|       0|       0|  49.59|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -6.16| -1161.32|     122|       0|     376|  49.76| 0:00:02.0|  2962.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -6.16| -1161.32|       0|       0|       0|  49.76| 0:00:00.0|  2962.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:09.7 real=0:00:03.0 mem=2962.0M) ***

(I,S,L,T): WC_VIEW: 38.6999, 20.867, 0.995326, 60.5622
*** DrvOpt [finish] : cpu/real = 0:00:14.0/0:00:06.3 (2.2), totSession cpu/real = 0:09:21.5/0:04:06.8 (2.3), mem = 2754.0M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:04, real = 0:00:35, mem = 1913.8M, totSessionCpu=0:09:22 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:22.1/0:04:07.4 (2.3), mem = 2448.6M
(I,S,L,T): WC_VIEW: 38.6999, 20.867, 0.995326, 60.5622
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -6.165  TNS Slack -1161.319 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -6.165|-1161.319|    49.76%|   0:00:00.0| 2682.5M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -4.882| -439.275|    50.14%|   0:00:06.0| 3070.4M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -4.344| -389.528|    50.28%|   0:00:03.0| 3102.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -4.344| -389.528|    50.28%|   0:00:00.0| 3102.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.966| -150.529|    50.57%|   0:00:05.0| 3102.6M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.446| -122.243|    50.69%|   0:00:04.0| 3198.0M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.431| -113.831|    50.76%|   0:00:01.0| 3198.0M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.431| -113.831|    50.76%|   0:00:01.0| 3198.0M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.310|  -94.348|    50.84%|   0:00:01.0| 3198.0M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.189|  -83.682|    50.88%|   0:00:02.0| 3217.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.183|  -81.062|    50.92%|   0:00:01.0| 3217.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.183|  -81.062|    50.92%|   0:00:01.0| 3217.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.019|  -75.577|    50.96%|   0:00:00.0| 3217.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.979|  -74.038|    51.00%|   0:00:02.0| 3217.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.977|  -73.689|    51.02%|   0:00:01.0| 3217.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.977|  -73.689|    51.02%|   0:00:00.0| 3217.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.870|  -70.902|    51.05%|   0:00:01.0| 3217.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.824|  -69.328|    51.07%|   0:00:02.0| 3274.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.805|  -68.930|    51.09%|   0:00:00.0| 3272.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.805|  -68.930|    51.09%|   0:00:00.0| 3272.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.774|  -67.519|    51.11%|   0:00:00.0| 3272.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.747|  -67.599|    51.12%|   0:00:02.0| 3272.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.733|  -66.570|    51.14%|   0:00:01.0| 3272.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.733|  -66.570|    51.14%|   0:00:00.0| 3272.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.702|  -65.601|    51.16%|   0:00:00.0| 3272.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.692|  -65.513|    51.15%|   0:00:02.0| 3272.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.708|  -65.280|    51.16%|   0:00:00.0| 3272.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.708|  -65.280|    51.16%|   0:00:01.0| 3272.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.682|  -64.559|    51.17%|   0:00:00.0| 3272.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.683|  -64.409|    51.17%|   0:00:02.0| 3272.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:02:52 real=0:00:40.0 mem=3272.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:02:52 real=0:00:40.0 mem=3272.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 2 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -2.683  TNS Slack -64.409 
(I,S,L,T): WC_VIEW: 40.0628, 21.9928, 1.08807, 63.1436
*** SetupOpt [finish] : cpu/real = 0:03:02.1/0:00:50.5 (3.6), totSession cpu/real = 0:12:24.2/0:04:57.9 (2.5), mem = 3062.8M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -2.683
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Info: 338 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:26.2/0:04:59.9 (2.5), mem = 2781.8M
(I,S,L,T): WC_VIEW: 40.0628, 21.9928, 1.08807, 63.1436
Reclaim Optimization WNS Slack -2.683  TNS Slack -64.409 Density 51.17
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.17%|        -|  -2.683| -64.409|   0:00:00.0| 2781.8M|
|    51.11%|      279|  -2.671| -64.232|   0:00:05.0| 3087.1M|
|    51.11%|        6|  -2.671| -64.232|   0:00:00.0| 3087.1M|
|    51.11%|        0|  -2.671| -64.232|   0:00:00.0| 3087.1M|
|    51.08%|       58|  -2.671| -64.219|   0:00:01.0| 3087.1M|
|    50.77%|      848|  -2.648| -64.326|   0:00:08.0| 3087.1M|
|    50.75%|       81|  -2.648| -64.325|   0:00:00.0| 3087.1M|
|    50.75%|        2|  -2.648| -64.325|   0:00:01.0| 3087.1M|
|    50.75%|        0|  -2.648| -64.325|   0:00:00.0| 3087.1M|
|    50.75%|        0|  -2.648| -64.325|   0:00:00.0| 3087.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.648  TNS Slack -64.325 Density 50.75
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 2 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:46.5) (real = 0:00:18.0) **
(I,S,L,T): WC_VIEW: 39.9488, 21.8146, 1.07548, 62.8388
*** AreaOpt [finish] : cpu/real = 0:00:45.6/0:00:17.1 (2.7), totSession cpu/real = 0:13:11.9/0:05:17.0 (2.5), mem = 3087.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:47, real=0:00:19, mem=2574.10M, totSessionCpu=0:13:12).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2599.98 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2599.98 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=39354  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39313 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 39313 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 5.516460e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       155( 0.17%)        14( 0.02%)         1( 0.00%)   ( 0.19%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        17( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              172( 0.03%)        14( 0.00%)         1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.82 seconds, mem = 2608.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.1, real=0:00:03.0)***
Iteration  7: Total net bbox = 3.684e+05 (1.62e+05 2.06e+05)
              Est.  stn bbox = 4.883e+05 (2.17e+05 2.72e+05)
              cpu = 0:00:31.5 real = 0:00:09.0 mem = 3324.7M
Iteration  8: Total net bbox = 4.042e+05 (1.88e+05 2.17e+05)
              Est.  stn bbox = 5.308e+05 (2.48e+05 2.82e+05)
              cpu = 0:01:10 real = 0:00:20.0 mem = 3310.7M
Iteration  9: Total net bbox = 4.138e+05 (1.94e+05 2.20e+05)
              Est.  stn bbox = 5.421e+05 (2.56e+05 2.86e+05)
              cpu = 0:01:29 real = 0:00:25.0 mem = 3311.4M
Iteration 10: Total net bbox = 4.334e+05 (2.03e+05 2.30e+05)
              Est.  stn bbox = 5.596e+05 (2.64e+05 2.95e+05)
              cpu = 0:00:58.6 real = 0:00:18.0 mem = 3220.8M
Iteration 11: Total net bbox = 4.495e+05 (2.09e+05 2.40e+05)
              Est.  stn bbox = 5.743e+05 (2.69e+05 3.05e+05)
              cpu = 0:00:26.9 real = 0:00:08.0 mem = 3222.5M
Move report: Timing Driven Placement moves 37429 insts, mean move: 21.67 um, max move: 158.35 um
	Max move on inst (gclk_inst2/U3): (194.80, 224.20) --> (44.14, 231.89)

Finished Incremental Placement (cpu=0:04:59, real=0:01:30, mem=2963.3M)
*** Starting refinePlace (0:18:14 mem=2966.5M) ***
Total net bbox length = 4.534e+05 (2.132e+05 2.402e+05) (ext = 2.252e+04)
Move report: Detail placement moves 37429 insts, mean move: 0.93 um, max move: 24.94 um
	Max move on inst (core1_inst/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC903_q_temp_91): (29.15, 146.51) --> (53.80, 146.80)
	Runtime: CPU: 0:00:07.4 REAL: 0:00:03.0 MEM: 2966.5MB
Summary Report:
Instances move: 37429 (out of 37429 movable)
Instances flipped: 0
Mean displacement: 0.93 um
Max displacement: 24.94 um (Instance: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC903_q_temp_91) (29.149, 146.51) -> (53.8, 146.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 4.398e+05 (1.942e+05 2.456e+05) (ext = 2.241e+04)
Runtime: CPU: 0:00:07.5 REAL: 0:00:03.0 MEM: 2966.5MB
*** Finished refinePlace (0:18:22 mem=2966.5M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2966.46 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2966.46 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=39354  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39354 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 39354 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.188374e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       196( 0.22%)        17( 0.02%)         2( 0.00%)   ( 0.24%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        17( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              213( 0.03%)        17( 0.00%)         2( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.00 seconds, mem = 2966.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 125597
[NR-eGR]     M2  (2V) length: 2.256085e+05um, number of vias: 181703
[NR-eGR]     M3  (3H) length: 2.223449e+05um, number of vias: 7064
[NR-eGR]     M4  (4V) length: 6.561785e+04um, number of vias: 1514
[NR-eGR]     M5  (5H) length: 2.103830e+04um, number of vias: 625
[NR-eGR]     M6  (6V) length: 7.006965e+03um, number of vias: 28
[NR-eGR]     M7  (7H) length: 6.378000e+02um, number of vias: 43
[NR-eGR]     M8  (8V) length: 3.798000e+02um, number of vias: 0
[NR-eGR] Total length: 5.426341e+05um, number of vias: 316574
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.917310e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.54 seconds, mem = 2924.5M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:05:12, real=0:01:38)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2585.2M)
Extraction called for design 'dualcore' of instances=37429 and nets=39476 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2585.223M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:10:09, real = 0:03:26, mem = 1806.4M, totSessionCpu=0:18:26 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2489.75)
Total number of fetched objects 39745
End delay calculation. (MEM=2836.66 CPU=0:00:05.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2836.66 CPU=0:00:07.0 REAL=0:00:01.0)
*** Timing NOT met, worst failing slack is -2.649
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:42.3/0:07:02.3 (2.7), mem = 2804.7M
(I,S,L,T): WC_VIEW: 39.8884, 20.7123, 1.07548, 61.6762
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.649 TNS Slack -64.874 Density 50.75
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.065| -0.464|
|reg2cgate | 0.024|  0.000|
|reg2reg   |-2.649|-64.410|
|HEPG      |-2.649|-64.410|
|All Paths |-2.649|-64.874|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.649|   -2.649| -64.410|  -64.874|    50.75%|   0:00:00.0| 3047.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.593|   -2.593| -63.242|  -63.706|    50.76%|   0:00:01.0| 3055.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.582|   -2.582| -63.062|  -63.526|    50.76%|   0:00:00.0| 3055.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.555|   -2.555| -62.701|  -63.165|    50.76%|   0:00:00.0| 3055.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.534|   -2.534| -62.555|  -63.019|    50.76%|   0:00:00.0| 3063.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.530|   -2.530| -62.337|  -62.802|    50.76%|   0:00:01.0| 3071.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.514|   -2.514| -62.261|  -62.725|    50.76%|   0:00:00.0| 3071.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.507|   -2.507| -62.245|  -62.710|    50.77%|   0:00:00.0| 3071.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.491|   -2.491| -62.182|  -62.646|    50.77%|   0:00:00.0| 3071.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.487|   -2.487| -61.828|  -62.292|    50.77%|   0:00:01.0| 3071.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.484|   -2.484| -61.440|  -61.904|    50.77%|   0:00:00.0| 3071.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.462|   -2.462| -61.317|  -61.781|    50.77%|   0:00:00.0| 3071.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.456|   -2.456| -61.128|  -61.593|    50.77%|   0:00:00.0| 3071.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.448|   -2.448| -60.700|  -61.164|    50.77%|   0:00:00.0| 3079.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.440|   -2.440| -60.567|  -61.032|    50.78%|   0:00:01.0| 3079.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.433|   -2.433| -60.379|  -60.843|    50.78%|   0:00:00.0| 3079.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.429|   -2.429| -60.269|  -60.733|    50.78%|   0:00:00.0| 3079.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.424|   -2.424| -60.182|  -60.646|    50.78%|   0:00:00.0| 3079.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.420|   -2.420| -60.171|  -60.636|    50.78%|   0:00:01.0| 3079.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.408|   -2.408| -59.927|  -60.392|    50.79%|   0:00:00.0| 3079.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.402|   -2.402| -59.784|  -60.248|    50.79%|   0:00:00.0| 3079.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.397|   -2.397| -59.708|  -60.172|    50.79%|   0:00:00.0| 3079.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.390|   -2.390| -59.288|  -59.752|    50.79%|   0:00:00.0| 3079.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.380|   -2.380| -59.074|  -59.539|    50.79%|   0:00:01.0| 3079.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.379|   -2.379| -58.993|  -59.458|    50.79%|   0:00:00.0| 3079.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.374|   -2.374| -58.964|  -59.429|    50.79%|   0:00:00.0| 3079.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.369|   -2.369| -58.633|  -59.098|    50.79%|   0:00:00.0| 3079.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.362|   -2.362| -58.592|  -59.057|    50.79%|   0:00:00.0| 3079.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.349|   -2.349| -58.430|  -58.894|    50.80%|   0:00:01.0| 3079.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.349|   -2.349| -58.403|  -58.868|    50.80%|   0:00:00.0| 3079.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.349|   -2.349| -58.396|  -58.861|    50.80%|   0:00:00.0| 3079.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.345|   -2.345| -58.082|  -58.546|    50.80%|   0:00:00.0| 3079.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.335|   -2.335| -57.945|  -58.409|    50.80%|   0:00:00.0| 3079.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.331|   -2.331| -57.783|  -58.248|    50.81%|   0:00:01.0| 3079.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.327|   -2.327| -57.630|  -58.094|    50.81%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.323|   -2.323| -57.450|  -57.914|    50.81%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.323|   -2.323| -57.442|  -57.906|    50.81%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.323|   -2.323| -57.434|  -57.898|    50.81%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.312|   -2.312| -57.224|  -57.688|    50.81%|   0:00:01.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.307|   -2.307| -57.110|  -57.574|    50.82%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.305|   -2.305| -57.016|  -57.481|    50.82%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.305|   -2.305| -56.955|  -57.419|    50.82%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.300|   -2.300| -56.918|  -57.382|    50.82%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.299|   -2.299| -56.850|  -57.314|    50.82%|   0:00:01.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.299|   -2.299| -56.835|  -57.300|    50.82%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.299|   -2.299| -56.818|  -57.282|    50.82%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.296|   -2.296| -56.739|  -57.204|    50.82%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.296|   -2.296| -56.662|  -57.126|    50.82%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.284|   -2.284| -56.480|  -56.944|    50.82%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.284|   -2.284| -56.312|  -56.777|    50.82%|   0:00:01.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.277|   -2.277| -56.099|  -56.564|    50.83%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.273|   -2.273| -55.984|  -56.448|    50.83%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.273|   -2.273| -55.898|  -56.362|    50.83%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.269|   -2.269| -55.608|  -56.072|    50.84%|   0:00:01.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.257|   -2.257| -55.472|  -55.937|    50.84%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.250|   -2.250| -55.349|  -55.814|    50.85%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.249|   -2.249| -55.197|  -55.661|    50.85%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.249|   -2.249| -55.160|  -55.624|    50.85%|   0:00:01.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.241|   -2.241| -55.003|  -55.467|    50.85%|   0:00:00.0| 3087.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.240|   -2.240| -54.887|  -55.351|    50.85%|   0:00:00.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.240|   -2.240| -54.858|  -55.322|    50.85%|   0:00:00.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.231|   -2.231| -54.732|  -55.196|    50.86%|   0:00:00.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.229|   -2.229| -54.705|  -55.170|    50.86%|   0:00:01.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.229|   -2.229| -54.681|  -55.145|    50.86%|   0:00:00.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.225|   -2.225| -54.581|  -55.046|    50.86%|   0:00:00.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.225|   -2.225| -54.546|  -55.011|    50.87%|   0:00:00.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.225|   -2.225| -54.534|  -54.998|    50.87%|   0:00:01.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.221|   -2.221| -54.410|  -54.874|    50.87%|   0:00:00.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.217|   -2.217| -54.311|  -54.776|    50.87%|   0:00:00.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.217|   -2.217| -54.300|  -54.764|    50.87%|   0:00:00.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.213|   -2.213| -54.117|  -54.581|    50.88%|   0:00:01.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.210|   -2.210| -54.072|  -54.537|    50.88%|   0:00:00.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.210|   -2.210| -54.041|  -54.505|    50.88%|   0:00:00.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.201|   -2.201| -53.961|  -54.426|    50.89%|   0:00:00.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.200|   -2.200| -53.906|  -54.370|    50.89%|   0:00:00.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.201|   -2.201| -53.897|  -54.362|    50.89%|   0:00:01.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.197|   -2.197| -53.757|  -54.222|    50.89%|   0:00:00.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.192|   -2.192| -53.759|  -54.223|    50.89%|   0:00:00.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.190|   -2.190| -53.720|  -54.184|    50.89%|   0:00:00.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.187|   -2.187| -53.544|  -54.008|    50.89%|   0:00:01.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.187|   -2.187| -53.426|  -53.891|    50.90%|   0:00:00.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.181|   -2.181| -53.402|  -53.866|    50.90%|   0:00:00.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.181|   -2.181| -53.363|  -53.828|    50.90%|   0:00:00.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.176|   -2.176| -53.245|  -53.709|    50.90%|   0:00:01.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.176|   -2.176| -53.202|  -53.667|    50.90%|   0:00:00.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.167|   -2.167| -53.027|  -53.491|    50.91%|   0:00:00.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.167|   -2.167| -52.973|  -53.437|    50.91%|   0:00:00.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.162|   -2.162| -52.798|  -53.262|    50.92%|   0:00:01.0| 3095.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.162|   -2.162| -52.797|  -53.262|    50.92%|   0:00:00.0| 3103.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.152|   -2.152| -52.569|  -53.033|    50.93%|   0:00:00.0| 3103.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.152|   -2.152| -52.442|  -52.906|    50.93%|   0:00:00.0| 3103.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.152|   -2.152| -52.438|  -52.903|    50.93%|   0:00:00.0| 3103.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.146|   -2.146| -52.345|  -52.809|    50.94%|   0:00:00.0| 3098.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.147|   -2.147| -52.324|  -52.789|    50.94%|   0:00:00.0| 3098.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.143|   -2.143| -52.277|  -52.742|    50.95%|   0:00:01.0| 3098.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.143|   -2.143| -52.257|  -52.721|    50.95%|   0:00:00.0| 3098.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.138|   -2.138| -52.038|  -52.502|    50.96%|   0:00:00.0| 3098.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.135|   -2.135| -52.018|  -52.482|    50.96%|   0:00:00.0| 3098.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.136|   -2.136| -51.976|  -52.440|    50.96%|   0:00:01.0| 3098.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.131|   -2.131| -51.831|  -52.295|    50.97%|   0:00:00.0| 3098.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.129|   -2.129| -51.826|  -52.290|    50.97%|   0:00:00.0| 3098.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.129|   -2.129| -51.802|  -52.266|    50.97%|   0:00:00.0| 3098.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.129|   -2.129| -51.695|  -52.159|    50.98%|   0:00:01.0| 3098.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.126|   -2.126| -51.689|  -52.154|    50.98%|   0:00:00.0| 3098.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.126|   -2.126| -51.676|  -52.140|    50.98%|   0:00:00.0| 3098.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.126|   -2.126| -51.674|  -52.138|    50.98%|   0:00:00.0| 3098.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.122|   -2.122| -51.590|  -52.054|    50.99%|   0:00:00.0| 3098.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.123|   -2.123| -51.573|  -52.038|    50.99%|   0:00:01.0| 3098.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.115|   -2.115| -51.318|  -51.783|    51.00%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.114|   -2.114| -51.306|  -51.770|    51.00%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.113|   -2.113| -51.215|  -51.680|    51.01%|   0:00:01.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.111|   -2.111| -51.211|  -51.676|    51.01%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.111|   -2.111| -51.206|  -51.671|    51.01%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.108|   -2.108| -51.120|  -51.585|    51.02%|   0:00:01.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.108|   -2.108| -51.114|  -51.579|    51.02%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.104|   -2.104| -51.035|  -51.499|    51.03%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.103|   -2.103| -50.968|  -51.433|    51.03%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.098|   -2.098| -50.908|  -51.373|    51.03%|   0:00:01.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.097|   -2.097| -50.865|  -51.330|    51.03%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.097|   -2.097| -50.844|  -51.308|    51.04%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.088|   -2.088| -50.672|  -51.137|    51.05%|   0:00:01.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.085|   -2.085| -50.613|  -51.077|    51.05%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.085|   -2.085| -50.591|  -51.055|    51.05%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.074|   -2.074| -50.426|  -50.890|    51.06%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.074|   -2.074| -50.405|  -50.869|    51.06%|   0:00:01.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.071|   -2.071| -50.229|  -50.694|    51.07%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.067|   -2.067| -50.214|  -50.679|    51.07%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.066|   -2.066| -50.223|  -50.687|    51.07%|   0:00:01.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.066|   -2.066| -50.220|  -50.685|    51.08%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.057|   -2.057| -50.024|  -50.488|    51.09%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.057|   -2.057| -49.968|  -50.432|    51.09%|   0:00:01.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.057|   -2.057| -49.967|  -50.431|    51.09%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.054|   -2.054| -49.759|  -50.223|    51.10%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.051|   -2.051| -49.704|  -50.168|    51.10%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.051|   -2.051| -49.687|  -50.151|    51.10%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.048|   -2.048| -49.522|  -49.987|    51.11%|   0:00:01.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.048|   -2.048| -49.518|  -49.982|    51.11%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.047|   -2.047| -49.447|  -49.912|    51.12%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.045|   -2.045| -49.398|  -49.862|    51.12%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.043|   -2.043| -49.372|  -49.837|    51.12%|   0:00:01.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.040|   -2.040| -49.262|  -49.726|    51.13%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.040|   -2.040| -49.244|  -49.708|    51.13%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.038|   -2.038| -49.175|  -49.640|    51.14%|   0:00:01.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.038|   -2.038| -49.139|  -49.603|    51.14%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.031|   -2.031| -49.064|  -49.528|    51.15%|   0:00:00.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.032|   -2.032| -49.044|  -49.508|    51.15%|   0:00:01.0| 3117.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.028|   -2.028| -48.952|  -49.416|    51.17%|   0:00:00.0| 3109.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.028|   -2.028| -48.926|  -49.390|    51.17%|   0:00:00.0| 3109.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.025|   -2.025| -48.847|  -49.311|    51.17%|   0:00:00.0| 3109.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.024|   -2.024| -48.797|  -49.261|    51.17%|   0:00:01.0| 3109.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.022|   -2.022| -48.643|  -49.107|    51.18%|   0:00:00.0| 3109.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.022|   -2.022| -48.621|  -49.085|    51.18%|   0:00:00.0| 3109.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.018|   -2.018| -48.564|  -49.029|    51.19%|   0:00:00.0| 3109.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.019|   -2.019| -48.551|  -49.016|    51.18%|   0:00:01.0| 3109.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.015|   -2.015| -48.559|  -49.023|    51.19%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.015|   -2.015| -48.457|  -48.922|    51.19%|   0:00:01.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.015|   -2.015| -48.396|  -48.860|    51.20%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.008|   -2.008| -48.337|  -48.801|    51.20%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.004|   -2.004| -48.261|  -48.725|    51.20%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.003|   -2.003| -48.256|  -48.720|    51.20%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.999|   -1.999| -48.200|  -48.664|    51.21%|   0:00:01.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.000|   -2.000| -48.191|  -48.656|    51.21%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.992|   -1.992| -48.105|  -48.570|    51.21%|   0:00:01.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.992|   -1.992| -48.074|  -48.539|    51.22%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.987|   -1.987| -47.883|  -48.347|    51.23%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.987|   -1.987| -47.871|  -48.335|    51.23%|   0:00:01.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.980|   -1.980| -47.760|  -48.224|    51.23%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.980|   -1.980| -47.755|  -48.219|    51.23%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.978|   -1.978| -47.686|  -48.151|    51.24%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.978|   -1.978| -47.658|  -48.122|    51.24%|   0:00:01.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.975|   -1.975| -47.643|  -48.107|    51.25%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.975|   -1.975| -47.617|  -48.082|    51.26%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.972|   -1.972| -47.576|  -48.040|    51.26%|   0:00:01.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.972|   -1.972| -47.527|  -47.992|    51.26%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.970|   -1.970| -47.477|  -47.941|    51.27%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.970|   -1.970| -47.472|  -47.937|    51.27%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.968|   -1.968| -47.415|  -47.880|    51.28%|   0:00:01.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.968|   -1.968| -47.386|  -47.850|    51.28%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.964|   -1.964| -47.331|  -47.795|    51.29%|   0:00:01.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.964|   -1.964| -47.327|  -47.791|    51.29%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.964|   -1.964| -47.327|  -47.791|    51.29%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.963|   -1.963| -47.292|  -47.756|    51.30%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.962|   -1.962| -47.239|  -47.703|    51.31%|   0:00:01.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.962|   -1.962| -47.232|  -47.697|    51.31%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.958|   -1.958| -47.175|  -47.640|    51.32%|   0:00:01.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.957|   -1.957| -47.174|  -47.638|    51.32%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.957|   -1.957| -47.172|  -47.637|    51.32%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.956|   -1.956| -47.095|  -47.559|    51.33%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.956|   -1.956| -47.086|  -47.550|    51.33%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.952|   -1.952| -46.876|  -47.341|    51.34%|   0:00:01.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.952|   -1.952| -46.874|  -47.338|    51.34%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.949|   -1.949| -46.868|  -47.332|    51.34%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.949|   -1.949| -46.866|  -47.331|    51.34%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.944|   -1.944| -46.796|  -47.260|    51.35%|   0:00:01.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.944|   -1.944| -46.752|  -47.216|    51.35%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.942|   -1.942| -46.686|  -47.151|    51.36%|   0:00:00.0| 3167.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.942|   -1.942| -46.668|  -47.132|    51.36%|   0:00:01.0| 3164.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.937|   -1.937| -46.629|  -47.093|    51.36%|   0:00:00.0| 3164.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.937|   -1.937| -46.627|  -47.091|    51.36%|   0:00:00.0| 3164.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.934|   -1.934| -46.612|  -47.077|    51.37%|   0:00:00.0| 3164.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.932|   -1.932| -46.574|  -47.039|    51.37%|   0:00:01.0| 3164.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.932|   -1.932| -46.556|  -47.021|    51.37%|   0:00:00.0| 3164.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.930|   -1.930| -46.425|  -46.889|    51.38%|   0:00:01.0| 3164.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.930|   -1.930| -46.423|  -46.887|    51.38%|   0:00:00.0| 3164.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.925|   -1.925| -46.393|  -46.857|    51.39%|   0:00:01.0| 3164.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.923|   -1.923| -46.392|  -46.856|    51.39%|   0:00:00.0| 3164.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.923|   -1.923| -46.363|  -46.828|    51.39%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.923|   -1.923| -46.361|  -46.825|    51.39%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.919|   -1.919| -46.304|  -46.768|    51.40%|   0:00:01.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.919|   -1.919| -46.285|  -46.750|    51.40%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.917|   -1.917| -46.218|  -46.683|    51.41%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.917|   -1.917| -46.189|  -46.654|    51.41%|   0:00:01.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.916|   -1.916| -46.186|  -46.650|    51.41%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.915|   -1.915| -46.181|  -46.645|    51.41%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.915|   -1.915| -46.173|  -46.637|    51.41%|   0:00:01.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.914|   -1.914| -46.145|  -46.610|    51.42%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.910|   -1.910| -46.125|  -46.589|    51.43%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.910|   -1.910| -46.075|  -46.540|    51.43%|   0:00:01.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.910|   -1.910| -46.074|  -46.539|    51.43%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.906|   -1.906| -45.998|  -46.462|    51.44%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.906|   -1.906| -45.989|  -46.453|    51.44%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.906|   -1.906| -45.989|  -46.453|    51.44%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.904|   -1.904| -45.887|  -46.352|    51.45%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.902|   -1.902| -45.883|  -46.347|    51.45%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.902|   -1.902| -45.862|  -46.326|    51.45%|   0:00:01.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.898|   -1.898| -45.794|  -46.258|    51.46%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.898|   -1.898| -45.781|  -46.245|    51.46%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.893|   -1.893| -45.655|  -46.119|    51.47%|   0:00:01.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.893|   -1.893| -45.632|  -46.096|    51.47%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.893|   -1.893| -45.621|  -46.086|    51.47%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.892|   -1.892| -45.539|  -46.004|    51.49%|   0:00:01.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.884|   -1.884| -45.480|  -45.945|    51.49%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.884|   -1.884| -45.461|  -45.926|    51.49%|   0:00:01.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.884|   -1.884| -45.453|  -45.917|    51.49%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.882|   -1.882| -45.324|  -45.788|    51.51%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.882|   -1.882| -45.318|  -45.782|    51.51%|   0:00:01.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.882|   -1.882| -45.178|  -45.642|    51.52%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.882|   -1.882| -45.176|  -45.640|    51.52%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.882|   -1.882| -45.076|  -45.541|    51.53%|   0:00:01.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.882|   -1.882| -45.076|  -45.540|    51.53%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.882|   -1.882| -45.054|  -45.519|    51.53%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.882|   -1.882| -44.997|  -45.462|    51.54%|   0:00:01.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.882|   -1.882| -44.976|  -45.440|    51.54%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.882|   -1.882| -44.909|  -45.374|    51.54%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.882|   -1.882| -44.814|  -45.278|    51.56%|   0:00:01.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.882|   -1.882| -44.743|  -45.207|    51.57%|   0:00:01.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.882|   -1.882| -44.715|  -45.180|    51.57%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.882|   -1.882| -44.677|  -45.142|    51.58%|   0:00:01.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.883|   -1.883| -44.587|  -45.051|    51.58%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.883|   -1.883| -44.495|  -44.959|    51.59%|   0:00:01.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.883|   -1.883| -44.469|  -44.934|    51.60%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.883|   -1.883| -44.455|  -44.919|    51.60%|   0:00:01.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.883|   -1.883| -44.446|  -44.910|    51.60%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.883|   -1.883| -44.355|  -44.820|    51.61%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.883|   -1.883| -44.355|  -44.819|    51.61%|   0:00:01.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.884|   -1.884| -44.290|  -44.754|    51.61%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.884|   -1.884| -44.283|  -44.747|    51.61%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.884|   -1.884| -44.279|  -44.744|    51.61%|   0:00:01.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.884|   -1.884| -44.261|  -44.725|    51.62%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.884|   -1.884| -44.249|  -44.713|    51.62%|   0:00:01.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.884|   -1.884| -44.227|  -44.691|    51.62%|   0:00:00.0| 3172.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.884|   -1.884| -44.196|  -44.660|    51.64%|   0:00:01.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.884|   -1.884| -44.190|  -44.654|    51.64%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.884|   -1.884| -44.168|  -44.633|    51.64%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.884|   -1.884| -44.167|  -44.632|    51.64%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.884|   -1.884| -44.110|  -44.575|    51.66%|   0:00:01.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.884|   -1.884| -44.099|  -44.563|    51.66%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.884|   -1.884| -44.072|  -44.536|    51.67%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.884|   -1.884| -44.071|  -44.536|    51.67%|   0:00:01.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.884|   -1.884| -44.067|  -44.531|    51.67%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.884|   -1.884| -44.057|  -44.521|    51.68%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.884|   -1.884| -44.029|  -44.493|    51.68%|   0:00:01.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.884|   -1.884| -44.003|  -44.467|    51.68%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.884|   -1.884| -43.984|  -44.448|    51.68%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.884|   -1.884| -43.981|  -44.446|    51.68%|   0:00:01.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.884|   -1.884| -43.974|  -44.439|    51.68%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.884|   -1.884| -43.971|  -44.436|    51.68%|   0:00:01.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.884|   -1.884| -43.970|  -44.435|    51.68%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.884|   -1.884| -43.959|  -44.424|    51.69%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.884|   -1.884| -43.958|  -44.423|    51.69%|   0:00:01.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.884|   -1.884| -43.957|  -44.422|    51.69%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.884|   -1.884| -43.945|  -44.410|    51.69%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.884|   -1.884| -43.944|  -44.408|    51.69%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.884|   -1.884| -43.943|  -44.407|    51.69%|   0:00:01.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.884|   -1.884| -43.939|  -44.404|    51.69%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.884|   -1.884| -43.933|  -44.397|    51.69%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.884|   -1.884| -43.928|  -44.392|    51.70%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.884|   -1.884| -43.923|  -44.388|    51.70%|   0:00:01.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.884|   -1.884| -43.827|  -44.292|    51.70%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.884|   -1.884| -43.729|  -44.194|    51.70%|   0:00:01.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.884|   -1.884| -43.720|  -44.184|    51.71%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.884|   -1.884| -43.713|  -44.177|    51.71%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.884|   -1.884| -43.706|  -44.170|    51.71%|   0:00:01.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.884|   -1.884| -43.673|  -44.137|    51.71%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.884|   -1.884| -43.648|  -44.113|    51.71%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
|  -1.884|   -1.884| -43.632|  -44.096|    51.72%|   0:00:01.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
|  -1.885|   -1.885| -43.630|  -44.094|    51.72%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.885|   -1.885| -43.628|  -44.092|    51.72%|   0:00:01.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.885|   -1.885| -43.619|  -44.084|    51.73%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.885|   -1.885| -43.478|  -43.942|    51.73%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.885|   -1.885| -43.414|  -43.878|    51.73%|   0:00:01.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.886|   -1.886| -43.388|  -43.852|    51.73%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.886|   -1.886| -43.243|  -43.707|    51.73%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.886|   -1.886| -43.227|  -43.691|    51.73%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.886|   -1.886| -43.044|  -43.509|    51.73%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.886|   -1.886| -43.018|  -43.483|    51.73%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.886|   -1.886| -42.832|  -43.296|    51.73%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.886|   -1.886| -42.749|  -43.214|    51.73%|   0:00:01.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.886|   -1.886| -42.711|  -43.175|    51.73%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.886|   -1.886| -42.666|  -43.131|    51.73%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.886|   -1.886| -42.618|  -43.082|    51.73%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.886|   -1.886| -42.533|  -42.997|    51.73%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.886|   -1.886| -42.462|  -42.927|    51.74%|   0:00:01.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.886|   -1.886| -42.414|  -42.878|    51.74%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.886|   -1.886| -42.358|  -42.822|    51.74%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.886|   -1.886| -42.314|  -42.779|    51.74%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.886|   -1.886| -42.254|  -42.718|    51.75%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.886|   -1.886| -42.201|  -42.665|    51.75%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.886|   -1.886| -42.155|  -42.619|    51.75%|   0:00:01.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.886|   -1.886| -42.140|  -42.604|    51.75%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.886|   -1.886| -42.122|  -42.586|    51.75%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.886|   -1.886| -42.058|  -42.523|    51.76%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.886|   -1.886| -42.044|  -42.509|    51.76%|   0:00:01.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.886|   -1.886| -42.042|  -42.506|    51.76%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.887|   -1.887| -42.035|  -42.499|    51.76%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.887|   -1.887| -42.017|  -42.481|    51.76%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.887|   -1.887| -41.953|  -42.417|    51.77%|   0:00:01.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -1.887|   -1.887| -41.929|  -42.393|    51.78%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -1.887|   -1.887| -41.908|  -42.372|    51.78%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -1.887|   -1.887| -41.885|  -42.350|    51.78%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -1.887|   -1.887| -41.820|  -42.284|    51.78%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.887|   -1.887| -41.816|  -42.281|    51.78%|   0:00:01.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.887|   -1.887| -41.785|  -42.249|    51.78%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.887|   -1.887| -41.751|  -42.216|    51.78%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.887|   -1.887| -41.628|  -42.092|    51.78%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.887|   -1.887| -41.651|  -42.116|    51.78%|   0:00:01.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__8_/D              |
|  -1.887|   -1.887| -41.647|  -42.112|    51.78%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.887|   -1.887| -41.642|  -42.107|    51.79%|   0:00:01.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.887|   -1.887| -41.635|  -42.099|    51.79%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.887|   -1.887| -41.631|  -42.095|    51.79%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.887|   -1.887| -41.627|  -42.091|    51.79%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.887|   -1.887| -41.568|  -42.032|    51.79%|   0:00:01.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.887|   -1.887| -41.381|  -41.845|    51.79%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.887|   -1.887| -41.377|  -41.841|    51.79%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.887|   -1.887| -41.370|  -41.835|    51.79%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.887|   -1.887| -40.953|  -41.417|    51.80%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.887|   -1.887| -40.931|  -41.395|    51.80%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.887|   -1.887| -40.924|  -41.388|    51.80%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.887|   -1.887| -40.924|  -41.388|    51.80%|   0:00:00.0| 3153.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:58 real=0:01:37 mem=3153.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:58 real=0:01:37 mem=3153.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.065| -0.464|
|reg2cgate | 0.024|  0.000|
|reg2reg   |-1.887|-40.924|
|HEPG      |-1.887|-40.924|
|All Paths |-1.887|-41.388|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.887 TNS Slack -41.388 Density 51.80
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:23:51.7/0:08:51.0 (2.7), mem = 3153.1M
(I,S,L,T): WC_VIEW: 41.5835, 22.1327, 1.12533, 64.8415
Reclaim Optimization WNS Slack -1.887  TNS Slack -41.388 Density 51.80
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.80%|        -|  -1.887| -41.388|   0:00:00.0| 3153.1M|
|    51.79%|       24|  -1.887| -41.391|   0:00:01.0| 3153.1M|
|    51.65%|      539|  -1.873| -41.575|   0:00:09.0| 3121.1M|
|    51.65%|        5|  -1.873| -41.575|   0:00:00.0| 3121.1M|
|    51.65%|        0|  -1.873| -41.575|   0:00:00.0| 3121.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.873  TNS Slack -41.575 Density 51.65
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 2 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:28.0) (real = 0:00:11.0) **
(I,S,L,T): WC_VIEW: 41.4413, 22.0509, 1.11869, 64.6109
*** AreaOpt [finish] : cpu/real = 0:00:28.2/0:00:12.0 (2.4), totSession cpu/real = 0:24:20.0/0:09:02.9 (2.7), mem = 3121.1M
End: Area Reclaim Optimization (cpu=0:00:28, real=0:00:11, mem=3121.09M, totSessionCpu=0:24:20).
** GigaOpt Optimizer WNS Slack -1.873 TNS Slack -41.575 Density 51.65
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.065| -0.458|
|reg2cgate | 0.024|  0.000|
|reg2reg   |-1.873|-41.117|
|HEPG      |-1.873|-41.117|
|All Paths |-1.873|-41.575|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 2 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:05:27 real=0:01:51 mem=3121.1M) ***

(I,S,L,T): WC_VIEW: 41.4413, 22.0509, 1.11869, 64.6109
*** SetupOpt [finish] : cpu/real = 0:05:38.6/0:02:01.4 (2.8), totSession cpu/real = 0:24:20.8/0:09:03.7 (2.7), mem = 2913.1M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2630.99 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2630.99 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=39596  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39588 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 39588 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 5.207562e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-9)           (10-14)           (15-19)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       210( 0.23%)         4( 0.00%)         0( 0.00%)         3( 0.00%)   ( 0.24%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        25( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              235( 0.04%)         4( 0.00%)         0( 0.00%)         3( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 1.02 seconds, mem = 2639.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.9, real=0:00:04.0)***
Iteration  7: Total net bbox = 3.701e+05 (1.67e+05 2.03e+05)
              Est.  stn bbox = 4.889e+05 (2.24e+05 2.65e+05)
              cpu = 0:00:36.9 real = 0:00:11.0 mem = 3385.2M
Iteration  8: Total net bbox = 4.034e+05 (1.89e+05 2.15e+05)
              Est.  stn bbox = 5.291e+05 (2.50e+05 2.79e+05)
              cpu = 0:01:31 real = 0:00:26.0 mem = 3368.2M
Iteration  9: Total net bbox = 4.139e+05 (1.96e+05 2.17e+05)
              Est.  stn bbox = 5.412e+05 (2.59e+05 2.82e+05)
              cpu = 0:01:49 real = 0:00:33.0 mem = 3372.0M
Iteration 10: Total net bbox = 4.322e+05 (2.05e+05 2.27e+05)
              Est.  stn bbox = 5.569e+05 (2.66e+05 2.91e+05)
              cpu = 0:00:59.9 real = 0:00:20.0 mem = 3278.6M
Iteration 11: Total net bbox = 4.495e+05 (2.11e+05 2.38e+05)
              Est.  stn bbox = 5.730e+05 (2.72e+05 3.01e+05)
              cpu = 0:00:22.8 real = 0:00:09.0 mem = 3283.4M
Move report: Timing Driven Placement moves 37675 insts, mean move: 16.07 um, max move: 106.16 um
	Max move on inst (normalizer_inst/FE_RC_292_0): (392.00, 62.20) --> (468.56, 32.60)

Finished Incremental Placement (cpu=0:05:44, real=0:01:51, mem=3024.2M)
*** Starting refinePlace (0:30:08 mem=3027.3M) ***
Total net bbox length = 4.537e+05 (2.155e+05 2.382e+05) (ext = 2.271e+04)
Move report: Detail placement moves 37675 insts, mean move: 0.92 um, max move: 20.25 um
	Max move on inst (gclk_inst2/U3): (49.84, 230.41) --> (30.40, 229.60)
	Runtime: CPU: 0:00:07.4 REAL: 0:00:04.0 MEM: 3027.3MB
Summary Report:
Instances move: 37675 (out of 37675 movable)
Instances flipped: 0
Mean displacement: 0.92 um
Max displacement: 20.25 um (Instance: gclk_inst2/U3) (49.844, 230.406) -> (30.4, 229.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D0
Total net bbox length = 4.399e+05 (1.965e+05 2.434e+05) (ext = 2.256e+04)
Runtime: CPU: 0:00:07.5 REAL: 0:00:04.0 MEM: 3027.3MB
*** Finished refinePlace (0:30:16 mem=3027.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3027.34 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3027.34 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=39596  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39596 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 39596 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.186772e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       145( 0.16%)        19( 0.02%)   ( 0.18%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        20( 0.02%)         1( 0.00%)   ( 0.03%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              165( 0.03%)        20( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.89 seconds, mem = 3027.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 126128
[NR-eGR]     M2  (2V) length: 2.247269e+05um, number of vias: 182548
[NR-eGR]     M3  (3H) length: 2.241014e+05um, number of vias: 7001
[NR-eGR]     M4  (4V) length: 6.510146e+04um, number of vias: 1446
[NR-eGR]     M5  (5H) length: 2.129840e+04um, number of vias: 571
[NR-eGR]     M6  (6V) length: 6.153825e+03um, number of vias: 23
[NR-eGR]     M7  (7H) length: 6.764000e+02um, number of vias: 37
[NR-eGR]     M8  (8V) length: 3.586000e+02um, number of vias: 0
[NR-eGR] Total length: 5.424170e+05um, number of vias: 317754
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.907510e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.50 seconds, mem = 2981.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:05:57, real=0:01:57)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2642.1M)
Extraction called for design 'dualcore' of instances=37675 and nets=39718 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2642.098M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:22:02, real = 0:07:32, mem = 1847.0M, totSessionCpu=0:30:20 **
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2531.89)
Total number of fetched objects 39987
End delay calculation. (MEM=2859.73 CPU=0:00:05.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2859.73 CPU=0:00:07.2 REAL=0:00:01.0)
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -2.071
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:30:33.2/0:11:07.5 (2.7), mem = 2859.7M
(I,S,L,T): WC_VIEW: 41.4366, 22.0497, 1.11869, 64.605
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.071 TNS Slack -46.511 Density 51.65
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.061| -0.638|
|reg2cgate | 0.025|  0.000|
|reg2reg   |-2.071|-45.873|
|HEPG      |-2.071|-45.873|
|All Paths |-2.071|-46.511|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.071|   -2.071| -45.873|  -46.511|    51.65%|   0:00:01.0| 3070.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.997|   -1.997| -45.380|  -46.018|    51.66%|   0:00:01.0| 3070.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.988|   -1.988| -45.261|  -45.899|    51.66%|   0:00:00.0| 3070.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.979|   -1.979| -44.908|  -45.546|    51.66%|   0:00:01.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.973|   -1.973| -44.894|  -45.532|    51.66%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.964|   -1.964| -44.843|  -45.481|    51.66%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.954|   -1.954| -44.628|  -45.266|    51.67%|   0:00:01.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.941|   -1.941| -44.485|  -45.123|    51.67%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.933|   -1.933| -44.266|  -44.904|    51.67%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.925|   -1.925| -44.130|  -44.768|    51.67%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.918|   -1.918| -43.788|  -44.426|    51.67%|   0:00:01.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.913|   -1.913| -43.691|  -44.329|    51.68%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.904|   -1.904| -43.584|  -44.222|    51.68%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.901|   -1.901| -43.462|  -44.099|    51.68%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.901|   -1.901| -43.276|  -43.914|    51.68%|   0:00:01.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.893|   -1.893| -43.168|  -43.806|    51.69%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.892|   -1.892| -43.164|  -43.802|    51.69%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.892|   -1.892| -43.160|  -43.798|    51.69%|   0:00:01.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.884|   -1.884| -43.097|  -43.735|    51.69%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.883|   -1.883| -42.801|  -43.439|    51.70%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.875|   -1.875| -42.758|  -43.396|    51.70%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.875|   -1.875| -42.645|  -43.282|    51.70%|   0:00:01.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.875|   -1.875| -42.587|  -43.225|    51.71%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.867|   -1.867| -42.544|  -43.182|    51.71%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.867|   -1.867| -42.490|  -43.128|    51.71%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.862|   -1.862| -42.437|  -43.075|    51.72%|   0:00:01.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.862|   -1.862| -42.432|  -43.070|    51.72%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.854|   -1.854| -42.324|  -42.961|    51.72%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.854|   -1.854| -42.305|  -42.943|    51.72%|   0:00:01.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.854|   -1.854| -42.304|  -42.942|    51.72%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.844|   -1.844| -42.011|  -42.649|    51.74%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.842|   -1.842| -41.906|  -42.543|    51.74%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.842|   -1.842| -41.903|  -42.541|    51.75%|   0:00:01.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.837|   -1.837| -41.749|  -42.387|    51.76%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.837|   -1.837| -41.730|  -42.368|    51.76%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.828|   -1.828| -41.573|  -42.211|    51.77%|   0:00:01.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.828|   -1.828| -41.519|  -42.157|    51.77%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.822|   -1.822| -41.385|  -42.022|    51.78%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.824|   -1.824| -41.345|  -41.983|    51.78%|   0:00:01.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.816|   -1.816| -41.181|  -41.818|    51.79%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.816|   -1.816| -41.176|  -41.814|    51.79%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.808|   -1.808| -40.972|  -41.610|    51.81%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.809|   -1.809| -40.954|  -41.592|    51.81%|   0:00:01.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.801|   -1.801| -40.699|  -41.336|    51.81%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.801|   -1.801| -40.731|  -41.369|    51.82%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.800|   -1.800| -40.715|  -41.352|    51.82%|   0:00:01.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.794|   -1.794| -40.535|  -41.173|    51.85%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.794|   -1.794| -40.527|  -41.165|    51.85%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.794|   -1.794| -40.521|  -41.159|    51.85%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.789|   -1.789| -40.392|  -41.030|    51.87%|   0:00:01.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.789|   -1.789| -40.353|  -40.991|    51.87%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.787|   -1.787| -40.279|  -40.917|    51.88%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.787|   -1.787| -40.255|  -40.893|    51.88%|   0:00:00.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.780|   -1.780| -40.229|  -40.867|    51.88%|   0:00:01.0| 3089.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.780|   -1.780| -40.137|  -40.775|    51.88%|   0:00:00.0| 3097.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.780|   -1.780| -40.131|  -40.769|    51.89%|   0:00:00.0| 3097.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.775|   -1.775| -39.971|  -40.608|    51.90%|   0:00:01.0| 3097.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.775|   -1.775| -39.963|  -40.601|    51.90%|   0:00:00.0| 3097.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.774|   -1.774| -39.860|  -40.498|    51.91%|   0:00:01.0| 3105.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.767|   -1.767| -39.806|  -40.444|    51.91%|   0:00:01.0| 3129.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.760|   -1.760| -39.751|  -40.389|    51.91%|   0:00:00.0| 3129.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.752|   -1.752| -39.674|  -40.312|    51.92%|   0:00:00.0| 3129.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.751|   -1.751| -39.633|  -40.271|    51.92%|   0:00:01.0| 3129.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.741|   -1.741| -39.512|  -40.150|    51.93%|   0:00:00.0| 3129.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.741|   -1.741| -39.498|  -40.135|    51.93%|   0:00:00.0| 3129.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.733|   -1.733| -39.393|  -40.031|    51.94%|   0:00:01.0| 3129.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.733|   -1.733| -39.368|  -40.006|    51.94%|   0:00:00.0| 3129.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.724|   -1.724| -39.283|  -39.921|    51.96%|   0:00:00.0| 3129.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.718|   -1.718| -39.125|  -39.763|    51.97%|   0:00:01.0| 3129.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.711|   -1.711| -39.036|  -39.674|    51.98%|   0:00:00.0| 3129.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.710|   -1.710| -39.024|  -39.662|    51.98%|   0:00:01.0| 3129.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.705|   -1.705| -38.763|  -39.401|    52.01%|   0:00:01.0| 3129.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.706|   -1.706| -38.761|  -39.399|    52.01%|   0:00:00.0| 3129.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.701|   -1.701| -38.711|  -39.349|    52.01%|   0:00:01.0| 3169.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.698|   -1.698| -38.728|  -39.366|    52.02%|   0:00:00.0| 3169.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.695|   -1.695| -38.640|  -39.278|    52.03%|   0:00:00.0| 3169.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.689|   -1.689| -38.558|  -39.195|    52.04%|   0:00:01.0| 3175.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.689|   -1.689| -38.527|  -39.165|    52.04%|   0:00:00.0| 3175.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.688|   -1.688| -38.461|  -39.099|    52.05%|   0:00:01.0| 3175.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.687|   -1.687| -38.365|  -39.003|    52.06%|   0:00:03.0| 3243.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.687|   -1.687| -38.333|  -38.971|    52.06%|   0:00:00.0| 3243.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.679|   -1.679| -38.272|  -38.910|    52.06%|   0:00:01.0| 3243.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.679|   -1.679| -38.273|  -38.911|    52.06%|   0:00:00.0| 3243.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.675|   -1.675| -38.134|  -38.772|    52.07%|   0:00:00.0| 3243.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.675|   -1.675| -38.120|  -38.758|    52.08%|   0:00:01.0| 3243.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.671|   -1.671| -38.127|  -38.765|    52.08%|   0:00:00.0| 3243.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.671|   -1.671| -38.125|  -38.763|    52.09%|   0:00:00.0| 3243.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.668|   -1.668| -38.033|  -38.671|    52.09%|   0:00:01.0| 3243.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.663|   -1.663| -37.944|  -38.582|    52.09%|   0:00:00.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.663|   -1.663| -37.925|  -38.563|    52.10%|   0:00:00.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.663|   -1.663| -37.922|  -38.560|    52.10%|   0:00:01.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.659|   -1.659| -37.805|  -38.442|    52.11%|   0:00:00.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.659|   -1.659| -37.800|  -38.438|    52.11%|   0:00:00.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.659|   -1.659| -37.791|  -38.428|    52.11%|   0:00:01.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.656|   -1.656| -37.655|  -38.293|    52.13%|   0:00:00.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.653|   -1.653| -37.624|  -38.262|    52.14%|   0:00:01.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.651|   -1.651| -37.604|  -38.242|    52.14%|   0:00:00.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.646|   -1.646| -37.469|  -38.107|    52.15%|   0:00:01.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.646|   -1.646| -37.465|  -38.103|    52.15%|   0:00:01.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.642|   -1.642| -37.415|  -38.053|    52.17%|   0:00:00.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.638|   -1.638| -37.308|  -37.946|    52.18%|   0:00:02.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.638|   -1.638| -37.308|  -37.946|    52.18%|   0:00:00.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.638|   -1.638| -37.305|  -37.943|    52.19%|   0:00:00.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.635|   -1.635| -37.221|  -37.859|    52.20%|   0:00:01.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.635|   -1.635| -37.217|  -37.855|    52.20%|   0:00:00.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.629|   -1.629| -37.109|  -37.747|    52.21%|   0:00:01.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.628|   -1.628| -37.053|  -37.691|    52.21%|   0:00:00.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.628|   -1.628| -37.029|  -37.667|    52.21%|   0:00:01.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.628|   -1.628| -37.021|  -37.659|    52.22%|   0:00:00.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.624|   -1.624| -36.966|  -37.604|    52.23%|   0:00:00.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.624|   -1.624| -36.960|  -37.597|    52.23%|   0:00:01.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.621|   -1.621| -36.875|  -37.512|    52.24%|   0:00:00.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.621|   -1.621| -36.865|  -37.503|    52.24%|   0:00:00.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.620|   -1.620| -36.914|  -37.552|    52.26%|   0:00:01.0| 3251.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.617|   -1.617| -36.863|  -37.501|    52.26%|   0:00:02.0| 3286.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.615|   -1.615| -36.762|  -37.399|    52.25%|   0:00:03.0| 3293.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.612|   -1.612| -36.688|  -37.326|    52.25%|   0:00:03.0| 3293.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.610|   -1.610| -36.655|  -37.293|    52.25%|   0:00:01.0| 3293.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.609|   -1.609| -36.637|  -37.275|    52.26%|   0:00:03.0| 3351.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.608|   -1.608| -36.593|  -37.231|    52.27%|   0:00:06.0| 3351.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.607|   -1.607| -36.545|  -37.183|    52.27%|   0:00:01.0| 3351.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.607|   -1.607| -36.525|  -37.163|    52.28%|   0:00:01.0| 3351.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.604|   -1.604| -36.491|  -37.129|    52.28%|   0:00:01.0| 3351.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.604|   -1.604| -36.453|  -37.091|    52.29%|   0:00:04.0| 3351.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.604|   -1.604| -36.440|  -37.078|    52.29%|   0:00:00.0| 3351.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.598|   -1.598| -36.282|  -36.919|    52.33%|   0:00:01.0| 3351.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.597|   -1.597| -36.188|  -36.826|    52.34%|   0:00:02.0| 3351.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.597|   -1.597| -36.157|  -36.795|    52.34%|   0:00:01.0| 3351.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.592|   -1.592| -36.040|  -36.678|    52.37%|   0:00:01.0| 3351.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.592|   -1.592| -36.017|  -36.655|    52.37%|   0:00:01.0| 3351.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.588|   -1.588| -35.949|  -36.587|    52.39%|   0:00:00.0| 3351.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.587|   -1.587| -35.938|  -36.576|    52.39%|   0:00:01.0| 3351.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.587|   -1.587| -35.910|  -36.548|    52.39%|   0:00:02.0| 3351.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.587|   -1.587| -35.894|  -36.532|    52.39%|   0:00:00.0| 3351.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.587|   -1.587| -35.845|  -36.483|    52.39%|   0:00:01.0| 3351.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.582|   -1.582| -35.719|  -36.357|    52.42%|   0:00:00.0| 3351.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.580|   -1.580| -35.685|  -36.323|    52.43%|   0:00:03.0| 3351.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.579|   -1.579| -35.671|  -36.309|    52.43%|   0:00:02.0| 3351.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.578|   -1.578| -35.664|  -36.302|    52.43%|   0:00:02.0| 3345.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.578|   -1.578| -35.631|  -36.269|    52.43%|   0:00:02.0| 3345.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.578|   -1.578| -35.630|  -36.268|    52.44%|   0:00:00.0| 3345.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.576|   -1.576| -35.511|  -36.149|    52.46%|   0:00:01.0| 3345.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.576|   -1.576| -35.490|  -36.128|    52.46%|   0:00:00.0| 3345.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.571|   -1.571| -35.398|  -36.036|    52.47%|   0:00:01.0| 3345.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.570|   -1.570| -35.393|  -36.030|    52.48%|   0:00:01.0| 3345.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.569|   -1.569| -35.357|  -35.995|    52.48%|   0:00:01.0| 3345.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.568|   -1.568| -35.349|  -35.987|    52.48%|   0:00:01.0| 3345.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.567|   -1.567| -35.223|  -35.861|    52.51%|   0:00:00.0| 3345.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.564|   -1.564| -35.201|  -35.838|    52.51%|   0:00:01.0| 3345.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.564|   -1.564| -35.199|  -35.837|    52.51%|   0:00:02.0| 3345.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.564|   -1.564| -35.187|  -35.825|    52.52%|   0:00:00.0| 3345.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.562|   -1.562| -35.089|  -35.727|    52.53%|   0:00:01.0| 3345.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.562|   -1.562| -35.085|  -35.723|    52.53%|   0:00:02.0| 3345.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.560|   -1.560| -35.033|  -35.671|    52.54%|   0:00:00.0| 3345.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.560|   -1.560| -35.030|  -35.668|    52.54%|   0:00:01.0| 3345.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.559|   -1.559| -34.978|  -35.616|    52.54%|   0:00:00.0| 3345.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.558|   -1.558| -34.933|  -35.571|    52.55%|   0:00:01.0| 3345.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.557|   -1.557| -34.925|  -35.563|    52.55%|   0:00:01.0| 3345.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.557|   -1.557| -34.925|  -35.563|    52.55%|   0:00:01.0| 3345.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.553|   -1.553| -34.882|  -35.520|    52.56%|   0:00:00.0| 3345.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.552|   -1.552| -34.822|  -35.460|    52.56%|   0:00:01.0| 3345.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.551|   -1.551| -34.807|  -35.445|    52.56%|   0:00:00.0| 3345.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.551|   -1.551| -34.800|  -35.438|    52.56%|   0:00:02.0| 3307.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.551|   -1.551| -34.798|  -35.436|    52.56%|   0:00:00.0| 3307.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.552|   -1.552| -34.752|  -35.390|    52.58%|   0:00:01.0| 3307.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.546|   -1.546| -34.646|  -35.284|    52.58%|   0:00:00.0| 3307.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.547|   -1.547| -34.633|  -35.271|    52.58%|   0:00:01.0| 3307.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.546|   -1.546| -34.596|  -35.234|    52.60%|   0:00:01.0| 3307.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.542|   -1.542| -34.543|  -35.181|    52.60%|   0:00:00.0| 3307.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.542|   -1.542| -34.479|  -35.117|    52.60%|   0:00:01.0| 3307.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.540|   -1.540| -34.477|  -35.115|    52.60%|   0:00:00.0| 3307.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.539|   -1.539| -34.472|  -35.110|    52.60%|   0:00:01.0| 3307.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.539|   -1.539| -34.464|  -35.102|    52.60%|   0:00:01.0| 3307.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.539|   -1.539| -34.398|  -35.036|    52.63%|   0:00:01.0| 3307.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.534|   -1.534| -34.307|  -34.945|    52.63%|   0:00:00.0| 3307.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.533|   -1.533| -34.293|  -34.931|    52.63%|   0:00:01.0| 3307.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.533|   -1.533| -34.267|  -34.905|    52.63%|   0:00:03.0| 3307.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.531|   -1.531| -34.208|  -34.846|    52.65%|   0:00:01.0| 3307.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.531|   -1.531| -34.164|  -34.802|    52.66%|   0:00:01.0| 3326.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.527|   -1.527| -34.076|  -34.714|    52.66%|   0:00:01.0| 3326.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.526|   -1.526| -34.071|  -34.708|    52.66%|   0:00:01.0| 3326.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.526|   -1.526| -34.045|  -34.683|    52.67%|   0:00:01.0| 3326.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.524|   -1.524| -34.015|  -34.653|    52.68%|   0:00:00.0| 3326.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.523|   -1.523| -33.996|  -34.633|    52.68%|   0:00:03.0| 3326.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.520|   -1.520| -33.966|  -34.604|    52.68%|   0:00:01.0| 3326.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.520|   -1.520| -33.965|  -34.603|    52.69%|   0:00:04.0| 3345.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.519|   -1.519| -33.823|  -34.461|    52.71%|   0:00:01.0| 3345.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.518|   -1.518| -33.810|  -34.448|    52.71%|   0:00:00.0| 3345.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.517|   -1.517| -33.807|  -34.445|    52.71%|   0:00:01.0| 3345.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.518|   -1.518| -33.782|  -34.420|    52.72%|   0:00:00.0| 3345.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.513|   -1.513| -33.752|  -34.390|    52.72%|   0:00:01.0| 3345.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.512|   -1.512| -33.697|  -34.334|    52.72%|   0:00:01.0| 3345.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.512|   -1.512| -33.693|  -34.331|    52.73%|   0:00:02.0| 3343.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.508|   -1.508| -33.514|  -34.152|    52.74%|   0:00:00.0| 3343.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.508|   -1.508| -33.485|  -34.123|    52.74%|   0:00:01.0| 3343.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.508|   -1.508| -33.482|  -34.120|    52.74%|   0:00:01.0| 3343.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.505|   -1.505| -33.450|  -34.087|    52.76%|   0:00:01.0| 3343.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.504|   -1.504| -33.399|  -34.037|    52.76%|   0:00:02.0| 3343.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.504|   -1.504| -33.389|  -34.027|    52.76%|   0:00:00.0| 3343.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.501|   -1.501| -33.238|  -33.875|    52.77%|   0:00:01.0| 3343.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.499|   -1.499| -33.228|  -33.866|    52.77%|   0:00:01.0| 3343.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.499|   -1.499| -33.220|  -33.858|    52.77%|   0:00:01.0| 3343.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.497|   -1.497| -33.103|  -33.741|    52.79%|   0:00:01.0| 3343.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.495|   -1.495| -33.083|  -33.721|    52.79%|   0:00:02.0| 3343.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.495|   -1.495| -33.082|  -33.720|    52.79%|   0:00:01.0| 3343.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.492|   -1.492| -32.961|  -33.599|    52.81%|   0:00:01.0| 3343.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.491|   -1.491| -32.951|  -33.589|    52.81%|   0:00:01.0| 3343.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.490|   -1.490| -32.943|  -33.581|    52.81%|   0:00:00.0| 3343.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.490|   -1.490| -32.939|  -33.577|    52.81%|   0:00:01.0| 3343.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.487|   -1.487| -32.727|  -33.364|    52.83%|   0:00:00.0| 3343.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.484|   -1.484| -32.716|  -33.354|    52.84%|   0:00:02.0| 3343.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.484|   -1.484| -32.695|  -33.333|    52.84%|   0:00:01.0| 3343.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.484|   -1.484| -32.694|  -33.332|    52.84%|   0:00:00.0| 3343.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.480|   -1.480| -32.653|  -33.291|    52.85%|   0:00:00.0| 3343.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.480|   -1.480| -32.627|  -33.265|    52.85%|   0:00:01.0| 3343.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.479|   -1.479| -32.628|  -33.266|    52.86%|   0:00:01.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.479|   -1.479| -32.628|  -33.265|    52.86%|   0:00:01.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.477|   -1.477| -32.557|  -33.195|    52.87%|   0:00:01.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.477|   -1.477| -32.544|  -33.182|    52.87%|   0:00:00.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.476|   -1.476| -32.511|  -33.148|    52.89%|   0:00:01.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.474|   -1.474| -32.499|  -33.137|    52.89%|   0:00:01.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.472|   -1.472| -32.404|  -33.042|    52.89%|   0:00:01.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.472|   -1.472| -32.404|  -33.042|    52.89%|   0:00:01.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.469|   -1.469| -32.335|  -32.973|    52.91%|   0:00:00.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.469|   -1.469| -32.329|  -32.967|    52.91%|   0:00:01.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.469|   -1.469| -32.326|  -32.964|    52.91%|   0:00:01.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.468|   -1.468| -32.305|  -32.943|    52.93%|   0:00:00.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.468|   -1.468| -32.214|  -32.852|    52.94%|   0:00:01.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.467|   -1.467| -32.202|  -32.840|    52.94%|   0:00:01.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.467|   -1.467| -32.164|  -32.802|    52.94%|   0:00:01.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.466|   -1.466| -32.156|  -32.793|    52.94%|   0:00:00.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.465|   -1.465| -32.139|  -32.777|    52.94%|   0:00:01.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.465|   -1.465| -32.136|  -32.774|    52.94%|   0:00:00.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.465|   -1.465| -32.131|  -32.769|    52.94%|   0:00:01.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.462|   -1.462| -32.116|  -32.754|    52.95%|   0:00:00.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.462|   -1.462| -32.116|  -32.754|    52.95%|   0:00:01.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.460|   -1.460| -32.070|  -32.708|    52.96%|   0:00:01.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.460|   -1.460| -32.052|  -32.690|    52.96%|   0:00:01.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.460|   -1.460| -31.972|  -32.610|    52.96%|   0:00:00.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.460|   -1.460| -31.946|  -32.584|    52.96%|   0:00:00.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.463|   -1.463| -31.982|  -32.620|    53.10%|   0:00:08.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.463|   -1.463| -31.997|  -32.635|    53.10%|   0:00:01.0| 3362.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:14:19 real=0:03:04 mem=3362.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.061|   -1.463|  -0.638|  -32.635|    53.10%|   0:00:01.0| 3362.4M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_28_/D           |
|   0.007|   -1.463|   0.000|  -31.997|    53.11%|   0:00:01.0| 3362.4M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_60_/D           |
|   0.015|   -1.463|   0.000|  -31.997|    53.12%|   0:00:00.0| 3381.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_42_/D           |
|   0.015|   -1.463|   0.000|  -31.997|    53.12%|   0:00:00.0| 3381.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_42_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.3 real=0:00:02.0 mem=3381.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:14:23 real=0:03:06 mem=3381.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.025|  0.000|
|reg2reg   |-1.463|-31.997|
|HEPG      |-1.463|-31.997|
|All Paths |-1.463|-31.997|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.463 TNS Slack -31.997 Density 53.12
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:45:08.2/0:14:24.7 (3.1), mem = 3381.5M
(I,S,L,T): WC_VIEW: 43.2022, 23.6317, 1.17328, 68.0071
Reclaim Optimization WNS Slack -1.463  TNS Slack -31.997 Density 53.12
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    53.12%|        -|  -1.463| -31.997|   0:00:00.0| 3381.5M|
|    53.10%|       20|  -1.462| -31.980|   0:00:01.0| 3381.5M|
|    52.92%|      690|  -1.444| -31.782|   0:00:09.0| 3381.5M|
|    52.92%|        6|  -1.444| -31.782|   0:00:01.0| 3381.5M|
|    52.92%|        1|  -1.444| -31.782|   0:00:00.0| 3381.5M|
|    52.92%|        0|  -1.444| -31.782|   0:00:00.0| 3381.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.444  TNS Slack -31.782 Density 52.92
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 219 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:32.5) (real = 0:00:13.0) **
(I,S,L,T): WC_VIEW: 43.0132, 23.4782, 1.16548, 67.6569
*** AreaOpt [finish] : cpu/real = 0:00:32.7/0:00:13.3 (2.5), totSession cpu/real = 0:45:40.9/0:14:38.0 (3.1), mem = 3381.5M
End: Area Reclaim Optimization (cpu=0:00:33, real=0:00:14, mem=3284.48M, totSessionCpu=0:45:41).
*** Starting refinePlace (0:45:41 mem=3284.5M) ***
Total net bbox length = 4.447e+05 (1.996e+05 2.451e+05) (ext = 2.285e+04)
Move report: Timing Driven Placement moves 3831 insts, mean move: 7.53 um, max move: 63.60 um
	Max move on inst (normalizer_inst/FE_RC_730_0): (456.20, 127.00) --> (453.80, 188.20)
	Runtime: CPU: 0:00:10.0 REAL: 0:00:05.0 MEM: 3301.4MB
Move report: Detail placement moves 6780 insts, mean move: 0.53 um, max move: 4.80 um
	Max move on inst (normalizer_inst/U9072): (492.20, 128.80) --> (493.40, 125.20)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3359.3MB
Summary Report:
Instances move: 8633 (out of 38135 movable)
Instances flipped: 21
Mean displacement: 3.68 um
Max displacement: 63.60 um (Instance: normalizer_inst/FE_RC_730_0) (456.2, 127) -> (453.8, 188.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 4.493e+05 (2.031e+05 2.462e+05) (ext = 2.286e+04)
Runtime: CPU: 0:00:11.3 REAL: 0:00:06.0 MEM: 3359.3MB
*** Finished refinePlace (0:45:53 mem=3359.3M) ***
Finished re-routing un-routed nets (0:00:00.1 3359.3M)


Density : 0.5292
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:13.5 real=0:00:07.0 mem=3359.3M) ***
** GigaOpt Optimizer WNS Slack -1.491 TNS Slack -32.737 Density 52.92
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.006|  0.000|
|reg2cgate | 0.025|  0.000|
|reg2reg   |-1.491|-32.737|
|HEPG      |-1.491|-32.737|
|All Paths |-1.491|-32.737|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.491|   -1.491| -32.737|  -32.737|    52.92%|   0:00:00.0| 3359.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.445|   -1.445| -31.997|  -31.997|    52.93%|   0:00:13.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.436|   -1.436| -31.794|  -31.794|    52.95%|   0:00:00.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.438|   -1.438| -31.762|  -31.762|    52.95%|   0:00:08.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.438|   -1.438| -31.761|  -31.761|    52.95%|   0:00:01.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.431|   -1.431| -31.546|  -31.546|    52.98%|   0:00:00.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.429|   -1.429| -31.498|  -31.498|    52.99%|   0:00:02.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.425|   -1.425| -31.359|  -31.359|    53.02%|   0:00:02.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.422|   -1.422| -31.346|  -31.346|    53.02%|   0:00:00.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.415|   -1.415| -31.108|  -31.108|    53.06%|   0:00:01.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.406|   -1.406| -30.937|  -30.937|    53.10%|   0:00:01.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.409|   -1.409| -30.764|  -30.764|    53.17%|   0:00:01.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.404|   -1.404| -30.742|  -30.742|    53.17%|   0:00:00.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.402|   -1.402| -30.723|  -30.723|    53.17%|   0:00:00.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.402|   -1.402| -30.722|  -30.722|    53.17%|   0:00:00.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.403|   -1.403| -30.697|  -30.697|    53.20%|   0:00:00.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.396|   -1.396| -30.658|  -30.658|    53.20%|   0:00:01.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.396|   -1.396| -30.642|  -30.642|    53.20%|   0:00:00.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.396|   -1.396| -30.629|  -30.629|    53.20%|   0:00:00.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.393|   -1.393| -30.543|  -30.543|    53.26%|   0:00:01.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.390|   -1.390| -30.473|  -30.473|    53.30%|   0:00:01.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.390|   -1.390| -30.467|  -30.467|    53.30%|   0:00:00.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.389|   -1.389| -30.434|  -30.434|    53.33%|   0:00:01.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.386|   -1.386| -30.377|  -30.377|    53.33%|   0:00:00.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.387|   -1.387| -30.254|  -30.254|    53.38%|   0:00:01.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.381|   -1.381| -30.207|  -30.207|    53.38%|   0:00:01.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.381|   -1.381| -30.183|  -30.183|    53.38%|   0:00:00.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.377|   -1.377| -30.123|  -30.123|    53.41%|   0:00:00.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.377|   -1.377| -30.121|  -30.121|    53.41%|   0:00:01.0| 3416.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.375|   -1.375| -30.050|  -30.050|    53.46%|   0:00:02.0| 3454.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.377|   -1.377| -30.044|  -30.044|    53.46%|   0:00:00.0| 3454.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.375|   -1.375| -30.040|  -30.040|    53.46%|   0:00:00.0| 3454.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.375|   -1.375| -30.040|  -30.040|    53.46%|   0:00:00.0| 3454.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.375|   -1.375| -30.009|  -30.009|    53.48%|   0:00:01.0| 3454.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.371|   -1.371| -30.044|  -30.044|    53.48%|   0:00:00.0| 3454.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.371|   -1.371| -30.041|  -30.041|    53.48%|   0:00:01.0| 3454.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.370|   -1.370| -29.994|  -29.994|    53.54%|   0:00:02.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.368|   -1.368| -29.929|  -29.929|    53.56%|   0:00:00.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.366|   -1.366| -29.874|  -29.874|    53.58%|   0:00:02.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.366|   -1.366| -29.830|  -29.830|    53.60%|   0:00:01.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.364|   -1.364| -29.804|  -29.804|    53.61%|   0:00:00.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.362|   -1.362| -29.761|  -29.761|    53.64%|   0:00:02.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.362|   -1.362| -29.746|  -29.746|    53.64%|   0:00:00.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.359|   -1.359| -29.667|  -29.667|    53.65%|   0:00:00.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.359|   -1.359| -29.663|  -29.663|    53.65%|   0:00:01.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.358|   -1.358| -29.616|  -29.616|    53.66%|   0:00:00.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.357|   -1.357| -29.658|  -29.658|    53.68%|   0:00:01.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.356|   -1.356| -29.620|  -29.620|    53.69%|   0:00:01.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.352|   -1.352| -29.651|  -29.651|    53.71%|   0:00:01.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.350|   -1.350| -29.551|  -29.551|    53.74%|   0:00:01.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.350|   -1.350| -29.546|  -29.546|    53.74%|   0:00:01.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.349|   -1.349| -29.538|  -29.538|    53.77%|   0:00:01.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.349|   -1.349| -29.465|  -29.465|    53.79%|   0:00:02.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.348|   -1.348| -29.469|  -29.469|    53.80%|   0:00:00.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.346|   -1.346| -29.429|  -29.429|    53.81%|   0:00:00.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.346|   -1.346| -29.418|  -29.418|    53.81%|   0:00:01.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.344|   -1.344| -29.333|  -29.333|    53.82%|   0:00:00.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.343|   -1.343| -29.320|  -29.320|    53.83%|   0:00:01.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.343|   -1.343| -29.320|  -29.320|    53.83%|   0:00:00.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.341|   -1.341| -29.322|  -29.322|    53.85%|   0:00:00.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.341|   -1.341| -29.311|  -29.311|    53.85%|   0:00:01.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.340|   -1.340| -29.312|  -29.312|    53.87%|   0:00:00.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.338|   -1.338| -29.290|  -29.290|    53.87%|   0:00:01.0| 3473.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.337|   -1.337| -29.257|  -29.257|    53.89%|   0:00:02.0| 3471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.334|   -1.334| -29.225|  -29.225|    53.91%|   0:00:00.0| 3471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.334|   -1.334| -29.176|  -29.176|    53.92%|   0:00:01.0| 3471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.332|   -1.332| -29.156|  -29.156|    53.93%|   0:00:00.0| 3471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.332|   -1.332| -29.135|  -29.135|    53.95%|   0:00:02.0| 3471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.329|   -1.329| -29.086|  -29.086|    53.96%|   0:00:01.0| 3471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.329|   -1.329| -29.083|  -29.083|    53.96%|   0:00:02.0| 3471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.327|   -1.327| -29.054|  -29.054|    53.98%|   0:00:01.0| 3471.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.325|   -1.325| -29.052|  -29.052|    53.98%|   0:00:05.0| 3469.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.325|   -1.325| -29.036|  -29.036|    53.98%|   0:00:06.0| 3467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.325|   -1.325| -29.011|  -29.011|    54.00%|   0:00:00.0| 3467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.324|   -1.324| -29.066|  -29.066|    54.01%|   0:00:01.0| 3467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.324|   -1.324| -29.050|  -29.050|    54.01%|   0:00:04.0| 3467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.324|   -1.324| -29.050|  -29.050|    54.01%|   0:00:00.0| 3467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.323|   -1.323| -28.972|  -28.972|    54.03%|   0:00:00.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.322|   -1.322| -28.962|  -28.962|    54.05%|   0:00:01.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.319|   -1.319| -28.937|  -28.937|    54.06%|   0:00:02.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.318|   -1.318| -28.901|  -28.901|    54.06%|   0:00:05.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.319|   -1.319| -28.895|  -28.895|    54.05%|   0:00:02.0| 3459.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.317|   -1.317| -28.863|  -28.863|    54.08%|   0:00:01.0| 3459.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.317|   -1.317| -28.837|  -28.837|    54.08%|   0:00:05.0| 3459.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.314|   -1.314| -28.785|  -28.785|    54.09%|   0:00:00.0| 3459.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.313|   -1.313| -28.780|  -28.780|    54.09%|   0:00:01.0| 3459.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.313|   -1.313| -28.778|  -28.778|    54.09%|   0:00:01.0| 3459.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.310|   -1.310| -28.680|  -28.680|    54.11%|   0:00:00.0| 3459.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.310|   -1.310| -28.669|  -28.669|    54.11%|   0:00:02.0| 3459.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.309|   -1.309| -28.665|  -28.665|    54.13%|   0:00:01.0| 3451.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.307|   -1.307| -28.613|  -28.613|    54.15%|   0:00:01.0| 3451.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.307|   -1.307| -28.591|  -28.591|    54.15%|   0:00:01.0| 3451.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.305|   -1.305| -28.505|  -28.505|    54.17%|   0:00:02.0| 3451.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.305|   -1.305| -28.502|  -28.502|    54.17%|   0:00:02.0| 3451.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.305|   -1.305| -28.470|  -28.470|    54.17%|   0:00:00.0| 3451.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.303|   -1.303| -28.442|  -28.442|    54.19%|   0:00:01.0| 3451.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.302|   -1.302| -28.434|  -28.434|    54.19%|   0:00:01.0| 3451.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.302|   -1.302| -28.425|  -28.425|    54.19%|   0:00:02.0| 3451.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.300|   -1.300| -28.381|  -28.381|    54.21%|   0:00:00.0| 3451.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.298|   -1.298| -28.367|  -28.367|    54.23%|   0:00:02.0| 3451.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.298|   -1.298| -28.365|  -28.365|    54.23%|   0:00:02.0| 3451.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.298|   -1.298| -28.354|  -28.354|    54.23%|   0:00:03.0| 3439.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.296|   -1.296| -28.334|  -28.334|    54.26%|   0:00:01.0| 3458.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.297|   -1.297| -28.333|  -28.333|    54.26%|   0:00:02.0| 3497.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.293|   -1.293| -28.240|  -28.240|    54.29%|   0:00:02.0| 3497.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.292|   -1.292| -28.232|  -28.232|    54.29%|   0:00:02.0| 3497.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.290|   -1.290| -28.179|  -28.179|    54.31%|   0:00:01.0| 3497.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.290|   -1.290| -28.170|  -28.170|    54.31%|   0:00:02.0| 3497.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.290|   -1.290| -28.126|  -28.126|    54.34%|   0:00:00.0| 3497.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.290|   -1.290| -28.138|  -28.138|    54.35%|   0:00:02.0| 3497.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.289|   -1.289| -28.143|  -28.143|    54.35%|   0:00:00.0| 3497.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.288|   -1.288| -28.115|  -28.115|    54.35%|   0:00:03.0| 3497.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.288|   -1.288| -28.100|  -28.100|    54.35%|   0:00:01.0| 3497.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.287|   -1.287| -28.099|  -28.099|    54.35%|   0:00:04.0| 3497.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.287|   -1.287| -28.096|  -28.096|    54.35%|   0:00:00.0| 3497.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.286|   -1.286| -28.028|  -28.028|    54.39%|   0:00:02.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.286|   -1.286| -28.028|  -28.028|    54.39%|   0:00:01.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.284|   -1.284| -28.004|  -28.004|    54.41%|   0:00:03.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.283|   -1.283| -27.964|  -27.964|    54.43%|   0:00:02.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.283|   -1.283| -27.953|  -27.953|    54.43%|   0:00:02.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.281|   -1.281| -27.936|  -27.936|    54.46%|   0:00:02.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.281|   -1.281| -27.931|  -27.931|    54.46%|   0:00:02.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.281|   -1.281| -27.968|  -27.968|    54.49%|   0:00:02.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.280|   -1.280| -27.948|  -27.948|    54.50%|   0:00:00.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.280|   -1.280| -27.926|  -27.926|    54.50%|   0:00:01.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.278|   -1.278| -27.867|  -27.867|    54.52%|   0:00:01.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.278|   -1.278| -27.864|  -27.864|    54.52%|   0:00:03.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.276|   -1.276| -27.841|  -27.841|    54.55%|   0:00:01.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.276|   -1.276| -27.841|  -27.841|    54.55%|   0:00:01.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.276|   -1.276| -27.828|  -27.828|    54.57%|   0:00:01.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.274|   -1.274| -27.802|  -27.802|    54.58%|   0:00:00.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.274|   -1.274| -27.797|  -27.797|    54.58%|   0:00:02.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.273|   -1.273| -27.772|  -27.772|    54.60%|   0:00:01.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.273|   -1.273| -27.766|  -27.766|    54.61%|   0:00:00.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.273|   -1.273| -27.766|  -27.766|    54.61%|   0:00:03.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.272|   -1.272| -27.720|  -27.720|    54.63%|   0:00:01.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.271|   -1.271| -27.701|  -27.701|    54.65%|   0:00:01.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.270|   -1.270| -27.681|  -27.681|    54.66%|   0:00:02.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.270|   -1.270| -27.669|  -27.669|    54.67%|   0:00:01.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.270|   -1.270| -27.668|  -27.668|    54.67%|   0:00:01.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.269|   -1.269| -27.674|  -27.674|    54.68%|   0:00:01.0| 3543.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.269|   -1.269| -27.667|  -27.667|    54.68%|   0:00:01.0| 3524.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.268|   -1.268| -27.659|  -27.659|    54.70%|   0:00:01.0| 3524.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.268|   -1.268| -27.653|  -27.653|    54.70%|   0:00:01.0| 3524.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.267|   -1.267| -27.652|  -27.652|    54.72%|   0:00:00.0| 3524.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.274|   -1.274| -27.738|  -27.738|    55.03%|   0:00:08.0| 3524.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.273|   -1.273| -27.761|  -27.761|    55.07%|   0:00:01.0| 3524.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.272|   -1.272| -27.738|  -27.738|    55.07%|   0:00:01.0| 3524.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.272|   -1.272| -27.734|  -27.734|    55.07%|   0:00:01.0| 3524.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.271|   -1.271| -27.728|  -27.728|    55.08%|   0:00:00.0| 3524.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.271|   -1.271| -27.698|  -27.698|    55.09%|   0:00:02.0| 3524.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.274|   -1.274| -27.718|  -27.718|    55.13%|   0:00:01.0| 3524.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:17:57 real=0:03:18 mem=3524.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.006|   -1.274|   0.000|  -27.718|    55.13%|   0:00:01.0| 3524.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_29_/D           |
|   0.007|   -1.274|   0.000|  -27.718|    55.13%|   0:00:00.0| 3524.2M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_25_/D               |
|   0.013|   -1.274|   0.000|  -27.718|    55.14%|   0:00:00.0| 3524.2M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_17_/D               |
|   0.021|   -1.274|   0.000|  -27.718|    55.14%|   0:00:00.0| 3524.2M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_40_/D           |
|   0.021|   -1.274|   0.000|  -27.718|    55.14%|   0:00:00.0| 3524.2M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_40_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:01.0 mem=3524.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:17:59 real=0:03:20 mem=3524.2M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.021|  0.000|
|reg2cgate | 0.025|  0.000|
|reg2reg   |-1.274|-27.718|
|HEPG      |-1.274|-27.718|
|All Paths |-1.274|-27.718|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.274 TNS Slack -27.718 Density 55.14
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:03:54.0/0:18:05.0 (3.5), mem = 3524.2M
(I,S,L,T): WC_VIEW: 46.1568, 26.1581, 1.24833, 73.5632
Reclaim Optimization WNS Slack -1.274  TNS Slack -27.718 Density 55.14
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.14%|        -|  -1.274| -27.718|   0:00:00.0| 3524.2M|
|    55.12%|       29|  -1.274| -27.952|   0:00:01.0| 3524.2M|
|    54.82%|      987|  -1.259| -27.696|   0:00:12.0| 3524.2M|
|    54.82%|        7|  -1.259| -27.696|   0:00:00.0| 3524.2M|
|    54.82%|        0|  -1.259| -27.696|   0:00:01.0| 3524.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.259  TNS Slack -27.696 Density 54.82
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 325 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:39.8) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 45.7665, 25.8587, 1.23584, 72.8611
*** AreaOpt [finish] : cpu/real = 0:00:40.1/0:00:15.3 (2.6), totSession cpu/real = 1:04:34.0/0:18:20.3 (3.5), mem = 3524.2M
End: Area Reclaim Optimization (cpu=0:00:40, real=0:00:15, mem=3429.16M, totSessionCpu=1:04:34).
*** Starting refinePlace (1:04:35 mem=3429.2M) ***
Total net bbox length = 4.518e+05 (2.048e+05 2.470e+05) (ext = 2.286e+04)
Move report: Timing Driven Placement moves 14497 insts, mean move: 11.30 um, max move: 114.80 um
	Max move on inst (normalizer_inst/FE_RC_668_0): (441.40, 157.60) --> (516.60, 197.20)
	Runtime: CPU: 0:00:21.1 REAL: 0:00:08.0 MEM: 3454.6MB
Move report: Detail placement moves 8506 insts, mean move: 0.45 um, max move: 3.60 um
	Max move on inst (normalizer_inst/FE_OFC1248_n2664): (416.60, 38.80) --> (418.40, 37.00)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3502.6MB
Summary Report:
Instances move: 14561 (out of 38274 movable)
Instances flipped: 14
Mean displacement: 11.29 um
Max displacement: 115.00 um (Instance: normalizer_inst/FE_RC_668_0) (441.4, 157.6) -> (516.8, 197.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.619e+05 (2.085e+05 2.533e+05) (ext = 2.297e+04)
Runtime: CPU: 0:00:22.3 REAL: 0:00:09.0 MEM: 3502.6MB
*** Finished refinePlace (1:04:57 mem=3502.6M) ***
Finished re-routing un-routed nets (0:00:00.4 3502.6M)


Density : 0.5482
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:27.0 real=0:00:11.0 mem=3502.6M) ***
** GigaOpt Optimizer WNS Slack -1.381 TNS Slack -29.594 Density 54.82
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.001|  0.000|
|reg2cgate | 0.024|  0.000|
|reg2reg   |-1.381|-29.594|
|HEPG      |-1.381|-29.594|
|All Paths |-1.381|-29.594|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.381|   -1.381| -29.594|  -29.594|    54.82%|   0:00:00.0| 3502.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.320|   -1.320| -29.000|  -29.000|    54.82%|   0:00:12.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.312|   -1.312| -28.892|  -28.892|    54.83%|   0:00:01.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.312|   -1.312| -28.878|  -28.878|    54.83%|   0:00:00.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.309|   -1.309| -28.855|  -28.855|    54.85%|   0:00:00.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.308|   -1.308| -28.868|  -28.868|    54.85%|   0:00:01.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.308|   -1.308| -28.848|  -28.848|    54.85%|   0:00:00.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.300|   -1.300| -28.721|  -28.721|    54.87%|   0:00:00.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.300|   -1.300| -28.709|  -28.709|    54.86%|   0:00:01.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.298|   -1.298| -28.599|  -28.599|    54.88%|   0:00:00.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.296|   -1.296| -28.587|  -28.587|    54.88%|   0:00:00.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.296|   -1.296| -28.585|  -28.585|    54.88%|   0:00:01.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.289|   -1.289| -28.514|  -28.514|    54.90%|   0:00:00.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.289|   -1.289| -28.509|  -28.509|    54.91%|   0:00:01.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.286|   -1.286| -28.399|  -28.399|    54.95%|   0:00:00.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.284|   -1.284| -28.389|  -28.389|    54.95%|   0:00:00.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.287|   -1.287| -28.364|  -28.364|    55.00%|   0:00:02.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.281|   -1.281| -28.289|  -28.289|    55.02%|   0:00:00.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.279|   -1.279| -28.237|  -28.237|    55.06%|   0:00:01.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.279|   -1.279| -28.215|  -28.215|    55.06%|   0:00:01.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.274|   -1.274| -28.024|  -28.024|    55.09%|   0:00:00.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.272|   -1.272| -27.958|  -27.958|    55.12%|   0:00:01.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.271|   -1.271| -27.954|  -27.954|    55.12%|   0:00:00.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.270|   -1.270| -27.923|  -27.923|    55.16%|   0:00:01.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.266|   -1.266| -27.898|  -27.898|    55.17%|   0:00:01.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.266|   -1.266| -27.894|  -27.894|    55.17%|   0:00:00.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.265|   -1.265| -27.883|  -27.883|    55.24%|   0:00:01.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.262|   -1.262| -27.840|  -27.840|    55.25%|   0:00:01.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.262|   -1.262| -27.839|  -27.839|    55.25%|   0:00:00.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.260|   -1.260| -27.769|  -27.769|    55.29%|   0:00:01.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.260|   -1.260| -27.764|  -27.764|    55.29%|   0:00:00.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.258|   -1.258| -27.726|  -27.726|    55.32%|   0:00:01.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.258|   -1.258| -27.724|  -27.724|    55.32%|   0:00:01.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.258|   -1.258| -27.720|  -27.720|    55.36%|   0:00:01.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.256|   -1.256| -27.654|  -27.654|    55.38%|   0:00:00.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.257|   -1.257| -27.624|  -27.624|    55.39%|   0:00:01.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.252|   -1.252| -27.595|  -27.595|    55.40%|   0:00:01.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.252|   -1.252| -27.526|  -27.526|    55.45%|   0:00:01.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.251|   -1.251| -27.511|  -27.511|    55.47%|   0:00:01.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.252|   -1.252| -27.510|  -27.510|    55.48%|   0:00:00.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.249|   -1.249| -27.512|  -27.512|    55.49%|   0:00:00.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.247|   -1.247| -27.490|  -27.490|    55.51%|   0:00:01.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.248|   -1.248| -27.465|  -27.465|    55.53%|   0:00:01.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.245|   -1.245| -27.441|  -27.441|    55.54%|   0:00:01.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.245|   -1.245| -27.392|  -27.392|    55.56%|   0:00:01.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.243|   -1.243| -27.356|  -27.356|    55.57%|   0:00:00.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.241|   -1.241| -27.331|  -27.331|    55.60%|   0:00:03.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.242|   -1.242| -27.291|  -27.291|    55.62%|   0:00:02.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.238|   -1.238| -27.264|  -27.264|    55.63%|   0:00:00.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.238|   -1.238| -27.264|  -27.264|    55.63%|   0:00:01.0| 3617.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.236|   -1.236| -27.236|  -27.236|    55.66%|   0:00:03.0| 3731.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.235|   -1.235| -27.180|  -27.180|    55.70%|   0:00:03.0| 3731.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.235|   -1.235| -27.178|  -27.178|    55.70%|   0:00:00.0| 3731.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.232|   -1.232| -27.176|  -27.176|    55.72%|   0:00:01.0| 3731.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.232|   -1.232| -27.175|  -27.175|    55.72%|   0:00:00.0| 3731.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.232|   -1.232| -27.175|  -27.175|    55.75%|   0:00:01.0| 3731.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.232|   -1.232| -27.131|  -27.131|    55.76%|   0:00:01.0| 3731.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.231|   -1.231| -27.120|  -27.120|    55.76%|   0:00:00.0| 3731.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.230|   -1.230| -27.131|  -27.131|    55.79%|   0:00:02.0| 3712.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.227|   -1.227| -27.062|  -27.062|    55.82%|   0:00:02.0| 3712.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.226|   -1.226| -27.046|  -27.046|    55.84%|   0:00:02.0| 3712.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.226|   -1.226| -27.037|  -27.037|    55.84%|   0:00:02.0| 3712.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.224|   -1.224| -26.965|  -26.965|    55.87%|   0:00:04.0| 3712.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.223|   -1.223| -26.950|  -26.950|    55.86%|   0:00:01.0| 3712.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.222|   -1.222| -26.932|  -26.932|    55.86%|   0:00:03.0| 3712.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.222|   -1.222| -26.931|  -26.931|    55.86%|   0:00:02.0| 3712.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.225|   -1.225| -26.903|  -26.903|    55.89%|   0:00:01.0| 3712.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.219|   -1.219| -26.877|  -26.877|    55.89%|   0:00:00.0| 3712.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.219|   -1.219| -26.866|  -26.866|    55.89%|   0:00:06.0| 3712.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.217|   -1.217| -26.792|  -26.792|    55.93%|   0:00:02.0| 3712.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.216|   -1.216| -26.784|  -26.784|    55.93%|   0:00:01.0| 3712.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.216|   -1.216| -26.780|  -26.780|    55.93%|   0:00:04.0| 3712.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.215|   -1.215| -26.774|  -26.774|    55.95%|   0:00:01.0| 3712.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.215|   -1.215| -26.773|  -26.773|    55.95%|   0:00:01.0| 3712.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.215|   -1.215| -26.733|  -26.733|    55.96%|   0:00:01.0| 3712.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.214|   -1.214| -26.698|  -26.698|    55.97%|   0:00:00.0| 3712.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.213|   -1.213| -26.701|  -26.701|    55.98%|   0:00:02.0| 3674.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.213|   -1.213| -26.701|  -26.701|    55.98%|   0:00:02.0| 3674.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.213|   -1.213| -26.695|  -26.695|    56.00%|   0:00:01.0| 3674.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.214|   -1.214| -26.705|  -26.705|    56.31%|   0:00:15.0| 3674.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.212|   -1.212| -26.643|  -26.643|    56.34%|   0:00:01.0| 3674.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.212|   -1.212| -26.621|  -26.621|    56.34%|   0:00:02.0| 3674.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.212|   -1.212| -26.621|  -26.621|    56.35%|   0:00:01.0| 3674.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.210|   -1.210| -26.599|  -26.599|    56.36%|   0:00:01.0| 3674.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.210|   -1.210| -26.592|  -26.592|    56.36%|   0:00:02.0| 3674.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.209|   -1.209| -26.558|  -26.558|    56.38%|   0:00:00.0| 3674.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.207|   -1.207| -26.528|  -26.528|    56.39%|   0:00:02.0| 3674.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.206|   -1.206| -26.507|  -26.507|    56.39%|   0:00:01.0| 3674.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.206|   -1.206| -26.505|  -26.505|    56.39%|   0:00:03.0| 3674.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.206|   -1.206| -26.489|  -26.489|    56.41%|   0:00:01.0| 3674.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.205|   -1.205| -26.430|  -26.430|    56.43%|   0:00:01.0| 3623.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.204|   -1.204| -26.428|  -26.428|    56.43%|   0:00:02.0| 3623.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.203|   -1.203| -26.413|  -26.413|    56.44%|   0:00:01.0| 3623.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.203|   -1.203| -26.405|  -26.405|    56.44%|   0:00:02.0| 3623.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.206|   -1.206| -26.390|  -26.390|    56.45%|   0:00:00.0| 3623.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.204|   -1.204| -26.398|  -26.398|    56.46%|   0:00:01.0| 3623.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.204|   -1.204| -26.378|  -26.378|    56.46%|   0:00:00.0| 3623.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.204|   -1.204| -26.399|  -26.399|    56.68%|   0:00:10.0| 3642.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.205|   -1.205| -26.391|  -26.391|    56.69%|   0:00:01.0| 3642.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.202|   -1.202| -26.381|  -26.381|    56.69%|   0:00:00.0| 3642.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.201|   -1.201| -26.362|  -26.362|    56.71%|   0:00:02.0| 3642.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.201|   -1.201| -26.356|  -26.356|    56.71%|   0:00:02.0| 3642.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.201|   -1.201| -26.355|  -26.355|    56.71%|   0:00:02.0| 3661.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.200|   -1.200| -26.303|  -26.303|    56.72%|   0:00:00.0| 3661.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.199|   -1.199| -26.294|  -26.294|    56.73%|   0:00:03.0| 3661.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.199|   -1.199| -26.303|  -26.303|    56.84%|   0:00:05.0| 3661.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.198|   -1.198| -26.294|  -26.294|    56.85%|   0:00:01.0| 3661.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.198|   -1.198| -26.290|  -26.290|    56.85%|   0:00:03.0| 3657.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.199|   -1.199| -26.261|  -26.261|    56.86%|   0:00:00.0| 3657.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.197|   -1.197| -26.254|  -26.254|    56.86%|   0:00:01.0| 3657.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.196|   -1.196| -26.241|  -26.241|    56.89%|   0:00:01.0| 3657.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.195|   -1.195| -26.291|  -26.291|    56.90%|   0:00:01.0| 3657.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.195|   -1.195| -26.275|  -26.275|    56.91%|   0:00:01.0| 3657.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.194|   -1.194| -26.273|  -26.273|    56.92%|   0:00:00.0| 3657.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.193|   -1.193| -26.301|  -26.301|    56.97%|   0:00:03.0| 3657.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.193|   -1.193| -26.295|  -26.295|    56.97%|   0:00:02.0| 3641.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.193|   -1.193| -26.281|  -26.281|    57.01%|   0:00:01.0| 3641.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.192|   -1.192| -26.261|  -26.261|    57.02%|   0:00:01.0| 3641.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.192|   -1.192| -26.261|  -26.261|    57.03%|   0:00:00.0| 3641.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.194|   -1.194| -26.582|  -26.582|    57.34%|   0:00:09.0| 3641.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.194|   -1.194| -26.582|  -26.582|    57.34%|   0:00:00.0| 3641.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:16:00 real=0:02:58 mem=3641.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.001|   -1.194|   0.000|  -26.582|    57.34%|   0:00:00.0| 3641.7M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_27_/D               |
|   0.009|   -1.194|   0.000|  -26.582|    57.34%|   0:00:00.0| 3641.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_42_/D           |
|   0.016|   -1.194|   0.000|  -26.582|    57.35%|   0:00:01.0| 3698.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_8_/D            |
|   0.016|   -1.194|   0.000|  -26.582|    57.35%|   0:00:00.0| 3698.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_8_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=3698.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:16:02 real=0:02:59 mem=3698.9M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.016|  0.000|
|reg2cgate | 0.024|  0.000|
|reg2reg   |-1.194|-26.582|
|HEPG      |-1.194|-26.582|
|All Paths |-1.194|-26.582|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.194 TNS Slack -26.582 Density 57.35
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:21:03.8/0:21:30.2 (3.8), mem = 3698.9M
(I,S,L,T): WC_VIEW: 49.234, 28.8685, 1.32346, 79.426
Reclaim Optimization WNS Slack -1.194  TNS Slack -26.582 Density 57.35
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.35%|        -|  -1.194| -26.582|   0:00:00.0| 3698.9M|
|    57.28%|       84|  -1.200| -26.285|   0:00:01.0| 3698.9M|
|    56.82%|     1402|  -1.187| -25.934|   0:00:12.0| 3698.9M|
|    56.81%|       10|  -1.187| -25.933|   0:00:01.0| 3698.9M|
|    56.81%|        0|  -1.187| -25.933|   0:00:00.0| 3698.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.187  TNS Slack -25.933 Density 56.81
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 424 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:41.8) (real = 0:00:16.0) **
(I,S,L,T): WC_VIEW: 48.4876, 28.3609, 1.30395, 78.1524
*** AreaOpt [finish] : cpu/real = 0:00:42.1/0:00:16.3 (2.6), totSession cpu/real = 1:21:45.8/0:21:46.6 (3.8), mem = 3698.9M
End: Area Reclaim Optimization (cpu=0:00:42, real=0:00:16, mem=3540.89M, totSessionCpu=1:21:46).
*** Starting refinePlace (1:21:46 mem=3541.9M) ***
Total net bbox length = 4.664e+05 (2.108e+05 2.556e+05) (ext = 2.297e+04)
Move report: Timing Driven Placement moves 15722 insts, mean move: 21.24 um, max move: 128.80 um
	Max move on inst (normalizer_inst/FE_OCPC2977_n12454): (443.80, 172.00) --> (448.40, 296.20)
	Runtime: CPU: 0:00:23.7 REAL: 0:00:10.0 MEM: 3578.4MB
Move report: Detail placement moves 9117 insts, mean move: 0.45 um, max move: 3.40 um
	Max move on inst (normalizer_inst/U3773): (529.00, 76.60) --> (530.60, 78.40)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 3621.4MB
Summary Report:
Instances move: 15810 (out of 38912 movable)
Instances flipped: 12
Mean displacement: 21.14 um
Max displacement: 128.80 um (Instance: normalizer_inst/FE_OCPC2977_n12454) (443.8, 172) -> (448.4, 296.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
Total net bbox length = 4.773e+05 (2.110e+05 2.663e+05) (ext = 2.338e+04)
Runtime: CPU: 0:00:24.9 REAL: 0:00:10.0 MEM: 3621.4MB
*** Finished refinePlace (1:22:11 mem=3621.4M) ***
Finished re-routing un-routed nets (0:00:00.4 3621.4M)


Density : 0.5681
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:30.7 real=0:00:12.0 mem=3621.4M) ***
** GigaOpt Optimizer WNS Slack -1.328 TNS Slack -28.166 Density 56.81
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate | 0.024|  0.000|
|reg2reg   |-1.328|-28.166|
|HEPG      |-1.328|-28.166|
|All Paths |-1.328|-28.166|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.328|   -1.328| -28.166|  -28.166|    56.81%|   0:00:00.0| 3621.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.266|   -1.266| -27.945|  -27.945|    56.81%|   0:00:08.0| 3640.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.266|   -1.266| -27.917|  -27.917|    56.81%|   0:00:01.0| 3640.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.256|   -1.256| -27.829|  -27.829|    56.82%|   0:00:00.0| 3640.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.256|   -1.256| -27.772|  -27.772|    56.82%|   0:00:02.0| 3659.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.245|   -1.245| -27.716|  -27.716|    56.83%|   0:00:00.0| 3659.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.245|   -1.245| -27.609|  -27.609|    56.83%|   0:00:04.0| 3678.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.245|   -1.245| -27.566|  -27.566|    56.83%|   0:00:00.0| 3678.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.240|   -1.240| -27.531|  -27.531|    56.85%|   0:00:01.0| 3678.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.235|   -1.235| -27.360|  -27.360|    56.88%|   0:00:00.0| 3678.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.233|   -1.233| -27.348|  -27.348|    56.88%|   0:00:01.0| 3678.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.233|   -1.233| -27.330|  -27.330|    56.88%|   0:00:00.0| 3678.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.227|   -1.227| -27.327|  -27.327|    56.89%|   0:00:00.0| 3678.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.227|   -1.227| -27.319|  -27.319|    56.89%|   0:00:01.0| 3678.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.228|   -1.228| -27.181|  -27.181|    56.93%|   0:00:01.0| 3678.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.226|   -1.226| -27.144|  -27.144|    56.93%|   0:00:01.0| 3678.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.222|   -1.222| -27.108|  -27.108|    56.94%|   0:00:01.0| 3678.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.217|   -1.217| -27.031|  -27.031|    56.96%|   0:00:02.0| 3678.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.215|   -1.215| -26.964|  -26.964|    57.03%|   0:00:02.0| 3678.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.214|   -1.214| -26.949|  -26.949|    57.03%|   0:00:00.0| 3678.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.212|   -1.212| -26.890|  -26.890|    57.05%|   0:00:01.0| 3678.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.212|   -1.212| -26.871|  -26.871|    57.09%|   0:00:02.0| 3678.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.209|   -1.209| -26.809|  -26.809|    57.11%|   0:00:00.0| 3678.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.209|   -1.209| -26.809|  -26.809|    57.11%|   0:00:00.0| 3678.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.208|   -1.208| -26.765|  -26.765|    57.14%|   0:00:01.0| 3678.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.206|   -1.206| -26.724|  -26.724|    57.15%|   0:00:01.0| 3678.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.206|   -1.206| -26.722|  -26.722|    57.15%|   0:00:00.0| 3678.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.204|   -1.204| -26.702|  -26.702|    57.18%|   0:00:00.0| 3678.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.209|   -1.209| -26.699|  -26.699|    57.22%|   0:00:02.0| 3678.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.205|   -1.205| -26.717|  -26.717|    57.23%|   0:00:01.0| 3678.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.211|   -1.211| -26.816|  -26.816|    57.58%|   0:00:16.0| 3735.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.209|   -1.209| -26.816|  -26.816|    57.63%|   0:00:01.0| 3735.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.206|   -1.206| -26.749|  -26.749|    57.72%|   0:00:01.0| 3735.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.205|   -1.205| -26.732|  -26.732|    57.72%|   0:00:00.0| 3735.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.204|   -1.204| -26.716|  -26.716|    57.72%|   0:00:05.0| 3735.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.202|   -1.202| -26.663|  -26.663|    57.73%|   0:00:01.0| 3735.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.201|   -1.201| -26.632|  -26.632|    57.73%|   0:00:02.0| 3735.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.200|   -1.200| -26.607|  -26.607|    57.74%|   0:00:01.0| 3735.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.197|   -1.197| -26.536|  -26.536|    57.75%|   0:00:04.0| 3735.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.195|   -1.195| -26.558|  -26.558|    57.75%|   0:00:02.0| 3735.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.195|   -1.195| -26.544|  -26.544|    57.75%|   0:00:03.0| 3735.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.194|   -1.194| -26.545|  -26.545|    57.76%|   0:00:01.0| 3735.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.194|   -1.194| -26.532|  -26.532|    57.76%|   0:00:02.0| 3735.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.192|   -1.192| -26.487|  -26.487|    57.78%|   0:00:01.0| 3735.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.188|   -1.188| -26.446|  -26.446|    57.80%|   0:00:02.0| 3735.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.188|   -1.188| -26.416|  -26.416|    57.79%|   0:00:05.0| 3735.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.188|   -1.188| -26.406|  -26.406|    57.79%|   0:00:03.0| 3735.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.185|   -1.185| -26.466|  -26.466|    57.87%|   0:00:04.0| 3735.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.183|   -1.183| -26.423|  -26.423|    57.91%|   0:00:04.0| 3733.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.183|   -1.183| -26.420|  -26.420|    57.91%|   0:00:02.0| 3733.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.183|   -1.183| -26.369|  -26.369|    57.95%|   0:00:00.0| 3733.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.181|   -1.181| -26.340|  -26.340|    57.96%|   0:00:01.0| 3733.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.179|   -1.179| -26.316|  -26.316|    57.98%|   0:00:02.0| 3733.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.179|   -1.179| -26.311|  -26.311|    57.98%|   0:00:01.0| 3733.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.178|   -1.178| -26.342|  -26.342|    58.01%|   0:00:01.0| 3733.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.178|   -1.178| -26.304|  -26.304|    58.03%|   0:00:01.0| 3733.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.178|   -1.178| -26.301|  -26.301|    58.03%|   0:00:00.0| 3733.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.178|   -1.178| -26.300|  -26.300|    58.03%|   0:00:00.0| 3733.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.179|   -1.179| -26.489|  -26.489|    58.49%|   0:00:10.0| 3673.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:10:00 real=0:01:49 mem=3673.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -1.179|   0.000|  -26.489|    58.49%|   0:00:01.0| 3673.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_71_/D           |
|   0.013|   -1.179|   0.000|  -26.489|    58.49%|   0:00:00.0| 3750.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_80_/D           |
|   0.019|   -1.179|   0.000|  -26.489|    58.49%|   0:00:00.0| 3750.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_25_/D           |
|   0.019|   -1.179|   0.000|  -26.489|    58.49%|   0:00:00.0| 3750.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_25_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=3750.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:10:01 real=0:01:50 mem=3750.1M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate | 0.024|  0.000|
|reg2reg   |-1.179|-26.489|
|HEPG      |-1.179|-26.489|
|All Paths |-1.179|-26.489|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.179 TNS Slack -26.489 Density 58.49
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:32:18.8/0:23:49.8 (3.9), mem = 3750.1M
(I,S,L,T): WC_VIEW: 51.0886, 30.4521, 1.36297, 82.9036
Reclaim Optimization WNS Slack -1.179  TNS Slack -26.489 Density 58.49
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    58.49%|        -|  -1.179| -26.489|   0:00:00.0| 3750.1M|
|    58.41%|      112|  -1.180| -26.202|   0:00:02.0| 3750.1M|
|    57.91%|     1538|  -1.158| -25.746|   0:00:12.0| 3750.1M|
|    57.91%|        7|  -1.158| -25.746|   0:00:01.0| 3750.1M|
|    57.91%|        0|  -1.158| -25.746|   0:00:00.0| 3750.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.158  TNS Slack -25.746 Density 57.91
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 505 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:43.5) (real = 0:00:17.0) **
(I,S,L,T): WC_VIEW: 50.2041, 29.8733, 1.34034, 81.4177
*** AreaOpt [finish] : cpu/real = 0:00:43.8/0:00:17.1 (2.6), totSession cpu/real = 1:33:02.6/0:24:06.9 (3.9), mem = 3750.1M
End: Area Reclaim Optimization (cpu=0:00:44, real=0:00:17, mem=3617.15M, totSessionCpu=1:33:03).
*** Starting refinePlace (1:33:03 mem=3617.1M) ***
Total net bbox length = 4.809e+05 (2.129e+05 2.681e+05) (ext = 2.338e+04)
Move report: Timing Driven Placement moves 10940 insts, mean move: 13.59 um, max move: 140.20 um
	Max move on inst (normalizer_inst/FE_RC_2199_0): (461.20, 105.40) --> (495.20, 211.60)
	Runtime: CPU: 0:00:22.1 REAL: 0:00:10.0 MEM: 3645.8MB
Move report: Detail placement moves 8979 insts, mean move: 0.54 um, max move: 4.60 um
	Max move on inst (normalizer_inst/FE_RC_1540_0): (418.60, 51.40) --> (415.80, 49.60)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3692.8MB
Summary Report:
Instances move: 13577 (out of 39397 movable)
Instances flipped: 6
Mean displacement: 11.12 um
Max displacement: 140.20 um (Instance: normalizer_inst/FE_RC_2199_0) (461.2, 105.4) -> (495.2, 211.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.902e+05 (2.143e+05 2.759e+05) (ext = 2.363e+04)
Runtime: CPU: 0:00:23.4 REAL: 0:00:11.0 MEM: 3692.8MB
*** Finished refinePlace (1:33:26 mem=3692.8M) ***
Finished re-routing un-routed nets (0:00:00.3 3692.8M)


Density : 0.5791
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:26.8 real=0:00:13.0 mem=3692.8M) ***
** GigaOpt Optimizer WNS Slack -1.226 TNS Slack -26.878 Density 57.91
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate | 0.024|  0.000|
|reg2reg   |-1.226|-26.878|
|HEPG      |-1.226|-26.878|
|All Paths |-1.226|-26.878|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.226|   -1.226| -26.878|  -26.878|    57.91%|   0:00:00.0| 3692.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.192|   -1.192| -26.307|  -26.307|    57.96%|   0:00:15.0| 3750.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.189|   -1.189| -26.271|  -26.271|    57.97%|   0:00:01.0| 3750.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.189|   -1.189| -26.271|  -26.271|    57.98%|   0:00:01.0| 3750.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.184|   -1.184| -26.215|  -26.215|    58.00%|   0:00:00.0| 3750.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.184|   -1.184| -26.171|  -26.171|    58.00%|   0:00:05.0| 3750.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.185|   -1.185| -26.090|  -26.090|    58.03%|   0:00:01.0| 3750.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.182|   -1.182| -26.051|  -26.051|    58.03%|   0:00:01.0| 3750.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.182|   -1.182| -26.050|  -26.050|    58.03%|   0:00:00.0| 3750.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.176|   -1.176| -26.030|  -26.030|    58.04%|   0:00:01.0| 3750.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.176|   -1.176| -26.017|  -26.017|    58.04%|   0:00:00.0| 3750.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.175|   -1.175| -25.925|  -25.925|    58.11%|   0:00:02.0| 3750.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.177|   -1.177| -25.917|  -25.917|    58.39%|   0:00:08.0| 3769.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.177|   -1.177| -25.881|  -25.881|    58.40%|   0:00:01.0| 3769.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.175|   -1.175| -25.853|  -25.853|    58.41%|   0:00:00.0| 3769.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.173|   -1.173| -25.830|  -25.830|    58.41%|   0:00:01.0| 3769.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.172|   -1.172| -25.818|  -25.818|    58.41%|   0:00:02.0| 3769.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.172|   -1.172| -25.817|  -25.817|    58.41%|   0:00:00.0| 3769.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.170|   -1.170| -25.793|  -25.793|    58.43%|   0:00:01.0| 3769.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.170|   -1.170| -25.786|  -25.786|    58.42%|   0:00:01.0| 3769.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.170|   -1.170| -25.845|  -25.845|    58.44%|   0:00:00.0| 3769.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.171|   -1.171| -25.835|  -25.835|    58.45%|   0:00:01.0| 3769.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.169|   -1.169| -25.832|  -25.832|    58.45%|   0:00:00.0| 3769.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.168|   -1.168| -25.814|  -25.814|    58.45%|   0:00:02.0| 3769.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.168|   -1.168| -25.803|  -25.803|    58.46%|   0:00:01.0| 3769.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.167|   -1.167| -25.782|  -25.782|    58.48%|   0:00:01.0| 3769.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.167|   -1.167| -25.751|  -25.751|    58.48%|   0:00:00.0| 3769.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.166|   -1.166| -25.729|  -25.729|    58.49%|   0:00:01.0| 3769.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.166|   -1.166| -25.725|  -25.725|    58.55%|   0:00:02.0| 3769.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.166|   -1.166| -25.846|  -25.846|    58.92%|   0:00:08.0| 3769.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.166|   -1.166| -25.842|  -25.842|    58.92%|   0:00:01.0| 3769.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.166|   -1.166| -25.829|  -25.829|    58.92%|   0:00:00.0| 3769.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.166|   -1.166| -25.824|  -25.824|    58.92%|   0:00:01.0| 3769.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.167|   -1.167| -25.808|  -25.808|    58.97%|   0:00:02.0| 3769.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.168|   -1.168| -25.829|  -25.829|    59.01%|   0:00:01.0| 3769.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:48 real=0:01:02 mem=3769.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -1.168|   0.000|  -25.829|    59.01%|   0:00:01.0| 3769.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_14_/D           |
|   0.013|   -1.168|   0.000|  -25.829|    59.02%|   0:00:00.0| 3788.2M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_80_/D           |
|   0.019|   -1.168|   0.000|  -25.829|    59.02%|   0:00:00.0| 3807.3M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_25_/D           |
|   0.019|   -1.168|   0.000|  -25.829|    59.02%|   0:00:00.0| 3807.3M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_25_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=3807.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:49 real=0:01:03 mem=3807.3M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate | 0.024|  0.000|
|reg2reg   |-1.168|-25.829|
|HEPG      |-1.168|-25.829|
|All Paths |-1.168|-25.829|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.168 TNS Slack -25.829 Density 59.02
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:39:19.5/0:25:23.6 (3.9), mem = 3807.3M
(I,S,L,T): WC_VIEW: 51.7626, 31.2039, 1.37989, 84.3464
Reclaim Optimization WNS Slack -1.168  TNS Slack -25.829 Density 59.02
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.02%|        -|  -1.168| -25.829|   0:00:00.0| 3807.3M|
|    58.94%|       95|  -1.168| -25.697|   0:00:02.0| 3807.3M|
|    58.51%|     1382|  -1.148| -25.347|   0:00:12.0| 3807.3M|
|    58.50%|       15|  -1.148| -25.349|   0:00:00.0| 3807.3M|
|    58.50%|        0|  -1.148| -25.349|   0:00:01.0| 3807.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.148  TNS Slack -25.349 Density 58.50
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 529 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:43.8) (real = 0:00:17.0) **
(I,S,L,T): WC_VIEW: 51.0089, 30.7232, 1.36018, 83.0923
*** AreaOpt [finish] : cpu/real = 0:00:44.0/0:00:16.7 (2.6), totSession cpu/real = 1:40:03.5/0:25:40.2 (3.9), mem = 3807.3M
End: Area Reclaim Optimization (cpu=0:00:44, real=0:00:17, mem=3678.30M, totSessionCpu=1:40:03).
*** Starting refinePlace (1:40:04 mem=3678.3M) ***
Total net bbox length = 4.922e+05 (2.151e+05 2.770e+05) (ext = 2.363e+04)
Move report: Timing Driven Placement moves 9030 insts, mean move: 6.32 um, max move: 87.40 um
	Max move on inst (normalizer_inst/FE_RC_2425_0): (400.80, 110.80) --> (392.60, 190.00)
	Runtime: CPU: 0:00:12.0 REAL: 0:00:05.0 MEM: 3709.3MB
Move report: Detail placement moves 8869 insts, mean move: 0.53 um, max move: 4.40 um
	Max move on inst (normalizer_inst/FE_OCPC3692_n7778): (501.60, 20.80) --> (504.20, 22.60)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3751.3MB
Summary Report:
Instances move: 12231 (out of 39586 movable)
Instances flipped: 10
Mean displacement: 4.85 um
Max displacement: 86.80 um (Instance: normalizer_inst/FE_RC_2425_0) (400.8, 110.8) -> (393.2, 190)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 4.925e+05 (2.154e+05 2.771e+05) (ext = 2.363e+04)
Runtime: CPU: 0:00:13.2 REAL: 0:00:06.0 MEM: 3751.3MB
*** Finished refinePlace (1:40:17 mem=3751.3M) ***
Finished re-routing un-routed nets (0:00:00.1 3751.3M)


Density : 0.5850
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:15.4 real=0:00:07.0 mem=3751.3M) ***
** GigaOpt Optimizer WNS Slack -1.220 TNS Slack -25.867 Density 58.50
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate | 0.024|  0.000|
|reg2reg   |-1.220|-25.867|
|HEPG      |-1.220|-25.867|
|All Paths |-1.220|-25.867|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.220|   -1.220| -25.867|  -25.867|    58.50%|   0:00:01.0| 3751.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.160|   -1.160| -25.559|  -25.559|    58.50%|   0:00:18.0| 3827.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.162|   -1.162| -25.545|  -25.545|    58.53%|   0:00:01.0| 3827.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.164|   -1.164| -25.540|  -25.540|    58.54%|   0:00:00.0| 3827.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.163|   -1.163| -25.558|  -25.558|    58.73%|   0:00:07.0| 3827.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.157|   -1.157| -25.552|  -25.552|    58.73%|   0:00:00.0| 3827.6M|   WC_VIEW|  default| normalizer_inst/sum_reg_3_/Q                       |
|  -1.156|   -1.156| -25.550|  -25.550|    58.76%|   0:00:01.0| 3827.6M|   WC_VIEW|  default| normalizer_inst/sum_reg_1_/Q                       |
|  -1.154|   -1.154| -25.563|  -25.563|    58.76%|   0:00:01.0| 3827.6M|   WC_VIEW|  default| normalizer_inst/sum_reg_1_/Q                       |
|  -1.154|   -1.154| -25.503|  -25.503|    58.78%|   0:00:00.0| 3827.6M|   WC_VIEW|  default| normalizer_inst/sum_reg_1_/Q                       |
|  -1.153|   -1.153| -25.504|  -25.504|    58.79%|   0:00:01.0| 3827.6M|   WC_VIEW|  default| normalizer_inst/sum_reg_1_/Q                       |
|  -1.151|   -1.151| -25.475|  -25.475|    58.79%|   0:00:00.0| 3827.6M|   WC_VIEW|  default| normalizer_inst/sum_reg_5_/Q                       |
|  -1.149|   -1.149| -25.434|  -25.434|    58.81%|   0:00:01.0| 3827.6M|   WC_VIEW|  default| normalizer_inst/sum_reg_3_/Q                       |
|  -1.145|   -1.145| -25.420|  -25.420|    58.83%|   0:00:01.0| 3827.6M|   WC_VIEW|  default| normalizer_inst/sum_reg_5_/Q                       |
|  -1.145|   -1.145| -25.392|  -25.392|    58.89%|   0:00:04.0| 3827.6M|   WC_VIEW|  default| normalizer_inst/sum_reg_10_/Q                      |
|  -1.145|   -1.145| -25.376|  -25.376|    58.93%|   0:00:02.0| 3827.6M|   WC_VIEW|  default| normalizer_inst/sum_reg_3_/Q                       |
|  -1.143|   -1.143| -25.339|  -25.339|    58.93%|   0:00:00.0| 3827.6M|   WC_VIEW|  default| normalizer_inst/sum_reg_0_/Q                       |
|  -1.142|   -1.142| -25.284|  -25.284|    58.94%|   0:00:01.0| 3827.6M|   WC_VIEW|  default| normalizer_inst/sum_reg_10_/Q                      |
|  -1.145|   -1.145| -25.277|  -25.277|    58.96%|   0:00:01.0| 3827.6M|   WC_VIEW|  default| normalizer_inst/sum_reg_10_/Q                      |
|  -1.144|   -1.144| -25.279|  -25.279|    58.97%|   0:00:00.0| 3827.6M|   WC_VIEW|  default| normalizer_inst/sum_reg_10_/Q                      |
|  -1.143|   -1.143| -25.275|  -25.275|    58.97%|   0:00:00.0| 3827.6M|   WC_VIEW|  default| normalizer_inst/sum_reg_10_/Q                      |
|  -1.143|   -1.143| -25.270|  -25.270|    58.98%|   0:00:01.0| 3827.6M|   WC_VIEW|  default| normalizer_inst/sum_reg_10_/Q                      |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.51498)
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.112|   -1.112| -26.665|  -26.665|    58.98%|   0:00:04.0| 3827.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.108|   -1.108| -26.629|  -26.629|    58.97%|   0:00:03.0| 3827.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.103|   -1.103| -26.341|  -26.341|    58.97%|   0:00:00.0| 3827.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.091|   -1.091| -26.236|  -26.236|    58.97%|   0:00:01.0| 3827.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.091|   -1.091| -26.036|  -26.036|    58.97%|   0:00:00.0| 3827.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.083|   -1.083| -25.877|  -25.877|    58.99%|   0:00:01.0| 3827.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.077|   -1.077| -25.783|  -25.783|    58.99%|   0:00:01.0| 3827.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.077|   -1.077| -25.716|  -25.716|    58.99%|   0:00:02.0| 3827.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.077|   -1.077| -25.664|  -25.664|    58.99%|   0:00:00.0| 3827.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.077|   -1.077| -25.478|  -25.478|    59.00%|   0:00:00.0| 3827.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.071|   -1.071| -25.431|  -25.431|    59.00%|   0:00:00.0| 3827.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.068|   -1.068| -25.302|  -25.302|    59.00%|   0:00:00.0| 3827.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.063|   -1.063| -25.213|  -25.213|    59.00%|   0:00:01.0| 3827.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.060|   -1.060| -25.151|  -25.151|    59.00%|   0:00:01.0| 3827.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.059|   -1.059| -25.138|  -25.138|    59.00%|   0:00:00.0| 3827.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.055|   -1.055| -24.927|  -24.927|    59.01%|   0:00:01.0| 3827.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.050|   -1.050| -24.845|  -24.845|    59.01%|   0:00:00.0| 3827.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.049|   -1.049| -24.845|  -24.845|    59.01%|   0:00:02.0| 3827.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.048|   -1.048| -24.827|  -24.827|    59.01%|   0:00:02.0| 3825.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.049|   -1.049| -24.785|  -24.785|    59.01%|   0:00:02.0| 3825.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.041|   -1.041| -24.666|  -24.666|    59.03%|   0:00:01.0| 3825.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.041|   -1.041| -24.620|  -24.620|    59.03%|   0:00:00.0| 3825.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.038|   -1.038| -24.460|  -24.460|    59.04%|   0:00:01.0| 3825.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.034|   -1.034| -24.352|  -24.352|    59.05%|   0:00:00.0| 3825.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.030|   -1.030| -24.290|  -24.290|    59.06%|   0:00:01.0| 3825.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.030|   -1.030| -24.243|  -24.243|    59.06%|   0:00:01.0| 3825.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.028|   -1.028| -24.226|  -24.226|    59.07%|   0:00:00.0| 3825.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.028|   -1.028| -24.220|  -24.220|    59.07%|   0:00:02.0| 3823.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.028|   -1.028| -24.184|  -24.184|    59.07%|   0:00:00.0| 3823.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.023|   -1.023| -24.115|  -24.115|    59.08%|   0:00:00.0| 3823.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.023|   -1.023| -24.114|  -24.114|    59.08%|   0:00:01.0| 3823.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.022|   -1.022| -24.007|  -24.007|    59.11%|   0:00:01.0| 3823.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.020|   -1.020| -23.987|  -23.987|    59.11%|   0:00:00.0| 3823.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.020|   -1.020| -23.962|  -23.962|    59.11%|   0:00:01.0| 3823.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.020|   -1.020| -23.928|  -23.928|    59.13%|   0:00:00.0| 3823.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.018|   -1.018| -23.910|  -23.910|    59.13%|   0:00:01.0| 3823.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.018|   -1.018| -23.907|  -23.907|    59.13%|   0:00:01.0| 3823.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.016|   -1.016| -23.866|  -23.866|    59.15%|   0:00:01.0| 3819.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.015|   -1.015| -23.820|  -23.820|    59.15%|   0:00:01.0| 3819.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.015|   -1.015| -23.818|  -23.818|    59.16%|   0:00:00.0| 3819.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.015|   -1.015| -23.812|  -23.812|    59.17%|   0:00:00.0| 3819.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.980|   -0.980| -22.744|  -22.744|    59.26%|   0:00:04.0| 3819.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.974|   -0.974| -22.495|  -22.495|    59.26%|   0:00:00.0| 3819.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.974|   -0.974| -22.480|  -22.480|    59.26%|   0:00:01.0| 3819.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.970|   -0.970| -22.453|  -22.453|    59.26%|   0:00:00.0| 3819.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.970|   -0.970| -22.407|  -22.407|    59.26%|   0:00:00.0| 3819.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.970|   -0.970| -22.392|  -22.392|    59.26%|   0:00:00.0| 3819.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.967|   -0.967| -22.376|  -22.376|    59.26%|   0:00:01.0| 3819.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.967|   -0.967| -22.344|  -22.344|    59.26%|   0:00:00.0| 3819.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.961|   -0.961| -22.310|  -22.310|    59.26%|   0:00:00.0| 3819.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.961|   -0.961| -22.264|  -22.264|    59.26%|   0:00:01.0| 3819.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.955|   -0.955| -22.200|  -22.200|    59.27%|   0:00:00.0| 3819.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.954|   -0.954| -22.142|  -22.142|    59.26%|   0:00:02.0| 3850.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.954|   -0.954| -22.138|  -22.138|    59.26%|   0:00:02.0| 3850.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.953|   -0.953| -22.083|  -22.083|    59.27%|   0:00:01.0| 3850.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.951|   -0.951| -22.059|  -22.059|    59.27%|   0:00:00.0| 3850.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.950|   -0.950| -22.032|  -22.032|    59.28%|   0:00:02.0| 3850.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.949|   -0.949| -21.950|  -21.950|    59.29%|   0:00:01.0| 3850.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.945|   -0.945| -21.920|  -21.920|    59.30%|   0:00:01.0| 3850.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.944|   -0.944| -21.856|  -21.856|    59.33%|   0:00:01.0| 3850.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.944|   -0.944| -21.849|  -21.849|    59.33%|   0:00:02.0| 3850.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.950|   -0.950| -21.952|  -21.952|    59.59%|   0:00:08.0| 3850.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.951|   -0.951| -21.979|  -21.979|    59.68%|   0:00:02.0| 3867.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:09:02 real=0:01:45 mem=3867.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -0.951|   0.000|  -21.979|    59.68%|   0:00:01.0| 3867.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_14_/D           |
|   0.013|   -0.951|   0.000|  -21.979|    59.68%|   0:00:00.0| 3944.2M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_80_/D           |
|   0.019|   -0.951|   0.000|  -21.979|    59.68%|   0:00:00.0| 3963.2M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_25_/D           |
|   0.019|   -0.951|   0.000|  -21.979|    59.68%|   0:00:00.0| 3963.2M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_25_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:01.0 mem=3963.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:09:04 real=0:01:46 mem=3963.2M) ***
OptDebug: End of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate | 0.024|  0.000|
|reg2reg   |-0.951|-21.979|
|HEPG      |-0.951|-21.979|
|All Paths |-0.951|-21.979|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.951 TNS Slack -21.979 Density 59.68
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:49:24.0/0:27:33.6 (4.0), mem = 3963.2M
(I,S,L,T): WC_VIEW: 52.7562, 32.071, 1.40392, 86.2311
Reclaim Optimization WNS Slack -0.951  TNS Slack -21.979 Density 59.68
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.68%|        -|  -0.951| -21.979|   0:00:00.0| 3963.2M|
|    59.64%|       62|  -0.953| -21.995|   0:00:01.0| 3963.2M|
|    59.13%|     1564|  -0.933| -21.619|   0:00:12.0| 3963.2M|
|    59.13%|       12|  -0.933| -21.619|   0:00:01.0| 3963.2M|
|    59.13%|        0|  -0.933| -21.619|   0:00:00.0| 3963.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.933  TNS Slack -21.619 Density 59.13
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 550 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:41.0) (real = 0:00:16.0) **
(I,S,L,T): WC_VIEW: 51.9339, 31.556, 1.3827, 84.8727
*** AreaOpt [finish] : cpu/real = 0:00:41.2/0:00:16.1 (2.6), totSession cpu/real = 1:50:05.3/0:27:49.7 (4.0), mem = 3963.2M
End: Area Reclaim Optimization (cpu=0:00:41, real=0:00:16, mem=3756.24M, totSessionCpu=1:50:05).
*** Starting refinePlace (1:50:06 mem=3757.2M) ***
Total net bbox length = 4.955e+05 (2.167e+05 2.788e+05) (ext = 2.363e+04)
Move report: Timing Driven Placement moves 9074 insts, mean move: 6.00 um, max move: 71.00 um
	Max move on inst (normalizer_inst/FE_OCPC2729_sum_12): (347.40, 76.60) --> (393.20, 101.80)
	Runtime: CPU: 0:00:08.7 REAL: 0:00:04.0 MEM: 3784.3MB
Move report: Detail placement moves 9054 insts, mean move: 0.56 um, max move: 4.80 um
	Max move on inst (normalizer_inst/FE_OCPC2746_n10265): (416.20, 292.60) --> (415.00, 289.00)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3831.3MB
Summary Report:
Instances move: 12180 (out of 39684 movable)
Instances flipped: 9
Mean displacement: 4.66 um
Max displacement: 70.80 um (Instance: normalizer_inst/FE_OCPC2729_sum_12) (347.4, 76.6) -> (393, 101.8)
	Length: 16 sites, height: 1 rows, site name: core, cell type: BUFFD8
Total net bbox length = 4.972e+05 (2.184e+05 2.788e+05) (ext = 2.348e+04)
Runtime: CPU: 0:00:10.0 REAL: 0:00:05.0 MEM: 3831.3MB
*** Finished refinePlace (1:50:16 mem=3831.3M) ***
Finished re-routing un-routed nets (0:00:00.1 3831.3M)


Density : 0.5913
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:12.3 real=0:00:07.0 mem=3831.3M) ***
** GigaOpt Optimizer WNS Slack -0.952 TNS Slack -22.242 Density 59.13
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 6
OptDebug: Start of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.000|  0.000|
|reg2cgate |-0.010| -0.010|
|reg2reg   |-0.952|-22.232|
|HEPG      |-0.952|-22.242|
|All Paths |-0.952|-22.242|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.952|   -0.952| -22.242|  -22.242|    59.13%|   0:00:01.0| 3831.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.938|   -0.938| -21.985|  -21.985|    59.14%|   0:00:23.0| 3888.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.937|   -0.937| -21.938|  -21.938|    59.20%|   0:00:02.0| 3888.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.934|   -0.934| -21.903|  -21.903|    59.22%|   0:00:03.0| 3888.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.934|   -0.934| -21.903|  -21.903|    59.22%|   0:00:02.0| 3888.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.934|   -0.934| -21.839|  -21.839|    59.25%|   0:00:02.0| 3888.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.930|   -0.930| -21.840|  -21.840|    59.26%|   0:00:00.0| 3888.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.932|   -0.932| -21.829|  -21.829|    59.32%|   0:00:09.0| 3888.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.931|   -0.931| -21.808|  -21.808|    59.35%|   0:00:01.0| 3888.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.934|   -0.934| -21.849|  -21.849|    59.83%|   0:00:25.0| 3927.8M|   WC_VIEW|  default| normalizer_inst/sum_reg_10_/Q                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.929|   -0.929| -21.805|  -21.805|    59.84%|   0:00:02.0| 3927.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.929|   -0.929| -21.804|  -21.804|    59.83%|   0:00:03.0| 3927.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.928|   -0.928| -21.794|  -21.794|    59.87%|   0:00:01.0| 3927.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.927|   -0.927| -21.792|  -21.792|    59.87%|   0:00:05.0| 3927.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.926|   -0.926| -21.818|  -21.818|    59.91%|   0:00:05.0| 3927.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.925|   -0.925| -21.799|  -21.799|    59.92%|   0:00:00.0| 3927.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.924|   -0.924| -21.837|  -21.837|    59.94%|   0:00:04.0| 3965.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.924|   -0.924| -21.825|  -21.825|    59.94%|   0:00:04.0| 3965.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.923|   -0.923| -21.820|  -21.820|    59.95%|   0:00:01.0| 3965.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.923|   -0.923| -21.781|  -21.781|    59.95%|   0:00:01.0| 3965.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.923|   -0.923| -21.777|  -21.777|    59.95%|   0:00:01.0| 3949.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.922|   -0.922| -21.775|  -21.775|    59.96%|   0:00:00.0| 3949.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.922|   -0.922| -21.753|  -21.753|    59.97%|   0:00:02.0| 3949.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.928|   -0.928| -21.837|  -21.837|    60.16%|   0:00:04.0| 3949.9M|   WC_VIEW|  default| normalizer_inst/sum_reg_10_/Q                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.929|   -0.929| -21.852|  -21.852|    60.21%|   0:00:03.0| 3949.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.929|   -0.929| -21.852|  -21.852|    60.21%|   0:00:00.0| 3949.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:10:29 real=0:01:44 mem=3949.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   -0.929|   0.000|  -21.852|    60.21%|   0:00:00.0| 3949.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_75_/D           |
|   0.007|   -0.929|   0.000|  -21.852|    60.21%|   0:00:00.0| 3949.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_36_/D           |
|   0.016|   -0.929|   0.000|  -21.852|    60.21%|   0:00:01.0| 3949.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_31_/D           |
|   0.016|   -0.929|   0.000|  -21.852|    60.21%|   0:00:00.0| 3949.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_31_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=3949.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:10:31 real=0:01:45 mem=3949.9M) ***
OptDebug: End of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.016|  0.000|
|reg2cgate |-0.010| -0.010|
|reg2reg   |-0.929|-21.841|
|HEPG      |-0.929|-21.852|
|All Paths |-0.929|-21.852|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.929 TNS Slack -21.852 Density 60.21
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:00:48.8/0:29:41.3 (4.1), mem = 3949.9M
(I,S,L,T): WC_VIEW: 53.39, 32.8296, 1.42055, 87.6402
Reclaim Optimization WNS Slack -0.929  TNS Slack -21.852 Density 60.21
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.21%|        -|  -0.929| -21.852|   0:00:00.0| 3949.9M|
|    60.17%|       57|  -0.929| -21.747|   0:00:01.0| 3949.9M|
|    59.67%|     1586|  -0.910| -21.406|   0:00:13.0| 3949.9M|
|    59.67%|        5|  -0.910| -21.406|   0:00:00.0| 3949.9M|
|    59.67%|        0|  -0.910| -21.406|   0:00:01.0| 3949.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.910  TNS Slack -21.406 Density 59.67
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 566 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:45.8) (real = 0:00:17.0) **
(I,S,L,T): WC_VIEW: 52.5648, 32.2821, 1.40005, 86.247
*** AreaOpt [finish] : cpu/real = 0:00:46.0/0:00:17.2 (2.7), totSession cpu/real = 2:01:34.9/0:29:58.5 (4.1), mem = 3949.9M
End: Area Reclaim Optimization (cpu=0:00:46, real=0:00:17, mem=3851.93M, totSessionCpu=2:01:35).
*** Starting refinePlace (2:01:35 mem=3852.9M) ***
Total net bbox length = 4.997e+05 (2.195e+05 2.803e+05) (ext = 2.348e+04)
Move report: Timing Driven Placement moves 15449 insts, mean move: 13.29 um, max move: 114.80 um
	Max move on inst (normalizer_inst/FE_RC_3077_0): (384.00, 132.40) --> (392.60, 238.60)
	Runtime: CPU: 0:00:27.8 REAL: 0:00:11.0 MEM: 3894.4MB
Move report: Detail placement moves 10174 insts, mean move: 0.49 um, max move: 4.00 um
	Max move on inst (core2_inst/psum_mem_instance/memory2_reg_64_): (344.40, 163.00) --> (346.60, 161.20)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 3931.4MB
Summary Report:
Instances move: 16382 (out of 39891 movable)
Instances flipped: 4
Mean displacement: 12.59 um
Max displacement: 116.00 um (Instance: normalizer_inst/FE_RC_3077_0) (384, 132.4) -> (393.8, 238.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.061e+05 (2.204e+05 2.857e+05) (ext = 2.370e+04)
Runtime: CPU: 0:00:29.0 REAL: 0:00:11.0 MEM: 3931.4MB
*** Finished refinePlace (2:02:04 mem=3931.4M) ***
Finished re-routing un-routed nets (0:00:00.4 3931.4M)


Density : 0.5967
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:34.0 real=0:00:13.0 mem=3931.4M) ***
** GigaOpt Optimizer WNS Slack -0.995 TNS Slack -22.955 Density 59.67
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 7
OptDebug: Start of Optimizer WNS Pass 7:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate |-0.011| -0.011|
|reg2reg   |-0.995|-22.945|
|HEPG      |-0.995|-22.955|
|All Paths |-0.995|-22.955|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.995|   -0.995| -22.955|  -22.955|    59.67%|   0:00:00.0| 3931.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.962|   -0.962| -22.582|  -22.582|    59.67%|   0:00:15.0| 4007.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.962|   -0.962| -22.579|  -22.579|    59.67%|   0:00:01.0| 4007.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.957|   -0.957| -22.450|  -22.450|    59.70%|   0:00:00.0| 4007.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.957|   -0.957| -22.440|  -22.440|    59.70%|   0:00:02.0| 4007.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.954|   -0.954| -22.430|  -22.430|    59.70%|   0:00:01.0| 4007.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.954|   -0.954| -22.427|  -22.427|    59.69%|   0:00:03.0| 4007.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.949|   -0.949| -22.365|  -22.365|    59.72%|   0:00:01.0| 4007.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.949|   -0.949| -22.356|  -22.356|    59.72%|   0:00:03.0| 4007.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.944|   -0.944| -22.288|  -22.288|    59.75%|   0:00:00.0| 4007.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.944|   -0.944| -22.287|  -22.287|    59.75%|   0:00:01.0| 4007.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.945|   -0.945| -22.228|  -22.228|    59.82%|   0:00:01.0| 4007.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.948|   -0.948| -22.227|  -22.227|    59.85%|   0:00:01.0| 4007.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.944|   -0.944| -22.242|  -22.242|    59.85%|   0:00:00.0| 4007.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.944|   -0.944| -22.179|  -22.179|    60.19%|   0:00:10.0| 4026.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.942|   -0.942| -22.163|  -22.163|    60.20%|   0:00:01.0| 4026.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.941|   -0.941| -22.151|  -22.151|    60.19%|   0:00:01.0| 4026.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.938|   -0.938| -22.117|  -22.117|    60.22%|   0:00:01.0| 4026.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.936|   -0.936| -22.107|  -22.107|    60.21%|   0:00:02.0| 4026.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.936|   -0.936| -22.100|  -22.100|    60.21%|   0:00:03.0| 4026.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.935|   -0.935| -22.033|  -22.033|    60.23%|   0:00:01.0| 4026.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.933|   -0.933| -22.029|  -22.029|    60.23%|   0:00:01.0| 4026.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.933|   -0.933| -22.010|  -22.010|    60.23%|   0:00:05.0| 4026.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.931|   -0.931| -21.941|  -21.941|    60.26%|   0:00:00.0| 4026.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.930|   -0.930| -21.947|  -21.947|    60.28%|   0:00:04.0| 4026.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.932|   -0.932| -21.939|  -21.939|    60.29%|   0:00:00.0| 4026.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.931|   -0.931| -21.969|  -21.969|    60.51%|   0:00:05.0| 4026.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.931|   -0.931| -21.966|  -21.966|    60.53%|   0:00:03.0| 4026.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.933|   -0.933| -22.016|  -22.016|    60.68%|   0:00:03.0| 4026.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:36 real=0:01:09 mem=4026.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -0.933|   0.000|  -22.016|    60.68%|   0:00:00.0| 4026.8M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_19_/D               |
|   0.013|   -0.933|   0.000|  -22.016|    60.68%|   0:00:00.0| 4026.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_80_/D           |
|   0.019|   -0.933|   0.000|  -22.016|    60.69%|   0:00:01.0| 4045.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_25_/D           |
|   0.019|   -0.933|   0.000|  -22.016|    60.69%|   0:00:00.0| 4045.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_25_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=4045.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:38 real=0:01:10 mem=4045.9M) ***
OptDebug: End of Optimizer WNS Pass 7:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate |-0.011| -0.011|
|reg2reg   |-0.933|-22.005|
|HEPG      |-0.933|-22.016|
|All Paths |-0.933|-22.016|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.933 TNS Slack -22.016 Density 60.69
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:08:47.7/0:31:22.3 (4.1), mem = 4045.9M
(I,S,L,T): WC_VIEW: 54.0792, 33.6299, 1.43682, 89.1459
Reclaim Optimization WNS Slack -0.933  TNS Slack -22.016 Density 60.69
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.69%|        -|  -0.933| -22.016|   0:00:00.0| 4045.9M|
|    60.62%|       90|  -0.933| -22.006|   0:00:02.0| 4045.9M|
|    60.05%|     1662|  -0.914| -21.632|   0:00:13.0| 4045.9M|
|    60.05%|        3|  -0.914| -21.632|   0:00:00.0| 4045.9M|
|    60.05%|        0|  -0.914| -21.632|   0:00:00.0| 4045.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.914  TNS Slack -21.632 Density 60.05
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 554 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:47.2) (real = 0:00:17.0) **
(I,S,L,T): WC_VIEW: 53.1463, 33.017, 1.41281, 87.5761
*** AreaOpt [finish] : cpu/real = 0:00:47.5/0:00:17.6 (2.7), totSession cpu/real = 2:09:35.2/0:31:39.9 (4.1), mem = 4045.9M
End: Area Reclaim Optimization (cpu=0:00:47, real=0:00:17, mem=3914.90M, totSessionCpu=2:09:35).
*** Starting refinePlace (2:09:36 mem=3914.9M) ***
Total net bbox length = 5.076e+05 (2.211e+05 2.866e+05) (ext = 2.370e+04)
Move report: Timing Driven Placement moves 3772 insts, mean move: 3.40 um, max move: 46.20 um
	Max move on inst (normalizer_inst/FE_OCPC2833_sum_5): (346.00, 35.20) --> (356.20, 71.20)
	Runtime: CPU: 0:00:08.3 REAL: 0:00:04.0 MEM: 3932.1MB
Move report: Detail placement moves 9568 insts, mean move: 1.06 um, max move: 11.60 um
	Max move on inst (normalizer_inst/FE_OCPC2317_sum_9): (459.00, 110.80) --> (470.60, 110.80)
	Runtime: CPU: 0:00:05.7 REAL: 0:00:03.0 MEM: 3987.1MB
Summary Report:
Instances move: 10687 (out of 39940 movable)
Instances flipped: 5153
Mean displacement: 1.98 um
Max displacement: 46.60 um (Instance: normalizer_inst/FE_OCPC2833_sum_5) (346, 35.2) -> (356.6, 71.2)
	Length: 6 sites, height: 1 rows, site name: core, cell type: INVD3
Total net bbox length = 4.973e+05 (2.104e+05 2.868e+05) (ext = 2.359e+04)
Runtime: CPU: 0:00:14.1 REAL: 0:00:07.0 MEM: 3987.1MB
*** Finished refinePlace (2:09:50 mem=3987.1M) ***
Finished re-routing un-routed nets (0:00:00.1 3987.1M)


Density : 0.6005
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:16.3 real=0:00:09.0 mem=3987.1M) ***
** GigaOpt Optimizer WNS Slack -0.983 TNS Slack -22.884 Density 60.05
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.983|   -0.983| -22.884|  -22.884|    60.05%|   0:00:00.0| 3987.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.932|   -0.932| -21.925|  -21.925|    60.05%|   0:00:01.0| 3987.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.930|   -0.930| -21.880|  -21.880|    60.05%|   0:00:03.0| 4063.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.926|   -0.926| -21.911|  -21.911|    60.06%|   0:00:02.0| 4063.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.924|   -0.924| -21.878|  -21.878|    60.06%|   0:00:01.0| 4063.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.923|   -0.923| -21.883|  -21.883|    60.10%|   0:00:04.0| 4101.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.920|   -0.920| -21.874|  -21.874|    60.10%|   0:00:01.0| 4101.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.919|   -0.919| -21.851|  -21.851|    60.12%|   0:00:03.0| 4101.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.919|   -0.919| -21.841|  -21.841|    60.12%|   0:00:03.0| 4101.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.917|   -0.917| -21.779|  -21.779|    60.14%|   0:00:00.0| 4101.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.916|   -0.916| -21.750|  -21.750|    60.16%|   0:00:02.0| 4101.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.916|   -0.916| -21.748|  -21.748|    60.17%|   0:00:01.0| 4101.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.916|   -0.916| -21.734|  -21.734|    60.17%|   0:00:00.0| 4101.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.916|   -0.916| -21.736|  -21.736|    60.17%|   0:00:01.0| 4101.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:14 real=0:00:22.0 mem=4101.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -0.916|   0.000|  -21.736|    60.17%|   0:00:01.0| 4101.5M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_19_/D               |
|   0.013|   -0.916|   0.000|  -21.736|    60.17%|   0:00:00.0| 4101.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_80_/D           |
|   0.019|   -0.916|   0.000|  -21.736|    60.17%|   0:00:00.0| 4101.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_25_/D           |
|   0.019|   -0.916|   0.000|  -21.736|    60.17%|   0:00:00.0| 4101.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_25_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=4101.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:15 real=0:00:23.0 mem=4101.5M) ***
*** Starting refinePlace (2:12:08 mem=4101.5M) ***
Total net bbox length = 4.992e+05 (2.111e+05 2.881e+05) (ext = 2.360e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.7 REAL: 0:00:00.0 MEM: 4101.5MB
Summary Report:
Instances move: 0 (out of 40019 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.992e+05 (2.111e+05 2.881e+05) (ext = 2.360e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 4101.5MB
*** Finished refinePlace (2:12:10 mem=4101.5M) ***
Finished re-routing un-routed nets (0:00:00.0 4101.5M)


Density : 0.6017
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.3 real=0:00:02.0 mem=4101.5M) ***
** GigaOpt Optimizer WNS Slack -0.916 TNS Slack -21.736 Density 60.17
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate |-0.011| -0.011|
|reg2reg   |-0.916|-21.725|
|HEPG      |-0.916|-21.736|
|All Paths |-0.916|-21.736|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 568 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=1:41:26 real=0:20:57 mem=4101.5M) ***

(I,S,L,T): WC_VIEW: 53.3281, 33.1068, 1.41726, 87.8521
*** SetupOpt [finish] : cpu/real = 1:41:38.8/0:21:08.2 (4.8), totSession cpu/real = 2:12:12.0/0:32:15.7 (4.1), mem = 3893.6M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.916
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:12:12.8/0:32:16.6 (4.1), mem = 3465.6M
(I,S,L,T): WC_VIEW: 53.3281, 33.1068, 1.41726, 87.8521
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.916 TNS Slack -21.736 Density 60.17
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate |-0.011| -0.011|
|reg2reg   |-0.916|-21.725|
|HEPG      |-0.916|-21.736|
|All Paths |-0.916|-21.736|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.916|   -0.916| -21.736|  -21.736|    60.17%|   0:00:01.0| 3677.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.903|   -0.903| -21.483|  -21.483|    60.30%|   0:00:27.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.903|   -0.903| -21.453|  -21.453|    60.31%|   0:00:02.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.903|   -0.903| -21.450|  -21.450|    60.32%|   0:00:00.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.903|   -0.903| -21.427|  -21.427|    60.33%|   0:00:02.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.903|   -0.903| -21.384|  -21.384|    60.33%|   0:00:01.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.903|   -0.903| -21.360|  -21.360|    60.33%|   0:00:01.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.903|   -0.903| -21.359|  -21.359|    60.34%|   0:00:01.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.903|   -0.903| -21.357|  -21.357|    60.34%|   0:00:01.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.903|   -0.903| -21.346|  -21.346|    60.35%|   0:00:02.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -0.903|   -0.903| -21.344|  -21.344|    60.36%|   0:00:00.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -0.903|   -0.903| -21.342|  -21.342|    60.36%|   0:00:01.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -0.903|   -0.903| -21.316|  -21.316|    60.36%|   0:00:00.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -0.903|   -0.903| -21.315|  -21.315|    60.36%|   0:00:01.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -0.903|   -0.903| -21.310|  -21.310|    60.36%|   0:00:00.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -0.903|   -0.903| -21.293|  -21.293|    60.36%|   0:00:00.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -0.903|   -0.903| -21.292|  -21.292|    60.36%|   0:00:00.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -0.903|   -0.903| -21.289|  -21.289|    60.38%|   0:00:01.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -0.903|   -0.903| -21.256|  -21.256|    60.38%|   0:00:00.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -21.187|  -21.187|    60.38%|   0:00:00.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -21.077|  -21.077|    60.38%|   0:00:01.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -21.003|  -21.003|    60.39%|   0:00:00.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -20.968|  -20.968|    60.39%|   0:00:00.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -20.954|  -20.954|    60.39%|   0:00:00.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -20.907|  -20.907|    60.39%|   0:00:00.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.903|   -0.903| -20.863|  -20.863|    60.39%|   0:00:00.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.903|   -0.903| -20.846|  -20.846|    60.39%|   0:00:01.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.903|   -0.903| -20.735|  -20.735|    60.39%|   0:00:01.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.903|   -0.903| -20.648|  -20.648|    60.39%|   0:00:02.0| 4134.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.903|   -0.903| -20.607|  -20.607|    60.39%|   0:00:01.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.903|   -0.903| -20.572|  -20.572|    60.39%|   0:00:03.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.903|   -0.903| -20.546|  -20.546|    60.39%|   0:00:00.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.903|   -0.903| -20.464|  -20.464|    60.40%|   0:00:01.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -20.458|  -20.458|    60.40%|   0:00:01.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -20.455|  -20.455|    60.40%|   0:00:01.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -20.449|  -20.449|    60.40%|   0:00:02.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -20.356|  -20.356|    60.40%|   0:00:01.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -20.350|  -20.350|    60.40%|   0:00:00.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -20.320|  -20.320|    60.41%|   0:00:00.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -20.288|  -20.288|    60.41%|   0:00:01.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -20.206|  -20.206|    60.41%|   0:00:00.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -20.184|  -20.184|    60.41%|   0:00:00.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -20.108|  -20.108|    60.43%|   0:00:01.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -19.917|  -19.917|    60.43%|   0:00:01.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -19.894|  -19.894|    60.43%|   0:00:00.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -19.779|  -19.779|    60.43%|   0:00:00.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -19.659|  -19.659|    60.43%|   0:00:01.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -19.626|  -19.626|    60.43%|   0:00:00.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -19.568|  -19.568|    60.43%|   0:00:00.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -19.545|  -19.545|    60.43%|   0:00:01.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -19.498|  -19.498|    60.43%|   0:00:00.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -19.491|  -19.491|    60.43%|   0:00:00.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -19.444|  -19.444|    60.43%|   0:00:01.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -19.385|  -19.385|    60.43%|   0:00:00.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -19.358|  -19.358|    60.43%|   0:00:01.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -19.329|  -19.329|    60.43%|   0:00:00.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -19.303|  -19.303|    60.43%|   0:00:00.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -19.227|  -19.227|    60.45%|   0:00:00.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -0.903|   -0.903| -19.140|  -19.140|    60.44%|   0:00:01.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -0.903|   -0.903| -18.589|  -18.589|    60.44%|   0:00:00.0| 3991.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -18.572|  -18.572|    60.44%|   0:00:01.0| 4011.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -0.903|   -0.903| -18.489|  -18.489|    60.44%|   0:00:00.0| 4011.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -0.903|   -0.903| -18.452|  -18.452|    60.44%|   0:00:00.0| 4011.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -18.400|  -18.400|    60.44%|   0:00:01.0| 4011.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -0.903|   -0.903| -18.341|  -18.341|    60.44%|   0:00:01.0| 4011.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -0.903|   -0.903| -18.314|  -18.314|    60.45%|   0:00:00.0| 4011.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.903|   -0.903| -18.279|  -18.279|    60.45%|   0:00:00.0| 4011.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -0.903|   -0.903| -18.251|  -18.251|    60.45%|   0:00:01.0| 4011.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -0.903|   -0.903| -18.240|  -18.240|    60.45%|   0:00:00.0| 4011.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -0.903|   -0.903| -18.236|  -18.236|    60.46%|   0:00:00.0| 4011.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -0.903|   -0.903| -18.216|  -18.216|    60.46%|   0:00:00.0| 4011.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -0.903|   -0.903| -18.211|  -18.211|    60.46%|   0:00:00.0| 4011.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -0.904|   -0.904| -18.166|  -18.166|    60.46%|   0:00:01.0| 4011.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -0.904|   -0.904| -18.163|  -18.163|    60.46%|   0:00:00.0| 4011.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -0.904|   -0.904| -18.106|  -18.106|    60.46%|   0:00:01.0| 4011.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -0.904|   -0.904| -18.076|  -18.076|    60.46%|   0:00:00.0| 4030.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -0.904|   -0.904| -18.072|  -18.072|    60.46%|   0:00:00.0| 4030.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -0.904|   -0.904| -18.071|  -18.071|    60.46%|   0:00:00.0| 4030.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -0.904|   -0.904| -18.069|  -18.069|    60.46%|   0:00:00.0| 4030.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -0.904|   -0.904| -18.066|  -18.066|    60.47%|   0:00:00.0| 4030.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -0.904|   -0.904| -18.058|  -18.058|    60.47%|   0:00:01.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -0.904|   -0.904| -18.038|  -18.038|    60.48%|   0:00:01.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -0.904|   -0.904| -18.019|  -18.019|    60.48%|   0:00:01.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.904|   -0.904| -17.970|  -17.970|    60.48%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.904|   -0.904| -17.925|  -17.925|    60.48%|   0:00:01.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -0.904|   -0.904| -17.680|  -17.680|    60.48%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -0.904|   -0.904| -17.657|  -17.657|    60.48%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -0.904|   -0.904| -17.636|  -17.636|    60.49%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -0.904|   -0.904| -17.635|  -17.635|    60.49%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -0.904|   -0.904| -17.594|  -17.594|    60.49%|   0:00:01.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.904|   -0.904| -17.565|  -17.565|    60.49%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.904|   -0.904| -17.540|  -17.540|    60.49%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.904|   -0.904| -17.533|  -17.533|    60.49%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -0.904|   -0.904| -17.467|  -17.467|    60.49%|   0:00:01.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.904|   -0.904| -17.429|  -17.429|    60.49%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.904|   -0.904| -17.426|  -17.426|    60.49%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.904|   -0.904| -17.390|  -17.390|    60.49%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.904|   -0.904| -17.376|  -17.376|    60.49%|   0:00:01.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.904|   -0.904| -17.373|  -17.373|    60.49%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.904|   -0.904| -17.356|  -17.356|    60.49%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.904|   -0.904| -17.342|  -17.342|    60.50%|   0:00:01.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -0.904|   -0.904| -17.334|  -17.334|    60.50%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -0.904|   -0.904| -17.330|  -17.330|    60.50%|   0:00:01.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -0.904|   -0.904| -17.320|  -17.320|    60.50%|   0:00:01.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -0.904|   -0.904| -17.315|  -17.315|    60.50%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -0.904|   -0.904| -17.315|  -17.315|    60.50%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -0.904|   -0.904| -17.312|  -17.312|    60.50%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -0.904|   -0.904| -17.308|  -17.308|    60.50%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -0.904|   -0.904| -17.144|  -17.144|    60.50%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -0.904|   -0.904| -17.048|  -17.048|    60.50%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -0.904|   -0.904| -17.043|  -17.043|    60.50%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -0.904|   -0.904| -17.000|  -17.000|    60.50%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -0.904|   -0.904| -16.836|  -16.836|    60.50%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -0.904|   -0.904| -16.373|  -16.373|    60.51%|   0:00:01.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -0.904|   -0.904| -16.229|  -16.229|    60.53%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -0.904|   -0.904| -16.229|  -16.229|    60.53%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -0.904|   -0.904| -16.229|  -16.229|    60.58%|   0:00:02.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:55 real=0:01:24 mem=4049.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:55 real=0:01:24 mem=4049.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate | 0.025|  0.000|
|reg2reg   |-0.904|-16.229|
|HEPG      |-0.904|-16.229|
|All Paths |-0.904|-16.229|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.904 TNS Slack -16.229 Density 60.58
*** Starting refinePlace (2:18:19 mem=4049.1M) ***
Total net bbox length = 5.028e+05 (2.125e+05 2.903e+05) (ext = 2.360e+04)
Move report: Timing Driven Placement moves 14355 insts, mean move: 5.08 um, max move: 105.40 um
	Max move on inst (core2_inst/psum_mem_instance/U870): (319.80, 98.20) --> (331.60, 191.80)
	Runtime: CPU: 0:00:14.5 REAL: 0:00:06.0 MEM: 4049.1MB
Move report: Detail placement moves 11211 insts, mean move: 0.84 um, max move: 9.00 um
	Max move on inst (normalizer_inst/FE_OCPC4320_sum_11): (358.20, 35.20) --> (349.20, 35.20)
	Runtime: CPU: 0:00:05.7 REAL: 0:00:03.0 MEM: 4049.1MB
Summary Report:
Instances move: 15471 (out of 40160 movable)
Instances flipped: 205
Mean displacement: 4.86 um
Max displacement: 104.40 um (Instance: core2_inst/psum_mem_instance/U870) (319.8, 98.2) -> (330.6, 191.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
Total net bbox length = 4.991e+05 (2.108e+05 2.884e+05) (ext = 2.356e+04)
Runtime: CPU: 0:00:20.3 REAL: 0:00:09.0 MEM: 4049.1MB
*** Finished refinePlace (2:18:39 mem=4049.1M) ***
Finished re-routing un-routed nets (0:00:00.1 4049.1M)


Density : 0.6058
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:22.9 real=0:00:10.0 mem=4049.1M) ***
** GigaOpt Optimizer WNS Slack -0.939 TNS Slack -16.727 Density 60.58
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.939|   -0.939| -16.727|  -16.727|    60.58%|   0:00:00.0| 4049.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.926|   -0.926| -16.885|  -16.885|    60.61%|   0:00:06.0| 4068.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.922|   -0.922| -16.850|  -16.850|    60.61%|   0:00:00.0| 4068.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.919|   -0.919| -16.805|  -16.805|    60.62%|   0:00:03.0| 4068.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.915|   -0.915| -16.759|  -16.759|    60.63%|   0:00:02.0| 4068.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.915|   -0.915| -16.729|  -16.729|    60.63%|   0:00:03.0| 4090.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.917|   -0.917| -16.705|  -16.705|    60.65%|   0:00:01.0| 4090.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.917|   -0.917| -16.705|  -16.705|    60.65%|   0:00:00.0| 4090.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:27 real=0:00:15.0 mem=4090.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -0.917|   0.000|  -16.705|    60.65%|   0:00:00.0| 4090.4M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_44_/D           |
|   0.019|   -0.917|   0.000|  -16.705|    60.65%|   0:00:00.0| 4090.4M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_25_/D           |
|   0.019|   -0.917|   0.000|  -16.705|    60.65%|   0:00:00.0| 4090.4M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_25_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=4090.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:28 real=0:00:16.0 mem=4090.4M) ***
** GigaOpt Optimizer WNS Slack -0.917 TNS Slack -16.705 Density 60.65
*** Starting refinePlace (2:20:10 mem=4090.4M) ***
Total net bbox length = 5.000e+05 (2.111e+05 2.889e+05) (ext = 2.356e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 4090.4MB
Summary Report:
Instances move: 0 (out of 40219 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.000e+05 (2.111e+05 2.889e+05) (ext = 2.356e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 4090.4MB
*** Finished refinePlace (2:20:12 mem=4090.4M) ***
Finished re-routing un-routed nets (0:00:00.0 4090.4M)


Density : 0.6065
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:02.0 mem=4090.4M) ***
** GigaOpt Optimizer WNS Slack -0.919 TNS Slack -16.719 Density 60.65
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate | 0.025|  0.000|
|reg2reg   |-0.919|-16.719|
|HEPG      |-0.919|-16.719|
|All Paths |-0.919|-16.719|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 642 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:07:51 real=0:01:54 mem=4090.4M) ***

(I,S,L,T): WC_VIEW: 53.8707, 33.5122, 1.43553, 88.8184
*** SetupOpt [finish] : cpu/real = 0:08:01.0/0:02:03.8 (3.9), totSession cpu/real = 2:20:13.7/0:34:20.4 (4.1), mem = 3880.9M
End: GigaOpt Optimization in TNS mode
Info: 338 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:20:14.8/0:34:21.4 (4.1), mem = 3677.9M
(I,S,L,T): WC_VIEW: 53.8707, 33.5122, 1.43553, 88.8184
Reclaim Optimization WNS Slack -0.919  TNS Slack -16.719 Density 60.65
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.65%|        -|  -0.919| -16.719|   0:00:00.0| 3677.9M|
|    60.65%|       96|  -0.919| -16.715|   0:00:01.0| 3983.1M|
|    60.55%|      141|  -0.927| -16.692|   0:00:02.0| 3983.1M|
|    60.02%|     1644|  -0.907| -16.512|   0:00:12.0| 4002.2M|
|    60.01%|       24|  -0.907| -16.511|   0:00:01.0| 4002.2M|
|    60.01%|        0|  -0.907| -16.511|   0:00:00.0| 4002.2M|
|    60.01%|       11|  -0.907| -16.511|   0:00:01.0| 4002.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.907  TNS Slack -16.511 Density 60.01
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 523 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:49.9) (real = 0:00:19.0) **
*** Starting refinePlace (2:21:05 mem=4002.2M) ***
Total net bbox length = 5.003e+05 (2.116e+05 2.887e+05) (ext = 2.356e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 4002.2MB
Summary Report:
Instances move: 0 (out of 40074 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.003e+05 (2.116e+05 2.887e+05) (ext = 2.356e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 4002.2MB
*** Finished refinePlace (2:21:07 mem=4002.2M) ***
Finished re-routing un-routed nets (0:00:00.0 4002.2M)


Density : 0.6001
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:02.0 mem=4002.2M) ***
(I,S,L,T): WC_VIEW: 52.9038, 32.8998, 1.40918, 87.2128
*** AreaOpt [finish] : cpu/real = 0:00:53.3/0:00:21.4 (2.5), totSession cpu/real = 2:21:08.1/0:34:42.7 (4.1), mem = 4002.2M
End: Area Reclaim Optimization (cpu=0:00:53, real=0:00:21, mem=3471.23M, totSessionCpu=2:21:08).
Begin: GigaOpt postEco DRV Optimization
Info: 338 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:21:09.0/0:34:43.6 (4.1), mem = 3471.2M
(I,S,L,T): WC_VIEW: 52.9038, 32.8998, 1.40918, 87.2128
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    34|   377|    -0.29|    25|    25|    -0.03|     0|     0|     0|     0|    -0.91|   -16.51|       0|       0|       0|  60.01|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.91|   -16.49|      19|       0|      18|  60.03| 0:00:01.0|  4022.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.91|   -16.49|       0|       0|       0|  60.03| 0:00:00.0|  4022.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 523 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.5 real=0:00:01.0 mem=4022.6M) ***

*** Starting refinePlace (2:21:17 mem=4022.6M) ***
Total net bbox length = 5.005e+05 (2.117e+05 2.887e+05) (ext = 2.087e+04)
Move report: Detail placement moves 86 insts, mean move: 2.44 um, max move: 9.80 um
	Max move on inst (normalizer_inst/U9380): (441.80, 17.20) --> (449.80, 19.00)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 4022.6MB
Summary Report:
Instances move: 86 (out of 40093 movable)
Instances flipped: 0
Mean displacement: 2.44 um
Max displacement: 9.80 um (Instance: normalizer_inst/U9380) (441.8, 17.2) -> (449.8, 19)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D1
Total net bbox length = 5.006e+05 (2.119e+05 2.888e+05) (ext = 2.091e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 4022.6MB
*** Finished refinePlace (2:21:19 mem=4022.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4022.6M)


Density : 0.6003
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.3 real=0:00:02.0 mem=4022.6M) ***
(I,S,L,T): WC_VIEW: 52.7498, 32.8648, 1.41032, 87.0249
*** DrvOpt [finish] : cpu/real = 0:00:11.0/0:00:06.9 (1.6), totSession cpu/real = 2:21:20.0/0:34:50.5 (4.1), mem = 3814.6M
End: GigaOpt postEco DRV Optimization
**optDesign ... cpu = 2:13:04, real = 0:31:20, mem = 2761.6M, totSessionCpu=2:21:22 **
**optDesign ... cpu = 2:13:04, real = 0:31:20, mem = 2760.4M, totSessionCpu=2:21:22 **
** Profile ** Start :  cpu=0:00:00.0, mem=3470.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=3470.2M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=3551.6M
** Profile ** DRVs :  cpu=0:00:01.1, mem=3551.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.906  | -0.906  |  0.025  |  0.004  |
|           TNS (ns):| -16.491 | -16.491 |  0.000  |  0.000  |
|    Violating Paths:|   42    |   42    |    0    |    0    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     51 (51)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.030%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3551.6M
Info: 338 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2802.84MB/4799.88MB/3171.96MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2803.09MB/4799.88MB/3171.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2803.09MB/4799.88MB/3171.96MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 23:56:43 (2023-Mar-23 06:56:43 GMT)
2023-Mar-22 23:56:43 (2023-Mar-23 06:56:43 GMT): 10%
2023-Mar-22 23:56:43 (2023-Mar-23 06:56:43 GMT): 20%
2023-Mar-22 23:56:43 (2023-Mar-23 06:56:43 GMT): 30%
2023-Mar-22 23:56:43 (2023-Mar-23 06:56:43 GMT): 40%
2023-Mar-22 23:56:43 (2023-Mar-23 06:56:43 GMT): 50%
2023-Mar-22 23:56:43 (2023-Mar-23 06:56:43 GMT): 60%
2023-Mar-22 23:56:43 (2023-Mar-23 06:56:43 GMT): 70%
2023-Mar-22 23:56:43 (2023-Mar-23 06:56:43 GMT): 80%
2023-Mar-22 23:56:43 (2023-Mar-23 06:56:43 GMT): 90%

Finished Levelizing
2023-Mar-22 23:56:43 (2023-Mar-23 06:56:43 GMT)

Starting Activity Propagation
2023-Mar-22 23:56:43 (2023-Mar-23 06:56:43 GMT)
2023-Mar-22 23:56:44 (2023-Mar-23 06:56:44 GMT): 10%
2023-Mar-22 23:56:44 (2023-Mar-23 06:56:44 GMT): 20%

Finished Activity Propagation
2023-Mar-22 23:56:45 (2023-Mar-23 06:56:45 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2804.59MB/4799.88MB/3171.96MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 23:56:45 (2023-Mar-23 06:56:45 GMT)
2023-Mar-22 23:56:46 (2023-Mar-23 06:56:46 GMT): 10%
2023-Mar-22 23:56:46 (2023-Mar-23 06:56:46 GMT): 20%
2023-Mar-22 23:56:46 (2023-Mar-23 06:56:46 GMT): 30%
2023-Mar-22 23:56:46 (2023-Mar-23 06:56:46 GMT): 40%
2023-Mar-22 23:56:46 (2023-Mar-23 06:56:46 GMT): 50%
2023-Mar-22 23:56:46 (2023-Mar-23 06:56:46 GMT): 60%
2023-Mar-22 23:56:46 (2023-Mar-23 06:56:46 GMT): 70%
2023-Mar-22 23:56:46 (2023-Mar-23 06:56:46 GMT): 80%
2023-Mar-22 23:56:46 (2023-Mar-23 06:56:46 GMT): 90%

Finished Calculating power
2023-Mar-22 23:56:46 (2023-Mar-23 06:56:46 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2808.56MB/4800.64MB/3171.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2808.56MB/4800.64MB/3171.96MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=2808.56MB/4800.64MB/3171.96MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2808.56MB/4800.64MB/3171.96MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 23:56:46 (2023-Mar-23 06:56:46 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.47873635 	   60.4422%
Total Switching Power:      32.20536122 	   37.8129%
Total Leakage Power:         1.48613016 	    1.7449%
Total Power:                85.17022755
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          23.5       2.699      0.5807       26.78       31.44
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.569e-05
Combinational                       26.9       29.51      0.8919        57.3       67.28
Clock (Combinational)           0.002609           0   1.615e-05    0.002625    0.003082
Clock (Sequential)                 1.079           0     0.01351       1.093       1.283
-----------------------------------------------------------------------------------------
Total                              51.48       32.21       1.486       85.17         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.48       32.21       1.486       85.17         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5204           0    0.006642      0.5271      0.6188
clk1                              0.5615           0    0.006885      0.5684      0.6674
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.095       1.286
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_OCPC2600_n11699 (BUFFD16):          0.07634
*              Highest Leakage Power: normalizer_inst/FE_RC_3430_0 (ND3D8):        0.0003024
*                Total Cap:      2.15578e-10 F
*                Total instances in design: 40093
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2815.00MB/4800.64MB/3171.96MB)


Phase 1 finished in (cpu = 0:00:06.8) (real = 0:00:01.0) **
+----------+---------+--------+--------+------------+--------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 523 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:10.2) (real = 0:00:05.0) **
(I,S,L,T): WC_VIEW: 52.0551, 32.171, 1.40534, 85.6315
*** PowerOpt [finish] : cpu/real = 0:00:10.1/0:00:04.4 (2.3), totSession cpu/real = 2:21:41.5/0:35:03.3 (4.0), mem = 4047.2M
Finished Timing Update in (cpu = 0:00:10.4) (real = 0:00:05.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
*** Starting refinePlace (2:21:44 mem=4047.2M) ***
Total net bbox length = 5.007e+05 (2.119e+05 2.888e+05) (ext = 2.091e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 4047.2MB
Summary Report:
Instances move: 0 (out of 40093 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.007e+05 (2.119e+05 2.888e+05) (ext = 2.091e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 4047.2MB
*** Finished refinePlace (2:21:46 mem=4047.2M) ***
Finished re-routing un-routed nets (0:00:00.0 4047.2M)


Density : 0.5998
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:21:46.7/0:35:07.1 (4.0), mem = 4047.2M
(I,S,L,T): WC_VIEW: 52.0551, 32.171, 1.40534, 85.6315
Reclaim Optimization WNS Slack -0.906  TNS Slack -20.829 Density 59.98
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.98%|        -|  -0.906| -20.829|   0:00:00.0| 4047.2M|
|    59.98%|        0|  -0.906| -20.829|   0:00:00.0| 4047.2M|
|    59.98%|      458|  -0.906| -20.812|   0:00:05.0| 4085.4M|
|    59.96%|       25|  -0.906| -20.791|   0:00:02.0| 4085.4M|
|    59.96%|        0|  -0.906| -20.791|   0:00:01.0| 4085.4M|
|    59.96%|        0|  -0.906| -20.791|   0:00:02.0| 4085.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.906  TNS Slack -20.791 Density 59.96
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 523 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:43.0) (real = 0:00:12.0) **
(I,S,L,T): WC_VIEW: 52.0468, 32.1443, 1.40492, 85.596
*** PowerOpt [finish] : cpu/real = 0:00:43.2/0:00:12.6 (3.4), totSession cpu/real = 2:22:29.9/0:35:19.7 (4.0), mem = 4085.4M
*** Starting refinePlace (2:22:30 mem=4085.4M) ***
Total net bbox length = 5.008e+05 (2.122e+05 2.886e+05) (ext = 2.409e+04)
Move report: Detail placement moves 13 insts, mean move: 1.65 um, max move: 4.60 um
	Max move on inst (normalizer_inst/FE_OCPC2797_sum_7): (386.80, 82.00) --> (389.60, 80.20)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 4085.4MB
Summary Report:
Instances move: 13 (out of 40062 movable)
Instances flipped: 0
Mean displacement: 1.65 um
Max displacement: 4.60 um (Instance: normalizer_inst/FE_OCPC2797_sum_7) (386.8, 82) -> (389.6, 80.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 5.008e+05 (2.122e+05 2.886e+05) (ext = 2.409e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 4085.4MB
*** Finished refinePlace (2:22:32 mem=4085.4M) ***
Finished re-routing un-routed nets (0:00:00.0 4085.4M)


Density : 0.5996
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.3 real=0:00:02.0 mem=4085.4M) ***
Checking setup slack degradation ...
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:22:35.1/0:35:23.3 (4.0), mem = 4085.4M
(I,S,L,T): WC_VIEW: 52.0468, 32.1443, 1.40492, 85.596
Info: 338 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.906|   -0.906| -20.791|  -20.791|    59.96%|   0:00:01.0| 4283.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=4436.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=4436.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 523 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 52.0468, 32.1443, 1.40492, 85.596
*** SetupOpt [finish] : cpu/real = 0:00:09.3/0:00:09.4 (1.0), totSession cpu/real = 2:22:44.4/0:35:32.8 (4.0), mem = 4236.5M
Executing incremental physical updates
*** Starting refinePlace (2:22:45 mem=4238.0M) ***
Total net bbox length = 5.008e+05 (2.122e+05 2.886e+05) (ext = 2.409e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 4238.0MB
Summary Report:
Instances move: 0 (out of 40062 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.008e+05 (2.122e+05 2.886e+05) (ext = 2.409e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 4238.0MB
*** Finished refinePlace (2:22:47 mem=4238.0M) ***
Finished re-routing un-routed nets (0:00:00.0 4238.0M)


Density : 0.5996
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:02.0 mem=4238.0M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2867.56MB/5486.42MB/3171.96MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2867.56MB/5486.42MB/3171.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2867.56MB/5486.42MB/3171.96MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 23:57:25 (2023-Mar-23 06:57:25 GMT)
2023-Mar-22 23:57:25 (2023-Mar-23 06:57:25 GMT): 10%
2023-Mar-22 23:57:25 (2023-Mar-23 06:57:25 GMT): 20%
2023-Mar-22 23:57:25 (2023-Mar-23 06:57:25 GMT): 30%
2023-Mar-22 23:57:25 (2023-Mar-23 06:57:25 GMT): 40%
2023-Mar-22 23:57:25 (2023-Mar-23 06:57:25 GMT): 50%
2023-Mar-22 23:57:25 (2023-Mar-23 06:57:25 GMT): 60%
2023-Mar-22 23:57:25 (2023-Mar-23 06:57:25 GMT): 70%
2023-Mar-22 23:57:25 (2023-Mar-23 06:57:25 GMT): 80%
2023-Mar-22 23:57:25 (2023-Mar-23 06:57:25 GMT): 90%

Finished Levelizing
2023-Mar-22 23:57:25 (2023-Mar-23 06:57:25 GMT)

Starting Activity Propagation
2023-Mar-22 23:57:25 (2023-Mar-23 06:57:25 GMT)
2023-Mar-22 23:57:26 (2023-Mar-23 06:57:26 GMT): 10%
2023-Mar-22 23:57:26 (2023-Mar-23 06:57:26 GMT): 20%

Finished Activity Propagation
2023-Mar-22 23:57:27 (2023-Mar-23 06:57:27 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2868.50MB/5486.42MB/3171.96MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 23:57:27 (2023-Mar-23 06:57:27 GMT)
2023-Mar-22 23:57:28 (2023-Mar-23 06:57:28 GMT): 10%
2023-Mar-22 23:57:28 (2023-Mar-23 06:57:28 GMT): 20%
2023-Mar-22 23:57:28 (2023-Mar-23 06:57:28 GMT): 30%
2023-Mar-22 23:57:28 (2023-Mar-23 06:57:28 GMT): 40%
2023-Mar-22 23:57:28 (2023-Mar-23 06:57:28 GMT): 50%
2023-Mar-22 23:57:28 (2023-Mar-23 06:57:28 GMT): 60%
2023-Mar-22 23:57:28 (2023-Mar-23 06:57:28 GMT): 70%
2023-Mar-22 23:57:28 (2023-Mar-23 06:57:28 GMT): 80%
2023-Mar-22 23:57:28 (2023-Mar-23 06:57:28 GMT): 90%

Finished Calculating power
2023-Mar-22 23:57:28 (2023-Mar-23 06:57:28 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2870.28MB/5556.43MB/3171.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2870.28MB/5556.43MB/3171.96MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=2870.28MB/5556.43MB/3171.96MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2870.28MB/5556.43MB/3171.96MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 23:57:28 (2023-Mar-23 06:57:28 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.37155958 	   60.4396%
Total Switching Power:      32.14444677 	   37.8186%
Total Leakage Power:         1.48047582 	    1.7418%
Total Power:                84.99648199
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.49       2.654      0.5805       26.73       31.45
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.577e-05
Combinational                       26.8       29.49      0.8864       57.17       67.26
Clock (Combinational)           0.002609           0   1.615e-05    0.002625    0.003088
Clock (Sequential)                 1.079           0     0.01351       1.093       1.286
-----------------------------------------------------------------------------------------
Total                              51.37       32.14        1.48          85         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.37       32.14        1.48          85         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5204           0    0.006642      0.5271      0.6201
clk1                              0.5615           0    0.006885      0.5684      0.6688
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.095       1.289
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_OCPC2600_n11699 (BUFFD16):          0.07634
*              Highest Leakage Power: normalizer_inst/FE_RC_3430_0 (ND3D8):        0.0003024
*                Total Cap:      2.15012e-10 F
*                Total instances in design: 40062
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2872.85MB/5556.43MB/3171.96MB)

** Power Reclaim End WNS Slack -0.906  TNS Slack -20.791 
End: Power Optimization (cpu=0:01:23, real=0:00:42, mem=3540.02M, totSessionCpu=2:22:54).
**optDesign ... cpu = 2:14:37, real = 0:32:09, mem = 2762.5M, totSessionCpu=2:22:54 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dualcore' of instances=40062 and nets=42098 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 3457.023M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:41   (Analysis view: WC_VIEW)
 Advancing count:41, Max:-200.0(ps) Min:-200.0(ps) Total:-8200.0(ps)
 Delaying  count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3550.41 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3550.41 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41975  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41975 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 523 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.08% V. EstWL: 2.958300e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 41452 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.830236e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       140( 0.16%)        18( 0.02%)         1( 0.00%)   ( 0.18%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        20( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         8( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        50( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M8  (8)        72( 0.08%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              290( 0.05%)        18( 0.00%)         1( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.57 sec, Real: 1.21 sec, Curr Mem: 3561.19 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3431.18)
Total number of fetched objects 42367
End delay calculation. (MEM=3794.1 CPU=0:00:05.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3794.1 CPU=0:00:07.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:10.4 real=0:00:02.0 totSessionCpu=2:23:09 mem=3762.1M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2816.03MB/5010.51MB/3171.96MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2816.03MB/5010.51MB/3171.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2816.03MB/5010.51MB/3171.96MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 23:57:36 (2023-Mar-23 06:57:36 GMT)
2023-Mar-22 23:57:36 (2023-Mar-23 06:57:36 GMT): 10%
2023-Mar-22 23:57:36 (2023-Mar-23 06:57:36 GMT): 20%
2023-Mar-22 23:57:36 (2023-Mar-23 06:57:36 GMT): 30%
2023-Mar-22 23:57:36 (2023-Mar-23 06:57:36 GMT): 40%
2023-Mar-22 23:57:36 (2023-Mar-23 06:57:36 GMT): 50%
2023-Mar-22 23:57:36 (2023-Mar-23 06:57:36 GMT): 60%
2023-Mar-22 23:57:36 (2023-Mar-23 06:57:36 GMT): 70%
2023-Mar-22 23:57:36 (2023-Mar-23 06:57:36 GMT): 80%
2023-Mar-22 23:57:36 (2023-Mar-23 06:57:36 GMT): 90%

Finished Levelizing
2023-Mar-22 23:57:37 (2023-Mar-23 06:57:37 GMT)

Starting Activity Propagation
2023-Mar-22 23:57:37 (2023-Mar-23 06:57:37 GMT)
2023-Mar-22 23:57:37 (2023-Mar-23 06:57:37 GMT): 10%
2023-Mar-22 23:57:37 (2023-Mar-23 06:57:37 GMT): 20%

Finished Activity Propagation
2023-Mar-22 23:57:38 (2023-Mar-23 06:57:38 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2817.30MB/5010.51MB/3171.96MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 23:57:38 (2023-Mar-23 06:57:38 GMT)
2023-Mar-22 23:57:39 (2023-Mar-23 06:57:39 GMT): 10%
2023-Mar-22 23:57:39 (2023-Mar-23 06:57:39 GMT): 20%
2023-Mar-22 23:57:39 (2023-Mar-23 06:57:39 GMT): 30%
2023-Mar-22 23:57:39 (2023-Mar-23 06:57:39 GMT): 40%
2023-Mar-22 23:57:39 (2023-Mar-23 06:57:39 GMT): 50%
2023-Mar-22 23:57:39 (2023-Mar-23 06:57:39 GMT): 60%
2023-Mar-22 23:57:39 (2023-Mar-23 06:57:39 GMT): 70%
2023-Mar-22 23:57:39 (2023-Mar-23 06:57:39 GMT): 80%
2023-Mar-22 23:57:39 (2023-Mar-23 06:57:39 GMT): 90%

Finished Calculating power
2023-Mar-22 23:57:39 (2023-Mar-23 06:57:39 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2821.87MB/5090.54MB/3171.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2821.87MB/5090.54MB/3171.96MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=2821.87MB/5090.54MB/3171.96MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2821.87MB/5090.54MB/3171.96MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 23:57:39 (2023-Mar-23 06:57:39 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.37155425 	   60.4396%
Total Switching Power:      32.14444677 	   37.8186%
Total Leakage Power:         1.48047582 	    1.7418%
Total Power:                84.99647668
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.49       2.654      0.5805       26.73       31.45
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.577e-05
Combinational                       26.8       29.49      0.8864       57.17       67.26
Clock (Combinational)           0.002609           0   1.615e-05    0.002625    0.003088
Clock (Sequential)                 1.079           0     0.01351       1.093       1.286
-----------------------------------------------------------------------------------------
Total                              51.37       32.14        1.48          85         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.37       32.14        1.48          85         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5204           0    0.006642      0.5271      0.6201
clk1                              0.5615           0    0.006885      0.5684      0.6688
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.095       1.289
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2834.44MB/5090.54MB/3171.96MB)


Output file is ./timingReports/dualcore_preCTS.power.
**optDesign ... cpu = 2:14:58, real = 0:32:19, mem = 2769.1M, totSessionCpu=2:23:16 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 2:14:58, real = 0:32:19, mem = 2750.2M, totSessionCpu=2:23:16 **
** Profile ** Start :  cpu=0:00:00.0, mem=3464.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=3464.1M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=3551.6M
** Profile ** Total reports :  cpu=0:00:00.5, mem=3473.6M
** Profile ** DRVs :  cpu=0:00:02.0, mem=3478.1M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.907  | -0.907  |  0.025  | -0.053  |
|           TNS (ns):| -20.742 | -20.274 |  0.000  | -0.468  |
|    Violating Paths:|   239   |   214   |    0    |   25    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     51 (51)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.963%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3478.1M
**optDesign ... cpu = 2:15:01, real = 0:32:23, mem = 2741.3M, totSessionCpu=2:23:19 **
*** Finished optDesign ***
cleaningup cpe interface
 *** Writing scheduling file: 'scheduling_file.cts.26125' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 2:22:33, real = 0:35:00, mem = 3410.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 5932 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 1001 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 2458 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 5228 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 15390 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 30009 filler insts added - prefix FILLER (CPU: 0:00:03.0).
For 30009 new insts, 30009 new pwr-pin connections were made to global net 'VDD'.
30009 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> saveDesign placement.enc
#% Begin save design ... (date=03/22 23:57:46, mem=2662.9M)
% Begin Save ccopt configuration ... (date=03/22 23:57:46, mem=2662.9M)
% End Save ccopt configuration ... (date=03/22 23:57:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2663.2M, current mem=2663.2M)
% Begin Save netlist data ... (date=03/22 23:57:46, mem=2663.2M)
Writing Binary DB to placement.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/22 23:57:46, total cpu=0:00:00.2, real=0:00:00.0, peak res=2663.2M, current mem=2663.2M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file placement.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/22 23:57:46, mem=2664.1M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 23:57:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2664.1M, current mem=2664.1M)
Saving scheduling_file.cts.26125 in placement.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/22 23:57:46, mem=2664.3M)
% End Save clock tree data ... (date=03/22 23:57:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=2664.3M, current mem=2664.3M)
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file placement.enc.dat.tmp/dualcore.pg.gz
Saving property file placement.enc.dat.tmp/dualcore.prop
** Saving stdCellPlacement_binary (version# 2) ...
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3482.5M) ***
Save Adaptive View Pruing View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=3474.5M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:00.0 mem=3458.5M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map placement.enc.dat.tmp/dualcore.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/22 23:57:48, mem=2665.6M)
% End Save power constraints data ... (date=03/22 23:57:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=2665.6M, current mem=2665.6M)
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp
#% End save design ... (date=03/22 23:57:50, total cpu=0:00:03.4, real=0:00:04.0, peak res=2666.9M, current mem=2666.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/dualcore.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ./constraints/dualcore.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=03/22 23:57:52, mem=2558.8M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk2...
  clock_tree clk2 contains 5020 sinks and 164 clock gates.
  Extraction for clk2 complete.
Extracting original clock gating for clk2 done.
Extracting original clock gating for clk1...
  clock_tree clk1 contains 5275 sinks and 170 clock gates.
  Extraction for clk1 complete.
Extracting original clock gating for clk1 done.
The skew group clk1/CON was created. It contains 5275 sinks and 1 sources.
The skew group clk2/CON was created. It contains 5020 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=3376.2M, init mem=3379.3M)
*info: Placed = 70071         
*info: Unplaced = 0           
Placement Density:98.00%(271362/276886)
Placement Density (including fixed std cells):98.00%(271362/276886)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=3376.2M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.5 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 276886.080um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

------------------------------------------------------------------
Cell       Instance count    Source         Eligible library cells
------------------------------------------------------------------
CKAN2D0          2           library set    {CKAN2D1 CKAN2D0}
------------------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       5275
  Delay constrained sinks:     5275
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       5020
  Delay constrained sinks:     5020
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 5275 clock sinks

Distribution of half-perimeter wire length by ICG depth:

------------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
------------------------------------------------------------------------------
   0          0        334     [min=6, max=265, avg=75, sd=63, total=25113]
   0          1          4     [min=479, max=833, avg=611, sd=158, total=2446]
------------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.4 real=0:00:02.3)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:03.0 real=0:00:02.8)
CCOpt::Phase::Initialization done. (took cpu=0:00:03.0 real=0:00:02.8)
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-22 23:58:00 (2023-Mar-23 06:58:00 GMT)
2023-Mar-22 23:58:00 (2023-Mar-23 06:58:00 GMT): 10%
2023-Mar-22 23:58:00 (2023-Mar-23 06:58:00 GMT): 20%

Finished Activity Propagation
2023-Mar-22 23:58:01 (2023-Mar-23 06:58:01 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 41 advancing pin insertion delay (0.398% of 10295 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 10295 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3609.45 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3609.45 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41975  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41975 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 523 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.08% V. EstWL: 2.958300e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 41452 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.830236e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       140( 0.16%)        18( 0.02%)         1( 0.00%)   ( 0.18%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        20( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         8( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        50( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]      M8  (8)        72( 0.08%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              290( 0.05%)        18( 0.00%)         1( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 131780
[NR-eGR]     M2  (2V) length: 2.377245e+05um, number of vias: 189553
[NR-eGR]     M3  (3H) length: 2.349975e+05um, number of vias: 9702
[NR-eGR]     M4  (4V) length: 7.551832e+04um, number of vias: 4158
[NR-eGR]     M5  (5H) length: 2.013520e+04um, number of vias: 3485
[NR-eGR]     M6  (6V) length: 8.448660e+03um, number of vias: 2972
[NR-eGR]     M7  (7H) length: 1.041380e+04um, number of vias: 3744
[NR-eGR]     M8  (8V) length: 2.024212e+04um, number of vias: 0
[NR-eGR] Total length: 6.074800e+05um, number of vias: 345394
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.032220e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.96 sec, Real: 1.75 sec, Curr Mem: 3599.76 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:03.1 real=0:00:01.9)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.7 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 276886.080um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

------------------------------------------------------------------
Cell       Instance count    Source         Eligible library cells
------------------------------------------------------------------
CKAN2D0          2           library set    {CKAN2D1 CKAN2D0}
------------------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       5275
  Delay constrained sinks:     5275
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       5020
  Delay constrained sinks:     5020
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 5275 clock sinks

Distribution of half-perimeter wire length by ICG depth:

------------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
------------------------------------------------------------------------------
   0          0        334     [min=6, max=265, avg=75, sd=63, total=25113]
   0          1          4     [min=479, max=833, avg=611, sd=158, total=2446]
------------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.1 real=0:00:02.1)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:08.0 real=0:00:05.1)
Synthesizing clock trees...
  Preparing To Balance...
  Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=334, nicg=0, l=2, total=336
      cell areas       : b=0.000um^2, i=0.000um^2, icg=2164.320um^2, nicg=0.000um^2, l=4.320um^2, total=2168.640um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=26247.400um, total=26247.400um
    Clock DAG library cell distribution before merging {count}:
       ICGs: CKLNQD1: 334 
     Logics: CKAN2D0: 2 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             334
    Globally unique enables                       334
    Potentially mergeable clock gates               0
    Actually merged clock gates                     0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  334
    --------------------------------------------
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                              2
    Globally unique logic expressions               2
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   2
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:01.3 real=0:00:01.2)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=334, nicg=0, l=2, total=336
      cell areas       : b=0.000um^2, i=0.000um^2, icg=5050.080um^2, nicg=0.000um^2, l=4.320um^2, total=5054.400um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=26247.400um, total=26247.400um
    Clock DAG library cell distribution before clustering {count}:
       ICGs: CKLNQD16: 334 
     Logics: CKAN2D1: 2 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk2...
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
    Clustering clock_tree clk2 done.
    Clustering clock_tree clk1...
    Clustering clock_tree clk1 done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=101, i=0, icg=334, nicg=0, l=2, total=437
      cell areas       : b=1003.320um^2, i=0.000um^2, icg=3081.600um^2, nicg=0.000um^2, l=4.320um^2, total=4089.240um^2
      hp wire lengths  : top=0.000um, trunk=5340.000um, leaf=29888.900um, total=35228.900um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 98 CKBD12: 1 CKBD6: 1 CKBD4: 1 
       ICGs: CKLNQD16: 43 CKLNQD12: 13 CKLNQD8: 66 CKLNQD6: 35 CKLNQD3: 69 CKLNQD2: 60 CKLNQD1: 48 
     Logics: CKAN2D1: 2 
    Bottom-up phase done. (took cpu=0:00:06.1 real=0:00:05.9)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (2:23:57 mem=4063.8M) ***
Total net bbox length = 5.129e+05 (2.195e+05 2.934e+05) (ext = 2.452e+04)
Move report: Detail placement moves 30371 insts, mean move: 1.42 um, max move: 29.20 um
	Max move on inst (core1_inst/psum_mem_instance/memory14_reg_82_): (255.00, 46.00) --> (257.20, 19.00)
	Runtime: CPU: 0:00:04.7 REAL: 0:00:03.0 MEM: 4063.8MB
Summary Report:
Instances move: 18673 (out of 40163 movable)
Instances flipped: 0
Mean displacement: 1.46 um
Max displacement: 29.20 um (Instance: core1_inst/psum_mem_instance/memory14_reg_82_) (255, 46) -> (257.2, 19)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 5.277e+05 (2.302e+05 2.974e+05) (ext = 2.450e+04)
Runtime: CPU: 0:00:04.9 REAL: 0:00:03.0 MEM: 4063.8MB
*** Finished refinePlace (2:24:02 mem=4063.8M) ***
    Moved 6517, flipped 836 and cell swapped 0 of 10732 clock instance(s) during refinement.
    The largest move was 29.2 microns for core1_inst/psum_mem_instance/memory14_reg_82_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.8 real=0:00:03.5)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.2,2.06)             31
    [2.06,3.92)            71
    [3.92,5.78)            14
    [5.78,7.64)            17
    [7.64,9.5)             13
    [9.5,11.36)             8
    [11.36,13.22)           1
    [13.22,15.08)           3
    [15.08,16.94)           2
    [16.94,18.8)            6
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired             Achieved            Node
                     location            location            
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        18.8         (202.000,60.400)    (217.200,56.800)    CTS_ccl_a_buf_00206 (a lib_cell CKBD16) at (217.200,56.800), in power domain auto-default
        18.4         (200.400,58.600)    (204.400,44.200)    CTS_ccl_a_buf_00182 (a lib_cell CKBD16) at (204.400,44.200), in power domain auto-default
        18           (196.800,62.200)    (196.800,44.200)    CTS_ccl_a_buf_00179 (a lib_cell CKBD16) at (196.800,44.200), in power domain auto-default
        18           (208.600,62.200)    (224.800,64.000)    cell gclk_inst1/U3 (a lib_cell CKAN2D1) at (224.800,64.000), in power domain auto-default
        17.8         (208.600,62.200)    (215.600,73.000)    CTS_ccl_buf_00289 (a lib_cell CKBD16) at (215.600,73.000), in power domain auto-default
        17.6         (199.400,58.600)    (185.400,55.000)    CTS_ccl_a_buf_00176 (a lib_cell CKBD16) at (185.400,55.000), in power domain auto-default
        15.8         (195.400,62.200)    (186.800,69.400)    CTS_ccl_a_buf_00185 (a lib_cell CKBD16) at (186.800,69.400), in power domain auto-default
        15.8         (208.600,62.200)    (210.000,76.600)    CTS_ccl_a_buf_00287 (a lib_cell CKBD16) at (210.000,76.600), in power domain auto-default
        14.4         (208.600,62.200)    (217.600,67.600)    CTS_ccl_a_buf_00282 (a lib_cell CKBD16) at (217.600,67.600), in power domain auto-default
        14           (203.200,60.400)    (217.200,60.400)    cell core1_inst/psum_mem_instance/clk_gate_memory11_reg/latch (a lib_cell CKLNQD16) at (217.200,60.400), in power domain auto-default
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:07.1 real=0:00:04.3)
    Clock DAG stats after 'Clustering':
      cell counts      : b=101, i=0, icg=334, nicg=0, l=2, total=437
      cell areas       : b=1003.320um^2, i=0.000um^2, icg=3081.600um^2, nicg=0.000um^2, l=4.320um^2, total=4089.240um^2
      cell capacitance : b=0.548pF, i=0.000pF, icg=0.701pF, nicg=0.000pF, l=0.001pF, total=1.251pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.328pF, leaf=10.202pF, total=11.529pF
      wire lengths     : top=0.000um, trunk=8406.794um, leaf=61250.424um, total=69657.218um
      hp wire lengths  : top=0.000um, trunk=5731.400um, leaf=30596.700um, total=36328.100um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=13, worst=[0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.002ns sd=0.002ns sum=0.025ns
      Capacitance          : {count=1, worst=[0.001pF]} avg=0.001pF sd=0.000pF sum=0.001pF
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=71 avg=0.051ns sd=0.017ns min=0.017ns max=0.093ns {58 <= 0.063ns, 11 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=368 avg=0.086ns sd=0.014ns min=0.040ns max=0.110ns {42 <= 0.063ns, 106 <= 0.084ns, 113 <= 0.094ns, 44 <= 0.100ns, 50 <= 0.105ns} {13 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 98 CKBD12: 1 CKBD6: 1 CKBD4: 1 
       ICGs: CKLNQD16: 43 CKLNQD12: 13 CKLNQD8: 66 CKLNQD6: 35 CKLNQD3: 69 CKLNQD2: 60 CKLNQD1: 48 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.316, max=0.516, avg=0.479, sd=0.036], skew [0.200 vs 0.057*], 82.8% {0.459, 0.516} (wid=0.037 ws=0.023) (gid=0.487 gs=0.189)
    Skew group summary after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.316, max=0.516, avg=0.479, sd=0.036], skew [0.200 vs 0.057*], 82.8% {0.459, 0.516} (wid=0.037 ws=0.023) (gid=0.487 gs=0.189)
      skew_group clk2/CON: insertion delay [min=0.153, max=0.460, avg=0.429, sd=0.030], skew [0.308 vs 0.057*], 89.7% {0.399, 0.456} (wid=0.044 ws=0.034) (gid=0.438 gs=0.305)
    Legalizer API calls during this step: 6308 succeeded with high effort: 6308 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:13.7 real=0:00:10.7)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       439 (unrouted=439, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51293 (unrouted=10036, trialRouted=41257, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9656, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 439 nets for routing of which 439 have one or more fixed wires.
(ccopt eGR): Start to route 439 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4060.67 MB )
[NR-eGR] Read 54682 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4060.67 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54682
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42076  numIgnoredNets=41637
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 439 clock nets ( 439 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 439 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 439 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 6.976800e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 247 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 247 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.219824e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 180 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 180 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.657224e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 26 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 26 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.787076e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        66( 0.08%)   ( 0.08%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               66( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 130706
[NR-eGR]     M2  (2V) length: 2.132157e+05um, number of vias: 180506
[NR-eGR]     M3  (3H) length: 2.286643e+05um, number of vias: 16180
[NR-eGR]     M4  (4V) length: 9.744371e+04um, number of vias: 6266
[NR-eGR]     M5  (5H) length: 2.882590e+04um, number of vias: 4265
[NR-eGR]     M6  (6V) length: 1.110966e+04um, number of vias: 2976
[NR-eGR]     M7  (7H) length: 1.041420e+04um, number of vias: 3744
[NR-eGR]     M8  (8V) length: 2.024212e+04um, number of vias: 0
[NR-eGR] Total length: 6.099156e+05um, number of vias: 344643
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.928080e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 11169
[NR-eGR]     M2  (2V) length: 6.550600e+03um, number of vias: 12754
[NR-eGR]     M3  (3H) length: 2.665990e+04um, number of vias: 7022
[NR-eGR]     M4  (4V) length: 2.390340e+04um, number of vias: 2173
[NR-eGR]     M5  (5H) length: 9.343300e+03um, number of vias: 818
[NR-eGR]     M6  (6V) length: 2.823200e+03um, number of vias: 4
[NR-eGR]     M7  (7H) length: 4.000000e-01um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.928080e+04um, number of vias: 33940
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.928080e+04um, number of vias: 33940
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.81 sec, Real: 1.55 sec, Curr Mem: 3683.67 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_26125_ieng6-ece-03.ucsd.edu_agnaneswaran_9Lr2nE/.rgfV5VQMI
      Early Global Route - eGR->NR step done. (took cpu=0:00:02.0 real=0:00:01.8)
    Routing using eGR only done.
Net route status summary:
  Clock:       439 (unrouted=0, trialRouted=0, noStatus=0, routed=439, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51293 (unrouted=10036, trialRouted=41257, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9656, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3723.54 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3723.54 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 439  Num Prerouted Wires = 35119
[NR-eGR] Read numTotalNets=42076  numIgnoredNets=439
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 41637 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 523 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.08% V. EstWL: 2.968200e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 41114 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.434848e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       188( 0.21%)        30( 0.03%)         7( 0.01%)   ( 0.25%) 
[NR-eGR]      M3  (3)         7( 0.01%)         3( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)       144( 0.17%)         2( 0.00%)         8( 0.01%)   ( 0.19%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         8( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        54( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M8  (8)        69( 0.08%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              470( 0.07%)        35( 0.01%)        15( 0.00%)   ( 0.08%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.25 seconds, mem = 3732.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 131982
[NR-eGR]     M2  (2V) length: 2.142825e+05um, number of vias: 182792
[NR-eGR]     M3  (3H) length: 2.294795e+05um, number of vias: 18366
[NR-eGR]     M4  (4V) length: 8.948368e+04um, number of vias: 8187
[NR-eGR]     M5  (5H) length: 4.383720e+04um, number of vias: 4906
[NR-eGR]     M6  (6V) length: 2.587364e+04um, number of vias: 3012
[NR-eGR]     M7  (7H) length: 1.137840e+04um, number of vias: 3797
[NR-eGR]     M8  (8V) length: 2.087347e+04um, number of vias: 0
[NR-eGR] Total length: 6.352084e+05um, number of vias: 353042
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.45 seconds, mem = 3691.8M
End of congRepair (cpu=0:00:02.9, real=0:00:02.0)
    Congestion Repair done. (took cpu=0:00:03.0 real=0:00:01.9)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:06.0 real=0:00:04.4)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=70172 and nets=51732 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 3694.891M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=101, i=0, icg=334, nicg=0, l=2, total=437
    cell areas       : b=1003.320um^2, i=0.000um^2, icg=3081.600um^2, nicg=0.000um^2, l=4.320um^2, total=4089.240um^2
    cell capacitance : b=0.548pF, i=0.000pF, icg=0.701pF, nicg=0.000pF, l=0.001pF, total=1.251pF
    sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.353pF, leaf=10.381pF, total=11.734pF
    wire lengths     : top=0.000um, trunk=8406.794um, leaf=61250.424um, total=69657.218um
    hp wire lengths  : top=0.000um, trunk=5731.400um, leaf=30596.700um, total=36328.100um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=21, worst=[0.008ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.002ns sd=0.002ns sum=0.042ns
    Capacitance          : {count=1, worst=[0.001pF]} avg=0.001pF sd=0.000pF sum=0.001pF
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=71 avg=0.051ns sd=0.017ns min=0.017ns max=0.094ns {58 <= 0.063ns, 11 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=368 avg=0.086ns sd=0.014ns min=0.040ns max=0.113ns {39 <= 0.063ns, 103 <= 0.084ns, 114 <= 0.094ns, 37 <= 0.100ns, 54 <= 0.105ns} {20 <= 0.110ns, 1 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 98 CKBD12: 1 CKBD6: 1 CKBD4: 1 
     ICGs: CKLNQD16: 43 CKLNQD12: 13 CKLNQD8: 66 CKLNQD6: 35 CKLNQD3: 69 CKLNQD2: 60 CKLNQD1: 48 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.316, max=0.516, avg=0.480, sd=0.036], skew [0.200 vs 0.057*], 82.6% {0.458, 0.515} (wid=0.037 ws=0.023) (gid=0.488 gs=0.188)
  Skew group summary after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.316, max=0.516, avg=0.480, sd=0.036], skew [0.200 vs 0.057*], 82.6% {0.458, 0.515} (wid=0.037 ws=0.023) (gid=0.488 gs=0.188)
    skew_group clk2/CON: insertion delay [min=0.153, max=0.460, avg=0.429, sd=0.030], skew [0.306 vs 0.057*], 90.6% {0.398, 0.456} (wid=0.045 ws=0.034) (gid=0.437 gs=0.304)
  CongRepair After Initial Clustering done. (took cpu=0:00:07.7 real=0:00:05.7)
  Stage::Clustering done. (took cpu=0:00:21.5 real=0:00:16.5)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...    40% ...60% ...80% ...    100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=115, i=0, icg=334, nicg=0, l=2, total=451
      cell areas       : b=1092.600um^2, i=0.000um^2, icg=3145.320um^2, nicg=0.000um^2, l=4.320um^2, total=4242.240um^2
      cell capacitance : b=0.598pF, i=0.000pF, icg=0.713pF, nicg=0.000pF, l=0.001pF, total=1.312pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.503pF, leaf=10.376pF, total=11.879pF
      wire lengths     : top=0.000um, trunk=9327.293um, leaf=61223.125um, total=70550.419um
      hp wire lengths  : top=0.000um, trunk=6664.800um, leaf=31329.300um, total=37994.100um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=78 avg=0.050ns sd=0.019ns min=0.017ns max=0.105ns {63 <= 0.063ns, 9 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.085ns sd=0.014ns min=0.040ns max=0.105ns {43 <= 0.063ns, 112 <= 0.084ns, 122 <= 0.094ns, 42 <= 0.100ns, 56 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 97 CKBD12: 7 CKBD8: 9 CKBD6: 1 CKBD4: 1 
       ICGs: CKLNQD16: 57 CKLNQD12: 5 CKLNQD8: 66 CKLNQD6: 32 CKLNQD3: 69 CKLNQD2: 56 CKLNQD1: 49 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.316, max=0.538], skew [0.222 vs 0.057*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.316, max=0.538], skew [0.222 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.152, max=0.530], skew [0.378 vs 0.057*]
    Legalizer API calls during this step: 1296 succeeded with high effort: 1296 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:04.2 real=0:00:04.2)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=115, i=0, icg=334, nicg=0, l=2, total=451
      cell areas       : b=1092.600um^2, i=0.000um^2, icg=3145.320um^2, nicg=0.000um^2, l=4.320um^2, total=4242.240um^2
      cell capacitance : b=0.598pF, i=0.000pF, icg=0.713pF, nicg=0.000pF, l=0.001pF, total=1.312pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.503pF, leaf=10.376pF, total=11.879pF
      wire lengths     : top=0.000um, trunk=9327.293um, leaf=61223.125um, total=70550.419um
      hp wire lengths  : top=0.000um, trunk=6664.800um, leaf=31329.300um, total=37994.100um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=78 avg=0.050ns sd=0.019ns min=0.017ns max=0.105ns {63 <= 0.063ns, 9 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.085ns sd=0.014ns min=0.040ns max=0.105ns {43 <= 0.063ns, 112 <= 0.084ns, 122 <= 0.094ns, 42 <= 0.100ns, 56 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 97 CKBD12: 7 CKBD8: 9 CKBD6: 1 CKBD4: 1 
       ICGs: CKLNQD16: 57 CKLNQD12: 5 CKLNQD8: 66 CKLNQD6: 32 CKLNQD3: 69 CKLNQD2: 56 CKLNQD1: 49 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.316, max=0.538, avg=0.483, sd=0.039], skew [0.222 vs 0.057*], 74% {0.464, 0.521} (wid=0.037 ws=0.023) (gid=0.517 gs=0.217)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.316, max=0.538, avg=0.483, sd=0.039], skew [0.222 vs 0.057*], 74% {0.464, 0.521} (wid=0.037 ws=0.023) (gid=0.517 gs=0.217)
      skew_group clk2/CON: insertion delay [min=0.152, max=0.530, avg=0.457, sd=0.036], skew [0.378 vs 0.057*], 82.6% {0.416, 0.473} (wid=0.043 ws=0.033) (gid=0.513 gs=0.380)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::DRV Fixing done. (took cpu=0:00:04.5 real=0:00:04.6)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=114, i=0, icg=334, nicg=0, l=2, total=450
      cell areas       : b=1082.520um^2, i=0.000um^2, icg=3145.320um^2, nicg=0.000um^2, l=4.320um^2, total=4232.160um^2
      cell capacitance : b=0.592pF, i=0.000pF, icg=0.713pF, nicg=0.000pF, l=0.001pF, total=1.306pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.505pF, leaf=10.376pF, total=11.881pF
      wire lengths     : top=0.000um, trunk=9338.293um, leaf=61223.125um, total=70561.419um
      hp wire lengths  : top=0.000um, trunk=6553.200um, leaf=31329.300um, total=37882.500um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=77 avg=0.051ns sd=0.020ns min=0.017ns max=0.105ns {62 <= 0.063ns, 9 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.085ns sd=0.014ns min=0.040ns max=0.105ns {43 <= 0.063ns, 112 <= 0.084ns, 122 <= 0.094ns, 42 <= 0.100ns, 56 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 96 CKBD12: 7 CKBD8: 9 CKBD6: 1 CKBD4: 1 
       ICGs: CKLNQD16: 57 CKLNQD12: 5 CKLNQD8: 66 CKLNQD6: 32 CKLNQD3: 69 CKLNQD2: 56 CKLNQD1: 49 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.280, max=0.515], skew [0.236 vs 0.057*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.280, max=0.515], skew [0.236 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.152, max=0.530], skew [0.378 vs 0.057*]
    Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.2)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=114, i=0, icg=334, nicg=0, l=2, total=450
      cell areas       : b=1082.520um^2, i=0.000um^2, icg=3145.320um^2, nicg=0.000um^2, l=4.320um^2, total=4232.160um^2
      cell capacitance : b=0.592pF, i=0.000pF, icg=0.713pF, nicg=0.000pF, l=0.001pF, total=1.306pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.505pF, leaf=10.376pF, total=11.881pF
      wire lengths     : top=0.000um, trunk=9338.293um, leaf=61223.125um, total=70561.419um
      hp wire lengths  : top=0.000um, trunk=6553.200um, leaf=31329.300um, total=37882.500um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=77 avg=0.051ns sd=0.020ns min=0.017ns max=0.105ns {62 <= 0.063ns, 9 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.085ns sd=0.014ns min=0.040ns max=0.105ns {43 <= 0.063ns, 112 <= 0.084ns, 122 <= 0.094ns, 42 <= 0.100ns, 56 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 96 CKBD12: 7 CKBD8: 9 CKBD6: 1 CKBD4: 1 
       ICGs: CKLNQD16: 57 CKLNQD12: 5 CKLNQD8: 66 CKLNQD6: 32 CKLNQD3: 69 CKLNQD2: 56 CKLNQD1: 49 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.280, max=0.515], skew [0.236 vs 0.057*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.280, max=0.515], skew [0.236 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.152, max=0.530], skew [0.378 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=116, i=0, icg=334, nicg=0, l=2, total=452
      cell areas       : b=1089.000um^2, i=0.000um^2, icg=3145.320um^2, nicg=0.000um^2, l=4.320um^2, total=4238.640um^2
      cell capacitance : b=0.596pF, i=0.000pF, icg=0.713pF, nicg=0.000pF, l=0.001pF, total=1.310pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.506pF, leaf=10.376pF, total=11.882pF
      wire lengths     : top=0.000um, trunk=9343.093um, leaf=61223.125um, total=70566.219um
      hp wire lengths  : top=0.000um, trunk=6558.000um, leaf=31329.300um, total=37887.300um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=79 avg=0.049ns sd=0.018ns min=0.017ns max=0.094ns {66 <= 0.063ns, 9 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.085ns sd=0.014ns min=0.040ns max=0.105ns {43 <= 0.063ns, 112 <= 0.084ns, 122 <= 0.094ns, 42 <= 0.100ns, 56 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 96 CKBD12: 7 CKBD8: 9 CKBD6: 1 CKBD4: 3 
       ICGs: CKLNQD16: 57 CKLNQD12: 5 CKLNQD8: 66 CKLNQD6: 32 CKLNQD3: 69 CKLNQD2: 56 CKLNQD1: 49 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.280, max=0.506], skew [0.227 vs 0.057*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.280, max=0.506], skew [0.227 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.152, max=0.515], skew [0.363 vs 0.057*]
    Legalizer API calls during this step: 54 succeeded with high effort: 54 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=107, i=0, icg=334, nicg=0, l=2, total=443
      cell areas       : b=1045.800um^2, i=0.000um^2, icg=3145.320um^2, nicg=0.000um^2, l=4.320um^2, total=4195.440um^2
      cell capacitance : b=0.572pF, i=0.000pF, icg=0.713pF, nicg=0.000pF, l=0.001pF, total=1.286pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.473pF, leaf=10.379pF, total=11.852pF
      wire lengths     : top=0.000um, trunk=9151.792um, leaf=61238.924um, total=70390.717um
      hp wire lengths  : top=0.000um, trunk=6390.600um, leaf=31336.600um, total=37727.200um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=70 avg=0.053ns sd=0.017ns min=0.017ns max=0.094ns {57 <= 0.063ns, 9 <= 0.084ns, 4 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.084ns sd=0.014ns min=0.040ns max=0.105ns {56 <= 0.063ns, 107 <= 0.084ns, 122 <= 0.094ns, 37 <= 0.100ns, 53 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 101 CKBD12: 1 CKBD8: 1 CKBD6: 1 CKBD4: 3 
       ICGs: CKLNQD16: 57 CKLNQD12: 5 CKLNQD8: 66 CKLNQD6: 32 CKLNQD3: 69 CKLNQD2: 56 CKLNQD1: 49 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.280, max=0.456], skew [0.176 vs 0.057*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.280, max=0.456], skew [0.176 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.152, max=0.457], skew [0.304 vs 0.057*]
    Legalizer API calls during this step: 102 succeeded with high effort: 102 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=107, i=0, icg=334, nicg=0, l=2, total=443
      cell areas       : b=1050.120um^2, i=0.000um^2, icg=3145.320um^2, nicg=0.000um^2, l=4.320um^2, total=4199.760um^2
      cell capacitance : b=0.574pF, i=0.000pF, icg=0.713pF, nicg=0.000pF, l=0.001pF, total=1.288pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.461pF, leaf=10.387pF, total=11.848pF
      wire lengths     : top=0.000um, trunk=9072.693um, leaf=61289.024um, total=70361.717um
      hp wire lengths  : top=0.000um, trunk=6312.200um, leaf=31336.600um, total=37648.800um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=70 avg=0.053ns sd=0.016ns min=0.017ns max=0.092ns {58 <= 0.063ns, 9 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.084ns sd=0.014ns min=0.040ns max=0.105ns {56 <= 0.063ns, 107 <= 0.084ns, 122 <= 0.094ns, 37 <= 0.100ns, 53 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 102 CKBD12: 1 CKBD6: 1 CKBD4: 3 
       ICGs: CKLNQD16: 57 CKLNQD12: 5 CKLNQD8: 66 CKLNQD6: 32 CKLNQD3: 69 CKLNQD2: 56 CKLNQD1: 49 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.280, max=0.455, avg=0.419, sd=0.032], skew [0.175 vs 0.057*], 83% {0.397, 0.454} (wid=0.042 ws=0.024) (gid=0.423 gs=0.166)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.280, max=0.455, avg=0.419, sd=0.032], skew [0.175 vs 0.057*], 83% {0.397, 0.454} (wid=0.042 ws=0.024) (gid=0.423 gs=0.166)
      skew_group clk2/CON: insertion delay [min=0.152, max=0.434, avg=0.412, sd=0.028], skew [0.282 vs 0.057*], 93.8% {0.377, 0.434} (wid=0.043 ws=0.033) (gid=0.420 gs=0.286)
    Legalizer API calls during this step: 424 succeeded with high effort: 422 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 2
  Reducing insertion delay 2 done. (took cpu=0:00:01.9 real=0:00:01.9)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:03.0 real=0:00:03.0)
  CCOpt::Phase::Construction done. (took cpu=0:00:29.0 real=0:00:24.0)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=107, i=0, icg=334, nicg=0, l=2, total=443
      cell areas       : b=1050.120um^2, i=0.000um^2, icg=3145.320um^2, nicg=0.000um^2, l=4.320um^2, total=4199.760um^2
      cell capacitance : b=0.574pF, i=0.000pF, icg=0.713pF, nicg=0.000pF, l=0.001pF, total=1.288pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.457pF, leaf=10.387pF, total=11.844pF
      wire lengths     : top=0.000um, trunk=9043.793um, leaf=61289.024um, total=70332.818um
      hp wire lengths  : top=0.000um, trunk=6312.000um, leaf=31336.600um, total=37648.600um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=70 avg=0.053ns sd=0.016ns min=0.017ns max=0.092ns {58 <= 0.063ns, 9 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.084ns sd=0.014ns min=0.040ns max=0.105ns {56 <= 0.063ns, 107 <= 0.084ns, 122 <= 0.094ns, 37 <= 0.100ns, 53 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 102 CKBD12: 1 CKBD6: 1 CKBD4: 3 
       ICGs: CKLNQD16: 57 CKLNQD12: 5 CKLNQD8: 66 CKLNQD6: 32 CKLNQD3: 69 CKLNQD2: 56 CKLNQD1: 49 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.280, max=0.455], skew [0.175 vs 0.057*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.280, max=0.455], skew [0.175 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.152, max=0.434], skew [0.282 vs 0.057*]
    Legalizer API calls during this step: 214 succeeded with high effort: 213 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
  Improving clock tree routing done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=107, i=0, icg=334, nicg=0, l=2, total=443
      cell areas       : b=843.480um^2, i=0.000um^2, icg=2832.840um^2, nicg=0.000um^2, l=4.320um^2, total=3680.640um^2
      cell capacitance : b=0.465pF, i=0.000pF, icg=0.664pF, nicg=0.000pF, l=0.001pF, total=1.131pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.454pF, leaf=10.387pF, total=11.841pF
      wire lengths     : top=0.000um, trunk=9027.194um, leaf=61284.227um, total=70311.420um
      hp wire lengths  : top=0.000um, trunk=6312.000um, leaf=31336.600um, total=37648.600um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=70 avg=0.067ns sd=0.020ns min=0.018ns max=0.103ns {28 <= 0.063ns, 26 <= 0.084ns, 11 <= 0.094ns, 4 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.040ns max=0.105ns {14 <= 0.063ns, 106 <= 0.084ns, 124 <= 0.094ns, 48 <= 0.100ns, 83 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 43 CKBD12: 35 CKBD8: 18 CKBD6: 2 CKBD4: 2 CKBD3: 3 CKBD2: 1 CKBD1: 2 CKBD0: 1 
       ICGs: CKLNQD16: 14 CKLNQD12: 4 CKLNQD8: 68 CKLNQD6: 49 CKLNQD4: 1 CKLNQD3: 62 CKLNQD2: 78 CKLNQD1: 58 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.343, max=0.469], skew [0.126 vs 0.057*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.343, max=0.469], skew [0.126 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.228, max=0.433], skew [0.205 vs 0.057*]
    Legalizer API calls during this step: 1117 succeeded with high effort: 1117 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:03.8 real=0:00:00.9)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=107, i=0, icg=334, nicg=0, l=2, total=443
      cell areas       : b=842.400um^2, i=0.000um^2, icg=2832.840um^2, nicg=0.000um^2, l=4.320um^2, total=3679.560um^2
      cell capacitance : b=0.465pF, i=0.000pF, icg=0.664pF, nicg=0.000pF, l=0.001pF, total=1.131pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.458pF, leaf=10.387pF, total=11.845pF
      wire lengths     : top=0.000um, trunk=9065.994um, leaf=61285.027um, total=70351.020um
      hp wire lengths  : top=0.000um, trunk=6392.000um, leaf=31336.600um, total=37728.600um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=70 avg=0.069ns sd=0.021ns min=0.019ns max=0.105ns {26 <= 0.063ns, 24 <= 0.084ns, 12 <= 0.094ns, 6 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.040ns max=0.105ns {14 <= 0.063ns, 106 <= 0.084ns, 124 <= 0.094ns, 49 <= 0.100ns, 82 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 43 CKBD12: 35 CKBD8: 18 CKBD6: 2 CKBD4: 2 CKBD3: 2 CKBD2: 1 CKBD1: 3 CKBD0: 1 
       ICGs: CKLNQD16: 14 CKLNQD12: 4 CKLNQD8: 68 CKLNQD6: 49 CKLNQD4: 1 CKLNQD3: 62 CKLNQD2: 78 CKLNQD1: 58 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.381, max=0.468, avg=0.437, sd=0.021], skew [0.088 vs 0.057*], 85.8% {0.410, 0.467} (wid=0.039 ws=0.023) (gid=0.448 gs=0.090)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.381, max=0.468, avg=0.437, sd=0.021], skew [0.088 vs 0.057*], 85.8% {0.410, 0.467} (wid=0.039 ws=0.023) (gid=0.448 gs=0.090)
      skew_group clk2/CON: insertion delay [min=0.283, max=0.433, avg=0.412, sd=0.020], skew [0.149 vs 0.057*], 97.6% {0.377, 0.433} (wid=0.042 ws=0.033) (gid=0.418 gs=0.151)
    Legalizer API calls during this step: 226 succeeded with high effort: 226 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.8 real=0:00:00.8)
  Stage::Reducing Power done. (took cpu=0:00:05.1 real=0:00:02.2)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 48 variables and 128 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.6 real=0:00:01.6)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.327ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 446 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=107, i=0, icg=334, nicg=0, l=2, total=443
          cell areas       : b=842.400um^2, i=0.000um^2, icg=2832.840um^2, nicg=0.000um^2, l=4.320um^2, total=3679.560um^2
          cell capacitance : b=0.465pF, i=0.000pF, icg=0.664pF, nicg=0.000pF, l=0.001pF, total=1.131pF
          sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.458pF, leaf=10.387pF, total=11.845pF
          wire lengths     : top=0.000um, trunk=9065.994um, leaf=61285.027um, total=70351.020um
          hp wire lengths  : top=0.000um, trunk=6392.000um, leaf=31336.600um, total=37728.600um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=70 avg=0.069ns sd=0.021ns min=0.019ns max=0.105ns {26 <= 0.063ns, 24 <= 0.084ns, 12 <= 0.094ns, 6 <= 0.100ns, 2 <= 0.105ns}
          Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.040ns max=0.105ns {14 <= 0.063ns, 106 <= 0.084ns, 124 <= 0.094ns, 49 <= 0.100ns, 82 <= 0.105ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 43 CKBD12: 35 CKBD8: 18 CKBD6: 2 CKBD4: 2 CKBD3: 2 CKBD2: 1 CKBD1: 3 CKBD0: 1 
           ICGs: CKLNQD16: 14 CKLNQD12: 4 CKLNQD8: 68 CKLNQD6: 49 CKLNQD4: 1 CKLNQD3: 62 CKLNQD2: 78 CKLNQD1: 58 
         Logics: CKAN2D1: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=110, i=0, icg=334, nicg=0, l=2, total=446
          cell areas       : b=849.600um^2, i=0.000um^2, icg=2817.360um^2, nicg=0.000um^2, l=4.320um^2, total=3671.280um^2
          cell capacitance : b=0.470pF, i=0.000pF, icg=0.662pF, nicg=0.000pF, l=0.001pF, total=1.133pF
          sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.475pF, leaf=10.387pF, total=11.861pF
          wire lengths     : top=0.000um, trunk=9163.193um, leaf=61285.027um, total=70448.220um
          hp wire lengths  : top=0.000um, trunk=6539.600um, leaf=31336.600um, total=37876.200um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=73 avg=0.069ns sd=0.020ns min=0.027ns max=0.103ns {29 <= 0.063ns, 24 <= 0.084ns, 12 <= 0.094ns, 7 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.040ns max=0.105ns {14 <= 0.063ns, 106 <= 0.084ns, 124 <= 0.094ns, 49 <= 0.100ns, 82 <= 0.105ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 42 CKBD12: 36 CKBD8: 19 CKBD6: 2 CKBD4: 2 CKBD3: 2 CKBD2: 2 CKBD1: 4 CKBD0: 1 
           ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 66 CKLNQD6: 52 CKLNQD4: 1 CKLNQD3: 62 CKLNQD2: 78 CKLNQD1: 59 
         Logics: CKAN2D1: 2 
        Legalizer API calls during this step: 88 succeeded with high effort: 88 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:02.4 real=0:00:02.4)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=118, i=0, icg=334, nicg=0, l=2, total=454
          cell areas       : b=875.880um^2, i=0.000um^2, icg=2817.360um^2, nicg=0.000um^2, l=4.320um^2, total=3697.560um^2
          cell capacitance : b=0.485pF, i=0.000pF, icg=0.662pF, nicg=0.000pF, l=0.001pF, total=1.149pF
          sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.520pF, leaf=10.387pF, total=11.907pF
          wire lengths     : top=0.000um, trunk=9438.194um, leaf=61285.027um, total=70723.221um
          hp wire lengths  : top=0.000um, trunk=6860.200um, leaf=31336.600um, total=38196.800um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=81 avg=0.066ns sd=0.021ns min=0.025ns max=0.103ns {37 <= 0.063ns, 24 <= 0.084ns, 13 <= 0.094ns, 5 <= 0.100ns, 2 <= 0.105ns}
          Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.040ns max=0.105ns {14 <= 0.063ns, 106 <= 0.084ns, 124 <= 0.094ns, 49 <= 0.100ns, 82 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 43 CKBD12: 36 CKBD8: 20 CKBD6: 2 CKBD4: 3 CKBD3: 2 CKBD2: 2 CKBD1: 6 CKBD0: 4 
           ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 66 CKLNQD6: 52 CKLNQD4: 1 CKLNQD3: 62 CKLNQD2: 78 CKLNQD1: 59 
         Logics: CKAN2D1: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=118, i=0, icg=334, nicg=0, l=2, total=454
          cell areas       : b=875.880um^2, i=0.000um^2, icg=2817.360um^2, nicg=0.000um^2, l=4.320um^2, total=3697.560um^2
          cell capacitance : b=0.485pF, i=0.000pF, icg=0.662pF, nicg=0.000pF, l=0.001pF, total=1.149pF
          sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.520pF, leaf=10.387pF, total=11.907pF
          wire lengths     : top=0.000um, trunk=9438.194um, leaf=61285.027um, total=70723.221um
          hp wire lengths  : top=0.000um, trunk=6860.200um, leaf=31336.600um, total=38196.800um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.105ns count=81 avg=0.066ns sd=0.021ns min=0.025ns max=0.103ns {37 <= 0.063ns, 24 <= 0.084ns, 13 <= 0.094ns, 5 <= 0.100ns, 2 <= 0.105ns}
          Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.040ns max=0.105ns {14 <= 0.063ns, 106 <= 0.084ns, 124 <= 0.094ns, 49 <= 0.100ns, 82 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CKBD16: 43 CKBD12: 36 CKBD8: 20 CKBD6: 2 CKBD4: 3 CKBD3: 2 CKBD2: 2 CKBD1: 6 CKBD0: 4 
           ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 66 CKLNQD6: 52 CKLNQD4: 1 CKLNQD3: 62 CKLNQD2: 78 CKLNQD1: 59 
         Logics: CKAN2D1: 2 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:01.2 real=0:00:01.3)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=118, i=0, icg=334, nicg=0, l=2, total=454
      cell areas       : b=875.880um^2, i=0.000um^2, icg=2817.360um^2, nicg=0.000um^2, l=4.320um^2, total=3697.560um^2
      cell capacitance : b=0.485pF, i=0.000pF, icg=0.662pF, nicg=0.000pF, l=0.001pF, total=1.149pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.520pF, leaf=10.387pF, total=11.907pF
      wire lengths     : top=0.000um, trunk=9438.194um, leaf=61285.027um, total=70723.221um
      hp wire lengths  : top=0.000um, trunk=6860.200um, leaf=31336.600um, total=38196.800um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=81 avg=0.066ns sd=0.021ns min=0.025ns max=0.103ns {37 <= 0.063ns, 24 <= 0.084ns, 13 <= 0.094ns, 5 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.040ns max=0.105ns {14 <= 0.063ns, 106 <= 0.084ns, 124 <= 0.094ns, 49 <= 0.100ns, 82 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 43 CKBD12: 36 CKBD8: 20 CKBD6: 2 CKBD4: 3 CKBD3: 2 CKBD2: 2 CKBD1: 6 CKBD0: 4 
       ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 66 CKLNQD6: 52 CKLNQD4: 1 CKLNQD3: 62 CKLNQD2: 78 CKLNQD1: 59 
     Logics: CKAN2D1: 2 
    Legalizer API calls during this step: 251 succeeded with high effort: 251 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:05.8 real=0:00:05.9)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=118, i=0, icg=334, nicg=0, l=2, total=454
    cell areas       : b=875.880um^2, i=0.000um^2, icg=2817.360um^2, nicg=0.000um^2, l=4.320um^2, total=3697.560um^2
    cell capacitance : b=0.485pF, i=0.000pF, icg=0.662pF, nicg=0.000pF, l=0.001pF, total=1.149pF
    sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.520pF, leaf=10.387pF, total=11.907pF
    wire lengths     : top=0.000um, trunk=9438.194um, leaf=61285.027um, total=70723.221um
    hp wire lengths  : top=0.000um, trunk=6860.200um, leaf=31336.600um, total=38196.800um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=81 avg=0.066ns sd=0.021ns min=0.025ns max=0.103ns {37 <= 0.063ns, 24 <= 0.084ns, 13 <= 0.094ns, 5 <= 0.100ns, 2 <= 0.105ns}
    Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.040ns max=0.105ns {14 <= 0.063ns, 106 <= 0.084ns, 124 <= 0.094ns, 49 <= 0.100ns, 82 <= 0.105ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 43 CKBD12: 36 CKBD8: 20 CKBD6: 2 CKBD4: 3 CKBD3: 2 CKBD2: 2 CKBD1: 6 CKBD0: 4 
     ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 66 CKLNQD6: 52 CKLNQD4: 1 CKLNQD3: 62 CKLNQD2: 78 CKLNQD1: 59 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.411, max=0.467], skew [0.056 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.411, max=0.467], skew [0.056 vs 0.057]
    skew_group clk2/CON: insertion delay [min=0.376, max=0.433], skew [0.057 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=118, i=0, icg=334, nicg=0, l=2, total=454
      cell areas       : b=875.880um^2, i=0.000um^2, icg=2817.360um^2, nicg=0.000um^2, l=4.320um^2, total=3697.560um^2
      cell capacitance : b=0.485pF, i=0.000pF, icg=0.662pF, nicg=0.000pF, l=0.001pF, total=1.149pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.520pF, leaf=10.387pF, total=11.907pF
      wire lengths     : top=0.000um, trunk=9438.194um, leaf=61285.027um, total=70723.221um
      hp wire lengths  : top=0.000um, trunk=6860.200um, leaf=31336.600um, total=38196.800um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=81 avg=0.066ns sd=0.021ns min=0.025ns max=0.103ns {37 <= 0.063ns, 24 <= 0.084ns, 13 <= 0.094ns, 5 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.040ns max=0.105ns {14 <= 0.063ns, 106 <= 0.084ns, 124 <= 0.094ns, 49 <= 0.100ns, 82 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 43 CKBD12: 36 CKBD8: 20 CKBD6: 2 CKBD4: 3 CKBD3: 2 CKBD2: 2 CKBD1: 6 CKBD0: 4 
       ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 66 CKLNQD6: 52 CKLNQD4: 1 CKLNQD3: 62 CKLNQD2: 78 CKLNQD1: 59 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.411, max=0.467], skew [0.056 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.411, max=0.467], skew [0.056 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.376, max=0.433], skew [0.057 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.5 real=0:00:00.5)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=118, i=0, icg=334, nicg=0, l=2, total=454
          cell areas       : b=875.880um^2, i=0.000um^2, icg=2817.360um^2, nicg=0.000um^2, l=4.320um^2, total=3697.560um^2
          cell capacitance : b=0.485pF, i=0.000pF, icg=0.662pF, nicg=0.000pF, l=0.001pF, total=1.149pF
          sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.520pF, leaf=10.387pF, total=11.907pF
          wire lengths     : top=0.000um, trunk=9438.194um, leaf=61285.027um, total=70723.221um
          hp wire lengths  : top=0.000um, trunk=6860.200um, leaf=31336.600um, total=38196.800um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=81 avg=0.066ns sd=0.021ns min=0.025ns max=0.103ns {37 <= 0.063ns, 24 <= 0.084ns, 13 <= 0.094ns, 5 <= 0.100ns, 2 <= 0.105ns}
          Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.040ns max=0.105ns {14 <= 0.063ns, 106 <= 0.084ns, 124 <= 0.094ns, 49 <= 0.100ns, 82 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 43 CKBD12: 36 CKBD8: 20 CKBD6: 2 CKBD4: 3 CKBD3: 2 CKBD2: 2 CKBD1: 6 CKBD0: 4 
           ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 66 CKLNQD6: 52 CKLNQD4: 1 CKLNQD3: 62 CKLNQD2: 78 CKLNQD1: 59 
         Logics: CKAN2D1: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=118, i=0, icg=334, nicg=0, l=2, total=454
      cell areas       : b=875.880um^2, i=0.000um^2, icg=2817.360um^2, nicg=0.000um^2, l=4.320um^2, total=3697.560um^2
      cell capacitance : b=0.485pF, i=0.000pF, icg=0.662pF, nicg=0.000pF, l=0.001pF, total=1.149pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.520pF, leaf=10.387pF, total=11.907pF
      wire lengths     : top=0.000um, trunk=9438.194um, leaf=61285.027um, total=70723.221um
      hp wire lengths  : top=0.000um, trunk=6860.200um, leaf=31336.600um, total=38196.800um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=81 avg=0.066ns sd=0.021ns min=0.025ns max=0.103ns {37 <= 0.063ns, 24 <= 0.084ns, 13 <= 0.094ns, 5 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.040ns max=0.105ns {14 <= 0.063ns, 106 <= 0.084ns, 124 <= 0.094ns, 49 <= 0.100ns, 82 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 43 CKBD12: 36 CKBD8: 20 CKBD6: 2 CKBD4: 3 CKBD3: 2 CKBD2: 2 CKBD1: 6 CKBD0: 4 
       ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 66 CKLNQD6: 52 CKLNQD4: 1 CKLNQD3: 62 CKLNQD2: 78 CKLNQD1: 59 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.411, max=0.467], skew [0.056 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.411, max=0.467], skew [0.056 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.376, max=0.433], skew [0.057 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.9 real=0:00:00.9)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=118, i=0, icg=334, nicg=0, l=2, total=454
      cell areas       : b=875.880um^2, i=0.000um^2, icg=2817.360um^2, nicg=0.000um^2, l=4.320um^2, total=3697.560um^2
      cell capacitance : b=0.485pF, i=0.000pF, icg=0.662pF, nicg=0.000pF, l=0.001pF, total=1.149pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.520pF, leaf=10.387pF, total=11.907pF
      wire lengths     : top=0.000um, trunk=9438.194um, leaf=61285.027um, total=70723.221um
      hp wire lengths  : top=0.000um, trunk=6860.200um, leaf=31336.600um, total=38196.800um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=81 avg=0.066ns sd=0.021ns min=0.025ns max=0.103ns {37 <= 0.063ns, 24 <= 0.084ns, 13 <= 0.094ns, 5 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.040ns max=0.105ns {14 <= 0.063ns, 106 <= 0.084ns, 124 <= 0.094ns, 49 <= 0.100ns, 82 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 43 CKBD12: 36 CKBD8: 20 CKBD6: 2 CKBD4: 3 CKBD3: 2 CKBD2: 2 CKBD1: 6 CKBD0: 4 
       ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 66 CKLNQD6: 52 CKLNQD4: 1 CKLNQD3: 62 CKLNQD2: 78 CKLNQD1: 59 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.411, max=0.467], skew [0.056 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.411, max=0.467], skew [0.056 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.376, max=0.433], skew [0.057 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.2)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=118, i=0, icg=334, nicg=0, l=2, total=454
      cell areas       : b=875.880um^2, i=0.000um^2, icg=2817.360um^2, nicg=0.000um^2, l=4.320um^2, total=3697.560um^2
      cell capacitance : b=0.485pF, i=0.000pF, icg=0.662pF, nicg=0.000pF, l=0.001pF, total=1.149pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.520pF, leaf=10.387pF, total=11.907pF
      wire lengths     : top=0.000um, trunk=9438.194um, leaf=61285.027um, total=70723.221um
      hp wire lengths  : top=0.000um, trunk=6860.200um, leaf=31336.600um, total=38196.800um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=81 avg=0.066ns sd=0.021ns min=0.025ns max=0.103ns {37 <= 0.063ns, 24 <= 0.084ns, 13 <= 0.094ns, 5 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.040ns max=0.105ns {14 <= 0.063ns, 106 <= 0.084ns, 124 <= 0.094ns, 49 <= 0.100ns, 82 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 43 CKBD12: 36 CKBD8: 20 CKBD6: 2 CKBD4: 3 CKBD3: 2 CKBD2: 2 CKBD1: 6 CKBD0: 4 
       ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 66 CKLNQD6: 52 CKLNQD4: 1 CKLNQD3: 62 CKLNQD2: 78 CKLNQD1: 59 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.411, max=0.467, avg=0.442, sd=0.013], skew [0.056 vs 0.057], 100% {0.411, 0.467} (wid=0.039 ws=0.023) (gid=0.446 gs=0.058)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.411, max=0.467, avg=0.442, sd=0.013], skew [0.056 vs 0.057], 100% {0.411, 0.467} (wid=0.039 ws=0.023) (gid=0.446 gs=0.058)
      skew_group clk2/CON: insertion delay [min=0.376, max=0.433, avg=0.416, sd=0.012], skew [0.057 vs 0.057], 100% {0.376, 0.433} (wid=0.047 ws=0.038) (gid=0.418 gs=0.071)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.3)
  Stage::Balancing done. (took cpu=0:00:07.6 real=0:00:07.8)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
    Tried: 457 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=118, i=0, icg=334, nicg=0, l=2, total=454
      cell areas       : b=875.880um^2, i=0.000um^2, icg=2817.360um^2, nicg=0.000um^2, l=4.320um^2, total=3697.560um^2
      cell capacitance : b=0.485pF, i=0.000pF, icg=0.662pF, nicg=0.000pF, l=0.001pF, total=1.149pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.520pF, leaf=10.387pF, total=11.907pF
      wire lengths     : top=0.000um, trunk=9438.194um, leaf=61285.027um, total=70723.221um
      hp wire lengths  : top=0.000um, trunk=6860.200um, leaf=31336.600um, total=38196.800um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=81 avg=0.066ns sd=0.021ns min=0.025ns max=0.103ns {37 <= 0.063ns, 24 <= 0.084ns, 13 <= 0.094ns, 5 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=375 avg=0.089ns sd=0.012ns min=0.040ns max=0.105ns {14 <= 0.063ns, 106 <= 0.084ns, 124 <= 0.094ns, 49 <= 0.100ns, 82 <= 0.105ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 43 CKBD12: 36 CKBD8: 20 CKBD6: 2 CKBD4: 3 CKBD3: 2 CKBD2: 2 CKBD1: 6 CKBD0: 4 
       ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 66 CKLNQD6: 52 CKLNQD4: 1 CKLNQD3: 62 CKLNQD2: 78 CKLNQD1: 59 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.410, max=0.467], skew [0.057 vs 0.057*]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.410, max=0.467], skew [0.057 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.377, max=0.433], skew [0.056 vs 0.057]
    Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:01.1 real=0:00:00.6)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
      cell areas       : b=877.320um^2, i=0.000um^2, icg=2817.360um^2, nicg=0.000um^2, l=4.320um^2, total=3699.000um^2
      cell capacitance : b=0.486pF, i=0.000pF, icg=0.662pF, nicg=0.000pF, l=0.001pF, total=1.150pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.520pF, leaf=10.388pF, total=11.908pF
      wire lengths     : top=0.000um, trunk=9438.194um, leaf=61290.027um, total=70728.221um
      hp wire lengths  : top=0.000um, trunk=6860.200um, leaf=31340.600um, total=38200.800um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=81 avg=0.066ns sd=0.021ns min=0.025ns max=0.103ns {37 <= 0.063ns, 24 <= 0.084ns, 13 <= 0.094ns, 5 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=376 avg=0.089ns sd=0.012ns min=0.024ns max=0.105ns {15 <= 0.063ns, 106 <= 0.084ns, 124 <= 0.094ns, 49 <= 0.100ns, 82 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 43 CKBD12: 36 CKBD8: 20 CKBD6: 2 CKBD4: 3 CKBD3: 2 CKBD2: 2 CKBD1: 7 CKBD0: 4 
       ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 66 CKLNQD6: 52 CKLNQD4: 1 CKLNQD3: 62 CKLNQD2: 78 CKLNQD1: 59 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.410, max=0.467, avg=0.442, sd=0.013], skew [0.057 vs 0.057], 100% {0.410, 0.467} (wid=0.039 ws=0.022) (gid=0.447 gs=0.060)
    Skew group summary after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.410, max=0.467, avg=0.442, sd=0.013], skew [0.057 vs 0.057], 100% {0.410, 0.467} (wid=0.039 ws=0.022) (gid=0.447 gs=0.060)
      skew_group clk2/CON: insertion delay [min=0.377, max=0.433, avg=0.417, sd=0.012], skew [0.056 vs 0.057], 100% {0.377, 0.433} (wid=0.047 ws=0.038) (gid=0.417 gs=0.068)
    Legalizer API calls during this step: 79 succeeded with high effort: 79 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:01.0 real=0:00:01.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=9.402pF fall=9.383pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=9.387pF fall=9.369pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
      cell areas       : b=853.560um^2, i=0.000um^2, icg=2812.680um^2, nicg=0.000um^2, l=4.320um^2, total=3670.560um^2
      cell capacitance : b=0.474pF, i=0.000pF, icg=0.660pF, nicg=0.000pF, l=0.001pF, total=1.136pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.520pF, leaf=10.388pF, total=11.908pF
      wire lengths     : top=0.000um, trunk=9437.394um, leaf=61292.027um, total=70729.421um
      hp wire lengths  : top=0.000um, trunk=6860.200um, leaf=31340.600um, total=38200.800um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=81 avg=0.067ns sd=0.021ns min=0.025ns max=0.101ns {37 <= 0.063ns, 23 <= 0.084ns, 14 <= 0.094ns, 6 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=376 avg=0.089ns sd=0.012ns min=0.024ns max=0.105ns {12 <= 0.063ns, 106 <= 0.084ns, 124 <= 0.094ns, 50 <= 0.100ns, 84 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 37 CKBD12: 37 CKBD8: 25 CKBD6: 2 CKBD4: 3 CKBD3: 2 CKBD2: 2 CKBD1: 7 CKBD0: 4 
       ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 66 CKLNQD6: 50 CKLNQD4: 2 CKLNQD3: 62 CKLNQD2: 79 CKLNQD1: 59 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.410, max=0.467, avg=0.444, sd=0.015], skew [0.057 vs 0.057*], 99.9% {0.410, 0.467} (wid=0.039 ws=0.023) (gid=0.448 gs=0.061)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.410, max=0.467, avg=0.444, sd=0.015], skew [0.057 vs 0.057*], 99.9% {0.410, 0.467} (wid=0.039 ws=0.023) (gid=0.448 gs=0.061)
      skew_group clk2/CON: insertion delay [min=0.377, max=0.433, avg=0.417, sd=0.012], skew [0.056 vs 0.057], 100% {0.377, 0.433} (wid=0.047 ws=0.038) (gid=0.418 gs=0.070)
    Legalizer API calls during this step: 1017 succeeded with high effort: 1017 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:05.1 real=0:00:01.6)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
      cell areas       : b=853.560um^2, i=0.000um^2, icg=2812.680um^2, nicg=0.000um^2, l=4.320um^2, total=3670.560um^2
      cell capacitance : b=0.474pF, i=0.000pF, icg=0.660pF, nicg=0.000pF, l=0.001pF, total=1.136pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.520pF, leaf=10.388pF, total=11.908pF
      wire lengths     : top=0.000um, trunk=9437.394um, leaf=61292.027um, total=70729.421um
      hp wire lengths  : top=0.000um, trunk=6860.200um, leaf=31340.600um, total=38200.800um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=81 avg=0.067ns sd=0.021ns min=0.025ns max=0.101ns {37 <= 0.063ns, 23 <= 0.084ns, 14 <= 0.094ns, 6 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=376 avg=0.089ns sd=0.012ns min=0.024ns max=0.105ns {12 <= 0.063ns, 106 <= 0.084ns, 124 <= 0.094ns, 50 <= 0.100ns, 84 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 37 CKBD12: 37 CKBD8: 25 CKBD6: 2 CKBD4: 3 CKBD3: 2 CKBD2: 2 CKBD1: 7 CKBD0: 4 
       ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 66 CKLNQD6: 50 CKLNQD4: 2 CKLNQD3: 62 CKLNQD2: 79 CKLNQD1: 59 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.410, max=0.467, avg=0.444, sd=0.015], skew [0.057 vs 0.057*], 99.9% {0.410, 0.467} (wid=0.039 ws=0.023) (gid=0.448 gs=0.061)
    Skew group summary after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.410, max=0.467, avg=0.444, sd=0.015], skew [0.057 vs 0.057*], 99.9% {0.410, 0.467} (wid=0.039 ws=0.023) (gid=0.448 gs=0.061)
      skew_group clk2/CON: insertion delay [min=0.377, max=0.433, avg=0.417, sd=0.012], skew [0.056 vs 0.057], 100% {0.377, 0.433} (wid=0.047 ws=0.038) (gid=0.418 gs=0.070)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        For skew group clk1/CON, artificially shortened or lengthened 4 paths.
        	The smallest offset applied was -0.000ns.
        	The largest offset applied was -0.000ns.
        
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        Legalizer API calls during this step: 266 succeeded with high effort: 266 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - core...
        Move for wirelength. considered=457, filtered=457, permitted=455, cannotCompute=0, computed=455, moveTooSmall=77, resolved=355, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=68, ignoredLeafDriver=0, worse=245, accepted=42
        Max accepted move=68.000um, total accepted move=430.800um, average move=10.257um
        Move for wirelength. considered=457, filtered=457, permitted=455, cannotCompute=0, computed=455, moveTooSmall=109, resolved=308, predictFail=55, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=100, ignoredLeafDriver=0, worse=130, accepted=22
        Max accepted move=53.000um, total accepted move=201.600um, average move=9.164um
        Move for wirelength. considered=457, filtered=457, permitted=455, cannotCompute=0, computed=455, moveTooSmall=154, resolved=242, predictFail=19, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=94, ignoredLeafDriver=0, worse=102, accepted=25
        Max accepted move=11.600um, total accepted move=104.200um, average move=4.168um
        Legalizer API calls during this step: 831 succeeded with high effort: 831 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:04.7 real=0:00:04.8)
      Global shorten wires A1...
        Legalizer API calls during this step: 274 succeeded with high effort: 274 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - core...
        Move for wirelength. considered=457, filtered=457, permitted=455, cannotCompute=0, computed=455, moveTooSmall=62, resolved=79, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=40, ignoredLeafDriver=0, worse=30, accepted=9
        Max accepted move=10.400um, total accepted move=48.400um, average move=5.378um
        Move for wirelength. considered=457, filtered=457, permitted=455, cannotCompute=0, computed=455, moveTooSmall=64, resolved=51, predictFail=17, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=31, ignoredLeafDriver=0, worse=3, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 113 succeeded with high effort: 113 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.3 real=0:00:01.3)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 2085 succeeded with high effort: 2085 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:02.3 real=0:00:02.3)
      Move For Wirelength - branch...
        Move for wirelength. considered=457, filtered=457, permitted=455, cannotCompute=0, computed=455, moveTooSmall=0, resolved=119, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=97, accepted=22
        Max accepted move=14.400um, total accepted move=39.000um, average move=1.772um
        Move for wirelength. considered=457, filtered=457, permitted=455, cannotCompute=0, computed=455, moveTooSmall=0, resolved=107, predictFail=97, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=10, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 129 succeeded with high effort: 129 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.5 real=0:00:00.5)
      Reverting Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
        cell areas       : b=853.560um^2, i=0.000um^2, icg=2812.680um^2, nicg=0.000um^2, l=4.320um^2, total=3670.560um^2
        cell capacitance : b=0.474pF, i=0.000pF, icg=0.660pF, nicg=0.000pF, l=0.001pF, total=1.136pF
        sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=1.278pF, leaf=10.346pF, total=11.625pF
        wire lengths     : top=0.000um, trunk=7899.794um, leaf=61034.521um, total=68934.314um
        hp wire lengths  : top=0.000um, trunk=5569.800um, leaf=31406.600um, total=36976.400um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=81 avg=0.061ns sd=0.020ns min=0.025ns max=0.101ns {44 <= 0.063ns, 25 <= 0.084ns, 8 <= 0.094ns, 3 <= 0.100ns, 1 <= 0.105ns}
        Leaf  : target=0.105ns count=376 avg=0.089ns sd=0.012ns min=0.024ns max=0.105ns {10 <= 0.063ns, 110 <= 0.084ns, 122 <= 0.094ns, 55 <= 0.100ns, 79 <= 0.105ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 37 CKBD12: 37 CKBD8: 25 CKBD6: 2 CKBD4: 3 CKBD3: 2 CKBD2: 2 CKBD1: 7 CKBD0: 4 
         ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 66 CKLNQD6: 50 CKLNQD4: 2 CKLNQD3: 62 CKLNQD2: 79 CKLNQD1: 59 
       Logics: CKAN2D1: 2 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.410, max=0.464, avg=0.440, sd=0.016], skew [0.054 vs 0.057], 100% {0.410, 0.464} (wid=0.039 ws=0.023) (gid=0.445 gs=0.058)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.410, max=0.464, avg=0.440, sd=0.016], skew [0.054 vs 0.057], 100% {0.410, 0.464} (wid=0.039 ws=0.023) (gid=0.445 gs=0.058)
        skew_group clk2/CON: insertion delay [min=0.376, max=0.431, avg=0.411, sd=0.012], skew [0.055 vs 0.057], 100% {0.376, 0.431} (wid=0.049 ws=0.039) (gid=0.417 gs=0.077)
      Legalizer API calls during this step: 3698 succeeded with high effort: 3698 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:09.7 real=0:00:09.7)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 458 , Succeeded = 130 , Wirelength increased = 325 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.7 real=0:00:00.7)
    Optimizing orientation done. (took cpu=0:00:00.7 real=0:00:00.7)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
      cell areas       : b=853.560um^2, i=0.000um^2, icg=2812.680um^2, nicg=0.000um^2, l=4.320um^2, total=3670.560um^2
      cell capacitance : b=0.474pF, i=0.000pF, icg=0.660pF, nicg=0.000pF, l=0.001pF, total=1.136pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.257pF, leaf=10.312pF, total=11.569pF
      wire lengths     : top=0.000um, trunk=7767.495um, leaf=60818.520um, total=68586.016um
      hp wire lengths  : top=0.000um, trunk=5569.800um, leaf=31406.600um, total=36976.400um
    Clock DAG net violations after 'Wire Opt OverFix':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=81 avg=0.060ns sd=0.019ns min=0.025ns max=0.101ns {46 <= 0.063ns, 25 <= 0.084ns, 8 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=376 avg=0.089ns sd=0.012ns min=0.024ns max=0.105ns {14 <= 0.063ns, 106 <= 0.084ns, 123 <= 0.094ns, 55 <= 0.100ns, 77 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 37 CKBD12: 37 CKBD8: 25 CKBD6: 2 CKBD4: 3 CKBD3: 2 CKBD2: 2 CKBD1: 7 CKBD0: 4 
       ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 66 CKLNQD6: 50 CKLNQD4: 2 CKLNQD3: 62 CKLNQD2: 79 CKLNQD1: 59 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.405, max=0.464, avg=0.437, sd=0.016], skew [0.058 vs 0.057*], 99.9% {0.405, 0.463} (wid=0.039 ws=0.023) (gid=0.445 gs=0.062)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.405, max=0.464, avg=0.437, sd=0.016], skew [0.058 vs 0.057*], 99.9% {0.405, 0.463} (wid=0.039 ws=0.023) (gid=0.445 gs=0.062)
      skew_group clk2/CON: insertion delay [min=0.374, max=0.431, avg=0.411, sd=0.012], skew [0.057 vs 0.057], 100% {0.374, 0.431} (wid=0.049 ws=0.039) (gid=0.415 gs=0.075)
    Legalizer API calls during this step: 3698 succeeded with high effort: 3698 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:11.2 real=0:00:11.1)
  Total capacitance is (rise=20.957pF fall=20.939pF), of which (rise=11.569pF fall=11.569pF) is wire, and (rise=9.387pF fall=9.369pF) is gate.
  Stage::Polishing done. (took cpu=0:00:18.6 real=0:00:14.7)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (2:24:51 mem=3994.1M) ***
Total net bbox length = 5.283e+05 (2.308e+05 2.975e+05) (ext = 2.443e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3994.1MB
Summary Report:
Instances move: 0 (out of 40181 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.283e+05 (2.308e+05 2.975e+05) (ext = 2.443e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3994.1MB
*** Finished refinePlace (2:24:51 mem=3994.1M) ***
  Moved 0, flipped 0 and cell swapped 0 of 10750 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.5)
  Stage::Updating netlist done. (took cpu=0:00:00.9 real=0:00:00.7)
  CCOpt::Phase::Implementation done. (took cpu=0:00:32.3 real=0:00:25.4)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       457 (unrouted=457, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51281 (unrouted=10024, trialRouted=41257, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9644, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 457 nets for routing of which 457 have one or more fixed wires.
(ccopt eGR): Start to route 457 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3994.15 MB )
[NR-eGR] Read 54682 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3994.15 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54682
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42094  numIgnoredNets=41637
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 457 clock nets ( 457 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 457 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 457 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 6.890940e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 241 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 241 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.186596e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 177 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 177 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.609740e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 26 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 26 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.753308e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        54( 0.07%)         2( 0.00%)   ( 0.07%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               54( 0.01%)         2( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 130742
[NR-eGR]     M2  (2V) length: 2.110475e+05um, number of vias: 180927
[NR-eGR]     M3  (3H) length: 2.259270e+05um, number of vias: 18057
[NR-eGR]     M4  (4V) length: 8.790208e+04um, number of vias: 7881
[NR-eGR]     M5  (5H) length: 4.151780e+04um, number of vias: 4820
[NR-eGR]     M6  (6V) length: 2.550724e+04um, number of vias: 3014
[NR-eGR]     M7  (7H) length: 1.137880e+04um, number of vias: 3797
[NR-eGR]     M8  (8V) length: 2.087347e+04um, number of vias: 0
[NR-eGR] Total length: 6.241539e+05um, number of vias: 349238
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.848370e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 11205
[NR-eGR]     M2  (2V) length: 6.584000e+03um, number of vias: 12769
[NR-eGR]     M3  (3H) length: 2.723640e+04um, number of vias: 6972
[NR-eGR]     M4  (4V) length: 2.353460e+04um, number of vias: 2030
[NR-eGR]     M5  (5H) length: 8.480900e+03um, number of vias: 767
[NR-eGR]     M6  (6V) length: 2.647000e+03um, number of vias: 6
[NR-eGR]     M7  (7H) length: 8.000000e-01um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.848370e+04um, number of vias: 33749
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.848370e+04um, number of vias: 33749
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.67 sec, Real: 1.55 sec, Curr Mem: 3686.15 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_26125_ieng6-ece-03.ucsd.edu_agnaneswaran_9Lr2nE/.rgfwGtnbK
        Early Global Route - eGR->NR step done. (took cpu=0:00:01.9 real=0:00:01.8)
Set FIXED routing status on 457 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       457 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=457, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51281 (unrouted=10024, trialRouted=41257, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9644, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.2 real=0:00:02.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=70190 and nets=51738 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3686.148M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.8)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.5 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
          cell areas       : b=853.560um^2, i=0.000um^2, icg=2812.680um^2, nicg=0.000um^2, l=4.320um^2, total=3670.560um^2
          cell capacitance : b=0.474pF, i=0.000pF, icg=0.660pF, nicg=0.000pF, l=0.001pF, total=1.136pF
          sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.251pF, leaf=10.213pF, total=11.464pF
          wire lengths     : top=0.000um, trunk=7815.000um, leaf=60668.700um, total=68483.700um
          hp wire lengths  : top=0.000um, trunk=5569.800um, leaf=31406.600um, total=36976.400um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=6, worst=[0.003ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.005ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=81 avg=0.060ns sd=0.019ns min=0.025ns max=0.100ns {46 <= 0.063ns, 25 <= 0.084ns, 8 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=376 avg=0.088ns sd=0.012ns min=0.024ns max=0.108ns {15 <= 0.063ns, 102 <= 0.084ns, 132 <= 0.094ns, 46 <= 0.100ns, 75 <= 0.105ns} {6 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 37 CKBD12: 37 CKBD8: 25 CKBD6: 2 CKBD4: 3 CKBD3: 2 CKBD2: 2 CKBD1: 7 CKBD0: 4 
           ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 66 CKLNQD6: 50 CKLNQD4: 2 CKLNQD3: 62 CKLNQD2: 79 CKLNQD1: 59 
         Logics: CKAN2D1: 2 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.405, max=0.463, avg=0.436, sd=0.016], skew [0.058 vs 0.057*], 99.9% {0.405, 0.462} (wid=0.036 ws=0.020) (gid=0.445 gs=0.062)
        Skew group summary eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.405, max=0.463, avg=0.436, sd=0.016], skew [0.058 vs 0.057*], 99.9% {0.405, 0.462} (wid=0.036 ws=0.020) (gid=0.445 gs=0.062)
          skew_group clk2/CON: insertion delay [min=0.371, max=0.429, avg=0.409, sd=0.012], skew [0.058 vs 0.057*], 99.8% {0.373, 0.429} (wid=0.049 ws=0.040) (gid=0.415 gs=0.079)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
          cell areas       : b=853.560um^2, i=0.000um^2, icg=2812.680um^2, nicg=0.000um^2, l=4.320um^2, total=3670.560um^2
          cell capacitance : b=0.474pF, i=0.000pF, icg=0.660pF, nicg=0.000pF, l=0.001pF, total=1.136pF
          sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.251pF, leaf=10.213pF, total=11.464pF
          wire lengths     : top=0.000um, trunk=7815.000um, leaf=60668.700um, total=68483.700um
          hp wire lengths  : top=0.000um, trunk=5569.800um, leaf=31406.600um, total=36976.400um
        Clock DAG net violations eGRPC after moving buffers:
          Remaining Transition : {count=6, worst=[0.003ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.005ns
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.105ns count=81 avg=0.060ns sd=0.019ns min=0.025ns max=0.100ns {46 <= 0.063ns, 25 <= 0.084ns, 8 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=376 avg=0.088ns sd=0.012ns min=0.024ns max=0.108ns {15 <= 0.063ns, 102 <= 0.084ns, 132 <= 0.094ns, 46 <= 0.100ns, 75 <= 0.105ns} {6 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD16: 37 CKBD12: 37 CKBD8: 25 CKBD6: 2 CKBD4: 3 CKBD3: 2 CKBD2: 2 CKBD1: 7 CKBD0: 4 
           ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 66 CKLNQD6: 50 CKLNQD4: 2 CKLNQD3: 62 CKLNQD2: 79 CKLNQD1: 59 
         Logics: CKAN2D1: 2 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.405, max=0.463, avg=0.436, sd=0.016], skew [0.058 vs 0.057*], 99.9% {0.405, 0.462} (wid=0.036 ws=0.020) (gid=0.445 gs=0.062)
        Skew group summary eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.405, max=0.463, avg=0.436, sd=0.016], skew [0.058 vs 0.057*], 99.9% {0.405, 0.462} (wid=0.036 ws=0.020) (gid=0.445 gs=0.062)
          skew_group clk2/CON: insertion delay [min=0.371, max=0.429, avg=0.409, sd=0.012], skew [0.058 vs 0.057*], 99.8% {0.373, 0.429} (wid=0.049 ws=0.040) (gid=0.415 gs=0.079)
        Moving buffers done. (took cpu=0:00:00.4 real=0:00:00.4)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 11, numUnchanged = 146, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 261, numSkippedDueToCloseToSkewTarget = 39
        CCOpt-eGRPC Downsizing: considered: 157, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 157, unsuccessful: 0, sized: 11
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 1, numUnchanged = 4, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 5
        CCOpt-eGRPC Downsizing: considered: 5, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 5, unsuccessful: 0, sized: 1
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
          cell areas       : b=849.240um^2, i=0.000um^2, icg=2805.120um^2, nicg=0.000um^2, l=4.320um^2, total=3658.680um^2
          cell capacitance : b=0.471pF, i=0.000pF, icg=0.659pF, nicg=0.000pF, l=0.001pF, total=1.131pF
          sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.251pF, leaf=10.213pF, total=11.464pF
          wire lengths     : top=0.000um, trunk=7815.000um, leaf=60668.700um, total=68483.700um
          hp wire lengths  : top=0.000um, trunk=5569.800um, leaf=31406.600um, total=36976.400um
        Clock DAG net violations eGRPC after downsizing:
          Remaining Transition : {count=6, worst=[0.003ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.005ns
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.105ns count=81 avg=0.062ns sd=0.019ns min=0.025ns max=0.100ns {43 <= 0.063ns, 27 <= 0.084ns, 9 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=376 avg=0.088ns sd=0.012ns min=0.024ns max=0.108ns {14 <= 0.063ns, 103 <= 0.084ns, 132 <= 0.094ns, 46 <= 0.100ns, 75 <= 0.105ns} {6 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD16: 36 CKBD12: 38 CKBD8: 24 CKBD6: 3 CKBD4: 2 CKBD3: 3 CKBD2: 2 CKBD1: 7 CKBD0: 4 
           ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 66 CKLNQD6: 48 CKLNQD4: 3 CKLNQD3: 59 CKLNQD2: 81 CKLNQD1: 61 
         Logics: CKAN2D1: 2 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.405, max=0.463, avg=0.437, sd=0.015], skew [0.058 vs 0.057*], 99.9% {0.405, 0.462} (wid=0.036 ws=0.020) (gid=0.445 gs=0.062)
        Skew group summary eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.405, max=0.463, avg=0.437, sd=0.015], skew [0.058 vs 0.057*], 99.9% {0.405, 0.462} (wid=0.036 ws=0.020) (gid=0.445 gs=0.062)
          skew_group clk2/CON: insertion delay [min=0.371, max=0.429, avg=0.409, sd=0.013], skew [0.057 vs 0.057*], 99.9% {0.372, 0.429} (wid=0.049 ws=0.040) (gid=0.414 gs=0.078)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:01.5 real=0:00:01.6)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 457, tested: 457, violation detected: 6, violation ignored (due to small violation): 5, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ----------------------------------------------------------------------------------------------------------------------------
        Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
        ----------------------------------------------------------------------------------------------------------------------------
        top                0                    0                    0            0                    0                    0
        trunk              0                    0                    0            0                    0                    0
        leaf               1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
        ----------------------------------------------------------------------------------------------------------------------------
        Total              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
        ----------------------------------------------------------------------------------------------------------------------------
        
        Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.720um^2 (0.020%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
          cell areas       : b=849.240um^2, i=0.000um^2, icg=2805.840um^2, nicg=0.000um^2, l=4.320um^2, total=3659.400um^2
          cell capacitance : b=0.471pF, i=0.000pF, icg=0.659pF, nicg=0.000pF, l=0.001pF, total=1.131pF
          sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.251pF, leaf=10.213pF, total=11.464pF
          wire lengths     : top=0.000um, trunk=7815.000um, leaf=60668.700um, total=68483.700um
          hp wire lengths  : top=0.000um, trunk=5569.800um, leaf=31406.600um, total=36976.400um
        Clock DAG net violations eGRPC after DRV fixing:
          Remaining Transition : {count=5, worst=[0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.002ns
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.105ns count=81 avg=0.062ns sd=0.019ns min=0.025ns max=0.100ns {43 <= 0.063ns, 27 <= 0.084ns, 9 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=376 avg=0.088ns sd=0.012ns min=0.024ns max=0.106ns {14 <= 0.063ns, 104 <= 0.084ns, 132 <= 0.094ns, 46 <= 0.100ns, 75 <= 0.105ns} {5 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD16: 36 CKBD12: 38 CKBD8: 24 CKBD6: 3 CKBD4: 2 CKBD3: 3 CKBD2: 2 CKBD1: 7 CKBD0: 4 
           ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 66 CKLNQD6: 48 CKLNQD4: 3 CKLNQD3: 60 CKLNQD2: 80 CKLNQD1: 61 
         Logics: CKAN2D1: 2 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.405, max=0.463, avg=0.437, sd=0.015], skew [0.058 vs 0.057*], 99.9% {0.405, 0.462} (wid=0.036 ws=0.020) (gid=0.445 gs=0.062)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.405, max=0.463, avg=0.437, sd=0.015], skew [0.058 vs 0.057*], 99.9% {0.405, 0.462} (wid=0.036 ws=0.020) (gid=0.445 gs=0.062)
          skew_group clk2/CON: insertion delay [min=0.371, max=0.429, avg=0.409, sd=0.013], skew [0.057 vs 0.057*], 99.9% {0.372, 0.429} (wid=0.049 ws=0.040) (gid=0.414 gs=0.078)
        Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.4)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Moving clock insts towards fanout...
        Move to sink centre: considered=5, unsuccessful=0, alreadyClose=0, noImprovementFound=5, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 176 insts, 352 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
          cell areas       : b=849.240um^2, i=0.000um^2, icg=2805.840um^2, nicg=0.000um^2, l=4.320um^2, total=3659.400um^2
          cell capacitance : b=0.471pF, i=0.000pF, icg=0.659pF, nicg=0.000pF, l=0.001pF, total=1.131pF
          sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.251pF, leaf=10.213pF, total=11.464pF
          wire lengths     : top=0.000um, trunk=7815.000um, leaf=60668.700um, total=68483.700um
          hp wire lengths  : top=0.000um, trunk=5569.800um, leaf=31406.600um, total=36976.400um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=5, worst=[0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.002ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=81 avg=0.062ns sd=0.019ns min=0.025ns max=0.100ns {43 <= 0.063ns, 27 <= 0.084ns, 9 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=376 avg=0.088ns sd=0.012ns min=0.024ns max=0.106ns {14 <= 0.063ns, 104 <= 0.084ns, 132 <= 0.094ns, 46 <= 0.100ns, 75 <= 0.105ns} {5 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 36 CKBD12: 38 CKBD8: 24 CKBD6: 3 CKBD4: 2 CKBD3: 3 CKBD2: 2 CKBD1: 7 CKBD0: 4 
           ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 66 CKLNQD6: 48 CKLNQD4: 3 CKLNQD3: 60 CKLNQD2: 80 CKLNQD1: 61 
         Logics: CKAN2D1: 2 
        Primary reporting skew groups before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.405, max=0.463, avg=0.437, sd=0.015], skew [0.058 vs 0.057*], 99.9% {0.405, 0.462} (wid=0.036 ws=0.020) (gid=0.445 gs=0.062)
        Skew group summary before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.405, max=0.463, avg=0.437, sd=0.015], skew [0.058 vs 0.057*], 99.9% {0.405, 0.462} (wid=0.036 ws=0.020) (gid=0.445 gs=0.062)
          skew_group clk2/CON: insertion delay [min=0.371, max=0.429, avg=0.409, sd=0.013], skew [0.057 vs 0.057*], 99.9% {0.372, 0.429} (wid=0.049 ws=0.040) (gid=0.414 gs=0.078)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (2:24:59 mem=3948.9M) ***
Total net bbox length = 5.283e+05 (2.308e+05 2.975e+05) (ext = 2.443e+04)
Move report: Detail placement moves 19331 insts, mean move: 0.79 um, max move: 10.80 um
	Max move on inst (core2_inst/psum_mem_instance/memory13_reg_37_): (305.40, 193.60) --> (312.60, 190.00)
	Runtime: CPU: 0:00:04.6 REAL: 0:00:03.0 MEM: 3948.9MB
Summary Report:
Instances move: 11685 (out of 40181 movable)
Instances flipped: 0
Mean displacement: 0.77 um
Max displacement: 10.80 um (Instance: core2_inst/psum_mem_instance/memory13_reg_37_) (305.4, 193.6) -> (312.6, 190)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 5.321e+05 (2.335e+05 2.986e+05) (ext = 2.440e+04)
Runtime: CPU: 0:00:04.8 REAL: 0:00:03.0 MEM: 3948.9MB
*** Finished refinePlace (2:25:04 mem=3948.9M) ***
  Moved 4081, flipped 187 and cell swapped 0 of 10750 clock instance(s) during refinement.
  The largest move was 10.8 microns for core2_inst/psum_mem_instance/memory13_reg_37_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.2 real=0:00:03.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:12.5 real=0:00:10.0)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       457 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=457, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51281 (unrouted=10024, trialRouted=41257, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9644, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 457 nets for routing of which 457 have one or more fixed wires.
(ccopt eGR): Start to route 457 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3939.37 MB )
[NR-eGR] Read 54682 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3939.37 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54682
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42094  numIgnoredNets=41637
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 457 clock nets ( 457 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 457 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 457 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 6.942420e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 230 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 230 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.174626e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 168 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 168 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.581570e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 31 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 31 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.749348e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        50( 0.06%)   ( 0.06%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               50( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 130742
[NR-eGR]     M2  (2V) length: 2.110165e+05um, number of vias: 180989
[NR-eGR]     M3  (3H) length: 2.263862e+05um, number of vias: 18140
[NR-eGR]     M4  (4V) length: 8.788688e+04um, number of vias: 7813
[NR-eGR]     M5  (5H) length: 4.137310e+04um, number of vias: 4820
[NR-eGR]     M6  (6V) length: 2.561304e+04um, number of vias: 3012
[NR-eGR]     M7  (7H) length: 1.137880e+04um, number of vias: 3797
[NR-eGR]     M8  (8V) length: 2.087347e+04um, number of vias: 0
[NR-eGR] Total length: 6.245280e+05um, number of vias: 349313
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.885780e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 11205
[NR-eGR]     M2  (2V) length: 6.553000e+03um, number of vias: 12831
[NR-eGR]     M3  (3H) length: 2.769560e+04um, number of vias: 7055
[NR-eGR]     M4  (4V) length: 2.351940e+04um, number of vias: 1962
[NR-eGR]     M5  (5H) length: 8.336200e+03um, number of vias: 767
[NR-eGR]     M6  (6V) length: 2.752800e+03um, number of vias: 4
[NR-eGR]     M7  (7H) length: 8.000000e-01um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 6.885780e+04um, number of vias: 33824
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.885780e+04um, number of vias: 33824
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.54 sec, Real: 1.51 sec, Curr Mem: 3634.37 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_26125_ieng6-ece-03.ucsd.edu_agnaneswaran_9Lr2nE/.rgfAgcqv7
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.8 real=0:00:01.7)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 457 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 457 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/22 23:59:10, mem=2946.1M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Mar 22 23:59:10 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=51738)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Mar 22 23:59:12 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 51732 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:28, elapsed time = 00:00:06, memory = 3017.63 (MB), peak = 3287.88 (MB)
#Merging special wires: starts on Wed Mar 22 23:59:17 2023 with memory = 3017.88 (MB), peak = 3287.88 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.2 GB --0.91 [8]--
#reading routing guides ......
#
#Finished routing data preparation on Wed Mar 22 23:59:17 2023
#
#Cpu time = 00:00:29
#Elapsed time = 00:00:06
#Increased memory = 32.82 (MB)
#Total memory = 3019.12 (MB)
#Peak memory = 3287.88 (MB)
#
#
#Start global routing on Wed Mar 22 23:59:17 2023
#
#
#Start global routing initialization on Wed Mar 22 23:59:17 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Mar 22 23:59:17 2023
#
#Start routing resource analysis on Wed Mar 22 23:59:17 2023
#
#Routing resource analysis is done on Wed Mar 22 23:59:18 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2647          80       33124    93.31%
#  M2             V        2650          84       33124     0.56%
#  M3             H        2727           0       33124     0.19%
#  M4             V        2154         580       33124     0.54%
#  M5             H        2727           0       33124     0.00%
#  M6             V        2734           0       33124     0.00%
#  M7             H         682           0       33124     0.00%
#  M8             V         683           0       33124     0.00%
#  --------------------------------------------------------------
#  Total                  17005       3.40%      264992    11.83%
#
#  457 nets (0.88%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 22 23:59:18 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3025.82 (MB), peak = 3287.88 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Wed Mar 22 23:59:18 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3026.13 (MB), peak = 3287.88 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3038.14 (MB), peak = 3287.88 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3040.00 (MB), peak = 3287.88 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 9644 (skipped).
#Total number of selected nets for routing = 457.
#Total number of unselected nets (but routable) for routing = 41637 (skipped).
#Total number of nets in the design = 51738.
#
#41637 skipped nets do not have any wires.
#457 routable nets have only global wires.
#457 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                457               0  
#------------------------------------------------
#        Total                457               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                457          523           41114  
#-------------------------------------------------------------
#        Total                457          523           41114  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2            1(0.00%)      0(0.00%)   (0.00%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4           16(0.05%)      6(0.02%)   (0.07%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     17(0.01%)      6(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 457
#Total wire length = 67122 um.
#Total half perimeter of net bounding box = 38286 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5601 um.
#Total wire length on LAYER M3 = 27246 um.
#Total wire length on LAYER M4 = 23298 um.
#Total wire length on LAYER M5 = 8250 um.
#Total wire length on LAYER M6 = 2727 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 29257
#Up-Via Summary (total 29257):
#           
#-----------------------
# M1              11202
# M2               9512
# M3               6149
# M4               1758
# M5                636
#-----------------------
#                 29257 
#
#Total number of involved priority nets 457
#Maximum src to sink distance for priority net 496.5
#Average of max src_to_sink distance for priority net 71.4
#Average of ave src_to_sink distance for priority net 40.1
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.07%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 27.67 (MB)
#Total memory = 3046.80 (MB)
#Peak memory = 3287.88 (MB)
#
#Finished global routing on Wed Mar 22 23:59:24 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3025.85 (MB), peak = 3287.88 (MB)
#Start Track Assignment.
#Done with 7008 horizontal wires in 2 hboxes and 6433 vertical wires in 2 hboxes.
#Done with 6900 horizontal wires in 2 hboxes and 6355 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 457
#Total wire length = 71506 um.
#Total half perimeter of net bounding box = 38286 um.
#Total wire length on LAYER M1 = 4486 um.
#Total wire length on LAYER M2 = 5232 um.
#Total wire length on LAYER M3 = 26968 um.
#Total wire length on LAYER M4 = 23683 um.
#Total wire length on LAYER M5 = 8326 um.
#Total wire length on LAYER M6 = 2811 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 29257
#Up-Via Summary (total 29257):
#           
#-----------------------
# M1              11202
# M2               9512
# M3               6149
# M4               1758
# M5                636
#-----------------------
#                 29257 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3050.25 (MB), peak = 3287.88 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:38
#Elapsed time = 00:00:15
#Increased memory = 64.30 (MB)
#Total memory = 3050.45 (MB)
#Peak memory = 3287.88 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.3% of the total area was rechecked for DRC, and 60.3% required routing.
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            1        1
#	Totals        1        1
#cpu time = 00:00:53, elapsed time = 00:00:07, memory = 3307.39 (MB), peak = 3308.55 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3307.20 (MB), peak = 3308.55 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 457
#Total wire length = 70174 um.
#Total half perimeter of net bounding box = 38286 um.
#Total wire length on LAYER M1 = 3 um.
#Total wire length on LAYER M2 = 620 um.
#Total wire length on LAYER M3 = 29349 um.
#Total wire length on LAYER M4 = 29510 um.
#Total wire length on LAYER M5 = 8193 um.
#Total wire length on LAYER M6 = 2500 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 35895
#Total number of multi-cut vias = 236 (  0.7%)
#Total number of single cut vias = 35659 ( 99.3%)
#Up-Via Summary (total 35895):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10960 ( 97.9%)       236 (  2.1%)      11196
# M2             11217 (100.0%)         0 (  0.0%)      11217
# M3             11313 (100.0%)         0 (  0.0%)      11313
# M4              1728 (100.0%)         0 (  0.0%)       1728
# M5               441 (100.0%)         0 (  0.0%)        441
#-----------------------------------------------------------
#                35659 ( 99.3%)       236 (  0.7%)      35895 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:55
#Elapsed time = 00:00:08
#Increased memory = 9.35 (MB)
#Total memory = 3059.81 (MB)
#Peak memory = 3308.55 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:55
#Elapsed time = 00:00:08
#Increased memory = 9.35 (MB)
#Total memory = 3059.81 (MB)
#Peak memory = 3308.55 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:01:35
#Elapsed time = 00:00:25
#Increased memory = 96.11 (MB)
#Total memory = 3042.25 (MB)
#Peak memory = 3308.55 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 23:59:35 2023
#
% End globalDetailRoute (date=03/22 23:59:35, total cpu=0:01:35, real=0:00:25.0, peak res=3308.5M, current mem=3022.9M)
        NanoRoute done. (took cpu=0:01:36 real=0:00:25.2)
      Clock detailed routing done.
Checking guided vs. routed lengths for 457 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000          233
        50.000     100.000          104
       100.000     150.000           88
       150.000     200.000           23
       200.000     250.000            4
       250.000     300.000            0
       300.000     350.000            0
       350.000     400.000            0
       400.000     450.000            4
       450.000     500.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000          344
        0.000      10.000           93
       10.000      20.000            8
       20.000      30.000            5
       30.000      40.000            4
       40.000      50.000            2
       50.000      60.000            0
       60.000      70.000            0
       70.000      80.000            0
       80.000      90.000            0
       90.000     100.000            1
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core1_inst/psum_mem_instance/CTS_20 (89 terminals)
    Guided length:  max path =   134.600um, total =   459.800um
    Routed length:  max path =   183.600um, total =   518.745um
    Deviation:      max path =    36.404%,  total =    12.820%

    Net core2_inst/qmem_instance/net4213 (33 terminals)
    Guided length:  max path =    60.600um, total =   161.200um
    Routed length:  max path =    69.000um, total =   201.850um
    Deviation:      max path =    13.861%,  total =    25.217%

    Net core2_inst/kmem_instance/net4258 (33 terminals)
    Guided length:  max path =    79.000um, total =   180.200um
    Routed length:  max path =    84.600um, total =   224.920um
    Deviation:      max path =     7.089%,  total =    24.817%

    Net core2_inst/mac_array_instance/col_idx_3__mac_col_inst/net4524 (57 terminals)
    Guided length:  max path =   101.400um, total =   207.200um
    Routed length:  max path =    95.600um, total =   258.440um
    Deviation:      max path =    -5.720%,  total =    24.730%

    Net core2_inst/mac_array_instance/CTS_3 (101 terminals)
    Guided length:  max path =   168.400um, total =   473.000um
    Routed length:  max path =   149.200um, total =   586.930um
    Deviation:      max path =   -11.401%,  total =    24.087%

    Net core2_inst/mac_array_instance/CTS_8 (100 terminals)
    Guided length:  max path =   163.800um, total =   460.698um
    Routed length:  max path =   152.400um, total =   561.840um
    Deviation:      max path =    -6.960%,  total =    21.954%

    Net core2_inst/mac_array_instance/col_idx_3__mac_col_inst/net4535 (33 terminals)
    Guided length:  max path =   120.000um, total =   178.600um
    Routed length:  max path =   118.400um, total =   216.520um
    Deviation:      max path =    -1.333%,  total =    21.232%

    Net core2_inst/mac_array_instance/col_idx_6__mac_col_inst/net4438 (33 terminals)
    Guided length:  max path =   114.600um, total =   173.400um
    Routed length:  max path =   116.600um, total =   210.200um
    Deviation:      max path =     1.745%,  total =    21.223%

    Net core2_inst/psum_mem_instance/CTS_23 (45 terminals)
    Guided length:  max path =   129.200um, total =   304.600um
    Routed length:  max path =   122.400um, total =   369.095um
    Deviation:      max path =    -5.263%,  total =    21.174%

    Net core1_inst/ofifo_inst/col_idx_2__fifo_instance/net4331 (12 terminals)
    Guided length:  max path =    41.000um, total =    53.099um
    Routed length:  max path =    29.000um, total =    64.080um
    Deviation:      max path =   -29.268%,  total =    20.679%

Set FIXED routing status on 457 net(s)
Set FIXED placed status on 455 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3674.27 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3719.15 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3719.15 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 457  Num Prerouted Wires = 38049
[NR-eGR] Read numTotalNets=42094  numIgnoredNets=457
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 41637 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 523 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.06% V. EstWL: 2.969460e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 41114 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.479776e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       168( 0.19%)        24( 0.03%)         1( 0.00%)   ( 0.21%) 
[NR-eGR]      M3  (3)        18( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M4  (4)       283( 0.34%)         3( 0.00%)         0( 0.00%)   ( 0.35%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         7( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        56( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M8  (8)        59( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              591( 0.09%)        27( 0.00%)         1( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 3.840000e+00um, number of vias: 132009
[NR-eGR]     M2  (2V) length: 2.140439e+05um, number of vias: 181911
[NR-eGR]     M3  (3H) length: 2.330346e+05um, number of vias: 22707
[NR-eGR]     M4  (4V) length: 8.890345e+04um, number of vias: 8312
[NR-eGR]     M5  (5H) length: 4.493900e+04um, number of vias: 4670
[NR-eGR]     M6  (6V) length: 2.711465e+04um, number of vias: 3019
[NR-eGR]     M7  (7H) length: 1.122960e+04um, number of vias: 3809
[NR-eGR]     M8  (8V) length: 2.153200e+04um, number of vias: 0
[NR-eGR] Total length: 6.408011e+05um, number of vias: 356437
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.52 sec, Real: 1.69 sec, Curr Mem: 3684.37 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:02.9 real=0:00:02.1)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       457 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=457, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51281 (unrouted=9644, trialRouted=41637, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9644, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:41 real=0:00:29.7)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=70190 and nets=51738 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3675.367M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
    cell areas       : b=849.240um^2, i=0.000um^2, icg=2805.840um^2, nicg=0.000um^2, l=4.320um^2, total=3659.400um^2
    cell capacitance : b=0.471pF, i=0.000pF, icg=0.659pF, nicg=0.000pF, l=0.001pF, total=1.131pF
    sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.259pF, leaf=10.520pF, total=11.778pF
    wire lengths     : top=0.000um, trunk=7830.620um, leaf=62342.200um, total=70172.820um
    hp wire lengths  : top=0.000um, trunk=5569.800um, leaf=31523.600um, total=37093.400um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=22, worst=[0.005ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, ...]} avg=0.001ns sd=0.001ns sum=0.033ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=81 avg=0.062ns sd=0.019ns min=0.025ns max=0.102ns {43 <= 0.063ns, 27 <= 0.084ns, 9 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=376 avg=0.089ns sd=0.012ns min=0.024ns max=0.110ns {14 <= 0.063ns, 103 <= 0.084ns, 119 <= 0.094ns, 54 <= 0.100ns, 64 <= 0.105ns} {22 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 36 CKBD12: 38 CKBD8: 24 CKBD6: 3 CKBD4: 2 CKBD3: 3 CKBD2: 2 CKBD1: 7 CKBD0: 4 
     ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 66 CKLNQD6: 48 CKLNQD4: 3 CKLNQD3: 60 CKLNQD2: 80 CKLNQD1: 61 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.406, max=0.463, avg=0.438, sd=0.015], skew [0.057 vs 0.057*], 99.9% {0.406, 0.463} (wid=0.037 ws=0.021) (gid=0.445 gs=0.059)
  Skew group summary after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.406, max=0.463, avg=0.438, sd=0.015], skew [0.057 vs 0.057*], 99.9% {0.406, 0.463} (wid=0.037 ws=0.021) (gid=0.445 gs=0.059)
    skew_group clk2/CON: insertion delay [min=0.369, max=0.428, avg=0.409, sd=0.013], skew [0.059 vs 0.057*], 99.9% {0.371, 0.428} (wid=0.047 ws=0.037) (gid=0.414 gs=0.076)
  CCOpt::Phase::Routing done. (took cpu=0:01:43 real=0:00:31.1)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 457, tested: 457, violation detected: 22, violation ignored (due to small violation): 0, cannot run: 0, attempted: 22, unsuccessful: 0, sized: 18
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
    ---------------------------------------------------------------------------------------------------------------------------
    top                0                    0                   0            0                    0                   0
    trunk              0                    0                   0            0                    0                   0
    leaf              22 [100.0%]          18 (81.8%)           0            0                   18 (81.8%)           4 (18.2%)
    ---------------------------------------------------------------------------------------------------------------------------
    Total             22 [100.0%]          18 (81.8%)           0            0                   18 (81.8%)           4 (18.2%)
    ---------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 18, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 18.720um^2 (0.512%)
    Max. move: 0.400um(core2_inst/qmem_instance/clk_gate_memory8_reg/latch {Ccopt::ClockTree::ClockGate at 0x7f6999927118, uid:A243ba, a CKLNQD6 at (68.800,317.800) in powerdomain auto-default in usermodule module core2_inst/qmem_instance/clk_gate_memory8_reg in clock tree clk2} and 19 others), Min. move: 0.000um, Avg. move: 0.036um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
      cell areas       : b=857.880um^2, i=0.000um^2, icg=2815.920um^2, nicg=0.000um^2, l=4.320um^2, total=3678.120um^2
      cell capacitance : b=0.476pF, i=0.000pF, icg=0.659pF, nicg=0.000pF, l=0.001pF, total=1.136pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.259pF, leaf=10.520pF, total=11.778pF
      wire lengths     : top=0.000um, trunk=7830.620um, leaf=62342.200um, total=70172.820um
      hp wire lengths  : top=0.000um, trunk=5569.800um, leaf=31523.600um, total=37093.400um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Remaining Transition : {count=4, worst=[0.003ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.007ns
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.105ns count=81 avg=0.062ns sd=0.019ns min=0.025ns max=0.102ns {43 <= 0.063ns, 27 <= 0.084ns, 9 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=376 avg=0.088ns sd=0.012ns min=0.024ns max=0.108ns {14 <= 0.063ns, 113 <= 0.084ns, 127 <= 0.094ns, 54 <= 0.100ns, 64 <= 0.105ns} {4 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD16: 36 CKBD12: 42 CKBD8: 20 CKBD6: 3 CKBD4: 2 CKBD3: 3 CKBD2: 2 CKBD1: 7 CKBD0: 4 
       ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 74 CKLNQD6: 40 CKLNQD4: 3 CKLNQD3: 66 CKLNQD2: 74 CKLNQD1: 61 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.406, max=0.463, avg=0.438, sd=0.016], skew [0.057 vs 0.057*], 99.9% {0.406, 0.463} (wid=0.037 ws=0.021) (gid=0.445 gs=0.059)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.406, max=0.463, avg=0.438, sd=0.016], skew [0.057 vs 0.057*], 99.9% {0.406, 0.463} (wid=0.037 ws=0.021) (gid=0.445 gs=0.059)
      skew_group clk2/CON: insertion delay [min=0.369, max=0.428, avg=0.409, sd=0.013], skew [0.059 vs 0.057*], 99.9% {0.371, 0.428} (wid=0.047 ws=0.037) (gid=0.414 gs=0.076)
    Upsizing to fix DRVs done. (took cpu=0:00:01.1 real=0:00:01.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.6 real=0:00:00.6)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 457, tested: 457, violation detected: 4, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              0                    0           0            0                    0                  0
    leaf               4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
      cell areas       : b=857.880um^2, i=0.000um^2, icg=2815.920um^2, nicg=0.000um^2, l=4.320um^2, total=3678.120um^2
      cell capacitance : b=0.476pF, i=0.000pF, icg=0.659pF, nicg=0.000pF, l=0.001pF, total=1.136pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.259pF, leaf=10.520pF, total=11.778pF
      wire lengths     : top=0.000um, trunk=7830.620um, leaf=62342.200um, total=70172.820um
      hp wire lengths  : top=0.000um, trunk=5569.800um, leaf=31523.600um, total=37093.400um
    Clock DAG net violations PostConditioning after DRV fixing:
      Remaining Transition : {count=4, worst=[0.003ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.007ns
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.105ns count=81 avg=0.062ns sd=0.019ns min=0.025ns max=0.102ns {43 <= 0.063ns, 27 <= 0.084ns, 9 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=376 avg=0.088ns sd=0.012ns min=0.024ns max=0.108ns {14 <= 0.063ns, 113 <= 0.084ns, 127 <= 0.094ns, 54 <= 0.100ns, 64 <= 0.105ns} {4 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD16: 36 CKBD12: 42 CKBD8: 20 CKBD6: 3 CKBD4: 2 CKBD3: 3 CKBD2: 2 CKBD1: 7 CKBD0: 4 
       ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 74 CKLNQD6: 40 CKLNQD4: 3 CKLNQD3: 66 CKLNQD2: 74 CKLNQD1: 61 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.406, max=0.463, avg=0.438, sd=0.016], skew [0.057 vs 0.057*], 99.9% {0.406, 0.463} (wid=0.037 ws=0.021) (gid=0.445 gs=0.059)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.406, max=0.463, avg=0.438, sd=0.016], skew [0.057 vs 0.057*], 99.9% {0.406, 0.463} (wid=0.037 ws=0.021) (gid=0.445 gs=0.059)
      skew_group clk2/CON: insertion delay [min=0.369, max=0.428, avg=0.409, sd=0.013], skew [0.059 vs 0.057*], 99.9% {0.371, 0.428} (wid=0.047 ws=0.037) (gid=0.414 gs=0.076)
    Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 8 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 4, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 457, nets tested: 457, nets violation detected: 4, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 4, nets unsuccessful: 0, buffered: 4
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=127, i=0, icg=334, nicg=0, l=2, total=463
      cell areas       : b=885.240um^2, i=0.000um^2, icg=2815.920um^2, nicg=0.000um^2, l=4.320um^2, total=3705.480um^2
      cell capacitance : b=0.491pF, i=0.000pF, icg=0.659pF, nicg=0.000pF, l=0.001pF, total=1.151pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.280pF, leaf=10.519pF, total=11.799pF
      wire lengths     : top=0.000um, trunk=7894.420um, leaf=62278.400um, total=70172.820um
      hp wire lengths  : top=0.000um, trunk=5672.400um, leaf=31980.700um, total=37653.100um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=85 avg=0.060ns sd=0.018ns min=0.025ns max=0.102ns {51 <= 0.063ns, 24 <= 0.084ns, 8 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.088ns sd=0.012ns min=0.024ns max=0.105ns {14 <= 0.063ns, 116 <= 0.084ns, 131 <= 0.094ns, 55 <= 0.100ns, 64 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 33 CKBD12: 46 CKBD8: 22 CKBD6: 4 CKBD4: 3 CKBD3: 4 CKBD2: 4 CKBD1: 7 CKBD0: 4 
       ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 74 CKLNQD6: 40 CKLNQD4: 3 CKLNQD3: 66 CKLNQD2: 74 CKLNQD1: 61 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.406, max=0.463, avg=0.439, sd=0.016], skew [0.057 vs 0.057*], 99.9% {0.406, 0.463} (wid=0.037 ws=0.021) (gid=0.445 gs=0.059)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.406, max=0.463, avg=0.439, sd=0.016], skew [0.057 vs 0.057*], 99.9% {0.406, 0.463} (wid=0.037 ws=0.021) (gid=0.445 gs=0.059)
      skew_group clk2/CON: insertion delay [min=0.369, max=0.429, avg=0.409, sd=0.013], skew [0.060 vs 0.057*], 99.8% {0.372, 0.429} (wid=0.047 ws=0.037) (gid=0.414 gs=0.076)
    Buffering to fix DRVs done. (took cpu=0:00:00.7 real=0:00:00.7)
    Fixing Skew by cell sizing...
    Resized 4 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
    ---------------------------------------------------------------------------------------------------------------------------
    top                0                    0                   0            0                    0                   0
    trunk              7 [53.8%]            3 (42.9%)           0            0                    3 (42.9%)           4 (57.1%)
    leaf               6 [46.2%]            1 (16.7%)           0            0                    1 (16.7%)           5 (83.3%)
    ---------------------------------------------------------------------------------------------------------------------------
    Total             13 [100.0%]           4 (30.8%)           0            0                    4 (30.8%)           9 (69.2%)
    ---------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 4, Downsized: 0, Sized but same area: 0, Unchanged: 9, Area change: 5.040um^2 (0.136%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=127, i=0, icg=334, nicg=0, l=2, total=463
      cell areas       : b=888.120um^2, i=0.000um^2, icg=2818.080um^2, nicg=0.000um^2, l=4.320um^2, total=3710.520um^2
      cell capacitance : b=0.492pF, i=0.000pF, icg=0.659pF, nicg=0.000pF, l=0.001pF, total=1.153pF
      sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.280pF, leaf=10.519pF, total=11.799pF
      wire lengths     : top=0.000um, trunk=7894.420um, leaf=62278.400um, total=70172.820um
      hp wire lengths  : top=0.000um, trunk=5672.400um, leaf=31980.700um, total=37653.100um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.105ns count=85 avg=0.059ns sd=0.019ns min=0.025ns max=0.102ns {51 <= 0.063ns, 24 <= 0.084ns, 8 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.088ns sd=0.012ns min=0.024ns max=0.105ns {14 <= 0.063ns, 117 <= 0.084ns, 131 <= 0.094ns, 54 <= 0.100ns, 64 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD16: 33 CKBD12: 47 CKBD8: 21 CKBD6: 4 CKBD4: 3 CKBD3: 4 CKBD2: 5 CKBD1: 6 CKBD0: 4 
       ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 74 CKLNQD6: 41 CKLNQD4: 2 CKLNQD3: 66 CKLNQD2: 75 CKLNQD1: 60 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.406, max=0.461, avg=0.439, sd=0.016], skew [0.055 vs 0.057], 100% {0.406, 0.461} (wid=0.037 ws=0.021) (gid=0.440 gs=0.055)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.406, max=0.461, avg=0.439, sd=0.016], skew [0.055 vs 0.057], 100% {0.406, 0.461} (wid=0.037 ws=0.021) (gid=0.440 gs=0.055)
      skew_group clk2/CON: insertion delay [min=0.369, max=0.427, avg=0.409, sd=0.012], skew [0.058 vs 0.057*], 99.9% {0.371, 0.427} (wid=0.047 ws=0.037) (gid=0.411 gs=0.074)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.7 real=0:00:00.7)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (2:26:51 mem=3986.8M) ***
Total net bbox length = 5.327e+05 (2.338e+05 2.988e+05) (ext = 2.440e+04)
Move report: Detail placement moves 2699 insts, mean move: 0.65 um, max move: 8.00 um
	Max move on inst (FILLER__5_4014): (259.80, 177.40) --> (262.40, 172.00)
	Runtime: CPU: 0:00:04.3 REAL: 0:00:03.0 MEM: 3986.8MB
Summary Report:
Instances move: 1681 (out of 40189 movable)
Instances flipped: 0
Mean displacement: 0.63 um
Max displacement: 7.00 um (Instance: normalizer_inst/shift_reg_1__7__3_) (316.2, 53.2) -> (317.8, 47.8)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 5.330e+05 (2.341e+05 2.989e+05) (ext = 2.440e+04)
Runtime: CPU: 0:00:04.5 REAL: 0:00:03.0 MEM: 3986.8MB
*** Finished refinePlace (2:26:55 mem=3986.8M) ***
    Moved 653, flipped 30 and cell swapped 0 of 10758 clock instance(s) during refinement.
    The largest move was 7 microns for normalizer_inst/shift_reg_1__7__3_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.8 real=0:00:02.8)
    Set dirty flag on 1792 insts, 765 nets
  PostConditioning done.
Net route status summary:
  Clock:       465 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=465, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51281 (unrouted=9644, trialRouted=41637, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9644, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=127, i=0, icg=334, nicg=0, l=2, total=463
    cell areas       : b=888.120um^2, i=0.000um^2, icg=2818.080um^2, nicg=0.000um^2, l=4.320um^2, total=3710.520um^2
    cell capacitance : b=0.492pF, i=0.000pF, icg=0.659pF, nicg=0.000pF, l=0.001pF, total=1.153pF
    sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.280pF, leaf=10.519pF, total=11.799pF
    wire lengths     : top=0.000um, trunk=7959.970um, leaf=62334.585um, total=70294.555um
    hp wire lengths  : top=0.000um, trunk=5672.400um, leaf=31995.200um, total=37667.600um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=85 avg=0.059ns sd=0.019ns min=0.025ns max=0.102ns {51 <= 0.063ns, 24 <= 0.084ns, 8 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=380 avg=0.088ns sd=0.012ns min=0.024ns max=0.105ns {14 <= 0.063ns, 117 <= 0.084ns, 131 <= 0.094ns, 54 <= 0.100ns, 64 <= 0.105ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 33 CKBD12: 47 CKBD8: 21 CKBD6: 4 CKBD4: 3 CKBD3: 4 CKBD2: 5 CKBD1: 6 CKBD0: 4 
     ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 74 CKLNQD6: 41 CKLNQD4: 2 CKLNQD3: 66 CKLNQD2: 75 CKLNQD1: 60 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.406, max=0.461, avg=0.439, sd=0.016], skew [0.055 vs 0.057], 100% {0.406, 0.461} (wid=0.037 ws=0.021) (gid=0.440 gs=0.055)
  Skew group summary after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.406, max=0.461, avg=0.439, sd=0.016], skew [0.055 vs 0.057], 100% {0.406, 0.461} (wid=0.037 ws=0.021) (gid=0.440 gs=0.055)
    skew_group clk2/CON: insertion delay [min=0.369, max=0.427, avg=0.409, sd=0.012], skew [0.058 vs 0.057*], 99.9% {0.371, 0.427} (wid=0.047 ws=0.037) (gid=0.411 gs=0.074)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:10.2 real=0:00:07.5)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        127      888.120       0.492
  Inverters                        0        0.000       0.000
  Integrated Clock Gates         334     2818.080       0.659
  Non-Integrated Clock Gates       0        0.000       0.000
  Clock Logic                      2        4.320       0.001
  All                            463     3710.520       1.153
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      7959.970
  Leaf      62334.585
  Total     70294.555
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       5672.400
  Leaf       31995.200
  Total      37667.600
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ----------------------------------
  Type     Gate     Wire      Total
  ----------------------------------
  Top      0.000     0.000     0.000
  Trunk    1.152     1.280     2.433
  Leaf     8.253    10.519    18.772
  Total    9.405    11.799    21.204
  ----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  10295    8.252     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                     Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       85      0.059       0.019      0.025    0.102    {51 <= 0.063ns, 24 <= 0.084ns, 8 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}              -
  Leaf        0.105      380      0.088       0.012      0.024    0.105    {14 <= 0.063ns, 117 <= 0.084ns, 131 <= 0.094ns, 54 <= 0.100ns, 64 <= 0.105ns}         -
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CKBD16      buffer     33       332.640
  CKBD12      buffer     47       372.240
  CKBD8       buffer     21       120.960
  CKBD6       buffer      4        17.280
  CKBD4       buffer      3         9.720
  CKBD3       buffer      4        10.080
  CKBD2       buffer      5        10.800
  CKBD1       buffer      6         8.640
  CKBD0       buffer      4         5.760
  CKLNQD16    icg        12       181.440
  CKLNQD12    icg         4        48.960
  CKLNQD8     icg        74       772.560
  CKLNQD6     icg        41       398.520
  CKLNQD4     icg         2        15.840
  CKLNQD3     icg        66       498.960
  CKLNQD2     icg        75       513.000
  CKLNQD1     icg        60       388.800
  CKAN2D1     logic       2         4.320
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.406     0.461     0.055       0.057         0.021           0.015           0.439        0.016     100% {0.406, 0.461}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.406     0.461     0.055       0.057         0.021           0.015           0.439        0.016     100% {0.406, 0.461}
  WC:setup.late    clk2/CON      0.369     0.427     0.058    0.057*           0.037           0.018           0.409        0.012     99.9% {0.371, 0.427}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min/Max    Delay    Pin
  ------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk2/CON      Min        0.369    core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/CP
  WC:setup.late    clk2/CON      Max        0.427    core2_inst/kmem_instance/memory15_reg_8_/CP
  ------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.4 real=0:00:00.4)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:01.7 real=0:00:00.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=127, i=0, icg=334, nicg=0, l=2, total=463
  cell areas       : b=888.120um^2, i=0.000um^2, icg=2818.080um^2, nicg=0.000um^2, l=4.320um^2, total=3710.520um^2
  cell capacitance : b=0.492pF, i=0.000pF, icg=0.659pF, nicg=0.000pF, l=0.001pF, total=1.153pF
  sink capacitance : count=10295, total=8.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=1.280pF, leaf=10.519pF, total=11.799pF
  wire lengths     : top=0.000um, trunk=7959.970um, leaf=62334.585um, total=70294.555um
  hp wire lengths  : top=0.000um, trunk=5672.400um, leaf=31995.200um, total=37667.600um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=85 avg=0.059ns sd=0.019ns min=0.025ns max=0.102ns {51 <= 0.063ns, 24 <= 0.084ns, 8 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
  Leaf  : target=0.105ns count=380 avg=0.088ns sd=0.012ns min=0.024ns max=0.105ns {14 <= 0.063ns, 117 <= 0.084ns, 131 <= 0.094ns, 54 <= 0.100ns, 64 <= 0.105ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 33 CKBD12: 47 CKBD8: 21 CKBD6: 4 CKBD4: 3 CKBD3: 4 CKBD2: 5 CKBD1: 6 CKBD0: 4 
   ICGs: CKLNQD16: 12 CKLNQD12: 4 CKLNQD8: 74 CKLNQD6: 41 CKLNQD4: 2 CKLNQD3: 66 CKLNQD2: 75 CKLNQD1: 60 
 Logics: CKAN2D1: 2 
Primary reporting skew groups after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.406, max=0.461, avg=0.439, sd=0.016], skew [0.055 vs 0.057], 100% {0.406, 0.461} (wid=0.037 ws=0.021) (gid=0.440 gs=0.055)
Skew group summary after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.406, max=0.461, avg=0.439, sd=0.016], skew [0.055 vs 0.057], 100% {0.406, 0.461} (wid=0.037 ws=0.021) (gid=0.440 gs=0.055)
  skew_group clk2/CON: insertion delay [min=0.369, max=0.427, avg=0.409, sd=0.012], skew [0.058 vs 0.057*], 99.9% {0.371, 0.427} (wid=0.047 ws=0.037) (gid=0.411 gs=0.074)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.3 real=0:00:01.0)
Runtime done. (took cpu=0:03:31 real=0:01:55)
Runtime Summary
===============
Clock Runtime:  (53%) Core CTS          58.59 (Init 6.79, Construction 15.44, Implementation 24.91, eGRPC 4.40, PostConditioning 4.75, Other 2.29)
Clock Runtime:  (39%) CTS services      43.30 (RefinePlace 9.85, EarlyGlobalClock 6.03, NanoRoute 25.23, ExtractRC 2.18, TimingAnalysis 0.00)
Clock Runtime:   (6%) Other CTS          6.76 (Init 2.38, CongRepair/EGR-DP 3.93, TimingUpdate 0.45, Other 0.00)
Clock Runtime: (100%) Total            108.65

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3088.6M, totSessionCpu=2:26:59 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:10, real = 0:00:04, mem = 3086.9M, totSessionCpu=2:27:09 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3732.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=3732.5M
** Profile ** Other data :  cpu=0:00:00.4, mem=3735.7M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3741.8)
Total number of fetched objects 42494
End delay calculation. (MEM=4090.72 CPU=0:00:06.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4090.72 CPU=0:00:07.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:10.6 real=0:00:03.0 totSessionCpu=2:27:21 mem=4058.7M)
** Profile ** Overall slacks :  cpu=0:00:11.0, mem=4066.7M
** Profile ** DRVs :  cpu=0:00:01.4, mem=4089.2M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.205  | -1.205  | -0.320  | -0.379  |
|           TNS (ns):| -36.052 | -33.628 | -2.045  | -0.379  |
|    Violating Paths:|   488   |   463   |   24    |    1    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.006   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.520%
       (98.562% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4089.2M
**optDesign ... cpu = 0:00:23, real = 0:00:08, mem = 3108.9M, totSessionCpu=2:27:23 **
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 40189

Instance distribution across the VT partitions:

 LVT : inst = 11815 (29.4%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 11815 (29.4%)

 HVT : inst = 28374 (70.6%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 28374 (70.6%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 3758.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3758.7M) ***
*** Starting optimizing excluded clock nets MEM= 3758.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3758.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 465 nets with fixed/cover wires excluded.
Info: 465 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:27:24.6/0:38:07.3 (3.9), mem = 3758.7M
(I,S,L,T): WC_VIEW: 51.9559, 34.1223, 1.98821, 88.0664
(I,S,L,T): WC_VIEW: 51.9559, 34.1223, 1.98821, 88.0664
*** DrvOpt [finish] : cpu/real = 0:00:06.8/0:00:05.3 (1.3), totSession cpu/real = 2:27:31.3/0:38:12.6 (3.9), mem = 3890.2M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt DRV Optimization
Info: 465 nets with fixed/cover wires excluded.
Info: 465 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:27:32.8/0:38:13.5 (3.9), mem = 3890.2M
(I,S,L,T): WC_VIEW: 51.9559, 34.1223, 1.98821, 88.0664
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     7|   104|    -0.08|     5|     5|    -0.01|     0|     0|     0|     0|    -1.20|   -36.05|       0|       0|       0|  98.56|          |         |
|     6|    91|    -0.05|     5|     5|    -0.01|     0|     0|     0|     0|    -1.20|   -36.05|       0|       0|       4|  98.56| 0:00:00.0|  4365.2M|
|     6|    91|    -0.05|     5|     5|    -0.01|     0|     0|     0|     0|    -1.20|   -36.05|       0|       0|       0|  98.56| 0:00:00.0|  4365.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 465 constrained nets 
Layer 7 has 523 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:02.8 real=0:00:01.0 mem=4365.2M) ***

*** Starting refinePlace (2:27:42 mem=4365.2M) ***
Total net bbox length = 5.330e+05 (2.341e+05 2.989e+05) (ext = 2.440e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 4368.3MB
Summary Report:
Instances move: 0 (out of 39726 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.330e+05 (2.341e+05 2.989e+05) (ext = 2.440e+04)
Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 4368.3MB
*** Finished refinePlace (2:27:46 mem=4368.3M) ***
Finished re-routing un-routed nets (0:00:00.0 4368.3M)


Density : 0.9856
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:06.0 real=0:00:04.0 mem=4368.3M) ***
(I,S,L,T): WC_VIEW: 51.9531, 34.1225, 1.98823, 88.0639
*** DrvOpt [finish] : cpu/real = 0:00:15.2/0:00:10.8 (1.4), totSession cpu/real = 2:27:48.0/0:38:24.3 (3.8), mem = 4160.4M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=3826.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=3826.4M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=3907.8M
** Profile ** DRVs :  cpu=0:00:01.6, mem=3906.3M

------------------------------------------------------------
     Summary (cpu=0.26min real=0.18min mem=3826.4M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.205  | -1.205  | -0.320  | -0.379  |
|           TNS (ns):| -36.049 | -33.625 | -2.045  | -0.379  |
|    Violating Paths:|   488   |   463   |   24    |    1    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.006   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.520%
       (98.562% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3906.3M
**optDesign ... cpu = 0:00:51, real = 0:00:27, mem = 3174.8M, totSessionCpu=2:27:50 **
*** Timing NOT met, worst failing slack is -1.205
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 465 nets with fixed/cover wires excluded.
Info: 465 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:27:50.8/0:38:25.7 (3.8), mem = 3826.3M
(I,S,L,T): WC_VIEW: 51.9531, 34.1225, 1.98823, 88.0639
*info: 465 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
*info: 465 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.205 TNS Slack -36.048 Density 98.56
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.379| -0.379|
|reg2cgate |-0.320| -2.045|
|reg2reg   |-1.205|-33.624|
|HEPG      |-1.205|-35.669|
|All Paths |-1.205|-36.048|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.320ns TNS -2.045ns; reg2reg* WNS -1.205ns TNS -33.625ns; HEPG WNS -1.205ns TNS -33.625ns; all paths WNS -1.205ns TNS -36.049ns; Real time 0:02:35
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.205|   -1.205| -35.669|  -36.048|    98.56%|   0:00:00.0| 4037.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.199|   -1.199| -35.543|  -35.922|    98.56%|   0:00:02.0| 4342.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.199|   -1.199| -35.501|  -35.881|    98.56%|   0:00:01.0| 4359.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.199|   -1.199| -35.485|  -35.864|    98.56%|   0:00:00.0| 4359.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.199|   -1.199| -35.485|  -35.864|    98.56%|   0:00:01.0| 4359.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.199|   -1.199| -35.481|  -35.860|    98.56%|   0:00:00.0| 4359.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.199|   -1.199| -35.456|  -35.835|    98.56%|   0:00:00.0| 4359.7M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -1.199|   -1.199| -35.353|  -35.732|    98.56%|   0:00:00.0| 4359.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.199|   -1.199| -35.263|  -35.642|    98.56%|   0:00:00.0| 4359.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.199|   -1.199| -35.224|  -35.604|    98.56%|   0:00:00.0| 4364.8M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -1.199|   -1.199| -35.146|  -35.525|    98.56%|   0:00:01.0| 4374.9M|   WC_VIEW|reg2cgate| core1_inst/ofifo_inst/col_idx_0__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -1.199|   -1.199| -35.028|  -35.408|    98.56%|   0:00:00.0| 4374.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.199|   -1.199| -35.001|  -35.381|    98.56%|   0:00:00.0| 4374.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.199|   -1.199| -34.998|  -35.377|    98.56%|   0:00:00.0| 4374.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.199|   -1.199| -34.990|  -35.369|    98.56%|   0:00:00.0| 4374.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.199|   -1.199| -34.647|  -35.026|    98.56%|   0:00:00.0| 4376.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.199|   -1.199| -33.903|  -34.282|    98.56%|   0:00:01.0| 4376.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.199|   -1.199| -33.570|  -33.950|    98.56%|   0:00:00.0| 4376.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.199|   -1.199| -33.326|  -33.705|    98.56%|   0:00:01.0| 4376.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.199|   -1.199| -33.295|  -33.674|    98.56%|   0:00:00.0| 4376.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.199|   -1.199| -33.074|  -33.454|    98.56%|   0:00:00.0| 4381.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.199|   -1.199| -32.802|  -33.181|    98.56%|   0:00:01.0| 4381.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_0__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.199|   -1.199| -32.802|  -33.181|    98.56%|   0:00:00.0| 4381.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_0__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.199|   -1.199| -32.722|  -33.101|    98.56%|   0:00:00.0| 4381.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_1_/D                       |
|  -1.199|   -1.199| -32.717|  -33.096|    98.56%|   0:00:00.0| 4381.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_1_/D                       |
|  -1.199|   -1.199| -32.717|  -33.096|    98.56%|   0:00:00.0| 4381.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.7 real=0:00:09.0 mem=4381.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:20.8 real=0:00:09.0 mem=4381.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.379| -0.379|
|reg2cgate |-0.320| -0.922|
|reg2reg   |-1.199|-31.795|
|HEPG      |-1.199|-32.717|
|All Paths |-1.199|-33.096|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.320ns TNS -0.922ns; reg2reg* WNS -1.199ns TNS -31.795ns; HEPG WNS -1.199ns TNS -31.795ns; all paths WNS -1.199ns TNS -33.097ns; Real time 0:02:44
** GigaOpt Optimizer WNS Slack -1.199 TNS Slack -33.096 Density 98.56
*** Starting refinePlace (2:28:24 mem=4381.9M) ***
Total net bbox length = 5.330e+05 (2.341e+05 2.989e+05) (ext = 2.440e+04)
Density distribution unevenness ratio = 0.642%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4403.1MB
Summary Report:
Instances move: 0 (out of 39721 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.330e+05 (2.341e+05 2.989e+05) (ext = 2.440e+04)
Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 4403.1MB
*** Finished refinePlace (2:28:28 mem=4403.1M) ***
Finished re-routing un-routed nets (0:00:00.0 4403.1M)


Density : 0.9856
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.0 real=0:00:03.0 mem=4403.1M) ***
** GigaOpt Optimizer WNS Slack -1.199 TNS Slack -33.096 Density 98.56
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.379| -0.379|
|reg2cgate |-0.320| -0.922|
|reg2reg   |-1.199|-31.795|
|HEPG      |-1.199|-32.717|
|All Paths |-1.199|-33.096|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 465 constrained nets 
Layer 7 has 516 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:27.1 real=0:00:14.0 mem=4403.1M) ***

(I,S,L,T): WC_VIEW: 51.9594, 34.1012, 1.98984, 88.0505
*** SetupOpt [finish] : cpu/real = 0:00:38.9/0:00:24.8 (1.6), totSession cpu/real = 2:28:29.7/0:38:50.5 (3.8), mem = 4193.6M
End: GigaOpt Optimization in TNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 465 nets with fixed/cover wires excluded.
Info: 465 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:28:30.0/0:38:50.8 (3.8), mem = 3833.6M
(I,S,L,T): WC_VIEW: 51.9594, 34.1012, 1.98984, 88.0505
*info: 465 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
*info: 465 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.199 TNS Slack -33.096 Density 98.56
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.379| -0.379|
|reg2cgate |-0.320| -0.922|
|reg2reg   |-1.199|-31.795|
|HEPG      |-1.199|-32.717|
|All Paths |-1.199|-33.096|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.320ns TNS -0.922ns; reg2reg* WNS -1.199ns TNS -31.795ns; HEPG WNS -1.199ns TNS -31.795ns; all paths WNS -1.199ns TNS -33.097ns; Real time 0:02:59
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.199|   -1.199| -32.717|  -33.096|    98.56%|   0:00:01.0| 4045.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.160|   -1.160| -32.401|  -32.780|    98.55%|   0:00:04.0| 4377.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.147|   -1.147| -32.156|  -32.535|    98.55%|   0:00:01.0| 4377.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.138|   -1.138| -32.081|  -32.461|    98.55%|   0:00:01.0| 4396.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.138|   -1.138| -32.059|  -32.438|    98.55%|   0:00:00.0| 4396.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.131|   -1.131| -31.917|  -32.296|    98.55%|   0:00:01.0| 4396.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.128|   -1.128| -31.848|  -32.227|    98.54%|   0:00:01.0| 4396.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.127|   -1.127| -31.845|  -32.224|    98.54%|   0:00:00.0| 4396.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.127|   -1.127| -31.843|  -32.222|    98.54%|   0:00:01.0| 4396.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.119|   -1.119| -31.654|  -32.034|    98.54%|   0:00:00.0| 4396.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.117|   -1.117| -31.543|  -31.923|    98.54%|   0:00:01.0| 4396.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.110|   -1.110| -31.480|  -31.860|    98.54%|   0:00:00.0| 4396.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.110|   -1.110| -31.478|  -31.858|    98.54%|   0:00:00.0| 4396.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.108|   -1.108| -31.374|  -31.753|    98.54%|   0:00:01.0| 4396.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.101|   -1.101| -31.297|  -31.676|    98.54%|   0:00:00.0| 4396.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.101|   -1.101| -31.297|  -31.676|    98.54%|   0:00:00.0| 4396.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.098|   -1.098| -31.097|  -31.476|    98.54%|   0:00:01.0| 4396.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.094|   -1.094| -31.003|  -31.383|    98.54%|   0:00:01.0| 4415.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.092|   -1.092| -30.972|  -31.351|    98.54%|   0:00:01.0| 4415.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.089|   -1.089| -30.955|  -31.335|    98.54%|   0:00:00.0| 4415.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.087|   -1.087| -30.933|  -31.313|    98.54%|   0:00:01.0| 4415.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.087|   -1.087| -30.927|  -31.306|    98.54%|   0:00:00.0| 4415.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.086|   -1.086| -30.775|  -31.154|    98.53%|   0:00:00.0| 4415.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.084|   -1.084| -30.742|  -31.121|    98.53%|   0:00:01.0| 4415.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.080|   -1.080| -30.693|  -31.072|    98.53%|   0:00:00.0| 4415.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.076|   -1.076| -30.643|  -31.023|    98.53%|   0:00:01.0| 4415.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.074|   -1.074| -30.517|  -30.896|    98.53%|   0:00:00.0| 4415.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.071|   -1.071| -30.486|  -30.866|    98.53%|   0:00:01.0| 4415.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.070|   -1.070| -30.422|  -30.802|    98.53%|   0:00:01.0| 4415.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.067|   -1.067| -30.395|  -30.775|    98.53%|   0:00:01.0| 4415.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.066|   -1.066| -30.380|  -30.759|    98.53%|   0:00:00.0| 4415.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.063|   -1.063| -30.307|  -30.686|    98.53%|   0:00:01.0| 4415.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.062|   -1.062| -30.254|  -30.634|    98.53%|   0:00:00.0| 4415.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.060|   -1.060| -30.227|  -30.606|    98.53%|   0:00:00.0| 4415.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.060|   -1.060| -30.225|  -30.604|    98.53%|   0:00:01.0| 4403.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.059|   -1.059| -30.197|  -30.576|    98.50%|   0:00:02.0| 4403.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.059|   -1.059| -30.190|  -30.569|    98.50%|   0:00:00.0| 4403.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 42478
End delay calculation. (MEM=4.30078 CPU=0:00:05.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4.30078 CPU=0:00:08.2 REAL=0:00:02.0)
Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
*** QThread Job [finish] : cpu/real = 0:00:13.2/0:00:03.9 (3.4), mem = 0.0M

_______________________________________________________________________
skewClock sized 0 and inserted 15 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.763|   -0.763| -30.791|  -36.812|    98.50%|   0:00:10.0| 4447.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 15 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.558|   -1.096| -21.980|  -36.410|    98.50%|   0:00:06.0| 4475.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.550|   -1.096| -22.842|  -37.273|    98.49%|   0:00:00.0| 4477.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.539|   -1.096| -22.767|  -37.197|    98.49%|   0:00:01.0| 4477.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -0.534|   -1.096| -22.650|  -37.080|    98.49%|   0:00:00.0| 4477.9M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -0.534|   -1.096| -22.624|  -37.054|    98.49%|   0:00:00.0| 4477.9M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -0.534|   -1.096| -22.624|  -37.054|    98.49%|   0:00:00.0| 4477.9M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:18 real=0:00:42.0 mem=4477.9M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.530|   -1.096| -20.764|  -37.054|    98.49%|   0:00:00.0| 4477.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -0.523|   -1.096| -20.562|  -36.869|    98.49%|   0:00:03.0| 4500.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -0.523|   -1.096| -20.560|  -36.867|    98.49%|   0:00:01.0| 4500.0M|   WC_VIEW|  default| normalizer_inst/sum_reg_11_/Q                      |
|  -0.523|   -1.096| -20.560|  -36.867|    98.49%|   0:00:01.0| 4500.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:21.4 real=0:00:05.0 mem=4500.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.096|   -1.096| -14.430|  -36.867|    98.49%|   0:00:00.0| 4500.0M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -0.860|   -0.860| -14.194|  -36.630|    98.49%|   0:00:00.0| 4500.0M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -0.849|   -0.849| -14.183|  -36.620|    98.49%|   0:00:00.0| 4500.0M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -0.849|   -0.849| -14.183|  -36.620|    98.49%|   0:00:00.0| 4500.0M|   WC_VIEW|  default| psum_norm_1[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=4500.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:40 real=0:00:47.0 mem=4500.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.849|-14.183|
|reg2cgate |-0.534| -1.877|
|reg2reg   |-0.523|-20.560|
|HEPG      |-0.534|-22.437|
|All Paths |-0.849|-36.620|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.534ns TNS -1.877ns; reg2reg* WNS -0.523ns TNS -20.560ns; HEPG WNS -0.534ns TNS -20.560ns; all paths WNS -0.849ns TNS -36.620ns; Real time 0:03:46
** GigaOpt Optimizer WNS Slack -0.849 TNS Slack -36.620 Density 98.49
*** Starting refinePlace (2:31:22 mem=4500.0M) ***
Total net bbox length = 5.340e+05 (2.348e+05 2.992e+05) (ext = 2.461e+04)
Density distribution unevenness ratio = 0.669%
Density distribution unevenness ratio = 3.873%
Move report: Timing Driven Placement moves 69575 insts, mean move: 11.89 um, max move: 158.40 um
	Max move on inst (core2_inst/psum_mem_instance/U870): (321.60, 91.00) --> (328.80, 242.20)
	Runtime: CPU: 0:00:36.6 REAL: 0:00:12.0 MEM: 4553.4MB
Move report: Detail placement moves 67873 insts, mean move: 14.49 um, max move: 225.80 um
	Max move on inst (FILLER__2_4262): (434.20, 227.80) --> (449.40, 17.20)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 4578.4MB
Summary Report:
Instances move: 39617 (out of 39733 movable)
Instances flipped: 76
Mean displacement: 15.88 um
Max displacement: 231.60 um (Instance: normalizer_inst/U12078) (529.6, 236.8) -> (517.6, 17.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 9.194e+05 (3.693e+05 5.501e+05) (ext = 2.502e+04)
Runtime: CPU: 0:00:39.5 REAL: 0:00:14.0 MEM: 4578.4MB
*** Finished refinePlace (2:32:02 mem=4578.4M) ***
Finished re-routing un-routed nets (0:00:01.0 4578.4M)


Density : 0.9855
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:51.1 real=0:00:19.0 mem=4578.4M) ***
** GigaOpt Optimizer WNS Slack -3.272 TNS Slack -121.921 Density 98.55
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.834| -14.339|
|reg2cgate |-0.569|  -2.669|
|reg2reg   |-3.272|-104.913|
|HEPG      |-3.272|-107.582|
|All Paths |-3.272|-121.921|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -0.569ns TNS -2.669ns; reg2reg* WNS -3.272ns TNS -104.913ns; HEPG WNS -3.272ns TNS -104.913ns; all paths WNS -3.272ns TNS -121.921ns; Real time 0:04:05
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.272|   -3.272|-107.582| -121.921|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -3.145|   -3.145|-106.488| -120.827|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.040|   -3.040|-105.853| -120.192|    98.55%|   0:00:01.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.019|   -3.019|-104.449| -118.788|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -3.010|   -3.010|-104.341| -118.680|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -3.000|   -3.000|-103.642| -117.981|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.968|   -2.968|-103.234| -117.573|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.855|   -2.855|-103.010| -117.349|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.843|   -2.843|-102.984| -117.323|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.737|   -2.737|-101.600| -115.939|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.728|   -2.728|-101.077| -115.416|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.699|   -2.699|-100.815| -115.154|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.670|   -2.670|-100.251| -114.590|    98.55%|   0:00:01.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.661|   -2.661|-100.113| -114.452|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.620|   -2.620| -99.986| -114.325|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.612|   -2.612| -99.793| -114.132|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.592|   -2.592| -99.662| -114.001|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.572|   -2.572| -98.191| -112.530|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.527|   -2.527| -98.103| -112.442|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.516|   -2.516| -97.902| -112.241|    98.55%|   0:00:01.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.501|   -2.501| -97.871| -112.210|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.461|   -2.461| -97.723| -112.062|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.445|   -2.445| -97.707| -112.046|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.430|   -2.430| -97.429| -111.768|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.423|   -2.423| -97.423| -111.761|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.415|   -2.415| -97.415| -111.754|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.395|   -2.395| -97.338| -111.677|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.383|   -2.383| -96.785| -111.124|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.373|   -2.373| -96.559| -110.898|    98.55%|   0:00:01.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.367|   -2.367| -96.491| -110.830|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.363|   -2.363| -96.560| -110.899|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.357|   -2.357| -96.511| -110.850|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.349|   -2.349| -96.501| -110.840|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.335|   -2.335| -96.482| -110.821|    98.55%|   0:00:01.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.330|   -2.330| -96.477| -110.816|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.321|   -2.321| -96.429| -110.768|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.312|   -2.312| -96.360| -110.699|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.306|   -2.306| -95.859| -110.198|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.298|   -2.298| -95.519| -109.858|    98.54%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.280|   -2.280| -95.334| -109.673|    98.54%|   0:00:01.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.252|   -2.252| -95.299| -109.638|    98.54%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.227|   -2.227| -95.239| -109.578|    98.54%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.223|   -2.223| -95.257| -109.596|    98.54%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.223|   -2.223| -94.966| -109.305|    98.54%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.203|   -2.203| -94.941| -109.280|    98.54%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.202|   -2.202| -94.600| -108.939|    98.54%|   0:00:01.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.188|   -2.188| -94.535| -108.874|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.178|   -2.178| -94.480| -108.819|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.169|   -2.169| -94.460| -108.799|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.161|   -2.161| -94.425| -108.764|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.154|   -2.154| -93.119| -107.458|    98.55%|   0:00:01.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.154|   -2.154| -93.043| -107.382|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.150|   -2.150| -93.019| -107.358|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.150|   -2.150| -92.907| -107.245|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.141|   -2.141| -92.814| -107.153|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.139|   -2.139| -92.786| -107.125|    98.55%|   0:00:01.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.131|   -2.131| -92.752| -107.090|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.120|   -2.120| -92.696| -107.035|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.111|   -2.111| -92.530| -106.869|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.102|   -2.102| -92.520| -106.859|    98.55%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.098|   -2.098| -92.516| -106.855|    98.55%|   0:00:01.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.090|   -2.090| -92.490| -106.829|    98.56%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.088|   -2.088| -92.451| -106.790|    98.56%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.088|   -2.088| -92.393| -106.732|    98.56%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.081|   -2.081| -92.335| -106.674|    98.56%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.074|   -2.074| -92.122| -106.461|    98.56%|   0:00:01.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.074|   -2.074| -91.844| -106.183|    98.56%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.065|   -2.065| -91.784| -106.123|    98.56%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.061|   -2.061| -91.640| -105.979|    98.56%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.061|   -2.061| -91.569| -105.908|    98.56%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.051|   -2.051| -91.490| -105.829|    98.56%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.045|   -2.045| -91.469| -105.808|    98.56%|   0:00:01.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.035|   -2.035| -91.409| -105.748|    98.56%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.035|   -2.035| -91.405| -105.744|    98.56%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.028|   -2.028| -91.373| -105.712|    98.56%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.022|   -2.022| -91.337| -105.676|    98.56%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.013|   -2.013| -91.323| -105.662|    98.56%|   0:00:01.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.007|   -2.007| -91.285| -105.624|    98.56%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.998|   -1.998| -91.254| -105.593|    98.56%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.997|   -1.997| -90.914| -105.253|    98.56%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.991|   -1.991| -90.909| -105.248|    98.56%|   0:00:01.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.991|   -1.991| -90.839| -105.178|    98.56%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.987|   -1.987| -90.820| -105.159|    98.56%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.984|   -1.984| -90.799| -105.137|    98.56%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.980|   -1.980| -90.795| -105.134|    98.56%|   0:00:01.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.980|   -1.980| -90.780| -105.118|    98.56%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.974|   -1.974| -90.778| -105.117|    98.56%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.974|   -1.974| -90.666| -105.006|    98.56%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.971|   -1.971| -90.642| -104.981|    98.56%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.971|   -1.971| -90.487| -104.826|    98.56%|   0:00:01.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.962|   -1.962| -90.456| -104.795|    98.56%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.959|   -1.959| -90.451| -104.790|    98.56%|   0:00:00.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.959|   -1.959| -90.059| -104.398|    98.56%|   0:00:01.0| 4578.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 4 and inserted 46 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.821|   -2.464| -66.755| -114.483|    98.56%|   0:00:08.0| 4568.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.809|   -2.464| -66.732| -114.460|    98.56%|   0:00:00.0| 4568.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.798|   -2.464| -66.664| -114.392|    98.56%|   0:00:00.0| 4568.4M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.795|   -2.464| -66.545| -114.273|    98.56%|   0:00:00.0| 4568.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.785|   -2.464| -66.426| -114.155|    98.57%|   0:00:00.0| 4568.4M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.780|   -2.464| -66.354| -114.083|    98.56%|   0:00:00.0| 4568.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.778|   -2.464| -66.349| -114.077|    98.56%|   0:00:00.0| 4568.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 17 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.710|   -2.954| -59.107| -116.439|    98.56%|   0:00:06.0| 4567.4M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.710|   -2.954| -59.107| -116.439|    98.56%|   0:00:00.0| 4567.4M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:59.0 real=0:00:31.0 mem=4567.4M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.593|   -2.954| -55.762| -116.439|    98.56%|   0:00:00.0| 4567.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.593|   -2.954| -55.762| -116.439|    98.56%|   0:00:01.0| 4567.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:01.0 mem=4567.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.954|   -2.954| -57.332| -116.439|    98.56%|   0:00:01.0| 4567.4M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -2.945|   -2.945| -57.323| -116.430|    98.56%|   0:00:00.0| 4567.4M|   WC_VIEW|  default| psum_norm_1[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=4567.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:02 real=0:00:33.0 mem=4567.4M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.945| -57.323|
|reg2cgate |-0.710|  -3.345|
|reg2reg   |-0.593| -55.762|
|HEPG      |-0.710| -59.107|
|All Paths |-2.945|-116.430|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS -0.710ns TNS -3.345ns; reg2reg* WNS -0.593ns TNS -55.763ns; HEPG WNS -0.710ns TNS -55.763ns; all paths WNS -2.945ns TNS -116.431ns; Real time 0:04:39
** GigaOpt Optimizer WNS Slack -2.945 TNS Slack -116.430 Density 98.56
*** Starting refinePlace (2:33:17 mem=4567.4M) ***
Total net bbox length = 9.216e+05 (3.704e+05 5.512e+05) (ext = 2.502e+04)
Density distribution unevenness ratio = 1.141%
Density distribution unevenness ratio = 3.405%
Move report: Timing Driven Placement moves 69487 insts, mean move: 10.23 um, max move: 225.20 um
	Max move on inst (normalizer_inst/U10913): (390.00, 17.20) --> (377.20, 229.60)
	Runtime: CPU: 0:00:37.2 REAL: 0:00:12.0 MEM: 4639.2MB
Move report: Detail placement moves 67812 insts, mean move: 10.99 um, max move: 223.00 um
	Max move on inst (normalizer_inst/U10913): (377.20, 229.60) --> (354.00, 429.40)
	Runtime: CPU: 0:00:08.8 REAL: 0:00:05.0 MEM: 4639.2MB
Summary Report:
Instances move: 39580 (out of 39793 movable)
Instances flipped: 131
Mean displacement: 9.10 um
Max displacement: 448.20 um (Instance: normalizer_inst/U10913) (390, 17.2) -> (354, 429.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 9.016e+05 (2.962e+05 6.054e+05) (ext = 2.468e+04)
Runtime: CPU: 0:00:46.1 REAL: 0:00:17.0 MEM: 4639.2MB
*** Finished refinePlace (2:34:03 mem=4639.2M) ***
Finished re-routing un-routed nets (0:00:00.8 4639.2M)


Density : 0.9864
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:56.0 real=0:00:22.0 mem=4639.2M) ***
** GigaOpt Optimizer WNS Slack -2.928 TNS Slack -124.321 Density 98.64
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.923|   -2.928| -66.997| -124.321|    98.64%|   0:00:00.0| 4639.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -0.707|   -2.928| -66.507| -123.831|    98.64%|   0:00:01.0| 4639.2M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=4639.2M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.627|   -2.928| -62.284| -123.831|    98.64%|   0:00:00.0| 4639.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -0.586|   -2.928| -62.057| -123.604|    98.64%|   0:00:01.0| 4639.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=4639.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.928|   -2.928| -57.324| -123.604|    98.64%|   0:00:00.0| 4639.2M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -2.928|   -2.928| -57.324| -123.604|    98.64%|   0:00:01.0| 4639.2M|   WC_VIEW|  default| psum_norm_1[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=4639.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.7 real=0:00:03.0 mem=4639.2M) ***
*** Starting refinePlace (2:34:17 mem=4639.2M) ***
Total net bbox length = 9.010e+05 (2.962e+05 6.048e+05) (ext = 2.468e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 4639.2MB
Summary Report:
Instances move: 0 (out of 39790 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.010e+05 (2.962e+05 6.048e+05) (ext = 2.468e+04)
Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 4639.2MB
*** Finished refinePlace (2:34:19 mem=4639.2M) ***
Finished re-routing un-routed nets (0:00:00.0 4639.2M)


Density : 0.9864
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.3 real=0:00:03.0 mem=4639.2M) ***
** GigaOpt Optimizer WNS Slack -2.928 TNS Slack -123.604 Density 98.64
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.928| -57.324|
|reg2cgate |-0.707|  -4.223|
|reg2reg   |-0.586| -62.057|
|HEPG      |-0.707| -66.280|
|All Paths |-2.928|-123.604|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 558 constrained nets 
Layer 7 has 410 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:05:40 real=0:02:09 mem=4639.2M) ***

(I,S,L,T): WC_VIEW: 52.2741, 45.2002, 1.99048, 99.4648
*** SetupOpt [finish] : cpu/real = 0:05:51.4/0:02:20.3 (2.5), totSession cpu/real = 2:34:21.4/0:41:11.2 (3.7), mem = 4429.7M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 465 nets with fixed/cover wires excluded.
Info: 558 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:34:21.7/0:41:11.5 (3.7), mem = 4007.7M
(I,S,L,T): WC_VIEW: 52.2741, 45.2002, 1.99048, 99.4648
*info: 558 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
*info: 465 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -2.928 TNS Slack -123.604 Density 98.64
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.928| -57.324|
|reg2cgate |-0.707|  -4.223|
|reg2reg   |-0.586| -62.057|
|HEPG      |-0.707| -66.280|
|All Paths |-2.928|-123.604|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.707ns TNS -4.223ns; reg2reg* WNS -0.586ns TNS -62.058ns; HEPG WNS -0.707ns TNS -62.058ns; all paths WNS -2.928ns TNS -123.604ns; Real time 0:05:20
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.707|   -2.928| -66.280| -123.604|    98.64%|   0:00:01.0| 4219.2M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -0.697|   -2.928| -65.408| -122.732|    98.64%|   0:00:01.0| 4548.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -0.697|   -2.928| -65.382| -122.706|    98.64%|   0:00:00.0| 4548.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.697|   -2.928| -64.910| -122.234|    98.64%|   0:00:00.0| 4587.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -0.697|   -2.928| -64.886| -122.210|    98.64%|   0:00:00.0| 4587.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -0.697|   -2.928| -64.870| -122.194|    98.64%|   0:00:00.0| 4587.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -0.697|   -2.928| -64.828| -122.152|    98.64%|   0:00:01.0| 4587.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -0.697|   -2.928| -64.825| -122.149|    98.64%|   0:00:00.0| 4587.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -0.697|   -2.928| -64.593| -121.918|    98.64%|   0:00:00.0| 4587.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -0.697|   -2.928| -64.477| -121.801|    98.64%|   0:00:00.0| 4587.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_0_/D                       |
|  -0.697|   -2.928| -64.398| -121.722|    98.64%|   0:00:00.0| 4587.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_1_/D                       |
|  -0.697|   -2.928| -64.290| -121.614|    98.64%|   0:00:01.0| 4587.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -0.697|   -2.928| -63.633| -120.958|    98.64%|   0:00:00.0| 4606.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__3__9_/D               |
|  -0.697|   -2.928| -59.797| -117.121|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__3__9_/D               |
|  -0.697|   -2.928| -58.223| -115.547|    98.64%|   0:00:01.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__3__9_/D               |
|  -0.697|   -2.928| -57.660| -114.984|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__3__9_/D               |
|  -0.697|   -2.928| -57.550| -114.874|    98.64%|   0:00:01.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__10_/D              |
|  -0.697|   -2.928| -57.347| -114.671|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__1__2_/D               |
|  -0.697|   -2.928| -57.177| -114.502|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__1__7_/D               |
|  -0.697|   -2.928| -57.040| -114.364|    98.64%|   0:00:01.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__4__6_/D               |
|  -0.697|   -2.928| -56.414| -113.738|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__3__2_/D               |
|  -0.697|   -2.928| -56.357| -113.681|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__3__2_/D               |
|  -0.697|   -2.928| -55.801| -113.125|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__6__6_/D               |
|  -0.697|   -2.928| -55.778| -113.103|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__6__6_/D               |
|  -0.697|   -2.928| -55.250| -112.574|    98.64%|   0:00:01.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__1__8_/D               |
|  -0.697|   -2.928| -54.485| -111.809|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__2__4_/D               |
|  -0.697|   -2.928| -53.949| -111.273|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__1__4_/D               |
|  -0.697|   -2.928| -53.932| -111.256|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__1__4_/D               |
|  -0.697|   -2.928| -53.811| -111.135|    98.64%|   0:00:01.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__0__10_/D              |
|  -0.697|   -2.928| -53.667| -110.991|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -0.697|   -2.928| -53.583| -110.907|    98.64%|   0:00:01.0| 4663.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -0.697|   -2.928| -53.294| -110.618|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -0.697|   -2.928| -53.289| -110.613|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -0.697|   -2.928| -53.220| -110.544|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__0__10_/D              |
|  -0.697|   -2.928| -53.070| -110.394|    98.64%|   0:00:01.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__0__10_/D              |
|  -0.697|   -2.928| -52.516| -109.841|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.697|   -2.928| -52.475| -109.799|    98.64%|   0:00:01.0| 4663.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.697|   -2.928| -51.334| -108.658|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__1__3_/D               |
|  -0.697|   -2.928| -51.290| -108.614|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__1__3_/D               |
|  -0.697|   -2.928| -51.251| -108.575|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__1__3_/D               |
|  -0.697|   -2.928| -50.608| -107.932|    98.64%|   0:00:01.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__10_/D              |
|  -0.697|   -2.928| -50.572| -107.896|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__10_/D              |
|  -0.697|   -2.928| -50.128| -107.452|    98.64%|   0:00:01.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__6__4_/D               |
|  -0.697|   -2.928| -50.103| -107.427|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__6__4_/D               |
|  -0.697|   -2.928| -49.212| -106.536|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__0__4_/D               |
|  -0.697|   -2.928| -49.193| -106.517|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__0__4_/D               |
|  -0.697|   -2.928| -49.161| -106.485|    98.64%|   0:00:01.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__0__4_/D               |
|  -0.697|   -2.928| -48.343| -105.668|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -0.697|   -2.928| -48.304| -105.628|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -0.697|   -2.928| -48.208| -105.532|    98.64%|   0:00:01.0| 4663.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.697|   -2.928| -48.172| -105.496|    98.64%|   0:00:01.0| 4663.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -0.697|   -2.928| -48.169| -105.493|    98.64%|   0:00:01.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__5_/D               |
|  -0.697|   -2.928| -48.162| -105.486|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__5_/D               |
|  -0.697|   -2.928| -48.161| -105.485|    98.64%|   0:00:00.0| 4663.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__5_/D               |
|  -0.697|   -2.928| -48.098| -105.422|    98.64%|   0:00:00.0| 4671.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.697|   -2.928| -48.096| -105.420|    98.64%|   0:00:01.0| 4679.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -0.697|   -2.928| -48.096| -105.420|    98.64%|   0:00:00.0| 4679.3M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:47.6 real=0:00:20.0 mem=4679.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:47.7 real=0:00:20.0 mem=4679.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.928| -57.324|
|reg2cgate |-0.697|  -2.848|
|reg2reg   |-0.582| -45.248|
|HEPG      |-0.697| -48.096|
|All Paths |-2.928|-105.420|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.697ns TNS -2.848ns; reg2reg* WNS -0.582ns TNS -45.248ns; HEPG WNS -0.697ns TNS -45.248ns; all paths WNS -2.928ns TNS -105.420ns; Real time 0:05:40
** GigaOpt Optimizer WNS Slack -2.928 TNS Slack -105.420 Density 98.64
*** Starting refinePlace (2:35:22 mem=4679.3M) ***
Total net bbox length = 9.010e+05 (2.962e+05 6.048e+05) (ext = 2.468e+04)
Density distribution unevenness ratio = 1.035%
Density distribution unevenness ratio = 3.620%
Move report: Timing Driven Placement moves 69434 insts, mean move: 10.28 um, max move: 221.80 um
	Max move on inst (normalizer_inst/U11784): (345.20, 429.40) --> (376.20, 238.60)
	Runtime: CPU: 0:00:39.2 REAL: 0:00:16.0 MEM: 4679.3MB
Move report: Detail placement moves 67991 insts, mean move: 13.42 um, max move: 441.20 um
	Max move on inst (FILLER__1_1165): (458.40, 11.80) --> (478.40, 433.00)
	Runtime: CPU: 0:00:09.3 REAL: 0:00:06.0 MEM: 4635.3MB
Summary Report:
Instances move: 39548 (out of 39788 movable)
Instances flipped: 71
Mean displacement: 13.36 um
Max displacement: 452.60 um (Instance: normalizer_inst/FE_OFC543_n7373) (444, 15.4) -> (479, 433)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 9.153e+05 (3.452e+05 5.702e+05) (ext = 2.431e+04)
Runtime: CPU: 0:00:48.7 REAL: 0:00:22.0 MEM: 4635.3MB
*** Finished refinePlace (2:36:10 mem=4635.3M) ***
Finished re-routing un-routed nets (0:00:00.9 4635.3M)


Density : 0.9864
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:01:00 real=0:00:28.0 mem=4635.3M) ***
** GigaOpt Optimizer WNS Slack -2.909 TNS Slack -327.592 Density 98.64
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.169|   -2.909|-261.000| -327.592|    98.64%|   0:00:00.0| 4635.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.140|   -2.909|-260.757| -327.349|    98.64%|   0:00:01.0| 4635.3M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_5__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -1.109|   -2.909|-258.545| -325.137|    98.64%|   0:00:00.0| 4635.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.072|   -2.909|-258.509| -325.101|    98.64%|   0:00:00.0| 4635.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.059|   -2.909|-258.465| -325.057|    98.64%|   0:00:00.0| 4635.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.028|   -2.909|-258.349| -324.941|    98.64%|   0:00:00.0| 4635.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.012|   -2.909|-258.289| -324.880|    98.64%|   0:00:00.0| 4635.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -0.997|   -2.909|-256.301| -322.892|    98.64%|   0:00:01.0| 4635.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -0.997|   -2.909|-256.191| -322.783|    98.64%|   0:00:00.0| 4635.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -0.990|   -2.909|-256.164| -322.756|    98.64%|   0:00:00.0| 4635.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -0.970|   -2.909|-256.039| -322.631|    98.64%|   0:00:00.0| 4635.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -0.962|   -2.909|-256.000| -322.592|    98.64%|   0:00:00.0| 4635.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -0.950|   -2.909|-255.396| -321.988|    98.64%|   0:00:01.0| 4635.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -0.922|   -2.909|-254.074| -320.666|    98.64%|   0:00:00.0| 4635.3M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_4__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -0.855|   -2.909|-252.180| -318.771|    98.64%|   0:00:00.0| 4635.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -0.832|   -2.909|-251.469| -318.061|    98.64%|   0:00:00.0| 4635.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -0.822|   -2.909|-250.336| -316.928|    98.64%|   0:00:00.0| 4635.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -0.814|   -2.909|-250.327| -316.919|    98.64%|   0:00:01.0| 4635.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -0.812|   -2.909|-249.128| -315.720|    98.64%|   0:00:00.0| 4635.3M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.812|   -2.909|-249.128| -315.720|    98.64%|   0:00:00.0| 4635.3M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.0 real=0:00:04.0 mem=4635.3M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.763|   -2.909|-233.384| -315.720|    98.64%|   0:00:01.0| 4635.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -0.757|   -2.909|-232.879| -315.107|    98.64%|   0:00:00.0| 4635.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.750|   -2.909|-232.850| -315.077|    98.64%|   0:00:01.0| 4635.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.750|   -2.909|-231.025| -312.773|    98.64%|   0:00:00.0| 4635.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.750|   -2.909|-231.025| -312.774|    98.64%|   0:00:00.0| 4635.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:02.0 mem=4635.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.1 real=0:00:06.0 mem=4635.3M) ***
** GigaOpt Optimizer WNS Slack -2.909 TNS Slack -312.774 Density 98.64
*** Starting refinePlace (2:36:30 mem=4635.3M) ***
Total net bbox length = 9.150e+05 (3.451e+05 5.699e+05) (ext = 2.431e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.7 REAL: 0:00:01.0 MEM: 4635.3MB
Summary Report:
Instances move: 0 (out of 39783 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.150e+05 (3.451e+05 5.699e+05) (ext = 2.431e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4635.3MB
*** Finished refinePlace (2:36:33 mem=4635.3M) ***
Finished re-routing un-routed nets (0:00:00.0 4635.3M)


Density : 0.9864
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:04.0 mem=4635.3M) ***
** GigaOpt Optimizer WNS Slack -2.909 TNS Slack -312.774 Density 98.64
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.909| -67.265|
|reg2cgate |-0.812| -15.156|
|reg2reg   |-0.750|-231.025|
|HEPG      |-0.812|-246.182|
|All Paths |-2.909|-312.774|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 558 constrained nets 
Layer 7 has 446 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:02 real=0:00:59.0 mem=4635.3M) ***

(I,S,L,T): WC_VIEW: 52.3155, 42.6818, 1.99345, 96.9907
*** SetupOpt [finish] : cpu/real = 0:02:13.5/0:01:10.3 (1.9), totSession cpu/real = 2:36:35.2/0:42:21.8 (3.7), mem = 4425.9M
End: GigaOpt Optimization in TNS mode
Info: 465 nets with fixed/cover wires excluded.
Info: 558 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:36:36.3/0:42:22.9 (3.7), mem = 4237.9M
(I,S,L,T): WC_VIEW: 52.3155, 42.6818, 1.99345, 96.9907
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -2.909  TNS Slack -312.774 Density 98.64
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.64%|        -|  -2.909|-312.774|   0:00:00.0| 4237.9M|
|    98.59%|      122|  -2.909|-312.212|   0:00:03.0| 4543.1M|
|    98.58%|        2|  -2.909|-312.212|   0:00:00.0| 4543.1M|
|    98.58%|      377|  -2.909|-302.474|   0:00:04.0| 4543.1M|
|    98.09%|      588|  -2.909|-301.673|   0:00:04.0| 4543.1M|
|    94.98%|     5224|  -2.909|-300.488|   0:00:18.0| 4543.1M|
|    94.57%|      895|  -2.909|-300.408|   0:00:07.0| 4543.1M|
|    94.49%|      182|  -2.909|-300.388|   0:00:03.0| 4543.1M|
|    94.47%|       35|  -2.909|-300.382|   0:00:01.0| 4543.1M|
|    94.47%|        7|  -2.909|-300.382|   0:00:00.0| 4543.1M|
|    94.47%|       13|  -2.909|-300.382|   0:00:01.0| 4543.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.909  TNS Slack -300.382 Density 94.47
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 558 constrained nets 
Layer 7 has 54 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:50) (real = 0:00:44.0) **
*** Starting refinePlace (2:38:27 mem=4543.1M) ***
Total net bbox length = 9.085e+05 (3.455e+05 5.629e+05) (ext = 2.431e+04)
Move report: Detail placement moves 607 insts, mean move: 10.19 um, max move: 104.40 um
	Max move on inst (FILLER__3_472): (225.60, 375.40) --> (297.60, 407.80)
	Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 4570.6MB
Summary Report:
Instances move: 147 (out of 39026 movable)
Instances flipped: 14
Mean displacement: 1.94 um
Max displacement: 11.80 um (Instance: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/mac_8in_instance/U93) (72, 179.2) -> (80.2, 175.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D1
Total net bbox length = 9.087e+05 (3.456e+05 5.630e+05) (ext = 2.431e+04)
Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 4570.6MB
*** Finished refinePlace (2:38:30 mem=4570.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4570.6M)


Density : 0.9447
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:03.0 mem=4570.6M) ***
(I,S,L,T): WC_VIEW: 47.5108, 38.1483, 1.85567, 87.5148
*** AreaOpt [finish] : cpu/real = 0:01:55.1/0:00:47.0 (2.4), totSession cpu/real = 2:38:31.4/0:43:09.9 (3.7), mem = 4570.6M
End: Area Reclaim Optimization (cpu=0:01:55, real=0:00:48, mem=4030.62M, totSessionCpu=2:38:32).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4059.36 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4059.36 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 465  Num Prerouted Wires = 38616
[NR-eGR] Read numTotalNets=41397  numIgnoredNets=465
[NR-eGR] There are 93 clock nets ( 93 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40839 
[NR-eGR] Rule id: 1  Nets: 93 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 54 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.812400e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 93 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.31% V. EstWL: 4.266000e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 40785 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.05% V. EstWL: 9.282438e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)      1102( 1.23%)       122( 0.14%)         3( 0.00%)   ( 1.36%) 
[NR-eGR]      M3  (3)       157( 0.17%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[NR-eGR]      M4  (4)       515( 0.62%)         0( 0.00%)         0( 0.00%)   ( 0.62%) 
[NR-eGR]      M5  (5)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        39( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M7  (7)         6( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8  (8)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1824( 0.29%)       122( 0.02%)         3( 0.00%)   ( 0.31%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 3.840000e+00um, number of vias: 130535
[NR-eGR]     M2  (2V) length: 2.408957e+05um, number of vias: 179685
[NR-eGR]     M3  (3H) length: 2.886204e+05um, number of vias: 34115
[NR-eGR]     M4  (4V) length: 1.845105e+05um, number of vias: 15567
[NR-eGR]     M5  (5H) length: 1.042911e+05um, number of vias: 6995
[NR-eGR]     M6  (6V) length: 1.769647e+05um, number of vias: 951
[NR-eGR]     M7  (7H) length: 7.133300e+03um, number of vias: 1019
[NR-eGR]     M8  (8V) length: 2.223301e+04um, number of vias: 0
[NR-eGR] Total length: 1.024653e+06um, number of vias: 368867
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.666000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.61 sec, Real: 2.35 sec, Curr Mem: 3963.60 MB )
Extraction called for design 'dualcore' of instances=69494 and nets=41520 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 3954.602M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3980.82)
Total number of fetched objects 41789
End delay calculation. (MEM=4350.82 CPU=0:00:08.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=4350.82 CPU=0:00:11.6 REAL=0:00:03.0)
Begin: GigaOpt postEco DRV Optimization
Info: 465 nets with fixed/cover wires excluded.
Info: 558 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:38:55.1/0:43:19.8 (3.7), mem = 4318.8M
(I,S,L,T): WC_VIEW: 47.6249, 39.8931, 1.85567, 89.3736
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   123|   695|    -1.91|   123|   123|    -0.06|     0|     0|     0|     0|    -2.78|  -357.09|       0|       0|       0|  94.47|          |         |
|     8|    88|    -0.05|    18|    18|    -0.03|     0|     0|     0|     0|    -2.78|  -328.16|      36|       6|      91|  94.51| 0:00:00.0|  4561.9M|
|     0|     0|     0.00|    11|    11|    -0.03|     0|     0|     0|     0|    -2.78|  -324.99|       1|       0|       8|  94.51| 0:00:00.0|  4561.9M|
|     0|     0|     0.00|    11|    11|    -0.03|     0|     0|     0|     0|    -2.78|  -324.99|       0|       0|       0|  94.51| 0:00:00.0|  4561.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 558 constrained nets 
Layer 7 has 24 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 11 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:05.9 real=0:00:02.0 mem=4561.9M) ***

*** Starting refinePlace (2:39:09 mem=4561.9M) ***
Total net bbox length = 9.088e+05 (3.458e+05 5.631e+05) (ext = 2.431e+04)
Move report: Detail placement moves 654 insts, mean move: 5.98 um, max move: 81.00 um
	Max move on inst (FILLER__5_3983): (117.60, 191.80) --> (45.60, 200.80)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4571.0MB
Summary Report:
Instances move: 204 (out of 39069 movable)
Instances flipped: 0
Mean displacement: 2.11 um
Max displacement: 9.60 um (Instance: core2_inst/ofifo_inst/col_idx_1__fifo_instance/U36) (196.6, 292.6) -> (194.2, 299.8)
	Length: 6 sites, height: 1 rows, site name: core, cell type: NR3D0
Total net bbox length = 9.090e+05 (3.459e+05 5.632e+05) (ext = 2.431e+04)
Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 4571.0MB
*** Finished refinePlace (2:39:13 mem=4571.0M) ***
Finished re-routing un-routed nets (0:00:00.0 4571.1M)


Density : 0.9451
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:05.0 real=0:00:03.0 mem=4571.1M) ***
(I,S,L,T): WC_VIEW: 47.5591, 39.9069, 1.858, 89.324
*** DrvOpt [finish] : cpu/real = 0:00:19.2/0:00:11.0 (1.8), totSession cpu/real = 2:39:14.3/0:43:30.7 (3.7), mem = 4363.1M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.888 -> -0.984 (bump = 0.096)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 465 nets with fixed/cover wires excluded.
Info: 558 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:39:14.8/0:43:31.2 (3.7), mem = 4363.1M
(I,S,L,T): WC_VIEW: 47.5591, 39.9069, 1.858, 89.324
*info: 558 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
*info: 465 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -2.776 TNS Slack -324.990 Density 94.51
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.776| -56.383|
|reg2cgate |-0.935| -16.470|
|reg2reg   |-0.833|-252.136|
|HEPG      |-0.935|-268.606|
|All Paths |-2.776|-324.990|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.935ns TNS -16.470ns; reg2reg* WNS -0.833ns TNS -252.135ns; HEPG WNS -0.935ns TNS -252.135ns; all paths WNS -2.776ns TNS -324.988ns; Real time 0:07:38
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.935|   -2.776|-268.606| -324.990|    94.51%|   0:00:01.0| 4571.0M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_6__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -0.782|   -2.776|-265.961| -322.344|    94.51%|   0:00:00.0| 4571.0M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_7__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -0.760|   -2.776|-263.617| -320.001|    94.51%|   0:00:00.0| 4571.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -0.740|   -2.776|-263.539| -319.922|    94.51%|   0:00:00.0| 4571.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -0.713|   -2.776|-262.433| -318.817|    94.51%|   0:00:00.0| 4571.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -0.700|   -2.776|-261.954| -318.338|    94.51%|   0:00:01.0| 4571.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.696|   -2.776|-261.946| -318.329|    94.51%|   0:00:00.0| 4571.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.687|   -2.776|-261.936| -318.320|    94.51%|   0:00:00.0| 4571.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.676|   -2.776|-261.837| -318.221|    94.51%|   0:00:00.0| 4571.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -0.669|   -2.776|-261.664| -318.047|    94.51%|   0:00:00.0| 4571.0M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -0.669|   -2.776|-261.108| -317.491|    94.51%|   0:00:00.0| 4571.0M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -0.669|   -2.776|-261.108| -317.491|    94.51%|   0:00:00.0| 4571.0M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:02.0 mem=4571.0M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.659|   -2.776|-246.518| -317.491|    94.51%|   0:00:00.0| 4571.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.641|   -2.776|-245.952| -316.926|    94.51%|   0:00:01.0| 4571.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -0.635|   -2.776|-245.877| -316.850|    94.51%|   0:00:00.0| 4571.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_1_/D                                       |
|  -0.635|   -2.776|-245.440| -316.414|    94.51%|   0:00:01.0| 4571.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_1_/D                                       |
|  -0.632|   -2.776|-245.419| -316.375|    94.51%|   0:00:00.0| 4571.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_1_/D                                       |
|  -0.632|   -2.776|-245.225| -316.181|    94.51%|   0:00:00.0| 4571.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_1_/D                                       |
|  -0.632|   -2.776|-245.212| -316.168|    94.51%|   0:00:00.0| 4571.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_1_/D                                       |
|  -0.632|   -2.776|-245.212| -316.168|    94.51%|   0:00:00.0| 4571.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_1_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:02.0 mem=4571.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.776|   -2.776| -56.383| -316.168|    94.51%|   0:00:01.0| 4571.0M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -2.693|   -2.693| -55.755| -315.539|    94.52%|   0:00:00.0| 4609.2M|   WC_VIEW|  default| psum_norm_2[4]                                     |
|  -2.688|   -2.688| -55.617| -315.401|    94.52%|   0:00:00.0| 4609.2M|   WC_VIEW|  default| psum_norm_2[3]                                     |
|  -2.677|   -2.677| -55.472| -315.256|    94.52%|   0:00:00.0| 4609.2M|   WC_VIEW|  default| psum_norm_1[7]                                     |
|  -2.668|   -2.668| -55.315| -315.099|    94.52%|   0:00:00.0| 4609.2M|   WC_VIEW|  default| psum_norm_1[2]                                     |
|  -2.660|   -2.660| -55.245| -315.029|    94.52%|   0:00:00.0| 4609.2M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -2.654|   -2.654| -55.173| -314.957|    94.52%|   0:00:00.0| 4609.2M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -2.654|   -2.654| -54.936| -314.720|    94.53%|   0:00:00.0| 4609.2M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -2.644|   -2.644| -54.910| -314.694|    94.53%|   0:00:00.0| 4609.2M|   WC_VIEW|  default| psum_norm_1[2]                                     |
|  -2.640|   -2.640| -54.847| -314.631|    94.53%|   0:00:00.0| 4609.2M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -2.640|   -2.640| -54.817| -314.601|    94.53%|   0:00:00.0| 4609.2M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -2.639|   -2.639| -54.799| -314.583|    94.53%|   0:00:00.0| 4609.2M|   WC_VIEW|  default| psum_norm_1[3]                                     |
|  -2.639|   -2.639| -54.799| -314.583|    94.53%|   0:00:00.0| 4609.2M|   WC_VIEW|  default| psum_norm_1[3]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=4609.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.3 real=0:00:05.0 mem=4609.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.639| -54.799|
|reg2cgate |-0.669| -14.572|
|reg2reg   |-0.632|-245.212|
|HEPG      |-0.669|-259.784|
|All Paths |-2.639|-314.583|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.669ns TNS -14.572ns; reg2reg* WNS -0.632ns TNS -245.210ns; HEPG WNS -0.669ns TNS -245.210ns; all paths WNS -2.639ns TNS -314.582ns; Real time 0:07:44
** GigaOpt Optimizer WNS Slack -2.639 TNS Slack -314.583 Density 94.53
*** Starting refinePlace (2:39:32 mem=4609.2M) ***
Total net bbox length = 9.069e+05 (3.454e+05 5.615e+05) (ext = 2.452e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4609.2MB
Summary Report:
Instances move: 0 (out of 39074 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.069e+05 (3.454e+05 5.615e+05) (ext = 2.452e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4609.2MB
*** Finished refinePlace (2:39:35 mem=4609.2M) ***
Finished re-routing un-routed nets (0:00:00.0 4609.2M)


Density : 0.9453
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:03.0 mem=4609.2M) ***
** GigaOpt Optimizer WNS Slack -2.639 TNS Slack -314.583 Density 94.53
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.639| -54.799|
|reg2cgate |-0.669| -14.572|
|reg2reg   |-0.632|-245.212|
|HEPG      |-0.669|-259.784|
|All Paths |-2.639|-314.583|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 558 constrained nets 
Layer 7 has 23 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:12.4 real=0:00:09.0 mem=4609.2M) ***

(I,S,L,T): WC_VIEW: 47.5777, 39.8762, 1.85935, 89.3133
*** SetupOpt [finish] : cpu/real = 0:00:21.8/0:00:18.6 (1.2), totSession cpu/real = 2:39:36.6/0:43:49.9 (3.6), mem = 4401.2M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.888 -> -0.755 (bump = -0.133)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -300.352 -> -314.583
Begin: GigaOpt TNS recovery
Info: 465 nets with fixed/cover wires excluded.
Info: 558 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:39:37.3/0:43:50.6 (3.6), mem = 4401.2M
(I,S,L,T): WC_VIEW: 47.5777, 39.8762, 1.85935, 89.3133
*info: 558 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
*info: 465 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -2.639 TNS Slack -314.583 Density 94.53
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.639| -54.799|
|reg2cgate |-0.669| -14.572|
|reg2reg   |-0.632|-245.212|
|HEPG      |-0.669|-259.784|
|All Paths |-2.639|-314.583|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.669ns TNS -14.572ns; reg2reg* WNS -0.632ns TNS -245.210ns; HEPG WNS -0.669ns TNS -245.210ns; all paths WNS -2.639ns TNS -314.582ns; Real time 0:07:57
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.669|   -2.639|-259.784| -314.583|    94.53%|   0:00:00.0| 4609.2M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -0.669|   -2.639|-258.313| -313.112|    94.53%|   0:00:00.0| 4609.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_1_/D                                       |
|  -0.669|   -2.639|-255.735| -310.534|    94.54%|   0:00:01.0| 4609.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -0.669|   -2.639|-255.062| -309.861|    94.54%|   0:00:00.0| 4609.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -0.669|   -2.639|-254.651| -309.450|    94.54%|   0:00:00.0| 4609.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -0.669|   -2.639|-254.526| -309.325|    94.54%|   0:00:00.0| 4609.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -0.669|   -2.639|-253.870| -308.669|    94.54%|   0:00:00.0| 4609.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -0.669|   -2.639|-222.857| -277.656|    94.54%|   0:00:01.0| 4609.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -0.669|   -2.639|-222.696| -277.495|    94.54%|   0:00:00.0| 4609.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -0.669|   -2.639|-221.939| -276.738|    94.54%|   0:00:00.0| 4609.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -0.669|   -2.639|-221.915| -276.714|    94.54%|   0:00:00.0| 4609.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -0.669|   -2.639|-220.674| -275.473|    94.54%|   0:00:00.0| 4609.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -0.669|   -2.639|-219.985| -274.784|    94.54%|   0:00:00.0| 4609.2M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -0.669|   -2.639|-219.924| -274.723|    94.54%|   0:00:00.0| 4609.2M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -0.669|   -2.639|-219.682| -274.481|    94.54%|   0:00:00.0| 4609.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -0.669|   -2.639|-218.757| -273.556|    94.54%|   0:00:00.0| 4609.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -0.669|   -2.639|-216.704| -271.503|    94.55%|   0:00:01.0| 4609.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -0.669|   -2.639|-216.626| -271.424|    94.55%|   0:00:00.0| 4609.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -0.669|   -2.639|-216.469| -271.268|    94.55%|   0:00:00.0| 4609.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -0.669|   -2.639|-212.638| -267.437|    94.55%|   0:00:00.0| 4609.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -0.669|   -2.639|-212.119| -266.918|    94.55%|   0:00:00.0| 4609.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -0.669|   -2.639|-211.079| -265.878|    94.55%|   0:00:00.0| 4609.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -0.669|   -2.639|-208.420| -263.219|    94.55%|   0:00:00.0| 4609.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -0.669|   -2.639|-208.140| -262.939|    94.55%|   0:00:00.0| 4609.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -0.669|   -2.639|-206.659| -261.458|    94.55%|   0:00:00.0| 4609.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -0.669|   -2.639|-205.924| -260.723|    94.55%|   0:00:00.0| 4609.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -0.669|   -2.639|-192.465| -247.264|    94.56%|   0:00:00.0| 4609.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/D                       |
|  -0.669|   -2.639|-191.908| -246.707|    94.56%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/D                       |
|  -0.669|   -2.639|-183.957| -238.756|    94.56%|   0:00:00.0| 4625.3M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_2__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -0.669|   -2.639|-183.868| -238.667|    94.56%|   0:00:00.0| 4625.3M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_2__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -0.669|   -2.639|-183.238| -238.037|    94.56%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -0.669|   -2.639|-183.000| -237.799|    94.56%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -0.669|   -2.639|-182.005| -236.804|    94.56%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_2_/D                       |
|  -0.669|   -2.639|-181.993| -236.792|    94.56%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_2_/D                       |
|  -0.669|   -2.639|-181.101| -235.900|    94.56%|   0:00:01.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -0.669|   -2.639|-180.877| -235.676|    94.56%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -0.669|   -2.639|-180.270| -235.069|    94.56%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -0.669|   -2.639|-180.213| -235.012|    94.56%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -0.669|   -2.639|-179.683| -234.482|    94.56%|   0:00:01.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -0.669|   -2.639|-177.822| -232.621|    94.56%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__2__3_/D               |
|  -0.669|   -2.639|-177.696| -232.495|    94.56%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__2__3_/D               |
|  -0.669|   -2.639|-177.686| -232.485|    94.56%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__2__3_/D               |
|  -0.669|   -2.639|-176.344| -231.143|    94.56%|   0:00:01.0| 4625.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__2__2_/D               |
|  -0.669|   -2.639|-176.262| -231.061|    94.56%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__2__2_/D               |
|  -0.669|   -2.639|-175.191| -229.990|    94.56%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -0.669|   -2.639|-175.152| -229.951|    94.57%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -0.669|   -2.639|-173.086| -227.885|    94.57%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_4_/D                          |
|  -0.669|   -2.639|-173.075| -227.874|    94.57%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_4_/D                          |
|  -0.669|   -2.639|-172.622| -227.421|    94.57%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -0.669|   -2.639|-172.514| -227.313|    94.57%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -0.669|   -2.639|-171.627| -226.426|    94.57%|   0:00:01.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -0.669|   -2.639|-170.795| -225.594|    94.57%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -0.669|   -2.639|-169.860| -224.659|    94.57%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__6_/D               |
|  -0.669|   -2.639|-169.617| -224.416|    94.57%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__6__8_/D               |
|  -0.669|   -2.639|-168.306| -223.105|    94.57%|   0:00:01.0| 4625.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__10_/D              |
|  -0.669|   -2.639|-168.174| -222.973|    94.57%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__10_/D              |
|  -0.669|   -2.639|-165.463| -220.262|    94.57%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_7_/D                          |
|  -0.669|   -2.639|-165.381| -220.180|    94.57%|   0:00:01.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_7_/D                          |
|  -0.669|   -2.639|-163.495| -218.294|    94.58%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -0.669|   -2.639|-163.472| -218.271|    94.58%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -0.669|   -2.639|-163.459| -218.258|    94.58%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -0.669|   -2.639|-162.271| -217.070|    94.58%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -0.669|   -2.639|-162.241| -217.040|    94.58%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -0.669|   -2.639|-162.230| -217.029|    94.58%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -0.669|   -2.639|-162.225| -217.024|    94.58%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -0.669|   -2.639|-156.544| -211.343|    94.58%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_3_/D                          |
|  -0.669|   -2.639|-156.471| -211.270|    94.58%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_3_/D                          |
|  -0.669|   -2.639|-155.032| -209.831|    94.59%|   0:00:01.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -0.669|   -2.639|-154.886| -209.685|    94.59%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -0.669|   -2.639|-154.884| -209.683|    94.59%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -0.669|   -2.639|-154.883| -209.682|    94.59%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -0.669|   -2.639|-153.983| -208.782|    94.59%|   0:00:01.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -0.669|   -2.639|-153.807| -208.606|    94.59%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -0.669|   -2.639|-153.082| -207.881|    94.59%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__4__2_/D               |
|  -0.669|   -2.639|-152.276| -207.075|    94.59%|   0:00:01.0| 4625.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__2__2_/D               |
|  -0.669|   -2.639|-152.200| -206.999|    94.59%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__2__2_/D               |
|  -0.669|   -2.639|-150.666| -205.465|    94.59%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_7_/D                                           |
|  -0.669|   -2.639|-150.553| -205.352|    94.59%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_7_/D                                           |
|  -0.669|   -2.639|-150.543| -205.342|    94.59%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_7_/D                                           |
|  -0.669|   -2.639|-149.771| -204.570|    94.60%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -0.669|   -2.639|-149.654| -204.453|    94.60%|   0:00:01.0| 4625.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -0.669|   -2.639|-149.644| -204.443|    94.60%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -0.669|   -2.639|-148.879| -203.678|    94.60%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -0.669|   -2.639|-148.857| -203.656|    94.60%|   0:00:01.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory10_reg_42_/D    |
|  -0.669|   -2.639|-148.854| -203.653|    94.60%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory10_reg_42_/D    |
|  -0.669|   -2.639|-148.758| -203.557|    94.60%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory10_reg_42_/D    |
|  -0.669|   -2.639|-148.745| -203.544|    94.60%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory10_reg_42_/D    |
|  -0.669|   -2.639|-146.437| -201.236|    94.61%|   0:00:01.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
|  -0.669|   -2.639|-146.437| -201.236|    94.61%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
|  -0.669|   -2.639|-146.287| -201.086|    94.61%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
|  -0.669|   -2.639|-146.271| -201.070|    94.61%|   0:00:01.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
|  -0.669|   -2.639|-144.834| -199.633|    94.62%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory12_reg_28_/D    |
|  -0.669|   -2.639|-144.803| -199.602|    94.62%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory12_reg_28_/D    |
|  -0.669|   -2.639|-144.370| -199.169|    94.62%|   0:00:01.0| 4625.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__5__4_/D               |
|  -0.669|   -2.639|-144.342| -199.141|    94.62%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__5__4_/D               |
|  -0.669|   -2.639|-144.061| -198.860|    94.62%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -0.669|   -2.639|-144.036| -198.835|    94.62%|   0:00:01.0| 4625.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -0.669|   -2.639|-144.029| -198.828|    94.62%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -0.669|   -2.639|-144.023| -198.822|    94.62%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -0.669|   -2.639|-143.976| -198.775|    94.62%|   0:00:01.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory4_reg_43_/D     |
|  -0.669|   -2.639|-143.974| -198.773|    94.62%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory4_reg_43_/D     |
|  -0.669|   -2.639|-143.974| -198.773|    94.62%|   0:00:00.0| 4625.3M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:12 real=0:00:27.0 mem=4625.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.639|   -2.639| -54.799| -198.773|    94.62%|   0:00:01.0| 4625.3M|   WC_VIEW|  default| psum_norm_1[3]                                     |
|  -2.623|   -2.623| -54.542| -198.516|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  default| psum_norm_1[6]                                     |
|  -2.623|   -2.623| -54.410| -198.384|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  default| psum_norm_1[9]                                     |
|  -2.623|   -2.623| -54.114| -198.089|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_30_/D           |
|  -2.623|   -2.623| -53.966| -197.940|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  default| psum_norm_1[10]                                    |
|  -2.623|   -2.623| -53.920| -197.894|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  default| psum_norm_1[10]                                    |
|  -2.623|   -2.623| -53.908| -197.883|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  default| psum_norm_1[10]                                    |
|  -2.623|   -2.623| -53.894| -197.868|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  default| psum_norm_1[10]                                    |
|  -2.623|   -2.623| -53.883| -197.857|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  default| psum_norm_1[10]                                    |
|  -2.623|   -2.623| -53.847| -197.822|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  default| norm_valid                                         |
|  -2.623|   -2.623| -53.738| -197.712|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_30_/D           |
|  -2.623|   -2.623| -53.700| -197.674|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_30_/D           |
|  -2.623|   -2.623| -53.634| -197.608|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_18_/D           |
|  -2.623|   -2.623| -53.617| -197.591|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_18_/D           |
|  -2.623|   -2.623| -53.613| -197.587|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_83_/D           |
|  -2.623|   -2.623| -53.570| -197.545|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_83_/D           |
|  -2.623|   -2.623| -53.479| -197.454|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_71_/D           |
|  -2.623|   -2.623| -53.471| -197.446|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_71_/D           |
|  -2.623|   -2.623| -53.442| -197.417|    94.63%|   0:00:01.0| 4625.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_71_/D           |
|  -2.623|   -2.623| -53.419| -197.393|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_39_/D           |
|  -2.623|   -2.623| -53.409| -197.383|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_71_/D           |
|  -2.623|   -2.623| -53.402| -197.376|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_71_/D           |
|  -2.623|   -2.623| -53.402| -197.376|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  default| psum_norm_1[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.6 real=0:00:03.0 mem=4625.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:17 real=0:00:30.0 mem=4625.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.623| -53.402|
|reg2cgate |-0.669|  -6.736|
|reg2reg   |-0.632|-137.239|
|HEPG      |-0.669|-143.974|
|All Paths |-2.623|-197.376|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.669ns TNS -6.736ns; reg2reg* WNS -0.632ns TNS -137.237ns; HEPG WNS -0.669ns TNS -137.237ns; all paths WNS -2.623ns TNS -197.374ns; Real time 0:08:28
** GigaOpt Optimizer WNS Slack -2.623 TNS Slack -197.376 Density 94.63
*** Starting refinePlace (2:41:05 mem=4625.3M) ***
Total net bbox length = 9.076e+05 (3.457e+05 5.619e+05) (ext = 2.452e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.0 REAL: 0:00:01.0 MEM: 4625.3MB
Summary Report:
Instances move: 0 (out of 39113 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.076e+05 (3.457e+05 5.619e+05) (ext = 2.452e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4625.3MB
*** Finished refinePlace (2:41:08 mem=4625.3M) ***
Finished re-routing un-routed nets (0:00:00.0 4625.3M)


Density : 0.9463
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:05.1 real=0:00:03.0 mem=4625.3M) ***
** GigaOpt Optimizer WNS Slack -2.623 TNS Slack -197.484 Density 94.63
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.623| -53.402|
|reg2cgate |-0.669|  -6.806|
|reg2reg   |-0.632|-137.277|
|HEPG      |-0.669|-144.083|
|All Paths |-2.623|-197.484|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 558 constrained nets 
Layer 7 has 23 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:23 real=0:00:35.0 mem=4625.3M) ***

(I,S,L,T): WC_VIEW: 47.6735, 39.9599, 1.86777, 89.5011
*** SetupOpt [finish] : cpu/real = 0:01:32.6/0:00:43.8 (2.1), totSession cpu/real = 2:41:10.0/0:44:34.4 (3.6), mem = 4417.3M
End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.803%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 465 nets with fixed/cover wires excluded.
Info: 558 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:41:10.2/0:44:34.6 (3.6), mem = 4417.3M
(I,S,L,T): WC_VIEW: 47.6735, 39.9599, 1.86777, 89.5011
*info: 558 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
*info: 465 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -2.623 TNS Slack -197.484 Density 94.63
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.623| -53.402|
|reg2cgate |-0.669|  -6.806|
|reg2reg   |-0.632|-137.277|
|HEPG      |-0.669|-144.083|
|All Paths |-2.623|-197.484|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.669ns TNS -6.806ns; reg2reg* WNS -0.632ns TNS -137.275ns; HEPG WNS -0.669ns TNS -137.275ns; all paths WNS -2.623ns TNS -197.482ns; Real time 0:08:41
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.669|   -2.623|-144.083| -197.484|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -0.669|   -2.623|-144.083| -197.484|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -0.669|   -2.623|-144.059| -197.461|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -0.669|   -2.623|-144.040| -197.441|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -0.669|   -2.623|-144.040| -197.441|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -0.669|   -2.623|-143.922| -197.324|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -0.669|   -2.623|-143.922| -197.324|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_4_/D                          |
|  -0.669|   -2.623|-143.813| -197.214|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -0.669|   -2.623|-143.807| -197.209|    94.63%|   0:00:01.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory11_reg_40_/D    |
|  -0.669|   -2.623|-143.813| -197.215|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory11_reg_50_/D    |
|  -0.669|   -2.623|-143.807| -197.209|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -0.669|   -2.623|-143.807| -197.209|    94.63%|   0:00:01.0| 4625.3M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.6 real=0:00:03.0 mem=4625.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.623|   -2.623| -53.402| -197.209|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  default| psum_norm_1[2]                                     |
|  -2.623|   -2.623| -53.402| -197.209|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_83_/D           |
|  -2.623|   -2.623| -53.402| -197.209|    94.63%|   0:00:00.0| 4625.3M|   WC_VIEW|  default| psum_norm_1[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=4625.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.0 real=0:00:03.0 mem=4625.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.623| -53.402|
|reg2cgate |-0.669|  -6.637|
|reg2reg   |-0.632|-137.170|
|HEPG      |-0.669|-143.807|
|All Paths |-2.623|-197.209|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.669ns TNS -6.637ns; reg2reg* WNS -0.632ns TNS -137.169ns; HEPG WNS -0.669ns TNS -137.169ns; all paths WNS -2.623ns TNS -197.207ns; Real time 0:08:45
** GigaOpt Optimizer WNS Slack -2.623 TNS Slack -197.209 Density 94.63
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.623| -53.402|
|reg2cgate |-0.669|  -6.637|
|reg2reg   |-0.632|-137.170|
|HEPG      |-0.669|-143.807|
|All Paths |-2.623|-197.209|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 558 constrained nets 
Layer 7 has 23 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:05.9 real=0:00:04.0 mem=4625.3M) ***

(I,S,L,T): WC_VIEW: 47.6736, 39.96, 1.86778, 89.5014
*** SetupOpt [finish] : cpu/real = 0:00:15.2/0:00:13.6 (1.1), totSession cpu/real = 2:41:25.3/0:44:48.2 (3.6), mem = 4417.3M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:14:28, real = 0:06:51, mem = 3278.7M, totSessionCpu=2:41:27 **
**optDesign ... cpu = 0:14:28, real = 0:06:51, mem = 3276.7M, totSessionCpu=2:41:27 **
** Profile ** Start :  cpu=0:00:00.0, mem=4008.8M
** Profile ** Other data :  cpu=0:00:00.3, mem=4008.8M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=4110.8M
** Profile ** DRVs :  cpu=0:00:01.2, mem=4110.8M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.623  | -0.632  | -0.669  | -2.623  |
|           TNS (ns):|-197.207 |-137.169 | -6.637  | -53.402 |
|    Violating Paths:|  1360   |  1301   |   29    |   30    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.026   |      9 (9)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.590%
       (94.631% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4110.8M
Info: 465 nets with fixed/cover wires excluded.
Info: 558 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3319.43MB/5367.15MB/3705.04MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3319.43MB/5367.15MB/3705.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3319.43MB/5367.15MB/3705.04MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 00:06:41 (2023-Mar-23 07:06:41 GMT)
2023-Mar-23 00:06:41 (2023-Mar-23 07:06:41 GMT): 10%
2023-Mar-23 00:06:41 (2023-Mar-23 07:06:41 GMT): 20%
2023-Mar-23 00:06:41 (2023-Mar-23 07:06:41 GMT): 30%
2023-Mar-23 00:06:41 (2023-Mar-23 07:06:41 GMT): 40%
2023-Mar-23 00:06:41 (2023-Mar-23 07:06:41 GMT): 50%
2023-Mar-23 00:06:41 (2023-Mar-23 07:06:41 GMT): 60%
2023-Mar-23 00:06:41 (2023-Mar-23 07:06:41 GMT): 70%
2023-Mar-23 00:06:41 (2023-Mar-23 07:06:41 GMT): 80%
2023-Mar-23 00:06:42 (2023-Mar-23 07:06:42 GMT): 90%

Finished Levelizing
2023-Mar-23 00:06:42 (2023-Mar-23 07:06:42 GMT)

Starting Activity Propagation
2023-Mar-23 00:06:42 (2023-Mar-23 07:06:42 GMT)
2023-Mar-23 00:06:42 (2023-Mar-23 07:06:42 GMT): 10%
2023-Mar-23 00:06:42 (2023-Mar-23 07:06:42 GMT): 20%

Finished Activity Propagation
2023-Mar-23 00:06:43 (2023-Mar-23 07:06:43 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3320.89MB/5367.15MB/3705.04MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 00:06:43 (2023-Mar-23 07:06:43 GMT)
2023-Mar-23 00:06:44 (2023-Mar-23 07:06:44 GMT): 10%
2023-Mar-23 00:06:44 (2023-Mar-23 07:06:44 GMT): 20%
2023-Mar-23 00:06:45 (2023-Mar-23 07:06:45 GMT): 30%
2023-Mar-23 00:06:45 (2023-Mar-23 07:06:45 GMT): 40%
2023-Mar-23 00:06:45 (2023-Mar-23 07:06:45 GMT): 50%
2023-Mar-23 00:06:45 (2023-Mar-23 07:06:45 GMT): 60%
2023-Mar-23 00:06:45 (2023-Mar-23 07:06:45 GMT): 70%
2023-Mar-23 00:06:45 (2023-Mar-23 07:06:45 GMT): 80%
2023-Mar-23 00:06:45 (2023-Mar-23 07:06:45 GMT): 90%

Finished Calculating power
2023-Mar-23 00:06:45 (2023-Mar-23 07:06:45 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=3325.05MB/5431.92MB/3705.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3325.05MB/5431.92MB/3705.04MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=3325.05MB/5431.92MB/3705.04MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3325.05MB/5431.92MB/3705.04MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 00:06:45 (2023-Mar-23 07:06:45 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       49.07511743 	   51.8979%
Total Switching Power:      43.50959588 	   46.0123%
Total Leakage Power:         1.97612324 	    2.0898%
Total Power:                94.56083643
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.25       3.467      0.5801        27.3       28.87
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.215e-05
Physical-Only                          0           0      0.5833      0.5833      0.6168
Combinational                      22.84       36.54      0.7565       60.14        63.6
Clock (Combinational)               1.72       2.727     0.02791       4.474       4.732
Clock (Sequential)                 1.258      0.7757     0.02823       2.062        2.18
-----------------------------------------------------------------------------------------
Total                              49.08       43.51       1.976       94.56         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      49.08       43.51       1.976       94.56         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                                1.02       1.376      0.0248       2.421        2.56
clk1                               1.957       2.126     0.03133       4.115       4.352
-----------------------------------------------------------------------------------------
Total                              2.977       3.502     0.05613       6.536       6.912
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_USKC4528_CTS_19 (CKND16):           0.1575
*              Highest Leakage Power:     normalizer_inst/U3182 (ND3D8):        0.0003022
*                Total Cap:      2.96738e-10 F
*                Total instances in design: 69581
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 30009
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=3335.61MB/5431.92MB/3705.04MB)


Phase 1 finished in (cpu = 0:01:39) (real = 0:00:31.0) **

Phase 2 finished in (cpu = 0:00:35.1) (real = 0:00:11.0) **

Phase 3 finished in (cpu = 0:00:28.3) (real = 0:00:09.0) **
+----------+---------+--------+--------+------------+--------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 558 constrained nets 
Layer 7 has 23 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:02:47) (real = 0:00:55.0) **
(I,S,L,T): WC_VIEW: 41.4272, 34.7473, 1.7369, 77.9114
*** PowerOpt [finish] : cpu/real = 0:02:46.7/0:00:54.8 (3.0), totSession cpu/real = 2:44:24.1/0:45:52.5 (3.6), mem = 4689.5M
Finished Timing Update in (cpu = 0:02:47) (real = 0:00:55.0) **
OPT: Doing preprocessing before recovery...
skewClock sized 33 and inserted 28 insts
OptDebug: End of preprocessForPowerRecovery:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.665| -54.041|
|reg2cgate |-0.627|  -6.823|
|reg2reg   |-0.632|-115.282|
|HEPG      |-0.632|-122.106|
|All Paths |-2.665|-176.106|
+----------+------+--------+

Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Info: 465 nets with fixed/cover wires excluded.
Info: 586 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:44:39.2/0:46:04.9 (3.6), mem = 4595.9M
(I,S,L,T): WC_VIEW: 41.4271, 34.7473, 1.7369, 77.9113
Info: 465 nets with fixed/cover wires excluded.
Info: 586 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -2.665 TNS Slack -176.106 Density 91.69
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.665| -54.041|
|reg2cgate |-0.627|  -6.823|
|reg2reg   |-0.632|-115.282|
|HEPG      |-0.632|-122.106|
|All Paths |-2.665|-176.106|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.627ns TNS -6.823ns; reg2reg* WNS -0.632ns TNS -115.281ns; HEPG WNS -0.632ns TNS -115.281ns; all paths WNS -2.665ns TNS -176.105ns; Real time 0:10:11
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.632|   -2.665|-122.106| -176.106|    91.69%|   0:00:00.0| 4794.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_1_/D                                       |
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (2:45:47 mem=4657.2M) ***
Total net bbox length = 9.108e+05 (3.486e+05 5.622e+05) (ext = 2.453e+04)
Move report: Detail placement moves 971 insts, mean move: 6.34 um, max move: 73.20 um
	Max move on inst (FILLER__6_4128): (296.20, 326.80) --> (365.80, 330.40)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4674.4MB
Summary Report:
Instances move: 258 (out of 39162 movable)
Instances flipped: 0
Mean displacement: 1.86 um
Max displacement: 14.40 um (Instance: core1_inst/qmem_instance/U116) (116, 235) -> (116, 249.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
Total net bbox length = 9.112e+05 (3.488e+05 5.624e+05) (ext = 2.453e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4674.4MB
*** Finished refinePlace (2:45:51 mem=4674.4M) ***
Finished re-routing un-routed nets (0:00:00.0 4674.4M)


Density : 0.9180
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:05.0 real=0:00:03.0 mem=4674.4M) ***
Checking setup slack degradation ...
Checking setup slack degradation ...
Executing incremental physical updates
Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:45:52.4/0:46:42.8 (3.6), mem = 4674.4M
(I,S,L,T): WC_VIEW: 41.552, 34.85, 1.74242, 78.1445
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -2.633  TNS Slack -168.763 Density 91.80
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    91.80%|        -|  -2.633|-168.763|   0:00:00.0| 4674.4M|
|    91.80%|        0|  -2.633|-168.763|   0:00:00.0| 4674.4M|
|    91.78%|       78|  -2.633|-168.644|   0:00:02.0| 4674.4M|
|    91.77%|        9|  -2.633|-168.644|   0:00:01.0| 4674.4M|
|    91.61%|     3674|  -2.633|-168.634|   0:00:10.0| 4674.4M|
|    91.59%|      291|  -2.633|-168.634|   0:00:03.0| 4674.4M|
|    91.55%|      266|  -2.633|-168.636|   0:00:02.0| 4674.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.633  TNS Slack -168.634 Density 91.55
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 586 constrained nets 
Layer 7 has 23 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:01:14) (real = 0:00:22.0) **
(I,S,L,T): WC_VIEW: 41.0961, 34.3662, 1.72526, 77.1875
*** PowerOpt [finish] : cpu/real = 0:01:13.8/0:00:21.8 (3.4), totSession cpu/real = 2:47:06.2/0:47:04.6 (3.5), mem = 4674.4M
*** Starting refinePlace (2:47:07 mem=4674.4M) ***
Total net bbox length = 9.074e+05 (3.481e+05 5.593e+05) (ext = 2.453e+04)
Move report: Detail placement moves 282 insts, mean move: 7.20 um, max move: 65.40 um
	Max move on inst (FILLER__6_1435): (297.60, 328.60) --> (361.20, 330.40)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:01.0 MEM: 4685.6MB
Summary Report:
Instances move: 38 (out of 39059 movable)
Instances flipped: 4
Mean displacement: 1.52 um
Max displacement: 6.20 um (Instance: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U200) (439.6, 379) -> (440.4, 373.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D0
Total net bbox length = 9.074e+05 (3.481e+05 5.593e+05) (ext = 2.453e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4685.6MB
*** Finished refinePlace (2:47:10 mem=4685.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4685.6M)


Density : 0.9155
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:03.0 mem=4685.6M) ***
Checking setup slack degradation ...
Info: 465 nets with fixed/cover wires excluded.
Info: 586 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:47:13.0/0:47:09.2 (3.5), mem = 4685.6M
(I,S,L,T): WC_VIEW: 41.0961, 34.3662, 1.72526, 77.1875
Info: 465 nets with fixed/cover wires excluded.
Info: 586 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.633|   -2.633|-168.634| -168.634|    91.55%|   0:00:00.0| 4884.0M|   WC_VIEW|  default| psum_norm_1[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5017.6M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=5017.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 586 constrained nets 
Layer 7 has 23 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 41.0961, 34.3662, 1.72526, 77.1875
*** SetupOpt [finish] : cpu/real = 0:00:09.3/0:00:09.7 (1.0), totSession cpu/real = 2:47:22.3/0:47:18.9 (3.5), mem = 4817.7M
Executing incremental physical updates
*** Starting refinePlace (2:47:23 mem=4819.2M) ***
Total net bbox length = 9.074e+05 (3.481e+05 5.593e+05) (ext = 2.453e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4819.1MB
Summary Report:
Instances move: 0 (out of 39059 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.074e+05 (3.481e+05 5.593e+05) (ext = 2.453e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4819.1MB
*** Finished refinePlace (2:47:26 mem=4819.1M) ***
Finished re-routing un-routed nets (0:00:00.0 4819.2M)


Density : 0.9155
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:04.0 mem=4819.2M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3517.69MB/6075.59MB/3705.04MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3517.69MB/6075.59MB/3705.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3517.69MB/6075.59MB/3705.04MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 00:09:12 (2023-Mar-23 07:09:12 GMT)
2023-Mar-23 00:09:13 (2023-Mar-23 07:09:13 GMT): 10%
2023-Mar-23 00:09:13 (2023-Mar-23 07:09:13 GMT): 20%
2023-Mar-23 00:09:13 (2023-Mar-23 07:09:13 GMT): 30%
2023-Mar-23 00:09:13 (2023-Mar-23 07:09:13 GMT): 40%
2023-Mar-23 00:09:13 (2023-Mar-23 07:09:13 GMT): 50%
2023-Mar-23 00:09:13 (2023-Mar-23 07:09:13 GMT): 60%
2023-Mar-23 00:09:13 (2023-Mar-23 07:09:13 GMT): 70%
2023-Mar-23 00:09:13 (2023-Mar-23 07:09:13 GMT): 80%
2023-Mar-23 00:09:13 (2023-Mar-23 07:09:13 GMT): 90%

Finished Levelizing
2023-Mar-23 00:09:13 (2023-Mar-23 07:09:13 GMT)

Starting Activity Propagation
2023-Mar-23 00:09:13 (2023-Mar-23 07:09:13 GMT)
2023-Mar-23 00:09:13 (2023-Mar-23 07:09:13 GMT): 10%
2023-Mar-23 00:09:14 (2023-Mar-23 07:09:14 GMT): 20%

Finished Activity Propagation
2023-Mar-23 00:09:14 (2023-Mar-23 07:09:14 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3518.03MB/6075.59MB/3705.04MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 00:09:14 (2023-Mar-23 07:09:14 GMT)
2023-Mar-23 00:09:16 (2023-Mar-23 07:09:16 GMT): 10%
2023-Mar-23 00:09:16 (2023-Mar-23 07:09:16 GMT): 20%
2023-Mar-23 00:09:16 (2023-Mar-23 07:09:16 GMT): 30%
2023-Mar-23 00:09:16 (2023-Mar-23 07:09:16 GMT): 40%
2023-Mar-23 00:09:16 (2023-Mar-23 07:09:16 GMT): 50%
2023-Mar-23 00:09:16 (2023-Mar-23 07:09:16 GMT): 60%
2023-Mar-23 00:09:16 (2023-Mar-23 07:09:16 GMT): 70%
2023-Mar-23 00:09:16 (2023-Mar-23 07:09:16 GMT): 80%
2023-Mar-23 00:09:16 (2023-Mar-23 07:09:16 GMT): 90%

Finished Calculating power
2023-Mar-23 00:09:16 (2023-Mar-23 07:09:16 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=3519.82MB/6139.60MB/3705.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3519.82MB/6139.60MB/3705.04MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:04, mem(process/total/peak)=3519.82MB/6139.60MB/3705.04MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3519.82MB/6139.60MB/3705.04MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 00:09:16 (2023-Mar-23 07:09:16 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       42.93292507 	   51.9684%
Total Switching Power:      37.86379603 	   45.8325%
Total Leakage Power:         1.81673306 	    2.1991%
Total Power:                82.61345403
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.25       3.461      0.5799        27.3       33.04
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05    3.68e-05
Physical-Only                          0           0      0.5833      0.5833       0.706
Combinational                      16.72       30.89      0.5961       48.21       58.36
Clock (Combinational)              1.686       2.735     0.02906        4.45       5.387
Clock (Sequential)                  1.27      0.7735     0.02837       2.072       2.508
-----------------------------------------------------------------------------------------
Total                              42.93       37.86       1.817       82.61         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      42.93       37.86       1.817       82.61         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                                1.03       1.386     0.02629       2.442       2.956
clk1                               1.926       2.123     0.03114        4.08       4.938
-----------------------------------------------------------------------------------------
Total                              2.956       3.509     0.05743       6.522       7.895
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_USKC4528_CTS_19 (CKND16):           0.1582
*              Highest Leakage Power:     normalizer_inst/U3182 (ND3D8):        0.0003022
*                Total Cap:      2.75059e-10 F
*                Total instances in design: 69506
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 30009
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3535.63MB/6139.60MB/3705.04MB)

** Power Reclaim End WNS Slack -2.633  TNS Slack -168.634 
End: Power Optimization (cpu=0:05:58, real=0:02:31, mem=4156.18M, totSessionCpu=2:47:35).
**optDesign ... cpu = 0:20:35, real = 0:09:30, mem = 3287.6M, totSessionCpu=2:47:35 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dualcore' of instances=69506 and nets=41532 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 4087.176M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4124.05 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4124.05 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 465  Num Prerouted Wires = 38616
[NR-eGR] Read numTotalNets=41409  numIgnoredNets=465
[NR-eGR] There are 121 clock nets ( 121 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40823 
[NR-eGR] Rule id: 1  Nets: 121 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 23 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.748600e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 121 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.31% V. EstWL: 3.976200e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 40800 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.05% V. EstWL: 9.266112e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-10)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)      1095( 1.22%)       119( 0.13%)         2( 0.00%)   ( 1.35%) 
[NR-eGR]      M3  (3)       202( 0.22%)         1( 0.00%)         0( 0.00%)   ( 0.22%) 
[NR-eGR]      M4  (4)       536( 0.65%)         0( 0.00%)         0( 0.00%)   ( 0.65%) 
[NR-eGR]      M5  (5)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        26( 0.03%)         1( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M7  (7)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1864( 0.30%)       121( 0.02%)         2( 0.00%)   ( 0.31%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.67 sec, Real: 1.30 sec, Curr Mem: 4134.60 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4015.9)
Total number of fetched objects 41799
End delay calculation. (MEM=4370.82 CPU=0:00:06.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4370.82 CPU=0:00:08.6 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:12.4 real=0:00:02.0 totSessionCpu=2:47:50 mem=4338.8M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3305.66MB/5595.25MB/3705.04MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3305.66MB/5595.25MB/3705.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3305.66MB/5595.25MB/3705.04MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 00:09:25 (2023-Mar-23 07:09:25 GMT)
2023-Mar-23 00:09:25 (2023-Mar-23 07:09:25 GMT): 10%
2023-Mar-23 00:09:25 (2023-Mar-23 07:09:25 GMT): 20%
2023-Mar-23 00:09:25 (2023-Mar-23 07:09:25 GMT): 30%
2023-Mar-23 00:09:25 (2023-Mar-23 07:09:25 GMT): 40%
2023-Mar-23 00:09:25 (2023-Mar-23 07:09:25 GMT): 50%
2023-Mar-23 00:09:25 (2023-Mar-23 07:09:25 GMT): 60%
2023-Mar-23 00:09:25 (2023-Mar-23 07:09:25 GMT): 70%
2023-Mar-23 00:09:25 (2023-Mar-23 07:09:25 GMT): 80%
2023-Mar-23 00:09:25 (2023-Mar-23 07:09:25 GMT): 90%

Finished Levelizing
2023-Mar-23 00:09:25 (2023-Mar-23 07:09:25 GMT)

Starting Activity Propagation
2023-Mar-23 00:09:25 (2023-Mar-23 07:09:25 GMT)
2023-Mar-23 00:09:25 (2023-Mar-23 07:09:25 GMT): 10%
2023-Mar-23 00:09:26 (2023-Mar-23 07:09:26 GMT): 20%

Finished Activity Propagation
2023-Mar-23 00:09:26 (2023-Mar-23 07:09:26 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3307.23MB/5595.25MB/3705.04MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 00:09:26 (2023-Mar-23 07:09:26 GMT)
2023-Mar-23 00:09:28 (2023-Mar-23 07:09:28 GMT): 10%
2023-Mar-23 00:09:28 (2023-Mar-23 07:09:28 GMT): 20%
2023-Mar-23 00:09:28 (2023-Mar-23 07:09:28 GMT): 30%
2023-Mar-23 00:09:28 (2023-Mar-23 07:09:28 GMT): 40%
2023-Mar-23 00:09:28 (2023-Mar-23 07:09:28 GMT): 50%
2023-Mar-23 00:09:28 (2023-Mar-23 07:09:28 GMT): 60%
2023-Mar-23 00:09:28 (2023-Mar-23 07:09:28 GMT): 70%
2023-Mar-23 00:09:28 (2023-Mar-23 07:09:28 GMT): 80%
2023-Mar-23 00:09:28 (2023-Mar-23 07:09:28 GMT): 90%

Finished Calculating power
2023-Mar-23 00:09:28 (2023-Mar-23 07:09:28 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=3311.87MB/5675.28MB/3705.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3311.87MB/5675.28MB/3705.04MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:04, mem(process/total/peak)=3311.87MB/5675.28MB/3705.04MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3311.87MB/5675.28MB/3705.04MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 00:09:28 (2023-Mar-23 07:09:28 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       42.93281416 	   51.9684%
Total Switching Power:      37.86379603 	   45.8325%
Total Leakage Power:         1.81673306 	    2.1991%
Total Power:                82.61334313
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.25       3.461      0.5799        27.3       33.04
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05    3.68e-05
Physical-Only                          0           0      0.5833      0.5833       0.706
Combinational                      16.72       30.89      0.5961       48.21       58.36
Clock (Combinational)              1.686       2.735     0.02906        4.45       5.387
Clock (Sequential)                  1.27      0.7735     0.02837       2.072       2.508
-----------------------------------------------------------------------------------------
Total                              42.93       37.86       1.817       82.61         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      42.93       37.86       1.817       82.61         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                                1.03       1.386     0.02629       2.442       2.956
clk1                               1.926       2.123     0.03114        4.08       4.938
-----------------------------------------------------------------------------------------
Total                              2.956       3.509     0.05743       6.522       7.895
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3339.36MB/5675.28MB/3705.04MB)


Output file is ./timingReports/dualcore_postCTS.power.
**optDesign ... cpu = 0:20:59, real = 0:09:42, mem = 3285.7M, totSessionCpu=2:47:58 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:20:59, real = 0:09:42, mem = 3274.0M, totSessionCpu=2:47:58 **
** Profile ** Start :  cpu=0:00:00.0, mem=4074.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=4074.9M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4162.3M
** Profile ** Total reports :  cpu=0:00:00.5, mem=4086.3M
** Profile ** DRVs :  cpu=0:00:02.2, mem=4090.8M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.633  | -0.633  | -0.631  | -2.633  |
|           TNS (ns):|-167.944 |-107.190 | -6.980  | -53.802 |
|    Violating Paths:|  1080   |  1009   |   43    |   30    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.026   |      9 (9)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.513%
       (91.554% with Fillers)
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4090.8M
**optDesign ... cpu = 0:21:02, real = 0:09:45, mem = 3260.4M, totSessionCpu=2:48:01 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2332      798  The property %s is deprecated. It still ...
WARNING   IMPCCOPT-1361       12  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 824 warning(s), 0 error(s)

#% End ccopt_design (date=03/23 00:09:33, total cpu=0:24:33, real=0:11:41, peak res=3709.4M, current mem=3181.4M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3067.8M, totSessionCpu=2:48:02 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-23 00:09:38 (2023-Mar-23 07:09:38 GMT)
2023-Mar-23 00:09:38 (2023-Mar-23 07:09:38 GMT): 10%
2023-Mar-23 00:09:38 (2023-Mar-23 07:09:38 GMT): 20%

Finished Activity Propagation
2023-Mar-23 00:09:39 (2023-Mar-23 07:09:39 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:15, real = 0:00:08, mem = 3388.9M, totSessionCpu=2:48:17 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4207.5M)
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 984
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 984
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:48:20 mem=4210.6M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 41799
End delay calculation. (MEM=180.035 CPU=0:00:06.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=180.035 CPU=0:00:08.4 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:11.0 real=0:00:02.0 totSessionCpu=0:00:25.8 mem=148.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:15.2 real=0:00:04.0 totSessionCpu=0:00:27.2 mem=178.6M ***
** Profile ** Start :  cpu=0:00:00.0, mem=178.6M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=178.6M
Done building hold timer [49100 node(s), 72052 edge(s), 1 view(s)] (fixHold) cpu=0:00:18.2 real=0:00:06.0 totSessionCpu=0:00:30.2 mem=178.6M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:18.3/0:00:06.2 (3.0), mem = 178.6M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4258.07)
Total number of fetched objects 41799
End delay calculation. (MEM=4628.07 CPU=0:00:06.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4628.07 CPU=0:00:08.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:09.9 real=0:00:02.0 totSessionCpu=2:48:50 mem=4596.1M)
Done building cte setup timing graph (fixHold) cpu=0:00:30.2 real=0:00:10.0 totSessionCpu=2:48:50 mem=4596.1M ***
** Profile ** Start :  cpu=0:00:00.0, mem=4596.1M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=4604.1M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=4604.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=4604.1M
** Profile ** DRVs :  cpu=0:00:01.3, mem=4626.6M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.633  | -0.633  | -0.631  | -2.633  |
|           TNS (ns):|-167.944 |-107.190 | -6.980  | -53.802 |
|    Violating Paths:|  1080   |  1009   |   43    |   30    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.052  | -1.052  |  0.136  |  0.000  |
|           TNS (ns):| -63.182 | -63.182 |  0.000  |  0.000  |
|    Violating Paths:|   236   |   236   |    0    |    0    |
|          All Paths:|  8474   |  8256   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.026   |      9 (9)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.513%
       (91.554% with Fillers)
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:52, real = 0:00:22, mem = 3515.5M, totSessionCpu=2:48:54 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:48:53.9/0:48:05.6 (3.5), mem = 4257.6M
(I,S,L,T): WC_VIEW: 41.0959, 34.3552, 1.72526, 77.1764
*info: Run optDesign holdfix with 8 threads.
Info: 465 nets with fixed/cover wires excluded.
Info: 586 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:38.8 real=0:00:17.0 totSessionCpu=2:48:58 mem=4595.1M density=91.554% ***
** Profile ** Start :  cpu=0:00:00.0, mem=4595.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=4595.1M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4625.6M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.0518
      TNS :     -63.1823
      #VP :          236
  Density :      91.554%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:40.6 real=0:00:18.0 totSessionCpu=2:49:00 mem=4625.6M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.0518
      TNS :     -63.1823
      #VP :          236
  Density :      91.554%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.7 real=0:00:01.0
 accumulated cpu=0:00:42.3 real=0:00:19.0 totSessionCpu=2:49:02 mem=4721.0M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.0518
      TNS :     -63.1823
      #VP :          236
  Density :      91.554%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:42.4 real=0:00:19.0 totSessionCpu=2:49:02 mem=4721.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst normalizer_inst/FE_PHC13821_FE_OFN585_sum_6 (CKBD1)

    Added inst normalizer_inst/FE_PHC13822_FE_OFN199_sum_11 (CKBD4)

    Added inst normalizer_inst/FE_PHC13823_div_in_2_2 (CKBD0)

    Added inst normalizer_inst/FE_PHC13824_div_in_2_12 (CKBD0)

    Added inst normalizer_inst/FE_PHC13825_div_in_2_11 (CKBD0)

    Added inst normalizer_inst/FE_PHC13826_FE_OCPN2631_sum_13 (CKBD1)

    Added inst normalizer_inst/FE_PHC13827_div_in_2_15 (CKBD0)

    Added inst normalizer_inst/FE_PHC13828_FE_OCPN13580_sum_7 (CKBD4)

    Added inst normalizer_inst/FE_PHC13829_div_in_2_1 (BUFFD1)

    Added inst normalizer_inst/FE_PHC13830_div_in_2_13 (CKBD0)

    Added inst normalizer_inst/FE_PHC13831_div_in_2_19 (CKBD0)

    Added inst normalizer_inst/FE_PHC13832_div_in_2_14 (CKBD0)

    Added inst normalizer_inst/FE_PHC13833_psum_2_sync_48 (CKBD0)

    Added inst normalizer_inst/FE_PHC13834_psum_2_sync_59 (CKBD0)

    Added inst normalizer_inst/FE_PHC13835_psum_2_sync_22 (CKBD0)

    Added inst normalizer_inst/FE_PHC13836_psum_2_sync_11 (CKBD0)

    Added inst normalizer_inst/FE_PHC13837_psum_2_sync_60 (CKBD0)

    Added inst normalizer_inst/FE_PHC13838_psum_2_sync_73 (CKBD0)

    Added inst normalizer_inst/FE_PHC13839_psum_2_sync_16 (CKBD0)

    Added inst normalizer_inst/FE_PHC13840_psum_2_sync_86 (CKBD0)

    Added inst normalizer_inst/FE_PHC13841_psum_2_sync_15 (CKBD0)

    Added inst normalizer_inst/FE_PHC13842_psum_2_sync_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC13843_psum_2_sync_26 (CKBD0)

    Added inst normalizer_inst/FE_PHC13844_psum_2_sync_84 (CKBD0)

    Added inst normalizer_inst/FE_PHC13845_psum_2_sync_65 (CKBD0)

    Added inst normalizer_inst/FE_PHC13846_psum_2_sync_37 (CKBD0)

    Added inst normalizer_inst/FE_PHC13847_psum_2_sync_33 (CKBD0)

    Added inst normalizer_inst/FE_PHC13848_psum_2_sync_82 (CKBD0)

    Added inst normalizer_inst/FE_PHC13849_psum_2_sync_49 (CKBD0)

    Added inst normalizer_inst/FE_PHC13850_div_15_u_div_SumTmp_6__3__0 (CKBD0)

    Added inst normalizer_inst/FE_PHC13851_psum_2_sync_1 (CKBD0)

    Added inst normalizer_inst/FE_PHC13852_psum_2_sync_71 (CKBD0)

    Added inst normalizer_inst/FE_PHC13853_psum_2_sync_81 (CKBD0)

    Added inst normalizer_inst/FE_PHC13854_psum_2_sync_27 (CKBD0)

    Added inst normalizer_inst/FE_PHC13855_psum_2_sync_44 (CKBD0)

    Added inst normalizer_inst/FE_PHC13856_psum_2_sync_10 (CKBD0)

    Added inst normalizer_inst/FE_PHC13857_psum_2_sync_63 (CKBD0)

    Added inst normalizer_inst/FE_PHC13858_psum_2_sync_80 (CKBD0)

    Added inst normalizer_inst/FE_PHC13859_psum_2_sync_38 (CKBD0)

    Added inst normalizer_inst/FE_PHC13860_psum_2_sync_70 (CKBD0)

    Added inst normalizer_inst/FE_PHC13861_psum_2_sync_9 (CKBD0)

    Added inst normalizer_inst/FE_PHC13862_psum_2_sync_23 (CKBD0)

    Added inst normalizer_inst/FE_PHC13863_psum_2_sync_61 (CKBD0)

    Added inst normalizer_inst/FE_PHC13864_psum_2_sync_72 (CKBD0)

    Added inst normalizer_inst/FE_PHC13865_psum_2_sync_5 (CKBD0)

    Added inst normalizer_inst/FE_PHC13866_psum_2_sync_62 (CKBD0)

    Added inst normalizer_inst/FE_PHC13867_psum_2_sync_13 (CKBD0)

    Added inst normalizer_inst/FE_PHC13868_psum_2_sync_36 (CKBD0)

    Added inst normalizer_inst/FE_PHC13869_psum_2_sync_6 (CKBD0)

    Added inst normalizer_inst/FE_PHC13870_psum_2_sync_2 (CKBD0)

    Added inst normalizer_inst/FE_PHC13871_psum_2_sync_35 (CKBD0)

    Added inst normalizer_inst/FE_PHC13872_psum_2_sync_69 (CKBD0)

    Added inst normalizer_inst/FE_PHC13873_psum_2_sync_46 (CKBD0)

    Added inst normalizer_inst/AFIFO/genblk1_0__wr_ptr_gray_synchronizer/FE_PHC13874_wr_ptr_gray_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC13875_FE_OCPN4078_div_in_1_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC13876_psum_2_sync_58 (CKBD0)

    Added inst normalizer_inst/FE_PHC13877_psum_2_sync_24 (CKBD0)

    Added inst normalizer_inst/FE_PHC13878_psum_2_sync_3 (CKBD0)

    Added inst normalizer_inst/FE_PHC13879_psum_2_sync_57 (CKBD0)

    Added inst normalizer_inst/FE_PHC13880_psum_2_sync_4 (CKBD0)

    Added inst normalizer_inst/FE_PHC13881_psum_2_sync_64 (CKBD0)

    Added inst normalizer_inst/FE_PHC13882_psum_2_sync_87 (CKBD0)

    Added inst normalizer_inst/FE_PHC13883_psum_2_sync_78 (CKBD0)

    Added inst normalizer_inst/FE_PHC13884_psum_2_sync_83 (CKBD0)

    Added inst normalizer_inst/FE_PHC13885_psum_2_sync_12 (CKBD0)

    Added inst normalizer_inst/FE_PHC13886_psum_2_sync_17 (CKBD0)

    Added inst normalizer_inst/FE_PHC13887_psum_2_sync_25 (CKBD0)

    Added inst normalizer_inst/FE_PHC13888_psum_2_sync_76 (CKBD0)

    Added inst normalizer_inst/FE_PHC13889_psum_2_sync_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC13890_psum_2_sync_47 (CKBD0)

    Added inst normalizer_inst/FE_PHC13891_psum_2_sync_74 (CKBD0)

    Added inst normalizer_inst/FE_PHC13892_psum_2_sync_34 (CKBD0)

    Added inst normalizer_inst/FE_PHC13893_psum_2_sync_54 (CKBD0)

    Added inst normalizer_inst/FE_PHC13894_psum_2_sync_77 (CKBD0)

    Added inst normalizer_inst/FE_PHC13895_psum_2_sync_14 (CKBD0)

    Added inst normalizer_inst/FE_PHC13896_psum_2_sync_68 (CKBD0)

    Added inst normalizer_inst/FE_PHC13897_FE_OFN13811_n7421 (CKBD0)

    Added inst normalizer_inst/FE_PHC13898_psum_2_sync_79 (CKBD0)

    Added inst normalizer_inst/FE_PHC13899_psum_2_sync_41 (CKBD0)

    Added inst normalizer_inst/FE_PHC13900_psum_2_sync_85 (CKBD0)

    Added inst normalizer_inst/FE_PHC13901_psum_2_sync_50 (CKBD0)

    Added inst normalizer_inst/FE_PHC13902_psum_2_sync_8 (CKBD0)

    Added inst normalizer_inst/FE_PHC13903_psum_2_sync_28 (CKBD0)

    Added inst normalizer_inst/FE_PHC13904_psum_2_sync_21 (CKBD0)

    Added inst normalizer_inst/FE_PHC13905_psum_2_sync_53 (CKBD0)

    Added inst normalizer_inst/FE_PHC13906_psum_2_sync_51 (CKBD0)

    Added inst normalizer_inst/FE_PHC13907_psum_2_sync_19 (CKBD0)

    Added inst normalizer_inst/FE_PHC13908_psum_2_sync_32 (CKBD0)

    Added inst normalizer_inst/FE_PHC13909_psum_2_sync_30 (CKBD0)

    Added inst normalizer_inst/FE_PHC13910_psum_2_sync_39 (CKBD0)

    Added inst normalizer_inst/FE_PHC13911_psum_2_sync_42 (CKBD0)

    Added inst normalizer_inst/FE_PHC13912_psum_2_sync_75 (CKBD0)

    Added inst normalizer_inst/FE_PHC13913_psum_2_sync_40 (CKBD0)

    Added inst normalizer_inst/FE_PHC13914_psum_2_sync_43 (CKBD0)

    Added inst normalizer_inst/FE_PHC13915_psum_2_sync_29 (CKBD0)

    Added inst normalizer_inst/FE_PHC13916_psum_2_sync_67 (CKBD0)

    Added inst normalizer_inst/FE_PHC13917_psum_2_sync_20 (CKBD0)

    Added inst normalizer_inst/AFIFO/FE_PHC13918_psum_2_sync_55 (CKBD0)

    Added inst normalizer_inst/FE_PHC13919_psum_2_sync_56 (CKBD0)

    Added inst normalizer_inst/FE_PHC13920_psum_2_sync_45 (CKBD0)

    Added inst normalizer_inst/FE_PHC13921_psum_2_sync_18 (CKBD0)

    Added inst normalizer_inst/FE_PHC13922_psum_2_sync_66 (CKBD0)

    Added inst normalizer_inst/FE_PHC13923_div_out_1_17 (CKBD0)

    Added inst normalizer_inst/FE_PHC13924_psum_2_sync_31 (CKBD0)

    Added inst normalizer_inst/FE_PHC13925_div_out_1_18 (CKBD0)

    Added inst normalizer_inst/FE_PHC13926_FE_OFN13189_n (BUFFD3)

    Added inst core2_inst/mac_array_instance/col_idx_7__mac_col_inst/FE_PHC13927_inst_temp_12 (CKBD0)

    Added inst core2_inst/mac_array_instance/col_idx_7__mac_col_inst/FE_PHC13928_inst_temp_13 (CKBD0)

    Added inst normalizer_inst/FE_PHC13929_div_in_2_9 (BUFFD1)

    Added inst normalizer_inst/FE_PHC13930_out_core1_3 (CKBD0)

    Added inst normalizer_inst/FE_PHC13931_n6401 (BUFFD1)

    Added inst normalizer_inst/FE_PHC13932_out_core1_22 (CKBD0)

    Added inst normalizer_inst/FE_PHC13933_out_core1_43 (CKBD0)

    Added inst normalizer_inst/FE_PHC13934_out_core1_6 (CKBD0)

    Added inst normalizer_inst/FE_PHC13935_n7322 (BUFFD1)

    Added inst normalizer_inst/FE_PHC13936_out_core1_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC13937_out_core1_62 (CKBD0)

    Added inst normalizer_inst/FE_PHC13938_out_core1_1 (CKBD0)

    Added inst normalizer_inst/FE_PHC13939_out_core1_51 (CKBD0)

    Added inst normalizer_inst/FE_PHC13940_out_core1_65 (CKBD0)

    Added inst normalizer_inst/FE_PHC13941_out_core1_26 (CKBD0)

    Added inst normalizer_inst/FE_PHC13942_out_core1_15 (CKBD0)

    Added inst normalizer_inst/FE_PHC13943_div_sel_3 (BUFFD1)

    Added inst normalizer_inst/FE_PHC13944_out_core1_53 (CKBD0)

    Added inst normalizer_inst/FE_PHC13945_div_in_1_9 (BUFFD2)

    Added inst normalizer_inst/FE_PHC13946_out_core1_19 (CKBD0)

    Added inst normalizer_inst/FE_PHC13947_out_core1_82 (CKBD0)

    Added inst normalizer_inst/FE_PHC13948_out_core1_84 (CKBD0)

    Added inst normalizer_inst/FE_PHC13949_div_in_2_4 (BUFFD1)

    Added inst normalizer_inst/FE_PHC13950_div_in_2_5 (BUFFD1)

    Added inst normalizer_inst/FE_PHC13951_out_core1_81 (CKBD0)

    Added inst normalizer_inst/FE_PHC13952_div_in_1_4 (BUFFD1)

    Added inst normalizer_inst/FE_PHC13953_out_core1_85 (CKBD0)

    Added inst normalizer_inst/FE_PHC13954_out_core1_54 (CKBD0)

    Added inst normalizer_inst/FE_PHC13955_out_core1_77 (CKBD0)

    Added inst normalizer_inst/FE_PHC13956_out_core1_86 (CKBD0)

    Added inst normalizer_inst/FE_PHC13957_FE_OCPN4398_FE_OFN13299_sum_3 (BUFFD1)

    Added inst normalizer_inst/FE_PHC13958_out_core1_48 (CKBD0)

    Added inst normalizer_inst/FE_PHC13959_out_core1_2 (CKBD0)

    Added inst normalizer_inst/FE_PHC13960_div_in_2_18 (BUFFD1)

    Added inst normalizer_inst/FE_PHC13961_out_core1_8 (CKBD0)

    Added inst normalizer_inst/FE_PHC13962_out_core1_87 (CKBD0)

    Added inst normalizer_inst/FE_PHC13963_out_core1_32 (CKBD0)

    Added inst normalizer_inst/FE_PHC13964_div_in_2_16 (BUFFD1)

    Added inst normalizer_inst/FE_PHC13965_out_core1_5 (CKBD0)

    Added inst normalizer_inst/FE_PHC13966_FE_OFN13401_sum_2 (BUFFD3)

    Added inst normalizer_inst/FE_PHC13967_out_core1_9 (CKBD0)

    Added inst normalizer_inst/FE_PHC13968_out_core1_21 (CKBD0)

    Added inst normalizer_inst/FE_PHC13969_div_in_1_3 (BUFFD2)

    Added inst normalizer_inst/FE_PHC13970_out_core1_79 (CKBD0)

    Added inst normalizer_inst/FE_PHC13971_out_core1_83 (CKBD0)

    Added inst normalizer_inst/FE_PHC13972_out_core1_10 (CKBD0)

    Added inst core2_inst/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/FE_PHC13973_n11 (CKBD0)

    Added inst normalizer_inst/FE_PHC13974_out_core1_12 (CKBD0)

    Added inst normalizer_inst/FE_PHC13975_out_core1_14 (CKBD0)

    Added inst normalizer_inst/FE_PHC13976_out_core1_4 (CKBD0)

    Added inst normalizer_inst/FE_PHC13977_FE_RN_97 (CKBD1)

    Added inst normalizer_inst/FE_PHC13978_out_core1_17 (CKBD0)

    Added inst normalizer_inst/FE_PHC13979_div_in_2_7 (BUFFD1)

    Added inst normalizer_inst/FE_PHC13980_div_in_2_6 (BUFFD1)

    Added inst normalizer_inst/FE_PHC13981_n5769 (BUFFD1)

    Added inst normalizer_inst/FE_PHC13982_div_in_1_6 (BUFFD3)

    Added inst normalizer_inst/FE_PHC13983_div_in_1_8 (BUFFD1)

    Added inst normalizer_inst/FE_PHC13984_div_in_1_1 (BUFFD1)

    Added inst normalizer_inst/FE_PHC13985_out_core1_31 (CKBD0)

    Added inst normalizer_inst/FE_PHC13986_out_core1_29 (CKBD0)

    Added inst normalizer_inst/FE_PHC13987_div_in_2_3 (BUFFD1)

    Added inst normalizer_inst/FE_PHC13988_FE_OCPN13747_sum_2 (CKBD1)

    Added inst normalizer_inst/FE_PHC13989_div_in_2_8 (BUFFD1)

    Added inst normalizer_inst/FE_PHC13990_FE_OFN276_sum_1 (BUFFD1)

    Added inst normalizer_inst/FE_PHC13991_div_in_1_5 (CKBD4)

    Added inst normalizer_inst/FE_PHC13992_N366 (CKBD1)

    Added inst normalizer_inst/FE_PHC13993_FE_OCPN4323_sum_3 (CKBD1)

    Added inst normalizer_inst/FE_PHC13994_FE_OFN167_sum_0 (BUFFD2)

    Added inst normalizer_inst/FE_PHC13995_n2950 (BUFFD4)

    Added inst normalizer_inst/FE_PHC13996_FE_OCPN4382_sum_11 (CKBD4)

    Added inst normalizer_inst/FE_PHC13997_FE_OCPN4165_FE_OFN13129_sum_0 (CKBD4)

    Added inst normalizer_inst/FE_PHC13998_FE_OCPN3159_FE_OFN13200_n (CKBD0)

    Added inst normalizer_inst/FE_PHC13999_FE_OCPN4127_FE_OFN13141_sum_5 (CKBD0)

    Added inst normalizer_inst/FE_PHC14000_FE_OFN13344_n (CKBD1)

    Added inst normalizer_inst/FE_PHC14001_FE_OCPN4583_sum_12 (CKBD1)

    Added inst normalizer_inst/FE_PHC14002_FE_OCPN13751_FE_OFN13144_n (CKBD1)

    Added inst normalizer_inst/FE_PHC14003_FE_OCPN13707_sum_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC14004_sum_10 (CKBD1)

    Added inst normalizer_inst/FE_PHC14005_FE_OCPN13586_sum_4 (CKBD0)

    Added inst normalizer_inst/FE_PHC14006_FE_OFN259_sum_9 (CKBD1)

    Added inst normalizer_inst/FE_PHC14007_FE_OFN238_sum_8 (CKBD1)

    Added inst normalizer_inst/FE_PHC14008_FE_OCPN2653_n2859 (CKBD0)

    Added inst normalizer_inst/FE_PHC14009_FE_OFN13443_n (CKBD0)

    Added inst normalizer_inst/FE_PHC14010_n2812 (CKBD0)

    Added inst normalizer_inst/FE_PHC14011_FE_RN_1519_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC14012_FE_OCPN3049_FE_OFN13344_n (CKBD0)

    Added inst normalizer_inst/FE_PHC14013_n6494 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14014_FE_OFN13514_n5751 (CKBD2)

    Added inst normalizer_inst/FE_PHC14015_FE_RN_828_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC14016_n123 (CKBD2)

    Added inst normalizer_inst/FE_PHC14017_FE_OCPN13773_sum_3 (CKBD1)

    Added inst normalizer_inst/FE_PHC14018_n5728 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14019_FE_OCPN13696_FE_DBTN43_sum_4 (CKBD4)

    Added inst normalizer_inst/FE_PHC14020_n5711 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14021_n5761 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14022_FE_OFN13814_FE_OFN397_n7404 (CKBD2)

    Added inst normalizer_inst/FE_PHC14023_FE_OFN111_n5842 (CKBD4)

    Added inst normalizer_inst/FE_PHC14024_n5754 (CKBD1)

    Added inst normalizer_inst/FE_PHC14025_n2680 (CKBD1)

    Added inst normalizer_inst/FE_PHC14026_FE_RN_1051_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14027_FE_OCPN13777_sum_5 (CKBD0)

    Added inst normalizer_inst/FE_PHC14028_n7323 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14029_n7287 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14030_n7544 (BUFFD2)

    Added inst normalizer_inst/FE_PHC14031_FE_OCPN13694_sum_9 (CKBD1)

    Added inst normalizer_inst/FE_PHC14032_FE_OFN13211_n121 (BUFFD6)

    Added inst normalizer_inst/FE_PHC14033_FE_OCPN13772_sum_3 (BUFFD3)

    Added inst normalizer_inst/FE_PHC14034_n2415 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14035_FE_OCPN13776_sum_5 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14036_n7295 (CKBD0)

    Added inst normalizer_inst/FE_PHC14037_n475 (CKBD1)

    Added inst normalizer_inst/FE_PHC14038_n7723 (CKBD1)

    Added inst normalizer_inst/FE_PHC14039_n2381 (CKBD1)

    Added inst normalizer_inst/FE_PHC14040_n7294 (CKBD0)

    Added inst normalizer_inst/FE_PHC14041_n1326 (CKBD2)

    Added inst normalizer_inst/FE_PHC14042_n5733 (CKBD0)

    Added inst normalizer_inst/FE_PHC14043_FE_RN_502_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC14044_FE_RN_300 (CKBD0)

    Added inst normalizer_inst/FE_PHC14045_n2384 (CKBD1)

    Added inst normalizer_inst/FE_PHC14046_n2256 (CKBD2)

    Added inst normalizer_inst/FE_PHC14047_n2484 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14048_n362 (CKBD4)

    Added inst normalizer_inst/FE_PHC14049_n7484 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14050_FE_OCPN3926_n12944 (CKBD4)

    Added inst normalizer_inst/FE_PHC14051_n4144 (CKBD4)

    Added inst normalizer_inst/FE_PHC14052_FE_OFN13480_n (CKBD12)

    Added inst normalizer_inst/FE_PHC14053_n4202 (CKBD4)

    Added inst normalizer_inst/FE_PHC14054_n2401 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14055_FE_DBTN4_n2736 (CKBD1)

    Added inst normalizer_inst/FE_PHC14056_n1813 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14057_n247 (CKBD1)

    Added inst normalizer_inst/FE_PHC14058_FE_OFN110_n5603 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14059_FE_RN_54 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14060_FE_OCPN4154_n5732 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14061_n7668 (CKBD4)

    Added inst normalizer_inst/FE_PHC14062_FE_OFN121_n12941 (BUFFD12)

    Added inst normalizer_inst/FE_PHC14063_n7662 (CKBD0)

    Added inst normalizer_inst/FE_PHC14064_n12767 (CKBD0)

    Added inst normalizer_inst/FE_PHC14065_n7480 (CKBD0)

    Added inst normalizer_inst/FE_PHC14066_n2839 (CKBD0)

    Added inst normalizer_inst/FE_PHC14067_n5876 (CKBD0)

    Added inst normalizer_inst/FE_PHC14068_n2908 (CKBD0)

    Added inst normalizer_inst/FE_PHC14069_FE_OFN93_n12845 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14070_n7352 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14071_FE_OFN108_n4144 (BUFFD3)

    Added inst normalizer_inst/FE_PHC14072_FE_RN_127 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14073_n11476 (CKBD1)

    Added inst normalizer_inst/FE_PHC14074_n7474 (CKBD1)

    Added inst normalizer_inst/FE_PHC14075_n7438 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14076_n12861 (CKBD2)

    Added inst normalizer_inst/FE_PHC14077_n12844 (CKBD0)

    Added inst normalizer_inst/FE_PHC14078_FE_OFN390_n5751 (CKBD0)

    Added inst normalizer_inst/FE_PHC14079_n7285 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14080_n5741 (CKBD1)

    Added inst normalizer_inst/FE_PHC14081_n5764 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14082_n5766 (CKBD1)

    Added inst normalizer_inst/FE_PHC14083_FE_OCPN2658_n247 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14084_n7459 (CKBD4)

    Added inst normalizer_inst/FE_PHC14085_n2266 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14086_n7376 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14087_n2547 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14088_n3302 (CKBD2)

    Added inst normalizer_inst/FE_PHC14089_n657 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14090_n7314 (CKBD2)

    Added inst normalizer_inst/FE_PHC14091_n2330 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14092_n1053 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14093_n7369 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14094_FE_OCPN2857_FE_DBTN29_n7332 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14095_n7288 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14096_n7293 (CKBD1)

    Added inst normalizer_inst/FE_PHC14097_n358 (CKBD1)

    Added inst normalizer_inst/FE_PHC14098_FE_RN_35 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14099_n2409 (CKBD1)

    Added inst normalizer_inst/FE_PHC14100_FE_OCPN2578_n5731 (CKBD4)

    Added inst normalizer_inst/FE_PHC14101_n7297 (CKBD2)

    Added inst normalizer_inst/FE_PHC14102_n7386 (CKBD1)

    Added inst normalizer_inst/FE_PHC14103_n2398 (CKBD1)

    Added inst normalizer_inst/FE_PHC14104_n2784 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14105_n7447 (CKBD0)

    Added inst normalizer_inst/FE_PHC14106_n7485 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14107_FE_OCPN3533_n12890 (CKBD0)

    Added inst normalizer_inst/FE_PHC14108_n7690 (BUFFD0)

    Added inst normalizer_inst/FE_PHC14109_n7537 (BUFFD0)

    Added inst normalizer_inst/FE_PHC14110_n7339 (CKBD0)

    Added inst normalizer_inst/FE_PHC14111_n7400 (CKBD0)

    Added inst normalizer_inst/FE_PHC14112_FE_OCPN4420_n12743 (CKBD0)

    Added inst normalizer_inst/FE_PHC14113_n7457 (CKBD0)

    Added inst normalizer_inst/FE_PHC14114_n7422 (CKBD0)

    Added inst normalizer_inst/FE_PHC14115_n12982 (CKBD0)

    Added inst normalizer_inst/FE_PHC14116_n7456 (CKBD1)

    Added inst normalizer_inst/FE_PHC14117_n7307 (CKBD1)

    Added inst normalizer_inst/FE_PHC14118_FE_RN_1148_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC14119_FE_OFN13354_n (CKBD0)

    Added inst normalizer_inst/FE_PHC14120_FE_RN_248_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC14121_n2349 (CKBD1)

    Added inst normalizer_inst/FE_PHC14122_n2292 (CKBD0)

    Added inst normalizer_inst/FE_PHC14123_FE_DBTN12_n7314 (CKBD0)

    Added inst normalizer_inst/FE_PHC14124_n7395 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14125_n7487 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14126_n1223 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14127_n7325 (CKBD1)

    Added inst normalizer_inst/FE_PHC14128_n7299 (CKBD1)

    Added inst normalizer_inst/FE_PHC14129_n2380 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14130_n7334 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14131_FE_DBTN48_n12890 (BUFFD4)

    Added inst normalizer_inst/FE_PHC14132_n5771 (BUFFD3)

    Added inst normalizer_inst/FE_PHC14133_n5765 (CKBD2)

    Added inst normalizer_inst/FE_PHC14134_FE_RN_391 (CKBD1)

    Added inst normalizer_inst/FE_PHC14135_n7384 (CKBD0)

    Added inst normalizer_inst/FE_PHC14136_n7387 (CKBD4)

    Added inst normalizer_inst/FE_PHC14137_n7411 (CKBD0)

    Added inst normalizer_inst/FE_PHC14138_n7462 (CKBD0)

    Added inst normalizer_inst/FE_PHC14139_n7345 (CKBD0)

    Added inst normalizer_inst/FE_PHC14140_n7441 (CKBD0)

    Added inst normalizer_inst/FE_PHC14141_n7435 (CKBD0)

    Added inst normalizer_inst/FE_PHC14142_n7440 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14143_n2496 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14144_n7385 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14145_n12987 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14146_n2304 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14147_n5772 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14148_n2436 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14149_n7357 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14150_n243 (CKBD2)

    Added inst normalizer_inst/FE_PHC14151_n7365 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14152_n5859 (CKBD2)

    Added inst normalizer_inst/FE_PHC14153_FE_RN_203 (CKBD2)

    Added inst normalizer_inst/FE_PHC14154_FE_OCPN2559_n4265 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14155_n15 (CKBD0)

    Added inst normalizer_inst/FE_PHC14156_n7695 (CKBD0)

    Added inst normalizer_inst/FE_PHC14157_FE_RN_141_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC14158_n2419 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14159_FE_RN_1495_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC14160_FE_RN_1352_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14161_n7491 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14162_n7349 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14163_FE_OFN595_n4264 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14164_n5539 (BUFFD0)

    Added inst normalizer_inst/FE_PHC14165_n5527 (CKBD0)

    Added inst normalizer_inst/FE_PHC14166_n1263 (CKBD0)

    Added inst normalizer_inst/FE_PHC14167_n2446 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14168_FE_OCPN2531_n5827 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14169_n5491 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14170_n5493 (CKBD2)

    Added inst normalizer_inst/FE_PHC14171_FE_RN_172 (CKBD2)

    Added inst normalizer_inst/FE_PHC14172_n5536 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14173_n5585 (BUFFD2)

    Added inst normalizer_inst/FE_PHC14174_FE_OCPN13610_n4970 (CKBD4)

    Added inst normalizer_inst/FE_PHC14175_FE_RN_226 (CKBD0)

    Added inst normalizer_inst/FE_PHC14176_n5595 (CKBD1)

    Added inst normalizer_inst/FE_PHC14177_n9680 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14178_n1332 (CKBD2)

    Added inst normalizer_inst/FE_PHC14179_n5559 (CKBD2)

    Added inst normalizer_inst/FE_PHC14180_n2657 (CKBD2)

    Added inst normalizer_inst/FE_PHC14181_n5032 (CKBD0)

    Added inst normalizer_inst/FE_PHC14182_n5700 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14183_n9783 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14184_n9720 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14185_n9637 (CKBD2)

    Added inst normalizer_inst/FE_PHC14186_n5533 (CKBD2)

    Added inst normalizer_inst/FE_PHC14187_n9719 (CKBD2)

    Added inst normalizer_inst/FE_PHC14188_n5519 (CKBD4)

    Added inst normalizer_inst/FE_PHC14189_n7590 (CKBD4)

    Added inst normalizer_inst/FE_PHC14190_n5598 (CKBD0)

    Added inst normalizer_inst/FE_PHC14191_n5537 (CKBD0)

    Added inst normalizer_inst/FE_PHC14192_n5520 (CKBD0)

    Added inst normalizer_inst/FE_PHC14193_FE_OCPN3556_n13176 (CKBD0)

    Added inst normalizer_inst/FE_PHC14194_n5701 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14195_N492 (CKBD0)

    Added inst normalizer_inst/FE_PHC14196_n5682 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14197_n5504 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14198_N491 (CKBD0)

    Added inst normalizer_inst/FE_PHC14199_n5615 (CKBD1)

    Added inst normalizer_inst/FE_PHC14200_n5617 (CKBD1)

    Added inst normalizer_inst/FE_PHC14201_n10899 (CKBD1)

    Added inst normalizer_inst/FE_PHC14202_n9956 (CKBD1)

    Added inst normalizer_inst/FE_PHC14203_n10031 (CKBD0)

    Added inst normalizer_inst/FE_PHC14204_FE_RN_11 (CKBD1)

    Added inst normalizer_inst/FE_PHC14205_n9955 (CKBD0)

    Added inst normalizer_inst/FE_PHC14206_n10019 (CKBD1)

    Added inst normalizer_inst/FE_PHC14207_n10126 (CKBD0)

    Added inst normalizer_inst/FE_PHC14208_n10040 (CKBD0)

    Added inst normalizer_inst/FE_PHC14209_FE_RN_243 (CKBD2)

    Added inst normalizer_inst/FE_PHC14210_n5297 (CKBD1)

    Added inst normalizer_inst/FE_PHC14211_FE_OCPN13529_n3280 (CKBD4)

    Added inst normalizer_inst/FE_PHC14212_N524 (CKBD0)

    Added inst normalizer_inst/FE_PHC14213_n5435 (CKBD0)

    Added inst normalizer_inst/FE_PHC14214_N513 (CKBD0)

    Added inst normalizer_inst/FE_PHC14215_N514 (CKBD0)

    Added inst normalizer_inst/FE_PHC14216_FE_OFN402_n8145 (CKBD0)

    Added inst normalizer_inst/FE_PHC14217_N525 (CKBD0)

    Added inst normalizer_inst/FE_PHC14218_FE_OCPN13634_N489 (CKBD0)

    Added inst normalizer_inst/FE_PHC14219_FE_OCPN2738_FE_RN_11 (CKBD0)

    Added inst normalizer_inst/FE_PHC14220_n12607 (CKBD1)

    Added inst normalizer_inst/FE_PHC14221_n12609 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14222_n9729 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14223_n12504 (CKBD1)

    Added inst normalizer_inst/FE_PHC14224_n12668 (CKBD1)

    Added inst normalizer_inst/FE_PHC14225_n12554 (CKBD1)

    Added inst normalizer_inst/FE_PHC14226_n12548 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14227_n9302 (CKBD1)

    Added inst normalizer_inst/FE_PHC14228_n10903 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14229_n12506 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14230_FE_OCPN2558_n13158 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14231_n12636 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14232_n10924 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14233_n12632 (CKBD1)

    Added inst normalizer_inst/FE_PHC14234_n10023 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14235_n12634 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14236_n10942 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14237_n12655 (CKBD2)

    Added inst normalizer_inst/FE_PHC14238_FE_RN_436 (CKBD0)

    Added inst normalizer_inst/FE_PHC14239_n10044 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14240_n10268 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14241_n9873 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14242_n10306 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14243_n12639 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14244_n10301 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14245_n10270 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14246_n11353 (CKBD2)

    Added inst normalizer_inst/FE_PHC14247_n11364 (CKBD2)

    Added inst normalizer_inst/FE_PHC14248_n12654 (CKBD4)

    Added inst normalizer_inst/FE_PHC14249_n10300 (CKBD2)

    Added inst normalizer_inst/FE_PHC14250_n10281 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14251_n10271 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14252_n10298 (CKBD2)

    Added inst normalizer_inst/FE_PHC14253_n12621 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14254_n10302 (CKBD2)

    Added inst normalizer_inst/FE_PHC14255_FE_OCPN4133_N522 (CKBD0)

    Added inst normalizer_inst/FE_PHC14256_FE_OCPN4300_FE_RN_259 (CKBD0)

    Added inst normalizer_inst/FE_PHC14257_N511 (CKBD0)

    Added inst normalizer_inst/FE_PHC14258_FE_RN_257_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC14259_n12599 (CKBD1)

    Added inst normalizer_inst/FE_PHC14260_n12648 (CKBD1)

    Added inst normalizer_inst/FE_PHC14261_n12811 (CKBD1)

    Added inst normalizer_inst/FE_PHC14262_n12657 (CKBD1)

    Added inst normalizer_inst/FE_PHC14263_n12498 (CKBD1)

    Added inst normalizer_inst/FE_PHC14264_n12602 (CKBD1)

    Added inst normalizer_inst/FE_PHC14265_n12813 (CKBD1)

    Added inst normalizer_inst/FE_PHC14266_n12814 (CKBD1)

    Added inst normalizer_inst/FE_PHC14267_n12546 (CKBD1)

    Added inst normalizer_inst/FE_PHC14268_n11377 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14269_n12570 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14270_n12611 (CKBD1)

    Added inst normalizer_inst/FE_PHC14271_n12539 (CKBD1)

    Added inst normalizer_inst/FE_PHC14272_n12887 (CKBD1)

    Added inst normalizer_inst/FE_PHC14273_n12947 (CKBD1)

    Added inst normalizer_inst/FE_PHC14274_n12610 (CKBD1)

    Added inst normalizer_inst/FE_PHC14275_n12485 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14276_n12582 (CKBD1)

    Added inst normalizer_inst/FE_PHC14277_n12619 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14278_n12574 (CKBD1)

    Added inst normalizer_inst/FE_PHC14279_n12866 (CKBD1)

    Added inst normalizer_inst/FE_PHC14280_n12509 (CKBD1)

    Added inst normalizer_inst/FE_PHC14281_n12868 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14282_n12502 (CKBD1)

    Added inst normalizer_inst/FE_PHC14283_n12585 (CKBD1)

    Added inst normalizer_inst/FE_PHC14284_n12490 (CKBD1)

    Added inst normalizer_inst/FE_PHC14285_n12906 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14286_n12992 (CKBD1)

    Added inst normalizer_inst/FE_PHC14287_n10308 (CKBD1)

    Added inst normalizer_inst/FE_PHC14288_n12507 (CKBD1)

    Added inst normalizer_inst/FE_PHC14289_n10277 (CKBD1)

    Added inst normalizer_inst/FE_PHC14290_n9617 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14291_n12640 (CKBD1)

    Added inst normalizer_inst/FE_PHC14292_n12848 (CKBD0)

    Added inst normalizer_inst/FE_PHC14293_n12672 (CKBD1)

    Added inst normalizer_inst/FE_PHC14294_n11371 (CKBD0)

    Added inst normalizer_inst/FE_PHC14295_n12797 (CKBD0)

    Added inst normalizer_inst/FE_PHC14296_n12990 (CKBD1)

    Added inst normalizer_inst/FE_PHC14297_n10229 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14298_n12622 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14299_n12729 (BUFFD3)

    Added inst normalizer_inst/FE_PHC14300_FE_OCPN4177_n5654 (CKBD2)

    Added inst normalizer_inst/FE_PHC14301_FE_RN_440 (CKBD2)

    Added inst normalizer_inst/FE_PHC14302_n12998 (CKBD3)

    Added inst normalizer_inst/FE_PHC14303_FE_OCPN4407_n4130 (CKBD2)

    Added inst normalizer_inst/FE_PHC14304_n9855 (CKBD2)

    Added inst normalizer_inst/FE_PHC14305_n13003 (CKBD4)

    Added inst normalizer_inst/FE_PHC14306_n12994 (CKBD1)

    Added inst normalizer_inst/FE_PHC14307_n12986 (CKBD4)

    Added inst normalizer_inst/FE_PHC14308_n12991 (CKBD1)

    Added inst normalizer_inst/FE_PHC14309_n12785 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14310_n11657 (CKBD1)

    Added inst normalizer_inst/FE_PHC14311_n12834 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14312_n12932 (CKBD1)

    Added inst normalizer_inst/FE_PHC14313_n12576 (CKBD1)

    Added inst normalizer_inst/FE_PHC14314_n12798 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14315_n12842 (CKBD1)

    Added inst normalizer_inst/FE_PHC14316_FE_RN_13_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC14317_n12792 (CKBD1)

    Added inst normalizer_inst/FE_PHC14318_n12627 (CKBD1)

    Added inst normalizer_inst/FE_PHC14319_n12522 (CKBD1)

    Added inst normalizer_inst/FE_PHC14320_n12862 (CKBD1)

    Added inst normalizer_inst/FE_PHC14321_n12918 (CKBD1)

    Added inst normalizer_inst/FE_PHC14322_n12650 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14323_n12895 (CKBD1)

    Added inst normalizer_inst/FE_PHC14324_n13181 (CKBD1)

    Added inst normalizer_inst/FE_PHC14325_n12787 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14326_n12921 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14327_n12851 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14328_n12614 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14329_n11659 (CKBD1)

    Added inst normalizer_inst/FE_PHC14330_n12794 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14331_n12836 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14332_n12604 (CKBD1)

    Added inst normalizer_inst/FE_PHC14333_n12954 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14334_n12478 (CKBD1)

    Added inst normalizer_inst/FE_PHC14335_n12793 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14336_n12819 (CKBD1)

    Added inst normalizer_inst/FE_PHC14337_n12931 (CKBD1)

    Added inst normalizer_inst/FE_PHC14338_n12898 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14339_n12923 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14340_n11607 (CKBD1)

    Added inst normalizer_inst/FE_PHC14341_n13000 (CKBD1)

    Added inst normalizer_inst/FE_PHC14342_n12864 (CKBD1)

    Added inst normalizer_inst/FE_PHC14343_n12873 (CKBD1)

    Added inst normalizer_inst/FE_PHC14344_n12817 (CKBD1)

    Added inst normalizer_inst/FE_PHC14345_n12512 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14346_n12956 (CKBD1)

    Added inst normalizer_inst/FE_PHC14347_n9484 (CKBD4)

    Added inst normalizer_inst/FE_PHC14348_n12869 (CKBD1)

    Added inst normalizer_inst/FE_PHC14349_n12907 (CKBD1)

    Added inst normalizer_inst/FE_PHC14350_n12902 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14351_n12674 (CKBD1)

    Added inst normalizer_inst/FE_PHC14352_n12544 (CKBD1)

    Added inst normalizer_inst/FE_PHC14353_n12588 (CKBD1)

    Added inst normalizer_inst/FE_PHC14354_n13004 (CKBD1)

    Added inst normalizer_inst/FE_PHC14355_n12999 (CKBD1)

    Added inst normalizer_inst/FE_PHC14356_n12871 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14357_n12800 (CKBD0)

    Added inst normalizer_inst/FE_PHC14358_n11711 (CKBD4)

    Added inst normalizer_inst/FE_PHC14359_n565 (CKBD1)

    Added inst normalizer_inst/FE_PHC14360_n1563 (CKBD4)

    Added inst normalizer_inst/FE_PHC14361_n12713 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14362_n13001 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14363_n11700 (CKBD4)

    Added inst normalizer_inst/FE_PHC14364_FE_RN_1224_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC14365_n11582 (CKBD4)

    Added inst normalizer_inst/FE_PHC14366_n12874 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14367_n12732 (CKBD6)

    Added inst normalizer_inst/FE_PHC14368_n12876 (CKBD4)

    Added inst normalizer_inst/FE_PHC14369_n11513 (CKBD0)

    Added inst normalizer_inst/FE_PHC14370_N500 (CKBD0)

    Added inst normalizer_inst/FE_PHC14371_n11651 (CKBD1)

    Added inst normalizer_inst/FE_PHC14372_FE_OCPN3217_FE_RN_200 (CKBD1)

    Added inst normalizer_inst/FE_PHC14373_n11601 (CKBD1)

    Added inst normalizer_inst/FE_PHC14374_n11668 (CKBD1)

    Added inst normalizer_inst/FE_PHC14375_n11646 (CKBD1)

    Added inst normalizer_inst/FE_PHC14376_n12781 (CKBD1)

    Added inst normalizer_inst/FE_PHC14377_n1764 (CKBD1)

    Added inst normalizer_inst/FE_PHC14378_n11619 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14379_n11648 (CKBD1)

    Added inst normalizer_inst/FE_PHC14380_n12783 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14381_n11555 (CKBD1)

    Added inst normalizer_inst/FE_PHC14382_n57 (CKBD1)

    Added inst normalizer_inst/FE_PHC14383_n11557 (CKBD1)

    Added inst normalizer_inst/FE_PHC14384_n11650 (CKBD1)

    Added inst normalizer_inst/FE_PHC14385_n12822 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14386_n9507 (CKBD1)

    Added inst normalizer_inst/FE_PHC14387_n12830 (CKBD1)

    Added inst normalizer_inst/FE_PHC14388_n11543 (CKBD1)

    Added inst normalizer_inst/FE_PHC14389_n11603 (CKBD1)

    Added inst normalizer_inst/FE_PHC14390_n11653 (CKBD4)

    Added inst normalizer_inst/FE_PHC14391_n11598 (CKBD1)

    Added inst normalizer_inst/FE_PHC14392_n11558 (CKBD1)

    Added inst normalizer_inst/FE_PHC14393_n12935 (CKBD1)

    Added inst normalizer_inst/FE_PHC14394_n11580 (CKBD1)

    Added inst normalizer_inst/FE_PHC14395_n11600 (CKBD1)

    Added inst normalizer_inst/FE_PHC14396_n11458 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14397_n11660 (CKBD1)

    Added inst normalizer_inst/FE_PHC14398_n58 (CKBD1)

    Added inst normalizer_inst/FE_PHC14399_n11608 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14400_n11583 (CKBD1)

    Added inst normalizer_inst/FE_PHC14401_n12934 (CKBD1)

    Added inst normalizer_inst/FE_PHC14402_n12832 (CKBD1)

    Added inst normalizer_inst/FE_PHC14403_n12613 (CKBD1)

    Added inst normalizer_inst/FE_PHC14404_FE_RN_359_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC14405_n12950 (CKBD1)

    Added inst normalizer_inst/FE_PHC14406_n12821 (CKBD1)

    Added inst normalizer_inst/FE_PHC14407_n12628 (CKBD1)

    Added inst normalizer_inst/FE_PHC14408_n12900 (CKBD1)

    Added inst normalizer_inst/FE_PHC14409_n13184 (CKBD0)

    Added inst normalizer_inst/FE_PHC14410_n12615 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14411_FE_RN_215 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14412_n13182 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14413_n10315 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14414_n11535 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14415_n11627 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14416_n694 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14417_n11676 (CKBD1)

    Added inst normalizer_inst/FE_PHC14418_n9815 (CKBD1)

    Added inst normalizer_inst/FE_PHC14419_FE_OCPN4021_n11076 (CKBD1)

    Added inst normalizer_inst/FE_PHC14420_n11574 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14421_n11457 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14422_n11661 (CKBD1)

    Added inst normalizer_inst/FE_PHC14423_n11606 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14424_n11554 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14425_n12784 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14426_n11717 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14427_n11604 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14428_FE_OCPN2528_n13182 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14429_n11039 (CKBD1)

    Added inst normalizer_inst/FE_PHC14430_n11325 (BUFFD2)

    Added inst normalizer_inst/FE_PHC14431_n11586 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14432_n13174 (CKBD0)

    Added inst normalizer_inst/FE_PHC14433_n13173 (CKBD1)

    Added inst normalizer_inst/FE_PHC14434_n11330 (CKBD4)

    Added inst normalizer_inst/FE_PHC14435_n11210 (CKBD1)

    Added inst normalizer_inst/FE_PHC14436_n11201 (CKBD1)

    Added inst normalizer_inst/FE_PHC14437_n11333 (CKBD1)

    Added inst normalizer_inst/FE_PHC14438_n11168 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14439_n11123 (CKBD1)

    Added inst normalizer_inst/FE_PHC14440_n11319 (CKBD1)

    Added inst normalizer_inst/FE_PHC14441_n11170 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14442_n11082 (CKBD1)

    Added inst normalizer_inst/FE_PHC14443_n11115 (CKBD1)

    Added inst normalizer_inst/FE_PHC14444_n11038 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14445_n11332 (CKBD1)

    Added inst normalizer_inst/FE_PHC14446_n11273 (CKBD0)

    Added inst normalizer_inst/FE_PHC14447_n11105 (CKBD1)

    Added inst normalizer_inst/FE_PHC14448_n11159 (CKBD1)

    Added inst normalizer_inst/FE_PHC14449_n11309 (CKBD1)

    Added inst normalizer_inst/FE_PHC14450_n11211 (CKBD1)

    Added inst normalizer_inst/FE_PHC14451_n11207 (CKBD1)

    Added inst normalizer_inst/FE_PHC14452_n11150 (CKBD1)

    Added inst normalizer_inst/FE_PHC14453_n11114 (CKBD1)

    Added inst normalizer_inst/FE_PHC14454_n11565 (CKBD1)

    Added inst normalizer_inst/FE_PHC14455_n11163 (CKBD1)

    Added inst normalizer_inst/FE_PHC14456_n11033 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14457_n11193 (CKBD1)

    Added inst normalizer_inst/FE_PHC14458_n11597 (CKBD1)

    Added inst normalizer_inst/FE_PHC14459_n11311 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14460_n11292 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14461_n11107 (CKBD0)

    Added inst normalizer_inst/FE_PHC14462_n11124 (CKBD1)

    Added inst normalizer_inst/FE_PHC14463_n11318 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14464_n11339 (CKBD2)

    Added inst normalizer_inst/FE_PHC14465_n11343 (CKBD2)

    Added inst normalizer_inst/FE_PHC14466_n11303 (CKBD2)

    Added inst normalizer_inst/FE_PHC14467_n11328 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14468_n11212 (CKBD1)

    Added inst normalizer_inst/FE_PHC14469_n11295 (CKBD1)

    Added inst normalizer_inst/FE_PHC14470_n11089 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14471_n11218 (CKBD1)

    Added inst normalizer_inst/FE_PHC14472_n11337 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14473_n11215 (CKBD1)

    Added inst normalizer_inst/FE_PHC14474_n11176 (CKBD1)

    Added inst normalizer_inst/FE_PHC14475_n11128 (CKBD1)

    Added inst normalizer_inst/FE_PHC14476_n2212 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14477_n11125 (CKBD1)

    Added inst normalizer_inst/FE_PHC14478_n11197 (CKBD1)

    Added inst normalizer_inst/FE_PHC14479_n11335 (CKBD1)

    Added inst normalizer_inst/FE_PHC14480_n11133 (CKBD1)

    Added inst normalizer_inst/FE_PHC14481_n11206 (CKBD1)

    Added inst normalizer_inst/FE_PHC14482_n11217 (CKBD0)

    Added inst normalizer_inst/FE_PHC14483_n11322 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14484_n11306 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14485_n11108 (CKBD1)

    Added inst normalizer_inst/FE_PHC14486_n11253 (CKBD2)

    Added inst normalizer_inst/FE_PHC14487_n11340 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14488_n11162 (CKBD1)

    Added inst normalizer_inst/FE_PHC14489_n13130 (CKBD1)

    Added inst normalizer_inst/FE_PHC14490_n11294 (CKBD1)

    Added inst normalizer_inst/FE_PHC14491_n11097 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14492_n11299 (CKBD1)

    Added inst normalizer_inst/FE_PHC14493_n11140 (CKBD1)

    Added inst normalizer_inst/FE_PHC14494_n11132 (CKBD1)

    Added inst normalizer_inst/FE_PHC14495_FE_RN_83 (CKBD0)

    Added inst normalizer_inst/FE_PHC14496_n11205 (CKBD1)

    Added inst normalizer_inst/FE_PHC14497_n177 (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.0235
      TNS :     -56.3048
      #VP :          184
      TNS+:       6.8775/677 improved (0.0102 per commit, 10.885%)
  Density :      91.948%
------------------------------------------------------------------------------------------
 677 buffer added (phase total 677, total 677)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:20.7 real=0:00:08.0
 accumulated cpu=0:01:03 real=0:00:27.0 totSessionCpu=2:49:23 mem=4923.0M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 79.32 %
    there are 1051 full evals passed out of 1325 
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...

    Added inst normalizer_inst/FE_PHC14498_div_in_2_12 (CKBD0)

    Added inst normalizer_inst/FE_PHC14499_div_in_2_14 (CKBD0)

    Added inst normalizer_inst/FE_PHC14500_div_15_u_div_SumTmp_6__3__0 (CKBD0)

    Added inst normalizer_inst/FE_PHC14501_FE_OCPN4078_div_in_1_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC14502_div_in_2_15 (CKBD0)

    Added inst normalizer_inst/FE_PHC14503_div_in_2_11 (CKBD0)

    Added inst normalizer_inst/FE_PHC14504_psum_2_sync_52 (CKBD0)

    Added inst normalizer_inst/FE_PHC14505_FE_OFN13811_n7421 (CKBD0)

    Added inst normalizer_inst/FE_PHC14506_div_in_2_2 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14507_psum_2_sync_17 (CKBD0)

    Added inst normalizer_inst/FE_PHC14508_psum_2_sync_8 (CKBD0)

    Added inst normalizer_inst/AFIFO/FE_PHC14509_wr_ptr_gray_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC14510_psum_2_sync_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC14511_psum_2_sync_61 (CKBD0)

    Added inst normalizer_inst/FE_PHC14512_psum_2_sync_19 (CKBD0)

    Added inst normalizer_inst/FE_PHC14513_FE_OCPN2631_sum_13 (CKBD0)

    Added inst normalizer_inst/FE_PHC14514_psum_2_sync_6 (CKBD0)

    Added inst normalizer_inst/FE_PHC14515_psum_2_sync_62 (CKBD0)

    Added inst normalizer_inst/FE_PHC14516_psum_2_sync_18 (CKBD0)

    Added inst normalizer_inst/FE_PHC14517_psum_2_sync_41 (CKBD0)

    Added inst normalizer_inst/FE_PHC14518_psum_2_sync_50 (CKBD0)

    Added inst normalizer_inst/FE_PHC14519_psum_2_sync_38 (CKBD0)

    Added inst normalizer_inst/FE_PHC14520_psum_2_sync_23 (CKBD0)

    Added inst normalizer_inst/FE_PHC14521_psum_2_sync_72 (CKBD0)

    Added inst normalizer_inst/FE_PHC14522_psum_2_sync_51 (CKBD0)

    Added inst normalizer_inst/FE_PHC14523_psum_2_sync_39 (CKBD0)

    Added inst normalizer_inst/FE_PHC14524_psum_2_sync_74 (CKBD0)

    Added inst normalizer_inst/FE_PHC14525_psum_2_sync_86 (CKBD0)

    Added inst normalizer_inst/FE_PHC14526_psum_2_sync_63 (CKBD0)

    Added inst normalizer_inst/FE_PHC14527_psum_2_sync_87 (CKBD0)

    Added inst normalizer_inst/FE_PHC14528_psum_2_sync_4 (CKBD0)

    Added inst normalizer_inst/FE_PHC14529_psum_2_sync_36 (CKBD0)

    Added inst normalizer_inst/FE_PHC14530_psum_2_sync_49 (CKBD0)

    Added inst normalizer_inst/FE_PHC14531_psum_2_sync_14 (CKBD0)

    Added inst normalizer_inst/FE_PHC14532_psum_2_sync_13 (CKBD0)

    Added inst normalizer_inst/FE_PHC14533_psum_2_sync_28 (CKBD0)

    Added inst normalizer_inst/FE_PHC14534_psum_2_sync_15 (CKBD0)

    Added inst normalizer_inst/FE_PHC14535_psum_2_sync_22 (CKBD0)

    Added inst normalizer_inst/FE_PHC14536_psum_2_sync_27 (CKBD0)

    Added inst normalizer_inst/FE_PHC14537_psum_2_sync_25 (CKBD0)

    Added inst normalizer_inst/FE_PHC14538_psum_2_sync_30 (CKBD0)

    Added inst normalizer_inst/FE_PHC14539_div_out_1_17 (CKBD0)

    Added inst normalizer_inst/FE_PHC14540_psum_2_sync_71 (CKBD0)

    Added inst normalizer_inst/FE_PHC14541_psum_2_sync_40 (CKBD0)

    Added inst normalizer_inst/FE_PHC14542_psum_2_sync_85 (CKBD0)

    Added inst normalizer_inst/FE_PHC14543_psum_2_sync_58 (CKBD0)

    Added inst normalizer_inst/FE_PHC14544_div_out_1_18 (CKBD0)

    Added inst normalizer_inst/FE_PHC14545_psum_2_sync_29 (CKBD0)

    Added inst normalizer_inst/FE_PHC14546_psum_2_sync_83 (CKBD0)

    Added inst normalizer_inst/FE_PHC14547_psum_2_sync_1 (CKBD0)

    Added inst normalizer_inst/FE_PHC14548_psum_2_sync_69 (CKBD0)

    Added inst normalizer_inst/FE_PHC14549_psum_2_sync_5 (CKBD0)

    Added inst normalizer_inst/FE_PHC14550_psum_2_sync_47 (CKBD0)

    Added inst normalizer_inst/FE_PHC14551_div_in_2_1 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14552_psum_2_sync_3 (CKBD0)

    Added inst normalizer_inst/FE_PHC14553_psum_2_sync_59 (CKBD0)

    Added inst normalizer_inst/FE_PHC14554_psum_2_sync_82 (CKBD0)

    Added inst normalizer_inst/FE_PHC14555_psum_2_sync_2 (CKBD0)

    Added inst normalizer_inst/FE_PHC14556_psum_2_sync_35 (CKBD0)

    Added inst normalizer_inst/FE_PHC14557_div_in_2_13 (CKBD1)

    Added inst normalizer_inst/FE_PHC14558_psum_2_sync_84 (CKBD0)

    Added inst normalizer_inst/FE_PHC14559_psum_2_sync_60 (CKBD0)

    Added inst normalizer_inst/FE_PHC14560_psum_2_sync_26 (CKBD0)

    Added inst normalizer_inst/FE_PHC14561_psum_2_sync_73 (CKBD0)

    Added inst normalizer_inst/FE_PHC14562_psum_2_sync_37 (CKBD0)

    Added inst normalizer_inst/FE_PHC14563_psum_2_sync_48 (CKBD0)

    Added inst normalizer_inst/FE_PHC14564_psum_2_sync_80 (CKBD0)

    Added inst normalizer_inst/FE_PHC14565_psum_2_sync_78 (CKBD0)

    Added inst normalizer_inst/FE_PHC14566_psum_2_sync_16 (CKBD0)

    Added inst normalizer_inst/FE_PHC14567_FE_OFN13209_n (CKBD1)

    Added inst normalizer_inst/FE_PHC14568_psum_2_sync_24 (CKBD0)

    Added inst normalizer_inst/FE_PHC14569_psum_2_sync_46 (CKBD0)

    Added inst normalizer_inst/FE_PHC14570_psum_2_sync_11 (CKBD0)

    Added inst normalizer_inst/FE_PHC14571_FE_OFN13189_n (BUFFD3)

    Added inst normalizer_inst/FE_PHC14572_psum_2_sync_34 (CKBD0)

    Added inst normalizer_inst/FE_PHC14573_div_in_2_19 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14574_psum_2_sync_12 (CKBD0)

    Added inst normalizer_inst/FE_PHC14575_psum_2_sync_77 (CKBD0)

    Added inst normalizer_inst/FE_PHC14576_psum_2_sync_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC14577_psum_2_sync_81 (CKBD0)

    Added inst normalizer_inst/FE_PHC14578_psum_2_sync_57 (CKBD0)

    Added inst normalizer_inst/FE_PHC14579_psum_2_sync_33 (CKBD0)

    Added inst normalizer_inst/FE_PHC14580_FE_OFN228_sum_10 (CKBD1)

    Added inst normalizer_inst/FE_PHC14581_psum_2_sync_9 (CKBD0)

    Added inst normalizer_inst/FE_PHC14582_psum_2_sync_75 (CKBD0)

    Added inst normalizer_inst/FE_PHC14583_psum_2_sync_65 (CKBD0)

    Added inst normalizer_inst/FE_PHC14584_psum_2_sync_68 (CKBD0)

    Added inst normalizer_inst/FE_PHC14585_psum_2_sync_79 (CKBD0)

    Added inst normalizer_inst/FE_PHC14586_psum_2_sync_64 (CKBD0)

    Added inst normalizer_inst/FE_PHC14587_psum_2_sync_44 (CKBD0)

    Added inst FE_PHC14588_out_core1_64 (CKBD0)

    Added inst normalizer_inst/FE_PHC14589_psum_2_sync_53 (CKBD0)

    Added inst normalizer_inst/FE_PHC14590_psum_2_sync_42 (CKBD0)

    Added inst normalizer_inst/FE_PHC14591_div_in_2_9 (CKBD1)

    Added inst normalizer_inst/FE_PHC14592_FE_OFN13401_sum_2 (CKBD6)

    Added inst normalizer_inst/FE_PHC14593_psum_2_sync_70 (CKBD0)

    Added inst normalizer_inst/FE_PHC14594_out_core1_25 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14595_psum_2_sync_67 (CKBD0)

    Added inst normalizer_inst/FE_PHC14596_FE_OCPN4398_FE_OFN13299_sum_3 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14597_out_core1_11 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14598_FE_OCPN4127_FE_OFN13141_sum_5 (CKBD1)

    Added inst normalizer_inst/FE_PHC14599_out_core1_37 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14600_div_in_2_5 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14601_out_core1_41 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14602_div_in_1_9 (BUFFD2)

    Added inst normalizer_inst/FE_PHC14603_div_in_1_4 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14604_div_in_2_4 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14605_div_in_2_18 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14606_n7322 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14607_out_core1_70 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14608_out_core1_80 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14609_div_in_2_7 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14610_div_in_1_6 (CKBD2)

    Added inst normalizer_inst/FE_PHC14611_div_in_2_6 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14612_n2950 (CKBD1)

    Added inst normalizer_inst/FE_PHC14613_div_in_1_3 (BUFFD2)

    Added inst normalizer_inst/FE_PHC14614_n7294 (CKBD0)

    Added inst normalizer_inst/FE_PHC14615_div_in_1_8 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14616_div_in_2_3 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14617_n5769 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14618_FE_OCPN4165_FE_OFN13129_sum_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC14619_FE_OCPN4087_sum_13 (CKBD1)

    Added inst normalizer_inst/FE_PHC14620_div_in_2_16 (CKBD4)

    Added inst normalizer_inst/FE_PHC14621_n5842 (CKBD0)

    Added inst normalizer_inst/FE_PHC14622_FE_OFN13443_n (CKBD4)

    Added inst normalizer_inst/FE_PHC14623_div_in_1_5 (CKBD4)

    Added inst normalizer_inst/FE_PHC14624_FE_OFN13344_n (CKBD1)

    Added inst normalizer_inst/FE_PHC14625_FE_RN_34 (CKBD2)

    Added inst normalizer_inst/FE_PHC14626_div_in_2_8 (CKBD2)

    Added inst normalizer_inst/FE_PHC14627_FE_OCPN3159_FE_OFN13200_n (CKBD0)

    Added inst normalizer_inst/FE_PHC14628_FE_OFN585_sum_6 (CKBD1)

    Added inst normalizer_inst/FE_PHC14629_n2384 (CKBD1)

    Added inst normalizer_inst/FE_PHC14630_FE_OFN259_sum_9 (CKBD4)

    Added inst normalizer_inst/FE_PHC14631_n2289 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14632_FE_OCPN2539_sum_10 (CKBD1)

    Added inst normalizer_inst/FE_PHC14633_FE_OCPN13580_sum_7 (CKBD4)

    Added inst normalizer_inst/FE_PHC14634_FE_OCPN13747_sum_2 (CKBD1)

    Added inst normalizer_inst/FE_PHC14635_FE_OCPN4323_sum_3 (CKBD1)

    Added inst normalizer_inst/FE_PHC14636_FE_OFN167_sum_0 (BUFFD6)

    Added inst normalizer_inst/FE_PHC14637_FE_OFN238_sum_8 (CKBD0)

    Added inst normalizer_inst/FE_PHC14638_FE_OCPN4583_sum_12 (CKBD0)

    Added inst normalizer_inst/FE_PHC14639_FE_OCPN13586_sum_4 (CKBD4)

    Added inst normalizer_inst/FE_PHC14640_FE_RN_97 (CKBD0)

    Added inst normalizer_inst/FE_PHC14641_FE_OFN13480_n (CKBD4)

    Added inst normalizer_inst/FE_PHC14642_FE_OCPN4382_sum_11 (CKBD4)

    Added inst normalizer_inst/FE_PHC14643_div_sel_3 (CKBD4)

    Added inst normalizer_inst/FE_PHC14644_FE_OCPN13584_sum_2 (CKBD1)

    Added inst normalizer_inst/FE_PHC14645_FE_OFN13144_n (CKBD1)

    Added inst normalizer_inst/FE_PHC14646_FE_OFN13388_sum_13 (CKBD4)

    Added inst normalizer_inst/FE_PHC14647_FE_OFN13454_sum_0 (BUFFD16)

    Added inst normalizer_inst/FE_PHC14648_FE_OCPN4386_n4049 (CKBD4)

    Added inst normalizer_inst/FE_PHC14649_FE_OFN199_sum_11 (CKBD4)

    Added inst normalizer_inst/FE_PHC14650_FE_OCPN3926_n12944 (CKBD1)

    Added inst normalizer_inst/FE_PHC14651_FE_OFN570_sum_12 (CKBD1)

    Added inst normalizer_inst/FE_PHC14652_FE_OCPN13696_FE_DBTN43_sum_4 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14653_n7604 (CKBD0)

    Added inst normalizer_inst/FE_PHC14654_n123 (BUFFD8)

    Added inst normalizer_inst/FE_PHC14655_FE_OCPN3049_FE_OFN13344_n (CKBD0)

    Added inst normalizer_inst/FE_PHC14656_n4056 (CKBD0)

    Added inst normalizer_inst/FE_PHC14657_n779 (CKBD0)

    Added inst normalizer_inst/FE_PHC14658_FE_OCPN2653_n2859 (CKBD0)

    Added inst normalizer_inst/FE_PHC14659_FE_OCPN13772_sum_3 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14660_n5876 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14661_n7307 (CKBD1)

    Added inst normalizer_inst/FE_PHC14662_n2401 (CKBD1)

    Added inst normalizer_inst/FE_PHC14663_FE_RN_127 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14664_FE_OFN111_n5842 (CKBD1)

    Added inst normalizer_inst/FE_PHC14665_n7352 (CKBD0)

    Added inst normalizer_inst/FE_PHC14666_FE_OCPN4154_n5732 (CKBD2)

    Added inst normalizer_inst/FE_PHC14667_n4202 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14668_FE_OFN13185_n9829 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14669_n5754 (CKBD1)

    Added inst normalizer_inst/FE_PHC14670_n5987 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14671_n2425 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14672_n7544 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14673_n5728 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14674_n2342 (CKBD0)

    Added inst normalizer_inst/FE_PHC14675_n3302 (BUFFD3)

    Added inst normalizer_inst/FE_PHC14676_FE_RN_1313_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14677_n7288 (CKBD1)

    Added inst normalizer_inst/FE_PHC14678_FE_OCPN13552_FE_OFN99_sum_2 (BUFFD3)

    Added inst normalizer_inst/FE_PHC14679_FE_OCPN2707_n4144 (CKBD2)

    Added inst normalizer_inst/FE_PHC14680_FE_OCPN2623_n7303 (CKBD1)

    Added inst normalizer_inst/FE_PHC14681_n5730 (CKBD0)

    Added inst normalizer_inst/FE_PHC14682_n2528 (CKBD0)

    Added inst normalizer_inst/FE_PHC14683_FE_RN_1051_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC14684_FE_OFN108_n4144 (CKBD4)

    Added inst normalizer_inst/FE_PHC14685_FE_RN_502_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC14686_FE_OFN277_sum_1 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14687_FE_OFN121_n12941 (BUFFD2)

    Added inst normalizer_inst/FE_PHC14688_n3219 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14689_FE_OCPN13715_sum_2 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14690_n5717 (CKBD2)

    Added inst normalizer_inst/FE_PHC14691_FE_DBTN2_sum_1 (CKBD4)

    Added inst normalizer_inst/FE_PHC14692_n1326 (CKBD4)

    Added inst normalizer_inst/FE_PHC14693_n247 (CKBD4)

    Added inst normalizer_inst/FE_PHC14694_FE_OCPN2578_n5731 (BUFFD6)

    Added inst normalizer_inst/FE_PHC14695_FE_RN_54 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14696_FE_DBTN48_n12890 (BUFFD16)

    Added inst normalizer_inst/FE_PHC14697_n7369 (CKBD2)

    Added inst normalizer_inst/FE_PHC14698_n7485 (CKBD1)

    Added inst normalizer_inst/FE_PHC14699_n2888 (CKBD4)

    Added inst normalizer_inst/FE_PHC14700_n7293 (CKBD0)

    Added inst normalizer_inst/FE_PHC14701_n7404 (CKBD1)

    Added inst normalizer_inst/FE_PHC14702_FE_OCPN13773_sum_3 (CKBD1)

    Added inst normalizer_inst/FE_PHC14703_n7287 (CKBD1)

    Added inst normalizer_inst/FE_PHC14704_n7668 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14705_FE_DBTN4_n2736 (CKBD1)

    Added inst normalizer_inst/FE_PHC14706_FE_RN_314 (CKBD1)

    Added inst normalizer_inst/FE_PHC14707_n2404 (CKBD1)

    Added inst normalizer_inst/FE_PHC14708_FE_DBTN46_sum_0 (BUFFD3)

    Added inst normalizer_inst/FE_PHC14709_n7484 (CKBD1)

    Added inst normalizer_inst/FE_PHC14710_n11178 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14711_FE_RN_234 (CKBD2)

    Added inst normalizer_inst/FE_PHC14712_FE_OCPN3533_n12890 (CKBD0)

    Added inst normalizer_inst/FE_PHC14713_n7723 (CKBD0)

    Added inst normalizer_inst/FE_PHC14714_FE_OFN110_n5603 (CKBD2)

    Added inst normalizer_inst/FE_PHC14715_n2135 (CKBD0)

    Added inst normalizer_inst/FE_PHC14716_n7668 (CKBD0)

    Added inst normalizer_inst/FE_PHC14717_n7620 (CKBD0)

    Added inst normalizer_inst/FE_PHC14718_n3985 (CKBD0)

    Added inst normalizer_inst/FE_PHC14719_n7360 (CKBD0)

    Added inst normalizer_inst/FE_PHC14720_n4024 (CKBD0)

    Added inst normalizer_inst/FE_PHC14721_FE_OCPN13571_sum_2 (CKBD2)

    Added inst normalizer_inst/FE_PHC14722_n7400 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14723_FE_OCPN3084_n7447 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14724_n2345 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14725_n113 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14726_n7456 (CKBD1)

    Added inst normalizer_inst/FE_PHC14727_n7517 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14728_FE_OCPN4154_n5732 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14729_FE_RN_379 (CKBD1)

    Added inst normalizer_inst/FE_PHC14730_n5761 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14731_FE_RN_35 (CKBD0)

    Added inst normalizer_inst/FE_PHC14732_FE_OFN13328_n (CKBD0)

    Added inst normalizer_inst/FE_PHC14733_n5764 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14734_FE_OFN13814_FE_OFN397_n7404 (BUFFD2)

    Added inst normalizer_inst/FE_PHC14735_n2339 (CKBD1)

    Added inst normalizer_inst/FE_PHC14736_n2799 (CKBD1)

    Added inst normalizer_inst/FE_PHC14737_n7285 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14738_n5734 (CKBD0)

    Added inst normalizer_inst/FE_PHC14739_n2273 (CKBD1)

    Added inst normalizer_inst/FE_PHC14740_n7484 (CKBD0)

    Added inst normalizer_inst/FE_PHC14741_n7314 (CKBD1)

    Added inst normalizer_inst/FE_PHC14742_FE_DBTN48_n12890 (BUFFD4)

    Added inst normalizer_inst/FE_PHC14743_n5739 (CKBD0)

    Added inst normalizer_inst/FE_PHC14744_FE_OCPN2857_FE_DBTN29_n7332 (CKBD0)

    Added inst normalizer_inst/FE_PHC14745_FE_OCPN13669_sum_2 (CKBD4)

    Added inst normalizer_inst/FE_PHC14746_n358 (CKBD0)

    Added inst normalizer_inst/FE_PHC14747_n7687 (CKBD1)

    Added inst normalizer_inst/FE_PHC14748_n2333 (CKBD1)

    Added inst normalizer_inst/FE_PHC14749_n7373 (CKBD4)

    Added inst normalizer_inst/FE_PHC14750_n7485 (CKBD2)

    Added inst normalizer_inst/FE_PHC14751_FE_OFN595_n4264 (CKBD1)

    Added inst normalizer_inst/FE_PHC14752_n7487 (CKBD0)

    Added inst normalizer_inst/FE_PHC14753_n7488 (CKBD4)

    Added inst normalizer_inst/FE_PHC14754_n4266 (CKBD1)

    Added inst normalizer_inst/FE_PHC14755_n12743 (CKBD1)

    Added inst normalizer_inst/FE_PHC14756_n2292 (CKBD1)

    Added inst normalizer_inst/FE_PHC14757_n12987 (CKBD1)

    Added inst normalizer_inst/FE_PHC14758_n1091 (CKBD1)

    Added inst normalizer_inst/FE_PHC14759_n2398 (CKBD1)

    Added inst normalizer_inst/FE_PHC14760_FE_OFN475_n7447 (CKBD1)

    Added inst normalizer_inst/FE_PHC14761_n7387 (CKBD1)

    Added inst normalizer_inst/FE_PHC14762_n2491 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14763_n5814 (CKBD1)

    Added inst normalizer_inst/FE_PHC14764_FE_OCPN4420_n12743 (CKBD0)

    Added inst normalizer_inst/FE_PHC14765_n12982 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14766_n7492 (CKBD0)

    Added inst normalizer_inst/FE_PHC14767_n7690 (CKBD0)

    Added inst normalizer_inst/FE_PHC14768_n7936 (CKBD0)

    Added inst normalizer_inst/FE_PHC14769_n882 (CKBD0)

    Added inst normalizer_inst/FE_PHC14770_n7390 (BUFFD0)

    Added inst normalizer_inst/FE_PHC14771_FE_RN_283_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14772_FE_OFN112_n7447 (CKBD2)

    Added inst normalizer_inst/FE_PHC14773_n7411 (CKBD0)

    Added inst normalizer_inst/FE_PHC14774_n12767 (CKBD1)

    Added inst normalizer_inst/FE_PHC14775_n11476 (CKBD1)

    Added inst normalizer_inst/FE_PHC14776_FE_OCPN2559_n4265 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14777_n2443 (CKBD1)

    Added inst normalizer_inst/FE_PHC14778_n2274 (CKBD1)

    Added inst normalizer_inst/FE_PHC14779_n2341 (CKBD1)

    Added inst normalizer_inst/FE_PHC14780_n2398 (CKBD1)

    Added inst normalizer_inst/FE_PHC14781_FE_OCPN13739_FE_OFN475_n7447 (CKBD1)

    Added inst normalizer_inst/FE_PHC14782_FE_OFN13354_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC14783_n2270 (CKBD1)

    Added inst normalizer_inst/FE_PHC14784_FE_RN_1339_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14785_n12861 (CKBD2)

    Added inst normalizer_inst/FE_PHC14786_n7385 (CKBD1)

    Added inst normalizer_inst/FE_PHC14787_n1221 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14788_n7306 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14789_n2349 (CKBD1)

    Added inst normalizer_inst/FE_PHC14790_n6055 (CKBD1)

    Added inst normalizer_inst/FE_PHC14791_n12844 (CKBD2)

    Added inst normalizer_inst/FE_PHC14792_n7359 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14793_n7395 (CKBD0)

    Added inst normalizer_inst/FE_PHC14794_n7377 (CKBD0)

    Added inst normalizer_inst/FE_PHC14795_n5771 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14796_FE_RN_391 (CKBD0)

    Added inst normalizer_inst/FE_PHC14797_n7457 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14798_n243 (CKBD1)

    Added inst normalizer_inst/FE_PHC14799_n7386 (CKBD1)

    Added inst normalizer_inst/FE_PHC14800_FE_OFN93_n12845 (BUFFD2)

    Added inst normalizer_inst/FE_PHC14801_n15 (CKBD0)

    Added inst normalizer_inst/FE_PHC14802_n7695 (CKBD0)

    Added inst normalizer_inst/FE_PHC14803_n4285 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14804_n12844 (CKBD0)

    Added inst normalizer_inst/FE_PHC14805_FE_OFN93_n12845 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14806_n7331 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14807_n5788 (CKBD1)

    Added inst normalizer_inst/FE_PHC14808_FE_OCPN13756_n2365 (CKBD1)

    Added inst normalizer_inst/FE_PHC14809_n5781 (CKBD0)

    Added inst normalizer_inst/FE_PHC14810_n7342 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14811_n5859 (CKBD0)

    Added inst normalizer_inst/FE_PHC14812_n2334 (CKBD4)

    Added inst normalizer_inst/FE_PHC14813_FE_OFN13796_n12844 (CKBD0)

    Added inst normalizer_inst/FE_PHC14814_n2589 (CKBD0)

    Added inst normalizer_inst/FE_PHC14815_n5492 (CKBD0)

    Added inst normalizer_inst/FE_PHC14816_n1263 (CKBD0)

    Added inst normalizer_inst/FE_PHC14817_n5860 (CKBD1)

    Added inst normalizer_inst/FE_PHC14818_n2461 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14819_n7392 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14820_FE_RN_1343_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14821_FE_RN_347_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC14822_FE_OCPN13610_n4970 (CKBD1)

    Added inst normalizer_inst/FE_PHC14823_FE_OCPN4028_n5920 (CKBD1)

    Added inst normalizer_inst/FE_PHC14824_n7452 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14825_n7398 (CKBD0)

    Added inst normalizer_inst/FE_PHC14826_FE_RN_260 (CKBD0)

    Added inst normalizer_inst/FE_PHC14827_n2654 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14828_n5491 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14829_FE_RN_203 (CKBD0)

    Added inst normalizer_inst/FE_PHC14830_n2664 (CKBD0)

    Added inst normalizer_inst/FE_PHC14831_n7417 (CKBD2)

    Added inst normalizer_inst/FE_PHC14832_n7513 (CKBD2)

    Added inst normalizer_inst/FE_PHC14833_n2368 (CKBD4)

    Added inst normalizer_inst/FE_PHC14834_FE_RN_387 (CKBD4)

    Added inst normalizer_inst/FE_PHC14835_n5986 (BUFFD12)

    Added inst normalizer_inst/FE_PHC14836_FE_RN_172 (BUFFD16)

    Added inst normalizer_inst/FE_PHC14837_n5585 (BUFFD8)

    Added inst normalizer_inst/FE_PHC14838_n5594 (BUFFD3)

    Added inst normalizer_inst/FE_PHC14839_n7498 (CKBD6)

    Added inst normalizer_inst/FE_PHC14840_n5827 (CKBD4)

    Added inst normalizer_inst/FE_PHC14841_FE_RN_747_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC14842_n5527 (CKBD0)

    Added inst normalizer_inst/FE_PHC14843_FE_RN_226 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14844_n9783 (CKBD1)

    Added inst normalizer_inst/FE_PHC14845_FE_RN_350_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14846_n5238 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14847_n5559 (CKBD2)

    Added inst normalizer_inst/FE_PHC14848_FE_RN_169 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14849_n5251 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14850_n7584 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14851_n7568 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14852_n706 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14853_n5519 (BUFFD0)

    Added inst normalizer_inst/FE_PHC14854_n5700 (CKBD0)

    Added inst normalizer_inst/FE_PHC14855_n5536 (CKBD0)

    Added inst normalizer_inst/FE_PHC14856_n5246 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14857_n7519 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14858_n45 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14859_n9637 (CKBD1)

    Added inst normalizer_inst/FE_PHC14860_n5241 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14861_FE_RN_321 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14862_n7536 (CKBD2)

    Added inst normalizer_inst/FE_PHC14863_FE_DBTN42_n13171 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14864_FE_OCPN13529_n3280 (CKBD1)

    Added inst normalizer_inst/FE_PHC14865_n5537 (CKBD0)

    Added inst normalizer_inst/FE_PHC14866_n2203 (CKBD0)

    Added inst normalizer_inst/FE_PHC14867_n2012 (CKBD0)

    Added inst normalizer_inst/FE_PHC14868_n10798 (CKBD0)

    Added inst normalizer_inst/FE_PHC14869_n10799 (CKBD0)

    Added inst normalizer_inst/FE_PHC14870_FE_OCPN3556_n13176 (CKBD0)

    Added inst normalizer_inst/FE_PHC14871_n5520 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14872_n1512 (CKBD0)

    Added inst normalizer_inst/FE_PHC14873_n10830 (CKBD0)

    Added inst normalizer_inst/FE_PHC14874_N491 (CKBD0)

    Added inst normalizer_inst/FE_PHC14875_FE_RN_11 (CKBD0)

    Added inst normalizer_inst/FE_PHC14876_N492 (CKBD0)

    Added inst normalizer_inst/FE_PHC14877_n2006 (CKBD0)

    Added inst normalizer_inst/FE_PHC14878_n10825 (CKBD1)

    Added inst normalizer_inst/FE_PHC14879_n2099 (CKBD0)

    Added inst normalizer_inst/FE_PHC14880_n9782 (CKBD1)

    Added inst normalizer_inst/FE_PHC14881_n2002 (CKBD1)

    Added inst normalizer_inst/FE_PHC14882_n2004 (CKBD1)

    Added inst normalizer_inst/FE_PHC14883_n5598 (CKBD1)

    Added inst normalizer_inst/FE_PHC14884_n5703 (CKBD1)

    Added inst normalizer_inst/FE_PHC14885_n5234 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14886_n9956 (CKBD1)

    Added inst normalizer_inst/FE_PHC14887_n1853 (CKBD1)

    Added inst normalizer_inst/FE_PHC14888_n5247 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14889_FE_RN_1178_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14890_FE_OCPN3904_n7536 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14891_n9955 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14892_FE_OCPN3327_n2186 (CKBD1)

    Added inst normalizer_inst/FE_PHC14893_n10902 (CKBD0)

    Added inst normalizer_inst/FE_PHC14894_n5297 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14895_n10019 (CKBD1)

    Added inst normalizer_inst/FE_PHC14896_FE_RN_191 (BUFFD2)

    Added inst normalizer_inst/FE_PHC14897_FE_RN_243 (BUFFD2)

    Added inst normalizer_inst/FE_PHC14898_n10040 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14899_FE_RN_307 (CKBD4)

    Added inst normalizer_inst/FE_PHC14900_n11412 (CKBD2)

    Added inst normalizer_inst/FE_PHC14901_n10126 (CKBD2)

    Added inst normalizer_inst/FE_PHC14902_FE_RN_277 (CKBD4)

    Added inst normalizer_inst/FE_PHC14903_n5435 (CKBD0)

    Added inst normalizer_inst/FE_PHC14904_n12186 (CKBD0)

    Added inst normalizer_inst/FE_PHC14905_n12198 (CKBD0)

    Added inst normalizer_inst/FE_PHC14906_n9646 (CKBD0)

    Added inst normalizer_inst/FE_PHC14907_n12180 (CKBD0)

    Added inst normalizer_inst/FE_PHC14908_n12161 (CKBD0)

    Added inst normalizer_inst/FE_PHC14909_n1454 (CKBD0)

    Added inst normalizer_inst/FE_PHC14910_n12192 (CKBD0)

    Added inst normalizer_inst/FE_PHC14911_n12174 (CKBD0)

    Added inst normalizer_inst/FE_PHC14912_n9746 (CKBD0)

    Added inst normalizer_inst/FE_PHC14913_n12168 (CKBD0)

    Added inst normalizer_inst/FE_PHC14914_N514 (CKBD0)

    Added inst normalizer_inst/FE_PHC14915_FE_OCPN13634_N489 (CKBD0)

    Added inst normalizer_inst/FE_PHC14916_N513 (CKBD0)

    Added inst normalizer_inst/FE_PHC14917_n5124 (CKBD0)

    Added inst normalizer_inst/FE_PHC14918_n5504 (CKBD1)

    Added inst normalizer_inst/FE_PHC14919_n9680 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14920_n10899 (CKBD1)

    Added inst normalizer_inst/FE_PHC14921_n9731 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14922_n12426 (CKBD1)

    Added inst normalizer_inst/FE_PHC14923_n10271 (CKBD1)

    Added inst normalizer_inst/FE_PHC14924_n10270 (CKBD1)

    Added inst normalizer_inst/FE_PHC14925_FE_RN_165 (CKBD1)

    Added inst normalizer_inst/FE_PHC14926_n10298 (CKBD1)

    Added inst normalizer_inst/FE_PHC14927_n12442 (CKBD1)

    Added inst normalizer_inst/FE_PHC14928_n10300 (CKBD1)

    Added inst normalizer_inst/FE_PHC14929_n11947 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14930_n9729 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14931_n12041 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14932_n9719 (CKBD0)

    Added inst normalizer_inst/FE_PHC14933_n9720 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14934_FE_RN_1179_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC14935_n10903 (CKBD1)

    Added inst normalizer_inst/FE_PHC14936_n11429 (CKBD0)

    Added inst normalizer_inst/FE_PHC14937_n12525 (CKBD1)

    Added inst normalizer_inst/FE_PHC14938_n10023 (CKBD1)

    Added inst normalizer_inst/FE_PHC14939_n11353 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14940_n1953 (CKBD1)

    Added inst normalizer_inst/FE_PHC14941_n10211 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14942_n12654 (CKBD0)

    Added inst normalizer_inst/FE_PHC14943_n12630 (CKBD1)

    Added inst normalizer_inst/FE_PHC14944_n12579 (CKBD1)

    Added inst normalizer_inst/FE_PHC14945_n10268 (CKBD2)

    Added inst normalizer_inst/FE_PHC14946_n12403 (CKBD4)

    Added inst normalizer_inst/FE_PHC14947_n12019 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14948_n12025 (CKBD2)

    Added inst normalizer_inst/FE_PHC14949_n10044 (CKBD4)

    Added inst normalizer_inst/FE_PHC14950_n11858 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14951_n12396 (CKBD2)

    Added inst normalizer_inst/FE_PHC14952_n10924 (CKBD4)

    Added inst normalizer_inst/FE_PHC14953_n9982 (CKBD4)

    Added inst normalizer_inst/FE_PHC14954_n12397 (CKBD4)

    Added inst normalizer_inst/FE_PHC14955_n11352 (BUFFD3)

    Added inst normalizer_inst/FE_PHC14956_n12389 (CKBD2)

    Added inst normalizer_inst/FE_PHC14957_n1724 (CKBD2)

    Added inst normalizer_inst/FE_PHC14958_n12149 (CKBD4)

    Added inst normalizer_inst/FE_PHC14959_n11401 (BUFFD3)

    Added inst normalizer_inst/FE_PHC14960_FE_RN_241 (CKBD2)

    Added inst normalizer_inst/FE_PHC14961_n12388 (CKBD2)

    Added inst normalizer_inst/FE_PHC14962_n11789 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14963_n12382 (CKBD2)

    Added inst normalizer_inst/FE_PHC14964_n11364 (CKBD4)

    Added inst normalizer_inst/FE_PHC14965_n12621 (CKBD4)

    Added inst normalizer_inst/FE_PHC14966_n11416 (BUFFD8)

    Added inst normalizer_inst/FE_PHC14967_n9877 (BUFFD8)

    Added inst normalizer_inst/FE_PHC14968_n782 (CKBD4)

    Added inst normalizer_inst/FE_PHC14969_n9661 (CKBD0)

    Added inst normalizer_inst/FE_PHC14970_n1455 (CKBD0)

    Added inst normalizer_inst/FE_PHC14971_FE_RN_1372_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC14972_n12134 (CKBD0)

    Added inst normalizer_inst/FE_PHC14973_n9683 (CKBD0)

    Added inst normalizer_inst/FE_PHC14974_n12120 (CKBD0)

    Added inst normalizer_inst/FE_PHC14975_n12094 (CKBD0)

    Added inst normalizer_inst/FE_PHC14976_n12081 (CKBD0)

    Added inst normalizer_inst/FE_PHC14977_n12148 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14978_n12141 (CKBD0)

    Added inst normalizer_inst/FE_PHC14979_n12126 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14980_n12068 (CKBD1)

    Added inst normalizer_inst/FE_PHC14981_n12088 (CKBD1)

    Added inst normalizer_inst/FE_PHC14982_n12058 (CKBD1)

    Added inst normalizer_inst/FE_PHC14983_n12063 (CKBD1)

    Added inst normalizer_inst/FE_PHC14984_n7518 (CKBD1)

    Added inst normalizer_inst/FE_PHC14985_FE_RN_257_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC14986_n12593 (CKBD1)

    Added inst normalizer_inst/FE_PHC14987_n11388 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14988_n10277 (CKBD1)

    Added inst normalizer_inst/FE_PHC14989_n10229 (CKBD1)

    Added inst normalizer_inst/FE_PHC14990_FE_RN_735_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC14991_FE_RN_577_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC14992_n11377 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14993_n369 (CKBD1)

    Added inst normalizer_inst/FE_PHC14994_n11423 (BUFFD1)

    Added inst normalizer_inst/FE_PHC14995_n12599 (CKBD1)

    Added inst normalizer_inst/FE_PHC14996_n1117 (CKBD1)

    Added inst normalizer_inst/FE_PHC14997_n2191 (CKBD1)

    Added inst normalizer_inst/FE_PHC14998_n12627 (CKBD1)

    Added inst normalizer_inst/FE_PHC14999_n12485 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15000_n12527 (CKBD1)

    Added inst normalizer_inst/FE_PHC15001_n12484 (CKBD1)

    Added inst normalizer_inst/FE_PHC15002_n11422 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15003_n12531 (CKBD1)

    Added inst normalizer_inst/FE_PHC15004_n12387 (CKBD1)

    Added inst normalizer_inst/FE_PHC15005_n12606 (CKBD1)

    Added inst normalizer_inst/FE_PHC15006_n12509 (CKBD1)

    Added inst normalizer_inst/FE_PHC15007_n1056 (CKBD1)

    Added inst normalizer_inst/FE_PHC15008_n12666 (CKBD1)

    Added inst normalizer_inst/FE_PHC15009_n12016 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15010_FE_RN_407_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC15011_n10925 (CKBD1)

    Added inst normalizer_inst/FE_PHC15012_n12529 (CKBD1)

    Added inst normalizer_inst/FE_PHC15013_n12609 (CKBD1)

    Added inst normalizer_inst/FE_PHC15014_n11382 (CKBD0)

    Added inst normalizer_inst/FE_PHC15015_n11392 (CKBD0)

    Added inst normalizer_inst/FE_PHC15016_n10306 (CKBD1)

    Added inst normalizer_inst/FE_PHC15017_n11428 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15018_n10160 (CKBD0)

    Added inst normalizer_inst/FE_PHC15019_n11426 (CKBD0)

    Added inst normalizer_inst/FE_PHC15020_n11758 (CKBD1)

    Added inst normalizer_inst/FE_PHC15021_n1168 (CKBD1)

    Added inst normalizer_inst/FE_PHC15022_n10912 (CKBD1)

    Added inst normalizer_inst/FE_PHC15023_FE_RN_358 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15024_n11394 (CKBD1)

    Added inst normalizer_inst/FE_PHC15025_n12634 (CKBD1)

    Added inst normalizer_inst/FE_PHC15026_n11374 (CKBD0)

    Added inst normalizer_inst/FE_PHC15027_FE_RN_436 (CKBD0)

    Added inst normalizer_inst/FE_PHC15028_n12550 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15029_n12557 (CKBD1)

    Added inst normalizer_inst/FE_PHC15030_n12583 (CKBD0)

    Added inst normalizer_inst/FE_PHC15031_FE_DBTN26_n11364 (CKBD1)

    Added inst normalizer_inst/FE_PHC15032_n12632 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15033_n10615 (CKBD0)

    Added inst normalizer_inst/FE_PHC15034_n12556 (CKBD1)

    Added inst normalizer_inst/FE_PHC15035_n10308 (CKBD4)

    Added inst normalizer_inst/FE_PHC15036_n9855 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15037_n12622 (CKBD4)

    Added inst normalizer_inst/FE_PHC15038_n10942 (CKBD4)

    Added inst normalizer_inst/FE_PHC15039_n12638 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15040_n12655 (CKBD4)

    Added inst normalizer_inst/FE_PHC15041_n12669 (CKBD4)

    Added inst normalizer_inst/FE_PHC15042_n12074 (BUFFD8)

    Added inst normalizer_inst/FE_PHC15043_n10223 (CKBD2)

    Added inst normalizer_inst/FE_PHC15044_n2153 (CKBD0)

    Added inst normalizer_inst/FE_PHC15045_n2068 (CKBD0)

    Added inst normalizer_inst/FE_PHC15046_n9474 (CKBD0)

    Added inst normalizer_inst/FE_PHC15047_n2052 (CKBD0)

    Added inst normalizer_inst/FE_PHC15048_n9444 (CKBD0)

    Added inst normalizer_inst/FE_PHC15049_n2150 (CKBD0)

    Added inst normalizer_inst/FE_PHC15050_n875 (CKBD0)

    Added inst normalizer_inst/FE_PHC15051_n12076 (CKBD0)

    Added inst normalizer_inst/FE_PHC15052_n1942 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15053_N500 (CKBD0)

    Added inst normalizer_inst/FE_PHC15054_n9426 (CKBD0)

    Added inst normalizer_inst/FE_PHC15055_n9411 (CKBD0)

    Added inst normalizer_inst/FE_PHC15056_N524 (CKBD0)

    Added inst normalizer_inst/FE_PHC15057_n13181 (CKBD0)

    Added inst normalizer_inst/FE_PHC15058_FE_OFN402_n8145 (CKBD0)

    Added inst normalizer_inst/FE_PHC15059_N525 (CKBD0)

    Added inst normalizer_inst/FE_PHC15060_n9374 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15061_n10219 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15062_n9455 (CKBD1)

    Added inst normalizer_inst/FE_PHC15063_n9431 (CKBD1)

    Added inst normalizer_inst/FE_PHC15064_n9857 (CKBD1)

    Added inst normalizer_inst/FE_PHC15065_n2121 (CKBD1)

    Added inst normalizer_inst/FE_PHC15066_n11393 (CKBD1)

    Added inst normalizer_inst/FE_PHC15067_FE_RN_1396_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15068_n1051 (CKBD1)

    Added inst normalizer_inst/FE_PHC15069_FE_OCPN4181_n10306 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15070_n11023 (CKBD1)

    Added inst normalizer_inst/FE_PHC15071_n12489 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15072_n12598 (CKBD1)

    Added inst normalizer_inst/FE_PHC15073_FE_RN_13_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC15074_n12629 (CKBD1)

    Added inst normalizer_inst/FE_PHC15075_n11399 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15076_n1910 (CKBD0)

    Added inst normalizer_inst/FE_PHC15077_n11361 (CKBD0)

    Added inst normalizer_inst/FE_PHC15078_n12503 (CKBD1)

    Added inst normalizer_inst/FE_PHC15079_n11371 (CKBD0)

    Added inst normalizer_inst/FE_PHC15080_n10312 (CKBD2)

    Added inst normalizer_inst/FE_PHC15081_FE_RN_259 (CKBD4)

    Added inst normalizer_inst/FE_PHC15082_n9029 (CKBD4)

    Added inst normalizer_inst/FE_PHC15083_n9148 (BUFFD6)

    Added inst normalizer_inst/FE_PHC15084_n11035 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15085_n9273 (CKBD2)

    Added inst normalizer_inst/FE_PHC15086_n10297 (CKBD2)

    Added inst normalizer_inst/FE_PHC15087_n9596 (BUFFD16)

    Added inst normalizer_inst/FE_PHC15088_n13179 (CKBD4)

    Added inst normalizer_inst/FE_PHC15089_FE_OCPN4300_FE_RN_259 (CKBD0)

    Added inst normalizer_inst/FE_PHC15090_N511 (CKBD0)

    Added inst normalizer_inst/FE_PHC15091_n9144 (CKBD1)

    Added inst normalizer_inst/FE_PHC15092_n2156 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15093_n10315 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15094_n11371 (CKBD1)

    Added inst normalizer_inst/FE_PHC15095_n9278 (CKBD1)

    Added inst normalizer_inst/FE_PHC15096_FE_RN_396_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC15097_n694 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15098_n12200 (CKBD1)

    Added inst normalizer_inst/FE_PHC15099_n11057 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15100_n9302 (CKBD1)

    Added inst normalizer_inst/FE_PHC15101_n12437 (CKBD0)

    Added inst normalizer_inst/FE_PHC15102_n12312 (CKBD1)

    Added inst normalizer_inst/FE_PHC15103_n12778 (CKBD0)

    Added inst normalizer_inst/FE_PHC15104_n12293 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15105_n10166 (CKBD2)

    Added inst normalizer_inst/FE_PHC15106_n12244 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15107_n11040 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15108_n9301 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15109_n11048 (CKBD1)

    Added inst normalizer_inst/FE_PHC15110_n11330 (CKBD2)

    Added inst normalizer_inst/FE_PHC15111_FE_OCPN2558_n13158 (CKBD2)

    Added inst normalizer_inst/FE_PHC15112_n11418 (CKBD1)

    Added inst normalizer_inst/FE_PHC15113_FE_OCPN13547_n222 (CKBD2)

    Added inst normalizer_inst/FE_PHC15114_n11338 (BUFFD2)

    Added inst normalizer_inst/FE_PHC15115_FE_RN_1398_0 (BUFFD3)

    Added inst normalizer_inst/FE_PHC15116_n13177 (CKBD1)

    Added inst normalizer_inst/FE_PHC15117_FE_OCPN4133_N522 (CKBD0)

    Added inst normalizer_inst/FE_PHC15118_n10206 (CKBD1)

    Added inst normalizer_inst/FE_PHC15119_n9287 (CKBD1)

    Added inst normalizer_inst/FE_PHC15120_n899 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15121_n11038 (CKBD0)

    Added inst normalizer_inst/FE_PHC15122_FE_OCPN4021_n11076 (CKBD1)

    Added inst normalizer_inst/FE_PHC15123_n9778 (CKBD1)

    Added inst normalizer_inst/FE_PHC15124_n11039 (CKBD0)

    Added inst normalizer_inst/FE_PHC15125_n11077 (CKBD1)

    Added inst normalizer_inst/FE_PHC15126_n11210 (CKBD1)

    Added inst normalizer_inst/FE_PHC15127_FE_RN_271_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15128_n12887 (CKBD1)

    Added inst normalizer_inst/FE_PHC15129_FE_RN_355 (CKBD0)

    Added inst normalizer_inst/FE_PHC15130_n1453 (CKBD1)

    Added inst normalizer_inst/FE_PHC15131_n12288 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15132_n12921 (CKBD1)

    Added inst normalizer_inst/FE_PHC15133_n12862 (CKBD1)

    Added inst normalizer_inst/FE_PHC15134_n11249 (CKBD0)

    Added inst normalizer_inst/FE_PHC15135_n9540 (BUFFD2)

    Added inst normalizer_inst/FE_PHC15136_n13003 (CKBD0)

    Added inst normalizer_inst/FE_PHC15137_n11343 (CKBD0)

    Added inst normalizer_inst/FE_PHC15138_n12986 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15139_n11117 (CKBD1)

    Added inst normalizer_inst/FE_PHC15140_n12923 (CKBD1)

    Added inst normalizer_inst/FE_PHC15141_n11240 (CKBD0)

    Added inst normalizer_inst/FE_PHC15142_n12336 (CKBD1)

    Added inst normalizer_inst/FE_PHC15143_n9617 (CKBD1)

    Added inst normalizer_inst/FE_PHC15144_n11326 (CKBD0)

    Added inst normalizer_inst/FE_PHC15145_n11129 (CKBD1)

    Added inst normalizer_inst/FE_PHC15146_n12864 (CKBD1)

    Added inst normalizer_inst/FE_PHC15147_n12988 (CKBD1)

    Added inst normalizer_inst/FE_PHC15148_FE_DBTN1_n9402 (CKBD4)

    Added inst normalizer_inst/FE_PHC15149_n12313 (CKBD2)

    Added inst normalizer_inst/FE_PHC15150_n11308 (CKBD0)

    Added inst normalizer_inst/FE_PHC15151_FE_RN_215 (CKBD1)

    Added inst normalizer_inst/FE_PHC15152_FE_RN_440 (CKBD2)

    Added inst normalizer_inst/FE_PHC15153_n12959 (BUFFD3)

    Added inst normalizer_inst/FE_PHC15154_n11292 (CKBD4)

    Added inst normalizer_inst/FE_PHC15155_n11033 (CKBD2)

    Added inst normalizer_inst/FE_PHC15156_FE_RN_446 (CKBD4)

    Added inst normalizer_inst/FE_PHC15157_FE_RN_437 (CKBD4)

    Added inst normalizer_inst/FE_PHC15158_n11272 (CKBD4)

    Added inst normalizer_inst/FE_PHC15159_n12991 (BUFFD3)

    Added inst normalizer_inst/FE_PHC15160_n11331 (CKBD4)

    Added inst normalizer_inst/FE_PHC15161_n12998 (BUFFD12)

    Added inst normalizer_inst/FE_PHC15162_n11339 (BUFFD8)

    Added inst normalizer_inst/FE_PHC15163_n12967 (BUFFD8)

    Added inst normalizer_inst/FE_PHC15164_n12722 (BUFFD8)

    Added inst normalizer_inst/FE_PHC15165_n1770 (CKBD1)

    Added inst normalizer_inst/FE_PHC15166_n12785 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15167_n12795 (CKBD1)

    Added inst normalizer_inst/FE_PHC15168_n11165 (CKBD1)

    Added inst normalizer_inst/FE_PHC15169_n12796 (CKBD1)

    Added inst normalizer_inst/FE_PHC15170_n11167 (CKBD1)

    Added inst normalizer_inst/FE_PHC15171_n12834 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15172_n12811 (CKBD1)

    Added inst normalizer_inst/FE_PHC15173_n11086 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15174_n12813 (CKBD1)

    Added inst normalizer_inst/FE_PHC15175_n11271 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15176_n11072 (CKBD1)

    Added inst normalizer_inst/FE_PHC15177_n11209 (CKBD1)

    Added inst normalizer_inst/FE_PHC15178_n11239 (CKBD1)

    Added inst normalizer_inst/FE_PHC15179_FE_OCPN2999_n12959 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15180_n11159 (CKBD1)

    Added inst normalizer_inst/FE_PHC15181_n11191 (CKBD1)

    Added inst normalizer_inst/FE_PHC15182_n11627 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15183_n9503 (CKBD1)

    Added inst normalizer_inst/FE_PHC15184_n9494 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15185_n12836 (CKBD1)

    Added inst normalizer_inst/FE_PHC15186_n12846 (CKBD1)

    Added inst normalizer_inst/FE_PHC15187_n12837 (CKBD1)

    Added inst normalizer_inst/FE_PHC15188_n19 (CKBD1)

    Added inst normalizer_inst/FE_PHC15189_n12794 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15190_n12895 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15191_n12872 (CKBD1)

    Added inst normalizer_inst/FE_PHC15192_n11668 (CKBD1)

    Added inst normalizer_inst/FE_PHC15193_n9484 (CKBD0)

    Added inst normalizer_inst/FE_PHC15194_n12842 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15195_n11337 (CKBD1)

    Added inst normalizer_inst/FE_PHC15196_n11574 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15197_n11207 (CKBD1)

    Added inst normalizer_inst/FE_PHC15198_n12899 (CKBD1)

    Added inst normalizer_inst/FE_PHC15199_n12932 (CKBD1)

    Added inst normalizer_inst/FE_PHC15200_n2237 (CKBD0)

    Added inst normalizer_inst/FE_PHC15201_n11152 (CKBD0)

    Added inst normalizer_inst/FE_PHC15202_n11255 (CKBD1)

    Added inst normalizer_inst/FE_PHC15203_n11215 (CKBD1)

    Added inst normalizer_inst/FE_PHC15204_n2238 (CKBD0)

    Added inst normalizer_inst/FE_PHC15205_n11307 (CKBD1)

    Added inst normalizer_inst/FE_PHC15206_n11163 (CKBD1)

    Added inst normalizer_inst/FE_PHC15207_n11218 (CKBD1)

    Added inst normalizer_inst/FE_PHC15208_n12969 (CKBD1)

    Added inst normalizer_inst/FE_PHC15209_n11200 (CKBD1)

    Added inst normalizer_inst/FE_PHC15210_n12956 (CKBD1)

    Added inst normalizer_inst/FE_PHC15211_n12933 (CKBD1)

    Added inst normalizer_inst/FE_PHC15212_n61 (CKBD1)

    Added inst normalizer_inst/FE_PHC15213_n12963 (CKBD1)

    Added inst normalizer_inst/FE_PHC15214_n12848 (CKBD1)

    Added inst normalizer_inst/FE_PHC15215_n1752 (CKBD0)

    Added inst normalizer_inst/FE_PHC15216_n12833 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15217_n11071 (CKBD0)

    Added inst normalizer_inst/FE_PHC15218_n12786 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15219_n13000 (CKBD1)

    Added inst normalizer_inst/FE_PHC15220_n12907 (CKBD1)

    Added inst normalizer_inst/FE_PHC15221_n12800 (CKBD0)

    Added inst normalizer_inst/FE_PHC15222_n11309 (CKBD1)

    Added inst normalizer_inst/FE_PHC15223_n11047 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15224_n12903 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15225_n2212 (CKBD1)

    Added inst normalizer_inst/FE_PHC15226_n2211 (CKBD1)

    Added inst normalizer_inst/FE_PHC15227_n11083 (CKBD1)

    Added inst normalizer_inst/FE_PHC15228_n12992 (CKBD1)

    Added inst normalizer_inst/FE_PHC15229_n11280 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15230_n11335 (CKBD1)

    Added inst normalizer_inst/FE_PHC15231_n11130 (CKBD1)

    Added inst normalizer_inst/FE_PHC15232_n11311 (CKBD2)

    Added inst normalizer_inst/FE_PHC15233_n12928 (CKBD1)

    Added inst normalizer_inst/FE_PHC15234_n1563 (CKBD4)

    Added inst normalizer_inst/FE_PHC15235_n11206 (CKBD1)

    Added inst normalizer_inst/FE_PHC15236_n11253 (BUFFD3)

    Added inst normalizer_inst/FE_PHC15237_n11485 (CKBD4)

    Added inst normalizer_inst/FE_PHC15238_n998 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15239_n11509 (CKBD2)

    Added inst normalizer_inst/FE_PHC15240_n1212 (BUFFD3)

    Added inst normalizer_inst/FE_PHC15241_n668 (CKBD4)

    Added inst normalizer_inst/FE_PHC15242_n11681 (CKBD2)

    Added inst normalizer_inst/FE_PHC15243_n11670 (CKBD4)

    Added inst normalizer_inst/FE_PHC15244_FE_RN_1085_0 (CKBD4)

    Added inst normalizer_inst/FE_PHC15245_n11303 (BUFFD6)

    Added inst normalizer_inst/FE_PHC15246_FE_RN_426 (BUFFD4)

    Added inst normalizer_inst/FE_PHC15247_n12876 (CKBD4)

    Added inst normalizer_inst/FE_PHC15248_n1574 (BUFFD8)

    Added inst normalizer_inst/FE_PHC15249_n11513 (CKBD1)

    Added inst normalizer_inst/FE_PHC15250_n11520 (CKBD1)

    Added inst normalizer_inst/FE_PHC15251_n11651 (CKBD1)

    Added inst normalizer_inst/FE_PHC15252_FE_OCPN3217_FE_RN_200 (CKBD1)

    Added inst normalizer_inst/FE_PHC15253_n16 (CKBD1)

    Added inst normalizer_inst/FE_PHC15254_FE_OCPN2954_n11515 (CKBD1)

    Added inst normalizer_inst/FE_PHC15255_n9502 (CKBD1)

    Added inst normalizer_inst/FE_PHC15256_n11648 (CKBD1)

    Added inst normalizer_inst/FE_PHC15257_n12787 (CKBD1)

    Added inst normalizer_inst/FE_PHC15258_n11455 (CKBD1)

    Added inst normalizer_inst/FE_PHC15259_n12822 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15260_n11705 (CKBD1)

    Added inst normalizer_inst/FE_PHC15261_n11168 (CKBD1)

    Added inst normalizer_inst/FE_PHC15262_n11555 (CKBD1)

    Added inst normalizer_inst/FE_PHC15263_n11650 (CKBD1)

    Added inst normalizer_inst/FE_PHC15264_n11170 (CKBD1)

    Added inst normalizer_inst/FE_PHC15265_n11535 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15266_n63 (CKBD1)

    Added inst normalizer_inst/FE_PHC15267_n11212 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15268_n11707 (CKBD1)

    Added inst normalizer_inst/FE_PHC15269_n11601 (CKBD1)

    Added inst normalizer_inst/FE_PHC15270_n11102 (CKBD1)

    Added inst normalizer_inst/FE_PHC15271_n9507 (CKBD1)

    Added inst normalizer_inst/FE_PHC15272_n11460 (CKBD1)

    Added inst normalizer_inst/FE_PHC15273_FE_RN_990_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC15274_n11461 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15275_n11304 (CKBD1)

    Added inst normalizer_inst/FE_PHC15276_n11715 (CKBD0)

    Added inst normalizer_inst/FE_PHC15277_FE_RN_16_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15278_n11607 (CKBD1)

    Added inst normalizer_inst/FE_PHC15279_n11653 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15280_n11598 (CKBD1)

    Added inst normalizer_inst/FE_PHC15281_n11521 (CKBD4)

    Added inst normalizer_inst/FE_PHC15282_FE_RN_398_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC15283_n11600 (CKBD1)

    Added inst normalizer_inst/FE_PHC15284_n11712 (CKBD1)

    Added inst normalizer_inst/FE_PHC15285_n11510 (CKBD0)

    Added inst normalizer_inst/FE_PHC15286_n11580 (CKBD1)

    Added inst normalizer_inst/FE_PHC15287_n11297 (CKBD1)

    Added inst normalizer_inst/FE_PHC15288_FE_RN_500_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC15289_FE_OCPN13590_n11681 (CKBD1)

    Added inst normalizer_inst/FE_PHC15290_n11301 (CKBD0)

    Added inst normalizer_inst/FE_PHC15291_n11661 (CKBD1)

    Added inst normalizer_inst/FE_PHC15292_n11557 (CKBD1)

    Added inst normalizer_inst/FE_PHC15293_n11582 (CKBD0)

    Added inst normalizer_inst/FE_PHC15294_n11603 (CKBD1)

    Added inst normalizer_inst/FE_PHC15295_n11300 (CKBD1)

    Added inst normalizer_inst/FE_PHC15296_n11447 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15297_n11692 (CKBD1)

    Added inst normalizer_inst/FE_PHC15298_n58 (CKBD1)

    Added inst normalizer_inst/FE_PHC15299_n11104 (CKBD1)

    Added inst normalizer_inst/FE_PHC15300_n11064 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15301_n9488 (CKBD2)

    Added inst normalizer_inst/FE_PHC15302_n11284 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15303_FE_RN_83 (CKBD1)

    Added inst normalizer_inst/FE_PHC15304_n11275 (CKBD4)

    Added inst normalizer_inst/FE_PHC15305_n2092 (CKBD1)

    Added inst normalizer_inst/FE_PHC15306_n11441 (CKBD4)

    Added inst normalizer_inst/FE_PHC15307_FE_OCPN3074_n11466 (CKBD1)

    Added inst normalizer_inst/FE_PHC15308_n11635 (CKBD1)

    Added inst normalizer_inst/FE_PHC15309_n725 (CKBD1)

    Added inst normalizer_inst/FE_PHC15310_n11543 (CKBD1)

    Added inst normalizer_inst/FE_PHC15311_n11483 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15312_FE_RN_30_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC15313_n9305 (CKBD1)

    Added inst normalizer_inst/FE_PHC15314_FE_RN_36_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15315_n11484 (CKBD1)

    Added inst normalizer_inst/FE_PHC15316_n11481 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15317_n65 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15318_n11540 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15319_FE_RN_934_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC15320_n255 (CKBD1)

    Added inst normalizer_inst/FE_PHC15321_n9306 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15322_FE_OCPN3140_n11443 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15323_n11473 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15324_n11541 (CKBD1)

    Added inst normalizer_inst/FE_PHC15325_n11686 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15326_n11465 (CKBD1)

    Added inst normalizer_inst/FE_PHC15327_n11548 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15328_n11639 (CKBD0)

    Added inst normalizer_inst/FE_PHC15329_n11585 (CKBD1)

    Added inst normalizer_inst/FE_PHC15330_n11579 (CKBD1)

    Added inst normalizer_inst/FE_PHC15331_n11612 (CKBD2)

    Added inst normalizer_inst/FE_PHC15332_n11449 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15333_n11546 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15334_n11506 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15335_n11664 (CKBD2)

    Added inst normalizer_inst/FE_PHC15336_FE_RN_1 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15337_FE_OCPN13524_N519 (CKBD4)
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.0227
      TNS :     -54.4097
      #VP :          116
      TNS+:       1.8951/840 improved (0.0023 per commit, 3.366%)
  Density :      92.481%
------------------------------------------------------------------------------------------
 840 buffer added (phase total 1517, total 1517)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:27.7 real=0:00:08.0
 accumulated cpu=0:01:31 real=0:00:35.0 totSessionCpu=2:49:50 mem=4961.1M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 67.45 %
    there are 1457 full evals passed out of 2160 
===========================================================================================

Starting Phase 1 Step 2 Iter 3 ...

    Added inst normalizer_inst/FE_PHC15338_FE_OCPN4382_sum_11 (CKBD1)

    Added inst normalizer_inst/FE_PHC15339_FE_OFN228_sum_10 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15340_FE_OFN82_div_sel_3 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15341_div_sel_3 (CKBD0)

    Added inst normalizer_inst/FE_PHC15342_FE_OCPN2970_FE_OFN13200_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC15343_div_15_u_div_SumTmp_6__3__0 (CKBD0)

    Added inst normalizer_inst/FE_PHC15344_div_in_2_11 (CKBD0)

    Added inst normalizer_inst/FE_PHC15345_FE_OFN13189_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC15346_div_in_2_15 (CKBD0)

    Added inst normalizer_inst/FE_PHC15347_div_in_2_12 (CKBD0)

    Added inst normalizer_inst/FE_PHC15348_FE_OCPN4078_div_in_1_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC15349_div_in_2_14 (CKBD0)

    Added inst normalizer_inst/FE_PHC15350_psum_2_sync_30 (CKBD0)

    Added inst normalizer_inst/FE_PHC15351_div_out_1_17 (CKBD0)

    Added inst normalizer_inst/FE_PHC15352_psum_2_sync_18 (CKBD0)

    Added inst normalizer_inst/FE_PHC15353_psum_2_sync_29 (CKBD0)

    Added inst normalizer_inst/FE_PHC15354_div_out_1_18 (CKBD0)

    Added inst normalizer_inst/FE_PHC15355_psum_2_sync_39 (CKBD0)

    Added inst normalizer_inst/FE_PHC15356_div_in_2_2 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15357_psum_2_sync_40 (CKBD0)

    Added inst normalizer_inst/FE_PHC15358_psum_2_sync_51 (CKBD0)

    Added inst normalizer_inst/FE_PHC15359_psum_2_sync_50 (CKBD0)

    Added inst normalizer_inst/AFIFO/FE_PHC15360_wr_ptr_gray_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC15361_FE_OCPN2653_n2859 (CKBD1)

    Added inst normalizer_inst/FE_PHC15362_psum_2_sync_52 (CKBD0)

    Added inst normalizer_inst/FE_PHC15363_FE_OFN13209_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC15364_psum_2_sync_19 (CKBD0)

    Added inst normalizer_inst/FE_PHC15365_psum_2_sync_41 (CKBD0)

    Added inst normalizer_inst/FE_PHC15366_psum_2_sync_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC15367_psum_2_sync_28 (CKBD0)

    Added inst normalizer_inst/FE_PHC15368_n7723 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15369_div_in_2_13 (CKBD1)

    Added inst normalizer_inst/FE_PHC15370_div_in_2_1 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15371_psum_2_sync_17 (CKBD0)

    Added inst normalizer_inst/FE_PHC15372_FE_OCPN2631_sum_13 (CKBD1)

    Added inst normalizer_inst/FE_PHC15373_div_in_2_19 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15374_psum_2_sync_6 (CKBD0)

    Added inst normalizer_inst/FE_PHC15375_FE_OFN13401_sum_2 (BUFFD6)

    Added inst normalizer_inst/FE_PHC15376_FE_OCPN4127_FE_OFN13141_sum_5 (CKBD1)

    Added inst normalizer_inst/FE_PHC15377_div_in_2_9 (CKBD1)

    Added inst normalizer_inst/FE_PHC15378_FE_OCPN13584_sum_2 (CKBD1)

    Added inst normalizer_inst/FE_PHC15379_FE_OCPN13544_sum_1 (CKBD1)

    Added inst normalizer_inst/FE_PHC15380_psum_2_sync_61 (CKBD0)

    Added inst normalizer_inst/FE_PHC15381_FE_OCPN13771_sum_7 (CKBD1)

    Added inst normalizer_inst/FE_PHC15382_FE_OCPN4398_FE_OFN13299_sum_3 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15383_div_in_2_16 (CKBD0)

    Added inst normalizer_inst/FE_PHC15384_out_core1_13 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15385_div_in_2_5 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15386_FE_OCPN13586_sum_4 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15387_div_in_1_5 (CKBD0)

    Added inst normalizer_inst/FE_PHC15388_FE_OFN13129_sum_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC15389_div_in_1_4 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15390_div_in_2_4 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15391_FE_OCPN13580_sum_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC15392_FE_OCPN2539_sum_10 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15393_n2950 (CKBD0)

    Added inst normalizer_inst/FE_PHC15394_n7322 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15395_div_in_2_8 (CKBD1)

    Added inst normalizer_inst/FE_PHC15396_n7294 (CKBD0)

    Added inst normalizer_inst/FE_PHC15397_FE_OFN259_sum_9 (CKBD1)

    Added inst normalizer_inst/FE_PHC15398_FE_OCPN13681_sum_3 (CKBD1)

    Added inst normalizer_inst/FE_PHC15399_FE_OCPN13747_sum_2 (CKBD1)

    Added inst normalizer_inst/FE_PHC15400_n5711 (CKBD1)

    Added inst normalizer_inst/FE_PHC15401_div_in_1_9 (CKBD2)

    Added inst normalizer_inst/FE_PHC15402_div_in_1_6 (CKBD4)

    Added inst normalizer_inst/FE_PHC15403_FE_OCPN2537_n3370 (CKBD1)

    Added inst normalizer_inst/FE_PHC15404_FE_OFN13811_n7421 (CKBD0)

    Added inst normalizer_inst/FE_PHC15405_FE_OCPN4323_sum_3 (CKBD1)

    Added inst normalizer_inst/FE_PHC15406_FE_OFN13344_n (CKBD1)

    Added inst normalizer_inst/FE_PHC15407_FE_RN_97 (CKBD1)

    Added inst normalizer_inst/FE_PHC15408_FE_OCPN13766_sum_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC15409_div_in_1_8 (CKBD2)

    Added inst normalizer_inst/FE_PHC15410_div_in_2_18 (CKBD2)

    Added inst normalizer_inst/FE_PHC15411_FE_OCPN13730_sum_12 (BUFFD8)

    Added inst normalizer_inst/FE_PHC15412_FE_RN_34 (CKBD4)

    Added inst normalizer_inst/FE_PHC15413_FE_OFN13443_n (CKBD4)

    Added inst normalizer_inst/FE_PHC15414_FE_OFN585_sum_6 (CKBD8)

    Added inst normalizer_inst/FE_PHC15415_FE_OFN13480_n (CKBD4)

    Added inst normalizer_inst/FE_PHC15416_FE_OFN276_sum_1 (CKBD1)

    Added inst normalizer_inst/FE_PHC15417_div_in_2_3 (CKBD6)

    Added inst normalizer_inst/FE_PHC15418_FE_OFN570_sum_12 (CKBD4)

    Added inst normalizer_inst/FE_PHC15419_FE_OCPN13767_sum_7 (CKBD4)

    Added inst normalizer_inst/FE_PHC15420_FE_OFN13388_sum_13 (CKBD0)

    Added inst normalizer_inst/FE_PHC15421_FE_OFN13144_n (CKBD1)

    Added inst normalizer_inst/FE_PHC15422_FE_OFN238_sum_8 (CKBD1)

    Added inst normalizer_inst/FE_PHC15423_FE_OFN13454_sum_0 (BUFFD12)

    Added inst normalizer_inst/FE_PHC15424_FE_OCPN4386_n4049 (CKBD4)

    Added inst normalizer_inst/FE_PHC15425_FE_OFN199_sum_11 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15426_n123 (BUFFD12)

    Added inst normalizer_inst/FE_PHC15427_FE_OCPN3926_n12944 (CKBD4)

    Added inst normalizer_inst/FE_PHC15428_n5750 (CKBD1)

    Added inst normalizer_inst/FE_PHC15429_n4202 (BUFFD16)

    Added inst normalizer_inst/FE_PHC15430_FE_RN_54 (CKBD0)

    Added inst normalizer_inst/FE_PHC15431_FE_OFN219_sum_7 (BUFFD0)

    Added inst normalizer_inst/FE_PHC15432_div_in_2_16 (CKBD0)

    Added inst normalizer_inst/FE_PHC15433_FE_OCPN13537_sum_7 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15434_n779 (CKBD0)

    Added inst normalizer_inst/FE_PHC15435_n4056 (CKBD0)

    Added inst normalizer_inst/FE_PHC15436_FE_OFN13179_n (CKBD2)

    Added inst normalizer_inst/FE_PHC15437_FE_OCPN13777_sum_5 (CKBD0)

    Added inst normalizer_inst/FE_PHC15438_FE_OFN13478_FE_DBTN50_n247 (CKBD2)

    Added inst normalizer_inst/FE_PHC15439_FE_OCPN13571_sum_2 (BUFFD3)

    Added inst normalizer_inst/FE_PHC15440_FE_OFN108_n4144 (CKBD1)

    Added inst normalizer_inst/FE_PHC15441_FE_OFN13514_n5751 (CKBD2)

    Added inst normalizer_inst/FE_PHC15442_FE_OCPN13773_sum_3 (CKBD1)

    Added inst normalizer_inst/FE_PHC15443_n2345 (CKBD1)

    Added inst normalizer_inst/FE_PHC15444_FE_OCPN13696_FE_DBTN43_sum_4 (CKBD0)

    Added inst normalizer_inst/FE_PHC15445_FE_OFN121_n12941 (CKBD1)

    Added inst normalizer_inst/FE_PHC15446_n4015 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15447_FE_OFN2_FE_DBTN37_sum_8 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15448_n2738 (CKBD1)

    Added inst normalizer_inst/FE_PHC15449_FE_OFN13328_n (CKBD1)

    Added inst normalizer_inst/FE_PHC15450_FE_OFN13185_n9829 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15451_n11476 (CKBD1)

    Added inst normalizer_inst/FE_PHC15452_n4019 (CKBD1)

    Added inst normalizer_inst/FE_PHC15453_FE_OFN390_n5751 (CKBD0)

    Added inst normalizer_inst/FE_PHC15454_n2401 (CKBD1)

    Added inst normalizer_inst/FE_PHC15455_n5844 (CKBD1)

    Added inst normalizer_inst/FE_PHC15456_FE_DBTN46_sum_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC15457_FE_OCPN13772_sum_3 (CKBD0)

    Added inst normalizer_inst/FE_PHC15458_n2795 (CKBD1)

    Added inst normalizer_inst/FE_PHC15459_n7307 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15460_FE_OFN13211_n121 (CKBD4)

    Added inst normalizer_inst/FE_PHC15461_FE_OCPN4085_n3978 (CKBD1)

    Added inst normalizer_inst/FE_PHC15462_FE_RN_205 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15463_n7287 (CKBD1)

    Added inst normalizer_inst/FE_PHC15464_n2691 (CKBD0)

    Added inst normalizer_inst/FE_PHC15465_FE_RN_35 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15466_FE_OFN110_n5603 (CKBD4)

    Added inst normalizer_inst/FE_PHC15467_n121 (BUFFD3)

    Added inst normalizer_inst/FE_PHC15468_n5754 (CKBD1)

    Added inst normalizer_inst/FE_PHC15469_n7351 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15470_FE_RN_300 (CKBD0)

    Added inst normalizer_inst/FE_PHC15471_n7319 (CKBD2)

    Added inst normalizer_inst/FE_PHC15472_n2737 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15473_n7356 (CKBD0)

    Added inst normalizer_inst/FE_PHC15474_n2257 (CKBD0)

    Added inst normalizer_inst/FE_PHC15475_n5769 (CKBD4)

    Added inst normalizer_inst/FE_PHC15476_n7352 (CKBD1)

    Added inst normalizer_inst/FE_PHC15477_FE_RN_502_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC15478_FE_DBTN2_sum_1 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15479_n2273 (CKBD1)

    Added inst normalizer_inst/FE_PHC15480_n5843 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15481_n5733 (CKBD1)

    Added inst normalizer_inst/FE_PHC15482_n1530 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15483_n2307 (CKBD2)

    Added inst normalizer_inst/FE_PHC15484_n5987 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15485_n4209 (CKBD1)

    Added inst normalizer_inst/FE_PHC15486_FE_OFN13153_n (BUFFD3)

    Added inst normalizer_inst/FE_PHC15487_FE_OFN13358_n (BUFFD3)

    Added inst normalizer_inst/FE_PHC15488_n5734 (CKBD4)

    Added inst normalizer_inst/FE_PHC15489_FE_OFN13814_FE_OFN397_n7404 (CKBD4)

    Added inst normalizer_inst/FE_PHC15490_FE_OCPN3049_FE_OFN13344_n (CKBD4)

    Added inst normalizer_inst/FE_PHC15491_n2454 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15492_n5842 (CKBD4)

    Added inst normalizer_inst/FE_PHC15493_n2552 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15494_n4242 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15495_n3983 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15496_FE_OCPN2658_n247 (CKBD2)

    Added inst normalizer_inst/FE_PHC15497_FE_OFN13476_sum_6 (CKBD4)

    Added inst normalizer_inst/FE_PHC15498_n2888 (BUFFD12)

    Added inst normalizer_inst/FE_PHC15499_n7488 (CKBD1)

    Added inst normalizer_inst/FE_PHC15500_n7485 (CKBD1)

    Added inst normalizer_inst/FE_PHC15501_FE_DBTN48_n12890 (CKBD4)

    Added inst normalizer_inst/FE_PHC15502_n7558 (CKBD0)

    Added inst normalizer_inst/FE_PHC15503_n7728 (CKBD0)

    Added inst normalizer_inst/FE_PHC15504_n5814 (CKBD0)

    Added inst normalizer_inst/FE_PHC15505_n7620 (CKBD0)

    Added inst normalizer_inst/FE_PHC15506_FE_OCPN4420_n12743 (CKBD0)

    Added inst normalizer_inst/FE_PHC15507_n2273 (CKBD0)

    Added inst normalizer_inst/FE_PHC15508_n5713 (CKBD0)

    Added inst normalizer_inst/FE_PHC15509_n2744 (CKBD0)

    Added inst normalizer_inst/FE_PHC15510_FE_OCPN3049_FE_OFN13344_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC15511_FE_OCPN13696_FE_DBTN43_sum_4 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15512_FE_RN_1519_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC15513_FE_OCPN13772_sum_3 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15514_n882 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15515_n7687 (CKBD1)

    Added inst normalizer_inst/FE_PHC15516_n7487 (CKBD0)

    Added inst normalizer_inst/FE_PHC15517_n12767 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15518_n113 (CKBD2)

    Added inst normalizer_inst/FE_PHC15519_FE_RN_35 (CKBD0)

    Added inst normalizer_inst/FE_PHC15520_n4024 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15521_FE_OFN13518_n11476 (CKBD2)

    Added inst normalizer_inst/FE_PHC15522_n2565 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15523_n7456 (CKBD1)

    Added inst normalizer_inst/FE_PHC15524_FE_OFN115_n11178 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15525_n12861 (CKBD2)

    Added inst normalizer_inst/FE_PHC15526_n1091 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15527_n7485 (CKBD0)

    Added inst normalizer_inst/FE_PHC15528_FE_RN_234 (CKBD2)

    Added inst normalizer_inst/FE_PHC15529_FE_OCPN3533_n12890 (BUFFD0)

    Added inst normalizer_inst/FE_PHC15530_n7544 (CKBD0)

    Added inst normalizer_inst/FE_PHC15531_n2491 (CKBD1)

    Added inst normalizer_inst/FE_PHC15532_n7517 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15533_n7484 (CKBD0)

    Added inst normalizer_inst/FE_PHC15534_FE_OCPN3084_n7447 (CKBD0)

    Added inst normalizer_inst/FE_PHC15535_n5756 (CKBD1)

    Added inst normalizer_inst/FE_PHC15536_n7669 (CKBD0)

    Added inst normalizer_inst/FE_PHC15537_n2342 (CKBD1)

    Added inst normalizer_inst/FE_PHC15538_n3302 (BUFFD3)

    Added inst normalizer_inst/FE_PHC15539_n7285 (CKBD4)

    Added inst normalizer_inst/FE_PHC15540_n5732 (CKBD4)

    Added inst normalizer_inst/FE_PHC15541_FE_DBTN50_n247 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15542_FE_OFN93_n12845 (CKBD4)

    Added inst normalizer_inst/FE_PHC15543_n12987 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15544_FE_RN_391 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15545_n3367 (CKBD0)

    Added inst normalizer_inst/FE_PHC15546_n7400 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15547_n2784 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15548_n7387 (CKBD0)

    Added inst normalizer_inst/FE_PHC15549_n7422 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15550_FE_OFN595_n4264 (CKBD4)

    Added inst normalizer_inst/FE_PHC15551_n7386 (CKBD1)

    Added inst normalizer_inst/FE_PHC15552_n882 (CKBD1)

    Added inst normalizer_inst/FE_PHC15553_n4061 (CKBD2)

    Added inst normalizer_inst/FE_PHC15554_n7400 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15555_FE_OFN13822_n8175 (CKBD0)

    Added inst normalizer_inst/FE_PHC15556_FE_OFN93_n12845 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15557_n7438 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15558_FE_OFN112_n7447 (CKBD3)

    Added inst normalizer_inst/FE_PHC15559_n12982 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15560_FE_OCPN2559_n4265 (CKBD0)

    Added inst normalizer_inst/FE_PHC15561_n7484 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15562_FE_RN_391 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15563_n12987 (CKBD1)

    Added inst normalizer_inst/FE_PHC15564_FE_OFN106_n2398 (BUFFD2)

    Added inst normalizer_inst/FE_PHC15565_FE_OFN13354_n (CKBD1)

    Added inst normalizer_inst/FE_PHC15566_n12844 (CKBD0)

    Added inst normalizer_inst/FE_PHC15567_n1571 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15568_n7392 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15569_FE_DBTN49_n2398 (BUFFD3)

    Added inst normalizer_inst/FE_PHC15570_n7359 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15571_FE_OCPN4413_n7314 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15572_n5827 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15573_n6055 (CKBD1)

    Added inst normalizer_inst/FE_PHC15574_n7513 (CKBD1)

    Added inst normalizer_inst/FE_PHC15575_n2428 (CKBD1)

    Added inst normalizer_inst/FE_PHC15576_n7417 (CKBD0)

    Added inst normalizer_inst/FE_PHC15577_n2455 (CKBD1)

    Added inst normalizer_inst/FE_PHC15578_n5867 (BUFFD6)

    Added inst normalizer_inst/FE_PHC15579_n7457 (CKBD0)

    Added inst normalizer_inst/FE_PHC15580_n7373 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15581_n4266 (CKBD0)

    Added inst normalizer_inst/FE_PHC15582_n15 (CKBD0)

    Added inst normalizer_inst/FE_PHC15583_FE_RN_747_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC15584_n7439 (BUFFD0)

    Added inst normalizer_inst/FE_PHC15585_FE_OFN13796_n12844 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15586_n4285 (CKBD1)

    Added inst normalizer_inst/FE_PHC15587_FE_OCPN3660_n4265 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15588_n7411 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15589_FE_OCPN3833_n5827 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15590_n7519 (CKBD1)

    Added inst normalizer_inst/FE_PHC15591_n738 (CKBD1)

    Added inst normalizer_inst/FE_PHC15592_FE_OCPN4028_n5920 (CKBD1)

    Added inst normalizer_inst/FE_PHC15593_FE_OCPN4154_n5732 (CKBD1)

    Added inst normalizer_inst/FE_PHC15594_n7520 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15595_n490 (CKBD1)

    Added inst normalizer_inst/FE_PHC15596_n7373 (CKBD0)

    Added inst normalizer_inst/FE_PHC15597_FE_RN_203 (CKBD0)

    Added inst normalizer_inst/FE_PHC15598_n5986 (CKBD1)

    Added inst normalizer_inst/FE_PHC15599_n2433 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15600_FE_RN_260 (CKBD1)

    Added inst normalizer_inst/FE_PHC15601_n7450 (CKBD2)

    Added inst normalizer_inst/FE_PHC15602_FE_OCPN13699_n7504 (CKBD2)

    Added inst normalizer_inst/FE_PHC15603_n2561 (BUFFD6)

    Added inst normalizer_inst/FE_PHC15604_n2634 (CKBD4)

    Added inst normalizer_inst/FE_PHC15605_FE_RN_5 (CKBD4)

    Added inst normalizer_inst/FE_PHC15606_n7590 (CKBD4)

    Added inst normalizer_inst/FE_PHC15607_FE_OCPN2967_n2677 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15608_n2589 (CKBD0)

    Added inst normalizer_inst/FE_PHC15609_n2600 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15610_n1263 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15611_n5492 (CKBD0)

    Added inst normalizer_inst/FE_PHC15612_FE_OCPN13610_n4970 (CKBD1)

    Added inst normalizer_inst/FE_PHC15613_n7584 (CKBD1)

    Added inst normalizer_inst/FE_PHC15614_n7390 (CKBD1)

    Added inst normalizer_inst/FE_PHC15615_n2608 (CKBD1)

    Added inst normalizer_inst/FE_PHC15616_n2621 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15617_FE_OCPN3904_n7536 (CKBD2)

    Added inst normalizer_inst/FE_PHC15618_n2366 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15619_n7589 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15620_n7568 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15621_n5585 (CKBD0)

    Added inst normalizer_inst/FE_PHC15622_n5491 (CKBD0)

    Added inst normalizer_inst/FE_PHC15623_FE_RN_172 (CKBD1)

    Added inst normalizer_inst/FE_PHC15624_n2362 (CKBD0)

    Added inst normalizer_inst/FE_PHC15625_n1545 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15626_n1583 (CKBD1)

    Added inst normalizer_inst/FE_PHC15627_n7467 (CKBD1)

    Added inst normalizer_inst/FE_PHC15628_FE_RN_387 (CKBD4)

    Added inst normalizer_inst/FE_PHC15629_n5594 (CKBD4)

    Added inst normalizer_inst/FE_PHC15630_FE_DBTN42_n13171 (BUFFD12)

    Added inst normalizer_inst/FE_PHC15631_FE_OFN214_n7590 (CKBD1)

    Added inst normalizer_inst/FE_PHC15632_n10974 (CKBD0)

    Added inst normalizer_inst/FE_PHC15633_n10994 (CKBD0)

    Added inst normalizer_inst/FE_PHC15634_N491 (CKBD0)

    Added inst normalizer_inst/FE_PHC15635_N492 (CKBD0)

    Added inst normalizer_inst/FE_PHC15636_n5227 (CKBD0)

    Added inst normalizer_inst/FE_PHC15637_n5527 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15638_FE_RN_226 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15639_n7591 (CKBD1)

    Added inst normalizer_inst/FE_PHC15640_FE_OCPN3124_n10952 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15641_n9680 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15642_n5297 (CKBD1)

    Added inst normalizer_inst/FE_PHC15643_n10767 (CKBD1)

    Added inst normalizer_inst/FE_PHC15644_n9956 (CKBD1)

    Added inst normalizer_inst/FE_PHC15645_n9720 (CKBD1)

    Added inst normalizer_inst/FE_PHC15646_n9719 (CKBD1)

    Added inst normalizer_inst/FE_PHC15647_n10019 (CKBD1)

    Added inst normalizer_inst/FE_PHC15648_n5700 (CKBD1)

    Added inst normalizer_inst/FE_PHC15649_FE_RN_780_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC15650_n5559 (CKBD2)

    Added inst normalizer_inst/FE_PHC15651_n10542 (CKBD1)

    Added inst normalizer_inst/FE_PHC15652_n5536 (CKBD0)

    Added inst normalizer_inst/FE_PHC15653_FE_RN_399 (CKBD0)

    Added inst normalizer_inst/FE_PHC15654_n10780 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15655_n10944 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15656_n9955 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15657_n10955 (CKBD1)

    Added inst normalizer_inst/FE_PHC15658_n10733 (CKBD1)

    Added inst normalizer_inst/FE_PHC15659_n2654 (CKBD1)

    Added inst normalizer_inst/FE_PHC15660_n10541 (CKBD0)

    Added inst normalizer_inst/FE_PHC15661_n7646 (CKBD2)

    Added inst normalizer_inst/FE_PHC15662_n10988 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15663_FE_OCPN13704_n10380 (CKBD0)

    Added inst normalizer_inst/FE_PHC15664_n9637 (CKBD1)

    Added inst normalizer_inst/FE_PHC15665_n10766 (CKBD2)

    Added inst normalizer_inst/FE_PHC15666_n10951 (CKBD2)

    Added inst normalizer_inst/FE_PHC15667_FE_RN_277 (CKBD4)

    Added inst normalizer_inst/FE_PHC15668_n7608 (CKBD1)

    Added inst normalizer_inst/FE_PHC15669_FE_RN_275 (CKBD4)

    Added inst normalizer_inst/FE_PHC15670_FE_RN_370 (BUFFD3)

    Added inst normalizer_inst/FE_PHC15671_n10989 (CKBD2)

    Added inst normalizer_inst/FE_PHC15672_FE_RN_243 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15673_n10943 (CKBD2)

    Added inst normalizer_inst/FE_PHC15674_FE_OFN13472_n10880 (CKBD4)

    Added inst normalizer_inst/FE_PHC15675_FE_RN_96 (BUFFD8)

    Added inst normalizer_inst/FE_PHC15676_n6915 (BUFFD6)

    Added inst normalizer_inst/FE_PHC15677_n1657 (BUFFD12)

    Added inst normalizer_inst/FE_PHC15678_FE_OFN13224_n10817 (CKBD4)

    Added inst normalizer_inst/FE_PHC15679_n10668 (CKBD8)

    Added inst normalizer_inst/FE_PHC15680_FE_RN_262 (CKBD1)

    Added inst normalizer_inst/FE_PHC15681_n1455 (CKBD0)

    Added inst normalizer_inst/FE_PHC15682_n10983 (CKBD0)

    Added inst normalizer_inst/FE_PHC15683_n9646 (CKBD0)

    Added inst normalizer_inst/FE_PHC15684_n2203 (CKBD0)

    Added inst normalizer_inst/FE_PHC15685_n1454 (CKBD0)

    Added inst normalizer_inst/FE_PHC15686_n9746 (CKBD0)

    Added inst normalizer_inst/FE_PHC15687_n5537 (CKBD0)

    Added inst normalizer_inst/FE_PHC15688_n10957 (CKBD0)

    Added inst normalizer_inst/FE_PHC15689_FE_OCPN3097_n10944 (CKBD0)

    Added inst normalizer_inst/FE_PHC15690_FE_OCPN3226_n10943 (CKBD0)

    Added inst normalizer_inst/FE_PHC15691_n10798 (CKBD1)

    Added inst normalizer_inst/FE_PHC15692_n10799 (CKBD0)

    Added inst normalizer_inst/FE_PHC15693_n11006 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15694_n5701 (CKBD1)

    Added inst normalizer_inst/FE_PHC15695_n5684 (CKBD1)

    Added inst normalizer_inst/FE_PHC15696_n2002 (CKBD1)

    Added inst normalizer_inst/FE_PHC15697_n5703 (CKBD1)

    Added inst normalizer_inst/FE_PHC15698_n10031 (CKBD0)

    Added inst normalizer_inst/FE_PHC15699_n9785 (CKBD1)

    Added inst normalizer_inst/FE_PHC15700_n10533 (CKBD1)

    Added inst normalizer_inst/FE_PHC15701_n10678 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15702_n10298 (CKBD1)

    Added inst normalizer_inst/FE_PHC15703_n10268 (CKBD1)

    Added inst normalizer_inst/FE_PHC15704_n653 (CKBD1)

    Added inst normalizer_inst/FE_PHC15705_n10281 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15706_n2658 (CKBD1)

    Added inst normalizer_inst/FE_PHC15707_n10761 (CKBD1)

    Added inst normalizer_inst/FE_PHC15708_n10044 (CKBD1)

    Added inst normalizer_inst/FE_PHC15709_n10270 (CKBD1)

    Added inst normalizer_inst/FE_PHC15710_n9877 (CKBD0)

    Added inst normalizer_inst/FE_PHC15711_n10700 (CKBD1)

    Added inst normalizer_inst/FE_PHC15712_n10496 (CKBD0)

    Added inst normalizer_inst/FE_PHC15713_n10647 (CKBD1)

    Added inst normalizer_inst/FE_PHC15714_n10996 (CKBD4)

    Added inst normalizer_inst/FE_PHC15715_n10440 (CKBD0)

    Added inst normalizer_inst/FE_PHC15716_n10441 (CKBD0)

    Added inst normalizer_inst/FE_PHC15717_n10502 (CKBD1)

    Added inst normalizer_inst/FE_PHC15718_n2487 (CKBD1)

    Added inst normalizer_inst/FE_PHC15719_n10947 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15720_n1953 (CKBD1)

    Added inst normalizer_inst/FE_PHC15721_n10626 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15722_n10520 (CKBD2)

    Added inst normalizer_inst/FE_PHC15723_FE_OCPN3099_n10706 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15724_n10497 (CKBD1)

    Added inst normalizer_inst/FE_PHC15725_n7610 (CKBD4)

    Added inst normalizer_inst/FE_PHC15726_n10662 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15727_n10865 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15728_n10673 (CKBD2)

    Added inst normalizer_inst/FE_PHC15729_n10625 (CKBD2)

    Added inst normalizer_inst/FE_PHC15730_n2735 (CKBD4)

    Added inst normalizer_inst/FE_PHC15731_n10842 (CKBD4)

    Added inst normalizer_inst/FE_PHC15732_n11002 (CKBD1)

    Added inst normalizer_inst/FE_PHC15733_n10522 (CKBD4)

    Added inst normalizer_inst/FE_PHC15734_n9683 (CKBD0)

    Added inst normalizer_inst/FE_PHC15735_n10949 (CKBD0)

    Added inst normalizer_inst/FE_PHC15736_n5435 (CKBD0)

    Added inst normalizer_inst/FE_PHC15737_n9661 (CKBD0)

    Added inst normalizer_inst/FE_PHC15738_FE_OCPN3118_n10960 (CKBD0)

    Added inst normalizer_inst/FE_PHC15739_FE_RN_1145_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15740_n2012 (CKBD0)

    Added inst normalizer_inst/FE_PHC15741_n10830 (CKBD1)

    Added inst normalizer_inst/FE_PHC15742_n10027 (CKBD1)

    Added inst normalizer_inst/FE_PHC15743_n875 (CKBD1)

    Added inst normalizer_inst/FE_PHC15744_n10825 (CKBD1)

    Added inst normalizer_inst/FE_PHC15745_n10454 (CKBD1)

    Added inst normalizer_inst/FE_PHC15746_n9857 (CKBD1)

    Added inst normalizer_inst/FE_PHC15747_n10458 (CKBD1)

    Added inst normalizer_inst/FE_PHC15748_n10583 (CKBD1)

    Added inst normalizer_inst/FE_PHC15749_n10277 (CKBD1)

    Added inst normalizer_inst/FE_PHC15750_n10271 (CKBD1)

    Added inst normalizer_inst/FE_PHC15751_n10308 (CKBD1)

    Added inst normalizer_inst/FE_PHC15752_FE_OCPN2763_n2735 (CKBD0)

    Added inst normalizer_inst/FE_PHC15753_n10229 (CKBD1)

    Added inst normalizer_inst/FE_PHC15754_n10222 (CKBD1)

    Added inst normalizer_inst/FE_PHC15755_n2742 (CKBD0)

    Added inst normalizer_inst/FE_PHC15756_n10493 (BUFFD3)

    Added inst normalizer_inst/FE_PHC15757_n9982 (CKBD1)

    Added inst normalizer_inst/FE_PHC15758_n10672 (CKBD1)

    Added inst normalizer_inst/FE_PHC15759_n10216 (CKBD2)

    Added inst normalizer_inst/FE_PHC15760_FE_OCPN3327_n2186 (CKBD4)

    Added inst normalizer_inst/FE_PHC15761_n1853 (CKBD1)

    Added inst normalizer_inst/FE_PHC15762_n13176 (CKBD1)

    Added inst normalizer_inst/FE_PHC15763_N500 (CKBD0)

    Added inst normalizer_inst/FE_PHC15764_n13181 (CKBD0)

    Added inst normalizer_inst/FE_PHC15765_FE_OCPN3556_n13176 (CKBD0)

    Added inst normalizer_inst/FE_PHC15766_n855 (CKBD1)

    Added inst normalizer_inst/FE_PHC15767_n2695 (CKBD1)

    Added inst normalizer_inst/FE_PHC15768_n10301 (CKBD1)

    Added inst normalizer_inst/FE_PHC15769_n10302 (CKBD4)

    Added inst normalizer_inst/FE_PHC15770_n2180 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15771_n10223 (CKBD1)

    Added inst normalizer_inst/FE_PHC15772_n8045 (CKBD1)

    Added inst normalizer_inst/FE_PHC15773_FE_RN_307 (CKBD0)

    Added inst normalizer_inst/FE_PHC15774_n3078 (CKBD1)

    Added inst normalizer_inst/FE_PHC15775_n8107 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15776_n7735 (CKBD4)

    Added inst normalizer_inst/FE_PHC15777_n7901 (CKBD0)

    Added inst normalizer_inst/FE_PHC15778_n7988 (CKBD4)

    Added inst normalizer_inst/FE_PHC15779_N524 (CKBD0)

    Added inst normalizer_inst/FE_PHC15780_N525 (CKBD0)

    Added inst normalizer_inst/FE_PHC15781_FE_OFN402_n8145 (CKBD0)

    Added inst normalizer_inst/FE_PHC15782_FE_OCPN13634_N489 (CKBD0)

    Added inst normalizer_inst/FE_PHC15783_n9385 (CKBD1)

    Added inst normalizer_inst/FE_PHC15784_n9533 (CKBD1)

    Added inst normalizer_inst/FE_PHC15785_n10899 (CKBD1)

    Added inst normalizer_inst/FE_PHC15786_FE_OCPN3567_n9159 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15787_n9129 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15788_FE_OCPN4279_n9090 (CKBD1)

    Added inst normalizer_inst/FE_PHC15789_n11057 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15790_n9056 (CKBD0)

    Added inst normalizer_inst/FE_PHC15791_n9271 (CKBD1)

    Added inst normalizer_inst/FE_PHC15792_n9123 (CKBD1)

    Added inst normalizer_inst/FE_PHC15793_n9466 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15794_n9139 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15795_n9140 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15796_n9128 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15797_n11035 (CKBD0)

    Added inst normalizer_inst/FE_PHC15798_n9180 (CKBD0)

    Added inst normalizer_inst/FE_PHC15799_FE_OFN171_n372 (CKBD1)

    Added inst normalizer_inst/FE_PHC15800_FE_OCPN3445_n8924 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15801_n636 (CKBD0)

    Added inst normalizer_inst/FE_PHC15802_n9377 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15803_FE_OCPN4293_n9510 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15804_n3241 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15805_n13179 (CKBD1)

    Added inst normalizer_inst/FE_PHC15806_n9135 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15807_n737 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15808_n9522 (CKBD1)

    Added inst normalizer_inst/FE_PHC15809_n10975 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15810_n9512 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15811_n9167 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15812_FE_RN_14 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15813_n9138 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15814_FE_OFN13386_n9237 (CKBD2)

    Added inst normalizer_inst/FE_PHC15815_n9270 (CKBD2)

    Added inst normalizer_inst/FE_PHC15816_n9777 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15817_n9156 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15818_FE_OCPN13604_n372 (CKBD4)

    Added inst normalizer_inst/FE_PHC15819_n9124 (CKBD2)

    Added inst normalizer_inst/FE_PHC15820_n9558 (CKBD4)

    Added inst normalizer_inst/FE_PHC15821_n9250 (BUFFD8)

    Added inst normalizer_inst/FE_PHC15822_FE_RN_411 (CKBD4)

    Added inst normalizer_inst/FE_PHC15823_n87 (BUFFD16)

    Added inst normalizer_inst/FE_PHC15824_n10297 (BUFFD12)

    Added inst normalizer_inst/FE_PHC15825_n222 (CKBD4)

    Added inst normalizer_inst/FE_PHC15826_n9181 (BUFFD2)

    Added inst normalizer_inst/FE_PHC15827_n9578 (CKBD4)

    Added inst normalizer_inst/FE_PHC15828_n10906 (CKBD8)

    Added inst normalizer_inst/FE_PHC15829_n1243 (CKBD1)

    Added inst normalizer_inst/FE_PHC15830_n9360 (BUFFD8)

    Added inst normalizer_inst/FE_PHC15831_n11009 (CKBD0)

    Added inst normalizer_inst/FE_PHC15832_n9158 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15833_n9261 (CKBD0)

    Added inst normalizer_inst/FE_PHC15834_n9474 (CKBD0)

    Added inst normalizer_inst/FE_PHC15835_n9444 (CKBD0)

    Added inst normalizer_inst/FE_PHC15836_n2068 (CKBD0)

    Added inst normalizer_inst/FE_PHC15837_FE_OCPN3145_n9360 (CKBD0)

    Added inst normalizer_inst/FE_PHC15838_FE_OCPN3150_n9605 (CKBD0)

    Added inst normalizer_inst/FE_PHC15839_n2153 (CKBD0)

    Added inst normalizer_inst/FE_PHC15840_n2150 (CKBD0)

    Added inst normalizer_inst/FE_PHC15841_n9372 (CKBD0)

    Added inst normalizer_inst/FE_PHC15842_N516 (CKBD0)

    Added inst normalizer_inst/FE_PHC15843_N513 (CKBD0)

    Added inst normalizer_inst/FE_PHC15844_FE_RN_11 (CKBD0)

    Added inst normalizer_inst/FE_PHC15845_FE_OCPN13529_n3280 (CKBD0)

    Added inst normalizer_inst/FE_PHC15846_N514 (CKBD0)

    Added inst normalizer_inst/FE_PHC15847_n2081 (CKBD0)

    Added inst normalizer_inst/FE_PHC15848_n2052 (CKBD0)

    Added inst normalizer_inst/FE_PHC15849_n9426 (CKBD1)

    Added inst normalizer_inst/FE_PHC15850_n2067 (CKBD1)

    Added inst normalizer_inst/FE_PHC15851_n12431 (CKBD1)

    Added inst normalizer_inst/FE_PHC15852_n9579 (CKBD1)

    Added inst normalizer_inst/FE_PHC15853_n12353 (CKBD1)

    Added inst normalizer_inst/FE_PHC15854_n9030 (CKBD1)

    Added inst normalizer_inst/FE_PHC15855_n12388 (CKBD1)

    Added inst normalizer_inst/FE_PHC15856_n12389 (CKBD1)

    Added inst normalizer_inst/FE_PHC15857_n12208 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15858_n11811 (CKBD1)

    Added inst normalizer_inst/FE_PHC15859_n12025 (CKBD1)

    Added inst normalizer_inst/FE_PHC15860_n12207 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15861_n9437 (CKBD0)

    Added inst normalizer_inst/FE_PHC15862_n12218 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15863_n9529 (CKBD1)

    Added inst normalizer_inst/FE_PHC15864_n12403 (CKBD1)

    Added inst normalizer_inst/FE_PHC15865_n12178 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15866_n12397 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15867_n9526 (CKBD1)

    Added inst normalizer_inst/FE_PHC15868_n11789 (CKBD4)

    Added inst normalizer_inst/FE_PHC15869_FE_OCPN3492_n815 (CKBD1)

    Added inst normalizer_inst/FE_PHC15870_n9592 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15871_n12149 (CKBD1)

    Added inst normalizer_inst/FE_PHC15872_FE_RN_241 (CKBD1)

    Added inst normalizer_inst/FE_PHC15873_n9057 (CKBD1)

    Added inst normalizer_inst/FE_PHC15874_n853 (CKBD1)

    Added inst normalizer_inst/FE_PHC15875_n9543 (CKBD0)

    Added inst normalizer_inst/FE_PHC15876_n12359 (CKBD1)

    Added inst normalizer_inst/FE_PHC15877_n12396 (CKBD4)

    Added inst normalizer_inst/FE_PHC15878_n12109 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15879_n1913 (CKBD1)

    Added inst normalizer_inst/FE_PHC15880_n12235 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15881_n10166 (CKBD0)

    Added inst normalizer_inst/FE_PHC15882_n12137 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15883_n11059 (CKBD1)

    Added inst normalizer_inst/FE_PHC15884_n9596 (CKBD1)

    Added inst normalizer_inst/FE_PHC15885_n8969 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15886_n9410 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15887_n9591 (CKBD0)

    Added inst normalizer_inst/FE_PHC15888_n11039 (CKBD1)

    Added inst normalizer_inst/FE_PHC15889_n9148 (CKBD1)

    Added inst normalizer_inst/FE_PHC15890_n9363 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15891_n9573 (CKBD0)

    Added inst normalizer_inst/FE_PHC15892_n11409 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15893_n9029 (CKBD1)

    Added inst normalizer_inst/FE_PHC15894_n11249 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15895_n10903 (CKBD0)

    Added inst normalizer_inst/FE_PHC15896_n11412 (CKBD0)

    Added inst normalizer_inst/FE_PHC15897_n9364 (CKBD1)

    Added inst normalizer_inst/FE_PHC15898_n12432 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15899_n12225 (CKBD0)

    Added inst normalizer_inst/FE_PHC15900_FE_RN_419 (CKBD0)

    Added inst normalizer_inst/FE_PHC15901_n1724 (CKBD0)

    Added inst normalizer_inst/FE_PHC15902_n10898 (CKBD1)

    Added inst normalizer_inst/FE_PHC15903_n9048 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15904_n11416 (CKBD0)

    Added inst normalizer_inst/FE_PHC15905_n12203 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15906_n12352 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15907_n12402 (CKBD2)

    Added inst normalizer_inst/FE_PHC15908_FE_RN_414 (BUFFD3)

    Added inst normalizer_inst/FE_PHC15909_n9544 (CKBD1)

    Added inst normalizer_inst/FE_PHC15910_n10910 (CKBD2)

    Added inst normalizer_inst/FE_PHC15911_n10314 (CKBD2)

    Added inst normalizer_inst/FE_PHC15912_n11916 (CKBD2)

    Added inst normalizer_inst/FE_PHC15913_n12636 (CKBD2)

    Added inst normalizer_inst/FE_PHC15914_n12358 (CKBD2)

    Added inst normalizer_inst/FE_PHC15915_n8968 (CKBD2)

    Added inst normalizer_inst/FE_PHC15916_n11016 (CKBD2)

    Added inst normalizer_inst/FE_PHC15917_n9414 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15918_n9064 (CKBD4)

    Added inst normalizer_inst/FE_PHC15919_n12085 (CKBD2)

    Added inst normalizer_inst/FE_PHC15920_n4118 (CKBD4)

    Added inst normalizer_inst/FE_PHC15921_FE_RN_455 (CKBD4)

    Added inst normalizer_inst/FE_PHC15922_n9217 (CKBD4)

    Added inst normalizer_inst/FE_PHC15923_n1914 (CKBD2)

    Added inst normalizer_inst/FE_PHC15924_n11406 (CKBD2)

    Added inst normalizer_inst/FE_PHC15925_n9549 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15926_n11401 (BUFFD12)

    Added inst normalizer_inst/FE_PHC15927_n11816 (CKBD4)

    Added inst normalizer_inst/FE_PHC15928_n12048 (CKBD4)

    Added inst normalizer_inst/FE_PHC15929_FE_OFN13403_n10265 (CKBD1)

    Added inst normalizer_inst/FE_PHC15930_n1069 (BUFFD6)

    Added inst normalizer_inst/FE_PHC15931_n12180 (CKBD0)

    Added inst normalizer_inst/FE_PHC15932_n9352 (CKBD0)

    Added inst normalizer_inst/FE_PHC15933_n9228 (CKBD0)

    Added inst normalizer_inst/FE_PHC15934_n12186 (CKBD0)

    Added inst normalizer_inst/FE_PHC15935_FE_OCPN3283_n1069 (CKBD0)

    Added inst normalizer_inst/FE_PHC15936_n12111 (CKBD0)

    Added inst normalizer_inst/FE_PHC15937_n12174 (CKBD0)

    Added inst normalizer_inst/FE_PHC15938_n12134 (CKBD0)

    Added inst normalizer_inst/FE_PHC15939_n12198 (CKBD0)

    Added inst normalizer_inst/FE_PHC15940_n9232 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15941_n12120 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15942_n9438 (CKBD1)

    Added inst normalizer_inst/FE_PHC15943_n9034 (BUFFD0)

    Added inst normalizer_inst/FE_PHC15944_n12081 (CKBD1)

    Added inst normalizer_inst/FE_PHC15945_n9211 (CKBD1)

    Added inst normalizer_inst/FE_PHC15946_n12126 (CKBD1)

    Added inst normalizer_inst/FE_PHC15947_n9144 (CKBD1)

    Added inst normalizer_inst/FE_PHC15948_n1942 (CKBD1)

    Added inst normalizer_inst/FE_PHC15949_n2156 (CKBD1)

    Added inst normalizer_inst/FE_PHC15950_n9411 (CKBD1)

    Added inst normalizer_inst/FE_PHC15951_n4065 (CKBD1)

    Added inst normalizer_inst/FE_PHC15952_n9374 (CKBD1)

    Added inst normalizer_inst/FE_PHC15953_n2080 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15954_n9615 (CKBD1)

    Added inst normalizer_inst/FE_PHC15955_n12163 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15956_FE_RN_187 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15957_n9373 (BUFFD0)

    Added inst normalizer_inst/FE_PHC15958_n9997 (CKBD1)

    Added inst normalizer_inst/FE_PHC15959_n2086 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15960_n12144 (CKBD1)

    Added inst normalizer_inst/FE_PHC15961_n11858 (CKBD1)

    Added inst normalizer_inst/FE_PHC15962_n12041 (CKBD1)

    Added inst normalizer_inst/FE_PHC15963_n78 (CKBD1)

    Added inst normalizer_inst/FE_PHC15964_n12156 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15965_n12157 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15966_n12505 (CKBD1)

    Added inst normalizer_inst/FE_PHC15967_n12187 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15968_n12188 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15969_n11745 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15970_n12019 (CKBD4)

    Added inst normalizer_inst/FE_PHC15971_FE_RN_1020_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15972_n466 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15973_n11423 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15974_FE_OCPN2575_n9596 (CKBD0)

    Added inst normalizer_inst/FE_PHC15975_n11888 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15976_n12607 (CKBD1)

    Added inst normalizer_inst/FE_PHC15977_n11768 (CKBD1)

    Added inst normalizer_inst/FE_PHC15978_n11330 (CKBD0)

    Added inst normalizer_inst/FE_PHC15979_n12074 (CKBD1)

    Added inst normalizer_inst/FE_PHC15980_n11889 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15981_n782 (CKBD0)

    Added inst normalizer_inst/FE_PHC15982_n11038 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15983_n11040 (CKBD0)

    Added inst normalizer_inst/FE_PHC15984_n11047 (CKBD0)

    Added inst normalizer_inst/FE_PHC15985_n11338 (CKBD1)

    Added inst normalizer_inst/FE_PHC15986_n10927 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15987_n12654 (CKBD1)

    Added inst normalizer_inst/FE_PHC15988_n10942 (CKBD0)

    Added inst normalizer_inst/FE_PHC15989_n11307 (CKBD1)

    Added inst normalizer_inst/FE_PHC15990_n11033 (CKBD0)

    Added inst normalizer_inst/FE_PHC15991_n12661 (CKBD1)

    Added inst normalizer_inst/FE_PHC15992_FE_RN_612_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC15993_FE_RN_1178_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15994_n11489 (BUFFD1)

    Added inst normalizer_inst/FE_PHC15995_n10902 (CKBD0)

    Added inst normalizer_inst/FE_PHC15996_n10941 (CKBD1)

    Added inst normalizer_inst/FE_PHC15997_n1168 (CKBD1)

    Added inst normalizer_inst/FE_PHC15998_n11343 (CKBD0)

    Added inst normalizer_inst/FE_PHC15999_n12665 (CKBD1)

    Added inst normalizer_inst/FE_PHC16000_n11364 (CKBD0)

    Added inst normalizer_inst/FE_PHC16001_n10924 (CKBD0)

    Added inst normalizer_inst/FE_PHC16002_FE_RN_242 (CKBD0)

    Added inst normalizer_inst/FE_PHC16003_n12638 (CKBD0)

    Added inst normalizer_inst/FE_PHC16004_n11947 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16005_n11032 (CKBD1)

    Added inst normalizer_inst/FE_PHC16006_n11292 (CKBD0)

    Added inst normalizer_inst/FE_PHC16007_n12509 (CKBD1)

    Added inst normalizer_inst/FE_PHC16008_n1056 (CKBD1)

    Added inst normalizer_inst/FE_PHC16009_n12357 (CKBD2)

    Added inst normalizer_inst/FE_PHC16010_n11997 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16011_n354 (CKBD1)

    Added inst normalizer_inst/FE_PHC16012_n11325 (BUFFD3)

    Added inst normalizer_inst/FE_PHC16013_n11767 (CKBD4)

    Added inst normalizer_inst/FE_PHC16014_n11303 (CKBD4)

    Added inst normalizer_inst/FE_PHC16015_FE_RN_555_0 (CKBD2)

    Added inst normalizer_inst/FE_PHC16016_n12028 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16017_n11263 (BUFFD2)

    Added inst normalizer_inst/FE_PHC16018_n1498 (CKBD4)

    Added inst normalizer_inst/FE_PHC16019_FE_RN_426 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16020_FE_RN_279 (CKBD6)

    Added inst normalizer_inst/FE_PHC16021_n11331 (CKBD8)

    Added inst normalizer_inst/FE_PHC16022_n11268 (BUFFD2)

    Added inst normalizer_inst/FE_PHC16023_n1829 (CKBD4)

    Added inst normalizer_inst/FE_PHC16024_n12621 (CKBD4)

    Added inst normalizer_inst/FE_PHC16025_FE_RN_276 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16026_n9273 (CKBD4)

    Added inst normalizer_inst/FE_PHC16027_FE_OCPN2558_n13158 (CKBD1)

    Added inst normalizer_inst/FE_PHC16028_N522 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16029_n12161 (CKBD0)

    Added inst normalizer_inst/FE_PHC16030_n12192 (CKBD0)

    Added inst normalizer_inst/FE_PHC16031_FE_RN_1372_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16032_FE_OCPN4133_N522 (CKBD0)

    Added inst normalizer_inst/FE_PHC16033_n12076 (CKBD1)

    Added inst normalizer_inst/FE_PHC16034_n12148 (CKBD1)

    Added inst normalizer_inst/FE_PHC16035_n12141 (CKBD1)

    Added inst normalizer_inst/FE_PHC16036_FE_DBTN26_n11364 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16037_n12168 (CKBD1)

    Added inst normalizer_inst/FE_PHC16038_n12068 (CKBD1)

    Added inst normalizer_inst/FE_PHC16039_n12088 (CKBD1)

    Added inst normalizer_inst/FE_PHC16040_n12058 (CKBD1)

    Added inst normalizer_inst/FE_PHC16041_n10206 (CKBD1)

    Added inst normalizer_inst/FE_PHC16042_n899 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16043_n2091 (CKBD1)

    Added inst normalizer_inst/FE_PHC16044_FE_OCPN3385_n13134 (CKBD1)

    Added inst normalizer_inst/FE_PHC16045_FE_RN_257_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC16046_n11388 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16047_n9847 (CKBD1)

    Added inst normalizer_inst/FE_PHC16048_n12593 (CKBD1)

    Added inst normalizer_inst/FE_PHC16049_n10204 (CKBD1)

    Added inst normalizer_inst/FE_PHC16050_n10207 (CKBD4)

    Added inst normalizer_inst/FE_PHC16051_n11420 (CKBD0)

    Added inst normalizer_inst/FE_PHC16052_n1630 (CKBD1)

    Added inst normalizer_inst/FE_PHC16053_n11148 (CKBD1)

    Added inst normalizer_inst/FE_PHC16054_n11382 (CKBD0)

    Added inst normalizer_inst/FE_PHC16055_FE_RN_1215_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC16056_FE_RN_577_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC16057_n11122 (CKBD1)

    Added inst normalizer_inst/FE_PHC16058_n11273 (CKBD0)

    Added inst normalizer_inst/FE_PHC16059_n9301 (CKBD0)

    Added inst normalizer_inst/FE_PHC16060_n9439 (CKBD0)

    Added inst normalizer_inst/FE_PHC16061_n12599 (CKBD1)

    Added inst normalizer_inst/FE_PHC16062_n11127 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16063_n9728 (CKBD1)

    Added inst normalizer_inst/FE_PHC16064_n9852 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16065_n11253 (CKBD0)

    Added inst normalizer_inst/FE_PHC16066_n11287 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16067_n11119 (CKBD1)

    Added inst normalizer_inst/FE_PHC16068_n11883 (CKBD2)

    Added inst normalizer_inst/FE_PHC16069_n19 (CKBD1)

    Added inst normalizer_inst/FE_PHC16070_FE_OCPN3415_n11307 (CKBD1)

    Added inst normalizer_inst/FE_PHC16071_n11392 (CKBD0)

    Added inst normalizer_inst/FE_PHC16072_n11150 (CKBD1)

    Added inst normalizer_inst/FE_PHC16073_n11165 (CKBD1)

    Added inst normalizer_inst/FE_PHC16074_n11339 (CKBD0)

    Added inst normalizer_inst/FE_PHC16075_n11356 (CKBD1)

    Added inst normalizer_inst/FE_PHC16076_n995 (CKBD1)

    Added inst normalizer_inst/FE_PHC16077_n12016 (CKBD0)

    Added inst normalizer_inst/FE_PHC16078_n11278 (CKBD1)

    Added inst normalizer_inst/FE_PHC16079_n12608 (CKBD1)

    Added inst normalizer_inst/FE_PHC16080_n11136 (CKBD1)

    Added inst normalizer_inst/FE_PHC16081_n987 (CKBD1)

    Added inst normalizer_inst/FE_PHC16082_n11371 (CKBD1)

    Added inst normalizer_inst/FE_PHC16083_n11105 (CKBD1)

    Added inst normalizer_inst/FE_PHC16084_n11103 (CKBD1)

    Added inst normalizer_inst/FE_PHC16085_n11141 (CKBD1)

    Added inst normalizer_inst/FE_PHC16086_n12485 (CKBD1)

    Added inst normalizer_inst/FE_PHC16087_n11099 (CKBD1)

    Added inst normalizer_inst/FE_PHC16088_FE_RN_259 (CKBD1)

    Added inst normalizer_inst/FE_PHC16089_n12507 (CKBD1)

    Added inst normalizer_inst/FE_PHC16090_n12611 (CKBD4)

    Added inst normalizer_inst/FE_PHC16091_n13133 (CKBD4)

    Added inst normalizer_inst/FE_PHC16092_n11374 (BUFFD6)

    Added inst normalizer_inst/FE_PHC16093_FE_RN_1085_0 (CKBD4)

    Added inst normalizer_inst/FE_PHC16094_n12622 (CKBD2)

    Added inst normalizer_inst/FE_PHC16095_n13177 (CKBD1)

    Added inst normalizer_inst/FE_PHC16096_n13177 (CKBD0)

    Added inst normalizer_inst/FE_PHC16097_N511 (CKBD0)

    Added inst normalizer_inst/FE_PHC16098_n12094 (CKBD1)

    Added inst normalizer_inst/FE_PHC16099_n11392 (CKBD1)

    Added inst normalizer_inst/FE_PHC16100_n11382 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16101_n11413 (CKBD1)

    Added inst normalizer_inst/FE_PHC16102_n56 (CKBD1)

    Added inst normalizer_inst/FE_PHC16103_n11393 (CKBD1)

    Added inst normalizer_inst/FE_PHC16104_FE_RN_214_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC16105_n1046 (CKBD1)

    Added inst normalizer_inst/FE_PHC16106_n1906 (CKBD1)

    Added inst normalizer_inst/FE_PHC16107_n11298 (CKBD1)

    Added inst normalizer_inst/FE_PHC16108_n10320 (CKBD1)

    Added inst normalizer_inst/FE_PHC16109_n12623 (CKBD1)

    Added inst normalizer_inst/FE_PHC16110_FE_OCPN13593_n12377 (CKBD0)

    Added inst normalizer_inst/FE_PHC16111_n12410 (CKBD0)

    Added inst normalizer_inst/FE_PHC16112_n11374 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16113_n9853 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16114_n12574 (CKBD1)

    Added inst normalizer_inst/FE_PHC16115_n12293 (CKBD0)

    Added inst normalizer_inst/FE_PHC16116_n12249 (CKBD1)

    Added inst normalizer_inst/FE_PHC16117_n12625 (CKBD0)

    Added inst normalizer_inst/FE_PHC16118_n11176 (CKBD1)

    Added inst normalizer_inst/FE_PHC16119_FE_RN_508_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC16120_n12247 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16121_FE_RN_259_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC16122_n10208 (CKBD1)

    Added inst normalizer_inst/FE_PHC16123_n9540 (CKBD2)

    Added inst normalizer_inst/FE_PHC16124_n10321 (CKBD1)

    Added inst normalizer_inst/FE_PHC16125_n12501 (CKBD1)

    Added inst normalizer_inst/FE_PHC16126_n906 (CKBD1)

    Added inst normalizer_inst/FE_PHC16127_n1755 (CKBD1)

    Added inst normalizer_inst/FE_PHC16128_FE_OCPN13528_n12439 (CKBD4)

    Added inst normalizer_inst/FE_PHC16129_FE_DBTN1_n9402 (CKBD4)

    Added inst normalizer_inst/FE_PHC16130_FE_OCPN4407_n4130 (CKBD2)

    Added inst normalizer_inst/FE_PHC16131_n11280 (CKBD2)

    Added inst normalizer_inst/FE_PHC16132_n9617 (CKBD1)

    Added inst normalizer_inst/FE_PHC16133_FE_OCPN13527_n12455 (CKBD4)

    Added inst normalizer_inst/FE_PHC16134_n12296 (BUFFD8)

    Added inst normalizer_inst/FE_PHC16135_n12456 (CKBD1)

    Added inst normalizer_inst/FE_PHC16136_n1770 (CKBD1)

    Added inst normalizer_inst/FE_PHC16137_n392 (CKBD1)

    Added inst normalizer_inst/FE_PHC16138_n1767 (CKBD1)

    Added inst normalizer_inst/FE_PHC16139_n11414 (CKBD1)

    Added inst normalizer_inst/FE_PHC16140_FE_RN_446 (CKBD2)

    Added inst normalizer_inst/FE_PHC16141_n12998 (CKBD0)

    Added inst normalizer_inst/FE_PHC16142_FE_RN_437 (CKBD0)

    Added inst normalizer_inst/FE_PHC16143_n1574 (CKBD0)

    Added inst normalizer_inst/FE_PHC16144_n12947 (CKBD0)

    Added inst normalizer_inst/FE_PHC16145_n12967 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16146_n12959 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16147_n11681 (CKBD0)

    Added inst normalizer_inst/FE_PHC16148_n12986 (CKBD0)

    Added inst normalizer_inst/FE_PHC16149_n11275 (CKBD1)

    Added inst normalizer_inst/FE_PHC16150_n12722 (CKBD0)

    Added inst normalizer_inst/FE_PHC16151_n12966 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16152_n13003 (CKBD0)

    Added inst normalizer_inst/FE_PHC16153_n12127 (CKBD1)

    Added inst normalizer_inst/FE_PHC16154_n12276 (CKBD1)

    Added inst normalizer_inst/FE_PHC16155_FE_RN_440 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16156_n12887 (CKBD1)

    Added inst normalizer_inst/FE_PHC16157_n12152 (CKBD1)

    Added inst normalizer_inst/FE_PHC16158_n9478 (CKBD2)

    Added inst normalizer_inst/FE_PHC16159_FE_OFN13419_n9402 (BUFFD3)

    Added inst normalizer_inst/FE_PHC16160_n9361 (CKBD1)

    Added inst normalizer_inst/FE_PHC16161_n12691 (CKBD1)

    Added inst normalizer_inst/FE_PHC16162_n9240 (BUFFD3)

    Added inst normalizer_inst/FE_PHC16163_n11277 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16164_n12336 (CKBD4)

    Added inst normalizer_inst/FE_PHC16165_FE_RN_161 (CKBD2)

    Added inst normalizer_inst/FE_PHC16166_n11508 (BUFFD6)

    Added inst normalizer_inst/FE_PHC16167_n11711 (CKBD12)

    Added inst normalizer_inst/FE_PHC16168_n12307 (BUFFD8)

    Added inst normalizer_inst/FE_PHC16169_n11670 (CKBD4)

    Added inst normalizer_inst/FE_PHC16170_n11513 (CKBD1)

    Added inst normalizer_inst/FE_PHC16171_n11520 (CKBD1)

    Added inst normalizer_inst/FE_PHC16172_n11651 (CKBD1)

    Added inst normalizer_inst/FE_PHC16173_n12811 (CKBD1)

    Added inst normalizer_inst/FE_PHC16174_FE_OCPN2954_n11515 (CKBD1)

    Added inst normalizer_inst/FE_PHC16175_n12798 (CKBD1)

    Added inst normalizer_inst/FE_PHC16176_n12993 (CKBD1)

    Added inst normalizer_inst/FE_PHC16177_n12979 (CKBD1)

    Added inst normalizer_inst/FE_PHC16178_n11643 (CKBD1)

    Added inst normalizer_inst/FE_PHC16179_n12931 (CKBD1)

    Added inst normalizer_inst/FE_PHC16180_n11616 (CKBD1)

    Added inst normalizer_inst/FE_PHC16181_n1283 (CKBD1)

    Added inst normalizer_inst/FE_PHC16182_n11627 (CKBD1)

    Added inst normalizer_inst/FE_PHC16183_n12727 (CKBD0)

    Added inst normalizer_inst/FE_PHC16184_FE_RN_5_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC16185_n11509 (CKBD0)

    Added inst normalizer_inst/FE_PHC16186_n11528 (CKBD1)

    Added inst normalizer_inst/FE_PHC16187_n9496 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16188_n11649 (CKBD1)

    Added inst normalizer_inst/FE_PHC16189_FE_OCPN4236_n1574 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16190_n9507 (CKBD1)

    Added inst normalizer_inst/FE_PHC16191_n12757 (CKBD0)

    Added inst normalizer_inst/FE_PHC16192_n63 (CKBD1)

    Added inst normalizer_inst/FE_PHC16193_n11624 (CKBD1)

    Added inst normalizer_inst/FE_PHC16194_n9503 (CKBD1)

    Added inst normalizer_inst/FE_PHC16195_n11447 (CKBD1)

    Added inst normalizer_inst/FE_PHC16196_n11582 (CKBD0)

    Added inst normalizer_inst/FE_PHC16197_FE_RN_440 (CKBD0)

    Added inst normalizer_inst/FE_PHC16198_n2238 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16199_n11533 (CKBD1)

    Added inst normalizer_inst/FE_PHC16200_n12732 (CKBD0)

    Added inst normalizer_inst/FE_PHC16201_n1764 (CKBD1)

    Added inst normalizer_inst/FE_PHC16202_n12846 (CKBD1)

    Added inst normalizer_inst/FE_PHC16203_n11441 (CKBD1)

    Added inst normalizer_inst/FE_PHC16204_n12872 (CKBD1)

    Added inst normalizer_inst/FE_PHC16205_n12800 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16206_n12873 (CKBD1)

    Added inst normalizer_inst/FE_PHC16207_n12819 (CKBD4)

    Added inst normalizer_inst/FE_PHC16208_n11475 (BUFFD2)

    Added inst normalizer_inst/FE_PHC16209_n668 (CKBD2)

    Added inst normalizer_inst/FE_PHC16210_FE_RN_1163_0 (CKBD4)

    Added inst normalizer_inst/FE_PHC16211_n9476 (BUFFD3)

    Added inst normalizer_inst/FE_PHC16212_FE_OCPN3217_FE_RN_200 (CKBD1)

    Added inst normalizer_inst/FE_PHC16213_n11657 (CKBD1)

    Added inst normalizer_inst/FE_PHC16214_n9502 (CKBD1)

    Added inst normalizer_inst/FE_PHC16215_n11635 (CKBD1)

    Added inst normalizer_inst/FE_PHC16216_n12792 (CKBD1)

    Added inst normalizer_inst/FE_PHC16217_n12891 (CKBD1)

    Added inst normalizer_inst/FE_PHC16218_n725 (CKBD1)

    Added inst normalizer_inst/FE_PHC16219_n11648 (CKBD1)

    Added inst normalizer_inst/FE_PHC16220_n11650 (CKBD1)

    Added inst normalizer_inst/FE_PHC16221_n11579 (CKBD1)

    Added inst normalizer_inst/FE_PHC16222_FE_RN_756_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC16223_n11521 (CKBD2)

    Added inst normalizer_inst/FE_PHC16224_n2092 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16225_n11715 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16226_n12781 (CKBD1)

    Added inst normalizer_inst/FE_PHC16227_n11461 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16228_n12973 (CKBD1)

    Added inst normalizer_inst/FE_PHC16229_n11506 (CKBD1)

    Added inst normalizer_inst/FE_PHC16230_n11446 (CKBD0)

    Added inst normalizer_inst/FE_PHC16231_n12835 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16232_n58 (CKBD1)

    Added inst normalizer_inst/FE_PHC16233_FE_OCPN13689_n13184 (BUFFD3)

    Added inst normalizer_inst/FE_PHC16234_n11474 (CKBD6)

    Added inst normalizer_inst/FE_PHC16235_FE_RN_30_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC16236_n11660 (CKBD1)

    Added inst normalizer_inst/FE_PHC16237_FE_DBTN0_n11474 (CKBD1)

    Added inst normalizer_inst/FE_PHC16238_FE_OFN142_n13183 (CKBD4)
===========================================================================================
  Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -1.0062
      TNS :     -52.1670
      #VP :           99
      TNS+:       2.2427/901 improved (0.0025 per commit, 4.122%)
  Density :      93.068%
------------------------------------------------------------------------------------------
 901 buffer added (phase total 2418, total 2418)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:29.7 real=0:00:09.0
 accumulated cpu=0:02:01 real=0:00:44.0 totSessionCpu=2:50:20 mem=4994.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 62.18 %
    there are 1626 full evals passed out of 2615 
===========================================================================================

Starting Phase 1 Step 2 Iter 4 ...

    Added inst normalizer_inst/FE_PHC16239_FE_OCPN4386_n4049 (CKBD4)

    Added inst normalizer_inst/FE_PHC16240_FE_OCPN13730_sum_12 (CKBD1)

    Added inst normalizer_inst/FE_PHC16241_FE_OFN82_div_sel_3 (CKBD0)

    Added inst normalizer_inst/FE_PHC16242_div_in_2_19 (CKBD1)

    Added inst normalizer_inst/FE_PHC16243_div_15_u_div_SumTmp_6__3__0 (CKBD0)

    Added inst normalizer_inst/FE_PHC16244_div_in_2_11 (CKBD0)

    Added inst normalizer_inst/FE_PHC16245_div_in_2_12 (CKBD0)

    Added inst normalizer_inst/FE_PHC16246_FE_OFN13509_n (BUFFD3)

    Added inst normalizer_inst/FE_PHC16247_FE_OFN261_sum_9 (CKBD2)

    Added inst normalizer_inst/FE_PHC16248_div_sel_3 (CKBD0)

    Added inst normalizer_inst/FE_PHC16249_FE_OCPN13767_sum_7 (CKBD4)

    Added inst normalizer_inst/FE_PHC16250_div_out_1_17 (CKBD0)

    Added inst normalizer_inst/FE_PHC16251_FE_OFN570_sum_12 (CKBD4)

    Added inst normalizer_inst/FE_PHC16252_div_out_1_18 (CKBD0)

    Added inst normalizer_inst/FE_PHC16253_div_in_1_5 (CKBD0)

    Added inst normalizer_inst/FE_PHC16254_div_in_2_15 (CKBD1)

    Added inst normalizer_inst/FE_PHC16255_FE_OFN13189_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC16256_FE_OFN13401_sum_2 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16257_FE_OCPN4165_FE_OFN13129_sum_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC16258_div_in_2_2 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16259_FE_OCPN2653_n2859 (CKBD1)

    Added inst normalizer_inst/FE_PHC16260_div_in_1_2 (CKBD2)

    Added inst normalizer_inst/FE_PHC16261_FE_RN_828_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC16262_div_in_2_13 (CKBD1)

    Added inst normalizer_inst/FE_PHC16263_FE_OCPN2970_FE_OFN13200_n (CKBD0)

    Added inst normalizer_inst/FE_PHC16264_div_in_2_14 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16265_div_12_u_div_SumTmp_6__3__0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16266_div_in_2_1 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16267_FE_OCPN3632_FE_OFN228_sum_10 (CKBD1)

    Added inst normalizer_inst/FE_PHC16268_FE_OCPN13771_sum_7 (CKBD1)

    Added inst normalizer_inst/FE_PHC16269_FE_OCPN2563_sum_13 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16270_div_in_2_16 (CKBD0)

    Added inst normalizer_inst/FE_PHC16271_div_in_1_7 (CKBD2)

    Added inst normalizer_inst/FE_PHC16272_FE_OCPN13766_sum_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC16273_FE_OCPN13580_sum_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC16274_div_in_1_14 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16275_div_in_2_8 (CKBD1)

    Added inst normalizer_inst/FE_PHC16276_n2950 (CKBD0)

    Added inst normalizer_inst/FE_PHC16277_FE_OCPN2539_sum_10 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16278_div_in_1_9 (CKBD0)

    Added inst normalizer_inst/FE_PHC16279_div_in_2_18 (BUFFD2)

    Added inst normalizer_inst/FE_PHC16280_FE_OCPN4398_FE_OFN13299_sum_3 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16281_div_in_1_4 (CKBD2)

    Added inst normalizer_inst/FE_PHC16282_FE_OCPN3243_sum_2 (CKBD1)

    Added inst normalizer_inst/FE_PHC16283_FE_RN_34 (CKBD4)

    Added inst normalizer_inst/FE_PHC16284_FE_OFN199_sum_11 (CKBD1)

    Added inst normalizer_inst/FE_PHC16285_FE_OFN13480_n (CKBD4)

    Added inst normalizer_inst/FE_PHC16286_div_in_2_3 (CKBD2)

    Added inst normalizer_inst/FE_PHC16287_FE_OCPN3656_n3981 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16288_div_in_1_19 (CKBD4)

    Added inst normalizer_inst/FE_PHC16289_FE_RN_1313_0 (CKBD2)

    Added inst normalizer_inst/FE_PHC16290_FE_OCPN2638_n7294 (CKBD4)

    Added inst normalizer_inst/FE_PHC16291_div_in_2_6 (CKBD2)

    Added inst normalizer_inst/FE_PHC16292_FE_OCPN13681_sum_3 (CKBD1)

    Added inst normalizer_inst/FE_PHC16293_n5846 (BUFFD8)

    Added inst normalizer_inst/FE_PHC16294_div_in_1_8 (CKBD4)

    Added inst normalizer_inst/FE_PHC16295_n4254 (CKBD4)

    Added inst normalizer_inst/FE_PHC16296_FE_OFN13388_sum_13 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16297_div_in_2_7 (CKBD4)

    Added inst normalizer_inst/FE_PHC16298_FE_OCPN13694_sum_9 (CKBD1)

    Added inst normalizer_inst/FE_PHC16299_div_in_2_5 (CKBD2)

    Added inst normalizer_inst/FE_PHC16300_FE_OCPN13715_sum_2 (CKBD1)

    Added inst normalizer_inst/FE_PHC16301_n7723 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16302_FE_RN_97 (CKBD1)

    Added inst normalizer_inst/FE_PHC16303_FE_OFN238_sum_8 (CKBD1)

    Added inst normalizer_inst/FE_PHC16304_FE_OFN585_sum_6 (CKBD1)

    Added inst normalizer_inst/FE_PHC16305_FE_OCPN4323_sum_3 (CKBD1)

    Added inst normalizer_inst/FE_PHC16306_FE_OCPN13586_sum_4 (CKBD1)

    Added inst normalizer_inst/FE_PHC16307_div_in_1_6 (CKBD4)

    Added inst normalizer_inst/FE_PHC16308_FE_OFN13344_n (CKBD0)

    Added inst normalizer_inst/FE_PHC16309_FE_OCPN4127_FE_OFN13141_sum_5 (CKBD0)

    Added inst normalizer_inst/FE_PHC16310_FE_OCPN13532_sum_9 (CKBD4)

    Added inst normalizer_inst/FE_PHC16311_div_in_1_1 (CKBD0)

    Added inst normalizer_inst/FE_PHC16312_FE_OFN276_sum_1 (CKBD4)

    Added inst normalizer_inst/FE_PHC16313_div_in_1_3 (CKBD4)

    Added inst normalizer_inst/FE_PHC16314_FE_OCPN13584_sum_2 (CKBD1)

    Added inst normalizer_inst/FE_PHC16315_FE_OFN13443_n (CKBD4)

    Added inst normalizer_inst/FE_PHC16316_FE_OFN13181_FE_DBTN46_sum_0 (CKBD4)

    Added inst normalizer_inst/FE_PHC16317_FE_OCPN4382_sum_11 (CKBD4)

    Added inst normalizer_inst/FE_PHC16318_FE_OCPN13544_sum_1 (CKBD1)

    Added inst normalizer_inst/FE_PHC16319_FE_OFN13144_n (CKBD1)

    Added inst normalizer_inst/FE_PHC16320_FE_OCPN13717_sum_2 (BUFFD16)

    Added inst normalizer_inst/FE_PHC16321_FE_OFN13454_sum_0 (CKBD4)

    Added inst normalizer_inst/FE_PHC16322_FE_OCPN13696_FE_DBTN43_sum_4 (BUFFD8)

    Added inst normalizer_inst/FE_PHC16323_n5750 (CKBD4)

    Added inst normalizer_inst/FE_PHC16324_div_in_2_3 (CKBD0)

    Added inst normalizer_inst/FE_PHC16325_FE_OFN219_sum_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC16326_n2812 (CKBD0)

    Added inst normalizer_inst/FE_PHC16327_FE_RN_413_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC16328_FE_OCPN13748_FE_OFN13476_sum_6 (CKBD2)

    Added inst normalizer_inst/FE_PHC16329_FE_OCPN13537_sum_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC16330_n4286 (CKBD0)

    Added inst normalizer_inst/FE_PHC16331_n4056 (CKBD0)

    Added inst normalizer_inst/FE_PHC16332_n2430 (CKBD0)

    Added inst normalizer_inst/FE_PHC16333_FE_OFN13451_sum_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC16334_FE_OCPN4078_div_in_1_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC16335_FE_OCPN13753_FE_OFN0_FE_DBTN44_sum_5 (CKBD2)

    Added inst normalizer_inst/FE_PHC16336_FE_OFN13811_n7421 (CKBD0)

    Added inst normalizer_inst/FE_PHC16337_div_in_2_16 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16338_FE_OFN13179_n (BUFFD3)

    Added inst normalizer_inst/FE_PHC16339_FE_OCPN13571_sum_2 (BUFFD3)

    Added inst normalizer_inst/FE_PHC16340_n2848 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16341_n6392 (CKBD1)

    Added inst normalizer_inst/FE_PHC16342_FE_OFN108_n4144 (BUFFD3)

    Added inst normalizer_inst/FE_PHC16343_n5843 (CKBD1)

    Added inst normalizer_inst/FE_PHC16344_FE_OFN13153_n (CKBD4)

    Added inst normalizer_inst/FE_PHC16345_FE_OFN13328_n (CKBD1)

    Added inst normalizer_inst/FE_PHC16346_n7376 (CKBD1)

    Added inst normalizer_inst/FE_PHC16347_FE_OFN277_sum_1 (CKBD1)

    Added inst normalizer_inst/FE_PHC16348_n772 (CKBD2)

    Added inst normalizer_inst/FE_PHC16349_FE_OFN13185_n9829 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16350_n2401 (CKBD1)

    Added inst normalizer_inst/FE_PHC16351_n2245 (CKBD0)

    Added inst normalizer_inst/FE_PHC16352_FE_OCPN4413_n7314 (CKBD0)

    Added inst normalizer_inst/FE_PHC16353_n7352 (CKBD0)

    Added inst normalizer_inst/FE_PHC16354_n7290 (CKBD1)

    Added inst normalizer_inst/FE_PHC16355_n7488 (CKBD0)

    Added inst normalizer_inst/FE_PHC16356_n2779 (CKBD0)

    Added inst normalizer_inst/FE_PHC16357_n4209 (CKBD0)

    Added inst normalizer_inst/FE_PHC16358_FE_OFN13814_FE_OFN397_n7404 (CKBD0)

    Added inst normalizer_inst/FE_PHC16359_n5734 (CKBD0)

    Added inst normalizer_inst/FE_PHC16360_n2888 (CKBD0)

    Added inst normalizer_inst/FE_PHC16361_n2538 (CKBD1)

    Added inst normalizer_inst/FE_PHC16362_FE_OCPN2673_n7723 (CKBD2)

    Added inst normalizer_inst/FE_PHC16363_FE_OCPN3926_n12944 (CKBD2)

    Added inst normalizer_inst/FE_PHC16364_n2679 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16365_n6407 (BUFFD2)

    Added inst normalizer_inst/FE_PHC16366_FE_OCPN3049_FE_OFN13344_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC16367_n5769 (CKBD4)

    Added inst normalizer_inst/FE_PHC16368_FE_OCPN13772_sum_3 (CKBD4)

    Added inst normalizer_inst/FE_PHC16369_n7484 (CKBD1)

    Added inst normalizer_inst/FE_PHC16370_n11178 (CKBD2)

    Added inst normalizer_inst/FE_PHC16371_FE_OCPN13777_sum_5 (CKBD2)

    Added inst normalizer_inst/FE_PHC16372_FE_OCPN2583_n2536 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16373_FE_OCPN13776_sum_5 (CKBD4)

    Added inst normalizer_inst/FE_PHC16374_FE_OCPN2658_n247 (CKBD2)

    Added inst normalizer_inst/FE_PHC16375_FE_OCPN3237_n2319 (CKBD1)

    Added inst normalizer_inst/FE_PHC16376_FE_OCPN3316_FE_OFN276_sum_1 (CKBD2)

    Added inst normalizer_inst/FE_PHC16377_FE_OFN110_n5603 (CKBD0)

    Added inst normalizer_inst/FE_PHC16378_FE_OCPN13773_sum_3 (CKBD1)

    Added inst normalizer_inst/FE_PHC16379_n7287 (CKBD1)

    Added inst normalizer_inst/FE_PHC16380_FE_DBTN4_n2736 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16381_n2289 (CKBD1)

    Added inst normalizer_inst/FE_PHC16382_n2680 (CKBD1)

    Added inst normalizer_inst/FE_PHC16383_n5733 (CKBD1)

    Added inst normalizer_inst/FE_PHC16384_FE_OCPN2707_n4144 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16385_FE_OFN13211_n121 (CKBD1)

    Added inst normalizer_inst/FE_PHC16386_FE_OCPN3015_n247 (BUFFD0)

    Added inst normalizer_inst/FE_PHC16387_n4202 (CKBD2)

    Added inst normalizer_inst/FE_PHC16388_n12941 (BUFFD8)

    Added inst normalizer_inst/FE_PHC16389_n4024 (CKBD1)

    Added inst normalizer_inst/FE_PHC16390_FE_OFN13424_n7668 (CKBD0)

    Added inst normalizer_inst/FE_PHC16391_FE_OFN13157_FE_DBTN3_sum_3 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16392_n2905 (CKBD0)

    Added inst normalizer_inst/FE_PHC16393_n2454 (CKBD0)

    Added inst normalizer_inst/FE_PHC16394_n7329 (CKBD1)

    Added inst normalizer_inst/FE_PHC16395_FE_DBTN9_n5814 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16396_FE_OFN13148_n (CKBD0)

    Added inst normalizer_inst/FE_PHC16397_FE_RN_54 (CKBD0)

    Added inst normalizer_inst/FE_PHC16398_n2899 (CKBD0)

    Added inst normalizer_inst/FE_PHC16399_n2926 (CKBD0)

    Added inst normalizer_inst/FE_PHC16400_FE_OCPN4420_n12743 (CKBD0)

    Added inst normalizer_inst/FE_PHC16401_n6396 (CKBD0)

    Added inst normalizer_inst/FE_PHC16402_n2839 (CKBD0)

    Added inst normalizer_inst/FE_PHC16403_n6502 (CKBD0)

    Added inst normalizer_inst/FE_PHC16404_n7355 (CKBD1)

    Added inst normalizer_inst/FE_PHC16405_FE_OFN13155_n (CKBD2)

    Added inst normalizer_inst/FE_PHC16406_FE_OFN85_n2401 (BUFFD3)

    Added inst normalizer_inst/FE_PHC16407_FE_OFN13228_n4202 (CKBD2)

    Added inst normalizer_inst/FE_PHC16408_n3371 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16409_n4061 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16410_n2273 (CKBD1)

    Added inst normalizer_inst/FE_PHC16411_n7360 (CKBD1)

    Added inst normalizer_inst/FE_PHC16412_n7386 (CKBD1)

    Added inst normalizer_inst/FE_PHC16413_FE_OCPN13772_sum_3 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16414_n4202 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16415_FE_OCPN13777_sum_5 (BUFFD12)

    Added inst normalizer_inst/FE_PHC16416_n7558 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16417_n7411 (CKBD0)

    Added inst normalizer_inst/FE_PHC16418_n2345 (CKBD1)

    Added inst normalizer_inst/FE_PHC16419_n6051 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16420_n7484 (CKBD0)

    Added inst normalizer_inst/FE_PHC16421_n7387 (CKBD0)

    Added inst normalizer_inst/FE_PHC16422_n5841 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16423_n3302 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16424_n2341 (CKBD1)

    Added inst normalizer_inst/FE_PHC16425_n7300 (CKBD1)

    Added inst normalizer_inst/FE_PHC16426_FE_OFN390_n5751 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16427_FE_OFN475_n7447 (CKBD1)

    Added inst normalizer_inst/FE_PHC16428_FE_OFN112_n7447 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16429_FE_DBTN50_n247 (CKBD0)

    Added inst normalizer_inst/FE_PHC16430_n7456 (CKBD1)

    Added inst normalizer_inst/FE_PHC16431_FE_OFN115_n11178 (CKBD0)

    Added inst normalizer_inst/FE_PHC16432_n7384 (CKBD1)

    Added inst normalizer_inst/FE_PHC16433_FE_OCPN4154_n5732 (CKBD0)

    Added inst normalizer_inst/FE_PHC16434_FE_DBTN49_n2398 (CKBD4)

    Added inst normalizer_inst/FE_PHC16435_n2381 (CKBD1)

    Added inst normalizer_inst/FE_PHC16436_n12861 (CKBD0)

    Added inst normalizer_inst/FE_PHC16437_n7288 (CKBD1)

    Added inst normalizer_inst/FE_PHC16438_n5735 (CKBD0)

    Added inst normalizer_inst/FE_PHC16439_n7367 (CKBD2)

    Added inst normalizer_inst/FE_PHC16440_n2564 (CKBD2)

    Added inst normalizer_inst/FE_PHC16441_FE_RN_35 (CKBD2)

    Added inst normalizer_inst/FE_PHC16442_n5854 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16443_FE_OFN121_n12941 (CKBD0)

    Added inst normalizer_inst/FE_PHC16444_n7285 (CKBD1)

    Added inst normalizer_inst/FE_PHC16445_n3983 (CKBD1)

    Added inst normalizer_inst/FE_PHC16446_n11476 (CKBD4)

    Added inst normalizer_inst/FE_PHC16447_n7544 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16448_FE_OCPN3533_n12890 (CKBD4)

    Added inst normalizer_inst/FE_PHC16449_n4321 (CKBD4)

    Added inst normalizer_inst/FE_PHC16450_n2491 (CKBD1)

    Added inst normalizer_inst/FE_PHC16451_n2581 (CKBD6)

    Added inst normalizer_inst/FE_PHC16452_FE_RN_181 (CKBD1)

    Added inst normalizer_inst/FE_PHC16453_n2380 (CKBD1)

    Added inst normalizer_inst/FE_PHC16454_n1091 (CKBD1)

    Added inst normalizer_inst/FE_PHC16455_FE_RN_127 (CKBD0)

    Added inst normalizer_inst/FE_PHC16456_n4266 (CKBD0)

    Added inst normalizer_inst/FE_PHC16457_n2310 (CKBD0)

    Added inst normalizer_inst/FE_PHC16458_FE_OCPN2578_n5731 (BUFFD8)

    Added inst normalizer_inst/FE_PHC16459_n123 (CKBD4)

    Added inst normalizer_inst/FE_PHC16460_n12844 (BUFFD8)

    Added inst normalizer_inst/FE_PHC16461_FE_OFN93_n12845 (BUFFD8)

    Added inst normalizer_inst/FE_PHC16462_n113 (BUFFD3)

    Added inst normalizer_inst/FE_PHC16463_FE_OFN13514_n5751 (BUFFD8)

    Added inst normalizer_inst/FE_PHC16464_FE_OCPN3920_n7544 (CKBD2)

    Added inst normalizer_inst/FE_PHC16465_FE_OFN389_n5751 (CKBD2)

    Added inst normalizer_inst/FE_PHC16466_n5713 (CKBD0)

    Added inst normalizer_inst/FE_PHC16467_n2755 (CKBD0)

    Added inst normalizer_inst/FE_PHC16468_FE_OCPN4233_n7387 (CKBD0)

    Added inst normalizer_inst/FE_PHC16469_n7513 (CKBD0)

    Added inst normalizer_inst/FE_PHC16470_n3369 (CKBD2)

    Added inst normalizer_inst/FE_PHC16471_FE_RN_1519_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC16472_FE_OFN13514_n5751 (CKBD2)

    Added inst normalizer_inst/FE_PHC16473_FE_OFN13822_n8175 (CKBD1)

    Added inst normalizer_inst/FE_PHC16474_FE_OFN93_n12845 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16475_n3988 (CKBD1)

    Added inst normalizer_inst/FE_PHC16476_n882 (CKBD1)

    Added inst normalizer_inst/FE_PHC16477_n7485 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16478_n7331 (CKBD1)

    Added inst normalizer_inst/FE_PHC16479_n7490 (CKBD0)

    Added inst normalizer_inst/FE_PHC16480_FE_RN_35 (CKBD0)

    Added inst normalizer_inst/FE_PHC16481_FE_RN_399 (CKBD0)

    Added inst normalizer_inst/FE_PHC16482_FE_OCPN4154_n5732 (CKBD0)

    Added inst normalizer_inst/FE_PHC16483_FE_OCPN3533_n12890 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16484_n7544 (CKBD1)

    Added inst normalizer_inst/FE_PHC16485_FE_OFN13518_n11476 (CKBD2)

    Added inst normalizer_inst/FE_PHC16486_n5893 (BUFFD2)

    Added inst normalizer_inst/FE_PHC16487_n5771 (CKBD4)

    Added inst normalizer_inst/FE_PHC16488_FE_DBTN48_n12890 (BUFFD4)

    Added inst normalizer_inst/FE_PHC16489_n7487 (CKBD0)

    Added inst normalizer_inst/FE_PHC16490_n7373 (CKBD0)

    Added inst normalizer_inst/FE_PHC16491_n7457 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16492_FE_OFN595_n4264 (CKBD4)

    Added inst normalizer_inst/FE_PHC16493_n2428 (CKBD4)

    Added inst normalizer_inst/FE_PHC16494_n2532 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16495_FE_OFN220_n5732 (CKBD2)

    Added inst normalizer_inst/FE_PHC16496_n2654 (CKBD1)

    Added inst normalizer_inst/FE_PHC16497_n2663 (CKBD1)

    Added inst normalizer_inst/FE_PHC16498_n6055 (CKBD0)

    Added inst normalizer_inst/FE_PHC16499_FE_RN_203 (CKBD1)

    Added inst normalizer_inst/FE_PHC16500_n2634 (CKBD1)

    Added inst normalizer_inst/FE_PHC16501_n5867 (CKBD0)

    Added inst normalizer_inst/FE_PHC16502_n7392 (CKBD2)

    Added inst normalizer_inst/FE_PHC16503_n7590 (CKBD4)

    Added inst normalizer_inst/FE_PHC16504_n2561 (BUFFD0)

    Added inst normalizer_inst/FE_PHC16505_FE_OFN555_n7487 (CKBD2)

    Added inst normalizer_inst/FE_PHC16506_n7498 (CKBD4)

    Added inst normalizer_inst/FE_PHC16507_FE_OCPN2559_n4265 (CKBD1)

    Added inst normalizer_inst/FE_PHC16508_FE_OCPN13623_n2664 (CKBD4)

    Added inst normalizer_inst/FE_PHC16509_n15 (CKBD0)

    Added inst normalizer_inst/FE_PHC16510_n5060 (CKBD0)

    Added inst normalizer_inst/FE_PHC16511_n5521 (CKBD0)

    Added inst normalizer_inst/FE_PHC16512_FE_OCPN2967_n2677 (CKBD0)

    Added inst normalizer_inst/FE_PHC16513_n5061 (CKBD0)

    Added inst normalizer_inst/FE_PHC16514_n2586 (CKBD0)

    Added inst normalizer_inst/FE_PHC16515_n5557 (CKBD0)

    Added inst normalizer_inst/FE_PHC16516_n5072 (CKBD0)

    Added inst normalizer_inst/FE_PHC16517_n5307 (CKBD0)

    Added inst normalizer_inst/FE_PHC16518_n5583 (CKBD0)

    Added inst normalizer_inst/FE_PHC16519_n5312 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16520_n5547 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16521_n5083 (CKBD1)

    Added inst normalizer_inst/FE_PHC16522_n5539 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16523_n1263 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16524_n5071 (CKBD1)

    Added inst normalizer_inst/FE_PHC16525_FE_OCPN4447_n5407 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16526_n5492 (CKBD1)

    Added inst normalizer_inst/FE_PHC16527_n5966 (CKBD1)

    Added inst normalizer_inst/FE_PHC16528_n5513 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16529_n5114 (CKBD1)

    Added inst normalizer_inst/FE_PHC16530_n11516 (BUFFD3)

    Added inst normalizer_inst/FE_PHC16531_FE_RN_344 (CKBD0)

    Added inst normalizer_inst/FE_PHC16532_n5122 (CKBD1)

    Added inst normalizer_inst/FE_PHC16533_FE_OCPN13610_n4970 (CKBD4)

    Added inst normalizer_inst/FE_PHC16534_FE_OCPN4060_n5577 (CKBD1)

    Added inst normalizer_inst/FE_PHC16535_n5529 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16536_n5462 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16537_n5315 (CKBD2)

    Added inst normalizer_inst/FE_PHC16538_n5415 (CKBD0)

    Added inst normalizer_inst/FE_PHC16539_n7520 (CKBD1)

    Added inst normalizer_inst/FE_PHC16540_n5368 (CKBD0)

    Added inst normalizer_inst/FE_PHC16541_n5236 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16542_n5523 (CKBD0)

    Added inst normalizer_inst/FE_PHC16543_n7590 (CKBD2)

    Added inst normalizer_inst/FE_PHC16544_n7498 (CKBD0)

    Added inst normalizer_inst/FE_PHC16545_FE_RN_5 (CKBD1)

    Added inst normalizer_inst/FE_PHC16546_n7506 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16547_n2735 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16548_n5493 (CKBD2)

    Added inst normalizer_inst/FE_PHC16549_n5042 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16550_n7493 (CKBD2)

    Added inst normalizer_inst/FE_PHC16551_n5449 (CKBD4)

    Added inst normalizer_inst/FE_PHC16552_n5503 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16553_n5920 (CKBD1)

    Added inst normalizer_inst/FE_PHC16554_n2611 (CKBD4)

    Added inst normalizer_inst/FE_PHC16555_n7454 (CKBD4)

    Added inst normalizer_inst/FE_PHC16556_n5463 (BUFFD16)

    Added inst normalizer_inst/FE_PHC16557_n5378 (CKBD0)

    Added inst normalizer_inst/FE_PHC16558_n5986 (CKBD0)

    Added inst normalizer_inst/FE_PHC16559_FE_OFN214_n7590 (CKBD0)

    Added inst normalizer_inst/FE_PHC16560_FE_OCPN13610_n4970 (CKBD0)

    Added inst normalizer_inst/FE_PHC16561_n5518 (CKBD1)

    Added inst normalizer_inst/FE_PHC16562_n7754 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16563_n5413 (CKBD1)

    Added inst normalizer_inst/FE_PHC16564_FE_RN_743_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC16565_n7575 (CKBD0)

    Added inst normalizer_inst/FE_PHC16566_FE_OCPN2531_n5827 (CKBD0)

    Added inst normalizer_inst/FE_PHC16567_n7584 (CKBD1)

    Added inst normalizer_inst/FE_PHC16568_n7761 (BUFFD3)

    Added inst normalizer_inst/FE_PHC16569_FE_OCPN3833_n5827 (CKBD1)

    Added inst normalizer_inst/FE_PHC16570_FE_OCPN3904_n7536 (CKBD2)

    Added inst normalizer_inst/FE_PHC16571_n7568 (CKBD1)

    Added inst normalizer_inst/FE_PHC16572_FE_OCPN2806_n2735 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16573_n5585 (CKBD0)

    Added inst normalizer_inst/FE_PHC16574_n5110 (CKBD1)

    Added inst normalizer_inst/FE_PHC16575_n1545 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16576_n5559 (CKBD2)

    Added inst normalizer_inst/FE_PHC16577_n5594 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16578_n2742 (CKBD1)

    Added inst normalizer_inst/FE_PHC16579_n7409 (CKBD1)

    Added inst normalizer_inst/FE_PHC16580_FE_OCPN4592_n13117 (CKBD0)

    Added inst normalizer_inst/FE_PHC16581_FE_RN_172 (CKBD1)

    Added inst normalizer_inst/FE_PHC16582_FE_RN_321 (CKBD4)

    Added inst normalizer_inst/FE_PHC16583_n5537 (CKBD1)

    Added inst normalizer_inst/FE_PHC16584_n5527 (CKBD1)

    Added inst normalizer_inst/FE_PHC16585_n7584 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16586_n5595 (CKBD1)

    Added inst normalizer_inst/FE_PHC16587_n5238 (CKBD0)

    Added inst normalizer_inst/FE_PHC16588_n5234 (CKBD1)

    Added inst normalizer_inst/FE_PHC16589_n5491 (CKBD0)

    Added inst normalizer_inst/FE_PHC16590_n7646 (CKBD0)

    Added inst normalizer_inst/FE_PHC16591_n5536 (CKBD0)

    Added inst normalizer_inst/FE_PHC16592_n5237 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16593_n5245 (CKBD1)

    Added inst normalizer_inst/FE_PHC16594_FE_RN_13 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16595_n5241 (CKBD0)

    Added inst normalizer_inst/FE_PHC16596_n5032 (CKBD0)

    Added inst normalizer_inst/FE_PHC16597_n3160 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16598_FE_RN_172 (CKBD0)

    Added inst normalizer_inst/FE_PHC16599_n1087 (CKBD1)

    Added inst normalizer_inst/FE_PHC16600_FE_RN_8 (CKBD0)

    Added inst normalizer_inst/FE_PHC16601_n597 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16602_n636 (CKBD1)

    Added inst normalizer_inst/FE_PHC16603_n3078 (CKBD1)

    Added inst normalizer_inst/FE_PHC16604_n6272 (CKBD2)

    Added inst normalizer_inst/FE_PHC16605_n5538 (CKBD2)

    Added inst normalizer_inst/FE_PHC16606_FE_RN_387 (CKBD0)

    Added inst normalizer_inst/FE_PHC16607_n7511 (CKBD4)

    Added inst normalizer_inst/FE_PHC16608_n5038 (CKBD2)

    Added inst normalizer_inst/FE_PHC16609_n3061 (CKBD1)

    Added inst normalizer_inst/FE_PHC16610_n3010 (CKBD0)

    Added inst normalizer_inst/FE_PHC16611_n6283 (CKBD1)

    Added inst normalizer_inst/FE_PHC16612_n5534 (CKBD0)

    Added inst normalizer_inst/FE_PHC16613_FE_RN_98 (CKBD0)

    Added inst normalizer_inst/FE_PHC16614_n5491 (CKBD0)

    Added inst normalizer_inst/FE_PHC16615_n5104 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16616_n2203 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16617_n5124 (CKBD1)

    Added inst normalizer_inst/FE_PHC16618_n5570 (CKBD1)

    Added inst normalizer_inst/FE_PHC16619_n9783 (CKBD1)

    Added inst normalizer_inst/FE_PHC16620_n5700 (CKBD1)

    Added inst normalizer_inst/FE_PHC16621_n2995 (CKBD1)

    Added inst normalizer_inst/FE_PHC16622_n5035 (CKBD1)

    Added inst normalizer_inst/FE_PHC16623_n5297 (CKBD1)

    Added inst normalizer_inst/FE_PHC16624_n5246 (CKBD0)

    Added inst normalizer_inst/FE_PHC16625_n3164 (CKBD1)

    Added inst normalizer_inst/FE_PHC16626_n6205 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16627_n3212 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16628_n3087 (CKBD4)

    Added inst normalizer_inst/FE_PHC16629_n3241 (CKBD1)

    Added inst normalizer_inst/FE_PHC16630_n5030 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16631_n7649 (CKBD4)

    Added inst normalizer_inst/FE_PHC16632_n3009 (CKBD1)

    Added inst normalizer_inst/FE_PHC16633_n6153 (CKBD1)

    Added inst normalizer_inst/FE_PHC16634_n5089 (CKBD1)

    Added inst normalizer_inst/FE_PHC16635_n9637 (CKBD1)

    Added inst normalizer_inst/FE_PHC16636_FE_RN_277 (CKBD2)

    Added inst normalizer_inst/FE_PHC16637_n9854 (BUFFD16)

    Added inst normalizer_inst/FE_PHC16638_n7774 (CKBD12)

    Added inst normalizer_inst/FE_PHC16639_n10013 (CKBD0)

    Added inst normalizer_inst/FE_PHC16640_n9865 (CKBD0)

    Added inst normalizer_inst/FE_PHC16641_n9871 (CKBD0)

    Added inst normalizer_inst/FE_PHC16642_n10017 (CKBD0)

    Added inst normalizer_inst/FE_PHC16643_n1363 (CKBD0)

    Added inst normalizer_inst/FE_PHC16644_n10128 (CKBD0)

    Added inst normalizer_inst/FE_PHC16645_n6784 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16646_n10288 (CKBD1)

    Added inst normalizer_inst/FE_PHC16647_n5650 (CKBD1)

    Added inst normalizer_inst/FE_PHC16648_n5682 (CKBD1)

    Added inst normalizer_inst/FE_PHC16649_n5701 (CKBD1)

    Added inst normalizer_inst/FE_PHC16650_n5684 (CKBD1)

    Added inst normalizer_inst/FE_PHC16651_n5615 (CKBD1)

    Added inst normalizer_inst/FE_PHC16652_n5617 (CKBD1)

    Added inst normalizer_inst/FE_PHC16653_n5703 (CKBD1)

    Added inst normalizer_inst/FE_PHC16654_n10011 (CKBD1)

    Added inst normalizer_inst/FE_PHC16655_n10301 (CKBD1)

    Added inst normalizer_inst/FE_PHC16656_n3013 (CKBD1)

    Added inst normalizer_inst/FE_PHC16657_FE_RN_243 (CKBD1)

    Added inst normalizer_inst/FE_PHC16658_n10126 (CKBD1)

    Added inst normalizer_inst/FE_PHC16659_n6793 (CKBD0)

    Added inst normalizer_inst/FE_PHC16660_n7873 (CKBD1)

    Added inst normalizer_inst/FE_PHC16661_n10023 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16662_n10092 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16663_n7861 (CKBD1)

    Added inst normalizer_inst/FE_PHC16664_n10271 (CKBD1)

    Added inst normalizer_inst/FE_PHC16665_n6775 (CKBD0)

    Added inst normalizer_inst/FE_PHC16666_n8107 (CKBD1)

    Added inst normalizer_inst/FE_PHC16667_n10019 (CKBD1)

    Added inst normalizer_inst/FE_PHC16668_n9785 (CKBD1)

    Added inst normalizer_inst/FE_PHC16669_n10302 (CKBD4)

    Added inst normalizer_inst/FE_PHC16670_n2134 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16671_n10268 (CKBD1)

    Added inst normalizer_inst/FE_PHC16672_n8045 (CKBD1)

    Added inst normalizer_inst/FE_PHC16673_n10031 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16674_n10211 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16675_FE_OCPN13643_n5656 (BUFFD2)

    Added inst normalizer_inst/FE_PHC16676_n10044 (CKBD1)

    Added inst normalizer_inst/FE_PHC16677_n10223 (CKBD4)

    Added inst normalizer_inst/FE_PHC16678_n8043 (CKBD0)

    Added inst normalizer_inst/FE_PHC16679_n5533 (CKBD0)

    Added inst normalizer_inst/FE_PHC16680_n7735 (CKBD1)

    Added inst normalizer_inst/FE_PHC16681_n7676 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16682_n6994 (CKBD0)

    Added inst normalizer_inst/FE_PHC16683_n9977 (CKBD2)

    Added inst normalizer_inst/FE_PHC16684_n8127 (CKBD2)

    Added inst normalizer_inst/FE_PHC16685_n6798 (CKBD4)

    Added inst normalizer_inst/FE_PHC16686_n8087 (CKBD8)

    Added inst normalizer_inst/FE_PHC16687_n8118 (CKBD4)

    Added inst normalizer_inst/FE_PHC16688_n5699 (CKBD6)

    Added inst normalizer_inst/FE_PHC16689_n6621 (BUFFD8)

    Added inst normalizer_inst/FE_PHC16690_n6756 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16691_n3444 (CKBD4)

    Added inst normalizer_inst/FE_PHC16692_n13125 (CKBD1)

    Added inst normalizer_inst/FE_PHC16693_n10046 (CKBD0)

    Added inst normalizer_inst/FE_PHC16694_n9862 (CKBD0)

    Added inst normalizer_inst/FE_PHC16695_n1103 (CKBD0)

    Added inst normalizer_inst/FE_PHC16696_n9973 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16697_n1455 (CKBD0)

    Added inst normalizer_inst/FE_PHC16698_n9978 (CKBD0)

    Added inst normalizer_inst/FE_PHC16699_n9994 (CKBD0)

    Added inst normalizer_inst/FE_PHC16700_n9746 (CKBD0)

    Added inst normalizer_inst/FE_PHC16701_n9787 (CKBD0)

    Added inst normalizer_inst/FE_PHC16702_n6622 (CKBD0)

    Added inst normalizer_inst/FE_PHC16703_n6606 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16704_n1454 (CKBD0)

    Added inst normalizer_inst/FE_PHC16705_N517 (CKBD0)

    Added inst normalizer_inst/FE_PHC16706_n9664 (CKBD0)

    Added inst normalizer_inst/FE_PHC16707_n10086 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16708_N516 (CKBD0)

    Added inst normalizer_inst/FE_PHC16709_FE_OCPN13529_n3280 (CKBD0)

    Added inst normalizer_inst/FE_PHC16710_n9965 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16711_n6618 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16712_n10094 (CKBD1)

    Added inst normalizer_inst/FE_PHC16713_n10113 (CKBD1)

    Added inst normalizer_inst/FE_PHC16714_n6746 (CKBD1)

    Added inst normalizer_inst/FE_PHC16715_n6777 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16716_n10112 (CKBD1)

    Added inst normalizer_inst/FE_PHC16717_n6776 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16718_n6627 (CKBD1)

    Added inst normalizer_inst/FE_PHC16719_n6804 (CKBD1)

    Added inst normalizer_inst/FE_PHC16720_n5504 (CKBD1)

    Added inst normalizer_inst/FE_PHC16721_n9680 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16722_n5609 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16723_n5652 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16724_n9628 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16725_n6786 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16726_n9877 (CKBD0)

    Added inst normalizer_inst/FE_PHC16727_n8066 (CKBD1)

    Added inst normalizer_inst/FE_PHC16728_n10178 (CKBD0)

    Added inst normalizer_inst/FE_PHC16729_FE_OCPN13556_n7084 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16730_n3948 (CKBD0)

    Added inst normalizer_inst/FE_PHC16731_n6780 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16732_n10306 (CKBD1)

    Added inst normalizer_inst/FE_PHC16733_n13127 (CKBD2)

    Added inst normalizer_inst/FE_PHC16734_n1953 (CKBD4)

    Added inst normalizer_inst/FE_PHC16735_FE_DBTN42_n13171 (CKBD4)

    Added inst normalizer_inst/FE_PHC16736_n6551 (CKBD4)

    Added inst normalizer_inst/FE_PHC16737_n9729 (CKBD2)

    Added inst normalizer_inst/FE_PHC16738_n6761 (CKBD4)

    Added inst normalizer_inst/FE_PHC16739_n1973 (CKBD4)

    Added inst normalizer_inst/FE_PHC16740_FE_RN_439 (CKBD0)

    Added inst normalizer_inst/FE_PHC16741_n9873 (CKBD4)

    Added inst normalizer_inst/FE_PHC16742_n13058 (CKBD4)

    Added inst normalizer_inst/FE_PHC16743_n13065 (CKBD4)

    Added inst normalizer_inst/FE_PHC16744_FE_OCPN3283_n1069 (CKBD0)

    Added inst normalizer_inst/FE_PHC16745_n10292 (CKBD0)

    Added inst normalizer_inst/FE_PHC16746_n9661 (CKBD0)

    Added inst normalizer_inst/FE_PHC16747_n9683 (CKBD0)

    Added inst normalizer_inst/FE_PHC16748_n12186 (CKBD0)

    Added inst normalizer_inst/FE_PHC16749_n10085 (CKBD0)

    Added inst normalizer_inst/FE_PHC16750_n9733 (CKBD0)

    Added inst normalizer_inst/FE_PHC16751_n1364 (CKBD0)

    Added inst normalizer_inst/FE_PHC16752_n9646 (CKBD0)

    Added inst normalizer_inst/FE_PHC16753_n10135 (CKBD0)

    Added inst normalizer_inst/FE_PHC16754_FE_OFN402_n8145 (CKBD0)

    Added inst normalizer_inst/FE_PHC16755_N513 (CKBD0)

    Added inst normalizer_inst/FE_PHC16756_N514 (CKBD0)

    Added inst normalizer_inst/FE_PHC16757_n12134 (CKBD1)

    Added inst normalizer_inst/FE_PHC16758_n6707 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16759_N527 (CKBD0)

    Added inst normalizer_inst/FE_PHC16760_n12080 (CKBD0)

    Added inst normalizer_inst/FE_PHC16761_n6767 (CKBD1)

    Added inst normalizer_inst/FE_PHC16762_n12432 (CKBD1)

    Added inst normalizer_inst/FE_PHC16763_n875 (CKBD1)

    Added inst normalizer_inst/FE_PHC16764_n6613 (CKBD1)

    Added inst normalizer_inst/FE_PHC16765_n4030 (CKBD1)

    Added inst normalizer_inst/FE_PHC16766_n10230 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16767_n2024 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16768_n12225 (CKBD0)

    Added inst normalizer_inst/FE_PHC16769_n10027 (CKBD1)

    Added inst normalizer_inst/FE_PHC16770_n6794 (CKBD1)

    Added inst normalizer_inst/FE_PHC16771_n2021 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16772_n13181 (CKBD1)

    Added inst normalizer_inst/FE_PHC16773_n12109 (CKBD1)

    Added inst normalizer_inst/FE_PHC16774_FE_RN_187 (CKBD1)

    Added inst normalizer_inst/FE_PHC16775_n9857 (CKBD1)

    Added inst normalizer_inst/FE_PHC16776_n12116 (CKBD1)

    Added inst normalizer_inst/FE_PHC16777_n12203 (CKBD1)

    Added inst normalizer_inst/FE_PHC16778_n12389 (CKBD4)

    Added inst normalizer_inst/FE_PHC16779_n12208 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16780_n2022 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16781_n12163 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16782_n12157 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16783_n10277 (CKBD1)

    Added inst normalizer_inst/FE_PHC16784_n10229 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16785_n10216 (CKBD1)

    Added inst normalizer_inst/FE_PHC16786_n12149 (CKBD1)

    Added inst normalizer_inst/FE_PHC16787_n12218 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16788_n12194 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16789_n12156 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16790_n12207 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16791_n12102 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16792_n12193 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16793_n12101 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16794_n12178 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16795_n12396 (CKBD4)

    Added inst normalizer_inst/FE_PHC16796_n12188 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16797_n10308 (CKBD1)

    Added inst normalizer_inst/FE_PHC16798_n12358 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16799_n12136 (CKBD1)

    Added inst normalizer_inst/FE_PHC16800_n6567 (CKBD0)

    Added inst normalizer_inst/FE_PHC16801_n12143 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16802_n12359 (CKBD1)

    Added inst normalizer_inst/FE_PHC16803_n12202 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16804_n12382 (CKBD1)

    Added inst normalizer_inst/FE_PHC16805_n12177 (CKBD0)

    Added inst normalizer_inst/FE_PHC16806_n11858 (CKBD2)

    Added inst normalizer_inst/FE_PHC16807_n78 (CKBD1)

    Added inst normalizer_inst/FE_PHC16808_n12235 (CKBD2)

    Added inst normalizer_inst/FE_PHC16809_n13064 (CKBD4)

    Added inst normalizer_inst/FE_PHC16810_FE_RN_433 (CKBD4)

    Added inst normalizer_inst/FE_PHC16811_n9860 (CKBD2)

    Added inst normalizer_inst/FE_PHC16812_n11962 (CKBD4)

    Added inst normalizer_inst/FE_PHC16813_n13074 (CKBD4)

    Added inst normalizer_inst/FE_PHC16814_n13149 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16815_n12048 (CKBD12)

    Added inst normalizer_inst/FE_PHC16816_FE_DBTN33_n7098 (BUFFD16)

    Added inst normalizer_inst/FE_PHC16817_n12089 (CKBD4)

    Added inst normalizer_inst/FE_PHC16818_n13066 (BUFFD3)

    Added inst normalizer_inst/FE_PHC16819_n662 (CKBD4)

    Added inst normalizer_inst/FE_PHC16820_n9104 (CKBD0)

    Added inst normalizer_inst/FE_PHC16821_n12001 (CKBD0)

    Added inst normalizer_inst/FE_PHC16822_n12030 (CKBD0)

    Added inst normalizer_inst/FE_PHC16823_n9600 (CKBD0)

    Added inst normalizer_inst/FE_PHC16824_n12180 (CKBD0)

    Added inst normalizer_inst/FE_PHC16825_n12007 (CKBD0)

    Added inst normalizer_inst/FE_PHC16826_n12086 (CKBD0)

    Added inst normalizer_inst/FE_PHC16827_n12139 (CKBD0)

    Added inst normalizer_inst/FE_PHC16828_n12161 (CKBD0)

    Added inst normalizer_inst/FE_PHC16829_n12111 (CKBD0)

    Added inst normalizer_inst/FE_PHC16830_FE_RN_259 (CKBD0)

    Added inst normalizer_inst/FE_PHC16831_n13181 (CKBD0)

    Added inst normalizer_inst/FE_PHC16832_N525 (CKBD0)

    Added inst normalizer_inst/FE_PHC16833_N492 (CKBD0)

    Added inst normalizer_inst/FE_PHC16834_N524 (CKBD0)

    Added inst normalizer_inst/FE_PHC16835_n9613 (CKBD0)

    Added inst normalizer_inst/FE_PHC16836_n12003 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16837_n12192 (CKBD1)

    Added inst normalizer_inst/FE_PHC16838_n12174 (CKBD1)

    Added inst normalizer_inst/FE_PHC16839_n6731 (CKBD1)

    Added inst normalizer_inst/FE_PHC16840_n9385 (CKBD1)

    Added inst normalizer_inst/FE_PHC16841_n12126 (CKBD1)

    Added inst normalizer_inst/FE_PHC16842_FE_RN_1372_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC16843_n12076 (CKBD1)

    Added inst normalizer_inst/FE_PHC16844_n12094 (CKBD1)

    Added inst normalizer_inst/FE_PHC16845_n12198 (CKBD1)

    Added inst normalizer_inst/FE_PHC16846_n12039 (CKBD1)

    Added inst normalizer_inst/FE_PHC16847_n12168 (CKBD1)

    Added inst normalizer_inst/FE_PHC16848_n12026 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16849_n9534 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16850_n12120 (CKBD1)

    Added inst normalizer_inst/FE_PHC16851_n12148 (CKBD1)

    Added inst normalizer_inst/FE_PHC16852_n10313 (CKBD1)

    Added inst normalizer_inst/FE_PHC16853_FE_RN_411 (CKBD1)

    Added inst normalizer_inst/FE_PHC16854_n10219 (CKBD1)

    Added inst normalizer_inst/FE_PHC16855_n11824 (CKBD1)

    Added inst normalizer_inst/FE_PHC16856_FE_OCPN4293_n9510 (CKBD1)

    Added inst normalizer_inst/FE_PHC16857_n12058 (CKBD1)

    Added inst normalizer_inst/FE_PHC16858_FE_OFN13224_n10817 (CKBD1)

    Added inst normalizer_inst/FE_PHC16859_n9522 (CKBD1)

    Added inst normalizer_inst/FE_PHC16860_FE_RN_14 (CKBD1)

    Added inst normalizer_inst/FE_PHC16861_n12012 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16862_n9377 (CKBD1)

    Added inst normalizer_inst/FE_PHC16863_n10231 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16864_n9270 (CKBD1)

    Added inst normalizer_inst/FE_PHC16865_FE_OCPN3385_n13134 (CKBD1)

    Added inst normalizer_inst/FE_PHC16866_n9360 (CKBD1)

    Added inst normalizer_inst/FE_PHC16867_n12041 (CKBD1)

    Added inst normalizer_inst/FE_PHC16868_FE_OCPN2903_n8952 (CKBD1)

    Added inst normalizer_inst/FE_PHC16869_n12067 (CKBD0)

    Added inst normalizer_inst/FE_PHC16870_n6749 (CKBD1)

    Added inst normalizer_inst/FE_PHC16871_n13133 (CKBD1)

    Added inst normalizer_inst/FE_PHC16872_n12062 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16873_n12077 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16874_n9261 (CKBD0)

    Added inst normalizer_inst/FE_PHC16875_n9071 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16876_n9129 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16877_n9114 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16878_n12011 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16879_n9070 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16880_n87 (CKBD0)

    Added inst normalizer_inst/FE_PHC16881_n12019 (CKBD1)

    Added inst normalizer_inst/FE_PHC16882_FE_OFN13386_n9237 (CKBD1)

    Added inst normalizer_inst/FE_PHC16883_FE_OCPN2997_n9255 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16884_n9128 (CKBD1)

    Added inst normalizer_inst/FE_PHC16885_n8882 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16886_n9178 (CKBD1)

    Added inst normalizer_inst/FE_PHC16887_n10297 (CKBD0)

    Added inst normalizer_inst/FE_PHC16888_n9139 (CKBD2)

    Added inst normalizer_inst/FE_PHC16889_n9056 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16890_n80 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16891_n9115 (CKBD1)

    Added inst normalizer_inst/FE_PHC16892_n8951 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16893_n9578 (CKBD1)

    Added inst normalizer_inst/FE_PHC16894_n9271 (CKBD1)

    Added inst normalizer_inst/FE_PHC16895_FE_OCPN4279_n9090 (CKBD1)

    Added inst normalizer_inst/FE_PHC16896_FE_OCPN4177_n5654 (CKBD1)

    Added inst normalizer_inst/FE_PHC16897_n13179 (CKBD1)

    Added inst normalizer_inst/FE_PHC16898_n10147 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16899_n9466 (CKBD2)

    Added inst normalizer_inst/FE_PHC16900_FE_OCPN4332_n9860 (BUFFD4)

    Added inst normalizer_inst/FE_PHC16901_n9647 (CKBD4)

    Added inst normalizer_inst/FE_PHC16902_n8976 (CKBD1)

    Added inst normalizer_inst/FE_PHC16903_n792 (CKBD1)

    Added inst normalizer_inst/FE_PHC16904_n1059 (CKBD4)

    Added inst normalizer_inst/FE_PHC16905_n9140 (CKBD4)

    Added inst normalizer_inst/FE_PHC16906_n9779 (CKBD2)

    Added inst normalizer_inst/FE_PHC16907_n8924 (CKBD4)

    Added inst normalizer_inst/FE_PHC16908_n13067 (BUFFD6)

    Added inst normalizer_inst/FE_PHC16909_n7164 (BUFFD8)

    Added inst normalizer_inst/FE_PHC16910_n11053 (CKBD4)

    Added inst normalizer_inst/FE_PHC16911_n1243 (CKBD8)

    Added inst normalizer_inst/FE_PHC16912_FE_RN_165 (CKBD1)

    Added inst normalizer_inst/FE_PHC16913_n8815 (CKBD1)

    Added inst normalizer_inst/FE_PHC16914_n12021 (CKBD0)

    Added inst normalizer_inst/FE_PHC16915_n9536 (CKBD0)

    Added inst normalizer_inst/FE_PHC16916_n2097 (CKBD0)

    Added inst normalizer_inst/FE_PHC16917_n2100 (CKBD0)

    Added inst normalizer_inst/FE_PHC16918_FE_OCPN4148_FE_OFN13386_n9237 (CKBD0)

    Added inst normalizer_inst/FE_PHC16919_n2126 (CKBD0)

    Added inst normalizer_inst/FE_PHC16920_n9444 (CKBD0)

    Added inst normalizer_inst/FE_PHC16921_n9116 (CKBD0)

    Added inst normalizer_inst/FE_PHC16922_n9524 (CKBD0)

    Added inst normalizer_inst/FE_PHC16923_n2153 (CKBD0)

    Added inst normalizer_inst/FE_PHC16924_FE_OCPN3143_n9529 (CKBD0)

    Added inst normalizer_inst/FE_PHC16925_n9018 (CKBD0)

    Added inst normalizer_inst/FE_PHC16926_N511 (CKBD0)

    Added inst normalizer_inst/FE_PHC16927_N491 (CKBD0)

    Added inst normalizer_inst/FE_PHC16928_N500 (CKBD0)

    Added inst normalizer_inst/FE_PHC16929_FE_RN_290 (CKBD0)

    Added inst normalizer_inst/FE_PHC16930_FE_OCPN2686_n9573 (CKBD1)

    Added inst normalizer_inst/FE_PHC16931_n9436 (CKBD1)

    Added inst normalizer_inst/FE_PHC16932_n9225 (CKBD1)

    Added inst normalizer_inst/FE_PHC16933_FE_OCPN3145_n9360 (CKBD0)

    Added inst normalizer_inst/FE_PHC16934_FE_OCPN3150_n9605 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16935_n2150 (CKBD1)

    Added inst normalizer_inst/FE_PHC16936_n2088 (CKBD1)

    Added inst normalizer_inst/FE_PHC16937_n32 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16938_n12081 (CKBD1)

    Added inst normalizer_inst/FE_PHC16939_n9431 (CKBD1)

    Added inst normalizer_inst/FE_PHC16940_n12049 (CKBD1)

    Added inst normalizer_inst/FE_PHC16941_n10654 (CKBD1)

    Added inst normalizer_inst/FE_PHC16942_n2112 (CKBD1)

    Added inst normalizer_inst/FE_PHC16943_n10148 (CKBD1)

    Added inst normalizer_inst/FE_PHC16944_n12068 (CKBD1)

    Added inst normalizer_inst/FE_PHC16945_n12063 (CKBD1)

    Added inst normalizer_inst/FE_PHC16946_n1942 (CKBD1)

    Added inst normalizer_inst/FE_PHC16947_n2121 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16948_n10296 (CKBD1)

    Added inst normalizer_inst/FE_PHC16949_n9579 (CKBD1)

    Added inst normalizer_inst/FE_PHC16950_n9138 (CKBD1)

    Added inst normalizer_inst/FE_PHC16951_n12141 (CKBD1)

    Added inst normalizer_inst/FE_PHC16952_FE_OCPN4287_n9526 (CKBD1)

    Added inst normalizer_inst/FE_PHC16953_n10944 (CKBD1)

    Added inst normalizer_inst/FE_PHC16954_n9133 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16955_n10733 (CKBD1)

    Added inst normalizer_inst/FE_PHC16956_n2074 (CKBD1)

    Added inst normalizer_inst/FE_PHC16957_n9449 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16958_n8969 (CKBD1)

    Added inst normalizer_inst/FE_PHC16959_n12040 (CKBD1)

    Added inst normalizer_inst/FE_PHC16960_n12113 (CKBD1)

    Added inst normalizer_inst/FE_PHC16961_n9123 (CKBD1)

    Added inst normalizer_inst/FE_PHC16962_n12088 (CKBD1)

    Added inst normalizer_inst/FE_PHC16963_n10619 (CKBD1)

    Added inst normalizer_inst/FE_PHC16964_n9592 (CKBD1)

    Added inst normalizer_inst/FE_PHC16965_n9414 (CKBD1)

    Added inst normalizer_inst/FE_PHC16966_n9364 (CKBD1)

    Added inst normalizer_inst/FE_PHC16967_n8968 (CKBD1)

    Added inst normalizer_inst/FE_PHC16968_n10662 (CKBD1)

    Added inst normalizer_inst/FE_PHC16969_n9180 (CKBD1)

    Added inst normalizer_inst/FE_PHC16970_n10989 (CKBD1)

    Added inst normalizer_inst/FE_PHC16971_n10625 (CKBD1)

    Added inst normalizer_inst/FE_PHC16972_n10520 (CKBD1)

    Added inst normalizer_inst/FE_PHC16973_n9167 (CKBD1)

    Added inst normalizer_inst/FE_PHC16974_n9050 (CKBD1)

    Added inst normalizer_inst/FE_PHC16975_n9064 (CKBD1)

    Added inst normalizer_inst/FE_PHC16976_n6915 (CKBD1)

    Added inst normalizer_inst/FE_PHC16977_n9558 (CKBD1)

    Added inst normalizer_inst/FE_PHC16978_n9401 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16979_n9158 (CKBD1)

    Added inst normalizer_inst/FE_PHC16980_n8966 (CKBD1)

    Added inst normalizer_inst/FE_PHC16981_FE_OCPN3445_n8924 (CKBD1)

    Added inst normalizer_inst/FE_PHC16982_n10717 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16983_n9445 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16984_n2 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16985_FE_OCPN3567_n9159 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16986_n10943 (CKBD1)

    Added inst normalizer_inst/FE_PHC16987_n10633 (CKBD1)

    Added inst normalizer_inst/FE_PHC16988_n9308 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16989_n2152 (CKBD1)

    Added inst normalizer_inst/FE_PHC16990_n10626 (CKBD4)

    Added inst normalizer_inst/FE_PHC16991_n9217 (CKBD1)

    Added inst normalizer_inst/FE_PHC16992_n9543 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16993_n10951 (CKBD4)

    Added inst normalizer_inst/FE_PHC16994_n10638 (CKBD1)

    Added inst normalizer_inst/FE_PHC16995_n10779 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16996_n10809 (BUFFD1)

    Added inst normalizer_inst/FE_PHC16997_n8992 (CKBD1)

    Added inst normalizer_inst/FE_PHC16998_n222 (CKBD0)

    Added inst normalizer_inst/FE_PHC16999_n10727 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17000_n10314 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17001_FE_OCPN3659_n9196 (CKBD0)

    Added inst normalizer_inst/FE_PHC17002_n12296 (CKBD0)

    Added inst normalizer_inst/FE_PHC17003_n12456 (CKBD0)

    Added inst normalizer_inst/FE_PHC17004_n10968 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17005_n10542 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17006_n10647 (CKBD1)

    Added inst normalizer_inst/FE_PHC17007_n10661 (CKBD1)

    Added inst normalizer_inst/FE_PHC17008_FE_OFN13403_n10265 (CKBD0)

    Added inst normalizer_inst/FE_PHC17009_FE_RN_370 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17010_n10263 (CKBD0)

    Added inst normalizer_inst/FE_PHC17011_FE_OCPN13593_n12377 (CKBD0)

    Added inst normalizer_inst/FE_PHC17012_FE_OCPN13528_n12439 (CKBD1)

    Added inst normalizer_inst/FE_PHC17013_n10952 (CKBD1)

    Added inst normalizer_inst/FE_PHC17014_n9093 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17015_n10166 (CKBD0)

    Added inst normalizer_inst/FE_PHC17016_FE_RN_262 (CKBD0)

    Added inst normalizer_inst/FE_PHC17017_n9065 (CKBD1)

    Added inst normalizer_inst/FE_PHC17018_n10655 (CKBD1)

    Added inst normalizer_inst/FE_PHC17019_FE_OCPN13527_n12455 (CKBD0)

    Added inst normalizer_inst/FE_PHC17020_FE_OCPN4407_n4130 (CKBD1)

    Added inst normalizer_inst/FE_PHC17021_n10969 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17022_FE_RN_96 (CKBD1)

    Added inst normalizer_inst/FE_PHC17023_n9066 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17024_FE_OCPN3933_n9166 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17025_n9062 (CKBD2)

    Added inst normalizer_inst/FE_PHC17026_n9408 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17027_n10312 (CKBD1)

    Added inst normalizer_inst/FE_PHC17028_FE_RN_343 (CKBD1)

    Added inst normalizer_inst/FE_PHC17029_FE_OCPN13606_n12378 (CKBD1)

    Added inst normalizer_inst/FE_PHC17030_n9135 (CKBD2)

    Added inst normalizer_inst/FE_PHC17031_n10780 (CKBD4)

    Added inst normalizer_inst/FE_PHC17032_n9570 (CKBD2)

    Added inst normalizer_inst/FE_PHC17033_n10528 (CKBD2)

    Added inst normalizer_inst/FE_PHC17034_n10541 (CKBD2)

    Added inst normalizer_inst/FE_PHC17035_n11037 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17036_n9470 (CKBD2)

    Added inst normalizer_inst/FE_PHC17037_FE_OCPN13704_n10380 (CKBD4)

    Added inst normalizer_inst/FE_PHC17038_n9471 (CKBD4)

    Added inst normalizer_inst/FE_PHC17039_n290 (CKBD4)

    Added inst normalizer_inst/FE_PHC17040_n1805 (CKBD4)

    Added inst normalizer_inst/FE_PHC17041_n2030 (CKBD2)

    Added inst normalizer_inst/FE_PHC17042_n9604 (CKBD2)

    Added inst normalizer_inst/FE_PHC17043_n9193 (CKBD4)

    Added inst normalizer_inst/FE_PHC17044_n10632 (CKBD2)

    Added inst normalizer_inst/FE_PHC17045_n10522 (CKBD2)

    Added inst normalizer_inst/FE_PHC17046_n9048 (CKBD4)

    Added inst normalizer_inst/FE_PHC17047_FE_OCPN3928_n9197 (CKBD2)

    Added inst normalizer_inst/FE_PHC17048_n11012 (BUFFD8)

    Added inst normalizer_inst/FE_PHC17049_n9549 (CKBD2)

    Added inst normalizer_inst/FE_PHC17050_n10529 (CKBD4)

    Added inst normalizer_inst/FE_PHC17051_FE_RN_420 (BUFFD8)

    Added inst normalizer_inst/FE_PHC17052_FE_OCPN13547_n222 (BUFFD8)

    Added inst normalizer_inst/FE_PHC17053_FE_RN_275 (BUFFD6)

    Added inst normalizer_inst/FE_PHC17054_n10988 (CKBD1)

    Added inst normalizer_inst/FE_PHC17055_n9512 (CKBD4)

    Added inst normalizer_inst/FE_PHC17056_n10618 (CKBD1)

    Added inst normalizer_inst/FE_PHC17057_n9581 (CKBD0)

    Added inst normalizer_inst/FE_PHC17058_FE_OCPN2978_n9109 (CKBD0)

    Added inst normalizer_inst/FE_PHC17059_n9059 (CKBD0)

    Added inst normalizer_inst/FE_PHC17060_n2124 (CKBD0)

    Added inst normalizer_inst/FE_PHC17061_n10862 (CKBD0)

    Added inst normalizer_inst/FE_PHC17062_n2096 (CKBD0)

    Added inst normalizer_inst/FE_PHC17063_n9474 (CKBD0)

    Added inst normalizer_inst/FE_PHC17064_n2068 (CKBD0)

    Added inst normalizer_inst/FE_PHC17065_FE_OCPN2976_n10968 (CKBD0)

    Added inst normalizer_inst/FE_PHC17066_n9100 (CKBD1)

    Added inst normalizer_inst/FE_PHC17067_n9136 (CKBD0)

    Added inst normalizer_inst/FE_PHC17068_n10475 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17069_n9228 (CKBD1)

    Added inst normalizer_inst/FE_PHC17070_n9366 (CKBD1)

    Added inst normalizer_inst/FE_PHC17071_FE_OCPN3118_n10960 (CKBD1)

    Added inst normalizer_inst/FE_PHC17072_n2083 (CKBD1)

    Added inst normalizer_inst/FE_PHC17073_n1512 (CKBD1)

    Added inst normalizer_inst/FE_PHC17074_n9352 (CKBD1)

    Added inst normalizer_inst/FE_PHC17075_n9552 (CKBD1)

    Added inst normalizer_inst/FE_PHC17076_FE_OCPN2688_n9110 (CKBD0)

    Added inst normalizer_inst/FE_PHC17077_n9106 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17078_n9577 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17079_FE_OCPN3226_n10943 (CKBD1)

    Added inst normalizer_inst/FE_PHC17080_n10149 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17081_FE_OCPN3240_n10969 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17082_n9099 (CKBD1)

    Added inst normalizer_inst/FE_PHC17083_n9042 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17084_n9426 (CKBD1)

    Added inst normalizer_inst/FE_PHC17085_FE_OCPN3097_n10944 (CKBD1)

    Added inst normalizer_inst/FE_PHC17086_n11233 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17087_n2073 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17088_n10799 (CKBD1)

    Added inst normalizer_inst/FE_PHC17089_FE_OCPN3124_n10952 (CKBD0)

    Added inst normalizer_inst/FE_PHC17090_n2090 (CKBD1)

    Added inst normalizer_inst/FE_PHC17091_n10795 (CKBD1)

    Added inst normalizer_inst/FE_PHC17092_n2075 (CKBD1)

    Added inst normalizer_inst/FE_PHC17093_n10774 (CKBD1)

    Added inst normalizer_inst/FE_PHC17094_n11003 (CKBD0)

    Added inst normalizer_inst/FE_PHC17095_n2028 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17096_n9373 (CKBD1)

    Added inst normalizer_inst/FE_PHC17097_n9438 (CKBD1)

    Added inst normalizer_inst/FE_PHC17098_n9145 (CKBD1)

    Added inst normalizer_inst/FE_PHC17099_n10955 (CKBD1)

    Added inst normalizer_inst/FE_PHC17100_n10497 (CKBD1)

    Added inst normalizer_inst/FE_PHC17101_FE_OCPN2558_n13158 (CKBD4)

    Added inst normalizer_inst/FE_PHC17102_n2084 (CKBD1)

    Added inst normalizer_inst/FE_PHC17103_n2120 (CKBD1)

    Added inst normalizer_inst/FE_PHC17104_n10997 (CKBD4)

    Added inst normalizer_inst/FE_PHC17105_n10947 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17106_n10877 (CKBD1)

    Added inst normalizer_inst/FE_PHC17107_n10607 (CKBD1)

    Added inst normalizer_inst/FE_PHC17108_n85 (CKBD1)

    Added inst normalizer_inst/FE_PHC17109_n9051 (CKBD1)

    Added inst normalizer_inst/FE_PHC17110_FE_RN_65 (CKBD1)

    Added inst normalizer_inst/FE_PHC17111_FE_OCPN3859_n9193 (CKBD1)

    Added inst normalizer_inst/FE_PHC17112_n10136 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17113_n10778 (CKBD1)

    Added inst normalizer_inst/FE_PHC17114_n9469 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17115_n7232 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17116_n10996 (CKBD4)

    Added inst normalizer_inst/FE_PHC17117_n10981 (CKBD1)

    Added inst normalizer_inst/FE_PHC17118_n10992 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17119_n10761 (CKBD1)

    Added inst normalizer_inst/FE_PHC17120_n694 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17121_n10842 (CKBD1)

    Added inst normalizer_inst/FE_PHC17122_n9148 (CKBD1)

    Added inst normalizer_inst/FE_PHC17123_n7234 (CKBD1)

    Added inst normalizer_inst/FE_PHC17124_n7277 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17125_n10865 (CKBD4)

    Added inst normalizer_inst/FE_PHC17126_n9406 (CKBD1)

    Added inst normalizer_inst/FE_PHC17127_n10972 (CKBD1)

    Added inst normalizer_inst/FE_PHC17128_n10523 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17129_n10794 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17130_n10416 (BUFFD2)

    Added inst normalizer_inst/FE_PHC17131_n11038 (CKBD0)

    Added inst normalizer_inst/FE_PHC17132_n11039 (CKBD0)

    Added inst normalizer_inst/FE_PHC17133_n12437 (CKBD1)

    Added inst normalizer_inst/FE_PHC17134_FE_RN_276 (CKBD0)

    Added inst normalizer_inst/FE_PHC17135_FE_OCPN3099_n10706 (CKBD0)

    Added inst normalizer_inst/FE_PHC17136_n11330 (CKBD0)

    Added inst normalizer_inst/FE_PHC17137_n11226 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17138_n9421 (CKBD0)

    Added inst normalizer_inst/FE_PHC17139_n10264 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17140_n11033 (CKBD1)

    Added inst normalizer_inst/FE_PHC17141_n11307 (CKBD1)

    Added inst normalizer_inst/FE_PHC17142_n11339 (CKBD0)

    Added inst normalizer_inst/FE_PHC17143_n11032 (CKBD1)

    Added inst normalizer_inst/FE_PHC17144_n11308 (CKBD1)

    Added inst normalizer_inst/FE_PHC17145_n10562 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17146_n10875 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17147_FE_RN_426 (CKBD1)

    Added inst normalizer_inst/FE_PHC17148_n11292 (CKBD1)

    Added inst normalizer_inst/FE_PHC17149_FE_RN_1020_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC17150_n12410 (CKBD1)

    Added inst normalizer_inst/FE_PHC17151_n10850 (CKBD2)

    Added inst normalizer_inst/FE_PHC17152_n11004 (CKBD1)

    Added inst normalizer_inst/FE_PHC17153_n10816 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17154_FE_RN_271_0 (CKBD2)

    Added inst normalizer_inst/FE_PHC17155_n10480 (CKBD2)

    Added inst normalizer_inst/FE_PHC17156_n10980 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17157_n11263 (CKBD2)

    Added inst normalizer_inst/FE_PHC17158_FE_RN_51 (CKBD4)

    Added inst normalizer_inst/FE_PHC17159_n10998 (CKBD4)

    Added inst normalizer_inst/FE_PHC17160_n10067 (CKBD4)

    Added inst normalizer_inst/FE_PHC17161_n11278 (CKBD4)

    Added inst normalizer_inst/FE_PHC17162_n10583 (CKBD1)

    Added inst normalizer_inst/FE_PHC17163_n9846 (CKBD2)

    Added inst normalizer_inst/FE_PHC17164_n7273 (BUFFD8)

    Added inst normalizer_inst/FE_PHC17165_n10678 (CKBD1)

    Added inst normalizer_inst/FE_PHC17166_n10879 (CKBD0)

    Added inst normalizer_inst/FE_PHC17167_n10983 (CKBD0)

    Added inst normalizer_inst/FE_PHC17168_n2011 (CKBD0)

    Added inst normalizer_inst/FE_PHC17169_n10855 (CKBD0)

    Added inst normalizer_inst/FE_PHC17170_n10974 (CKBD0)

    Added inst normalizer_inst/FE_PHC17171_N522 (CKBD0)

    Added inst normalizer_inst/FE_PHC17172_FE_OCPN2558_n13158 (CKBD0)

    Added inst normalizer_inst/FE_PHC17173_n10957 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17174_n10798 (CKBD1)

    Added inst normalizer_inst/FE_PHC17175_n8979 (CKBD0)

    Added inst normalizer_inst/FE_PHC17176_n10949 (CKBD1)

    Added inst normalizer_inst/FE_PHC17177_n10994 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17178_n2004 (CKBD1)

    Added inst normalizer_inst/FE_PHC17179_n2081 (CKBD1)

    Added inst normalizer_inst/FE_PHC17180_n2052 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17181_n9211 (CKBD1)

    Added inst normalizer_inst/FE_PHC17182_n2012 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17183_n2099 (CKBD1)

    Added inst normalizer_inst/FE_PHC17184_n11006 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17185_n491 (CKBD1)

    Added inst normalizer_inst/FE_PHC17186_n2067 (CKBD1)

    Added inst normalizer_inst/FE_PHC17187_FE_OCPN3160_n9051 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17188_n2006 (CKBD1)

    Added inst normalizer_inst/FE_PHC17189_n2055 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17190_n9024 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17191_n2002 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17192_n10473 (CKBD1)

    Added inst normalizer_inst/FE_PHC17193_n9144 (CKBD1)

    Added inst normalizer_inst/FE_PHC17194_n11238 (CKBD1)

    Added inst normalizer_inst/FE_PHC17195_n9615 (CKBD1)

    Added inst normalizer_inst/FE_PHC17196_n10449 (CKBD1)

    Added inst normalizer_inst/FE_PHC17197_n2076 (CKBD1)

    Added inst normalizer_inst/FE_PHC17198_n10999 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17199_FE_OCPN3327_n2186 (CKBD1)

    Added inst normalizer_inst/FE_PHC17200_n10705 (CKBD1)

    Added inst normalizer_inst/FE_PHC17201_n2091 (CKBD1)

    Added inst normalizer_inst/FE_PHC17202_n10398 (CKBD1)

    Added inst normalizer_inst/FE_PHC17203_FE_OCPN2575_n9596 (CKBD0)

    Added inst normalizer_inst/FE_PHC17204_n9482 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17205_n12991 (CKBD1)

    Added inst normalizer_inst/FE_PHC17206_n12247 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17207_n11193 (CKBD1)

    Added inst normalizer_inst/FE_PHC17208_n10206 (CKBD1)

    Added inst normalizer_inst/FE_PHC17209_n12959 (CKBD1)

    Added inst normalizer_inst/FE_PHC17210_n9439 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17211_n11326 (CKBD0)

    Added inst normalizer_inst/FE_PHC17212_n12722 (CKBD1)

    Added inst normalizer_inst/FE_PHC17213_n11489 (CKBD1)

    Added inst normalizer_inst/FE_PHC17214_n1829 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17215_FE_RN_279 (CKBD0)

    Added inst normalizer_inst/FE_PHC17216_n12966 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17217_n11253 (CKBD1)

    Added inst normalizer_inst/FE_PHC17218_n998 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17219_n11331 (CKBD0)

    Added inst normalizer_inst/FE_PHC17220_n11319 (CKBD1)

    Added inst normalizer_inst/FE_PHC17221_n12691 (CKBD1)

    Added inst normalizer_inst/FE_PHC17222_n11079 (CKBD1)

    Added inst normalizer_inst/FE_PHC17223_n12998 (CKBD0)

    Added inst normalizer_inst/FE_PHC17224_n11249 (CKBD1)

    Added inst normalizer_inst/FE_PHC17225_n12778 (CKBD1)

    Added inst normalizer_inst/FE_PHC17226_n10377 (CKBD1)

    Added inst normalizer_inst/FE_PHC17227_FE_OCPN3396_n11338 (CKBD1)

    Added inst normalizer_inst/FE_PHC17228_n11215 (CKBD1)

    Added inst normalizer_inst/FE_PHC17229_n12732 (CKBD1)

    Added inst normalizer_inst/FE_PHC17230_n11298 (CKBD1)

    Added inst normalizer_inst/FE_PHC17231_n11237 (CKBD4)

    Added inst normalizer_inst/FE_PHC17232_n11245 (CKBD2)

    Added inst normalizer_inst/FE_PHC17233_n10672 (CKBD4)

    Added inst normalizer_inst/FE_PHC17234_n10833 (CKBD4)

    Added inst normalizer_inst/FE_PHC17235_n13177 (CKBD1)

    Added inst normalizer_inst/FE_PHC17236_n13177 (CKBD0)

    Added inst normalizer_inst/FE_PHC17237_FE_RN_681_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC17238_n9036 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17239_n9274 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17240_n10469 (CKBD1)

    Added inst normalizer_inst/FE_PHC17241_n12732 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17242_FE_RN_1239_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC17243_n2179 (CKBD1)

    Added inst normalizer_inst/FE_PHC17244_n13176 (CKBD1)

    Added inst normalizer_inst/FE_PHC17245_n2154 (CKBD1)

    Added inst normalizer_inst/FE_PHC17246_n10945 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17247_FE_OCPN4021_n11076 (CKBD1)

    Added inst normalizer_inst/FE_PHC17248_n9478 (CKBD0)

    Added inst normalizer_inst/FE_PHC17249_n2174 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17250_n9479 (CKBD1)

    Added inst normalizer_inst/FE_PHC17251_n11488 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17252_n11002 (CKBD1)

    Added inst normalizer_inst/FE_PHC17253_FE_OFN13459_n12806 (CKBD0)

    Added inst normalizer_inst/FE_PHC17254_n12727 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17255_FE_DBTN1_n9402 (CKBD0)

    Added inst normalizer_inst/FE_PHC17256_n10324 (CKBD1)

    Added inst normalizer_inst/FE_PHC17257_n9088 (CKBD1)

    Added inst normalizer_inst/FE_PHC17258_FE_RN_440 (CKBD0)

    Added inst normalizer_inst/FE_PHC17259_n1575 (CKBD0)

    Added inst normalizer_inst/FE_PHC17260_n11492 (CKBD1)

    Added inst normalizer_inst/FE_PHC17261_n9617 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17262_n12798 (CKBD1)

    Added inst normalizer_inst/FE_PHC17263_n12993 (CKBD1)

    Added inst normalizer_inst/FE_PHC17264_n10207 (CKBD2)

    Added inst normalizer_inst/FE_PHC17265_n9540 (CKBD1)

    Added inst normalizer_inst/FE_PHC17266_n9297 (CKBD1)

    Added inst normalizer_inst/FE_PHC17267_n11303 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17268_n12785 (CKBD1)

    Added inst normalizer_inst/FE_PHC17269_n9294 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17270_n11199 (CKBD1)

    Added inst normalizer_inst/FE_PHC17271_n1755 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17272_n9239 (CKBD6)

    Added inst normalizer_inst/FE_PHC17273_FE_RN_847_0 (CKBD2)

    Added inst normalizer_inst/FE_PHC17274_FE_OCPN3556_n13176 (CKBD0)

    Added inst normalizer_inst/FE_PHC17275_FE_OCPN13634_N489 (CKBD0)

    Added inst normalizer_inst/FE_PHC17276_n1770 (CKBD1)

    Added inst normalizer_inst/FE_PHC17277_n11491 (CKBD1)

    Added inst normalizer_inst/FE_PHC17278_n9240 (CKBD0)

    Added inst normalizer_inst/FE_PHC17279_n11493 (CKBD1)

    Added inst normalizer_inst/FE_PHC17280_FE_OCPN13604_n372 (CKBD0)

    Added inst normalizer_inst/FE_PHC17281_n11681 (CKBD1)

    Added inst normalizer_inst/FE_PHC17282_n9587 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17283_n11711 (CKBD0)

    Added inst normalizer_inst/FE_PHC17284_n10930 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17285_FE_RN_307 (CKBD1)

    Added inst normalizer_inst/FE_PHC17286_n11582 (CKBD1)

    Added inst normalizer_inst/FE_PHC17287_n11508 (CKBD1)

    Added inst normalizer_inst/FE_PHC17288_n10326 (CKBD1)

    Added inst normalizer_inst/FE_PHC17289_n9496 (CKBD2)

    Added inst normalizer_inst/FE_PHC17290_n11474 (CKBD1)

    Added inst normalizer_inst/FE_PHC17291_FE_RN_11 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17292_n13174 (CKBD1)

    Added inst normalizer_inst/FE_PHC17293_n10906 (CKBD4)

    Added inst normalizer_inst/FE_PHC17294_FE_OCPN13689_n13184 (CKBD4)

    Added inst normalizer_inst/FE_PHC17295_FE_RN_202 (BUFFD3)

    Added inst normalizer_inst/FE_PHC17296_n11515 (CKBD2)

    Added inst normalizer_inst/FE_PHC17297_FE_RN_326 (BUFFD8)

    Added inst normalizer_inst/FE_PHC17298_FE_RN_11 (CKBD0)

    Added inst normalizer_inst/FE_PHC17299_n605 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17300_n10917 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17301_n11500 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17302_n11466 (CKBD0)

    Added inst normalizer_inst/FE_PHC17303_n10932 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17304_n10928 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17305_n11406 (CKBD0)

    Added inst normalizer_inst/FE_PHC17306_n10931 (CKBD1)

    Added inst normalizer_inst/FE_PHC17307_FE_OCPN3173_n1563 (CKBD1)

    Added inst normalizer_inst/FE_PHC17308_n1924 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17309_n10902 (CKBD0)

    Added inst normalizer_inst/FE_PHC17310_n10929 (CKBD0)

    Added inst normalizer_inst/FE_PHC17311_FE_OFN13462_n9509 (CKBD0)

    Added inst normalizer_inst/FE_PHC17312_n11486 (CKBD0)

    Added inst normalizer_inst/FE_PHC17313_n1563 (CKBD0)

    Added inst normalizer_inst/FE_PHC17314_n11484 (CKBD0)

    Added inst normalizer_inst/FE_PHC17315_FE_RN_306_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC17316_n11635 (CKBD1)

    Added inst normalizer_inst/FE_PHC17317_n11651 (CKBD1)

    Added inst normalizer_inst/FE_PHC17318_n11700 (CKBD0)

    Added inst normalizer_inst/FE_PHC17319_n11616 (CKBD1)

    Added inst normalizer_inst/FE_PHC17320_n11475 (CKBD1)

    Added inst normalizer_inst/FE_PHC17321_n11405 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17322_n11627 (CKBD1)

    Added inst normalizer_inst/FE_PHC17323_n11403 (CKBD2)

    Added inst normalizer_inst/FE_PHC17324_n11630 (CKBD1)

    Added inst normalizer_inst/FE_PHC17325_n11509 (CKBD4)

    Added inst normalizer_inst/FE_PHC17326_n10900 (CKBD2)

    Added inst normalizer_inst/FE_PHC17327_FE_OCPN4276_n521 (BUFFD8)

    Added inst normalizer_inst/FE_PHC17328_n10909 (BUFFD2)

    Added inst normalizer_inst/FE_PHC17329_n525 (CKBD1)

    Added inst normalizer_inst/FE_PHC17330_n10920 (CKBD1)

    Added inst normalizer_inst/FE_PHC17331_n10840 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17332_n10670 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17333_n11509 (CKBD1)

    Added inst normalizer_inst/FE_PHC17334_n11410 (CKBD1)

    Added inst normalizer_inst/FE_PHC17335_n10903 (CKBD0)

    Added inst normalizer_inst/FE_PHC17336_n10910 (CKBD0)

    Added inst normalizer_inst/FE_PHC17337_n10919 (CKBD1)

    Added inst normalizer_inst/FE_PHC17338_n11714 (CKBD1)

    Added inst normalizer_inst/FE_PHC17339_n11366 (CKBD0)

    Added inst normalizer_inst/FE_PHC17340_n11352 (CKBD0)

    Added inst normalizer_inst/FE_PHC17341_n11707 (CKBD1)

    Added inst normalizer_inst/FE_PHC17342_n11401 (CKBD0)

    Added inst normalizer_inst/FE_PHC17343_n2066 (CKBD1)

    Added inst normalizer_inst/FE_PHC17344_n12654 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17345_n10934 (CKBD1)

    Added inst normalizer_inst/FE_PHC17346_n9502 (CKBD1)

    Added inst normalizer_inst/FE_PHC17347_n11631 (CKBD1)

    Added inst normalizer_inst/FE_PHC17348_n11411 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17349_n12531 (CKBD1)

    Added inst normalizer_inst/FE_PHC17350_FE_RN_567_0 (CKBD2)

    Added inst normalizer_inst/FE_PHC17351_n11512 (CKBD4)

    Added inst normalizer_inst/FE_PHC17352_n11464 (CKBD2)

    Added inst normalizer_inst/FE_PHC17353_n12660 (BUFFD8)

    Added inst normalizer_inst/FE_PHC17354_n11420 (CKBD0)

    Added inst normalizer_inst/FE_PHC17355_n11364 (CKBD1)

    Added inst normalizer_inst/FE_PHC17356_n12655 (CKBD0)

    Added inst normalizer_inst/FE_PHC17357_n12648 (CKBD1)

    Added inst normalizer_inst/FE_PHC17358_FE_OFN13363_n12659 (CKBD0)

    Added inst normalizer_inst/FE_PHC17359_n10923 (CKBD1)

    Added inst normalizer_inst/FE_PHC17360_n10924 (CKBD1)

    Added inst normalizer_inst/FE_PHC17361_n10942 (CKBD1)

    Added inst normalizer_inst/FE_PHC17362_n12484 (CKBD1)

    Added inst normalizer_inst/FE_PHC17363_FE_RN_242 (CKBD1)

    Added inst normalizer_inst/FE_PHC17364_n11423 (CKBD1)

    Added inst normalizer_inst/FE_PHC17365_n12622 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17366_n12606 (CKBD2)

    Added inst normalizer_inst/FE_PHC17367_n12621 (CKBD4)

    Added inst normalizer_inst/FE_PHC17368_n1124 (CKBD2)

    Added inst normalizer_inst/FE_PHC17369_FE_DBTN26_n11364 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17370_FE_RN_214_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC17371_n12514 (CKBD1)

    Added inst normalizer_inst/FE_PHC17372_n11382 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17373_n12519 (CKBD1)

    Added inst normalizer_inst/FE_PHC17374_n12567 (CKBD1)

    Added inst normalizer_inst/FE_PHC17375_n11382 (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.9696
      TNS :     -50.0805
      #VP :           99
      TNS+:       2.0865/1137 improved (0.0018 per commit, 4.000%)
  Density :      93.802%
------------------------------------------------------------------------------------------
 1137 buffer added (phase total 3555, total 3555)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:36.2 real=0:00:10.0
 accumulated cpu=0:02:37 real=0:00:55.0 totSessionCpu=2:50:56 mem=4994.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 64.35 %
    there are 2011 full evals passed out of 3125 
===========================================================================================

Starting Phase 1 Step 2 Iter 5 ...

    Added inst normalizer_inst/FE_PHC17376_FE_OFN238_sum_8 (CKBD1)

    Added inst normalizer_inst/FE_PHC17377_FE_OFN199_sum_11 (CKBD4)

    Added inst normalizer_inst/FE_PHC17378_FE_OCPN4386_n4049 (CKBD4)

    Added inst normalizer_inst/FE_PHC17379_FE_OFN13388_sum_13 (CKBD4)

    Added inst normalizer_inst/FE_PHC17380_FE_OCPN4382_sum_11 (CKBD4)

    Added inst normalizer_inst/FE_PHC17381_FE_OFN13480_n (CKBD4)

    Added inst normalizer_inst/FE_PHC17382_n6501 (CKBD0)

    Added inst normalizer_inst/FE_PHC17383_FE_RN_413_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC17384_n2810 (CKBD0)

    Added inst normalizer_inst/FE_PHC17385_FE_OCPN2537_n3370 (CKBD0)

    Added inst normalizer_inst/FE_PHC17386_div_in_2_11 (CKBD0)

    Added inst normalizer_inst/FE_PHC17387_FE_OFN13509_n (CKBD0)

    Added inst normalizer_inst/FE_PHC17388_div_in_2_12 (CKBD0)

    Added inst normalizer_inst/FE_PHC17389_FE_OCPN4290_FE_OFN13209_n (CKBD0)

    Added inst normalizer_inst/FE_PHC17390_FE_OCPN13767_sum_7 (CKBD4)

    Added inst normalizer_inst/FE_PHC17391_FE_OFN261_sum_9 (CKBD0)

    Added inst normalizer_inst/FE_PHC17392_div_15_u_div_SumTmp_6__3__0 (CKBD0)

    Added inst normalizer_inst/FE_PHC17393_FE_OCPN13766_sum_7 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17394_div_sel_3 (CKBD0)

    Added inst normalizer_inst/FE_PHC17395_FE_OFN82_div_sel_3 (CKBD0)

    Added inst normalizer_inst/FE_PHC17396_n4242 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17397_div_out_1_18 (CKBD0)

    Added inst normalizer_inst/FE_PHC17398_div_out_1_17 (CKBD0)

    Added inst normalizer_inst/FE_PHC17399_FE_OCPN13584_sum_2 (CKBD1)

    Added inst normalizer_inst/FE_PHC17400_FE_OFN13454_sum_0 (BUFFD8)

    Added inst normalizer_inst/FE_PHC17401_div_in_2_8 (CKBD1)

    Added inst normalizer_inst/FE_PHC17402_div_in_1_5 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17403_div_in_2_15 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17404_FE_OCPN2653_n2859 (BUFFD0)

    Added inst normalizer_inst/FE_PHC17405_div_in_1_3 (CKBD4)

    Added inst normalizer_inst/FE_PHC17406_FE_OCPN2970_FE_OFN13200_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC17407_FE_OFN13189_n (CKBD2)

    Added inst normalizer_inst/FE_PHC17408_FE_OCPN3239_FE_OFN13129_sum_0 (CKBD2)

    Added inst normalizer_inst/FE_PHC17409_FE_OCPN4127_FE_OFN13141_sum_5 (CKBD1)

    Added inst normalizer_inst/FE_PHC17410_div_in_2_2 (CKBD0)

    Added inst normalizer_inst/FE_PHC17411_div_in_2_13 (CKBD1)

    Added inst normalizer_inst/FE_PHC17412_div_in_2_3 (CKBD4)

    Added inst normalizer_inst/FE_PHC17413_div_in_2_19 (CKBD1)

    Added inst normalizer_inst/FE_PHC17414_div_in_2_16 (CKBD0)

    Added inst normalizer_inst/FE_PHC17415_n2950 (CKBD4)

    Added inst normalizer_inst/FE_PHC17416_div_in_1_2 (CKBD2)

    Added inst normalizer_inst/FE_PHC17417_FE_OFN13443_n (CKBD4)

    Added inst normalizer_inst/FE_PHC17418_div_in_2_14 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17419_div_in_1_8 (CKBD1)

    Added inst normalizer_inst/FE_PHC17420_div_in_2_9 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17421_div_in_1_1 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17422_FE_RN_34 (CKBD0)

    Added inst normalizer_inst/FE_PHC17423_FE_OCPN13717_sum_2 (CKBD12)

    Added inst normalizer_inst/FE_PHC17424_div_in_2_1 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17425_div_12_u_div_SumTmp_6__3__0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17426_FE_OCPN13575_sum_2 (CKBD0)

    Added inst normalizer_inst/FE_PHC17427_FE_OCPN13715_sum_2 (CKBD0)

    Added inst normalizer_inst/FE_PHC17428_FE_OCPN13552_FE_OFN99_sum_2 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17429_div_in_2_4 (CKBD1)

    Added inst normalizer_inst/FE_PHC17430_FE_OCPN4323_sum_3 (CKBD1)

    Added inst normalizer_inst/FE_PHC17431_div_in_2_18 (CKBD2)

    Added inst normalizer_inst/FE_PHC17432_n5846 (CKBD1)

    Added inst normalizer_inst/FE_PHC17433_FE_OFN554_div_in_2_17 (CKBD0)

    Added inst normalizer_inst/FE_PHC17434_FE_OCPN2638_n7294 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17435_FE_OCPN13580_sum_7 (CKBD1)

    Added inst normalizer_inst/FE_PHC17436_FE_OCPN4398_FE_OFN13299_sum_3 (CKBD0)

    Added inst normalizer_inst/FE_PHC17437_n4255 (CKBD2)

    Added inst normalizer_inst/FE_PHC17438_FE_OFN13181_FE_DBTN46_sum_0 (CKBD4)

    Added inst normalizer_inst/FE_PHC17439_div_in_1_7 (CKBD2)

    Added inst normalizer_inst/FE_PHC17440_div_in_2_5 (CKBD2)

    Added inst normalizer_inst/FE_PHC17441_div_in_1_9 (BUFFD3)

    Added inst normalizer_inst/FE_PHC17442_FE_OCPN2673_n7723 (CKBD4)

    Added inst normalizer_inst/FE_PHC17443_FE_OCPN2584_FE_OFN228_sum_10 (BUFFD3)

    Added inst normalizer_inst/FE_PHC17444_FE_OFN13811_n7421 (CKBD1)

    Added inst normalizer_inst/FE_PHC17445_FE_RN_97 (CKBD1)

    Added inst normalizer_inst/FE_PHC17446_n4254 (CKBD4)

    Added inst normalizer_inst/FE_PHC17447_FE_OCPN13671_sum_3 (CKBD4)

    Added inst normalizer_inst/FE_PHC17448_FE_OCPN13532_sum_9 (CKBD8)

    Added inst normalizer_inst/FE_PHC17449_FE_OCPN13586_sum_4 (CKBD4)

    Added inst normalizer_inst/FE_PHC17450_FE_OFN13144_n (CKBD1)

    Added inst normalizer_inst/FE_PHC17451_FE_OFN276_sum_1 (CKBD4)

    Added inst normalizer_inst/FE_PHC17452_FE_OFN585_sum_6 (CKBD1)

    Added inst normalizer_inst/FE_PHC17453_FE_OFN13344_n (CKBD1)

    Added inst normalizer_inst/FE_PHC17454_div_in_1_6 (CKBD4)

    Added inst normalizer_inst/FE_PHC17455_div_in_2_6 (CKBD4)

    Added inst normalizer_inst/FE_PHC17456_div_in_2_8 (CKBD2)

    Added inst normalizer_inst/FE_PHC17457_FE_OCPN2631_sum_13 (CKBD0)

    Added inst normalizer_inst/FE_PHC17458_FE_OFN570_sum_12 (CKBD1)

    Added inst normalizer_inst/FE_PHC17459_FE_OCPN13771_sum_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC17460_FE_OCPN13544_sum_1 (CKBD1)

    Added inst normalizer_inst/FE_PHC17461_FE_OCPN13730_sum_12 (CKBD1)

    Added inst normalizer_inst/FE_PHC17462_n4048 (CKBD0)

    Added inst normalizer_inst/FE_PHC17463_FE_OCPN13772_sum_3 (CKBD4)

    Added inst normalizer_inst/FE_PHC17464_div_in_1_3 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17465_n5844 (CKBD0)

    Added inst normalizer_inst/FE_PHC17466_FE_OCPN3420_sum_6 (CKBD0)

    Added inst normalizer_inst/FE_PHC17467_FE_OFN13190_n (CKBD2)

    Added inst normalizer_inst/FE_PHC17468_n2454 (CKBD0)

    Added inst normalizer_inst/FE_PHC17469_FE_OFN4_FE_DBTN35_sum_6 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17470_FE_OCPN13753_FE_OFN0_FE_DBTN44_sum_5 (CKBD0)

    Added inst normalizer_inst/FE_PHC17471_n2812 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17472_div_in_2_3 (CKBD0)

    Added inst normalizer_inst/FE_PHC17473_n8165 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17474_FE_OFN110_n5603 (CKBD0)

    Added inst normalizer_inst/FE_PHC17475_FE_OFN277_sum_1 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17476_n6502 (CKBD0)

    Added inst normalizer_inst/FE_PHC17477_FE_OCPN13537_sum_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC17478_FE_OFN219_sum_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC17479_div_in_1_6 (CKBD2)

    Added inst normalizer_inst/FE_PHC17480_FE_OFN13448_n (CKBD2)

    Added inst normalizer_inst/FE_PHC17481_FE_OCPN13748_FE_OFN13476_sum_6 (CKBD2)

    Added inst normalizer_inst/FE_PHC17482_n779 (CKBD1)

    Added inst normalizer_inst/FE_PHC17483_FE_OCPN2970_FE_OFN13200_n (BUFFD12)

    Added inst normalizer_inst/FE_PHC17484_FE_OCPN13696_FE_DBTN43_sum_4 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17485_n5876 (CKBD0)

    Added inst normalizer_inst/FE_PHC17486_FE_OCPN4078_div_in_1_7 (CKBD1)

    Added inst normalizer_inst/FE_PHC17487_FE_OCPN13778_sum_5 (CKBD1)

    Added inst normalizer_inst/FE_PHC17488_FE_RN_34 (CKBD2)

    Added inst normalizer_inst/FE_PHC17489_n4019 (CKBD1)

    Added inst normalizer_inst/FE_PHC17490_FE_OFN13404_sum_7 (CKBD2)

    Added inst normalizer_inst/FE_PHC17491_FE_OCPN4413_n7314 (CKBD1)

    Added inst normalizer_inst/FE_PHC17492_n7382 (CKBD1)

    Added inst normalizer_inst/FE_PHC17493_div_in_2_16 (CKBD2)

    Added inst normalizer_inst/FE_PHC17494_FE_OCPN13777_sum_5 (CKBD1)

    Added inst normalizer_inst/FE_PHC17495_n2273 (CKBD1)

    Added inst normalizer_inst/FE_PHC17496_FE_OFN13401_sum_2 (BUFFD3)

    Added inst normalizer_inst/FE_PHC17497_n2251 (CKBD0)

    Added inst normalizer_inst/FE_PHC17498_n6392 (CKBD1)

    Added inst normalizer_inst/FE_PHC17499_FE_RN_1519_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC17500_FE_OCPN13571_sum_2 (CKBD4)

    Added inst normalizer_inst/FE_PHC17501_FE_OFN200_div_in_1_2 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17502_n7376 (CKBD0)

    Added inst normalizer_inst/FE_PHC17503_FE_OFN108_n4144 (CKBD4)

    Added inst normalizer_inst/FE_PHC17504_FE_OCPN3926_n12944 (CKBD0)

    Added inst normalizer_inst/FE_PHC17505_FE_RN_234 (CKBD1)

    Added inst normalizer_inst/FE_PHC17506_div_in_2_5 (CKBD0)

    Added inst normalizer_inst/FE_PHC17507_FE_OCPN4154_n5732 (CKBD0)

    Added inst normalizer_inst/FE_PHC17508_n1133 (CKBD0)

    Added inst normalizer_inst/FE_PHC17509_n4209 (CKBD0)

    Added inst normalizer_inst/FE_PHC17510_FE_OFN13814_FE_OFN397_n7404 (CKBD0)

    Added inst normalizer_inst/FE_PHC17511_FE_OFN13516_n (BUFFD2)

    Added inst normalizer_inst/FE_PHC17512_FE_OCPN3636_n202 (CKBD1)

    Added inst normalizer_inst/FE_PHC17513_FE_RN_423 (CKBD1)

    Added inst normalizer_inst/FE_PHC17514_n5 (CKBD1)

    Added inst normalizer_inst/FE_PHC17515_FE_OFN13185_n9829 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17516_FE_OCPN4081_n2401 (CKBD2)

    Added inst normalizer_inst/FE_PHC17517_n7324 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17518_FE_OCPN3049_FE_OFN13344_n (CKBD1)

    Added inst normalizer_inst/FE_PHC17519_FE_OCPN2707_n4144 (CKBD4)

    Added inst normalizer_inst/FE_PHC17520_n7544 (BUFFD8)

    Added inst normalizer_inst/FE_PHC17521_n2680 (CKBD1)

    Added inst normalizer_inst/FE_PHC17522_n2289 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17523_n7488 (CKBD1)

    Added inst normalizer_inst/FE_PHC17524_FE_OFN13358_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC17525_FE_OFN111_n5842 (BUFFD8)

    Added inst normalizer_inst/FE_PHC17526_FE_OFN13211_n121 (CKBD4)

    Added inst normalizer_inst/FE_PHC17527_n7485 (CKBD1)

    Added inst normalizer_inst/FE_PHC17528_FE_OFN13230_n2736 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17529_FE_OCPN2591_n2401 (CKBD4)

    Added inst normalizer_inst/FE_PHC17530_FE_OFN13315_FE_DBTN4_n2736 (CKBD1)

    Added inst normalizer_inst/FE_PHC17531_n121 (BUFFD16)

    Added inst normalizer_inst/FE_PHC17532_FE_OCPN3920_n7544 (BUFFD12)

    Added inst normalizer_inst/FE_PHC17533_n12941 (BUFFD8)

    Added inst normalizer_inst/FE_PHC17534_n7376 (CKBD0)

    Added inst normalizer_inst/FE_PHC17535_FE_OFN13424_n7668 (CKBD0)

    Added inst normalizer_inst/FE_PHC17536_n5896 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17537_FE_OFN13211_n121 (CKBD0)

    Added inst normalizer_inst/FE_PHC17538_n2839 (CKBD0)

    Added inst normalizer_inst/FE_PHC17539_n5713 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17540_FE_OFN13148_n (CKBD0)

    Added inst normalizer_inst/FE_PHC17541_FE_RN_625_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC17542_FE_RN_1044_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC17543_n6396 (CKBD0)

    Added inst normalizer_inst/FE_PHC17544_n2890 (CKBD0)

    Added inst normalizer_inst/FE_PHC17545_FE_OFN85_n2401 (BUFFD3)

    Added inst normalizer_inst/FE_PHC17546_n7974 (CKBD0)

    Added inst normalizer_inst/FE_PHC17547_n4286 (CKBD0)

    Added inst normalizer_inst/FE_PHC17548_n2426 (CKBD1)

    Added inst normalizer_inst/FE_PHC17549_FE_OFN379_n7485 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17550_FE_RN_54 (CKBD1)

    Added inst normalizer_inst/FE_PHC17551_FE_OFN13228_n4202 (CKBD4)

    Added inst normalizer_inst/FE_PHC17552_FE_OFN251_n5842 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17553_n3371 (CKBD1)

    Added inst normalizer_inst/FE_PHC17554_n4061 (CKBD4)

    Added inst normalizer_inst/FE_PHC17555_n4202 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17556_n7355 (CKBD1)

    Added inst normalizer_inst/FE_PHC17557_FE_OFN13414_sum_4 (BUFFD3)

    Added inst normalizer_inst/FE_PHC17558_FE_OFN114_n7485 (BUFFD2)

    Added inst normalizer_inst/FE_PHC17559_FE_OCPN13777_sum_5 (CKBD4)

    Added inst normalizer_inst/FE_PHC17560_n5881 (CKBD1)

    Added inst normalizer_inst/FE_PHC17561_n7417 (CKBD1)

    Added inst normalizer_inst/FE_PHC17562_n12844 (BUFFD3)

    Added inst normalizer_inst/FE_PHC17563_n4018 (CKBD1)

    Added inst normalizer_inst/FE_PHC17564_n7485 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17565_n1571 (CKBD0)

    Added inst normalizer_inst/FE_PHC17566_n4017 (CKBD1)

    Added inst normalizer_inst/FE_PHC17567_n7456 (CKBD0)

    Added inst normalizer_inst/FE_PHC17568_n12987 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17569_FE_OFN13153_n (BUFFD6)

    Added inst normalizer_inst/FE_PHC17570_FE_OFN13354_n (CKBD1)

    Added inst normalizer_inst/FE_PHC17571_n7687 (CKBD1)

    Added inst normalizer_inst/FE_PHC17572_n2307 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17573_n2581 (CKBD0)

    Added inst normalizer_inst/FE_PHC17574_n7307 (CKBD1)

    Added inst normalizer_inst/FE_PHC17575_n5880 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17576_n5986 (CKBD0)

    Added inst normalizer_inst/FE_PHC17577_n5950 (CKBD2)

    Added inst normalizer_inst/FE_PHC17578_n2428 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17579_n5934 (CKBD2)

    Added inst normalizer_inst/FE_PHC17580_n2532 (CKBD2)

    Added inst normalizer_inst/FE_PHC17581_FE_OCPN2707_n4144 (CKBD2)

    Added inst normalizer_inst/FE_PHC17582_n11476 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17583_n5893 (CKBD2)

    Added inst normalizer_inst/FE_PHC17584_n7487 (CKBD0)

    Added inst normalizer_inst/FE_PHC17585_n2491 (CKBD0)

    Added inst normalizer_inst/FE_PHC17586_FE_RN_181 (CKBD0)

    Added inst normalizer_inst/FE_PHC17587_FE_OCPN3533_n12890 (CKBD1)

    Added inst normalizer_inst/FE_PHC17588_FE_OFN13369_n5867 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17589_n12861 (CKBD2)

    Added inst normalizer_inst/FE_PHC17590_n11324 (CKBD1)

    Added inst normalizer_inst/FE_PHC17591_n7484 (CKBD1)

    Added inst normalizer_inst/FE_PHC17592_n5814 (CKBD1)

    Added inst normalizer_inst/FE_PHC17593_FE_OFN93_n12845 (BUFFD8)

    Added inst normalizer_inst/FE_PHC17594_n5841 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17595_FE_OFN112_n7447 (BUFFD16)

    Added inst normalizer_inst/FE_PHC17596_FE_OFN13514_n5751 (CKBD4)

    Added inst normalizer_inst/FE_PHC17597_FE_DBTN48_n12890 (CKBD12)

    Added inst normalizer_inst/FE_PHC17598_n12982 (CKBD2)

    Added inst normalizer_inst/FE_PHC17599_n12865 (CKBD0)

    Added inst normalizer_inst/FE_PHC17600_n3302 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17601_FE_OCPN4420_n12743 (CKBD0)

    Added inst normalizer_inst/FE_PHC17602_FE_OFN13482_n (CKBD2)

    Added inst normalizer_inst/FE_PHC17603_n5986 (CKBD0)

    Added inst normalizer_inst/FE_PHC17604_FE_DBTN9_n5814 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17605_n2905 (CKBD1)

    Added inst normalizer_inst/FE_PHC17606_n7386 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17607_n3369 (CKBD4)

    Added inst normalizer_inst/FE_PHC17608_FE_OFN13514_n5751 (CKBD2)

    Added inst normalizer_inst/FE_PHC17609_n5943 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17610_n5954 (CKBD1)

    Added inst normalizer_inst/FE_PHC17611_n5966 (CKBD1)

    Added inst normalizer_inst/FE_PHC17612_n7459 (CKBD4)

    Added inst normalizer_inst/FE_PHC17613_n12844 (CKBD0)

    Added inst normalizer_inst/FE_PHC17614_FE_OFN93_n12845 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17615_FE_OCPN3904_n7536 (CKBD2)

    Added inst normalizer_inst/FE_PHC17616_FE_RN_127 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17617_FE_RN_203 (CKBD0)

    Added inst normalizer_inst/FE_PHC17618_n6055 (CKBD0)

    Added inst normalizer_inst/FE_PHC17619_n1816 (CKBD2)

    Added inst normalizer_inst/FE_PHC17620_FE_OFN119_n2491 (CKBD2)

    Added inst normalizer_inst/FE_PHC17621_n7568 (CKBD1)

    Added inst normalizer_inst/FE_PHC17622_FE_OFN112_n7447 (CKBD4)

    Added inst normalizer_inst/FE_PHC17623_n5920 (CKBD1)

    Added inst normalizer_inst/FE_PHC17624_n7285 (CKBD4)

    Added inst normalizer_inst/FE_PHC17625_FE_OFN555_n7487 (CKBD4)

    Added inst normalizer_inst/FE_PHC17626_FE_DBTN48_n12890 (BUFFD8)

    Added inst normalizer_inst/FE_PHC17627_FE_OFN13458_n4266 (CKBD2)

    Added inst normalizer_inst/FE_PHC17628_FE_OFN13285_n2491 (CKBD0)

    Added inst normalizer_inst/FE_PHC17629_FE_OCPN2967_n2677 (CKBD0)

    Added inst normalizer_inst/FE_PHC17630_FE_RN_393_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC17631_FE_OFN592_n2491 (CKBD2)

    Added inst normalizer_inst/FE_PHC17632_n15 (CKBD0)

    Added inst normalizer_inst/FE_PHC17633_FE_OFN13796_n12844 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17634_n7568 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17635_n7513 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17636_n7755 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17637_FE_OCPN4233_n7387 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17638_n5974 (CKBD1)

    Added inst normalizer_inst/FE_PHC17639_FE_OCPN4028_n5920 (CKBD1)

    Added inst normalizer_inst/FE_PHC17640_n7390 (CKBD1)

    Added inst normalizer_inst/FE_PHC17641_n4285 (CKBD1)

    Added inst normalizer_inst/FE_PHC17642_n490 (CKBD1)

    Added inst normalizer_inst/FE_PHC17643_n11516 (BUFFD6)

    Added inst normalizer_inst/FE_PHC17644_FE_RN_1338_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17645_FE_OFN595_n4264 (CKBD0)

    Added inst normalizer_inst/FE_PHC17646_n5827 (CKBD2)

    Added inst normalizer_inst/FE_PHC17647_n2638 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17648_n5061 (CKBD0)

    Added inst normalizer_inst/FE_PHC17649_n5060 (CKBD0)

    Added inst normalizer_inst/FE_PHC17650_n5366 (CKBD0)

    Added inst normalizer_inst/FE_PHC17651_n5312 (CKBD0)

    Added inst normalizer_inst/FE_PHC17652_FE_OCPN4098_n5498 (CKBD1)

    Added inst normalizer_inst/FE_PHC17653_FE_OCPN4389_n2128 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17654_FE_OFN214_n7590 (CKBD0)

    Added inst normalizer_inst/FE_PHC17655_n5118 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17656_FE_OCPN13610_n4970 (CKBD0)

    Added inst normalizer_inst/FE_PHC17657_n5484 (CKBD1)

    Added inst normalizer_inst/FE_PHC17658_FE_OCPN3575_n5362 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17659_n5566 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17660_FE_OCPN4447_n5407 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17661_n5462 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17662_n5114 (CKBD1)

    Added inst normalizer_inst/FE_PHC17663_FE_RN_344 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17664_n7754 (CKBD2)

    Added inst normalizer_inst/FE_PHC17665_n5556 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17666_n5122 (CKBD1)

    Added inst normalizer_inst/FE_PHC17667_n6205 (CKBD1)

    Added inst normalizer_inst/FE_PHC17668_n3160 (CKBD1)

    Added inst normalizer_inst/FE_PHC17669_n6197 (CKBD1)

    Added inst normalizer_inst/FE_PHC17670_n6024 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17671_n7646 (CKBD0)

    Added inst normalizer_inst/FE_PHC17672_n6258 (CKBD1)

    Added inst normalizer_inst/FE_PHC17673_n5523 (CKBD0)

    Added inst normalizer_inst/FE_PHC17674_n5415 (CKBD0)

    Added inst normalizer_inst/FE_PHC17675_n5306 (CKBD0)

    Added inst normalizer_inst/FE_PHC17676_n7590 (CKBD0)

    Added inst normalizer_inst/FE_PHC17677_n6263 (CKBD0)

    Added inst normalizer_inst/FE_PHC17678_n1998 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17679_n1999 (CKBD1)

    Added inst normalizer_inst/FE_PHC17680_n3061 (CKBD1)

    Added inst normalizer_inst/FE_PHC17681_n3010 (CKBD1)

    Added inst normalizer_inst/FE_PHC17682_n636 (CKBD1)

    Added inst normalizer_inst/FE_PHC17683_n3004 (CKBD0)

    Added inst normalizer_inst/FE_PHC17684_n191 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17685_FE_OCPN13661_n6175 (CKBD2)

    Added inst normalizer_inst/FE_PHC17686_n21 (CKBD6)

    Added inst normalizer_inst/FE_PHC17687_n5579 (CKBD0)

    Added inst normalizer_inst/FE_PHC17688_n7570 (CKBD1)

    Added inst normalizer_inst/FE_PHC17689_n5494 (CKBD0)

    Added inst normalizer_inst/FE_PHC17690_n5331 (CKBD1)

    Added inst normalizer_inst/FE_PHC17691_n3078 (CKBD1)

    Added inst normalizer_inst/FE_PHC17692_n6153 (CKBD0)

    Added inst normalizer_inst/FE_PHC17693_n5488 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17694_n5378 (CKBD0)

    Added inst normalizer_inst/FE_PHC17695_n6153 (CKBD0)

    Added inst normalizer_inst/FE_PHC17696_FE_OCPN3634_n1999 (CKBD0)

    Added inst normalizer_inst/FE_PHC17697_n5307 (CKBD0)

    Added inst normalizer_inst/FE_PHC17698_n3011 (CKBD0)

    Added inst normalizer_inst/FE_PHC17699_n5415 (CKBD0)

    Added inst normalizer_inst/FE_PHC17700_n6207 (CKBD1)

    Added inst normalizer_inst/FE_PHC17701_FE_OCPN2535_n5494 (CKBD0)

    Added inst normalizer_inst/FE_PHC17702_n5398 (CKBD1)

    Added inst normalizer_inst/FE_PHC17703_n5523 (CKBD1)

    Added inst normalizer_inst/FE_PHC17704_FE_RN_667_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17705_n5368 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17706_n5413 (CKBD0)

    Added inst normalizer_inst/FE_PHC17707_n5518 (CKBD1)

    Added inst normalizer_inst/FE_PHC17708_n5463 (CKBD0)

    Added inst normalizer_inst/FE_PHC17709_n5492 (CKBD1)

    Added inst normalizer_inst/FE_PHC17710_n5340 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17711_n2995 (CKBD1)

    Added inst normalizer_inst/FE_PHC17712_n3212 (CKBD1)

    Added inst normalizer_inst/FE_PHC17713_n3009 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17714_FE_OCPN13603_n1044 (CKBD2)

    Added inst normalizer_inst/FE_PHC17715_n5499 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17716_n3088 (CKBD4)

    Added inst normalizer_inst/FE_PHC17717_n1779 (CKBD1)

    Added inst normalizer_inst/FE_PHC17718_n7789 (CKBD4)

    Added inst normalizer_inst/FE_PHC17719_n5493 (BUFFD16)

    Added inst normalizer_inst/FE_PHC17720_n203 (CKBD1)

    Added inst normalizer_inst/FE_PHC17721_n5552 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17722_n5577 (CKBD0)

    Added inst normalizer_inst/FE_PHC17723_n5485 (CKBD1)

    Added inst normalizer_inst/FE_PHC17724_n3241 (CKBD1)

    Added inst normalizer_inst/FE_PHC17725_n6368 (CKBD4)

    Added inst normalizer_inst/FE_PHC17726_n7773 (CKBD1)

    Added inst normalizer_inst/FE_PHC17727_n5521 (CKBD0)

    Added inst normalizer_inst/FE_PHC17728_n5557 (CKBD0)

    Added inst normalizer_inst/FE_PHC17729_n6689 (CKBD0)

    Added inst normalizer_inst/FE_PHC17730_n6677 (CKBD0)

    Added inst normalizer_inst/FE_PHC17731_n5583 (CKBD0)

    Added inst normalizer_inst/FE_PHC17732_n5497 (CKBD1)

    Added inst normalizer_inst/FE_PHC17733_n5547 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17734_n1263 (CKBD1)

    Added inst normalizer_inst/FE_PHC17735_n5539 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17736_n6734 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17737_n5520 (CKBD1)

    Added inst normalizer_inst/FE_PHC17738_n3013 (CKBD1)

    Added inst normalizer_inst/FE_PHC17739_n97 (CKBD1)

    Added inst normalizer_inst/FE_PHC17740_FE_OCPN4592_n13117 (CKBD1)

    Added inst normalizer_inst/FE_PHC17741_n5042 (CKBD0)

    Added inst normalizer_inst/FE_PHC17742_n6621 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17743_n5585 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17744_FE_RN_172 (CKBD0)

    Added inst normalizer_inst/FE_PHC17745_n5038 (CKBD0)

    Added inst normalizer_inst/FE_PHC17746_n7735 (CKBD0)

    Added inst normalizer_inst/FE_PHC17747_FE_RN_321 (CKBD0)

    Added inst normalizer_inst/FE_PHC17748_n7901 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17749_n8045 (CKBD1)

    Added inst normalizer_inst/FE_PHC17750_n8043 (CKBD1)

    Added inst normalizer_inst/FE_PHC17751_n7033 (CKBD1)

    Added inst normalizer_inst/FE_PHC17752_n7846 (CKBD1)

    Added inst normalizer_inst/FE_PHC17753_FE_OCPN13654_n7099 (CKBD2)

    Added inst normalizer_inst/FE_PHC17754_n6742 (CKBD4)

    Added inst normalizer_inst/FE_PHC17755_FE_RN_43 (CKBD2)

    Added inst normalizer_inst/FE_PHC17756_n7774 (CKBD4)

    Added inst normalizer_inst/FE_PHC17757_n7156 (CKBD2)

    Added inst normalizer_inst/FE_PHC17758_n6858 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17759_FE_RN_228 (CKBD4)

    Added inst normalizer_inst/FE_PHC17760_n6733 (CKBD2)

    Added inst normalizer_inst/FE_PHC17761_n1959 (CKBD1)

    Added inst normalizer_inst/FE_PHC17762_n6638 (CKBD6)

    Added inst normalizer_inst/FE_PHC17763_n6798 (CKBD4)

    Added inst normalizer_inst/FE_PHC17764_n6994 (BUFFD8)

    Added inst normalizer_inst/FE_PHC17765_n8107 (CKBD1)

    Added inst normalizer_inst/FE_PHC17766_n3668 (CKBD0)

    Added inst normalizer_inst/FE_PHC17767_n6820 (CKBD0)

    Added inst normalizer_inst/FE_PHC17768_n5320 (CKBD0)

    Added inst normalizer_inst/FE_PHC17769_n6645 (CKBD0)

    Added inst normalizer_inst/FE_PHC17770_n6656 (CKBD0)

    Added inst normalizer_inst/FE_PHC17771_n6635 (CKBD0)

    Added inst normalizer_inst/FE_PHC17772_n6622 (CKBD0)

    Added inst normalizer_inst/FE_PHC17773_N517 (CKBD0)

    Added inst normalizer_inst/FE_PHC17774_n5582 (CKBD0)

    Added inst normalizer_inst/FE_PHC17775_N516 (CKBD0)

    Added inst normalizer_inst/FE_PHC17776_n6606 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17777_n6584 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17778_n5491 (CKBD0)

    Added inst normalizer_inst/FE_PHC17779_n6612 (CKBD1)

    Added inst normalizer_inst/FE_PHC17780_n5534 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17781_FE_RN_549_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC17782_FE_OCPN4077_FE_RN_172 (CKBD1)

    Added inst normalizer_inst/FE_PHC17783_n6738 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17784_n6769 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17785_n5532 (CKBD1)

    Added inst normalizer_inst/FE_PHC17786_n6793 (CKBD0)

    Added inst normalizer_inst/FE_PHC17787_n6852 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17788_n6882 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17789_n6812 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17790_n6828 (CKBD0)

    Added inst normalizer_inst/FE_PHC17791_n6709 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17792_n3604 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17793_n6839 (CKBD1)

    Added inst normalizer_inst/FE_PHC17794_n6699 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17795_n6835 (CKBD0)

    Added inst normalizer_inst/FE_PHC17796_n5536 (CKBD0)

    Added inst normalizer_inst/FE_PHC17797_n5237 (CKBD0)

    Added inst normalizer_inst/FE_PHC17798_n3589 (CKBD1)

    Added inst normalizer_inst/FE_PHC17799_n6756 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17800_n6823 (CKBD1)

    Added inst normalizer_inst/FE_PHC17801_n6782 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17802_n96 (CKBD1)

    Added inst normalizer_inst/FE_PHC17803_n3617 (CKBD1)

    Added inst normalizer_inst/FE_PHC17804_FE_RN_387 (CKBD0)

    Added inst normalizer_inst/FE_PHC17805_n8066 (CKBD1)

    Added inst normalizer_inst/FE_PHC17806_n2217 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17807_n8127 (CKBD0)

    Added inst normalizer_inst/FE_PHC17808_n6761 (CKBD0)

    Added inst normalizer_inst/FE_PHC17809_n5035 (CKBD0)

    Added inst normalizer_inst/FE_PHC17810_n9782 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17811_n7861 (CKBD4)

    Added inst normalizer_inst/FE_PHC17812_n3620 (CKBD1)

    Added inst normalizer_inst/FE_PHC17813_FE_OCPN13624_n1596 (CKBD2)

    Added inst normalizer_inst/FE_PHC17814_n5037 (CKBD1)

    Added inst normalizer_inst/FE_PHC17815_n3588 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17816_n3602 (CKBD2)

    Added inst normalizer_inst/FE_PHC17817_n3582 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17818_n1973 (CKBD0)

    Added inst normalizer_inst/FE_PHC17819_n3637 (CKBD2)

    Added inst normalizer_inst/FE_PHC17820_n8103 (CKBD4)

    Added inst normalizer_inst/FE_PHC17821_FE_OCPN3205_n3556 (CKBD4)

    Added inst normalizer_inst/FE_PHC17822_n3767 (BUFFD3)

    Added inst normalizer_inst/FE_PHC17823_FE_OCPN13556_n7084 (CKBD2)

    Added inst normalizer_inst/FE_PHC17824_n562 (CKBD4)

    Added inst normalizer_inst/FE_PHC17825_n3603 (CKBD2)

    Added inst normalizer_inst/FE_PHC17826_n3601 (CKBD6)

    Added inst normalizer_inst/FE_PHC17827_n3642 (CKBD8)

    Added inst normalizer_inst/FE_PHC17828_n3758 (BUFFD6)

    Added inst normalizer_inst/FE_PHC17829_n6816 (CKBD6)

    Added inst normalizer_inst/FE_PHC17830_n8110 (CKBD1)

    Added inst normalizer_inst/FE_PHC17831_n6808 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17832_FE_OCPN13595_n13038 (CKBD4)

    Added inst normalizer_inst/FE_PHC17833_n13064 (CKBD1)

    Added inst normalizer_inst/FE_PHC17834_n3590 (CKBD0)

    Added inst normalizer_inst/FE_PHC17835_FE_OCPN3672_n3620 (CKBD0)

    Added inst normalizer_inst/FE_PHC17836_n3501 (CKBD0)

    Added inst normalizer_inst/FE_PHC17837_n3906 (CKBD0)

    Added inst normalizer_inst/FE_PHC17838_n3553 (CKBD0)

    Added inst normalizer_inst/FE_PHC17839_FE_RN_62_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC17840_n3879 (CKBD0)

    Added inst normalizer_inst/FE_PHC17841_n3708 (CKBD0)

    Added inst normalizer_inst/FE_PHC17842_n3513 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17843_n3595 (CKBD0)

    Added inst normalizer_inst/FE_PHC17844_n6909 (CKBD0)

    Added inst normalizer_inst/FE_PHC17845_n3420 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17846_n3772 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17847_n3388 (CKBD0)

    Added inst normalizer_inst/FE_PHC17848_n3825 (CKBD1)

    Added inst normalizer_inst/FE_PHC17849_n3692 (CKBD1)

    Added inst normalizer_inst/FE_PHC17850_n3878 (CKBD1)

    Added inst normalizer_inst/FE_PHC17851_n3792 (CKBD1)

    Added inst normalizer_inst/FE_PHC17852_n6784 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17853_n3743 (CKBD1)

    Added inst normalizer_inst/FE_PHC17854_n3650 (CKBD1)

    Added inst normalizer_inst/FE_PHC17855_n6871 (CKBD1)

    Added inst normalizer_inst/FE_PHC17856_n3824 (CKBD1)

    Added inst normalizer_inst/FE_PHC17857_n6793 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17858_n3560 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17859_n7085 (CKBD1)

    Added inst normalizer_inst/FE_PHC17860_n7072 (CKBD1)

    Added inst normalizer_inst/FE_PHC17861_n6767 (CKBD1)

    Added inst normalizer_inst/FE_PHC17862_n9680 (CKBD1)

    Added inst normalizer_inst/FE_PHC17863_n5089 (CKBD1)

    Added inst normalizer_inst/FE_PHC17864_n9783 (CKBD1)

    Added inst normalizer_inst/FE_PHC17865_n6746 (CKBD1)

    Added inst normalizer_inst/FE_PHC17866_n5317 (CKBD1)

    Added inst normalizer_inst/FE_PHC17867_FE_RN_707_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC17868_n5650 (CKBD1)

    Added inst normalizer_inst/FE_PHC17869_n5297 (CKBD1)

    Added inst normalizer_inst/FE_PHC17870_n1953 (CKBD1)

    Added inst normalizer_inst/FE_PHC17871_n6854 (CKBD1)

    Added inst normalizer_inst/FE_PHC17872_n6643 (CKBD1)

    Added inst normalizer_inst/FE_PHC17873_n6627 (CKBD1)

    Added inst normalizer_inst/FE_PHC17874_n6794 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17875_n3741 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17876_n6776 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17877_n3428 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17878_n6702 (CKBD1)

    Added inst normalizer_inst/FE_PHC17879_n9982 (CKBD1)

    Added inst normalizer_inst/FE_PHC17880_n6804 (CKBD1)

    Added inst normalizer_inst/FE_PHC17881_n6822 (CKBD1)

    Added inst normalizer_inst/FE_PHC17882_n3732 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17883_n3512 (CKBD0)

    Added inst normalizer_inst/FE_PHC17884_n5570 (CKBD1)

    Added inst normalizer_inst/FE_PHC17885_n3639 (BUFFD0)

    Added inst normalizer_inst/FE_PHC17886_n3468 (CKBD0)

    Added inst normalizer_inst/FE_PHC17887_n5703 (CKBD1)

    Added inst normalizer_inst/FE_PHC17888_n3618 (CKBD1)

    Added inst normalizer_inst/FE_PHC17889_n5700 (CKBD1)

    Added inst normalizer_inst/FE_PHC17890_n5433 (CKBD1)

    Added inst normalizer_inst/FE_PHC17891_n5682 (CKBD1)

    Added inst normalizer_inst/FE_PHC17892_n5684 (CKBD1)

    Added inst normalizer_inst/FE_PHC17893_n5617 (CKBD1)

    Added inst normalizer_inst/FE_PHC17894_n5615 (CKBD1)

    Added inst normalizer_inst/FE_PHC17895_n9720 (CKBD1)

    Added inst normalizer_inst/FE_PHC17896_n3576 (CKBD0)

    Added inst normalizer_inst/FE_PHC17897_n3705 (CKBD0)

    Added inst normalizer_inst/FE_PHC17898_n3419 (CKBD2)

    Added inst normalizer_inst/FE_PHC17899_FE_OCPN4149_n3619 (CKBD2)

    Added inst normalizer_inst/FE_PHC17900_n3573 (CKBD0)

    Added inst normalizer_inst/FE_PHC17901_FE_RN_243 (CKBD0)

    Added inst normalizer_inst/FE_PHC17902_n3689 (CKBD0)

    Added inst normalizer_inst/FE_PHC17903_FE_RN_246 (CKBD1)

    Added inst normalizer_inst/FE_PHC17904_n3482 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17905_n6551 (CKBD1)

    Added inst normalizer_inst/FE_PHC17906_n3770 (CKBD0)

    Added inst normalizer_inst/FE_PHC17907_FE_DBTN42_n13171 (CKBD0)

    Added inst normalizer_inst/FE_PHC17908_n3476 (CKBD1)

    Added inst normalizer_inst/FE_PHC17909_FE_RN_277 (CKBD1)

    Added inst normalizer_inst/FE_PHC17910_n3522 (CKBD2)

    Added inst normalizer_inst/FE_PHC17911_FE_OCPN13643_n5656 (BUFFD2)

    Added inst normalizer_inst/FE_PHC17912_n3338 (CKBD2)

    Added inst normalizer_inst/FE_PHC17913_n9854 (CKBD4)

    Added inst normalizer_inst/FE_PHC17914_n3572 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17915_n3563 (CKBD1)

    Added inst normalizer_inst/FE_PHC17916_FE_RN_142 (CKBD4)

    Added inst normalizer_inst/FE_PHC17917_n3452 (CKBD4)

    Added inst normalizer_inst/FE_PHC17918_n3575 (CKBD2)

    Added inst normalizer_inst/FE_PHC17919_n3558 (BUFFD8)

    Added inst normalizer_inst/FE_PHC17920_n3381 (CKBD4)

    Added inst normalizer_inst/FE_PHC17921_n3566 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17922_n2110 (CKBD4)

    Added inst normalizer_inst/FE_PHC17923_n324 (CKBD0)

    Added inst normalizer_inst/FE_PHC17924_n13065 (CKBD4)

    Added inst normalizer_inst/FE_PHC17925_n13136 (CKBD1)

    Added inst normalizer_inst/FE_PHC17926_n3444 (CKBD4)

    Added inst normalizer_inst/FE_PHC17927_n13127 (CKBD1)

    Added inst normalizer_inst/FE_PHC17928_n13066 (CKBD1)

    Added inst normalizer_inst/FE_PHC17929_n13067 (CKBD1)

    Added inst normalizer_inst/FE_PHC17930_n10007 (CKBD0)

    Added inst normalizer_inst/FE_PHC17931_n13125 (CKBD1)

    Added inst normalizer_inst/FE_PHC17932_n10003 (CKBD0)

    Added inst normalizer_inst/FE_PHC17933_n10217 (CKBD0)

    Added inst normalizer_inst/FE_PHC17934_n10041 (CKBD0)

    Added inst normalizer_inst/FE_PHC17935_n1455 (CKBD0)

    Added inst normalizer_inst/FE_PHC17936_n10310 (CKBD0)

    Added inst normalizer_inst/FE_PHC17937_n1363 (CKBD0)

    Added inst normalizer_inst/FE_PHC17938_n217 (CKBD0)

    Added inst normalizer_inst/FE_PHC17939_n9746 (CKBD0)

    Added inst normalizer_inst/FE_PHC17940_n1359 (CKBD0)

    Added inst normalizer_inst/FE_PHC17941_n10292 (CKBD0)

    Added inst normalizer_inst/FE_PHC17942_n1103 (CKBD0)

    Added inst normalizer_inst/FE_PHC17943_n10042 (CKBD0)

    Added inst normalizer_inst/FE_PHC17944_n10046 (CKBD0)

    Added inst normalizer_inst/FE_PHC17945_n10279 (CKBD0)

    Added inst normalizer_inst/FE_PHC17946_FE_RN_160 (CKBD0)

    Added inst normalizer_inst/FE_PHC17947_n9862 (CKBD1)

    Added inst normalizer_inst/FE_PHC17948_n3690 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17949_n10017 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17950_n3523 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17951_n3451 (CKBD0)

    Added inst normalizer_inst/FE_PHC17952_n3771 (CKBD0)

    Added inst normalizer_inst/FE_PHC17953_n3554 (CKBD0)

    Added inst normalizer_inst/FE_PHC17954_FE_OCPN3096_n10284 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17955_n3431 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17956_n3500 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17957_N527 (CKBD0)

    Added inst normalizer_inst/FE_PHC17958_n3460 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17959_n1454 (CKBD1)

    Added inst normalizer_inst/FE_PHC17960_n8566 (CKBD1)

    Added inst normalizer_inst/FE_PHC17961_n3585 (CKBD1)

    Added inst normalizer_inst/FE_PHC17962_n10025 (CKBD1)

    Added inst normalizer_inst/FE_PHC17963_n3578 (CKBD0)

    Added inst normalizer_inst/FE_PHC17964_n3716 (CKBD1)

    Added inst normalizer_inst/FE_PHC17965_n3657 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17966_n10021 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17967_n3546 (CKBD1)

    Added inst normalizer_inst/FE_PHC17968_FE_OCPN3367_FE_DBTN28_n13135 (CKBD1)

    Added inst normalizer_inst/FE_PHC17969_n10128 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17970_n3334 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17971_n3706 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17972_n9785 (CKBD1)

    Added inst normalizer_inst/FE_PHC17973_n6707 (CKBD1)

    Added inst normalizer_inst/FE_PHC17974_n3749 (CKBD0)

    Added inst normalizer_inst/FE_PHC17975_n10194 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17976_n9955 (CKBD1)

    Added inst normalizer_inst/FE_PHC17977_n10159 (CKBD0)

    Added inst normalizer_inst/FE_PHC17978_n10271 (CKBD1)

    Added inst normalizer_inst/FE_PHC17979_n5596 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17980_n3356 (CKBD1)

    Added inst normalizer_inst/FE_PHC17981_n10185 (BUFFD0)

    Added inst normalizer_inst/FE_PHC17982_n8579 (CKBD1)

    Added inst normalizer_inst/FE_PHC17983_n10302 (CKBD4)

    Added inst normalizer_inst/FE_PHC17984_n10193 (CKBD0)

    Added inst normalizer_inst/FE_PHC17985_n9956 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17986_n9670 (CKBD2)

    Added inst normalizer_inst/FE_PHC17987_n10223 (CKBD1)

    Added inst normalizer_inst/FE_PHC17988_FE_OCPN3041_n10019 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17989_n10270 (CKBD1)

    Added inst normalizer_inst/FE_PHC17990_n3430 (CKBD2)

    Added inst normalizer_inst/FE_PHC17991_n9877 (CKBD0)

    Added inst normalizer_inst/FE_PHC17992_n9637 (CKBD1)

    Added inst normalizer_inst/FE_PHC17993_n9977 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17994_n13142 (CKBD4)

    Added inst normalizer_inst/FE_PHC17995_n10160 (BUFFD1)

    Added inst normalizer_inst/FE_PHC17996_n3615 (CKBD2)

    Added inst normalizer_inst/FE_PHC17997_n9635 (CKBD4)

    Added inst normalizer_inst/FE_PHC17998_n1059 (CKBD2)

    Added inst normalizer_inst/FE_PHC17999_n3438 (CKBD2)

    Added inst normalizer_inst/FE_PHC18000_FE_OCPN13658_n13135 (BUFFD3)

    Added inst normalizer_inst/FE_PHC18001_n8581 (CKBD2)

    Added inst normalizer_inst/FE_PHC18002_n10151 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18003_n10170 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18004_n8482 (BUFFD8)

    Added inst normalizer_inst/FE_PHC18005_n10178 (CKBD2)

    Added inst normalizer_inst/FE_PHC18006_n10298 (CKBD4)

    Added inst normalizer_inst/FE_PHC18007_n792 (CKBD4)

    Added inst normalizer_inst/FE_PHC18008_FE_OCPN13529_n3280 (CKBD4)

    Added inst normalizer_inst/FE_PHC18009_n13143 (CKBD4)

    Added inst normalizer_inst/FE_PHC18010_n13128 (BUFFD2)

    Added inst normalizer_inst/FE_PHC18011_n9865 (CKBD0)

    Added inst normalizer_inst/FE_PHC18012_n9733 (CKBD0)

    Added inst normalizer_inst/FE_PHC18013_n2023 (CKBD0)

    Added inst normalizer_inst/FE_PHC18014_n10085 (CKBD0)

    Added inst normalizer_inst/FE_PHC18015_n10146 (CKBD0)

    Added inst normalizer_inst/FE_PHC18016_n1991 (CKBD0)

    Added inst normalizer_inst/FE_PHC18017_n9683 (CKBD0)

    Added inst normalizer_inst/FE_PHC18018_n9787 (CKBD0)

    Added inst normalizer_inst/FE_PHC18019_n9661 (CKBD0)

    Added inst normalizer_inst/FE_PHC18020_n13058 (CKBD4)

    Added inst normalizer_inst/FE_PHC18021_n9973 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18022_N491 (CKBD0)

    Added inst normalizer_inst/FE_PHC18023_N492 (CKBD0)

    Added inst normalizer_inst/FE_PHC18024_N513 (CKBD0)

    Added inst normalizer_inst/FE_PHC18025_FE_OCPN13529_n3280 (CKBD0)

    Added inst normalizer_inst/FE_PHC18026_n3497 (CKBD1)

    Added inst normalizer_inst/FE_PHC18027_n9965 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18028_n10086 (CKBD1)

    Added inst normalizer_inst/FE_PHC18029_n10135 (CKBD1)

    Added inst normalizer_inst/FE_PHC18030_n9978 (CKBD1)

    Added inst normalizer_inst/FE_PHC18031_n10275 (CKBD1)

    Added inst normalizer_inst/FE_PHC18032_n2105 (CKBD1)

    Added inst normalizer_inst/FE_PHC18033_n3623 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18034_n9664 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18035_n10302 (CKBD1)

    Added inst normalizer_inst/FE_PHC18036_n9646 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18037_n3997 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18038_n32 (CKBD1)

    Added inst normalizer_inst/FE_PHC18039_n10113 (CKBD1)

    Added inst normalizer_inst/FE_PHC18040_n3462 (CKBD1)

    Added inst normalizer_inst/FE_PHC18041_FE_RN_275 (CKBD1)

    Added inst normalizer_inst/FE_PHC18042_FE_OCPN3816_n3993 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18043_n6749 (CKBD1)

    Added inst normalizer_inst/FE_PHC18044_n855 (CKBD1)

    Added inst normalizer_inst/FE_PHC18045_n10780 (CKBD1)

    Added inst normalizer_inst/FE_PHC18046_FE_OCPN4239_n9855 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18047_n2022 (CKBD1)

    Added inst normalizer_inst/FE_PHC18048_n10767 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18049_n7164 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18050_n10779 (CKBD1)

    Added inst normalizer_inst/FE_PHC18051_n9321 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18052_n3948 (CKBD0)

    Added inst normalizer_inst/FE_PHC18053_n3946 (CKBD0)

    Added inst normalizer_inst/FE_PHC18054_n737 (CKBD1)

    Added inst normalizer_inst/FE_PHC18055_n10152 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18056_FE_OFN13224_n10817 (CKBD1)

    Added inst normalizer_inst/FE_PHC18057_n9863 (BUFFD2)

    Added inst normalizer_inst/FE_PHC18058_FE_OCPN4177_n5654 (CKBD1)

    Added inst normalizer_inst/FE_PHC18059_n3862 (CKBD2)

    Added inst normalizer_inst/FE_PHC18060_FE_OFN13472_n10880 (CKBD4)

    Added inst normalizer_inst/FE_PHC18061_n2030 (CKBD2)

    Added inst normalizer_inst/FE_PHC18062_FE_RN_227 (CKBD4)

    Added inst normalizer_inst/FE_PHC18063_n2025 (CKBD4)

    Added inst normalizer_inst/FE_PHC18064_FE_RN_439 (CKBD4)

    Added inst normalizer_inst/FE_PHC18065_n12149 (CKBD0)

    Added inst normalizer_inst/FE_PHC18066_n2040 (CKBD0)

    Added inst normalizer_inst/FE_PHC18067_FE_OFN13224_n10817 (CKBD0)

    Added inst normalizer_inst/FE_PHC18068_FE_OCPN4293_n9510 (CKBD0)

    Added inst normalizer_inst/FE_PHC18069_n2097 (CKBD0)

    Added inst normalizer_inst/FE_PHC18070_n9104 (CKBD0)

    Added inst normalizer_inst/FE_PHC18071_n2124 (CKBD0)

    Added inst normalizer_inst/FE_PHC18072_n11965 (CKBD0)

    Added inst normalizer_inst/FE_PHC18073_n9044 (CKBD0)

    Added inst normalizer_inst/FE_PHC18074_n1364 (CKBD0)

    Added inst normalizer_inst/FE_PHC18075_n9600 (CKBD0)

    Added inst normalizer_inst/FE_PHC18076_n9267 (CKBD0)

    Added inst normalizer_inst/FE_PHC18077_N514 (CKBD0)

    Added inst normalizer_inst/FE_PHC18078_N525 (CKBD0)

    Added inst normalizer_inst/FE_PHC18079_N524 (CKBD0)

    Added inst normalizer_inst/FE_PHC18080_n9259 (CKBD1)

    Added inst normalizer_inst/FE_PHC18081_n10811 (CKBD1)

    Added inst normalizer_inst/FE_PHC18082_n9444 (CKBD1)

    Added inst normalizer_inst/FE_PHC18083_n9613 (CKBD1)

    Added inst normalizer_inst/FE_PHC18084_n9097 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18085_n10823 (CKBD1)

    Added inst normalizer_inst/FE_PHC18086_n10776 (CKBD1)

    Added inst normalizer_inst/FE_PHC18087_n10782 (CKBD1)

    Added inst normalizer_inst/FE_PHC18088_n9070 (CKBD1)

    Added inst normalizer_inst/FE_PHC18089_n10661 (CKBD1)

    Added inst normalizer_inst/FE_PHC18090_n3548 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18091_n9534 (CKBD1)

    Added inst normalizer_inst/FE_PHC18092_n11947 (CKBD1)

    Added inst normalizer_inst/FE_PHC18093_n9138 (CKBD1)

    Added inst normalizer_inst/FE_PHC18094_n9579 (CKBD1)

    Added inst normalizer_inst/FE_PHC18095_FE_OCPN3145_n9360 (CKBD0)

    Added inst normalizer_inst/FE_PHC18096_n8976 (CKBD1)

    Added inst normalizer_inst/FE_PHC18097_n10944 (CKBD1)

    Added inst normalizer_inst/FE_PHC18098_FE_OCPN2645_n8951 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18099_n10646 (CKBD0)

    Added inst normalizer_inst/FE_PHC18100_FE_OCPN2941_n13149 (CKBD1)

    Added inst normalizer_inst/FE_PHC18101_n9578 (CKBD1)

    Added inst normalizer_inst/FE_PHC18102_n12109 (CKBD1)

    Added inst normalizer_inst/FE_PHC18103_n10969 (CKBD1)

    Added inst normalizer_inst/FE_PHC18104_n2021 (CKBD1)

    Added inst normalizer_inst/FE_PHC18105_FE_RN_411 (CKBD1)

    Added inst normalizer_inst/FE_PHC18106_n9115 (CKBD1)

    Added inst normalizer_inst/FE_PHC18107_n83 (CKBD1)

    Added inst normalizer_inst/FE_PHC18108_n13181 (CKBD1)

    Added inst normalizer_inst/FE_PHC18109_n80 (CKBD1)

    Added inst normalizer_inst/FE_PHC18110_n9313 (CKBD1)

    Added inst normalizer_inst/FE_PHC18111_n10541 (CKBD1)

    Added inst normalizer_inst/FE_PHC18112_n11786 (CKBD1)

    Added inst normalizer_inst/FE_PHC18113_n10733 (CKBD1)

    Added inst normalizer_inst/FE_PHC18114_n12207 (CKBD1)

    Added inst normalizer_inst/FE_PHC18115_n10440 (CKBD1)

    Added inst normalizer_inst/FE_PHC18116_n12136 (CKBD1)

    Added inst normalizer_inst/FE_PHC18117_n10655 (CKBD1)

    Added inst normalizer_inst/FE_PHC18118_FE_RN_96 (CKBD1)

    Added inst normalizer_inst/FE_PHC18119_n12235 (CKBD1)

    Added inst normalizer_inst/FE_PHC18120_n12144 (CKBD0)

    Added inst normalizer_inst/FE_PHC18121_n10542 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18122_n10788 (CKBD1)

    Added inst normalizer_inst/FE_PHC18123_n11916 (CKBD1)

    Added inst normalizer_inst/FE_PHC18124_FE_OCPN2688_n9110 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18125_n9129 (CKBD1)

    Added inst normalizer_inst/FE_PHC18126_n11812 (CKBD1)

    Added inst normalizer_inst/FE_PHC18127_n9389 (CKBD1)

    Added inst normalizer_inst/FE_PHC18128_n10625 (CKBD1)

    Added inst normalizer_inst/FE_PHC18129_n12202 (CKBD1)

    Added inst normalizer_inst/FE_PHC18130_FE_RN_14 (CKBD1)

    Added inst normalizer_inst/FE_PHC18131_n10638 (CKBD1)

    Added inst normalizer_inst/FE_PHC18132_n9065 (CKBD1)

    Added inst normalizer_inst/FE_PHC18133_FE_RN_370 (CKBD1)

    Added inst normalizer_inst/FE_PHC18134_n10647 (CKBD1)

    Added inst normalizer_inst/FE_PHC18135_n10639 (CKBD1)

    Added inst normalizer_inst/FE_PHC18136_n10968 (CKBD1)

    Added inst normalizer_inst/FE_PHC18137_n12143 (CKBD1)

    Added inst normalizer_inst/FE_PHC18138_n9123 (CKBD1)

    Added inst normalizer_inst/FE_PHC18139_n10850 (CKBD1)

    Added inst normalizer_inst/FE_PHC18140_n10520 (CKBD1)

    Added inst normalizer_inst/FE_PHC18141_n11811 (CKBD1)

    Added inst normalizer_inst/FE_PHC18142_n10989 (CKBD1)

    Added inst normalizer_inst/FE_PHC18143_n10529 (CKBD1)

    Added inst normalizer_inst/FE_PHC18144_n3550 (CKBD1)

    Added inst normalizer_inst/FE_PHC18145_n9109 (CKBD1)

    Added inst normalizer_inst/FE_PHC18146_n875 (CKBD1)

    Added inst normalizer_inst/FE_PHC18147_n10865 (CKBD4)

    Added inst normalizer_inst/FE_PHC18148_FE_OCPN4279_n9090 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18149_n10988 (CKBD1)

    Added inst normalizer_inst/FE_PHC18150_n9364 (CKBD1)

    Added inst normalizer_inst/FE_PHC18151_n10535 (CKBD1)

    Added inst normalizer_inst/FE_PHC18152_n12130 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18153_n10943 (CKBD1)

    Added inst normalizer_inst/FE_PHC18154_n10871 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18155_n9363 (CKBD1)

    Added inst normalizer_inst/FE_PHC18156_n10214 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18157_n10522 (CKBD1)

    Added inst normalizer_inst/FE_PHC18158_n12116 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18159_n9084 (CKBD1)

    Added inst normalizer_inst/FE_PHC18160_n10668 (CKBD1)

    Added inst normalizer_inst/FE_PHC18161_n10870 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18162_n9458 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18163_n12239 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18164_n12225 (CKBD0)

    Added inst normalizer_inst/FE_PHC18165_FE_RN_233 (CKBD1)

    Added inst normalizer_inst/FE_PHC18166_n8871 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18167_FE_OCPN3090_n11782 (CKBD0)

    Added inst normalizer_inst/FE_PHC18168_n10951 (CKBD4)

    Added inst normalizer_inst/FE_PHC18169_n10721 (CKBD1)

    Added inst normalizer_inst/FE_PHC18170_n12208 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18171_n11765 (CKBD1)

    Added inst normalizer_inst/FE_PHC18172_FE_OCPN3587_n9242 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18173_n10626 (CKBD4)

    Added inst normalizer_inst/FE_PHC18174_FE_OCPN2903_n8952 (CKBD1)

    Added inst normalizer_inst/FE_PHC18175_n3597 (CKBD1)

    Added inst normalizer_inst/FE_PHC18176_n9566 (CKBD1)

    Added inst normalizer_inst/FE_PHC18177_n9135 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18178_n9362 (CKBD1)

    Added inst normalizer_inst/FE_PHC18179_n12230 (CKBD1)

    Added inst normalizer_inst/FE_PHC18180_n9247 (BUFFD3)

    Added inst normalizer_inst/FE_PHC18181_n10864 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18182_n11803 (CKBD1)

    Added inst normalizer_inst/FE_PHC18183_n10841 (CKBD1)

    Added inst normalizer_inst/FE_PHC18184_n11767 (CKBD1)

    Added inst normalizer_inst/FE_PHC18185_n9056 (CKBD0)

    Added inst normalizer_inst/FE_PHC18186_FE_OCPN3093_n12379 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18187_n9066 (CKBD1)

    Added inst normalizer_inst/FE_PHC18188_n87 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18189_FE_OCPN2997_n9255 (CKBD0)

    Added inst normalizer_inst/FE_PHC18190_FE_RN_262 (CKBD1)

    Added inst normalizer_inst/FE_PHC18191_n9549 (CKBD0)

    Added inst normalizer_inst/FE_PHC18192_n12102 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18193_n9333 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18194_n10717 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18195_FE_RN_51 (CKBD1)

    Added inst normalizer_inst/FE_PHC18196_n9114 (CKBD1)

    Added inst normalizer_inst/FE_PHC18197_n9071 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18198_n9096 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18199_n9261 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18200_FE_RN_65 (CKBD1)

    Added inst normalizer_inst/FE_PHC18201_n11768 (CKBD1)

    Added inst normalizer_inst/FE_PHC18202_n10857 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18203_n9271 (CKBD1)

    Added inst normalizer_inst/FE_PHC18204_n9459 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18205_n11804 (CKBD1)

    Added inst normalizer_inst/FE_PHC18206_n9140 (CKBD1)

    Added inst normalizer_inst/FE_PHC18207_FE_OFN13386_n9237 (CKBD1)

    Added inst normalizer_inst/FE_PHC18208_n10508 (CKBD2)

    Added inst normalizer_inst/FE_PHC18209_n9004 (CKBD2)

    Added inst normalizer_inst/FE_PHC18210_n10858 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18211_FE_RN_359 (BUFFD3)

    Added inst normalizer_inst/FE_PHC18212_n10756 (CKBD1)

    Added inst normalizer_inst/FE_PHC18213_n9375 (CKBD2)

    Added inst normalizer_inst/FE_PHC18214_n10562 (CKBD2)

    Added inst normalizer_inst/FE_PHC18215_n10632 (CKBD2)

    Added inst normalizer_inst/FE_PHC18216_n10633 (CKBD4)

    Added inst normalizer_inst/FE_PHC18217_n8882 (CKBD2)

    Added inst normalizer_inst/FE_PHC18218_n1069 (CKBD2)

    Added inst normalizer_inst/FE_PHC18219_n9250 (CKBD4)

    Added inst normalizer_inst/FE_PHC18220_n12115 (CKBD2)

    Added inst normalizer_inst/FE_PHC18221_n10528 (CKBD2)

    Added inst normalizer_inst/FE_PHC18222_n11972 (CKBD2)

    Added inst normalizer_inst/FE_PHC18223_n8911 (CKBD2)

    Added inst normalizer_inst/FE_PHC18224_n12101 (CKBD4)

    Added inst normalizer_inst/FE_PHC18225_n10506 (CKBD2)

    Added inst normalizer_inst/FE_PHC18226_n1657 (CKBD4)

    Added inst normalizer_inst/FE_PHC18227_n9550 (CKBD2)

    Added inst normalizer_inst/FE_PHC18228_n11802 (CKBD4)

    Added inst normalizer_inst/FE_PHC18229_n11898 (CKBD2)

    Added inst normalizer_inst/FE_PHC18230_FE_RN_343 (BUFFD6)

    Added inst normalizer_inst/FE_PHC18231_FE_OCPN3445_n8924 (CKBD4)

    Added inst normalizer_inst/FE_PHC18232_n12048 (BUFFD16)

    Added inst normalizer_inst/FE_PHC18233_FE_RN_1265_0 (CKBD2)

    Added inst normalizer_inst/FE_PHC18234_n4118 (CKBD8)

    Added inst normalizer_inst/FE_PHC18235_n11940 (CKBD2)

    Added inst normalizer_inst/FE_PHC18236_FE_RN_7 (CKBD6)

    Added inst normalizer_inst/FE_PHC18237_n11902 (CKBD2)

    Added inst normalizer_inst/FE_PHC18238_n11920 (CKBD2)

    Added inst normalizer_inst/FE_PHC18239_n9156 (CKBD4)

    Added inst normalizer_inst/FE_PHC18240_n7273 (BUFFD8)

    Added inst normalizer_inst/FE_PHC18241_n9124 (CKBD1)

    Added inst normalizer_inst/FE_PHC18242_n10662 (CKBD1)

    Added inst normalizer_inst/FE_PHC18243_n9522 (CKBD1)

    Added inst normalizer_inst/FE_PHC18244_n11906 (CKBD8)

    Added inst normalizer_inst/FE_PHC18245_FE_RN_455 (CKBD4)

    Added inst normalizer_inst/FE_PHC18246_n11910 (CKBD6)

    Added inst normalizer_inst/FE_PHC18247_n8815 (CKBD1)

    Added inst normalizer_inst/FE_PHC18248_n10654 (CKBD4)

    Added inst normalizer_inst/FE_PHC18249_FE_RN_438 (CKBD1)

    Added inst normalizer_inst/FE_PHC18250_n9052 (CKBD0)

    Added inst normalizer_inst/FE_PHC18251_FE_OCPN4212_n11012 (CKBD0)

    Added inst normalizer_inst/FE_PHC18252_FE_OCPN4197_n1657 (CKBD0)

    Added inst normalizer_inst/FE_PHC18253_n9116 (CKBD0)

    Added inst normalizer_inst/FE_PHC18254_n10951 (CKBD0)

    Added inst normalizer_inst/FE_PHC18255_n12190 (CKBD0)

    Added inst normalizer_inst/FE_PHC18256_FE_RN_96 (CKBD0)

    Added inst normalizer_inst/FE_PHC18257_n9248 (CKBD0)

    Added inst normalizer_inst/FE_PHC18258_n12166 (CKBD1)

    Added inst normalizer_inst/FE_PHC18259_n9131 (CKBD0)

    Added inst normalizer_inst/FE_PHC18260_n12007 (CKBD0)

    Added inst normalizer_inst/FE_PHC18261_n11841 (CKBD0)

    Added inst normalizer_inst/FE_PHC18262_n10748 (CKBD0)

    Added inst normalizer_inst/FE_PHC18263_n9568 (CKBD0)

    Added inst normalizer_inst/FE_PHC18264_FE_OCPN3382_n12089 (CKBD0)

    Added inst normalizer_inst/FE_PHC18265_FE_RN_520_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18266_n10747 (CKBD0)

    Added inst normalizer_inst/FE_PHC18267_n12233 (CKBD0)

    Added inst normalizer_inst/FE_PHC18268_FE_OCPN3445_n8924 (CKBD0)

    Added inst normalizer_inst/FE_PHC18269_n2042 (CKBD0)

    Added inst normalizer_inst/FE_PHC18270_FE_OCPN4148_FE_OFN13386_n9237 (CKBD0)

    Added inst normalizer_inst/FE_PHC18271_FE_RN_456_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC18272_n2043 (CKBD0)

    Added inst normalizer_inst/FE_PHC18273_n11831 (CKBD0)

    Added inst normalizer_inst/FE_PHC18274_n2100 (CKBD0)

    Added inst normalizer_inst/FE_PHC18275_n11850 (CKBD0)

    Added inst normalizer_inst/FE_PHC18276_FE_RN_290 (CKBD0)

    Added inst normalizer_inst/FE_PHC18277_n9142 (CKBD0)

    Added inst normalizer_inst/FE_PHC18278_n2125 (CKBD0)

    Added inst normalizer_inst/FE_PHC18279_n2096 (CKBD0)

    Added inst normalizer_inst/FE_PHC18280_n2126 (CKBD0)

    Added inst normalizer_inst/FE_PHC18281_n1515 (CKBD0)

    Added inst normalizer_inst/FE_PHC18282_FE_OCPN3283_n1069 (CKBD0)

    Added inst normalizer_inst/FE_PHC18283_n11957 (CKBD0)

    Added inst normalizer_inst/FE_PHC18284_n2041 (CKBD0)

    Added inst normalizer_inst/FE_PHC18285_FE_OCPN3284_n4000 (CKBD0)

    Added inst normalizer_inst/FE_PHC18286_n2123 (CKBD0)

    Added inst normalizer_inst/FE_PHC18287_n12232 (CKBD0)

    Added inst normalizer_inst/FE_PHC18288_n11975 (CKBD0)

    Added inst normalizer_inst/FE_PHC18289_n10989 (CKBD0)

    Added inst normalizer_inst/FE_PHC18290_n12240 (CKBD0)

    Added inst normalizer_inst/FE_PHC18291_n12139 (CKBD0)

    Added inst normalizer_inst/FE_PHC18292_n9536 (CKBD0)

    Added inst normalizer_inst/FE_PHC18293_n12423 (CKBD0)

    Added inst normalizer_inst/FE_PHC18294_n11912 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18295_n10988 (CKBD0)

    Added inst normalizer_inst/FE_PHC18296_n9073 (CKBD0)

    Added inst normalizer_inst/FE_PHC18297_n9400 (CKBD0)

    Added inst normalizer_inst/FE_PHC18298_n9086 (CKBD0)

    Added inst normalizer_inst/FE_PHC18299_n12061 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18300_N500 (CKBD0)

    Added inst normalizer_inst/FE_PHC18301_n12146 (CKBD1)

    Added inst normalizer_inst/FE_PHC18302_n9524 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18303_n10757 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18304_n9026 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18305_n9581 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18306_FE_OCPN3118_n10960 (CKBD0)

    Added inst normalizer_inst/FE_PHC18307_n11950 (CKBD1)

    Added inst normalizer_inst/FE_PHC18308_FE_OCPN3143_n9529 (CKBD1)

    Added inst normalizer_inst/FE_PHC18309_n12186 (CKBD1)

    Added inst normalizer_inst/FE_PHC18310_n9032 (CKBD0)

    Added inst normalizer_inst/FE_PHC18311_n13181 (CKBD0)

    Added inst normalizer_inst/FE_PHC18312_n10855 (CKBD1)

    Added inst normalizer_inst/FE_PHC18313_n9468 (CKBD1)

    Added inst normalizer_inst/FE_PHC18314_n12066 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18315_n11904 (CKBD1)

    Added inst normalizer_inst/FE_PHC18316_n9268 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18317_n12078 (CKBD0)

    Added inst normalizer_inst/FE_PHC18318_n11923 (CKBD1)

    Added inst normalizer_inst/FE_PHC18319_FE_OCPN3471_n9065 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18320_n12382 (CKBD1)

    Added inst normalizer_inst/FE_PHC18321_n12447 (CKBD1)

    Added inst normalizer_inst/FE_PHC18322_n12446 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18323_n11908 (CKBD1)

    Added inst normalizer_inst/FE_PHC18324_n12092 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18325_n9424 (CKBD0)

    Added inst normalizer_inst/FE_PHC18326_n12056 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18327_FE_OCPN2978_n9109 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18328_n12104 (CKBD1)

    Added inst normalizer_inst/FE_PHC18329_n10790 (CKBD1)

    Added inst normalizer_inst/FE_PHC18330_n2153 (CKBD1)

    Added inst normalizer_inst/FE_PHC18331_n9018 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18332_n12042 (CKBD1)

    Added inst normalizer_inst/FE_PHC18333_n9183 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18334_n12003 (CKBD1)

    Added inst normalizer_inst/FE_PHC18335_n9225 (CKBD1)

    Added inst normalizer_inst/FE_PHC18336_FE_OCPN3124_n10952 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18337_FE_OCPN2976_n10968 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18338_n1512 (CKBD1)

    Added inst normalizer_inst/FE_PHC18339_n9366 (CKBD1)

    Added inst normalizer_inst/FE_PHC18340_n11870 (CKBD1)

    Added inst normalizer_inst/FE_PHC18341_FE_RN_962_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC18342_n11869 (CKBD1)

    Added inst normalizer_inst/FE_PHC18343_n9419 (CKBD0)

    Added inst normalizer_inst/FE_PHC18344_n12134 (CKBD1)

    Added inst normalizer_inst/FE_PHC18345_n12174 (CKBD1)

    Added inst normalizer_inst/FE_PHC18346_n2004 (CKBD1)

    Added inst normalizer_inst/FE_PHC18347_n10728 (CKBD1)

    Added inst normalizer_inst/FE_PHC18348_FE_OCPN3150_n9605 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18349_n10947 (CKBD1)

    Added inst normalizer_inst/FE_PHC18350_n10626 (CKBD1)

    Added inst normalizer_inst/FE_PHC18351_n10972 (CKBD1)

    Added inst normalizer_inst/FE_PHC18352_n10980 (CKBD1)

    Added inst normalizer_inst/FE_PHC18353_n12353 (CKBD1)

    Added inst normalizer_inst/FE_PHC18354_n12430 (CKBD1)

    Added inst normalizer_inst/FE_PHC18355_n12111 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18356_FE_OCPN3240_n10969 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18357_n10992 (CKBD1)

    Added inst normalizer_inst/FE_PHC18358_n10997 (CKBD1)

    Added inst normalizer_inst/FE_PHC18359_n9454 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18360_n12358 (CKBD1)

    Added inst normalizer_inst/FE_PHC18361_n8975 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18362_n10844 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18363_n9106 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18364_n2099 (CKBD1)

    Added inst normalizer_inst/FE_PHC18365_n12085 (CKBD1)

    Added inst normalizer_inst/FE_PHC18366_n12396 (CKBD1)

    Added inst normalizer_inst/FE_PHC18367_n11824 (CKBD1)

    Added inst normalizer_inst/FE_PHC18368_n10877 (CKBD1)

    Added inst normalizer_inst/FE_PHC18369_n9408 (CKBD1)

    Added inst normalizer_inst/FE_PHC18370_FE_OCPN2686_n9573 (CKBD1)

    Added inst normalizer_inst/FE_PHC18371_FE_OCPN3226_n10943 (CKBD1)

    Added inst normalizer_inst/FE_PHC18372_n2013 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18373_n12352 (CKBD1)

    Added inst normalizer_inst/FE_PHC18374_n12388 (CKBD1)

    Added inst normalizer_inst/FE_PHC18375_n9244 (CKBD1)

    Added inst normalizer_inst/FE_PHC18376_n12012 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18377_n2055 (CKBD1)

    Added inst normalizer_inst/FE_PHC18378_n9471 (CKBD1)

    Added inst normalizer_inst/FE_PHC18379_n9449 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18380_n12080 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18381_n9414 (CKBD1)

    Added inst normalizer_inst/FE_PHC18382_n9470 (CKBD1)

    Added inst normalizer_inst/FE_PHC18383_n11858 (CKBD1)

    Added inst normalizer_inst/FE_PHC18384_n9230 (CKBD1)

    Added inst normalizer_inst/FE_PHC18385_n10483 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18386_n12120 (CKBD1)

    Added inst normalizer_inst/FE_PHC18387_n10493 (CKBD1)

    Added inst normalizer_inst/FE_PHC18388_FE_OCPN4287_n9526 (CKBD1)

    Added inst normalizer_inst/FE_PHC18389_n8969 (CKBD1)

    Added inst normalizer_inst/FE_PHC18390_n12176 (CKBD1)

    Added inst normalizer_inst/FE_PHC18391_n12016 (CKBD4)

    Added inst normalizer_inst/FE_PHC18392_n8830 (CKBD1)

    Added inst normalizer_inst/FE_PHC18393_n12019 (CKBD4)

    Added inst normalizer_inst/FE_PHC18394_n11997 (CKBD1)

    Added inst normalizer_inst/FE_PHC18395_n12397 (CKBD1)

    Added inst normalizer_inst/FE_PHC18396_n9057 (CKBD0)

    Added inst normalizer_inst/FE_PHC18397_n4065 (CKBD1)

    Added inst normalizer_inst/FE_PHC18398_n8968 (CKBD1)

    Added inst normalizer_inst/FE_PHC18399_n9093 (CKBD1)

    Added inst normalizer_inst/FE_PHC18400_n4030 (CKBD1)

    Added inst normalizer_inst/FE_PHC18401_n10672 (CKBD1)

    Added inst normalizer_inst/FE_PHC18402_n1805 (CKBD1)

    Added inst normalizer_inst/FE_PHC18403_n9048 (CKBD1)

    Added inst normalizer_inst/FE_PHC18404_n9377 (CKBD1)

    Added inst normalizer_inst/FE_PHC18405_n8966 (CKBD1)

    Added inst normalizer_inst/FE_PHC18406_n12452 (CKBD0)

    Added inst normalizer_inst/FE_PHC18407_n10497 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18408_n12191 (CKBD2)

    Added inst normalizer_inst/FE_PHC18409_n9430 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18410_n12395 (CKBD0)

    Added inst normalizer_inst/FE_PHC18411_n9515 (CKBD1)

    Added inst normalizer_inst/FE_PHC18412_n9512 (CKBD4)

    Added inst normalizer_inst/FE_PHC18413_FE_OCPN3099_n10706 (CKBD0)

    Added inst normalizer_inst/FE_PHC18414_n7277 (CKBD1)

    Added inst normalizer_inst/FE_PHC18415_n11876 (CKBD0)

    Added inst normalizer_inst/FE_PHC18416_n11889 (CKBD1)

    Added inst normalizer_inst/FE_PHC18417_FE_RN_59 (CKBD1)

    Added inst normalizer_inst/FE_PHC18418_n12044 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18419_n9549 (CKBD1)

    Added inst normalizer_inst/FE_PHC18420_FE_RN_165 (CKBD1)

    Added inst normalizer_inst/FE_PHC18421_n11883 (CKBD1)

    Added inst normalizer_inst/FE_PHC18422_n12009 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18423_n8872 (CKBD1)

    Added inst normalizer_inst/FE_PHC18424_n9151 (CKBD0)

    Added inst normalizer_inst/FE_PHC18425_FE_OCPN3567_n9159 (CKBD0)

    Added inst normalizer_inst/FE_PHC18426_n10463 (CKBD1)

    Added inst normalizer_inst/FE_PHC18427_FE_OCPN3933_n9166 (CKBD0)

    Added inst normalizer_inst/FE_PHC18428_FE_OCPN3928_n9197 (CKBD0)

    Added inst normalizer_inst/FE_PHC18429_n12018 (CKBD4)

    Added inst normalizer_inst/FE_PHC18430_n12157 (CKBD1)

    Added inst normalizer_inst/FE_PHC18431_n10981 (CKBD1)

    Added inst normalizer_inst/FE_PHC18432_n11888 (CKBD0)

    Added inst normalizer_inst/FE_PHC18433_n829 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18434_n11999 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18435_n10147 (CKBD0)

    Added inst normalizer_inst/FE_PHC18436_n12402 (CKBD1)

    Added inst normalizer_inst/FE_PHC18437_n10297 (CKBD0)

    Added inst normalizer_inst/FE_PHC18438_FE_RN_420 (CKBD0)

    Added inst normalizer_inst/FE_PHC18439_n10263 (CKBD0)

    Added inst normalizer_inst/FE_PHC18440_n10496 (CKBD1)

    Added inst normalizer_inst/FE_PHC18441_n9174 (CKBD0)

    Added inst normalizer_inst/FE_PHC18442_n11877 (CKBD1)

    Added inst normalizer_inst/FE_PHC18443_n10312 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18444_n9437 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18445_n10536 (CKBD4)

    Added inst normalizer_inst/FE_PHC18446_n9591 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18447_FE_OFN13403_n10265 (CKBD1)

    Added inst normalizer_inst/FE_PHC18448_n9356 (CKBD1)

    Added inst normalizer_inst/FE_PHC18449_n9462 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18450_n10523 (CKBD2)

    Added inst normalizer_inst/FE_PHC18451_n9095 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18452_n9062 (CKBD4)

    Added inst normalizer_inst/FE_PHC18453_n13179 (CKBD1)

    Added inst normalizer_inst/FE_PHC18454_n10537 (CKBD2)

    Added inst normalizer_inst/FE_PHC18455_n10971 (CKBD2)

    Added inst normalizer_inst/FE_PHC18456_FE_RN_354 (CKBD2)

    Added inst normalizer_inst/FE_PHC18457_n10568 (CKBD4)

    Added inst normalizer_inst/FE_PHC18458_n10569 (CKBD4)

    Added inst normalizer_inst/FE_PHC18459_n9544 (CKBD1)

    Added inst normalizer_inst/FE_PHC18460_n10991 (CKBD4)

    Added inst normalizer_inst/FE_PHC18461_n9167 (CKBD1)

    Added inst normalizer_inst/FE_PHC18462_n9158 (CKBD8)

    Added inst normalizer_inst/FE_PHC18463_n12357 (CKBD1)

    Added inst normalizer_inst/FE_PHC18464_n9064 (CKBD1)

    Added inst normalizer_inst/FE_PHC18465_n12383 (CKBD4)

    Added inst normalizer_inst/FE_PHC18466_n12046 (CKBD0)

    Added inst normalizer_inst/FE_PHC18467_n12001 (CKBD0)

    Added inst normalizer_inst/FE_PHC18468_n2111 (CKBD0)

    Added inst normalizer_inst/FE_PHC18469_n9215 (CKBD0)

    Added inst normalizer_inst/FE_PHC18470_n11879 (CKBD0)

    Added inst normalizer_inst/FE_PHC18471_n9191 (CKBD0)

    Added inst normalizer_inst/FE_PHC18472_n11872 (CKBD0)

    Added inst normalizer_inst/FE_PHC18473_n11860 (CKBD1)

    Added inst normalizer_inst/FE_PHC18474_n2011 (CKBD0)

    Added inst normalizer_inst/FE_PHC18475_n10879 (CKBD0)

    Added inst normalizer_inst/FE_PHC18476_n9059 (CKBD0)

    Added inst normalizer_inst/FE_PHC18477_n12361 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18478_n11723 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18479_n12019 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18480_n12180 (CKBD0)

    Added inst normalizer_inst/FE_PHC18481_n10983 (CKBD0)

    Added inst normalizer_inst/FE_PHC18482_n12434 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18483_n12030 (CKBD1)

    Added inst normalizer_inst/FE_PHC18484_n12391 (CKBD1)

    Added inst normalizer_inst/FE_PHC18485_n10471 (CKBD1)

    Added inst normalizer_inst/FE_PHC18486_n11750 (CKBD1)

    Added inst normalizer_inst/FE_PHC18487_n12086 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18488_n9169 (CKBD1)

    Added inst normalizer_inst/FE_PHC18489_n11730 (CKBD1)

    Added inst normalizer_inst/FE_PHC18490_n2068 (CKBD1)

    Added inst normalizer_inst/FE_PHC18491_n9220 (CKBD1)

    Added inst normalizer_inst/FE_PHC18492_n9409 (CKBD1)

    Added inst normalizer_inst/FE_PHC18493_n12196 (CKBD1)

    Added inst normalizer_inst/FE_PHC18494_n1516 (CKBD1)

    Added inst normalizer_inst/FE_PHC18495_n12079 (CKBD1)

    Added inst normalizer_inst/FE_PHC18496_n9474 (CKBD1)

    Added inst normalizer_inst/FE_PHC18497_n10475 (CKBD1)

    Added inst normalizer_inst/FE_PHC18498_n11827 (CKBD1)

    Added inst normalizer_inst/FE_PHC18499_n9416 (CKBD1)

    Added inst normalizer_inst/FE_PHC18500_n11836 (CKBD1)

    Added inst normalizer_inst/FE_PHC18501_n12405 (CKBD1)

    Added inst normalizer_inst/FE_PHC18502_n10149 (CKBD1)

    Added inst normalizer_inst/FE_PHC18503_n10798 (CKBD1)

    Added inst normalizer_inst/FE_PHC18504_n11867 (CKBD1)

    Added inst normalizer_inst/FE_PHC18505_n12125 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18506_n11845 (CKBD1)

    Added inst normalizer_inst/FE_PHC18507_n10974 (CKBD1)

    Added inst normalizer_inst/FE_PHC18508_n2150 (CKBD1)

    Added inst normalizer_inst/FE_PHC18509_n12161 (CKBD1)

    Added inst normalizer_inst/FE_PHC18510_n2118 (CKBD1)

    Added inst normalizer_inst/FE_PHC18511_n11983 (CKBD1)

    Added inst normalizer_inst/FE_PHC18512_n12428 (CKBD1)

    Added inst normalizer_inst/FE_PHC18513_n11734 (CKBD1)

    Added inst normalizer_inst/FE_PHC18514_n2113 (CKBD1)

    Added inst normalizer_inst/FE_PHC18515_n10994 (CKBD1)

    Added inst normalizer_inst/FE_PHC18516_n10957 (CKBD1)

    Added inst normalizer_inst/FE_PHC18517_n9552 (CKBD1)

    Added inst normalizer_inst/FE_PHC18518_n12192 (CKBD1)

    Added inst normalizer_inst/FE_PHC18519_n12026 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18520_n10799 (CKBD1)

    Added inst normalizer_inst/FE_PHC18521_n10469 (CKBD1)

    Added inst normalizer_inst/FE_PHC18522_n12039 (CKBD1)

    Added inst normalizer_inst/FE_PHC18523_n10949 (CKBD1)

    Added inst normalizer_inst/FE_PHC18524_n10830 (CKBD1)

    Added inst normalizer_inst/FE_PHC18525_n11761 (CKBD1)

    Added inst normalizer_inst/FE_PHC18526_n9431 (CKBD1)

    Added inst normalizer_inst/FE_PHC18527_n9133 (CKBD1)

    Added inst normalizer_inst/FE_PHC18528_n2117 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18529_n9385 (CKBD1)

    Added inst normalizer_inst/FE_PHC18530_n10449 (CKBD1)

    Added inst normalizer_inst/FE_PHC18531_n9512 (CKBD2)

    Added inst normalizer_inst/FE_PHC18532_n9034 (CKBD1)

    Added inst normalizer_inst/FE_PHC18533_n1942 (CKBD1)

    Added inst normalizer_inst/FE_PHC18534_n9373 (CKBD1)

    Added inst normalizer_inst/FE_PHC18535_n12148 (CKBD1)

    Added inst normalizer_inst/FE_PHC18536_n12058 (CKBD1)

    Added inst normalizer_inst/FE_PHC18537_n12093 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18538_n9438 (CKBD1)

    Added inst normalizer_inst/FE_PHC18539_n9145 (CKBD1)

    Added inst normalizer_inst/FE_PHC18540_n10861 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18541_n9604 (CKBD1)

    Added inst normalizer_inst/FE_PHC18542_FE_RN_218_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18543_FE_RN_1372_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC18544_n9425 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18545_FE_OCPN3327_n2186 (CKBD1)

    Added inst normalizer_inst/FE_PHC18546_n9406 (CKBD1)

    Added inst normalizer_inst/FE_PHC18547_n10693 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18548_n2074 (CKBD1)

    Added inst normalizer_inst/FE_PHC18549_n10314 (CKBD0)

    Added inst normalizer_inst/FE_PHC18550_n12063 (CKBD1)

    Added inst normalizer_inst/FE_PHC18551_n9193 (CKBD1)

    Added inst normalizer_inst/FE_PHC18552_n2227 (CKBD1)

    Added inst normalizer_inst/FE_PHC18553_n11864 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18554_n11002 (CKBD1)

    Added inst normalizer_inst/FE_PHC18555_n9148 (CKBD1)

    Added inst normalizer_inst/FE_PHC18556_n13176 (CKBD1)

    Added inst normalizer_inst/FE_PHC18557_n2151 (CKBD1)

    Added inst normalizer_inst/FE_PHC18558_n13158 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18559_n459 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18560_FE_OCPN13547_n222 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18561_n9778 (CKBD1)

    Added inst normalizer_inst/FE_PHC18562_n214 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18563_n9520 (CKBD2)

    Added inst normalizer_inst/FE_PHC18564_n11054 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18565_n1328 (CKBD2)

    Added inst normalizer_inst/FE_PHC18566_FE_RN_259 (CKBD1)

    Added inst normalizer_inst/FE_PHC18567_n9572 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18568_n9548 (CKBD2)

    Added inst normalizer_inst/FE_PHC18569_FE_RN_53 (BUFFD8)

    Added inst normalizer_inst/FE_PHC18570_n10700 (CKBD1)

    Added inst normalizer_inst/FE_PHC18571_n9570 (CKBD4)

    Added inst normalizer_inst/FE_PHC18572_FE_OCPN4407_n4130 (CKBD0)

    Added inst normalizer_inst/FE_PHC18573_FE_OCPN13634_N489 (CKBD0)

    Added inst normalizer_inst/FE_PHC18574_n10862 (CKBD0)

    Added inst normalizer_inst/FE_PHC18575_n12021 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18576_FE_RN_259 (CKBD0)

    Added inst normalizer_inst/FE_PHC18577_FE_OCPN3556_n13176 (CKBD0)

    Added inst normalizer_inst/FE_PHC18578_FE_OCPN2558_n13158 (CKBD0)

    Added inst normalizer_inst/FE_PHC18579_n11233 (CKBD1)

    Added inst normalizer_inst/FE_PHC18580_n11894 (CKBD1)

    Added inst normalizer_inst/FE_PHC18581_n11992 (CKBD1)

    Added inst normalizer_inst/FE_PHC18582_n9211 (CKBD1)

    Added inst normalizer_inst/FE_PHC18583_n9577 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18584_n2052 (CKBD1)

    Added inst normalizer_inst/FE_PHC18585_n9042 (CKBD1)

    Added inst normalizer_inst/FE_PHC18586_n10825 (CKBD1)

    Added inst normalizer_inst/FE_PHC18587_n2090 (CKBD1)

    Added inst normalizer_inst/FE_PHC18588_n12198 (CKBD1)

    Added inst normalizer_inst/FE_PHC18589_n2080 (CKBD1)

    Added inst normalizer_inst/FE_PHC18590_n11881 (CKBD1)

    Added inst normalizer_inst/FE_PHC18591_N522 (CKBD1)

    Added inst normalizer_inst/FE_PHC18592_n11984 (CKBD1)

    Added inst normalizer_inst/FE_PHC18593_FE_RN_521_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18594_n9411 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18595_n10473 (CKBD1)

    Added inst normalizer_inst/FE_PHC18596_n10454 (CKBD1)

    Added inst normalizer_inst/FE_PHC18597_n9024 (CKBD1)

    Added inst normalizer_inst/FE_PHC18598_n9273 (CKBD0)

    Added inst normalizer_inst/FE_PHC18599_n9802 (CKBD1)

    Added inst normalizer_inst/FE_PHC18600_n2086 (CKBD1)

    Added inst normalizer_inst/FE_PHC18601_n2084 (CKBD1)

    Added inst normalizer_inst/FE_PHC18602_n9615 (CKBD1)

    Added inst normalizer_inst/FE_PHC18603_FE_OCPN3859_n9193 (CKBD0)

    Added inst normalizer_inst/FE_PHC18604_n12296 (CKBD0)

    Added inst normalizer_inst/FE_PHC18605_FE_RN_276 (CKBD0)

    Added inst normalizer_inst/FE_PHC18606_FE_OCPN13604_n372 (CKBD0)

    Added inst normalizer_inst/FE_PHC18607_n9703 (CKBD1)

    Added inst normalizer_inst/FE_PHC18608_FE_RN_307 (CKBD1)

    Added inst normalizer_inst/FE_PHC18609_n11339 (CKBD0)

    Added inst normalizer_inst/FE_PHC18610_n9596 (CKBD1)

    Added inst normalizer_inst/FE_PHC18611_FE_OCPN13606_n12378 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18612_n11256 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18613_n8883 (CKBD2)

    Added inst normalizer_inst/FE_PHC18614_n12456 (CKBD4)

    Added inst normalizer_inst/FE_PHC18615_n11411 (CKBD2)

    Added inst normalizer_inst/FE_PHC18616_n10975 (CKBD4)

    Added inst normalizer_inst/FE_PHC18617_n11404 (CKBD2)

    Added inst normalizer_inst/FE_PHC18618_n9777 (CKBD4)

    Added inst normalizer_inst/FE_PHC18619_n11237 (BUFFD3)

    Added inst normalizer_inst/FE_PHC18620_N511 (CKBD0)

    Added inst normalizer_inst/FE_PHC18621_N522 (CKBD0)

    Added inst normalizer_inst/FE_PHC18622_FE_RN_11 (CKBD0)

    Added inst normalizer_inst/FE_PHC18623_n9274 (CKBD1)

    Added inst normalizer_inst/FE_PHC18624_n9175 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18625_n2082 (CKBD1)

    Added inst normalizer_inst/FE_PHC18626_n11238 (CKBD1)

    Added inst normalizer_inst/FE_PHC18627_n12244 (CKBD1)

    Added inst normalizer_inst/FE_PHC18628_n10931 (CKBD1)

    Added inst normalizer_inst/FE_PHC18629_n12735 (CKBD0)

    Added inst normalizer_inst/FE_PHC18630_n10897 (CKBD1)

    Added inst normalizer_inst/FE_PHC18631_n12732 (CKBD0)

    Added inst normalizer_inst/FE_PHC18632_n11331 (CKBD0)

    Added inst normalizer_inst/FE_PHC18633_n1724 (CKBD1)

    Added inst normalizer_inst/FE_PHC18634_n579 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18635_FE_OCPN4276_n521 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18636_n10751 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18637_n9439 (CKBD0)

    Added inst normalizer_inst/FE_PHC18638_n11326 (CKBD0)

    Added inst normalizer_inst/FE_PHC18639_FE_RN_298 (CKBD1)

    Added inst normalizer_inst/FE_PHC18640_n12691 (CKBD1)

    Added inst normalizer_inst/FE_PHC18641_n9728 (CKBD1)

    Added inst normalizer_inst/FE_PHC18642_n11190 (CKBD1)

    Added inst normalizer_inst/FE_PHC18643_FE_OCPN4021_n11076 (CKBD1)

    Added inst normalizer_inst/FE_PHC18644_n9531 (CKBD2)

    Added inst normalizer_inst/FE_PHC18645_n13177 (CKBD1)

    Added inst normalizer_inst/FE_PHC18646_n11191 (CKBD1)

    Added inst normalizer_inst/FE_PHC18647_n186 (CKBD4)

    Added inst normalizer_inst/FE_PHC18648_n10900 (CKBD2)

    Added inst normalizer_inst/FE_PHC18649_n745 (CKBD2)

    Added inst normalizer_inst/FE_PHC18650_FE_RN_1178_0 (CKBD4)

    Added inst normalizer_inst/FE_PHC18651_n525 (BUFFD6)

    Added inst normalizer_inst/FE_PHC18652_n13177 (CKBD0)

    Added inst normalizer_inst/FE_PHC18653_n2014 (CKBD1)

    Added inst normalizer_inst/FE_PHC18654_n11 (CKBD1)

    Added inst normalizer_inst/FE_PHC18655_n10920 (CKBD1)

    Added inst normalizer_inst/FE_PHC18656_n56 (CKBD1)

    Added inst normalizer_inst/FE_PHC18657_n11392 (CKBD0)

    Added inst normalizer_inst/FE_PHC18658_n9478 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18659_n9540 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18660_n12746 (CKBD0)

    Added inst normalizer_inst/FE_PHC18661_n1755 (CKBD0)

    Added inst normalizer_inst/FE_PHC18662_FE_DBTN1_n9402 (CKBD0)

    Added inst normalizer_inst/FE_PHC18663_n11934 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18664_n10903 (CKBD0)

    Added inst normalizer_inst/FE_PHC18665_FE_OFN13419_n9402 (CKBD0)

    Added inst normalizer_inst/FE_PHC18666_n9494 (CKBD1)

    Added inst normalizer_inst/FE_PHC18667_n9294 (CKBD1)

    Added inst normalizer_inst/FE_PHC18668_n11307 (CKBD0)

    Added inst normalizer_inst/FE_PHC18669_n12991 (CKBD2)

    Added inst normalizer_inst/FE_PHC18670_n10818 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18671_n12991 (CKBD0)

    Added inst normalizer_inst/FE_PHC18672_n9292 (CKBD1)

    Added inst normalizer_inst/FE_PHC18673_FE_RN_426 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18674_n11401 (CKBD1)

    Added inst normalizer_inst/FE_PHC18675_n11416 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18676_FE_RN_86_0 (CKBD2)

    Added inst normalizer_inst/FE_PHC18677_n9279 (CKBD2)

    Added inst normalizer_inst/FE_PHC18678_n1124 (CKBD4)

    Added inst normalizer_inst/FE_PHC18679_n12621 (BUFFD8)

    Added inst normalizer_inst/FE_PHC18680_FE_DBTN26_n11364 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18681_n12747 (CKBD1)

    Added inst normalizer_inst/FE_PHC18682_n12754 (CKBD1)

    Added inst normalizer_inst/FE_PHC18683_n11382 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18684_n9484 (CKBD1)

    Added inst normalizer_inst/FE_PHC18685_FE_RN_242 (CKBD1)

    Added inst normalizer_inst/FE_PHC18686_n9240 (CKBD1)

    Added inst normalizer_inst/FE_PHC18687_n11508 (CKBD1)

    Added inst normalizer_inst/FE_PHC18688_n11582 (CKBD1)

    Added inst normalizer_inst/FE_PHC18689_n11711 (CKBD1)

    Added inst normalizer_inst/FE_PHC18690_n12657 (CKBD1)

    Added inst normalizer_inst/FE_PHC18691_FE_RN_202 (CKBD4)

    Added inst normalizer_inst/FE_PHC18692_n11670 (CKBD0)

    Added inst normalizer_inst/FE_PHC18693_n12622 (CKBD4)

    Added inst normalizer_inst/FE_PHC18694_n9618 (CKBD1)

    Added inst normalizer_inst/FE_PHC18695_n12708 (CKBD4)

    Added inst normalizer_inst/FE_PHC18696_n11494 (CKBD4)

    Added inst normalizer_inst/FE_PHC18697_n10927 (CKBD4)

    Added inst normalizer_inst/FE_PHC18698_n1046 (CKBD1)

    Added inst normalizer_inst/FE_PHC18699_n11515 (CKBD1)

    Added inst normalizer_inst/FE_PHC18700_n12749 (CKBD0)

    Added inst normalizer_inst/FE_PHC18701_n11466 (CKBD1)

    Added inst normalizer_inst/FE_PHC18702_FE_RN_26 (CKBD0)

    Added inst normalizer_inst/FE_PHC18703_n1212 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18704_n11700 (CKBD0)

    Added inst normalizer_inst/FE_PHC18705_FE_OFN13462_n9509 (CKBD1)

    Added inst normalizer_inst/FE_PHC18706_n11688 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18707_n11441 (CKBD1)

    Added inst normalizer_inst/FE_PHC18708_n11602 (CKBD2)

    Added inst normalizer_inst/FE_PHC18709_n11700 (CKBD1)

    Added inst normalizer_inst/FE_PHC18710_n11481 (CKBD1)

    Added inst normalizer_inst/FE_PHC18711_n11684 (CKBD1)

    Added inst normalizer_inst/FE_PHC18712_n12757 (CKBD4)
===========================================================================================
  Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.9469
      TNS :     -48.8017
      #VP :           99
      TNS+:       1.2788/1337 improved (0.0010 per commit, 2.553%)
  Density :      94.652%
------------------------------------------------------------------------------------------
 1337 buffer added (phase total 4892, total 4892)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:39.0 real=0:00:12.0
 accumulated cpu=0:03:16 real=0:01:06 totSessionCpu=2:51:35 mem=4994.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 67.78 %
    there are 2371 full evals passed out of 3498 
===========================================================================================

Starting Phase 1 Step 2 Iter 6 ...

    Added inst normalizer_inst/FE_PHC18713_FE_OCPN4386_n4049 (CKBD1)

    Added inst normalizer_inst/FE_PHC18714_FE_OFN199_sum_11 (CKBD4)

    Added inst normalizer_inst/FE_PHC18715_FE_OCPN4382_sum_11 (CKBD2)

    Added inst normalizer_inst/FE_PHC18716_FE_OCPN13730_sum_12 (CKBD1)

    Added inst normalizer_inst/FE_PHC18717_FE_OFN238_sum_8 (CKBD1)

    Added inst normalizer_inst/FE_PHC18718_FE_OCPN13767_sum_7 (CKBD4)

    Added inst normalizer_inst/FE_PHC18719_div_in_2_19 (CKBD0)

    Added inst normalizer_inst/FE_PHC18720_FE_OFN554_div_in_2_17 (CKBD0)

    Added inst normalizer_inst/FE_PHC18721_n2810 (CKBD0)

    Added inst normalizer_inst/FE_PHC18722_div_in_2_12 (CKBD0)

    Added inst normalizer_inst/FE_PHC18723_div_in_2_11 (CKBD0)

    Added inst normalizer_inst/FE_PHC18724_div_in_2_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18725_FE_OCPN2537_n3370 (CKBD0)

    Added inst normalizer_inst/FE_PHC18726_FE_OCPN13717_sum_2 (BUFFD6)

    Added inst normalizer_inst/FE_PHC18727_div_15_u_div_SumTmp_6__3__0 (CKBD0)

    Added inst normalizer_inst/FE_PHC18728_n6501 (BUFFD4)

    Added inst normalizer_inst/FE_PHC18729_FE_OFN13509_n (CKBD0)

    Added inst normalizer_inst/FE_PHC18730_FE_OFN261_sum_9 (CKBD0)

    Added inst normalizer_inst/FE_PHC18731_FE_OCPN4290_FE_OFN13209_n (CKBD0)

    Added inst normalizer_inst/FE_PHC18732_div_sel_3 (CKBD0)

    Added inst normalizer_inst/FE_PHC18733_FE_RN_413_0 (CKBD4)

    Added inst normalizer_inst/FE_PHC18734_FE_OFN82_div_sel_3 (CKBD0)

    Added inst normalizer_inst/FE_PHC18735_FE_OFN570_sum_12 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18736_div_out_1_18 (CKBD0)

    Added inst normalizer_inst/FE_PHC18737_div_out_1_17 (CKBD0)

    Added inst normalizer_inst/FE_PHC18738_FE_OCPN13766_sum_7 (CKBD1)

    Added inst normalizer_inst/FE_PHC18739_FE_OFN13811_n7421 (CKBD1)

    Added inst normalizer_inst/FE_PHC18740_n5769 (CKBD2)

    Added inst normalizer_inst/FE_PHC18741_div_in_1_12 (BUFFD2)

    Added inst normalizer_inst/FE_PHC18742_FE_OFN13144_n (CKBD1)

    Added inst normalizer_inst/FE_PHC18743_FE_OFN13443_n (CKBD1)

    Added inst normalizer_inst/FE_PHC18744_div_in_2_18 (CKBD1)

    Added inst normalizer_inst/FE_PHC18745_div_in_1_3 (CKBD4)

    Added inst normalizer_inst/FE_PHC18746_div_in_2_15 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18747_n2302 (CKBD1)

    Added inst normalizer_inst/FE_PHC18748_FE_OCPN13773_sum_3 (CKBD1)

    Added inst normalizer_inst/FE_PHC18749_FE_OCPN2653_n2859 (BUFFD0)

    Added inst normalizer_inst/FE_PHC18750_div_in_1_5 (CKBD2)

    Added inst normalizer_inst/FE_PHC18751_FE_OCPN4127_FE_OFN13141_sum_5 (CKBD1)

    Added inst normalizer_inst/FE_PHC18752_n4886 (CKBD1)

    Added inst normalizer_inst/FE_PHC18753_FE_RN_828_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC18754_n7430 (CKBD0)

    Added inst normalizer_inst/FE_PHC18755_div_in_2_6 (CKBD0)

    Added inst normalizer_inst/FE_PHC18756_FE_OCPN13773_sum_3 (CKBD2)

    Added inst normalizer_inst/FE_PHC18757_div_12_u_div_SumTmp_6__3__0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18758_FE_OCPN3239_FE_OFN13129_sum_0 (CKBD2)

    Added inst normalizer_inst/FE_PHC18759_div_in_2_7 (CKBD2)

    Added inst normalizer_inst/FE_PHC18760_div_in_2_8 (CKBD1)

    Added inst normalizer_inst/FE_PHC18761_FE_OCPN13773_sum_3 (CKBD1)

    Added inst normalizer_inst/FE_PHC18762_div_in_2_3 (CKBD4)

    Added inst normalizer_inst/FE_PHC18763_FE_OCPN13552_FE_OFN99_sum_2 (CKBD0)

    Added inst normalizer_inst/FE_PHC18764_FE_RN_16 (CKBD0)

    Added inst normalizer_inst/FE_PHC18765_n2950 (CKBD4)

    Added inst normalizer_inst/FE_PHC18766_n7376 (CKBD0)

    Added inst normalizer_inst/FE_PHC18767_n5846 (CKBD0)

    Added inst normalizer_inst/FE_PHC18768_div_in_2_5 (CKBD1)

    Added inst normalizer_inst/FE_PHC18769_FE_OCPN13580_sum_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC18770_div_in_2_13 (CKBD1)

    Added inst normalizer_inst/FE_PHC18771_FE_OCPN13671_sum_3 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18772_FE_RN_34 (CKBD4)

    Added inst normalizer_inst/FE_PHC18773_div_in_2_1 (BUFFD0)

    Added inst normalizer_inst/FE_PHC18774_div_in_2_2 (BUFFD12)

    Added inst normalizer_inst/FE_PHC18775_FE_OFN13179_n (CKBD1)

    Added inst normalizer_inst/FE_PHC18776_div_in_1_6 (CKBD0)

    Added inst normalizer_inst/FE_PHC18777_FE_OCPN2673_n7723 (CKBD0)

    Added inst normalizer_inst/FE_PHC18778_FE_RN_97 (CKBD1)

    Added inst normalizer_inst/FE_PHC18779_div_in_1_2 (CKBD4)

    Added inst normalizer_inst/FE_PHC18780_div_in_1_14 (CKBD2)

    Added inst normalizer_inst/FE_PHC18781_FE_OFN13181_FE_DBTN46_sum_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC18782_FE_OCPN13544_sum_1 (CKBD4)

    Added inst normalizer_inst/FE_PHC18783_FE_OCPN13586_sum_4 (CKBD4)

    Added inst normalizer_inst/FE_PHC18784_FE_OFN13344_n (CKBD1)

    Added inst normalizer_inst/FE_PHC18785_FE_OFN276_sum_1 (CKBD4)

    Added inst normalizer_inst/FE_PHC18786_FE_OFN585_sum_6 (CKBD1)

    Added inst normalizer_inst/FE_PHC18787_FE_OFN13128_sum_3 (CKBD4)

    Added inst normalizer_inst/FE_PHC18788_FE_OCPN2584_FE_OFN228_sum_10 (BUFFD8)

    Added inst normalizer_inst/FE_PHC18789_FE_OCPN13532_sum_9 (CKBD4)

    Added inst normalizer_inst/FE_PHC18790_div_in_1_19 (CKBD4)

    Added inst normalizer_inst/FE_PHC18791_div_in_1_11 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18792_div_in_1_18 (CKBD4)

    Added inst normalizer_inst/FE_PHC18793_n4365 (CKBD0)

    Added inst normalizer_inst/FE_PHC18794_FE_OFN13480_n (CKBD2)

    Added inst normalizer_inst/FE_PHC18795_FE_OFN13454_sum_0 (CKBD4)

    Added inst normalizer_inst/FE_PHC18796_FE_OFN13388_sum_13 (CKBD4)

    Added inst normalizer_inst/FE_PHC18797_FE_OCPN13772_sum_3 (CKBD4)

    Added inst normalizer_inst/FE_PHC18798_n8165 (CKBD0)

    Added inst normalizer_inst/FE_PHC18799_FE_OFN110_n5603 (BUFFD8)

    Added inst normalizer_inst/FE_PHC18800_FE_OCPN13717_sum_2 (CKBD0)

    Added inst normalizer_inst/FE_PHC18801_n2454 (CKBD0)

    Added inst normalizer_inst/FE_PHC18802_n7668 (CKBD0)

    Added inst normalizer_inst/FE_PHC18803_n2733 (CKBD0)

    Added inst normalizer_inst/FE_PHC18804_n2883 (CKBD0)

    Added inst normalizer_inst/FE_PHC18805_n5876 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18806_div_in_2_11 (CKBD0)

    Added inst normalizer_inst/FE_PHC18807_div_in_1_3 (CKBD0)

    Added inst normalizer_inst/FE_PHC18808_n4202 (CKBD4)

    Added inst normalizer_inst/FE_PHC18809_n7474 (CKBD0)

    Added inst normalizer_inst/FE_PHC18810_FE_RN_772_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC18811_FE_OCPN4117_FE_DBTN44_sum_5 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18812_FE_OCPN13753_FE_OFN0_FE_DBTN44_sum_5 (CKBD0)

    Added inst normalizer_inst/FE_PHC18813_n6502 (CKBD0)

    Added inst normalizer_inst/FE_PHC18814_FE_RN_1044_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC18815_FE_OCPN13537_sum_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC18816_n6482 (CKBD0)

    Added inst normalizer_inst/FE_PHC18817_n7617 (CKBD0)

    Added inst normalizer_inst/FE_PHC18818_FE_OFN219_sum_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC18819_FE_OCPN13748_FE_OFN13476_sum_6 (CKBD2)

    Added inst normalizer_inst/FE_PHC18820_FE_OFN13358_n (CKBD4)

    Added inst normalizer_inst/FE_PHC18821_div_in_1_6 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18822_n2812 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18823_FE_OFN277_sum_1 (CKBD1)

    Added inst normalizer_inst/FE_PHC18824_FE_OFN13454_sum_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC18825_n4242 (CKBD1)

    Added inst normalizer_inst/FE_PHC18826_n5843 (CKBD1)

    Added inst normalizer_inst/FE_PHC18827_FE_OCPN13778_sum_5 (CKBD1)

    Added inst normalizer_inst/FE_PHC18828_n5881 (CKBD1)

    Added inst normalizer_inst/FE_PHC18829_FE_OFN13185_n9829 (CKBD0)

    Added inst normalizer_inst/FE_PHC18830_FE_OFN13189_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC18831_n2426 (CKBD2)

    Added inst normalizer_inst/FE_PHC18832_n4500 (CKBD2)

    Added inst normalizer_inst/FE_PHC18833_FE_OCPN13612_n2888 (CKBD4)

    Added inst normalizer_inst/FE_PHC18834_FE_OFN13245_n2859 (CKBD2)

    Added inst normalizer_inst/FE_PHC18835_FE_OCPN13696_FE_DBTN43_sum_4 (CKBD1)

    Added inst normalizer_inst/FE_PHC18836_FE_OFN13414_sum_4 (CKBD4)

    Added inst normalizer_inst/FE_PHC18837_n2356 (CKBD1)

    Added inst normalizer_inst/FE_PHC18838_n12941 (CKBD4)

    Added inst normalizer_inst/FE_PHC18839_n6419 (CKBD1)

    Added inst normalizer_inst/FE_PHC18840_FE_OCPN3316_FE_OFN276_sum_1 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18841_n5880 (CKBD0)

    Added inst normalizer_inst/FE_PHC18842_n2795 (CKBD1)

    Added inst normalizer_inst/FE_PHC18843_n7544 (CKBD0)

    Added inst normalizer_inst/FE_PHC18844_n7295 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18845_n5955 (CKBD2)

    Added inst normalizer_inst/FE_PHC18846_FE_OCPN2970_FE_OFN13200_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC18847_n2307 (CKBD1)

    Added inst normalizer_inst/FE_PHC18848_n2315 (CKBD1)

    Added inst normalizer_inst/FE_PHC18849_FE_OCPN13584_sum_2 (CKBD1)

    Added inst normalizer_inst/FE_PHC18850_FE_OFN111_n5842 (CKBD4)

    Added inst normalizer_inst/FE_PHC18851_FE_OFN13230_n2736 (CKBD2)

    Added inst normalizer_inst/FE_PHC18852_n5893 (CKBD4)

    Added inst normalizer_inst/FE_PHC18853_FE_OCPN3237_n2319 (CKBD1)

    Added inst normalizer_inst/FE_PHC18854_FE_DBTN11_n2888 (CKBD4)

    Added inst normalizer_inst/FE_PHC18855_FE_OFN13260_n12944 (CKBD4)

    Added inst normalizer_inst/FE_PHC18856_n7422 (CKBD4)

    Added inst normalizer_inst/FE_PHC18857_n4862 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18858_FE_RN_423 (CKBD1)

    Added inst normalizer_inst/FE_PHC18859_n2848 (CKBD2)

    Added inst normalizer_inst/FE_PHC18860_FE_RN_234 (CKBD1)

    Added inst normalizer_inst/FE_PHC18861_n7670 (CKBD2)

    Added inst normalizer_inst/FE_PHC18862_n12738 (CKBD4)

    Added inst normalizer_inst/FE_PHC18863_n5841 (BUFFD8)

    Added inst normalizer_inst/FE_PHC18864_FE_OFN112_n7447 (BUFFD8)

    Added inst normalizer_inst/FE_PHC18865_FE_OCPN3920_n7544 (CKBD2)

    Added inst normalizer_inst/FE_PHC18866_FE_OFN111_n5842 (CKBD0)

    Added inst normalizer_inst/FE_PHC18867_FE_OFN13190_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC18868_FE_OCPN2970_FE_OFN13200_n (CKBD0)

    Added inst normalizer_inst/FE_PHC18869_FE_OFN13332_n12944 (CKBD0)

    Added inst normalizer_inst/FE_PHC18870_n2884 (CKBD0)

    Added inst normalizer_inst/FE_PHC18871_n7419 (BUFFD0)

    Added inst normalizer_inst/FE_PHC18872_n2744 (CKBD0)

    Added inst normalizer_inst/FE_PHC18873_n7484 (CKBD1)

    Added inst normalizer_inst/FE_PHC18874_FE_OCPN3766_n4266 (CKBD0)

    Added inst normalizer_inst/FE_PHC18875_n2698 (CKBD0)

    Added inst normalizer_inst/FE_PHC18876_n2839 (CKBD0)

    Added inst normalizer_inst/FE_PHC18877_FE_OFN13482_n (CKBD0)

    Added inst normalizer_inst/FE_PHC18878_n7922 (CKBD0)

    Added inst normalizer_inst/FE_PHC18879_n2890 (CKBD0)

    Added inst normalizer_inst/FE_PHC18880_n4372 (CKBD0)

    Added inst normalizer_inst/FE_PHC18881_n7920 (CKBD0)

    Added inst normalizer_inst/FE_PHC18882_FE_OFN13198_n7484 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18883_FE_OFN13448_n (CKBD2)

    Added inst normalizer_inst/FE_PHC18884_FE_OCPN13778_sum_5 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18885_n5900 (CKBD2)

    Added inst normalizer_inst/FE_PHC18886_FE_OFN13211_n121 (CKBD2)

    Added inst normalizer_inst/FE_PHC18887_n4286 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18888_n3988 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18889_FE_OCPN2967_n2677 (CKBD1)

    Added inst normalizer_inst/FE_PHC18890_FE_RN_234 (CKBD1)

    Added inst normalizer_inst/FE_PHC18891_n5896 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18892_n2598 (CKBD1)

    Added inst normalizer_inst/FE_PHC18893_FE_OFN251_n5842 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18894_n3367 (CKBD1)

    Added inst normalizer_inst/FE_PHC18895_n4406 (CKBD1)

    Added inst normalizer_inst/FE_PHC18896_FE_OCPN4233_n7387 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18897_FE_OFN88_n7373 (CKBD2)

    Added inst normalizer_inst/FE_PHC18898_FE_OFN389_n5751 (CKBD4)

    Added inst normalizer_inst/FE_PHC18899_n5945 (CKBD1)

    Added inst normalizer_inst/FE_PHC18900_n4254 (CKBD1)

    Added inst normalizer_inst/FE_PHC18901_n7373 (CKBD1)

    Added inst normalizer_inst/FE_PHC18902_FE_RN_35 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18903_FE_OCPN2707_n4144 (CKBD1)

    Added inst normalizer_inst/FE_PHC18904_n2605 (BUFFD4)

    Added inst normalizer_inst/FE_PHC18905_FE_OFN13230_n2736 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18906_n7459 (CKBD4)

    Added inst normalizer_inst/FE_PHC18907_FE_OFN13401_sum_2 (CKBD0)

    Added inst normalizer_inst/FE_PHC18908_n5986 (CKBD0)

    Added inst normalizer_inst/FE_PHC18909_FE_OFN112_n7447 (CKBD4)

    Added inst normalizer_inst/FE_PHC18910_n2532 (CKBD1)

    Added inst normalizer_inst/FE_PHC18911_n6024 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18912_n12861 (CKBD2)

    Added inst normalizer_inst/FE_PHC18913_FE_OFN93_n12845 (BUFFD2)

    Added inst normalizer_inst/FE_PHC18914_FE_OCPN4420_n12743 (CKBD1)

    Added inst normalizer_inst/FE_PHC18915_FE_OFN13518_n11476 (BUFFD8)

    Added inst normalizer_inst/FE_PHC18916_FE_OCPN2578_n5731 (BUFFD12)

    Added inst normalizer_inst/FE_PHC18917_n7485 (CKBD4)

    Added inst normalizer_inst/FE_PHC18918_FE_OCPN3542_n7484 (CKBD0)

    Added inst normalizer_inst/FE_PHC18919_n11324 (CKBD0)

    Added inst normalizer_inst/FE_PHC18920_n11516 (BUFFD8)

    Added inst normalizer_inst/FE_PHC18921_n12844 (BUFFD8)

    Added inst normalizer_inst/FE_PHC18922_n12725 (BUFFD8)

    Added inst normalizer_inst/FE_PHC18923_FE_OFN13505_n (CKBD4)

    Added inst normalizer_inst/FE_PHC18924_FE_DBTN48_n12890 (BUFFD6)

    Added inst normalizer_inst/FE_PHC18925_FE_OFN13514_n5751 (CKBD4)

    Added inst normalizer_inst/FE_PHC18926_n2721 (CKBD0)

    Added inst normalizer_inst/FE_PHC18927_FE_OFN13148_n (CKBD0)

    Added inst normalizer_inst/FE_PHC18928_n6396 (CKBD0)

    Added inst normalizer_inst/FE_PHC18929_FE_RN_393_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC18930_n4407 (CKBD0)

    Added inst normalizer_inst/FE_PHC18931_FE_OFN13211_n121 (CKBD0)

    Added inst normalizer_inst/FE_PHC18932_n7974 (CKBD0)

    Added inst normalizer_inst/FE_PHC18933_n3302 (CKBD0)

    Added inst normalizer_inst/FE_PHC18934_n13002 (CKBD0)

    Added inst normalizer_inst/FE_PHC18935_FE_OFN13255_n12890 (CKBD2)

    Added inst normalizer_inst/FE_PHC18936_n6055 (CKBD1)

    Added inst normalizer_inst/FE_PHC18937_n11470 (BUFFD3)

    Added inst normalizer_inst/FE_PHC18938_n12767 (CKBD1)

    Added inst normalizer_inst/FE_PHC18939_FE_OCPN4331_n7386 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18940_n7513 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18941_n7543 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18942_n5961 (CKBD1)

    Added inst normalizer_inst/FE_PHC18943_n3369 (CKBD4)

    Added inst normalizer_inst/FE_PHC18944_n7306 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18945_n121 (CKBD4)

    Added inst normalizer_inst/FE_PHC18946_n12861 (CKBD2)

    Added inst normalizer_inst/FE_PHC18947_n7485 (CKBD0)

    Added inst normalizer_inst/FE_PHC18948_FE_OFN106_n2398 (BUFFD2)

    Added inst normalizer_inst/FE_PHC18949_FE_DBTN9_n5814 (CKBD1)

    Added inst normalizer_inst/FE_PHC18950_FE_OFN114_n7485 (BUFFD3)

    Added inst normalizer_inst/FE_PHC18951_n2634 (CKBD4)

    Added inst normalizer_inst/FE_PHC18952_FE_RN_391 (CKBD1)

    Added inst normalizer_inst/FE_PHC18953_FE_DBTN49_n2398 (CKBD2)

    Added inst normalizer_inst/FE_PHC18954_n11516 (CKBD6)

    Added inst normalizer_inst/FE_PHC18955_FE_OCPN4154_n5732 (CKBD0)

    Added inst normalizer_inst/FE_PHC18956_n12844 (CKBD4)

    Added inst normalizer_inst/FE_PHC18957_FE_DBTN48_n12890 (BUFFD8)

    Added inst normalizer_inst/FE_PHC18958_n6426 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18959_n1816 (BUFFD8)

    Added inst normalizer_inst/FE_PHC18960_n12982 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18961_n12865 (CKBD2)

    Added inst normalizer_inst/FE_PHC18962_n7690 (BUFFD0)

    Added inst normalizer_inst/FE_PHC18963_FE_OFN13285_n2491 (CKBD0)

    Added inst normalizer_inst/FE_PHC18964_FE_OFN379_n7485 (CKBD0)

    Added inst normalizer_inst/FE_PHC18965_FE_OFN117_n12865 (CKBD0)

    Added inst normalizer_inst/FE_PHC18966_n6153 (CKBD0)

    Added inst normalizer_inst/FE_PHC18967_n7755 (CKBD0)

    Added inst normalizer_inst/FE_PHC18968_n6205 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18969_n4944 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18970_FE_OCPN3684_n6194 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18971_n3103 (CKBD1)

    Added inst normalizer_inst/FE_PHC18972_n7754 (CKBD2)

    Added inst normalizer_inst/FE_PHC18973_n7761 (CKBD0)

    Added inst normalizer_inst/FE_PHC18974_n636 (CKBD1)

    Added inst normalizer_inst/FE_PHC18975_FE_OCPN13661_n6175 (CKBD1)

    Added inst normalizer_inst/FE_PHC18976_n3078 (CKBD1)

    Added inst normalizer_inst/FE_PHC18977_n3061 (CKBD1)

    Added inst normalizer_inst/FE_PHC18978_n6264 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18979_n21 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18980_n3004 (CKBD1)

    Added inst normalizer_inst/FE_PHC18981_n3161 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18982_n6202 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18983_n4735 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18984_n3169 (BUFFD1)

    Added inst normalizer_inst/FE_PHC18985_n6258 (CKBD4)

    Added inst normalizer_inst/FE_PHC18986_n6195 (CKBD1)

    Added inst normalizer_inst/FE_PHC18987_n3176 (CKBD2)

    Added inst normalizer_inst/FE_PHC18988_n6204 (CKBD1)

    Added inst normalizer_inst/FE_PHC18989_n3168 (CKBD2)

    Added inst normalizer_inst/FE_PHC18990_n6197 (CKBD1)

    Added inst normalizer_inst/FE_PHC18991_n4787 (CKBD1)

    Added inst normalizer_inst/FE_PHC18992_n6203 (CKBD2)

    Added inst normalizer_inst/FE_PHC18993_n3160 (CKBD4)

    Added inst normalizer_inst/FE_PHC18994_n191 (CKBD1)

    Added inst normalizer_inst/FE_PHC18995_n3010 (CKBD1)

    Added inst normalizer_inst/FE_PHC18996_n4650 (CKBD0)

    Added inst normalizer_inst/FE_PHC18997_FE_RN_435 (CKBD0)

    Added inst normalizer_inst/FE_PHC18998_n13012 (CKBD1)

    Added inst normalizer_inst/FE_PHC18999_FE_OCPN4389_n2128 (CKBD0)

    Added inst normalizer_inst/FE_PHC19000_n5061 (CKBD0)

    Added inst normalizer_inst/FE_PHC19001_n5516 (CKBD0)

    Added inst normalizer_inst/FE_PHC19002_n5060 (CKBD0)

    Added inst normalizer_inst/FE_PHC19003_FE_OCPN4098_n5498 (CKBD1)

    Added inst normalizer_inst/FE_PHC19004_FE_OCPN3349_n5439 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19005_n5118 (CKBD1)

    Added inst normalizer_inst/FE_PHC19006_FE_OFN214_n7590 (CKBD1)

    Added inst normalizer_inst/FE_PHC19007_FE_OCPN3934_n6203 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19008_n3024 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19009_n5422 (CKBD4)

    Added inst normalizer_inst/FE_PHC19010_n6207 (CKBD1)

    Added inst normalizer_inst/FE_PHC19011_FE_OCPN3575_n5362 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19012_n5472 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19013_FE_OCPN3417_n5421 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19014_n5581 (CKBD0)

    Added inst normalizer_inst/FE_PHC19015_FE_OCPN3588_n6264 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19016_n5444 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19017_n5430 (CKBD0)

    Added inst normalizer_inst/FE_PHC19018_n2995 (CKBD1)

    Added inst normalizer_inst/FE_PHC19019_n3047 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19020_n6123 (CKBD1)

    Added inst normalizer_inst/FE_PHC19021_n5488 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19022_n3222 (CKBD1)

    Added inst normalizer_inst/FE_PHC19023_n3019 (CKBD1)

    Added inst normalizer_inst/FE_PHC19024_n3223 (CKBD1)

    Added inst normalizer_inst/FE_PHC19025_n3241 (CKBD1)

    Added inst normalizer_inst/FE_PHC19026_n5306 (CKBD0)

    Added inst normalizer_inst/FE_PHC19027_n1998 (CKBD1)

    Added inst normalizer_inst/FE_PHC19028_n6368 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19029_n5280 (CKBD0)

    Added inst normalizer_inst/FE_PHC19030_n5312 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19031_n1999 (CKBD2)

    Added inst normalizer_inst/FE_PHC19032_n5576 (CKBD2)

    Added inst normalizer_inst/FE_PHC19033_n5190 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19034_FE_RN_322 (CKBD0)

    Added inst normalizer_inst/FE_PHC19035_n5474 (CKBD0)

    Added inst normalizer_inst/FE_PHC19036_n5200 (CKBD1)

    Added inst normalizer_inst/FE_PHC19037_n5275 (CKBD1)

    Added inst normalizer_inst/FE_PHC19038_n5191 (CKBD1)

    Added inst normalizer_inst/FE_PHC19039_n5426 (CKBD1)

    Added inst normalizer_inst/FE_PHC19040_n5331 (CKBD1)

    Added inst normalizer_inst/FE_PHC19041_FE_RN_281 (CKBD1)

    Added inst normalizer_inst/FE_PHC19042_n5574 (BUFFD16)

    Added inst normalizer_inst/FE_PHC19043_n5479 (CKBD1)

    Added inst normalizer_inst/FE_PHC19044_n5366 (CKBD0)

    Added inst normalizer_inst/FE_PHC19045_n5306 (CKBD0)

    Added inst normalizer_inst/FE_PHC19046_FE_OCPN2959_n5275 (CKBD0)

    Added inst normalizer_inst/FE_PHC19047_n5484 (CKBD0)

    Added inst normalizer_inst/FE_PHC19048_n5557 (CKBD1)

    Added inst normalizer_inst/FE_PHC19049_n5593 (CKBD0)

    Added inst normalizer_inst/FE_PHC19050_n5265 (CKBD0)

    Added inst normalizer_inst/FE_PHC19051_n5405 (CKBD0)

    Added inst normalizer_inst/FE_PHC19052_n5351 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19053_n3785 (CKBD0)

    Added inst normalizer_inst/FE_PHC19054_n3501 (CKBD0)

    Added inst normalizer_inst/FE_PHC19055_n5281 (CKBD0)

    Added inst normalizer_inst/FE_PHC19056_N517 (CKBD0)

    Added inst normalizer_inst/FE_PHC19057_N516 (CKBD0)

    Added inst normalizer_inst/FE_PHC19058_FE_OCPN13610_n4970 (CKBD4)

    Added inst normalizer_inst/FE_PHC19059_n5340 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19060_n5159 (CKBD1)

    Added inst normalizer_inst/FE_PHC19061_n5278 (CKBD2)

    Added inst normalizer_inst/FE_PHC19062_n5289 (CKBD2)

    Added inst normalizer_inst/FE_PHC19063_n5566 (CKBD0)

    Added inst normalizer_inst/FE_PHC19064_n5343 (CKBD1)

    Added inst normalizer_inst/FE_PHC19065_n5273 (CKBD2)

    Added inst normalizer_inst/FE_PHC19066_n5582 (CKBD1)

    Added inst normalizer_inst/FE_PHC19067_FE_OCPN4447_n5407 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19068_n5416 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19069_n5369 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19070_n5462 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19071_n5477 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19072_n8043 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19073_n3588 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19074_n3642 (CKBD1)

    Added inst normalizer_inst/FE_PHC19075_n8045 (CKBD1)

    Added inst normalizer_inst/FE_PHC19076_n5524 (CKBD0)

    Added inst normalizer_inst/FE_PHC19077_n6383 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19078_n7901 (CKBD1)

    Added inst normalizer_inst/FE_PHC19079_n3637 (CKBD0)

    Added inst normalizer_inst/FE_PHC19080_FE_RN_936_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC19081_n5392 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19082_n5350 (CKBD0)

    Added inst normalizer_inst/FE_PHC19083_n5267 (CKBD0)

    Added inst normalizer_inst/FE_PHC19084_n5502 (CKBD0)

    Added inst normalizer_inst/FE_PHC19085_n5476 (CKBD0)

    Added inst normalizer_inst/FE_PHC19086_n5510 (CKBD1)

    Added inst normalizer_inst/FE_PHC19087_n7774 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19088_n3604 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19089_n7735 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19090_n562 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19091_FE_OCPN3205_n3556 (CKBD0)

    Added inst normalizer_inst/FE_PHC19092_n3666 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19093_n3758 (CKBD1)

    Added inst normalizer_inst/FE_PHC19094_n7846 (CKBD1)

    Added inst normalizer_inst/FE_PHC19095_n5288 (CKBD0)

    Added inst normalizer_inst/FE_PHC19096_n3665 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19097_n5501 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19098_n7773 (CKBD1)

    Added inst normalizer_inst/FE_PHC19099_n3904 (CKBD2)

    Added inst normalizer_inst/FE_PHC19100_n5012 (CKBD2)

    Added inst normalizer_inst/FE_PHC19101_n5414 (CKBD2)

    Added inst normalizer_inst/FE_PHC19102_n3408 (CKBD2)

    Added inst normalizer_inst/FE_PHC19103_n5450 (CKBD1)

    Added inst normalizer_inst/FE_PHC19104_FE_RN_306 (CKBD8)

    Added inst normalizer_inst/FE_PHC19105_n3962 (CKBD1)

    Added inst normalizer_inst/FE_PHC19106_n5452 (CKBD1)

    Added inst normalizer_inst/FE_PHC19107_n203 (CKBD1)

    Added inst normalizer_inst/FE_PHC19108_n5448 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19109_n5594 (BUFFD6)

    Added inst normalizer_inst/FE_PHC19110_n3788 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19111_n3603 (BUFFD8)

    Added inst normalizer_inst/FE_PHC19112_n8107 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19113_n3668 (CKBD0)

    Added inst normalizer_inst/FE_PHC19114_n203 (CKBD0)

    Added inst normalizer_inst/FE_PHC19115_FE_OCPN13595_n13038 (CKBD0)

    Added inst normalizer_inst/FE_PHC19116_n5484 (CKBD0)

    Added inst normalizer_inst/FE_PHC19117_n3960 (CKBD0)

    Added inst normalizer_inst/FE_PHC19118_n5291 (CKBD0)

    Added inst normalizer_inst/FE_PHC19119_n3590 (CKBD0)

    Added inst normalizer_inst/FE_PHC19120_FE_OCPN13610_n4970 (CKBD0)

    Added inst normalizer_inst/FE_PHC19121_FE_OCPN3672_n3620 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19122_n2069 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19123_n5512 (CKBD1)

    Added inst normalizer_inst/FE_PHC19124_n3690 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19125_n3879 (CKBD1)

    Added inst normalizer_inst/FE_PHC19126_n8500 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19127_n3771 (CKBD1)

    Added inst normalizer_inst/FE_PHC19128_n5342 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19129_n3388 (CKBD1)

    Added inst normalizer_inst/FE_PHC19130_n3878 (CKBD1)

    Added inst normalizer_inst/FE_PHC19131_n5378 (CKBD1)

    Added inst normalizer_inst/FE_PHC19132_n5398 (CKBD1)

    Added inst normalizer_inst/FE_PHC19133_n3792 (CKBD1)

    Added inst normalizer_inst/FE_PHC19134_n3825 (CKBD1)

    Added inst normalizer_inst/FE_PHC19135_n7092 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19136_n2050 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19137_n3553 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19138_n3766 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19139_n5268 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19140_n3560 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19141_FE_RN_62_0 (CKBD1)

    Added inst normalizer_inst/FE_PHC19142_n3824 (CKBD1)

    Added inst normalizer_inst/FE_PHC19143_n5270 (CKBD1)

    Added inst normalizer_inst/FE_PHC19144_n5492 (CKBD1)

    Added inst normalizer_inst/FE_PHC19145_FE_OCPN4149_n3619 (CKBD0)

    Added inst normalizer_inst/FE_PHC19146_n7077 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19147_n3903 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19148_n3741 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19149_n5527 (CKBD1)

    Added inst normalizer_inst/FE_PHC19150_FE_RN_338 (CKBD1)

    Added inst normalizer_inst/FE_PHC19151_n2217 (CKBD0)

    Added inst normalizer_inst/FE_PHC19152_n3552 (CKBD1)

    Added inst normalizer_inst/FE_PHC19153_n6905 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19154_n6858 (CKBD1)

    Added inst normalizer_inst/FE_PHC19155_n8131 (CKBD1)

    Added inst normalizer_inst/FE_PHC19156_n6800 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19157_n3902 (BUFFD2)

    Added inst normalizer_inst/FE_PHC19158_n5585 (CKBD0)

    Added inst normalizer_inst/FE_PHC19159_n5493 (CKBD0)

    Added inst normalizer_inst/FE_PHC19160_n3430 (BUFFD2)

    Added inst normalizer_inst/FE_PHC19161_n6687 (CKBD1)

    Added inst normalizer_inst/FE_PHC19162_n3566 (CKBD0)

    Added inst normalizer_inst/FE_PHC19163_n6732 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19164_n3881 (CKBD1)

    Added inst normalizer_inst/FE_PHC19165_n3602 (CKBD1)

    Added inst normalizer_inst/FE_PHC19166_FE_RN_321 (CKBD0)

    Added inst normalizer_inst/FE_PHC19167_n3732 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19168_n6621 (CKBD0)

    Added inst normalizer_inst/FE_PHC19169_n5237 (CKBD0)

    Added inst normalizer_inst/FE_PHC19170_n6553 (CKBD0)

    Added inst normalizer_inst/FE_PHC19171_n5463 (CKBD0)

    Added inst normalizer_inst/FE_PHC19172_n8118 (CKBD1)

    Added inst normalizer_inst/FE_PHC19173_FE_RN_172 (CKBD0)

    Added inst normalizer_inst/FE_PHC19174_n3916 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19175_FE_RN_228 (CKBD0)

    Added inst normalizer_inst/FE_PHC19176_n6994 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19177_FE_OCPN13654_n7099 (CKBD0)

    Added inst normalizer_inst/FE_PHC19178_FE_OCPN13624_n1596 (CKBD0)

    Added inst normalizer_inst/FE_PHC19179_n3325 (CKBD1)

    Added inst normalizer_inst/FE_PHC19180_n13146 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19181_n3880 (CKBD4)

    Added inst normalizer_inst/FE_PHC19182_n3601 (CKBD2)

    Added inst normalizer_inst/FE_PHC19183_n3576 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19184_n1959 (CKBD1)

    Added inst normalizer_inst/FE_PHC19185_n6675 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19186_n7033 (CKBD1)

    Added inst normalizer_inst/FE_PHC19187_n7117 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19188_n8122 (CKBD2)

    Added inst normalizer_inst/FE_PHC19189_n6674 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19190_n6798 (CKBD2)

    Added inst normalizer_inst/FE_PHC19191_n6733 (CKBD2)

    Added inst normalizer_inst/FE_PHC19192_n6742 (CKBD4)

    Added inst normalizer_inst/FE_PHC19193_FE_RN_265 (CKBD4)

    Added inst normalizer_inst/FE_PHC19194_n3571 (CKBD6)

    Added inst normalizer_inst/FE_PHC19195_n5485 (CKBD1)

    Added inst normalizer_inst/FE_PHC19196_n5499 (CKBD2)

    Added inst normalizer_inst/FE_PHC19197_n6719 (CKBD2)

    Added inst normalizer_inst/FE_PHC19198_n97 (CKBD1)

    Added inst normalizer_inst/FE_PHC19199_n6638 (BUFFD3)

    Added inst normalizer_inst/FE_PHC19200_n13064 (CKBD4)

    Added inst normalizer_inst/FE_PHC19201_n3452 (CKBD1)

    Added inst normalizer_inst/FE_PHC19202_n6888 (CKBD0)

    Added inst normalizer_inst/FE_PHC19203_n6645 (CKBD0)

    Added inst normalizer_inst/FE_PHC19204_n6892 (CKBD0)

    Added inst normalizer_inst/FE_PHC19205_n6883 (CKBD0)

    Added inst normalizer_inst/FE_PHC19206_n7155 (CKBD0)

    Added inst normalizer_inst/FE_PHC19207_n6677 (CKBD0)

    Added inst normalizer_inst/FE_PHC19208_n3906 (CKBD0)

    Added inst normalizer_inst/FE_PHC19209_n6765 (CKBD0)

    Added inst normalizer_inst/FE_PHC19210_n6861 (CKBD0)

    Added inst normalizer_inst/FE_PHC19211_n5521 (CKBD0)

    Added inst normalizer_inst/FE_PHC19212_n3919 (CKBD0)

    Added inst normalizer_inst/FE_PHC19213_n6968 (CKBD0)

    Added inst normalizer_inst/FE_PHC19214_n6820 (CKBD0)

    Added inst normalizer_inst/FE_PHC19215_n3523 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19216_n5583 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19217_n3883 (CKBD0)

    Added inst normalizer_inst/FE_PHC19218_N527 (CKBD0)

    Added inst normalizer_inst/FE_PHC19219_n6869 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19220_n3513 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19221_n5242 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19222_n5307 (CKBD1)

    Added inst normalizer_inst/FE_PHC19223_n6622 (CKBD1)

    Added inst normalizer_inst/FE_PHC19224_n6987 (CKBD1)

    Added inst normalizer_inst/FE_PHC19225_n6656 (CKBD1)

    Added inst normalizer_inst/FE_PHC19226_n7048 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19227_n6635 (CKBD1)

    Added inst normalizer_inst/FE_PHC19228_n3420 (CKBD1)

    Added inst normalizer_inst/FE_PHC19229_n3708 (CKBD1)

    Added inst normalizer_inst/FE_PHC19230_n3772 (CKBD1)

    Added inst normalizer_inst/FE_PHC19231_n8727 (CKBD1)

    Added inst normalizer_inst/FE_PHC19232_n3692 (CKBD1)
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.9465
      TNS :     -48.0577
      #VP :           99
      TNS+:       0.7440/520 improved (0.0014 per commit, 1.525%)
  Density :      95.000%
------------------------------------------------------------------------------------------
 520 buffer added (phase total 5412, total 5412)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:36.5 real=0:00:08.0
 accumulated cpu=0:03:52 real=0:01:14 totSessionCpu=2:52:12 mem=4994.3M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 67.47 %
    there are 2646 full evals passed out of 3922 
===========================================================================================


*info:    Total 5412 cells added for Phase I
** Profile ** Start :  cpu=0:00:00.0, mem=4994.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=4994.3M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=4994.3M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 19921 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:    39 net(s): Could not be fixed because of no legal loc.
*info:    28 net(s): Could not be fixed because of setup TNS degradation on side path.
*info:   464 net(s): Could not be fixed because of setup TNS degradation.
*info:  3764 net(s): Could not be fixed because of setup WNS degradation on specific instance.

Resizing failure reasons
------------------------------------------------
*info:    76 net(s): Could not be fixed because of no legal loc.
*info:     2 net(s): Could not be fixed because of hold slack degradation.

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:03:54 real=0:01:15 totSessionCpu=2:52:13 mem=4994.3M density=95.000% ***

*info:
*info: Added a total of 5412 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           19 cells of type 'BUFFD0' used
*info:         1113 cells of type 'BUFFD1' used
*info:           15 cells of type 'BUFFD12' used
*info:           15 cells of type 'BUFFD16' used
*info:           36 cells of type 'BUFFD2' used
*info:           57 cells of type 'BUFFD3' used
*info:            8 cells of type 'BUFFD4' used
*info:           22 cells of type 'BUFFD6' used
*info:           54 cells of type 'BUFFD8' used
*info:         1410 cells of type 'CKBD0' used
*info:         1873 cells of type 'CKBD1' used
*info:            6 cells of type 'CKBD12' used
*info:          352 cells of type 'CKBD2' used
*info:            2 cells of type 'CKBD3' used
*info:          401 cells of type 'CKBD4' used
*info:           17 cells of type 'CKBD6' used
*info:           12 cells of type 'CKBD8' used

*** Starting refinePlace (2:52:14 mem=4994.3M) ***
Total net bbox length = 9.733e+05 (3.860e+05 5.873e+05) (ext = 2.542e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 4994.3MB
Summary Report:
Instances move: 0 (out of 44471 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.733e+05 (3.860e+05 5.873e+05) (ext = 2.542e+04)
Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 4994.3MB
*** Finished refinePlace (2:52:18 mem=4994.3M) ***
Finished re-routing un-routed nets (0:00:00.0 4994.3M)


Density : 0.9500
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:05.5 real=0:00:03.0 mem=4994.3M) ***
** Profile ** Start :  cpu=0:00:00.0, mem=4994.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=4994.3M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4994.3M
*** Finish Post CTS Hold Fixing (cpu=0:04:00 real=0:01:19 totSessionCpu=2:52:19 mem=4994.3M density=95.000%) ***
(I,S,L,T): WC_VIEW: 48.056, 37.9102, 1.84937, 87.8156
*** HoldOpt [finish] : cpu/real = 0:03:25.8/0:01:06.7 (3.1), totSession cpu/real = 2:52:19.6/0:49:12.3 (3.5), mem = 4783.3M
**INFO: total 5412 insts, 0 nets marked don't touch
**INFO: total 5412 insts, 0 nets marked don't touch DB property
**INFO: total 5412 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 18.846%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: -0.738 -> -0.738 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0129
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.738 -> -0.738 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 18.846%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: -0.738 -> -0.738 (bump = 0.0, threshold = 0.0129)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4375.21 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4375.21 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 465  Num Prerouted Wires = 38616
[NR-eGR] Read numTotalNets=46821  numIgnoredNets=465
[NR-eGR] There are 121 clock nets ( 121 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 46235 
[NR-eGR] Rule id: 1  Nets: 121 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 27 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.755800e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 121 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.31% V. EstWL: 3.983400e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 46208 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.06% V. EstWL: 9.879282e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)      1268( 1.41%)       209( 0.23%)         3( 0.00%)   ( 1.65%) 
[NR-eGR]      M3  (3)       241( 0.26%)         1( 0.00%)         0( 0.00%)   ( 0.26%) 
[NR-eGR]      M4  (4)       601( 0.73%)         0( 0.00%)         0( 0.00%)   ( 0.73%) 
[NR-eGR]      M5  (5)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        61( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2174( 0.34%)       210( 0.03%)         3( 0.00%)   ( 0.38%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.97 sec, Real: 1.44 sec, Curr Mem: 4386.95 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:22, real = 0:01:33, mem = 3467.7M, totSessionCpu=2:52:24 **
** Profile ** Start :  cpu=0:00:00.0, mem=4273.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=4273.4M
**INFO: Starting Non-Blocking QThread
**INFO: Distributing 8 CPU to Master 4 CPU and QThread 4 CPU
Multi-CPU acceleration using 2 CPU(s).
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=4264.37)
Total number of fetched objects 47211
End delay calculation. (MEM=4460.66 CPU=0:00:06.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=4460.66 CPU=0:00:08.3 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:12.0 real=0:00:04.0 totSessionCpu=2:52:37 mem=4428.7M)
** Profile ** Overall slacks :  cpu=0:00:12.8, mem=4436.7M
** Profile ** Total reports :  cpu=0:00:00.5, mem=4248.7M
** Profile ** DRVs :  cpu=0:00:02.5, mem=4269.2M
   ____________________________________________________________________
__/ message from Non-Blocking QThread

*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
Multithreaded Timing Analysis is initialized with 4 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (4 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 47211
End delay calculation. (MEM=0 CPU=0:00:06.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:08.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:10.1 real=0:00:04.0 totSessionCpu=0:00:41.4 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:10.6, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.7, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:13.5/0:00:05.2 (2.6), mem = 0.0M
_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.633  | -0.633  | -0.631  | -2.633  |
|           TNS (ns):|-167.930 |-107.176 | -6.980  | -53.802 |
|    Violating Paths:|  1082   |  1011   |   43    |   30    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.946  | -0.946  |  0.136  |  0.000  |
|           TNS (ns):| -48.053 | -48.053 |  0.000  |  0.000  |
|    Violating Paths:|   99    |   99    |    0    |    0    |
|          All Paths:|  8474   |  8256   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.026   |      9 (9)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.959%
       (95.000% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:13.0, mem=4285.2M
**optDesign ... cpu = 0:04:51, real = 0:01:41, mem = 3539.1M, totSessionCpu=2:52:53 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
#% Begin save design ... (date=03/23 00:11:14, mem=3464.6M)
% Begin Save ccopt configuration ... (date=03/23 00:11:15, mem=3464.6M)
% End Save ccopt configuration ... (date=03/23 00:11:15, total cpu=0:00:00.3, real=0:00:00.0, peak res=3464.9M, current mem=3464.9M)
% Begin Save netlist data ... (date=03/23 00:11:15, mem=3464.9M)
Writing Binary DB to cts.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 00:11:15, total cpu=0:00:00.3, real=0:00:00.0, peak res=3467.2M, current mem=3467.2M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file cts.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 00:11:15, mem=3467.9M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 00:11:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=3467.9M, current mem=3467.9M)
Saving scheduling_file.cts.26125 in cts.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/23 00:11:16, mem=3467.9M)
% End Save clock tree data ... (date=03/23 00:11:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=3467.9M, current mem=3467.9M)
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file cts.enc.dat.tmp/dualcore.pg.gz
Saving property file cts.enc.dat.tmp/dualcore.prop
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=4315.1M) ***
*** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=4315.1M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=4299.1M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file cts.enc.dat.tmp/dualcore.apa ...
#
Saving rc congestion map cts.enc.dat.tmp/dualcore.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 00:11:19, mem=3468.3M)
% End Save power constraints data ... (date=03/23 00:11:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=3468.3M, current mem=3468.3M)
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp
#% End save design ... (date=03/23 00:11:20, total cpu=0:00:05.2, real=0:00:07.0, peak res=3468.8M, current mem=3468.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=03/23 00:11:21, mem=3468.8M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3468.78 (MB), peak = 4014.96 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=4254.1M, init mem=4257.2M)
*info: Placed = 74918          (Fixed = 438)
*info: Unplaced = 0           
Placement Density:95.00%(263042/276886)
Placement Density (including fixed std cells):95.00%(263042/276886)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=4254.1M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (465) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4254.1M) ***
#Start route 586 clock and analog nets...
% Begin globalDetailRoute (date=03/23 00:11:21, mem=3464.4M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Mar 23 00:11:21 2023
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=46358
#need_extraction net=46358 (total=46944)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 00:11:23 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 46938 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:03, memory = 3521.91 (MB), peak = 4014.96 (MB)
#Merging special wires: starts on Thu Mar 23 00:11:26 2023 with memory = 3522.45 (MB), peak = 4014.96 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.9 GB --0.85 [8]--
#
#Finished routing data preparation on Thu Mar 23 00:11:26 2023
#
#Cpu time = 00:00:08
#Elapsed time = 00:00:03
#Increased memory = 18.16 (MB)
#Total memory = 3523.07 (MB)
#Peak memory = 4014.96 (MB)
#
#
#Start global routing on Thu Mar 23 00:11:26 2023
#
#
#Start global routing initialization on Thu Mar 23 00:11:26 2023
#
#Number of eco nets is 422
#
#Start global routing data preparation on Thu Mar 23 00:11:26 2023
#
#Start routing resource analysis on Thu Mar 23 00:11:27 2023
#
#Routing resource analysis is done on Thu Mar 23 00:11:27 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2647          80       33124    92.43%
#  M2             V        2650          84       33124     0.56%
#  M3             H        2727           0       33124     0.19%
#  M4             V        2154         580       33124     0.54%
#  M5             H        2727           0       33124     0.00%
#  M6             V        2734           0       33124     0.00%
#  M7             H         682           0       33124     0.00%
#  M8             V         683           0       33124     0.00%
#  --------------------------------------------------------------
#  Total                  17005       3.40%      264992    11.72%
#
#  586 nets (1.25%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 00:11:27 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3529.07 (MB), peak = 4014.96 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 00:11:27 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3530.59 (MB), peak = 4014.96 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3556.53 (MB), peak = 4014.96 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3561.71 (MB), peak = 4014.96 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3561.95 (MB), peak = 4014.96 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3573.82 (MB), peak = 4014.96 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 123 (skipped).
#Total number of nets with skipped attribute = 46235 (skipped).
#Total number of routable nets = 586.
#Total number of nets in the design = 46944.
#
#543 routable nets have only global wires.
#43 routable nets have only detail routed wires.
#46235 skipped nets have only detail routed wires.
#543 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#43 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                543               0  
#------------------------------------------------
#        Total                543               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                586           27                26           46206  
#-------------------------------------------------------------------------------
#        Total                586           27                26           46206  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2            0(0.00%)      0(0.00%)   (0.00%)
#  M3            1(0.00%)      0(0.00%)   (0.00%)
#  M4           73(0.22%)      1(0.00%)   (0.22%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     74(0.03%)      1(0.00%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.03% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 586
#Total wire length = 85769 um.
#Total half perimeter of net bounding box = 41809 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 223 um.
#Total wire length on LAYER M3 = 47964 um.
#Total wire length on LAYER M4 = 29110 um.
#Total wire length on LAYER M5 = 6654 um.
#Total wire length on LAYER M6 = 1818 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 31949
#Total number of multi-cut vias = 216 (  0.7%)
#Total number of single cut vias = 31733 ( 99.3%)
#Up-Via Summary (total 31949):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11205 ( 98.1%)       216 (  1.9%)      11421
# M2             10415 (100.0%)         0 (  0.0%)      10415
# M3              8672 (100.0%)         0 (  0.0%)       8672
# M4              1154 (100.0%)         0 (  0.0%)       1154
# M5               287 (100.0%)         0 (  0.0%)        287
#-----------------------------------------------------------
#                31733 ( 99.3%)       216 (  0.7%)      31949 
#
#Total number of involved priority nets 543
#Maximum src to sink distance for priority net 436.2
#Average of max src_to_sink distance for priority net 62.5
#Average of ave src_to_sink distance for priority net 37.3
#Max overcon = 2 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.22%.
#
#Global routing statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:05
#Increased memory = 55.15 (MB)
#Total memory = 3578.22 (MB)
#Peak memory = 4014.96 (MB)
#
#Finished global routing on Thu Mar 23 00:11:32 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3539.54 (MB), peak = 4014.96 (MB)
#Start Track Assignment.
#Done with 6496 horizontal wires in 2 hboxes and 2116 vertical wires in 2 hboxes.
#Done with 484 horizontal wires in 2 hboxes and 89 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 586
#Total wire length = 97531 um.
#Total half perimeter of net bounding box = 41809 um.
#Total wire length on LAYER M1 = 4419 um.
#Total wire length on LAYER M2 = 255 um.
#Total wire length on LAYER M3 = 53554 um.
#Total wire length on LAYER M4 = 30780 um.
#Total wire length on LAYER M5 = 6695 um.
#Total wire length on LAYER M6 = 1829 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 31949
#Total number of multi-cut vias = 216 (  0.7%)
#Total number of single cut vias = 31733 ( 99.3%)
#Up-Via Summary (total 31949):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11205 ( 98.1%)       216 (  1.9%)      11421
# M2             10415 (100.0%)         0 (  0.0%)      10415
# M3              8672 (100.0%)         0 (  0.0%)       8672
# M4              1154 (100.0%)         0 (  0.0%)       1154
# M5               287 (100.0%)         0 (  0.0%)        287
#-----------------------------------------------------------
#                31733 ( 99.3%)       216 (  0.7%)      31949 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3564.72 (MB), peak = 4014.96 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:11
#Increased memory = 60.01 (MB)
#Total memory = 3564.91 (MB)
#Peak memory = 4014.96 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.2% of the total area was rechecked for DRC, and 59.1% required routing.
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            1        1
#	Totals        1        1
#74531 out of 74918 instances (99.5%) need to be verified(marked ipoed), dirty area = 103.1%.
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc   EOLSpc   MinStp   Totals
#	M1            2        1        1        4
#	M2            0        0        0        0
#	M3            0        0        0        0
#	M4            1        0        0        1
#	Totals        3        1        1        5
#cpu time = 00:01:41, elapsed time = 00:00:13, memory = 3836.47 (MB), peak = 4014.96 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3838.26 (MB), peak = 4014.96 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 586
#Total wire length = 85338 um.
#Total half perimeter of net bounding box = 41809 um.
#Total wire length on LAYER M1 = 88 um.
#Total wire length on LAYER M2 = 7537 um.
#Total wire length on LAYER M3 = 46215 um.
#Total wire length on LAYER M4 = 28455 um.
#Total wire length on LAYER M5 = 2548 um.
#Total wire length on LAYER M6 = 496 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 29596
#Total number of multi-cut vias = 297 (  1.0%)
#Total number of single cut vias = 29299 ( 99.0%)
#Up-Via Summary (total 29596):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10771 ( 97.3%)       297 (  2.7%)      11068
# M2             10371 (100.0%)         0 (  0.0%)      10371
# M3              7759 (100.0%)         0 (  0.0%)       7759
# M4               325 (100.0%)         0 (  0.0%)        325
# M5                73 (100.0%)         0 (  0.0%)         73
#-----------------------------------------------------------
#                29299 ( 99.0%)       297 (  1.0%)      29596 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:43
#Elapsed time = 00:00:14
#Increased memory = -16.46 (MB)
#Total memory = 3548.45 (MB)
#Peak memory = 4014.96 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3550.00 (MB), peak = 4014.96 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 586
#Total wire length = 85338 um.
#Total half perimeter of net bounding box = 41809 um.
#Total wire length on LAYER M1 = 88 um.
#Total wire length on LAYER M2 = 7537 um.
#Total wire length on LAYER M3 = 46215 um.
#Total wire length on LAYER M4 = 28455 um.
#Total wire length on LAYER M5 = 2548 um.
#Total wire length on LAYER M6 = 496 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 29596
#Total number of multi-cut vias = 297 (  1.0%)
#Total number of single cut vias = 29299 ( 99.0%)
#Up-Via Summary (total 29596):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10771 ( 97.3%)       297 (  2.7%)      11068
# M2             10371 (100.0%)         0 (  0.0%)      10371
# M3              7759 (100.0%)         0 (  0.0%)       7759
# M4               325 (100.0%)         0 (  0.0%)        325
# M5                73 (100.0%)         0 (  0.0%)         73
#-----------------------------------------------------------
#                29299 ( 99.0%)       297 (  1.0%)      29596 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 586
#Total wire length = 85338 um.
#Total half perimeter of net bounding box = 41809 um.
#Total wire length on LAYER M1 = 88 um.
#Total wire length on LAYER M2 = 7537 um.
#Total wire length on LAYER M3 = 46215 um.
#Total wire length on LAYER M4 = 28455 um.
#Total wire length on LAYER M5 = 2548 um.
#Total wire length on LAYER M6 = 496 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 29596
#Total number of multi-cut vias = 297 (  1.0%)
#Total number of single cut vias = 29299 ( 99.0%)
#Up-Via Summary (total 29596):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10771 ( 97.3%)       297 (  2.7%)      11068
# M2             10371 (100.0%)         0 (  0.0%)      10371
# M3              7759 (100.0%)         0 (  0.0%)       7759
# M4               325 (100.0%)         0 (  0.0%)        325
# M5                73 (100.0%)         0 (  0.0%)         73
#-----------------------------------------------------------
#                29299 ( 99.0%)       297 (  1.0%)      29596 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:01:45
#Elapsed time = 00:00:16
#Increased memory = -11.05 (MB)
#Total memory = 3553.86 (MB)
#Peak memory = 4014.96 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:05
#Elapsed time = 00:00:29
#Increased memory = 34.48 (MB)
#Total memory = 3498.89 (MB)
#Peak memory = 4014.96 (MB)
#Number of warnings = 1
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 00:11:50 2023
#
% End globalDetailRoute (date=03/23 00:11:51, total cpu=0:02:05, real=0:00:30.0, peak res=3515.5M, current mem=3413.2M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/23 00:11:51, mem=3413.2M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Mar 23 00:11:51 2023
#
#Generating timing data, please wait...
#46822 total nets, 586 already routed, 586 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 47211
End delay calculation. (MEM=4700.29 CPU=0:00:06.4 REAL=0:00:01.0)
#Generating timing data took: cpu time = 00:00:18, elapsed time = 00:00:09, memory = 3483.32 (MB), peak = 4014.96 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=46944)
#Start reading timing information from file .timing_file_26125.tif.gz ...
#Read in timing information for 305 ports, 44909 instances from timing file .timing_file_26125.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 00:12:04 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 46938 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3477.81 (MB), peak = 4014.96 (MB)
#Merging special wires: starts on Thu Mar 23 00:12:06 2023 with memory = 3478.49 (MB), peak = 4014.96 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.9 GB --0.79 [8]--
#
#Finished routing data preparation on Thu Mar 23 00:12:06 2023
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 13.77 (MB)
#Total memory = 3479.11 (MB)
#Peak memory = 4014.96 (MB)
#
#
#Start global routing on Thu Mar 23 00:12:06 2023
#
#
#Start global routing initialization on Thu Mar 23 00:12:06 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Mar 23 00:12:06 2023
#
#Start routing resource analysis on Thu Mar 23 00:12:06 2023
#
#Routing resource analysis is done on Thu Mar 23 00:12:07 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2647          80       33124    92.43%
#  M2             V        2650          84       33124     0.56%
#  M3             H        2727           0       33124     0.19%
#  M4             V        2154         580       33124     0.54%
#  M5             H        2727           0       33124     0.00%
#  M6             V        2734           0       33124     0.00%
#  M7             H         682           0       33124     0.00%
#  M8             V         683           0       33124     0.00%
#  --------------------------------------------------------------
#  Total                  17005       3.40%      264992    11.72%
#
#  586 nets (1.25%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 00:12:07 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3485.79 (MB), peak = 4014.96 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 00:12:07 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3487.02 (MB), peak = 4014.96 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3557.52 (MB), peak = 4014.96 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3557.55 (MB), peak = 4014.96 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:29, elapsed time = 00:00:29, memory = 3594.03 (MB), peak = 4014.96 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 123 (skipped).
#Total number of routable nets = 46821.
#Total number of nets in the design = 46944.
#
#46235 routable nets have only global wires.
#586 routable nets have only detail routed wires.
#29 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#586 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           27                26           46206  
#------------------------------------------------------------
#        Total           27                26           46206  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                586           27                26           46206  
#-------------------------------------------------------------------------------
#        Total                586           27                26           46206  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
#  --------------------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          352(1.07%)     80(0.24%)      7(0.02%)      4(0.01%)   (1.34%)
#  M3           81(0.24%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.24%)
#  M4           17(0.05%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.05%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    450(0.19%)     80(0.03%)      7(0.00%)      4(0.00%)   (0.23%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
#  Overflow after GR: 0.03% H + 0.20% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.44 |          0.44 |
[hotspot] |    M2(V)   |          4.44 |         15.11 |
[hotspot] |    M3(H)   |          0.44 |          0.89 |
[hotspot] |    M4(V)   |          0.44 |          0.44 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M2)     4.44 | (M2)    15.11 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 586
#Total wire length = 1073140 um.
#Total half perimeter of net bounding box = 1023347 um.
#Total wire length on LAYER M1 = 340 um.
#Total wire length on LAYER M2 = 191601 um.
#Total wire length on LAYER M3 = 308789 um.
#Total wire length on LAYER M4 = 248097 um.
#Total wire length on LAYER M5 = 135316 um.
#Total wire length on LAYER M6 = 169646 um.
#Total wire length on LAYER M7 = 4635 um.
#Total wire length on LAYER M8 = 14718 um.
#Total number of vias = 295856
#Total number of multi-cut vias = 297 (  0.1%)
#Total number of single cut vias = 295559 ( 99.9%)
#Up-Via Summary (total 295856):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            135031 ( 99.8%)       297 (  0.2%)     135328
# M2            103424 (100.0%)         0 (  0.0%)     103424
# M3             34829 (100.0%)         0 (  0.0%)      34829
# M4             14556 (100.0%)         0 (  0.0%)      14556
# M5              6314 (100.0%)         0 (  0.0%)       6314
# M6               797 (100.0%)         0 (  0.0%)        797
# M7               608 (100.0%)         0 (  0.0%)        608
#-----------------------------------------------------------
#               295559 ( 99.9%)       297 (  0.1%)     295856 
#
#Max overcon = 8 tracks.
#Total overcon = 0.23%.
#Worst layer Gcell overcon rate = 0.24%.
#
#Global routing statistics:
#Cpu time = 00:00:40
#Elapsed time = 00:00:39
#Increased memory = 117.87 (MB)
#Total memory = 3596.98 (MB)
#Peak memory = 4014.96 (MB)
#
#Finished global routing on Thu Mar 23 00:12:45 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3509.27 (MB), peak = 4014.96 (MB)
#Start Track Assignment.
#Done with 65028 horizontal wires in 2 hboxes and 59615 vertical wires in 2 hboxes.
#Done with 14518 horizontal wires in 2 hboxes and 11191 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1           253.84 	  0.00%  	  0.00% 	  0.00%
# M2        182304.31 	  0.06%  	  0.00% 	  0.01%
# M3        260679.07 	  0.18%  	  0.00% 	  0.04%
# M4        218707.74 	  0.07%  	  0.00% 	  0.05%
# M5        132355.83 	  0.00%  	  0.00% 	  0.00%
# M6        169129.33 	  0.01%  	  0.00% 	  0.00%
# M7          4758.40 	  0.01%  	  0.00% 	  0.00%
# M8         14808.40 	  0.01%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      982996.92  	  0.08% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 586
#Total wire length = 1113113 um.
#Total half perimeter of net bounding box = 1023347 um.
#Total wire length on LAYER M1 = 27677 um.
#Total wire length on LAYER M2 = 189033 um.
#Total wire length on LAYER M3 = 321789 um.
#Total wire length on LAYER M4 = 248561 um.
#Total wire length on LAYER M5 = 136363 um.
#Total wire length on LAYER M6 = 170227 um.
#Total wire length on LAYER M7 = 4663 um.
#Total wire length on LAYER M8 = 14798 um.
#Total number of vias = 295856
#Total number of multi-cut vias = 297 (  0.1%)
#Total number of single cut vias = 295559 ( 99.9%)
#Up-Via Summary (total 295856):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            135031 ( 99.8%)       297 (  0.2%)     135328
# M2            103424 (100.0%)         0 (  0.0%)     103424
# M3             34829 (100.0%)         0 (  0.0%)      34829
# M4             14556 (100.0%)         0 (  0.0%)      14556
# M5              6314 (100.0%)         0 (  0.0%)       6314
# M6               797 (100.0%)         0 (  0.0%)        797
# M7               608 (100.0%)         0 (  0.0%)        608
#-----------------------------------------------------------
#               295559 ( 99.9%)       297 (  0.1%)     295856 
#
#cpu time = 00:00:17, elapsed time = 00:00:16, memory = 3581.60 (MB), peak = 4014.96 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	134       102       236       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:01
#Elapsed time = 00:00:58
#Increased memory = 117.49 (MB)
#Total memory = 3582.82 (MB)
#Peak memory = 4014.96 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 402
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        1        0       30        0       31
#	M2           31       19      306        0       12      368
#	M3            0        0        0        0        0        0
#	M4            1        1        0        0        0        2
#	M5            0        0        0        0        0        0
#	M6            0        0        1        0        0        1
#	Totals       32       21      307       30       12      402
#cpu time = 00:06:28, elapsed time = 00:00:52, memory = 4152.66 (MB), peak = 4162.62 (MB)
#start 1st optimization iteration ...
#   number of violations = 315
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        2        0        0        0        2
#	M2           44       25      207       16       21      313
#	Totals       44       27      207       16       21      315
#cpu time = 00:00:17, elapsed time = 00:00:03, memory = 4160.34 (MB), peak = 4162.62 (MB)
#start 2nd optimization iteration ...
#   number of violations = 275
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        1        0        0        0        1
#	M2           44       11      188       14       17      274
#	Totals       44       12      188       14       17      275
#cpu time = 00:00:16, elapsed time = 00:00:02, memory = 4156.56 (MB), peak = 4162.62 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:18, elapsed time = 00:00:03, memory = 4157.30 (MB), peak = 4162.62 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4157.13 (MB), peak = 4162.62 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 586
#Total wire length = 1117887 um.
#Total half perimeter of net bounding box = 1023347 um.
#Total wire length on LAYER M1 = 3047 um.
#Total wire length on LAYER M2 = 222510 um.
#Total wire length on LAYER M3 = 313827 um.
#Total wire length on LAYER M4 = 256804 um.
#Total wire length on LAYER M5 = 130732 um.
#Total wire length on LAYER M6 = 170713 um.
#Total wire length on LAYER M7 = 4399 um.
#Total wire length on LAYER M8 = 15854 um.
#Total number of vias = 322681
#Total number of multi-cut vias = 1412 (  0.4%)
#Total number of single cut vias = 321269 ( 99.6%)
#Up-Via Summary (total 322681):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            138095 ( 99.2%)      1166 (  0.8%)     139261
# M2            121685 (100.0%)         0 (  0.0%)     121685
# M3             39066 (100.0%)         0 (  0.0%)      39066
# M4             15002 (100.0%)         0 (  0.0%)      15002
# M5              6360 ( 96.3%)       246 (  3.7%)       6606
# M6               594 (100.0%)         0 (  0.0%)        594
# M7               467 (100.0%)         0 (  0.0%)        467
#-----------------------------------------------------------
#               321269 ( 99.6%)      1412 (  0.4%)     322681 
#
#Total number of DRC violations = 0
#Cpu time = 00:07:24
#Elapsed time = 00:01:02
#Increased memory = -31.83 (MB)
#Total memory = 3551.04 (MB)
#Peak memory = 4162.62 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3554.38 (MB), peak = 4162.62 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 586
#Total wire length = 1117887 um.
#Total half perimeter of net bounding box = 1023347 um.
#Total wire length on LAYER M1 = 3047 um.
#Total wire length on LAYER M2 = 222510 um.
#Total wire length on LAYER M3 = 313827 um.
#Total wire length on LAYER M4 = 256804 um.
#Total wire length on LAYER M5 = 130732 um.
#Total wire length on LAYER M6 = 170713 um.
#Total wire length on LAYER M7 = 4399 um.
#Total wire length on LAYER M8 = 15854 um.
#Total number of vias = 322681
#Total number of multi-cut vias = 1412 (  0.4%)
#Total number of single cut vias = 321269 ( 99.6%)
#Up-Via Summary (total 322681):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            138095 ( 99.2%)      1166 (  0.8%)     139261
# M2            121685 (100.0%)         0 (  0.0%)     121685
# M3             39066 (100.0%)         0 (  0.0%)      39066
# M4             15002 (100.0%)         0 (  0.0%)      15002
# M5              6360 ( 96.3%)       246 (  3.7%)       6606
# M6               594 (100.0%)         0 (  0.0%)        594
# M7               467 (100.0%)         0 (  0.0%)        467
#-----------------------------------------------------------
#               321269 ( 99.6%)      1412 (  0.4%)     322681 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 586
#Total wire length = 1117887 um.
#Total half perimeter of net bounding box = 1023347 um.
#Total wire length on LAYER M1 = 3047 um.
#Total wire length on LAYER M2 = 222510 um.
#Total wire length on LAYER M3 = 313827 um.
#Total wire length on LAYER M4 = 256804 um.
#Total wire length on LAYER M5 = 130732 um.
#Total wire length on LAYER M6 = 170713 um.
#Total wire length on LAYER M7 = 4399 um.
#Total wire length on LAYER M8 = 15854 um.
#Total number of vias = 322681
#Total number of multi-cut vias = 1412 (  0.4%)
#Total number of single cut vias = 321269 ( 99.6%)
#Up-Via Summary (total 322681):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            138095 ( 99.2%)      1166 (  0.8%)     139261
# M2            121685 (100.0%)         0 (  0.0%)     121685
# M3             39066 (100.0%)         0 (  0.0%)      39066
# M4             15002 (100.0%)         0 (  0.0%)      15002
# M5              6360 ( 96.3%)       246 (  3.7%)       6606
# M6               594 (100.0%)         0 (  0.0%)        594
# M7               467 (100.0%)         0 (  0.0%)        467
#-----------------------------------------------------------
#               321269 ( 99.6%)      1412 (  0.4%)     322681 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#79.73% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:49, elapsed time = 00:00:08, memory = 3677.58 (MB), peak = 4162.62 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 586
#Total wire length = 1117887 um.
#Total half perimeter of net bounding box = 1023347 um.
#Total wire length on LAYER M1 = 3047 um.
#Total wire length on LAYER M2 = 222510 um.
#Total wire length on LAYER M3 = 313827 um.
#Total wire length on LAYER M4 = 256804 um.
#Total wire length on LAYER M5 = 130732 um.
#Total wire length on LAYER M6 = 170713 um.
#Total wire length on LAYER M7 = 4399 um.
#Total wire length on LAYER M8 = 15854 um.
#Total number of vias = 322681
#Total number of multi-cut vias = 229674 ( 71.2%)
#Total number of single cut vias = 93007 ( 28.8%)
#Up-Via Summary (total 322681):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             88546 ( 63.6%)     50715 ( 36.4%)     139261
# M2              3564 (  2.9%)    118121 ( 97.1%)     121685
# M3               673 (  1.7%)     38393 ( 98.3%)      39066
# M4               112 (  0.7%)     14890 ( 99.3%)      15002
# M5                48 (  0.7%)      6558 ( 99.3%)       6606
# M6                46 (  7.7%)       548 ( 92.3%)        594
# M7                18 (  3.9%)       449 ( 96.1%)        467
#-----------------------------------------------------------
#                93007 ( 28.8%)    229674 ( 71.2%)     322681 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:31, elapsed time = 00:00:04, memory = 3944.66 (MB), peak = 4162.62 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Mar 23 00:14:20 2023
#
#
#Start Post Route Wire Spread.
#Done with 10246 horizontal wires in 3 hboxes and 12746 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 586
#Total wire length = 1126643 um.
#Total half perimeter of net bounding box = 1023347 um.
#Total wire length on LAYER M1 = 3049 um.
#Total wire length on LAYER M2 = 223593 um.
#Total wire length on LAYER M3 = 315996 um.
#Total wire length on LAYER M4 = 259485 um.
#Total wire length on LAYER M5 = 132272 um.
#Total wire length on LAYER M6 = 171806 um.
#Total wire length on LAYER M7 = 4441 um.
#Total wire length on LAYER M8 = 16001 um.
#Total number of vias = 322681
#Total number of multi-cut vias = 229674 ( 71.2%)
#Total number of single cut vias = 93007 ( 28.8%)
#Up-Via Summary (total 322681):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             88546 ( 63.6%)     50715 ( 36.4%)     139261
# M2              3564 (  2.9%)    118121 ( 97.1%)     121685
# M3               673 (  1.7%)     38393 ( 98.3%)      39066
# M4               112 (  0.7%)     14890 ( 99.3%)      15002
# M5                48 (  0.7%)      6558 ( 99.3%)       6606
# M6                46 (  7.7%)       548 ( 92.3%)        594
# M7                18 (  3.9%)       449 ( 96.1%)        467
#-----------------------------------------------------------
#                93007 ( 28.8%)    229674 ( 71.2%)     322681 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:34, elapsed time = 00:00:04, memory = 3986.49 (MB), peak = 4162.62 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:48, elapsed time = 00:00:12, memory = 3584.83 (MB), peak = 4162.62 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 586
#Total wire length = 1126643 um.
#Total half perimeter of net bounding box = 1023347 um.
#Total wire length on LAYER M1 = 3049 um.
#Total wire length on LAYER M2 = 223593 um.
#Total wire length on LAYER M3 = 315996 um.
#Total wire length on LAYER M4 = 259485 um.
#Total wire length on LAYER M5 = 132272 um.
#Total wire length on LAYER M6 = 171806 um.
#Total wire length on LAYER M7 = 4441 um.
#Total wire length on LAYER M8 = 16001 um.
#Total number of vias = 322681
#Total number of multi-cut vias = 229674 ( 71.2%)
#Total number of single cut vias = 93007 ( 28.8%)
#Up-Via Summary (total 322681):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             88546 ( 63.6%)     50715 ( 36.4%)     139261
# M2              3564 (  2.9%)    118121 ( 97.1%)     121685
# M3               673 (  1.7%)     38393 ( 98.3%)      39066
# M4               112 (  0.7%)     14890 ( 99.3%)      15002
# M5                48 (  0.7%)      6558 ( 99.3%)       6606
# M6                46 (  7.7%)       548 ( 92.3%)        594
# M7                18 (  3.9%)       449 ( 96.1%)        467
#-----------------------------------------------------------
#                93007 ( 28.8%)    229674 ( 71.2%)     322681 
#
#detailRoute Statistics:
#Cpu time = 00:09:44
#Elapsed time = 00:01:31
#Increased memory = -2.55 (MB)
#Total memory = 3580.31 (MB)
#Peak memory = 4162.62 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:11:11
#Elapsed time = 00:02:43
#Increased memory = 70.61 (MB)
#Total memory = 3483.81 (MB)
#Peak memory = 4162.62 (MB)
#Number of warnings = 1
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 00:14:33 2023
#
% End globalDetailRoute (date=03/23 00:14:33, total cpu=0:11:11, real=0:02:42, peak res=4162.6M, current mem=3450.6M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:13:17, elapsed time = 00:03:13, memory = 3406.22 (MB), peak = 4162.62 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=03/23 00:14:34, total cpu=0:13:17, real=0:03:13, peak res=4162.6M, current mem=3406.2M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=74918 and nets=46944 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26125_ieng6-ece-03.ucsd.edu_agnaneswaran_9Lr2nE/dualcore_26125_6XEWKa.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4332.6M)
Extracted 10.0003% (CPU Time= 0:00:02.0  MEM= 4392.4M)
Extracted 20.0003% (CPU Time= 0:00:02.4  MEM= 4392.4M)
Extracted 30.0004% (CPU Time= 0:00:02.7  MEM= 4392.4M)
Extracted 40.0003% (CPU Time= 0:00:03.3  MEM= 4392.4M)
Extracted 50.0004% (CPU Time= 0:00:04.0  MEM= 4396.4M)
Extracted 60.0003% (CPU Time= 0:00:05.1  MEM= 4396.4M)
Extracted 70.0003% (CPU Time= 0:00:06.7  MEM= 4396.4M)
Extracted 80.0004% (CPU Time= 0:00:07.3  MEM= 4396.4M)
Extracted 90.0003% (CPU Time= 0:00:08.0  MEM= 4396.4M)
Extracted 100% (CPU Time= 0:00:09.6  MEM= 4396.4M)
Number of Extracted Resistors     : 842711
Number of Extracted Ground Cap.   : 831247
Number of Extracted Coupling Cap. : 1537524
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4368.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.5  Real Time: 0:00:12.0  MEM: 4368.414M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 3408.4M, totSessionCpu=3:06:30 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
AAE DB initialization (MEM=4374.18 CPU=0:00:00.3 REAL=0:00:01.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4449.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4481.2M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-23 00:14:55 (2023-Mar-23 07:14:55 GMT)
2023-Mar-23 00:14:55 (2023-Mar-23 07:14:55 GMT): 10%
2023-Mar-23 00:14:55 (2023-Mar-23 07:14:55 GMT): 20%
2023-Mar-23 00:14:55 (2023-Mar-23 07:14:55 GMT): 30%
2023-Mar-23 00:14:55 (2023-Mar-23 07:14:55 GMT): 40%
2023-Mar-23 00:14:55 (2023-Mar-23 07:14:55 GMT): 50%
2023-Mar-23 00:14:55 (2023-Mar-23 07:14:55 GMT): 60%
2023-Mar-23 00:14:55 (2023-Mar-23 07:14:55 GMT): 70%
2023-Mar-23 00:14:55 (2023-Mar-23 07:14:55 GMT): 80%
2023-Mar-23 00:14:55 (2023-Mar-23 07:14:55 GMT): 90%

Finished Levelizing
2023-Mar-23 00:14:55 (2023-Mar-23 07:14:55 GMT)

Starting Activity Propagation
2023-Mar-23 00:14:55 (2023-Mar-23 07:14:55 GMT)
2023-Mar-23 00:14:56 (2023-Mar-23 07:14:56 GMT): 10%
2023-Mar-23 00:14:56 (2023-Mar-23 07:14:56 GMT): 20%

Finished Activity Propagation
2023-Mar-23 00:14:57 (2023-Mar-23 07:14:57 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:22, real = 0:00:13, mem = 3732.7M, totSessionCpu=3:06:52 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4681.1M, init mem=4681.1M)
*info: Placed = 74918          (Fixed = 438)
*info: Unplaced = 0           
Placement Density:95.00%(263042/276886)
Placement Density (including fixed std cells):95.00%(263042/276886)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.5, real=0:00:01.0; mem=4677.9M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 44909

Instance distribution across the VT partitions:

 LVT : inst = 12014 (26.8%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 12014 (26.8%)

 HVT : inst = 32895 (73.2%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 32895 (73.2%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=74918 and nets=46944 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26125_ieng6-ece-03.ucsd.edu_agnaneswaran_9Lr2nE/dualcore_26125_6XEWKa.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4672.1M)
Extracted 10.0003% (CPU Time= 0:00:02.2  MEM= 4739.9M)
Extracted 20.0003% (CPU Time= 0:00:02.6  MEM= 4739.9M)
Extracted 30.0004% (CPU Time= 0:00:03.1  MEM= 4739.9M)
Extracted 40.0003% (CPU Time= 0:00:03.7  MEM= 4739.9M)
Extracted 50.0004% (CPU Time= 0:00:04.6  MEM= 4743.9M)
Extracted 60.0003% (CPU Time= 0:00:05.8  MEM= 4743.9M)
Extracted 70.0003% (CPU Time= 0:00:07.8  MEM= 4743.9M)
Extracted 80.0004% (CPU Time= 0:00:08.3  MEM= 4743.9M)
Extracted 90.0003% (CPU Time= 0:00:09.3  MEM= 4743.9M)
Extracted 100% (CPU Time= 0:00:11.3  MEM= 4743.9M)
Number of Extracted Resistors     : 842711
Number of Extracted Ground Cap.   : 831247
Number of Extracted Coupling Cap. : 1537524
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 4711.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.5  Real Time: 0:00:15.0  MEM: 4711.879M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 47211. 
Total number of fetched objects 47211
End delay calculation. (MEM=280.09 CPU=0:00:08.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=197.012 CPU=0:00:09.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:13.1 real=0:00:04.0 totSessionCpu=0:00:58.1 mem=165.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:16.1 real=0:00:05.0 totSessionCpu=0:00:58.1 mem=165.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:17.9/0:00:05.5 (3.2), mem = 195.5M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4799.04)
Total number of fetched objects 47211
AAE_INFO-618: Total number of nets in the design is 46944,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5218.05 CPU=0:00:16.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=5134.97 CPU=0:00:18.4 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5103.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 5135.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4799.09)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47211. 
Total number of fetched objects 47211
AAE_INFO-618: Total number of nets in the design is 46944,  28.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5072.33 CPU=0:00:11.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5072.33 CPU=0:00:11.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:39.2 real=0:00:09.0 totSessionCpu=3:08:07 mem=5072.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=5072.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=5072.3M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5080.3M
** Profile ** DRVs :  cpu=0:00:01.1, mem=5102.9M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.599  | -0.654  | -0.569  | -2.599  |
|           TNS (ns):|-166.757 |-107.766 | -6.810  | -52.180 |
|    Violating Paths:|  1056   |   984   |   48    |   24    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.019   |      5 (5)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.959%
       (95.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:40, real = 0:00:47, mem = 4007.7M, totSessionCpu=3:08:10 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       586 (unrouted=0, trialRouted=0, noStatus=0, routed=586, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 46358 (unrouted=123, trialRouted=0, noStatus=0, routed=46235, fixed=0, [crossesIlmBoundary=0, tooFewTerms=123, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 584 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
    Original list had 8 cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Library trimming was not able to trim any cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 276886.080um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ------------------------------------------------------------------
    Cell       Instance count    Source         Eligible library cells
    ------------------------------------------------------------------
    CKAN2D1          2           library set    {CKAN2D1}
    ------------------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       5275
      Delay constrained sinks:     5275
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       5020
      Delay constrained sinks:     5020
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 5275 clock sinks
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ----------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ----------------------------------------------------------------------------
       0          0        540     [min=1, max=515, avg=67, sd=62, total=36305]
       0          1         32     [min=1, max=493, avg=111, sd=138, total=3537]
       1          1         14     [min=5, max=255, avg=111, sd=87, total=1557]
    ----------------------------------------------------------------------------
    
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.8 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=236, i=12, icg=334, nicg=0, l=2, total=584
    cell areas       : b=1265.040um^2, i=95.040um^2, icg=2821.680um^2, nicg=0.000um^2, l=4.320um^2, total=4186.080um^2
    cell capacitance : b=0.703pF, i=0.198pF, icg=0.656pF, nicg=0.000pF, l=0.001pF, total=1.558pF
    sink capacitance : count=10295, total=8.244pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.366pF, leaf=11.686pF, total=13.052pF
    wire lengths     : top=0.000um, trunk=9267.000um, leaf=76144.000um, total=85411.000um
    hp wire lengths  : top=0.000um, trunk=7088.600um, leaf=33371.700um, total=40460.300um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=76, worst=[0.037ns, 0.035ns, 0.034ns, 0.031ns, 0.029ns, 0.027ns, 0.026ns, 0.026ns, 0.024ns, 0.024ns, ...]} avg=0.011ns sd=0.009ns sum=0.853ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=205 avg=0.040ns sd=0.023ns min=0.008ns max=0.103ns {160 <= 0.063ns, 38 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 2 <= 0.105ns}
    Leaf  : target=0.105ns count=381 avg=0.093ns sd=0.017ns min=0.021ns max=0.142ns {10 <= 0.063ns, 95 <= 0.084ns, 103 <= 0.094ns, 53 <= 0.100ns, 44 <= 0.105ns} {25 <= 0.110ns, 16 <= 0.115ns, 23 <= 0.126ns, 12 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 3 CKBD16: 35 BUFFD12: 4 CKBD12: 45 BUFFD8: 3 CKBD8: 35 BUFFD6: 1 CKBD6: 10 BUFFD4: 9 CKBD4: 5 BUFFD3: 3 CKBD3: 30 BUFFD2: 5 CKBD2: 25 BUFFD1: 5 CKBD1: 10 CKBD0: 8 
     Invs: INVD16: 4 CKND16: 8 
     ICGs: CKLNQD16: 15 CKLNQD12: 3 CKLNQD8: 72 CKLNQD6: 35 CKLNQD4: 10 CKLNQD3: 65 CKLNQD2: 76 CKLNQD1: 58 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.377, max=3.159, avg=0.477, sd=0.289], skew [2.782 vs 0.057*], 83.9% {0.398, 0.455} (wid=0.036 ws=0.022) (gid=3.123 gs=2.763)
    skew_group clk2/CON: insertion delay [min=0.357, max=0.629, avg=0.438, sd=0.050], skew [0.273 vs 0.057*], 64.7% {0.372, 0.429} (wid=0.043 ws=0.035) (gid=0.587 gs=0.254)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.7 real=0:00:00.7)
  Fixing DRVs...
  Fixing clock tree DRVs: ..Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  .20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 586, tested: 586, violation detected: 76, violation ignored (due to small violation): 0, cannot run: 0, attempted: 76, unsuccessful: 0, sized: 65
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
  ---------------------------------------------------------------------------------------------------------------------------
  top                0                    0                   0            0                    0                   0
  trunk              0                    0                   0            0                    0                   0
  leaf              76 [100.0%]          65 (85.5%)           0            0                   65 (85.5%)          11 (14.5%)
  ---------------------------------------------------------------------------------------------------------------------------
  Total             76 [100.0%]          65 (85.5%)           0            0                   65 (85.5%)          11 (14.5%)
  ---------------------------------------------------------------------------------------------------------------------------
  
  Upsized: 65, Downsized: 0, Sized but same area: 0, Unchanged: 11, Area change: 97.920um^2 (2.339%)
  Max. move: 1.600um(core2_inst/ofifo_inst/col_idx_2__fifo_instance/clk_gate_q0_reg/latch {Ccopt::ClockTree::ClockGate at 0x7f6926a0a2c0, uid:A6e8e5, a CKLNQD2 at (246.600,299.800) in powerdomain auto-default in usermodule module core2_inst/ofifo_inst/col_idx_2__fifo_instance/clk_gate_q0_reg in clock tree clk2} and 55 others), Min. move: 0.000um, Avg. move: 0.178um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=236, i=12, icg=334, nicg=0, l=2, total=584
    cell areas       : b=1281.240um^2, i=95.040um^2, icg=2903.400um^2, nicg=0.000um^2, l=4.320um^2, total=4284.000um^2
    cell capacitance : b=0.711pF, i=0.198pF, icg=0.664pF, nicg=0.000pF, l=0.001pF, total=1.574pF
    sink capacitance : count=10295, total=8.244pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.366pF, leaf=11.686pF, total=13.052pF
    wire lengths     : top=0.000um, trunk=9267.000um, leaf=76144.000um, total=85411.000um
    hp wire lengths  : top=0.000um, trunk=7091.800um, leaf=33375.300um, total=40467.100um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=11, worst=[0.008ns, 0.008ns, 0.007ns, 0.007ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.002ns, ...]} avg=0.005ns sd=0.002ns sum=0.056ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=205 avg=0.041ns sd=0.023ns min=0.008ns max=0.103ns {160 <= 0.063ns, 38 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 2 <= 0.105ns}
    Leaf  : target=0.105ns count=381 avg=0.087ns sd=0.013ns min=0.021ns max=0.113ns {18 <= 0.063ns, 119 <= 0.084ns, 117 <= 0.094ns, 68 <= 0.100ns, 48 <= 0.105ns} {6 <= 0.110ns, 5 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 3 CKBD16: 36 BUFFD12: 4 CKBD12: 50 BUFFD8: 3 CKBD8: 29 BUFFD6: 1 CKBD6: 10 BUFFD4: 9 CKBD4: 5 BUFFD3: 3 CKBD3: 33 BUFFD2: 4 CKBD2: 23 BUFFD1: 5 CKBD1: 10 CKBD0: 8 
     Invs: INVD16: 4 CKND16: 8 
     ICGs: CKLNQD16: 18 CKLNQD12: 12 CKLNQD8: 79 CKLNQD6: 23 CKLNQD4: 10 CKLNQD3: 87 CKLNQD2: 52 CKLNQD1: 53 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.377, max=3.159, avg=0.477, sd=0.289], skew [2.782 vs 0.057*], 83.9% {0.398, 0.455} (wid=0.036 ws=0.022) (gid=3.123 gs=2.763)
    skew_group clk2/CON: insertion delay [min=0.361, max=0.629, avg=0.438, sd=0.049], skew [0.268 vs 0.057*], 62.4% {0.379, 0.437} (wid=0.043 ws=0.035) (gid=0.586 gs=0.252)
  Fixing DRVs done. (took cpu=0:00:02.7 real=0:00:02.8)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
  Set dirty flag on 101 insts, 342 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.8 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=236, i=12, icg=334, nicg=0, l=2, total=584
    cell areas       : b=1281.240um^2, i=95.040um^2, icg=2903.400um^2, nicg=0.000um^2, l=4.320um^2, total=4284.000um^2
    cell capacitance : b=0.711pF, i=0.198pF, icg=0.664pF, nicg=0.000pF, l=0.001pF, total=1.574pF
    sink capacitance : count=10295, total=8.244pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.366pF, leaf=11.686pF, total=13.052pF
    wire lengths     : top=0.000um, trunk=9267.000um, leaf=76144.000um, total=85411.000um
    hp wire lengths  : top=0.000um, trunk=7091.800um, leaf=33375.300um, total=40467.100um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=11, worst=[0.008ns, 0.008ns, 0.007ns, 0.007ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.002ns, ...]} avg=0.005ns sd=0.002ns sum=0.056ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=205 avg=0.041ns sd=0.023ns min=0.008ns max=0.103ns {160 <= 0.063ns, 38 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 2 <= 0.105ns}
    Leaf  : target=0.105ns count=381 avg=0.087ns sd=0.013ns min=0.021ns max=0.113ns {18 <= 0.063ns, 119 <= 0.084ns, 117 <= 0.094ns, 68 <= 0.100ns, 48 <= 0.105ns} {6 <= 0.110ns, 5 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 3 CKBD16: 36 BUFFD12: 4 CKBD12: 50 BUFFD8: 3 CKBD8: 29 BUFFD6: 1 CKBD6: 10 BUFFD4: 9 CKBD4: 5 BUFFD3: 3 CKBD3: 33 BUFFD2: 4 CKBD2: 23 BUFFD1: 5 CKBD1: 10 CKBD0: 8 
     Invs: INVD16: 4 CKND16: 8 
     ICGs: CKLNQD16: 18 CKLNQD12: 12 CKLNQD8: 79 CKLNQD6: 23 CKLNQD4: 10 CKLNQD3: 87 CKLNQD2: 52 CKLNQD1: 53 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.377, max=3.159, avg=0.477, sd=0.289], skew [2.782 vs 0.057*], 83.9% {0.398, 0.455} (wid=0.036 ws=0.022) (gid=3.123 gs=2.763)
    skew_group clk2/CON: insertion delay [min=0.361, max=0.629, avg=0.438, sd=0.049], skew [0.268 vs 0.057*], 62.4% {0.379, 0.437} (wid=0.043 ws=0.035) (gid=0.586 gs=0.252)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       586 (unrouted=0, trialRouted=0, noStatus=0, routed=586, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 46358 (unrouted=123, trialRouted=0, noStatus=0, routed=46235, fixed=0, [crossesIlmBoundary=0, tooFewTerms=123, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:11.7 real=0:00:07.8)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
**INFO: Start fixing DRV (Mem = 4817.78M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 586 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:08:28.6/0:53:53.5 (3.5), mem = 4817.8M
(I,S,L,T): WC_VIEW: 47.8947, 35.8468, 1.84937, 85.5909
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     9|     9|    -0.02|     0|     0|     0|     0|     0|     0|    -2.60|  -167.80|       0|       0|       0|  95.04|          |         |
|     0|     0|     0.00|     3|     3|    -0.01|     0|     0|     0|     0|     0|     0|    -2.60|  -167.80|       6|       0|       0|  95.04| 0:00:00.0|  5430.7M|
|     0|     0|     0.00|     2|     2|    -0.01|     0|     0|     0|     0|     0|     0|    -2.60|  -167.80|       1|       0|       0|  95.04| 0:00:00.0|  5430.7M|
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -2.60|  -167.80|       0|       0|       0|  95.04| 0:00:00.0|  5430.7M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 586 constrained nets 
Layer 7 has 27 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:03.6 real=0:00:02.0 mem=5430.7M) ***

(I,S,L,T): WC_VIEW: 47.8947, 35.8468, 1.84953, 85.5911
*** DrvOpt [finish] : cpu/real = 0:00:11.8/0:00:09.8 (1.2), totSession cpu/real = 3:08:40.4/0:54:03.3 (3.5), mem = 5221.3M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:08:41 mem=5221.3M) ***
Move report: Detail placement moves 5573 insts, mean move: 0.81 um, max move: 7.60 um
	Max move on inst (core2_inst/ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_): (252.80, 290.80) --> (256.80, 287.20)
	Runtime: CPU: 0:00:05.2 REAL: 0:00:03.0 MEM: 5221.3MB
Summary Report:
Instances move: 3680 (out of 44540 movable)
Instances flipped: 0
Mean displacement: 0.88 um
Max displacement: 7.60 um (Instance: core2_inst/ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_) (252.8, 290.8) -> (256.8, 287.2)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Runtime: CPU: 0:00:05.4 REAL: 0:00:03.0 MEM: 5221.3MB
*** Finished refinePlace (3:08:46 mem=5221.3M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:17, real = 0:01:10, mem = 4196.2M, totSessionCpu=3:08:46 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:18, Mem = 4894.27M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=4894.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=4894.3M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=4973.7M
** Profile ** DRVs :  cpu=0:00:01.0, mem=4972.2M

------------------------------------------------------------
     SI Timing Summary (cpu=0.30min real=0.22min mem=4894.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.597  | -0.654  | -0.568  | -2.597  |
|           TNS (ns):|-167.798 |-108.936 | -6.708  | -52.154 |
|    Violating Paths:|  1070   |   997   |   49    |   24    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.999%
       (95.040% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4972.2M
**optDesign ... cpu = 0:02:19, real = 0:01:11, mem = 4184.9M, totSessionCpu=3:08:48 **
*** Timing NOT met, worst failing slack is -2.597
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 586 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:08:49.9/0:54:08.8 (3.5), mem = 4884.7M
(I,S,L,T): WC_VIEW: 47.8947, 35.8468, 1.84953, 85.5911
*info: 586 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.597 TNS Slack -167.796 Density 95.04
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.597| -52.154|
|reg2cgate |-0.568|  -6.708|
|reg2reg   |-0.654|-108.934|
|HEPG      |-0.654|-115.642|
|All Paths |-2.597|-167.796|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.654|   -2.597|-115.642| -167.796|    95.04%|   0:00:00.0| 5095.6M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.586|   -2.597|-115.540| -167.695|    95.04%|   0:00:03.0| 5534.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.8 real=0:00:03.0 mem=5534.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.597|   -2.597| -52.154| -167.695|    95.04%|   0:00:00.0| 5534.2M|   WC_VIEW|  default| psum_norm_1[2]                                     |
|  -2.597|   -2.597| -52.154| -167.695|    95.04%|   0:00:00.0| 5534.2M|   WC_VIEW|  default| psum_norm_1[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=5534.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.8 real=0:00:04.0 mem=5534.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.597| -52.154|
|reg2cgate |-0.568|  -6.688|
|reg2reg   |-0.586|-108.853|
|HEPG      |-0.586|-115.540|
|All Paths |-2.597|-167.695|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -2.597 TNS Slack -167.695 Density 95.04
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 1 Nets
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.595|   -2.597|-115.592| -167.746|    95.04%|   0:00:00.0| 5534.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -0.595|   -2.597|-115.592| -167.746|    95.04%|   0:00:01.0| 5534.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=5534.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.597|   -2.597| -52.154| -167.746|    95.04%|   0:00:00.0| 5534.2M|   WC_VIEW|  default| psum_norm_1[2]                                     |
|  -2.597|   -2.597| -52.154| -167.746|    95.04%|   0:00:00.0| 5534.2M|   WC_VIEW|  default| psum_norm_1[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=5534.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.5 real=0:00:02.0 mem=5534.2M) ***
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.597| -52.154|
|reg2cgate |-0.568|  -6.705|
|reg2reg   |-0.595|-108.887|
|HEPG      |-0.595|-115.592|
|All Paths |-2.597|-167.746|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 586 constrained nets 
Layer 7 has 27 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:06.5 real=0:00:07.0 mem=5534.2M) ***
(I,S,L,T): WC_VIEW: 47.8948, 35.8468, 1.84954, 85.5912
*** SetupOpt [finish] : cpu/real = 0:00:20.1/0:00:19.7 (1.0), totSession cpu/real = 3:09:10.0/0:54:28.5 (3.5), mem = 5324.8M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:09:10 mem=5324.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 5324.8MB
Summary Report:
Instances move: 0 (out of 44540 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.7 REAL: 0:00:03.0 MEM: 5324.8MB
*** Finished refinePlace (3:09:14 mem=5324.8M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 586 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:09:14.6/0:54:31.5 (3.5), mem = 4964.8M
(I,S,L,T): WC_VIEW: 47.8948, 35.8468, 1.84954, 85.5912
*info: 586 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.597 TNS Slack -167.746 Density 95.04
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.597| -52.154|
|reg2cgate |-0.568|  -6.705|
|reg2reg   |-0.595|-108.887|
|HEPG      |-0.595|-115.592|
|All Paths |-2.597|-167.746|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.595|   -2.597|-115.592| -167.746|    95.04%|   0:00:01.0| 5176.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -0.595|   -2.597|-115.021| -167.175|    95.04%|   0:00:00.0| 5505.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.595|   -2.597|-114.968| -167.123|    95.04%|   0:00:01.0| 5505.9M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_0__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -0.595|   -2.597|-114.896| -167.050|    95.04%|   0:00:00.0| 5505.9M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -0.595|   -2.597|-114.566| -166.720|    95.04%|   0:00:01.0| 5505.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -0.595|   -2.597|-114.152| -166.307|    95.04%|   0:00:00.0| 5505.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 3 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.595|   -2.597|-112.207| -164.361|    95.04%|   0:00:05.0| 5575.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.595|   -2.597|-112.092| -164.247|    95.04%|   0:00:00.0| 5575.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.595|   -2.597|-111.963| -164.117|    95.04%|   0:00:00.0| 5575.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -0.595|   -2.597|-111.913| -164.068|    95.04%|   0:00:01.0| 5575.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -0.595|   -2.597|-111.815| -163.969|    95.04%|   0:00:00.0| 5575.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -0.595|   -2.597|-111.699| -163.853|    95.04%|   0:00:00.0| 5575.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -0.595|   -2.597|-111.668| -163.822|    95.04%|   0:00:00.0| 5575.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -0.595|   -2.597|-111.490| -163.644|    95.04%|   0:00:00.0| 5575.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -0.595|   -2.597|-111.236| -163.390|    95.04%|   0:00:01.0| 5575.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -0.595|   -2.597|-111.209| -163.363|    95.04%|   0:00:00.0| 5575.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -0.595|   -2.597|-110.803| -162.957|    95.05%|   0:00:00.0| 5575.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -0.595|   -2.597|-110.772| -162.926|    95.05%|   0:00:01.0| 5575.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -0.595|   -2.597|-110.710| -162.864|    95.05%|   0:00:00.0| 5575.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -0.595|   -2.597|-110.615| -162.769|    95.05%|   0:00:00.0| 5578.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -0.595|   -2.597|-110.561| -162.715|    95.05%|   0:00:01.0| 5578.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -0.595|   -2.597|-110.143| -162.297|    95.05%|   0:00:00.0| 5578.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_7_/D                          |
|  -0.595|   -2.597|-110.120| -162.274|    95.05%|   0:00:00.0| 5578.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_7_/D                          |
|  -0.595|   -2.597|-110.114| -162.268|    95.05%|   0:00:00.0| 5578.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_7_/D                          |
|  -0.595|   -2.597|-109.652| -161.806|    95.05%|   0:00:00.0| 5578.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -0.595|   -2.597|-109.628| -161.783|    95.05%|   0:00:01.0| 5578.2M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -0.595|   -2.597|-109.533| -161.687|    95.05%|   0:00:00.0| 5578.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -0.595|   -2.597|-109.432| -161.586|    95.05%|   0:00:00.0| 5578.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -0.595|   -2.597|-109.410| -161.564|    95.05%|   0:00:01.0| 5578.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -0.595|   -2.597|-109.409| -161.563|    95.05%|   0:00:00.0| 5578.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -0.595|   -2.597|-109.272| -161.426|    95.06%|   0:00:01.0| 5578.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -0.595|   -2.597|-109.243| -161.397|    95.06%|   0:00:00.0| 5578.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -0.595|   -2.597|-109.034| -161.188|    95.06%|   0:00:00.0| 5578.2M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__3__9_/D               |
|  -0.595|   -2.597|-108.991| -161.145|    95.06%|   0:00:01.0| 5578.2M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__3__9_/D               |
|  -0.595|   -2.597|-108.985| -161.139|    95.06%|   0:00:00.0| 5578.2M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__3__9_/D               |
|  -0.595|   -2.597|-108.898| -161.053|    95.06%|   0:00:00.0| 5578.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/D                       |
|  -0.595|   -2.597|-108.874| -161.028|    95.06%|   0:00:00.0| 5578.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/D                       |
|  -0.595|   -2.597|-108.802| -160.956|    95.07%|   0:00:01.0| 5578.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_4_/D                          |
|  -0.595|   -2.597|-108.740| -160.894|    95.07%|   0:00:00.0| 5578.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_4_/D                          |
|  -0.595|   -2.597|-108.731| -160.885|    95.07%|   0:00:00.0| 5578.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_4_/D                          |
|  -0.595|   -2.597|-108.727| -160.881|    95.07%|   0:00:00.0| 5578.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_4_/D                          |
|  -0.595|   -2.597|-108.614| -160.768|    95.07%|   0:00:00.0| 5597.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_3_/D                          |
|  -0.595|   -2.597|-108.607| -160.761|    95.07%|   0:00:01.0| 5605.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_3_/D                          |
|  -0.595|   -2.597|-108.550| -160.704|    95.08%|   0:00:00.0| 5605.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_3_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.595|   -2.597|-108.531| -160.685|    95.08%|   0:00:03.0| 5622.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_3_/D                          |
|  -0.595|   -2.597|-108.523| -160.677|    95.08%|   0:00:00.0| 5622.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_3_/D                          |
|  -0.595|   -2.597|-108.412| -160.566|    95.08%|   0:00:01.0| 5622.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -0.595|   -2.597|-108.322| -160.476|    95.08%|   0:00:00.0| 5622.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -0.595|   -2.597|-108.307| -160.461|    95.08%|   0:00:00.0| 5622.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -0.595|   -2.597|-108.299| -160.454|    95.08%|   0:00:01.0| 5622.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -0.595|   -2.597|-108.238| -160.392|    95.08%|   0:00:00.0| 5622.8M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__5__7_/D               |
|  -0.595|   -2.597|-108.187| -160.341|    95.08%|   0:00:00.0| 5622.8M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__5__7_/D               |
|  -0.595|   -2.597|-108.178| -160.333|    95.08%|   0:00:01.0| 5622.8M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__5__7_/D               |
|  -0.595|   -2.597|-108.169| -160.323|    95.09%|   0:00:00.0| 5622.8M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__5__7_/D               |
|  -0.595|   -2.597|-108.069| -160.223|    95.09%|   0:00:00.0| 5630.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_3_/D                          |
|  -0.595|   -2.597|-107.995| -160.149|    95.09%|   0:00:01.0| 5630.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_3_/D                          |
|  -0.595|   -2.597|-107.971| -160.125|    95.09%|   0:00:00.0| 5630.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_3_/D                          |
|  -0.595|   -2.597|-107.962| -160.116|    95.09%|   0:00:00.0| 5630.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_3_/D                          |
|  -0.595|   -2.597|-107.959| -160.113|    95.09%|   0:00:01.0| 5630.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_3_/D                          |
|  -0.595|   -2.597|-107.897| -160.052|    95.09%|   0:00:00.0| 5638.8M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__3_/D               |
|  -0.595|   -2.597|-107.876| -160.030|    95.09%|   0:00:00.0| 5638.8M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__3_/D               |
|  -0.595|   -2.597|-107.831| -159.985|    95.09%|   0:00:00.0| 5638.8M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__3_/D               |
|  -0.595|   -2.597|-107.828| -159.982|    95.09%|   0:00:01.0| 5638.8M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__3_/D               |
|  -0.595|   -2.597|-107.715| -159.870|    95.10%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__9_/D               |
|  -0.595|   -2.597|-107.690| -159.845|    95.10%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__9_/D               |
|  -0.595|   -2.597|-107.678| -159.832|    95.10%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__0__9_/D               |
|  -0.595|   -2.597|-107.541| -159.695|    95.10%|   0:00:01.0| 5657.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -0.595|   -2.597|-107.508| -159.662|    95.10%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -0.595|   -2.597|-107.507| -159.661|    95.10%|   0:00:01.0| 5657.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -0.595|   -2.597|-107.503| -159.657|    95.10%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -0.595|   -2.597|-107.264| -159.418|    95.11%|   0:00:01.0| 5657.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -0.595|   -2.597|-107.260| -159.414|    95.11%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -0.595|   -2.597|-107.213| -159.367|    95.11%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -0.595|   -2.597|-107.194| -159.348|    95.11%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -0.595|   -2.597|-107.146| -159.300|    95.11%|   0:00:01.0| 5657.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -0.595|   -2.597|-107.108| -159.262|    95.11%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -0.595|   -2.597|-107.085| -159.239|    95.11%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -0.595|   -2.597|-107.083| -159.237|    95.11%|   0:00:01.0| 5657.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -0.595|   -2.597|-107.081| -159.235|    95.11%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -0.595|   -2.597|-106.723| -158.877|    95.12%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__1__4_/D               |
|  -0.595|   -2.597|-106.690| -158.844|    95.12%|   0:00:01.0| 5657.8M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__1__4_/D               |
|  -0.595|   -2.597|-106.676| -158.830|    95.12%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__1__4_/D               |
|  -0.595|   -2.597|-106.670| -158.824|    95.12%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__1__4_/D               |
|  -0.595|   -2.597|-106.665| -158.819|    95.12%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__1__4_/D               |
|  -0.595|   -2.597|-106.528| -158.682|    95.12%|   0:00:01.0| 5657.8M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_4__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_wr_ptr_reg/latch/E                           |
|  -0.595|   -2.597|-106.516| -158.670|    95.13%|   0:00:00.0| 5657.8M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_4__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_wr_ptr_reg/latch/E                           |
|  -0.595|   -2.597|-106.515| -158.669|    95.13%|   0:00:00.0| 5657.8M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_4__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_wr_ptr_reg/latch/E                           |
|  -0.595|   -2.597|-106.512| -158.667|    95.13%|   0:00:01.0| 5657.8M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_4__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_wr_ptr_reg/latch/E                           |
|  -0.595|   -2.597|-106.512| -158.666|    95.13%|   0:00:00.0| 5657.8M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_4__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_wr_ptr_reg/latch/E                           |
|  -0.595|   -2.597|-106.510| -158.665|    95.13%|   0:00:00.0| 5657.8M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_4__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_wr_ptr_reg/latch/E                           |
|  -0.595|   -2.597|-105.865| -158.019|    95.13%|   0:00:01.0| 5657.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_7_/D                           |
|  -0.595|   -2.597|-105.850| -158.004|    95.13%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_7_/D                           |
|  -0.595|   -2.597|-105.843| -157.997|    95.14%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_7_/D                           |
|  -0.595|   -2.597|-105.836| -157.990|    95.14%|   0:00:01.0| 5657.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_7_/D                           |
|  -0.595|   -2.597|-105.338| -157.492|    95.14%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/q7_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.595|   -2.597|-105.333| -157.488|    95.14%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/q7_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.595|   -2.597|-104.744| -156.899|    95.14%|   0:00:01.0| 5657.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.595|   -2.597|-104.210| -156.364|    95.15%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -0.595|   -2.597|-104.199| -156.353|    95.15%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -0.595|   -2.597|-104.043| -156.197|    95.15%|   0:00:01.0| 5657.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_7_/D                           |
|  -0.595|   -2.597|-104.027| -156.181|    95.15%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_7_/D                           |
|  -0.595|   -2.597|-103.980| -156.134|    95.15%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.595|   -2.597|-103.971| -156.125|    95.15%|   0:00:01.0| 5657.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.595|   -2.597|-103.970| -156.124|    95.15%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -0.595|   -2.597|-103.970| -156.124|    95.15%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:39 real=0:00:43.0 mem=5657.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.597|   -2.597| -52.154| -156.124|    95.15%|   0:00:00.0| 5657.8M|   WC_VIEW|  default| psum_norm_1[2]                                     |
|  -2.597|   -2.597| -52.111| -156.081|    95.14%|   0:00:00.0| 5657.8M|   WC_VIEW|  default| psum_norm_1[4]                                     |
|  -2.597|   -2.597| -52.064| -156.034|    95.14%|   0:00:00.0| 5657.8M|   WC_VIEW|  default| psum_norm_1[9]                                     |
|  -2.597|   -2.597| -52.061| -156.031|    95.14%|   0:00:00.0| 5657.8M|        NA|       NA| NA                                                 |
|  -2.597|   -2.597| -52.061| -156.031|    95.14%|   0:00:00.0| 5657.8M|   WC_VIEW|  default| psum_norm_1[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:00.0 mem=5657.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:40 real=0:00:45.0 mem=5657.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.597| -52.061|
|reg2cgate |-0.568|  -6.397|
|reg2reg   |-0.595| -97.573|
|HEPG      |-0.595|-103.970|
|All Paths |-2.597|-156.031|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -2.597 TNS Slack -156.031 Density 95.14
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 838 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.597| -52.061|
|reg2cgate |-0.568|  -6.398|
|reg2reg   |-0.595| -97.663|
|HEPG      |-0.595|-104.061|
|All Paths |-2.597|-156.123|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 589 constrained nets 
Layer 7 has 27 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:43 real=0:00:45.0 mem=5657.8M) ***
(I,S,L,T): WC_VIEW: 48.1631, 36.069, 1.85773, 86.0898
*** SetupOpt [finish] : cpu/real = 0:01:55.3/0:00:57.3 (2.0), totSession cpu/real = 3:11:09.9/0:55:28.8 (3.4), mem = 5448.4M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:11:10 mem=5448.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 5448.4MB
Summary Report:
Instances move: 0 (out of 44551 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.7 REAL: 0:00:02.0 MEM: 5448.4MB
*** Finished refinePlace (3:11:14 mem=5448.4M) ***
End: GigaOpt Optimization in TNS mode
**optDesign ... cpu = 0:04:45, real = 0:02:36, mem = 4276.0M, totSessionCpu=3:11:15 **
** Profile ** Start :  cpu=0:00:00.0, mem=5036.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=5036.4M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=5115.8M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5114.3M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.597  | -0.594  | -0.568  | -2.597  |
|           TNS (ns):|-156.123 | -97.664 | -6.398  | -52.061 |
|    Violating Paths:|  1000   |   937   |   40    |   23    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.101%
       (95.142% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5114.3M
Info: 589 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4319.24MB/6403.05MB/4653.99MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4319.24MB/6403.05MB/4653.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4319.24MB/6403.05MB/4653.99MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 00:17:24 (2023-Mar-23 07:17:24 GMT)
2023-Mar-23 00:17:24 (2023-Mar-23 07:17:24 GMT): 10%
2023-Mar-23 00:17:24 (2023-Mar-23 07:17:24 GMT): 20%
2023-Mar-23 00:17:24 (2023-Mar-23 07:17:24 GMT): 30%
2023-Mar-23 00:17:24 (2023-Mar-23 07:17:24 GMT): 40%
2023-Mar-23 00:17:24 (2023-Mar-23 07:17:24 GMT): 50%
2023-Mar-23 00:17:24 (2023-Mar-23 07:17:24 GMT): 60%
2023-Mar-23 00:17:24 (2023-Mar-23 07:17:24 GMT): 70%
2023-Mar-23 00:17:24 (2023-Mar-23 07:17:24 GMT): 80%
2023-Mar-23 00:17:24 (2023-Mar-23 07:17:24 GMT): 90%

Finished Levelizing
2023-Mar-23 00:17:24 (2023-Mar-23 07:17:24 GMT)

Starting Activity Propagation
2023-Mar-23 00:17:24 (2023-Mar-23 07:17:24 GMT)
2023-Mar-23 00:17:25 (2023-Mar-23 07:17:25 GMT): 10%
2023-Mar-23 00:17:25 (2023-Mar-23 07:17:25 GMT): 20%

Finished Activity Propagation
2023-Mar-23 00:17:26 (2023-Mar-23 07:17:26 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=4320.73MB/6403.05MB/4653.99MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 00:17:26 (2023-Mar-23 07:17:26 GMT)
2023-Mar-23 00:17:27 (2023-Mar-23 07:17:27 GMT): 10%
2023-Mar-23 00:17:27 (2023-Mar-23 07:17:27 GMT): 20%
2023-Mar-23 00:17:27 (2023-Mar-23 07:17:27 GMT): 30%
2023-Mar-23 00:17:27 (2023-Mar-23 07:17:27 GMT): 40%
2023-Mar-23 00:17:27 (2023-Mar-23 07:17:27 GMT): 50%
2023-Mar-23 00:17:27 (2023-Mar-23 07:17:27 GMT): 60%
2023-Mar-23 00:17:27 (2023-Mar-23 07:17:27 GMT): 70%
2023-Mar-23 00:17:27 (2023-Mar-23 07:17:27 GMT): 80%
2023-Mar-23 00:17:27 (2023-Mar-23 07:17:27 GMT): 90%

Finished Calculating power
2023-Mar-23 00:17:27 (2023-Mar-23 07:17:27 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4325.00MB/6443.81MB/4653.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4325.00MB/6443.81MB/4653.99MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:04, mem(process/total/peak)=4325.00MB/6443.81MB/4653.99MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4325.00MB/6443.81MB/4653.99MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 00:17:27 (2023-Mar-23 07:17:27 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       49.89769980 	   54.5624%
Total Switching Power:      39.60089661 	   43.3030%
Total Leakage Power:         1.95210438 	    2.1346%
Total Power:                91.45070068
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          23.2       3.381        0.58       27.16       29.69
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.324e-05
Physical-Only                          0           0      0.5833      0.5833      0.6378
Combinational                      23.72       32.69       0.729       57.14       62.48
Clock (Combinational)              1.693       2.685     0.02957       4.408        4.82
Clock (Sequential)                 1.291      0.8458     0.03025       2.167       2.369
-----------------------------------------------------------------------------------------
Total                               49.9        39.6       1.952       91.45         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9       49.9        39.6       1.952       91.45         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                                1.05       1.428     0.02825       2.506       2.741
clk1                               1.934       2.103     0.03158       4.068       4.449
-----------------------------------------------------------------------------------------
Total                              2.984       3.531     0.05982       6.575       7.189
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_USKC4528_CTS_19 (CKND16):           0.1488
*              Highest Leakage Power:     normalizer_inst/U3182 (ND3D8):        0.0003022
*                Total Cap:      2.78192e-10 F
*                Total instances in design: 74935
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 30009
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4348.24MB/6443.81MB/4653.99MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:11:24.3/0:55:39.1 (3.4), mem = 5347.8M
(I,S,L,T): WC_VIEW: 48.1637, 36.0697, 1.85773, 86.0911
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -2.597  TNS Slack -156.123 Density 95.14
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    95.14%|        -|  -2.597|-156.123|   0:00:00.0| 5363.8M|
|    94.94%|     2107|  -2.597|-155.652|   0:00:09.0| 5688.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.597  TNS Slack -155.643 Density 94.94
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 589 constrained nets 
Layer 7 has 27 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:38.5) (real = 0:00:12.0) **
(I,S,L,T): WC_VIEW: 47.5566, 35.9029, 1.83398, 85.2935
*** PowerOpt [finish] : cpu/real = 0:00:39.1/0:00:13.0 (3.0), totSession cpu/real = 3:12:03.4/0:55:52.2 (3.4), mem = 5688.1M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:12:04 mem=5688.1M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 5688.1MB
Summary Report:
Instances move: 0 (out of 44551 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.7 REAL: 0:00:02.0 MEM: 5688.1MB
*** Finished refinePlace (3:12:07 mem=5688.1M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:05:38, real = 0:02:58, mem = 4402.8M, totSessionCpu=3:12:08 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:01, real=0:00:01, mem=5624.12M, totSessionCpu=3:12:09).
**optDesign ... cpu = 0:05:40, real = 0:02:59, mem = 4403.1M, totSessionCpu=3:12:09 **

Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4403.41MB/6912.84MB/4653.99MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4403.41MB/6912.84MB/4653.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4403.41MB/6912.84MB/4653.99MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 00:17:46 (2023-Mar-23 07:17:46 GMT)
2023-Mar-23 00:17:46 (2023-Mar-23 07:17:46 GMT): 10%
2023-Mar-23 00:17:46 (2023-Mar-23 07:17:46 GMT): 20%
2023-Mar-23 00:17:46 (2023-Mar-23 07:17:46 GMT): 30%
2023-Mar-23 00:17:46 (2023-Mar-23 07:17:46 GMT): 40%
2023-Mar-23 00:17:46 (2023-Mar-23 07:17:46 GMT): 50%
2023-Mar-23 00:17:46 (2023-Mar-23 07:17:46 GMT): 60%
2023-Mar-23 00:17:46 (2023-Mar-23 07:17:46 GMT): 70%
2023-Mar-23 00:17:46 (2023-Mar-23 07:17:46 GMT): 80%
2023-Mar-23 00:17:46 (2023-Mar-23 07:17:46 GMT): 90%

Finished Levelizing
2023-Mar-23 00:17:47 (2023-Mar-23 07:17:47 GMT)

Starting Activity Propagation
2023-Mar-23 00:17:47 (2023-Mar-23 07:17:47 GMT)
2023-Mar-23 00:17:47 (2023-Mar-23 07:17:47 GMT): 10%
2023-Mar-23 00:17:47 (2023-Mar-23 07:17:47 GMT): 20%

Finished Activity Propagation
2023-Mar-23 00:17:48 (2023-Mar-23 07:17:48 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=4404.83MB/6912.84MB/4653.99MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 00:17:48 (2023-Mar-23 07:17:48 GMT)
2023-Mar-23 00:17:49 (2023-Mar-23 07:17:49 GMT): 10%
2023-Mar-23 00:17:49 (2023-Mar-23 07:17:49 GMT): 20%
2023-Mar-23 00:17:49 (2023-Mar-23 07:17:49 GMT): 30%
2023-Mar-23 00:17:49 (2023-Mar-23 07:17:49 GMT): 40%
2023-Mar-23 00:17:49 (2023-Mar-23 07:17:49 GMT): 50%
2023-Mar-23 00:17:49 (2023-Mar-23 07:17:49 GMT): 60%
2023-Mar-23 00:17:49 (2023-Mar-23 07:17:49 GMT): 70%
2023-Mar-23 00:17:49 (2023-Mar-23 07:17:49 GMT): 80%
2023-Mar-23 00:17:49 (2023-Mar-23 07:17:49 GMT): 90%

Finished Calculating power
2023-Mar-23 00:17:49 (2023-Mar-23 07:17:49 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4406.61MB/6982.85MB/4653.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4406.61MB/6982.85MB/4653.99MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:04, mem(process/total/peak)=4406.61MB/6982.85MB/4653.99MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4406.61MB/6982.85MB/4653.99MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 00:17:49 (2023-Mar-23 07:17:49 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       49.31670279 	   54.3867%
Total Switching Power:      39.43411562 	   43.4881%
Total Leakage Power:         1.92709752 	    2.1252%
Total Power:                90.67791580
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          23.2       3.377      0.5799       27.15       29.94
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.353e-05
Physical-Only                          0           0      0.5833      0.5833      0.6432
Combinational                      23.14       32.53       0.704       56.37       62.16
Clock (Combinational)              1.693       2.685     0.02957       4.408       4.861
Clock (Sequential)                 1.291      0.8458     0.03025       2.167        2.39
-----------------------------------------------------------------------------------------
Total                              49.32       39.43       1.927       90.68         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      49.32       39.43       1.927       90.68         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                                1.05       1.428     0.02825       2.506       2.764
clk1                               1.934       2.103     0.03158       4.068       4.486
-----------------------------------------------------------------------------------------
Total                              2.984       3.531     0.05982       6.575       7.251
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_USKC4528_CTS_19 (CKND16):           0.1488
*              Highest Leakage Power:     normalizer_inst/U3182 (ND3D8):        0.0003022
*                Total Cap:      2.77182e-10 F
*                Total instances in design: 74935
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 30009
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4452.42MB/7035.35MB/4653.99MB)

** Power Reclaim End WNS Slack -2.597  TNS Slack -155.643 
End: Power Optimization (cpu=0:00:52, real=0:00:22, mem=5131.16M, totSessionCpu=3:12:16).
**optDesign ... cpu = 0:05:47, real = 0:03:05, mem = 4279.7M, totSessionCpu=3:12:16 **
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 984
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 984
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=3:12:19 mem=5134.6M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Multithreaded Timing Analysis is initialized with 8 threads

Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 47228
AAE_INFO-618: Total number of nets in the design is 46961,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3.25391 CPU=0:00:14.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3.25391 CPU=0:00:16.2 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3.3M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 47228. 
Total number of fetched objects 47228
AAE_INFO-618: Total number of nets in the design is 46961,  11.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:04.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:04.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:29.4 real=0:00:08.0 totSessionCpu=0:01:31 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:32.9 real=0:00:09.0 totSessionCpu=0:01:31 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=0.0M
Timing Data dump into file /tmp/innovus_temp_26125_ieng6-ece-03.ucsd.edu_agnaneswaran_9Lr2nE/coe_eosdata_0NHho3/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
Done building hold timer [59484 node(s), 76459 edge(s), 1 view(s)] (fixHold) cpu=0:00:37.3 real=0:00:11.0 totSessionCpu=0:01:35 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:37.4/0:00:11.5 (3.3), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:35.4 real=0:00:12.0 totSessionCpu=3:12:54 mem=5134.6M ***
** Profile ** Start :  cpu=0:00:00.0, mem=5134.6M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=5244.6M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_26125_ieng6-ece-03.ucsd.edu_agnaneswaran_9Lr2nE/coe_eosdata_0NHho3/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=5244.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=5244.6M
** Profile ** DRVs :  cpu=0:00:01.1, mem=5243.1M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.597  | -0.594  | -0.568  | -2.597  |
|           TNS (ns):|-155.644 | -97.186 | -6.397  | -52.061 |
|    Violating Paths:|   997   |   934   |   40    |   23    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.937  | -0.937  |  0.138  |  0.000  |
|           TNS (ns):| -48.743 | -48.743 |  0.000  |  0.000  |
|    Violating Paths:|   120   |   120   |    0    |    0    |
|          All Paths:|  8474   |  8256   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.896%
       (94.938% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:06:28, real = 0:03:21, mem = 4285.9M, totSessionCpu=3:12:57 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:12:57.3/0:56:17.6 (3.4), mem = 5133.1M
(I,S,L,T): WC_VIEW: 47.5566, 35.9029, 1.83398, 85.2935
*info: Run optDesign holdfix with 8 threads.
Info: 589 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:41.7 real=0:00:17.0 totSessionCpu=3:13:00 mem=5352.1M density=94.938% ***
** Profile ** Start :  cpu=0:00:00.0, mem=5352.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=5352.1M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=5431.5M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.9374
      TNS :     -48.7427
      #VP :          120
  Density :      94.938%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:43.7 real=0:00:19.0 totSessionCpu=3:13:03 mem=5431.5M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.9374
      TNS :     -48.7427
      #VP :          120
  Density :      94.938%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:02.1 real=0:00:00.0
 accumulated cpu=0:00:45.8 real=0:00:19.0 totSessionCpu=3:13:05 mem=5546.0M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.9374
      TNS :     -48.7427
      #VP :          120
  Density :      94.938%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:46.1 real=0:00:20.0 totSessionCpu=3:13:05 mem=5546.0M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst normalizer_inst/FE_PHC19254_FE_OCPN4386_n4049 (CKBD1)

    Added inst normalizer_inst/FE_PHC19255_FE_OCPN13696_FE_DBTN43_sum_4 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19256_FE_OCPN13669_sum_2 (CKBD4)

    Added inst normalizer_inst/FE_PHC19257_FE_OFN13388_sum_13 (CKBD1)

    Added inst normalizer_inst/FE_PHC19258_FE_OCPN13752_FE_OFN13144_n (CKBD4)

    Added inst normalizer_inst/FE_PHC19259_div_in_2_10 (CKBD0)

    Added inst normalizer_inst/FE_PHC19260_FE_OFN13454_sum_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC19261_FE_OFN13326_n (BUFFD0)

    Added inst normalizer_inst/FE_PHC19262_FE_OCPN13730_sum_12 (CKBD1)

    Added inst normalizer_inst/FE_PHC19263_FE_OFN228_sum_10 (CKBD0)

    Added inst normalizer_inst/FE_PHC19264_n7906 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19265_n6501 (CKBD0)

    Added inst normalizer_inst/FE_PHC19266_div_sel_3 (CKBD0)

    Added inst normalizer_inst/FE_PHC19267_div_in_2_0 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19268_FE_OFN261_sum_9 (CKBD0)

    Added inst normalizer_inst/FE_PHC19269_div_in_1_10 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19270_div_in_2_12 (CKBD0)

    Added inst normalizer_inst/FE_PHC19271_FE_OFN82_div_sel_3 (CKBD0)

    Added inst normalizer_inst/FE_PHC19272_div_in_2_11 (CKBD0)

    Added inst normalizer_inst/FE_PHC19273_div_out_1_17 (CKBD0)

    Added inst normalizer_inst/FE_PHC19274_div_out_1_18 (CKBD0)

    Added inst normalizer_inst/FE_PHC19275_FE_OCPN13580_sum_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC19276_FE_OCPN2673_n7723 (CKBD0)

    Added inst normalizer_inst/FE_PHC19277_FE_OFN554_div_in_2_17 (CKBD0)

    Added inst normalizer_inst/FE_PHC19278_psum_2_sync_45 (CKBD0)

    Added inst normalizer_inst/FE_PHC19279_FE_OCPN4127_FE_OFN13141_sum_5 (CKBD1)

    Added inst normalizer_inst/FE_PHC19280_psum_2_sync_54 (CKBD0)

    Added inst normalizer_inst/FE_PHC19281_FE_OFN199_sum_11 (CKBD1)

    Added inst normalizer_inst/FE_PHC19282_FE_OCPN2602_FE_OFN13344_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC19283_FE_OFN13209_n (BUFFD1)

    Added inst normalizer_inst/FE_PHC19284_div_in_2_5 (CKBD0)

    Added inst normalizer_inst/FE_PHC19285_psum_2_sync_66 (CKBD0)

    Added inst normalizer_inst/FE_PHC19286_psum_2_sync_32 (CKBD0)

    Added inst normalizer_inst/FE_PHC19287_FE_OFN167_sum_0 (CKBD2)

    Added inst normalizer_inst/FE_PHC19288_psum_2_sync_21 (CKBD0)

    Added inst normalizer_inst/FE_PHC19289_psum_2_sync_76 (CKBD0)

    Added inst normalizer_inst/FE_PHC19290_psum_2_sync_30 (CKBD0)

    Added inst normalizer_inst/FE_PHC19291_FE_OFN13434_n (BUFFD2)

    Added inst normalizer_inst/FE_PHC19292_psum_2_sync_20 (CKBD0)

    Added inst normalizer_inst/FE_PHC19293_FE_OCPN13532_sum_9 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19294_psum_2_sync_8 (CKBD0)

    Added inst normalizer_inst/FE_PHC19295_psum_2_sync_72 (CKBD0)

    Added inst normalizer_inst/FE_PHC19296_psum_2_sync_10 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19297_FE_OCPN13767_sum_7 (CKBD0)

    Added inst normalizer_inst/FE_PHC19298_div_in_1_12 (CKBD1)

    Added inst normalizer_inst/FE_PHC19299_psum_2_sync_43 (CKBD0)

    Added inst normalizer_inst/FE_PHC19300_psum_2_sync_29 (CKBD0)

    Added inst normalizer_inst/FE_PHC19301_FE_OFN13344_n (CKBD1)

    Added inst normalizer_inst/FE_PHC19302_psum_2_sync_56 (CKBD0)

    Added inst normalizer_inst/FE_PHC19303_psum_2_sync_25 (CKBD0)

    Added inst normalizer_inst/FE_PHC19304_FE_OFN13344_n (CKBD1)

    Added inst normalizer_inst/FE_PHC19305_psum_2_sync_62 (CKBD0)

    Added inst normalizer_inst/FE_PHC19306_psum_2_sync_31 (CKBD0)

    Added inst normalizer_inst/FE_PHC19307_FE_OCPN13584_sum_2 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19308_div_in_2_18 (CKBD1)

    Added inst normalizer_inst/FE_PHC19309_FE_OFN111_n5842 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19310_FE_OCPN4382_sum_11 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19311_FE_OCPN13751_FE_OFN13144_n (CKBD1)

    Added inst normalizer_inst/FE_PHC19312_FE_OCPN13584_sum_2 (CKBD1)

    Added inst normalizer_inst/FE_PHC19313_FE_OFN13128_sum_3 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19314_div_in_2_2 (CKBD2)

    Added inst normalizer_inst/FE_PHC19315_FE_OCPN13552_FE_OFN99_sum_2 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19316_div_in_1_5 (BUFFD3)

    Added inst normalizer_inst/FE_PHC19317_div_in_2_15 (BUFFD3)

    Added inst normalizer_inst/FE_PHC19318_FE_OFN238_sum_8 (CKBD1)

    Added inst normalizer_inst/FE_PHC19319_div_in_1_3 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19320_FE_OCPN2653_n2859 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19321_FE_OCPN2563_sum_13 (CKBD2)

    Added inst normalizer_inst/FE_PHC19322_FE_OFN13414_sum_4 (CKBD6)

    Added inst normalizer_inst/FE_PHC19323_n2950 (CKBD1)

    Added inst normalizer_inst/FE_PHC19324_n5846 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19325_n7544 (CKBD0)

    Added inst normalizer_inst/FE_PHC19326_div_in_1_2 (CKBD0)

    Added inst normalizer_inst/FE_PHC19327_FE_OFN13509_n (CKBD4)

    Added inst normalizer_inst/FE_PHC19328_div_13_u_div_SumTmp_6__3__0 (CKBD4)

    Added inst normalizer_inst/FE_PHC19329_FE_OFN13179_n (BUFFD8)

    Added inst normalizer_inst/FE_PHC19330_FE_OFN13452_sum_0 (CKBD2)

    Added inst normalizer_inst/FE_PHC19331_div_12_u_div_SumTmp_6__3__0 (CKBD4)

    Added inst normalizer_inst/FE_PHC19332_FE_OCPN13575_sum_2 (CKBD0)

    Added inst normalizer_inst/FE_PHC19333_div_in_1_1 (CKBD4)

    Added inst normalizer_inst/FE_PHC19334_FE_OFN570_sum_12 (CKBD1)

    Added inst normalizer_inst/FE_PHC19335_FE_OCPN13571_sum_2 (BUFFD8)

    Added inst normalizer_inst/FE_PHC19336_FE_OCPN3920_n7544 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19337_FE_DBTN49_n2398 (CKBD1)

    Added inst normalizer_inst/FE_PHC19338_FE_DBTN48_n12890 (CKBD1)

    Added inst normalizer_inst/FE_PHC19339_FE_OCPN13730_sum_12 (CKBD1)

    Added inst normalizer_inst/FE_PHC19340_FE_OFN103_FE_DBTN46_sum_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC19341_FE_OCPN13776_sum_5 (CKBD0)

    Added inst normalizer_inst/FE_PHC19342_FE_OFN384_div_in_1_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC19343_n2733 (CKBD0)

    Added inst normalizer_inst/FE_PHC19344_n7602 (CKBD0)

    Added inst normalizer_inst/FE_PHC19345_n2849 (CKBD0)

    Added inst normalizer_inst/FE_PHC19346_FE_OFN13818_FE_OFN236_div_14_u_div_SumTmp_6__3__0 (CKBD0)

    Added inst normalizer_inst/FE_PHC19347_n7669 (CKBD0)

    Added inst normalizer_inst/FE_PHC19348_FE_OCPN4290_FE_OFN13209_n (CKBD0)

    Added inst normalizer_inst/FE_PHC19349_n5064 (CKBD0)

    Added inst normalizer_inst/FE_PHC19350_n117 (CKBD0)

    Added inst normalizer_inst/FE_PHC19351_FE_RN_853_0 (CKBD0)

    Added inst normalizer_inst/FE_PHC19352_n6317 (BUFFD1)

    Added inst normalizer_inst/FE_PHC19353_FE_OCPN4130_FE_DBTN44_sum_5 (CKBD0)

    Added inst normalizer_inst/FE_PHC19354_FE_OCPN13717_sum_2 (CKBD0)
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.9374
      TNS :     -47.9722
      #VP :          103
      TNS+:       0.7705/101 improved (0.0076 per commit, 1.581%)
  Density :      95.000%
------------------------------------------------------------------------------------------
 101 buffer added (phase total 101, total 101)
------------------------------------------------------------------------------------------
 iteration   cpu=0:01:43 real=0:00:15.0
 accumulated cpu=0:02:29 real=0:00:35.0 totSessionCpu=3:14:48 mem=6033.2M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 23.80 %
    there are 2222 full evals passed out of 9338 
===========================================================================================


*info:    Total 101 cells added for Phase I
** Profile ** Start :  cpu=0:00:00.0, mem=6033.2M
** Profile ** Other data :  cpu=0:00:00.0, mem=6033.2M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=6033.2M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 20018 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:    43 net(s): Could not be fixed because of no legal loc.
*info:   113 net(s): Could not be fixed because of setup TNS degradation on side path.
*info:  7921 net(s): Could not be fixed because of setup TNS degradation.
*info:   778 net(s): Could not be fixed because of setup WNS degradation on specific instance.

Resizing failure reasons
------------------------------------------------
*info:    63 net(s): Could not be fixed because of no legal loc.
*info:    58 net(s): Could not be fixed because of DRV degradation.
*info:    58 net(s): Could not be fixed because of hold view DRV degradation.
*info:  4098 net(s): Could not be fixed because of setup WNS degradation on specific instance.
*info:  4044 net(s): Could not be fixed because of hold slack degradation.
*info:   557 net(s): Could not be fixed because of no valid cell for resizing.
*info:   161 net(s): Could not be fixed because all the cells are filtered.

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:02:30 real=0:00:36.0 totSessionCpu=3:14:49 mem=6033.2M density=95.000% ***

*info:
*info: Added a total of 101 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'BUFFD0' used
*info:           18 cells of type 'BUFFD1' used
*info:            1 cell  of type 'BUFFD2' used
*info:            2 cells of type 'BUFFD3' used
*info:            2 cells of type 'BUFFD8' used
*info:           49 cells of type 'CKBD0' used
*info:           17 cells of type 'CKBD1' used
*info:            4 cells of type 'CKBD2' used
*info:            6 cells of type 'CKBD4' used
*info:            1 cell  of type 'CKBD6' used

*** Finish Post Route Hold Fixing (cpu=0:02:30 real=0:00:36.0 totSessionCpu=3:14:49 mem=6033.2M density=95.000%) ***
(I,S,L,T): WC_VIEW: 47.5943, 35.9622, 1.83594, 85.3925
*** HoldOpt [finish] : cpu/real = 0:01:52.3/0:00:22.1 (5.1), totSession cpu/real = 3:14:49.6/0:56:39.7 (3.4), mem = 5822.2M
**INFO: total 101 insts, 0 nets marked don't touch
**INFO: total 101 insts, 0 nets marked don't touch DB property
**INFO: total 101 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:14:50 mem=5823.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 5823.7MB
Summary Report:
Instances move: 0 (out of 44652 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.7 REAL: 0:00:02.0 MEM: 5823.7MB
*** Finished refinePlace (3:14:54 mem=5823.7M) ***
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:08:25, real = 0:03:46, mem = 4296.8M, totSessionCpu=3:14:54 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=5133.71M, totSessionCpu=3:14:57).
**optDesign ... cpu = 0:08:27, real = 0:03:48, mem = 4301.7M, totSessionCpu=3:14:57 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : -0.595 ns

Start Layer Assignment ...
WNS(-0.595ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 47 cadidates out of 47062.
Total Assign Layers on 0 Nets (cpu 0:00:01.2).
GigaOpt: setting up router preferences
        design wns: -0.5945
        slack threshold: 0.8555
GigaOpt: 25 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1394 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -2.597 ns

Start Layer Assignment ...
WNS(-2.597ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 56 cadidates out of 47062.
Total Assign Layers on 0 Nets (cpu 0:00:01.3).
GigaOpt: setting up router preferences
        design wns: -2.5974
        slack threshold: -1.1474
GigaOpt: 15 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1394 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=5226.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=5226.6M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5226.6M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5226.6M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.597  | -0.594  | -0.568  | -2.597  |
|           TNS (ns):|-155.643 | -97.185 | -6.397  | -52.061 |
|    Violating Paths:|   997   |   934   |   40    |   23    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.959%
       (95.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5226.6M
**optDesign ... cpu = 0:08:33, real = 0:03:53, mem = 4238.5M, totSessionCpu=3:15:03 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 454
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 454

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Thu Mar 23 00:18:39 2023
#
#num needed restored net=0
#need_extraction net=0 (total=47062)
#Processed 13503 dirty instances, 1001 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(7903 insts marked dirty, reset pre-exisiting dirty flag on 8182 insts, 11929 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 00:18:41 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 47056 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 4080.39 (MB), peak = 4940.36 (MB)
#Merging special wires: starts on Thu Mar 23 00:18:45 2023 with memory = 4081.24 (MB), peak = 4940.36 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.8 GB --1.20 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 221.32000 331.31000 ) on M1 for NET core2_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 217.52000 331.31000 ) on M1 for NET core2_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 226.52000 329.49000 ) on M1 for NET core2_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 226.27500 329.49000 ) on M1 for NET core2_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 182.12000 329.49000 ) on M1 for NET core2_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 147.27500 329.49000 ) on M1 for NET core2_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 139.92000 329.49000 ) on M1 for NET core2_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 145.52000 325.89000 ) on M1 for NET core2_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 233.32000 324.11000 ) on M1 for NET core2_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 189.72000 324.11000 ) on M1 for NET core2_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 189.47500 324.11000 ) on M1 for NET core2_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 190.72000 318.69000 ) on M1 for NET core2_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 133.70500 302.49000 ) on M1 for NET core2_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 129.70500 302.49000 ) on M1 for NET core2_inst/mac_array_instance/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 46.72000 88.29000 ) on M1 for NET core1_inst/mac_array_instance/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 25.30500 88.31000 ) on M1 for NET core1_inst/mac_array_instance/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 262.52000 333.09000 ) on M1 for NET core2_inst/mac_array_instance/CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 312.52000 331.31000 ) on M1 for NET core2_inst/mac_array_instance/CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 308.72000 331.31000 ) on M1 for NET core2_inst/mac_array_instance/CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 318.10500 329.51000 ) on M1 for NET core2_inst/mac_array_instance/CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#11884 routed nets are extracted.
#    8693 (18.47%) extracted nets are partially routed.
#35012 routed net(s) are imported.
#43 (0.09%) nets are without wires.
#123 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 47062.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 00:18:47 2023
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:05
#Increased memory = 16.57 (MB)
#Total memory = 4086.73 (MB)
#Peak memory = 4940.36 (MB)
#
#
#Start global routing on Thu Mar 23 00:18:47 2023
#
#
#Start global routing initialization on Thu Mar 23 00:18:47 2023
#
#Number of eco nets is 8716
#
#Start global routing data preparation on Thu Mar 23 00:18:47 2023
#
#Start routing resource analysis on Thu Mar 23 00:18:47 2023
#
#Routing resource analysis is done on Thu Mar 23 00:18:47 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2647          80       33124    92.43%
#  M2             V        2650          84       33124     0.56%
#  M3             H        2727           0       33124     0.19%
#  M4             V        2154         580       33124     0.54%
#  M5             H        2727           0       33124     0.00%
#  M6             V        2734           0       33124     0.00%
#  M7             H         682           0       33124     0.00%
#  M8             V         683           0       33124     0.00%
#  --------------------------------------------------------------
#  Total                  17005       3.40%      264992    11.72%
#
#  629 nets (1.34%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 00:18:47 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4093.51 (MB), peak = 4940.36 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 00:18:48 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4095.07 (MB), peak = 4940.36 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4126.74 (MB), peak = 4940.36 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4133.66 (MB), peak = 4940.36 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4133.86 (MB), peak = 4940.36 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4157.48 (MB), peak = 4940.36 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 123 (skipped).
#Total number of routable nets = 46939.
#Total number of nets in the design = 47062.
#
#8759 routable nets have only global wires.
#38180 routable nets have only detail routed wires.
#354 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#303 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                338           15                16            8405  
#-------------------------------------------------------------------------------
#        Total                338           15                16            8405  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                629           27                25           46282  
#-------------------------------------------------------------------------------
#        Total                629           27                25           46282  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2           67(0.20%)      8(0.02%)   (0.23%)
#  M3            4(0.01%)      0(0.00%)   (0.01%)
#  M4            3(0.01%)      0(0.00%)   (0.01%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            2(0.01%)      0(0.00%)   (0.01%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     76(0.03%)      8(0.00%)   (0.04%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.03% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 629
#Total wire length = 1130170 um.
#Total half perimeter of net bounding box = 1026474 um.
#Total wire length on LAYER M1 = 2980 um.
#Total wire length on LAYER M2 = 222669 um.
#Total wire length on LAYER M3 = 318648 um.
#Total wire length on LAYER M4 = 260293 um.
#Total wire length on LAYER M5 = 132951 um.
#Total wire length on LAYER M6 = 172050 um.
#Total wire length on LAYER M7 = 4571 um.
#Total wire length on LAYER M8 = 16007 um.
#Total number of vias = 321818
#Total number of multi-cut vias = 225244 ( 70.0%)
#Total number of single cut vias = 96574 ( 30.0%)
#Up-Via Summary (total 321818):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             88842 ( 64.4%)     49095 ( 35.6%)     137937
# M2              6432 (  5.3%)    115486 ( 94.7%)     121918
# M3               929 (  2.4%)     38250 ( 97.6%)      39179
# M4               201 (  1.3%)     14867 ( 98.7%)      15068
# M5                88 (  1.3%)      6552 ( 98.7%)       6640
# M6                61 ( 10.1%)       545 ( 89.9%)        606
# M7                21 (  4.5%)       449 ( 95.5%)        470
#-----------------------------------------------------------
#                96574 ( 30.0%)    225244 ( 70.0%)     321818 
#
#Total number of involved priority nets 317
#Maximum src to sink distance for priority net 269.8
#Average of max src_to_sink distance for priority net 77.6
#Average of ave src_to_sink distance for priority net 45.1
#Max overcon = 2 tracks.
#Total overcon = 0.04%.
#Worst layer Gcell overcon rate = 0.02%.
#
#Global routing statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:08
#Increased memory = 74.38 (MB)
#Total memory = 4161.33 (MB)
#Peak memory = 4940.36 (MB)
#
#Finished global routing on Thu Mar 23 00:18:54 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4110.53 (MB), peak = 4940.36 (MB)
#Start Track Assignment.
#Done with 1612 horizontal wires in 2 hboxes and 813 vertical wires in 2 hboxes.
#Done with 108 horizontal wires in 2 hboxes and 68 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 629
#Total wire length = 1136443 um.
#Total half perimeter of net bounding box = 1026474 um.
#Total wire length on LAYER M1 = 3729 um.
#Total wire length on LAYER M2 = 224660 um.
#Total wire length on LAYER M3 = 321984 um.
#Total wire length on LAYER M4 = 260405 um.
#Total wire length on LAYER M5 = 133026 um.
#Total wire length on LAYER M6 = 172058 um.
#Total wire length on LAYER M7 = 4571 um.
#Total wire length on LAYER M8 = 16010 um.
#Total number of vias = 321818
#Total number of multi-cut vias = 225244 ( 70.0%)
#Total number of single cut vias = 96574 ( 30.0%)
#Up-Via Summary (total 321818):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             88842 ( 64.4%)     49095 ( 35.6%)     137937
# M2              6432 (  5.3%)    115486 ( 94.7%)     121918
# M3               929 (  2.4%)     38250 ( 97.6%)      39179
# M4               201 (  1.3%)     14867 ( 98.7%)      15068
# M5                88 (  1.3%)      6552 ( 98.7%)       6640
# M6                61 ( 10.1%)       545 ( 89.9%)        606
# M7                21 (  4.5%)       449 ( 95.5%)        470
#-----------------------------------------------------------
#                96574 ( 30.0%)    225244 ( 70.0%)     321818 
#
#cpu time = 00:00:09, elapsed time = 00:00:07, memory = 4237.48 (MB), peak = 4940.36 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M7        M8        Total 
#	134       37        3         2         176       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:21
#Increased memory = 168.54 (MB)
#Total memory = 4238.70 (MB)
#Peak memory = 4940.36 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 7.7% of the total area was rechecked for DRC, and 57.0% required routing.
#   number of violations = 745
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           21        5       32        5       34        0        2       99
#	M2           71       51      488        0        0       26        4      640
#	M3            0        0        2        0        0        0        0        2
#	M4            0        0        3        0        0        0        0        3
#	M5            0        0        1        0        0        0        0        1
#	Totals       92       56      526        5       34       26        6      745
#7903 out of 75036 instances (10.5%) need to be verified(marked ipoed), dirty area = 10.1%.
#0.2% of the total area is being checked for drcs
#0.2% of the total area was checked
#   number of violations = 745
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           21        5       32        5       34        0        2       99
#	M2           71       51      488        0        0       26        4      640
#	M3            0        0        2        0        0        0        0        2
#	M4            0        0        3        0        0        0        0        3
#	M5            0        0        1        0        0        0        0        1
#	Totals       92       56      526        5       34       26        6      745
#cpu time = 00:02:16, elapsed time = 00:00:18, memory = 4629.87 (MB), peak = 4940.36 (MB)
#start 1st optimization iteration ...
#   number of violations = 156
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Others   Totals
#	M1           20        1       33        5        0        0        2       61
#	M2           22        8       43        2        3       10        0       88
#	M3            0        0        5        0        0        2        0        7
#	Totals       42        9       81        7        3       12        2      156
#    number of process antenna violations = 2
#cpu time = 00:00:31, elapsed time = 00:00:04, memory = 4627.67 (MB), peak = 4940.36 (MB)
#start 2nd optimization iteration ...
#   number of violations = 127
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Others   Totals
#	M1           18        1       31        5        0        0        2       57
#	M2           15        7       33        2        3       10        0       70
#	Totals       33        8       64        7        3       10        2      127
#    number of process antenna violations = 2
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 4625.62 (MB), peak = 4940.36 (MB)
#start 3rd optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short      Mar   Totals
#	M1            0        0        0
#	M2            1        1        2
#	Totals        1        1        2
#    number of process antenna violations = 2
#cpu time = 00:00:07, elapsed time = 00:00:01, memory = 4625.95 (MB), peak = 4940.36 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4625.95 (MB), peak = 4940.36 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 629
#Total wire length = 1132147 um.
#Total half perimeter of net bounding box = 1026474 um.
#Total wire length on LAYER M1 = 2983 um.
#Total wire length on LAYER M2 = 220647 um.
#Total wire length on LAYER M3 = 319199 um.
#Total wire length on LAYER M4 = 262833 um.
#Total wire length on LAYER M5 = 133390 um.
#Total wire length on LAYER M6 = 172537 um.
#Total wire length on LAYER M7 = 4564 um.
#Total wire length on LAYER M8 = 15994 um.
#Total number of vias = 331567
#Total number of multi-cut vias = 206318 ( 62.2%)
#Total number of single cut vias = 125249 ( 37.8%)
#Up-Via Summary (total 331567):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95410 ( 68.4%)     44131 ( 31.6%)     139541
# M2             22288 ( 17.5%)    104824 ( 82.5%)     127112
# M3              5581 ( 13.4%)     35931 ( 86.6%)      41512
# M4              1403 (  9.1%)     14099 ( 90.9%)      15502
# M5               472 (  6.9%)      6354 ( 93.1%)       6826
# M6                70 ( 11.6%)       536 ( 88.4%)        606
# M7                25 (  5.3%)       443 ( 94.7%)        468
#-----------------------------------------------------------
#               125249 ( 37.8%)    206318 ( 62.2%)     331567 
#
#Total number of DRC violations = 0
#Cpu time = 00:03:04
#Elapsed time = 00:00:26
#Increased memory = -114.07 (MB)
#Total memory = 4124.68 (MB)
#Peak memory = 4940.36 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4126.22 (MB), peak = 4940.36 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 629
#Total wire length = 1132147 um.
#Total half perimeter of net bounding box = 1026474 um.
#Total wire length on LAYER M1 = 2983 um.
#Total wire length on LAYER M2 = 220647 um.
#Total wire length on LAYER M3 = 319199 um.
#Total wire length on LAYER M4 = 262833 um.
#Total wire length on LAYER M5 = 133390 um.
#Total wire length on LAYER M6 = 172537 um.
#Total wire length on LAYER M7 = 4564 um.
#Total wire length on LAYER M8 = 15994 um.
#Total number of vias = 331567
#Total number of multi-cut vias = 206318 ( 62.2%)
#Total number of single cut vias = 125249 ( 37.8%)
#Up-Via Summary (total 331567):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95410 ( 68.4%)     44131 ( 31.6%)     139541
# M2             22288 ( 17.5%)    104824 ( 82.5%)     127112
# M3              5581 ( 13.4%)     35931 ( 86.6%)      41512
# M4              1403 (  9.1%)     14099 ( 90.9%)      15502
# M5               472 (  6.9%)      6354 ( 93.1%)       6826
# M6                70 ( 11.6%)       536 ( 88.4%)        606
# M7                25 (  5.3%)       443 ( 94.7%)        468
#-----------------------------------------------------------
#               125249 ( 37.8%)    206318 ( 62.2%)     331567 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 2
#
#
#Total number of nets with non-default rule or having extra spacing = 629
#Total wire length = 1132147 um.
#Total half perimeter of net bounding box = 1026474 um.
#Total wire length on LAYER M1 = 2983 um.
#Total wire length on LAYER M2 = 220647 um.
#Total wire length on LAYER M3 = 319199 um.
#Total wire length on LAYER M4 = 262833 um.
#Total wire length on LAYER M5 = 133390 um.
#Total wire length on LAYER M6 = 172537 um.
#Total wire length on LAYER M7 = 4564 um.
#Total wire length on LAYER M8 = 15994 um.
#Total number of vias = 331567
#Total number of multi-cut vias = 206318 ( 62.2%)
#Total number of single cut vias = 125249 ( 37.8%)
#Up-Via Summary (total 331567):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95410 ( 68.4%)     44131 ( 31.6%)     139541
# M2             22288 ( 17.5%)    104824 ( 82.5%)     127112
# M3              5581 ( 13.4%)     35931 ( 86.6%)      41512
# M4              1403 (  9.1%)     14099 ( 90.9%)      15502
# M5               472 (  6.9%)      6354 ( 93.1%)       6826
# M6                70 ( 11.6%)       536 ( 88.4%)        606
# M7                25 (  5.3%)       443 ( 94.7%)        468
#-----------------------------------------------------------
#               125249 ( 37.8%)    206318 ( 62.2%)     331567 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 2
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Mar 23 00:19:32 2023
#
#
#Start Post Route Wire Spread.
#Done with 1652 horizontal wires in 3 hboxes and 2353 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 629
#Total wire length = 1133372 um.
#Total half perimeter of net bounding box = 1026474 um.
#Total wire length on LAYER M1 = 2984 um.
#Total wire length on LAYER M2 = 220830 um.
#Total wire length on LAYER M3 = 319483 um.
#Total wire length on LAYER M4 = 263265 um.
#Total wire length on LAYER M5 = 133571 um.
#Total wire length on LAYER M6 = 172662 um.
#Total wire length on LAYER M7 = 4572 um.
#Total wire length on LAYER M8 = 16005 um.
#Total number of vias = 331567
#Total number of multi-cut vias = 206318 ( 62.2%)
#Total number of single cut vias = 125249 ( 37.8%)
#Up-Via Summary (total 331567):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95410 ( 68.4%)     44131 ( 31.6%)     139541
# M2             22288 ( 17.5%)    104824 ( 82.5%)     127112
# M3              5581 ( 13.4%)     35931 ( 86.6%)      41512
# M4              1403 (  9.1%)     14099 ( 90.9%)      15502
# M5               472 (  6.9%)      6354 ( 93.1%)       6826
# M6                70 ( 11.6%)       536 ( 88.4%)        606
# M7                25 (  5.3%)       443 ( 94.7%)        468
#-----------------------------------------------------------
#               125249 ( 37.8%)    206318 ( 62.2%)     331567 
#
#   number of violations = 0
#cpu time = 00:00:13, elapsed time = 00:00:08, memory = 4244.21 (MB), peak = 4940.36 (MB)
#CELL_VIEW dualcore,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 2
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 629
#Total wire length = 1133372 um.
#Total half perimeter of net bounding box = 1026474 um.
#Total wire length on LAYER M1 = 2984 um.
#Total wire length on LAYER M2 = 220830 um.
#Total wire length on LAYER M3 = 319483 um.
#Total wire length on LAYER M4 = 263265 um.
#Total wire length on LAYER M5 = 133571 um.
#Total wire length on LAYER M6 = 172662 um.
#Total wire length on LAYER M7 = 4572 um.
#Total wire length on LAYER M8 = 16005 um.
#Total number of vias = 331567
#Total number of multi-cut vias = 206318 ( 62.2%)
#Total number of single cut vias = 125249 ( 37.8%)
#Up-Via Summary (total 331567):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95410 ( 68.4%)     44131 ( 31.6%)     139541
# M2             22288 ( 17.5%)    104824 ( 82.5%)     127112
# M3              5581 ( 13.4%)     35931 ( 86.6%)      41512
# M4              1403 (  9.1%)     14099 ( 90.9%)      15502
# M5               472 (  6.9%)      6354 ( 93.1%)       6826
# M6                70 ( 11.6%)       536 ( 88.4%)        606
# M7                25 (  5.3%)       443 ( 94.7%)        468
#-----------------------------------------------------------
#               125249 ( 37.8%)    206318 ( 62.2%)     331567 
#
#detailRoute Statistics:
#Cpu time = 00:03:25
#Elapsed time = 00:00:37
#Increased memory = -127.25 (MB)
#Total memory = 4111.50 (MB)
#Peak memory = 4940.36 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:03:59
#Elapsed time = 00:01:01
#Increased memory = -183.97 (MB)
#Total memory = 4054.49 (MB)
#Peak memory = 4940.36 (MB)
#Number of warnings = 21
#Total number of warnings = 30
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 00:19:41 2023
#
**optDesign ... cpu = 0:12:33, real = 0:04:55, mem = 3863.0M, totSessionCpu=3:19:02 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=75036 and nets=47062 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26125_ieng6-ece-03.ucsd.edu_agnaneswaran_9Lr2nE/dualcore_26125_6XEWKa.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4991.6M)
Extracted 10.0003% (CPU Time= 0:00:02.1  MEM= 5043.4M)
Extracted 20.0004% (CPU Time= 0:00:02.5  MEM= 5043.4M)
Extracted 30.0002% (CPU Time= 0:00:02.9  MEM= 5043.4M)
Extracted 40.0003% (CPU Time= 0:00:03.4  MEM= 5043.4M)
Extracted 50.0004% (CPU Time= 0:00:04.2  MEM= 5047.4M)
Extracted 60.0003% (CPU Time= 0:00:05.3  MEM= 5047.4M)
Extracted 70.0004% (CPU Time= 0:00:07.0  MEM= 5047.4M)
Extracted 80.0002% (CPU Time= 0:00:07.5  MEM= 5047.4M)
Extracted 90.0003% (CPU Time= 0:00:08.3  MEM= 5047.4M)
Extracted 100% (CPU Time= 0:00:10.0  MEM= 5047.4M)
Number of Extracted Resistors     : 872655
Number of Extracted Ground Cap.   : 858004
Number of Extracted Coupling Cap. : 1588156
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5031.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.0  Real Time: 0:00:13.0  MEM: 5031.434M)
**optDesign ... cpu = 0:12:47, real = 0:05:08, mem = 3867.7M, totSessionCpu=3:19:16 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4940.56)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 47329
AAE_INFO-618: Total number of nets in the design is 47062,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5295.56 CPU=0:00:16.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=5295.56 CPU=0:00:18.4 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5263.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:01.0, MEM = 5295.6M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4956.68)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47329. 
Total number of fetched objects 47329
AAE_INFO-618: Total number of nets in the design is 47062,  29.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=5210.93 CPU=0:00:11.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5210.93 CPU=0:00:11.4 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:41.0 real=0:00:10.0 totSessionCpu=3:19:57 mem=5210.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=5210.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=5210.9M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=5218.9M
** Profile ** DRVs :  cpu=0:00:01.1, mem=5241.5M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.597  | -0.586  | -0.569  | -2.597  |
|           TNS (ns):|-155.459 | -97.157 | -6.248  | -52.054 |
|    Violating Paths:|  1012   |   950   |   39    |   23    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.004   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.959%
       (95.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5241.5M
**optDesign ... cpu = 0:13:30, real = 0:05:20, mem = 4104.1M, totSessionCpu=3:20:00 **
**optDesign ... cpu = 0:13:30, real = 0:05:20, mem = 4104.1M, totSessionCpu=3:20:00 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -2.597
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 589 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:20:00.1/0:58:16.4 (3.4), mem = 4955.5M
(I,S,L,T): WC_VIEW: 47.5978, 35.9519, 1.83594, 85.3857
*info: 589 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.597 TNS Slack -155.459 Density 95.00
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.597| -52.054|
|reg2cgate |-0.569|  -6.248|
|reg2reg   |-0.586| -97.157|
|HEPG      |-0.586|-103.405|
|All Paths |-2.597|-155.459|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.586|   -2.597|-103.405| -155.459|    95.00%|   0:00:00.0| 5285.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -0.586|   -2.597|-103.405| -155.459|    95.00%|   0:00:01.0| 5399.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -0.586|   -2.597|-103.405| -155.459|    95.00%|   0:00:00.0| 5399.7M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__2__8_/D               |
|  -0.586|   -2.597|-103.405| -155.459|    95.00%|   0:00:01.0| 5399.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -0.586|   -2.597|-103.405| -155.459|    95.00%|   0:00:00.0| 5399.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.7 real=0:00:03.0 mem=5399.7M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:04.1 real=0:00:03.0 mem=5399.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.597| -52.054|
|reg2cgate |-0.569|  -6.248|
|reg2reg   |-0.586| -97.157|
|HEPG      |-0.586|-103.405|
|All Paths |-2.597|-155.459|
+----------+------+--------+

OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.597| -52.054|
|reg2cgate |-0.569|  -6.248|
|reg2reg   |-0.586| -97.157|
|HEPG      |-0.586|-103.405|
|All Paths |-2.597|-155.459|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 589 constrained nets 
Layer 7 has 27 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:04.8 real=0:00:04.0 mem=5399.7M) ***
(I,S,L,T): WC_VIEW: 47.5978, 35.9519, 1.83594, 85.3857
*** SetupOpt [finish] : cpu/real = 0:00:17.8/0:00:16.3 (1.1), totSession cpu/real = 3:20:17.9/0:58:32.8 (3.4), mem = 5191.7M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:13:48, real = 0:05:36, mem = 4286.3M, totSessionCpu=3:20:18 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=5003.24M, totSessionCpu=3:20:19).
**optDesign ... cpu = 0:13:50, real = 0:05:37, mem = 4282.8M, totSessionCpu=3:20:19 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4292.25MB/6262.57MB/4739.31MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4292.25MB/6262.57MB/4739.31MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4292.25MB/6262.57MB/4739.31MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 00:20:25 (2023-Mar-23 07:20:25 GMT)
2023-Mar-23 00:20:25 (2023-Mar-23 07:20:25 GMT): 10%
2023-Mar-23 00:20:25 (2023-Mar-23 07:20:25 GMT): 20%
2023-Mar-23 00:20:25 (2023-Mar-23 07:20:25 GMT): 30%
2023-Mar-23 00:20:25 (2023-Mar-23 07:20:25 GMT): 40%
2023-Mar-23 00:20:25 (2023-Mar-23 07:20:25 GMT): 50%
2023-Mar-23 00:20:25 (2023-Mar-23 07:20:25 GMT): 60%
2023-Mar-23 00:20:25 (2023-Mar-23 07:20:25 GMT): 70%
2023-Mar-23 00:20:25 (2023-Mar-23 07:20:25 GMT): 80%
2023-Mar-23 00:20:26 (2023-Mar-23 07:20:26 GMT): 90%

Finished Levelizing
2023-Mar-23 00:20:26 (2023-Mar-23 07:20:26 GMT)

Starting Activity Propagation
2023-Mar-23 00:20:26 (2023-Mar-23 07:20:26 GMT)
2023-Mar-23 00:20:26 (2023-Mar-23 07:20:26 GMT): 10%
2023-Mar-23 00:20:26 (2023-Mar-23 07:20:26 GMT): 20%

Finished Activity Propagation
2023-Mar-23 00:20:27 (2023-Mar-23 07:20:27 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=4293.59MB/6262.57MB/4739.31MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 00:20:27 (2023-Mar-23 07:20:27 GMT)
2023-Mar-23 00:20:28 (2023-Mar-23 07:20:28 GMT): 10%
2023-Mar-23 00:20:28 (2023-Mar-23 07:20:28 GMT): 20%
2023-Mar-23 00:20:28 (2023-Mar-23 07:20:28 GMT): 30%
2023-Mar-23 00:20:28 (2023-Mar-23 07:20:28 GMT): 40%
2023-Mar-23 00:20:28 (2023-Mar-23 07:20:28 GMT): 50%
2023-Mar-23 00:20:28 (2023-Mar-23 07:20:28 GMT): 60%
2023-Mar-23 00:20:28 (2023-Mar-23 07:20:28 GMT): 70%
2023-Mar-23 00:20:28 (2023-Mar-23 07:20:28 GMT): 80%
2023-Mar-23 00:20:28 (2023-Mar-23 07:20:28 GMT): 90%

Finished Calculating power
2023-Mar-23 00:20:28 (2023-Mar-23 07:20:28 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4298.91MB/6342.60MB/4739.31MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4298.91MB/6342.60MB/4739.31MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=4298.91MB/6342.60MB/4739.31MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4298.91MB/6342.60MB/4739.31MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 00:20:28 (2023-Mar-23 07:20:28 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       49.35619544 	   54.3793%
Total Switching Power:      39.47763842 	   43.4954%
Total Leakage Power:         1.92905370 	    2.1254%
Total Power:                90.76288743
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          23.2       3.375      0.5799       27.15       29.92
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.349e-05
Physical-Only                          0           0      0.5833      0.5833      0.6426
Combinational                      23.17       32.58       0.706       56.46        62.2
Clock (Combinational)              1.693       2.682     0.02957       4.404       4.853
Clock (Sequential)                 1.291      0.8434     0.03025       2.164       2.385
-----------------------------------------------------------------------------------------
Total                              49.36       39.48       1.929       90.76         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      49.36       39.48       1.929       90.76         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                                1.05       1.427     0.02825       2.505        2.76
clk1                               1.934       2.098     0.03158       4.064       4.477
-----------------------------------------------------------------------------------------
Total                              2.984       3.525     0.05982       6.569       7.237
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4343.95MB/6395.10MB/4739.31MB)


Output file is ./timingReports/dualcore_postRoute.power.
**optDesign ... cpu = 0:14:00, real = 0:05:44, mem = 4283.2M, totSessionCpu=3:20:30 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:14:00, real = 0:05:44, mem = 4273.4M, totSessionCpu=3:20:30 **
** Profile ** Start :  cpu=0:00:00.0, mem=5053.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=5053.3M
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 47329
AAE_INFO-618: Total number of nets in the design is 47062,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=96.9102 CPU=0:00:15.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=96.9102 CPU=0:00:16.3 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 64.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 96.9M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 47329. 
Total number of fetched objects 47329
AAE_INFO-618: Total number of nets in the design is 47062,  11.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=33.2734 CPU=0:00:04.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=33.2734 CPU=0:00:04.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:29.9 real=0:00:07.0 totSessionCpu=0:02:06 mem=33.3M)
** Profile ** Overall slacks :  cpu=0:00:30.5, mem=41.3M
** Profile ** Total reports :  cpu=0:00:00.7, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:34.7/0:00:09.0 (3.8), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:32.8, mem=5132.7M
** Profile ** Total reports :  cpu=0:00:00.5, mem=5061.7M
** Profile ** DRVs :  cpu=0:00:02.2, mem=5066.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.597  | -0.586  | -0.569  | -2.597  |
|           TNS (ns):|-155.459 | -97.157 | -6.248  | -52.054 |
|    Violating Paths:|  1012   |   950   |   39    |   23    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.942  | -0.942  |  0.138  |  0.000  |
|           TNS (ns):| -48.210 | -48.210 |  0.000  |  0.000  |
|    Violating Paths:|   104   |   104   |    0    |    0    |
|          All Paths:|  8474   |  8256   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.004   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.959%
       (95.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.1, mem=5066.2M
**optDesign ... cpu = 0:14:36, real = 0:05:57, mem = 4257.2M, totSessionCpu=3:21:06 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4172.6M, totSessionCpu=3:21:06 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-23 00:20:48 (2023-Mar-23 07:20:48 GMT)
2023-Mar-23 00:20:49 (2023-Mar-23 07:20:49 GMT): 10%
2023-Mar-23 00:20:49 (2023-Mar-23 07:20:49 GMT): 20%

Finished Activity Propagation
2023-Mar-23 00:20:50 (2023-Mar-23 07:20:50 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:15, real = 0:00:08, mem = 4505.5M, totSessionCpu=3:21:21 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5316.7M, init mem=5316.7M)
*info: Placed = 75036          (Fixed = 380)
*info: Unplaced = 0           
Placement Density:95.00%(263042/276900)
Placement Density (including fixed std cells):95.00%(263042/276900)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=5313.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 45027

Instance distribution across the VT partitions:

 LVT : inst = 11539 (25.6%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 11539 (25.6%)

 HVT : inst = 33488 (74.4%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 33488 (74.4%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=75036 and nets=47062 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26125_ieng6-ece-03.ucsd.edu_agnaneswaran_9Lr2nE/dualcore_26125_6XEWKa.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5303.7M)
Extracted 10.0003% (CPU Time= 0:00:02.3  MEM= 5371.5M)
Extracted 20.0004% (CPU Time= 0:00:02.7  MEM= 5371.5M)
Extracted 30.0002% (CPU Time= 0:00:03.0  MEM= 5371.5M)
Extracted 40.0003% (CPU Time= 0:00:03.6  MEM= 5371.5M)
Extracted 50.0004% (CPU Time= 0:00:04.4  MEM= 5375.5M)
Extracted 60.0003% (CPU Time= 0:00:05.5  MEM= 5375.5M)
Extracted 70.0004% (CPU Time= 0:00:07.3  MEM= 5375.5M)
Extracted 80.0002% (CPU Time= 0:00:07.8  MEM= 5375.5M)
Extracted 90.0003% (CPU Time= 0:00:08.6  MEM= 5375.5M)
Extracted 100% (CPU Time= 0:00:10.3  MEM= 5375.5M)
Number of Extracted Resistors     : 872655
Number of Extracted Ground Cap.   : 858004
Number of Extracted Coupling Cap. : 1588156
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5343.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.4  Real Time: 0:00:14.0  MEM: 5343.473M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5259.75)
Total number of fetched objects 47329
AAE_INFO-618: Total number of nets in the design is 47062,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5643.37 CPU=0:00:16.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5643.37 CPU=0:00:17.7 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5611.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 5643.4M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5249.48)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47329. 
Total number of fetched objects 47329
AAE_INFO-618: Total number of nets in the design is 47062,  29.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=5522.73 CPU=0:00:10.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5522.73 CPU=0:00:11.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:38.8 real=0:00:08.0 totSessionCpu=3:22:17 mem=5522.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=5522.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=5522.7M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=5530.7M
** Profile ** DRVs :  cpu=0:00:01.1, mem=5553.3M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.597  | -0.586  | -0.569  | -2.597  |
|           TNS (ns):|-155.459 | -97.157 | -6.248  | -52.054 |
|    Violating Paths:|  1012   |   950   |   39    |   23    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.004   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.959%
       (95.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5553.3M
**optDesign ... cpu = 0:01:14, real = 0:00:34, mem = 4415.4M, totSessionCpu=3:22:20 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       589 (unrouted=0, trialRouted=0, noStatus=0, routed=589, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 46473 (unrouted=123, trialRouted=0, noStatus=0, routed=46350, fixed=0, [crossesIlmBoundary=0, tooFewTerms=123, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 587 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
    Original list had 8 cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Library trimming was not able to trim any cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 276886.080um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ------------------------------------------------------------------
    Cell       Instance count    Source         Eligible library cells
    ------------------------------------------------------------------
    CKAN2D1          2           library set    {CKAN2D1}
    ------------------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       5275
      Delay constrained sinks:     5275
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       5020
      Delay constrained sinks:     5020
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 5275 clock sinks
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ----------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ----------------------------------------------------------------------------
       0          0        543     [min=1, max=515, avg=67, sd=62, total=36366]
       0          1         32     [min=1, max=493, avg=111, sd=138, total=3539]
       1          1         14     [min=5, max=255, avg=111, sd=87, total=1560]
    ----------------------------------------------------------------------------
    
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=237, i=14, icg=334, nicg=0, l=2, total=587
    cell areas       : b=1283.040um^2, i=97.200um^2, icg=2902.680um^2, nicg=0.000um^2, l=4.320um^2, total=4287.240um^2
    cell capacitance : b=0.711pF, i=0.200pF, icg=0.664pF, nicg=0.000pF, l=0.001pF, total=1.577pF
    sink capacitance : count=10295, total=8.244pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.368pF, leaf=11.676pF, total=13.044pF
    wire lengths     : top=0.000um, trunk=9327.855um, leaf=76627.120um, total=85954.975um
    hp wire lengths  : top=0.000um, trunk=7128.800um, leaf=33397.800um, total=40526.600um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=12, worst=[0.009ns, 0.008ns, 0.008ns, 0.007ns, 0.005ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.001ns, ...]} avg=0.005ns sd=0.003ns sum=0.056ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=208 avg=0.040ns sd=0.023ns min=0.008ns max=0.103ns {163 <= 0.063ns, 37 <= 0.084ns, 3 <= 0.094ns, 3 <= 0.100ns, 2 <= 0.105ns}
    Leaf  : target=0.105ns count=381 avg=0.087ns sd=0.013ns min=0.021ns max=0.114ns {18 <= 0.063ns, 120 <= 0.084ns, 117 <= 0.094ns, 71 <= 0.100ns, 43 <= 0.105ns} {7 <= 0.110ns, 5 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 3 CKBD16: 36 BUFFD12: 4 CKBD12: 50 BUFFD8: 3 CKBD8: 29 BUFFD6: 1 CKBD6: 10 BUFFD4: 9 CKBD4: 4 BUFFD3: 3 CKBD3: 35 BUFFD2: 4 CKBD2: 23 BUFFD1: 5 CKBD1: 10 CKBD0: 8 
     Invs: INVD16: 4 CKND16: 8 INVD1: 2 
     ICGs: CKLNQD16: 18 CKLNQD12: 12 CKLNQD8: 79 CKLNQD6: 23 CKLNQD4: 10 CKLNQD3: 86 CKLNQD2: 53 CKLNQD1: 53 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.377, max=3.158, avg=0.479, sd=0.289], skew [2.781 vs 0.057*], 82% {0.398, 0.455} (wid=0.036 ws=0.022) (gid=3.122 gs=2.762)
    skew_group clk2/CON: insertion delay [min=0.360, max=0.631, avg=0.438, sd=0.050], skew [0.271 vs 0.057*], 62.2% {0.380, 0.437} (wid=0.043 ws=0.036) (gid=0.588 gs=0.253)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.7 real=0:00:00.7)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 589, tested: 589, violation detected: 12, violation ignored (due to small violation): 0, cannot run: 0, attempted: 12, unsuccessful: 0, sized: 2
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
  ---------------------------------------------------------------------------------------------------------------------------
  top                0                    0                   0            0                    0                   0
  trunk              0                    0                   0            0                    0                   0
  leaf              12 [100.0%]           2 (16.7%)           0            0                    2 (16.7%)          10 (83.3%)
  ---------------------------------------------------------------------------------------------------------------------------
  Total             12 [100.0%]           2 (16.7%)           0            0                    2 (16.7%)          10 (83.3%)
  ---------------------------------------------------------------------------------------------------------------------------
  
  Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 2.520um^2 (0.059%)
  Max. move: 1.000um(core2_inst/mac_array_instance/col_idx_6__mac_col_inst/clk_gate_query_q_reg/latch {Ccopt::ClockTree::ClockGate at 0x7f68ea7caff8, uid:A7e03c, a CKLNQD8 at (316.800,332.200) in powerdomain auto-default in usermodule module core2_inst/mac_array_instance/col_idx_6__mac_col_inst/clk_gate_query_q_reg in clock tree clk2} and 6 others), Min. move: 0.000um, Avg. move: 0.117um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=237, i=14, icg=334, nicg=0, l=2, total=587
    cell areas       : b=1283.040um^2, i=97.200um^2, icg=2905.200um^2, nicg=0.000um^2, l=4.320um^2, total=4289.760um^2
    cell capacitance : b=0.711pF, i=0.200pF, icg=0.664pF, nicg=0.000pF, l=0.001pF, total=1.577pF
    sink capacitance : count=10295, total=8.244pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.368pF, leaf=11.676pF, total=13.044pF
    wire lengths     : top=0.000um, trunk=9327.855um, leaf=76627.120um, total=85954.975um
    hp wire lengths  : top=0.000um, trunk=7128.800um, leaf=33398.800um, total=40527.600um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=10, worst=[0.008ns, 0.008ns, 0.007ns, 0.005ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.005ns sd=0.003ns sum=0.047ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=208 avg=0.040ns sd=0.023ns min=0.008ns max=0.103ns {163 <= 0.063ns, 37 <= 0.084ns, 3 <= 0.094ns, 3 <= 0.100ns, 2 <= 0.105ns}
    Leaf  : target=0.105ns count=381 avg=0.087ns sd=0.013ns min=0.021ns max=0.113ns {18 <= 0.063ns, 121 <= 0.084ns, 117 <= 0.094ns, 72 <= 0.100ns, 43 <= 0.105ns} {6 <= 0.110ns, 4 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 3 CKBD16: 36 BUFFD12: 4 CKBD12: 50 BUFFD8: 3 CKBD8: 29 BUFFD6: 1 CKBD6: 10 BUFFD4: 9 CKBD4: 4 BUFFD3: 3 CKBD3: 35 BUFFD2: 4 CKBD2: 23 BUFFD1: 5 CKBD1: 10 CKBD0: 8 
     Invs: INVD16: 4 CKND16: 8 INVD1: 2 
     ICGs: CKLNQD16: 18 CKLNQD12: 13 CKLNQD8: 78 CKLNQD6: 23 CKLNQD4: 10 CKLNQD3: 87 CKLNQD2: 52 CKLNQD1: 53 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.377, max=3.158, avg=0.479, sd=0.289], skew [2.781 vs 0.057*], 82% {0.398, 0.455} (wid=0.036 ws=0.022) (gid=3.122 gs=2.762)
    skew_group clk2/CON: insertion delay [min=0.360, max=0.631, avg=0.438, sd=0.050], skew [0.271 vs 0.057*], 62.2% {0.380, 0.437} (wid=0.043 ws=0.036) (gid=0.588 gs=0.253)
  Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.5)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 22 insts, 58 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.8 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=237, i=14, icg=334, nicg=0, l=2, total=587
    cell areas       : b=1283.040um^2, i=97.200um^2, icg=2905.200um^2, nicg=0.000um^2, l=4.320um^2, total=4289.760um^2
    cell capacitance : b=0.711pF, i=0.200pF, icg=0.664pF, nicg=0.000pF, l=0.001pF, total=1.577pF
    sink capacitance : count=10295, total=8.244pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.368pF, leaf=11.676pF, total=13.044pF
    wire lengths     : top=0.000um, trunk=9327.855um, leaf=76627.120um, total=85954.975um
    hp wire lengths  : top=0.000um, trunk=7128.800um, leaf=33398.800um, total=40527.600um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=10, worst=[0.008ns, 0.008ns, 0.007ns, 0.005ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.005ns sd=0.003ns sum=0.047ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=208 avg=0.040ns sd=0.023ns min=0.008ns max=0.103ns {163 <= 0.063ns, 37 <= 0.084ns, 3 <= 0.094ns, 3 <= 0.100ns, 2 <= 0.105ns}
    Leaf  : target=0.105ns count=381 avg=0.087ns sd=0.013ns min=0.021ns max=0.113ns {18 <= 0.063ns, 121 <= 0.084ns, 117 <= 0.094ns, 72 <= 0.100ns, 43 <= 0.105ns} {6 <= 0.110ns, 4 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 3 CKBD16: 36 BUFFD12: 4 CKBD12: 50 BUFFD8: 3 CKBD8: 29 BUFFD6: 1 CKBD6: 10 BUFFD4: 9 CKBD4: 4 BUFFD3: 3 CKBD3: 35 BUFFD2: 4 CKBD2: 23 BUFFD1: 5 CKBD1: 10 CKBD0: 8 
     Invs: INVD16: 4 CKND16: 8 INVD1: 2 
     ICGs: CKLNQD16: 18 CKLNQD12: 13 CKLNQD8: 78 CKLNQD6: 23 CKLNQD4: 10 CKLNQD3: 87 CKLNQD2: 52 CKLNQD1: 53 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.377, max=3.158, avg=0.479, sd=0.289], skew [2.781 vs 0.057*], 82% {0.398, 0.455} (wid=0.036 ws=0.022) (gid=3.122 gs=2.762)
    skew_group clk2/CON: insertion delay [min=0.360, max=0.631, avg=0.438, sd=0.050], skew [0.271 vs 0.057*], 62.2% {0.380, 0.437} (wid=0.043 ws=0.036) (gid=0.588 gs=0.253)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       589 (unrouted=0, trialRouted=0, noStatus=0, routed=589, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 46473 (unrouted=123, trialRouted=0, noStatus=0, routed=46350, fixed=0, [crossesIlmBoundary=0, tooFewTerms=123, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:07.4 real=0:00:05.2)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
**INFO: Start fixing DRV (Mem = 5267.18M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 589 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:22:34.0/0:59:35.9 (3.4), mem = 5267.2M
(I,S,L,T): WC_VIEW: 47.5984, 35.9522, 1.83594, 85.3865
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     2|     2|    -0.01|     0|     0|     0|     0|     0|     0|    -2.60|  -155.55|       0|       0|       0|  95.00|          |         |
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -2.60|  -155.55|       0|       0|       0|  95.00| 0:00:00.0|  5592.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 589 constrained nets 
Layer 7 has 27 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:03.1 real=0:00:02.0 mem=5592.9M) ***

(I,S,L,T): WC_VIEW: 47.5984, 35.9522, 1.83594, 85.3865
*** DrvOpt [finish] : cpu/real = 0:00:10.2/0:00:08.6 (1.2), totSession cpu/real = 3:22:44.1/0:59:44.5 (3.4), mem = 5383.5M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:38, real = 0:00:50, mem = 4576.3M, totSessionCpu=3:22:44 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:11, Mem = 5321.47M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=5321.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=5321.5M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=5400.9M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5399.4M

------------------------------------------------------------
     SI Timing Summary (cpu=0.18min real=0.15min mem=5321.5M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.595  | -0.586  | -0.568  | -2.595  |
|           TNS (ns):|-155.552 | -97.285 | -6.246  | -52.021 |
|    Violating Paths:|  1013   |   951   |   39    |   23    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.004   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.960%
       (95.001% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5399.4M
**optDesign ... cpu = 0:01:40, real = 0:00:51, mem = 4563.1M, totSessionCpu=3:22:46 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:01:42, real = 0:00:52, mem = 4536.3M, totSessionCpu=3:22:48 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=5309.88M, totSessionCpu=3:22:49).
**optDesign ... cpu = 0:01:43, real = 0:00:53, mem = 4536.7M, totSessionCpu=3:22:49 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=5309.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=5309.9M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5411.8M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5411.8M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.595  | -0.586  | -0.568  | -2.595  |
|           TNS (ns):|-155.552 | -97.285 | -6.246  | -52.021 |
|    Violating Paths:|  1013   |   951   |   39    |   23    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.004   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.960%
       (95.001% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5411.8M
**optDesign ... cpu = 0:01:46, real = 0:00:55, mem = 4530.5M, totSessionCpu=3:22:52 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:22:52 mem=5309.8M) ***
Move report: Detail placement moves 53 insts, mean move: 3.37 um, max move: 22.20 um
	Max move on inst (FILLER__6_3139): (369.80, 310.60) --> (377.60, 296.20)
	Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 5343.7MB
Summary Report:
Instances move: 0 (out of 44653 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.8 REAL: 0:00:02.0 MEM: 5343.7MB
*** Finished refinePlace (3:22:56 mem=5343.7M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 38
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 38

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Thu Mar 23 00:21:41 2023
#
#num needed restored net=0
#need_extraction net=0 (total=47062)
#Processed 10 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(5 insts marked dirty, reset pre-exisiting dirty flag on 75 insts, 10 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 00:21:43 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 47056 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4496.46 (MB), peak = 4940.36 (MB)
#Merging special wires: starts on Thu Mar 23 00:21:46 2023 with memory = 4497.44 (MB), peak = 4940.36 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.8 GB --1.19 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 274.30000 290.10000 ) on M1 for NET core2_inst/CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN TE at ( 272.06500 289.90000 ) on M1 for NET core2_inst/ofifo_inst/col_idx_3__fifo_instance/FE_PDN13844_n_Logic0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN TE at ( 316.06500 333.10000 ) on M1 for NET core2_inst/mac_array_instance/col_idx_6__mac_col_inst/n15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN E at ( 272.34500 289.85000 ) on M1 for NET core2_inst/ofifo_inst/col_idx_3__fifo_instance/N92. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN E at ( 316.34500 333.05000 ) on M1 for NET core2_inst/mac_array_instance/col_idx_6__mac_col_inst/N95. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#8 routed nets are extracted.
#    5 (0.01%) extracted nets are partially routed.
#46931 routed net(s) are imported.
#123 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 47062.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 00:21:47 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 11.20 (MB)
#Total memory = 4498.30 (MB)
#Peak memory = 4940.36 (MB)
#
#
#Start global routing on Thu Mar 23 00:21:47 2023
#
#
#Start global routing initialization on Thu Mar 23 00:21:47 2023
#
#Number of eco nets is 5
#
#Start global routing data preparation on Thu Mar 23 00:21:47 2023
#
#Start routing resource analysis on Thu Mar 23 00:21:47 2023
#
#Routing resource analysis is done on Thu Mar 23 00:21:48 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2647          80       33124    92.43%
#  M2             V        2650          84       33124     0.56%
#  M3             H        2727           0       33124     0.19%
#  M4             V        2154         580       33124     0.54%
#  M5             H        2727           0       33124     0.00%
#  M6             V        2734           0       33124     0.00%
#  M7             H         682           0       33124     0.00%
#  M8             V         683           0       33124     0.00%
#  --------------------------------------------------------------
#  Total                  17005       3.40%      264992    11.72%
#
#  629 nets (1.34%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 00:21:48 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4505.52 (MB), peak = 4940.36 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 00:21:48 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4506.75 (MB), peak = 4940.36 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4507.83 (MB), peak = 4940.36 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4507.95 (MB), peak = 4940.36 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4511.99 (MB), peak = 4940.36 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 123 (skipped).
#Total number of routable nets = 46939.
#Total number of nets in the design = 47062.
#
#5 routable nets have only global wires.
#46934 routable nets have only detail routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#656 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1               4  
#------------------------------------------------
#        Total                  1               4  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                629           27                25           46282  
#-------------------------------------------------------------------------------
#        Total                629           27                25           46282  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 629
#Total wire length = 1133370 um.
#Total half perimeter of net bounding box = 1026475 um.
#Total wire length on LAYER M1 = 2984 um.
#Total wire length on LAYER M2 = 220829 um.
#Total wire length on LAYER M3 = 319483 um.
#Total wire length on LAYER M4 = 263265 um.
#Total wire length on LAYER M5 = 133571 um.
#Total wire length on LAYER M6 = 172662 um.
#Total wire length on LAYER M7 = 4572 um.
#Total wire length on LAYER M8 = 16005 um.
#Total number of vias = 331564
#Total number of multi-cut vias = 206318 ( 62.2%)
#Total number of single cut vias = 125246 ( 37.8%)
#Up-Via Summary (total 331564):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95407 ( 68.4%)     44131 ( 31.6%)     139538
# M2             22288 ( 17.5%)    104824 ( 82.5%)     127112
# M3              5581 ( 13.4%)     35931 ( 86.6%)      41512
# M4              1403 (  9.1%)     14099 ( 90.9%)      15502
# M5               472 (  6.9%)      6354 ( 93.1%)       6826
# M6                70 ( 11.6%)       536 ( 88.4%)        606
# M7                25 (  5.3%)       443 ( 94.7%)        468
#-----------------------------------------------------------
#               125246 ( 37.8%)    206318 ( 62.2%)     331564 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 78.3
#Average of max src_to_sink distance for priority net 78.3
#Average of ave src_to_sink distance for priority net 40.8
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:04
#Increased memory = 17.63 (MB)
#Total memory = 4515.94 (MB)
#Peak memory = 4940.36 (MB)
#
#Finished global routing on Thu Mar 23 00:21:51 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4506.95 (MB), peak = 4940.36 (MB)
#Start Track Assignment.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 629
#Total wire length = 1133370 um.
#Total half perimeter of net bounding box = 1026475 um.
#Total wire length on LAYER M1 = 2984 um.
#Total wire length on LAYER M2 = 220829 um.
#Total wire length on LAYER M3 = 319483 um.
#Total wire length on LAYER M4 = 263265 um.
#Total wire length on LAYER M5 = 133571 um.
#Total wire length on LAYER M6 = 172662 um.
#Total wire length on LAYER M7 = 4572 um.
#Total wire length on LAYER M8 = 16005 um.
#Total number of vias = 331564
#Total number of multi-cut vias = 206318 ( 62.2%)
#Total number of single cut vias = 125246 ( 37.8%)
#Up-Via Summary (total 331564):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95407 ( 68.4%)     44131 ( 31.6%)     139538
# M2             22288 ( 17.5%)    104824 ( 82.5%)     127112
# M3              5581 ( 13.4%)     35931 ( 86.6%)      41512
# M4              1403 (  9.1%)     14099 ( 90.9%)      15502
# M5               472 (  6.9%)      6354 ( 93.1%)       6826
# M6                70 ( 11.6%)       536 ( 88.4%)        606
# M7                25 (  5.3%)       443 ( 94.7%)        468
#-----------------------------------------------------------
#               125246 ( 37.8%)    206318 ( 62.2%)     331564 
#
#cpu time = 00:00:06, elapsed time = 00:00:04, memory = 4511.63 (MB), peak = 4940.36 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:19
#Elapsed time = 00:00:12
#Increased memory = 25.75 (MB)
#Total memory = 4512.85 (MB)
#Peak memory = 4940.36 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.6% of the total area was rechecked for DRC, and 0.3% required routing.
#   number of violations = 7
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            1        6        7
#	Totals        1        6        7
#5 out of 75036 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 7
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            1        6        7
#	Totals        1        6        7
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4613.75 (MB), peak = 4940.36 (MB)
#start 1st optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4626.12 (MB), peak = 4940.36 (MB)
#start 2nd optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4626.12 (MB), peak = 4940.36 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4630.52 (MB), peak = 4940.36 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 629
#Total wire length = 1133372 um.
#Total half perimeter of net bounding box = 1026475 um.
#Total wire length on LAYER M1 = 2982 um.
#Total wire length on LAYER M2 = 220830 um.
#Total wire length on LAYER M3 = 319485 um.
#Total wire length on LAYER M4 = 263265 um.
#Total wire length on LAYER M5 = 133570 um.
#Total wire length on LAYER M6 = 172662 um.
#Total wire length on LAYER M7 = 4572 um.
#Total wire length on LAYER M8 = 16005 um.
#Total number of vias = 331574
#Total number of multi-cut vias = 206308 ( 62.2%)
#Total number of single cut vias = 125266 ( 37.8%)
#Up-Via Summary (total 331574):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95414 ( 68.4%)     44128 ( 31.6%)     139542
# M2             22298 ( 17.5%)    104820 ( 82.5%)     127118
# M3              5582 ( 13.4%)     35930 ( 86.6%)      41512
# M4              1405 (  9.1%)     14097 ( 90.9%)      15502
# M5               472 (  6.9%)      6354 ( 93.1%)       6826
# M6                70 ( 11.6%)       536 ( 88.4%)        606
# M7                25 (  5.3%)       443 ( 94.7%)        468
#-----------------------------------------------------------
#               125266 ( 37.8%)    206308 ( 62.2%)     331574 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:10
#Elapsed time = 00:00:03
#Increased memory = 3.61 (MB)
#Total memory = 4516.51 (MB)
#Peak memory = 4940.36 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4518.05 (MB), peak = 4940.36 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 629
#Total wire length = 1133372 um.
#Total half perimeter of net bounding box = 1026475 um.
#Total wire length on LAYER M1 = 2982 um.
#Total wire length on LAYER M2 = 220830 um.
#Total wire length on LAYER M3 = 319485 um.
#Total wire length on LAYER M4 = 263265 um.
#Total wire length on LAYER M5 = 133570 um.
#Total wire length on LAYER M6 = 172662 um.
#Total wire length on LAYER M7 = 4572 um.
#Total wire length on LAYER M8 = 16005 um.
#Total number of vias = 331574
#Total number of multi-cut vias = 206308 ( 62.2%)
#Total number of single cut vias = 125266 ( 37.8%)
#Up-Via Summary (total 331574):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95414 ( 68.4%)     44128 ( 31.6%)     139542
# M2             22298 ( 17.5%)    104820 ( 82.5%)     127118
# M3              5582 ( 13.4%)     35930 ( 86.6%)      41512
# M4              1405 (  9.1%)     14097 ( 90.9%)      15502
# M5               472 (  6.9%)      6354 ( 93.1%)       6826
# M6                70 ( 11.6%)       536 ( 88.4%)        606
# M7                25 (  5.3%)       443 ( 94.7%)        468
#-----------------------------------------------------------
#               125266 ( 37.8%)    206308 ( 62.2%)     331574 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 2
#
#
#Total number of nets with non-default rule or having extra spacing = 629
#Total wire length = 1133372 um.
#Total half perimeter of net bounding box = 1026475 um.
#Total wire length on LAYER M1 = 2982 um.
#Total wire length on LAYER M2 = 220830 um.
#Total wire length on LAYER M3 = 319485 um.
#Total wire length on LAYER M4 = 263265 um.
#Total wire length on LAYER M5 = 133570 um.
#Total wire length on LAYER M6 = 172662 um.
#Total wire length on LAYER M7 = 4572 um.
#Total wire length on LAYER M8 = 16005 um.
#Total number of vias = 331574
#Total number of multi-cut vias = 206308 ( 62.2%)
#Total number of single cut vias = 125266 ( 37.8%)
#Up-Via Summary (total 331574):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95414 ( 68.4%)     44128 ( 31.6%)     139542
# M2             22298 ( 17.5%)    104820 ( 82.5%)     127118
# M3              5582 ( 13.4%)     35930 ( 86.6%)      41512
# M4              1405 (  9.1%)     14097 ( 90.9%)      15502
# M5               472 (  6.9%)      6354 ( 93.1%)       6826
# M6                70 ( 11.6%)       536 ( 88.4%)        606
# M7                25 (  5.3%)       443 ( 94.7%)        468
#-----------------------------------------------------------
#               125266 ( 37.8%)    206308 ( 62.2%)     331574 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 2
#
#detailRoute Statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:05
#Increased memory = 8.95 (MB)
#Total memory = 4521.85 (MB)
#Peak memory = 4940.36 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:39
#Elapsed time = 00:00:21
#Increased memory = -144.17 (MB)
#Total memory = 4466.61 (MB)
#Peak memory = 4940.36 (MB)
#Number of warnings = 5
#Total number of warnings = 35
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 00:22:02 2023
#
**optDesign ... cpu = 0:02:30, real = 0:01:19, mem = 4301.4M, totSessionCpu=3:23:36 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=75036 and nets=47062 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26125_ieng6-ece-03.ucsd.edu_agnaneswaran_9Lr2nE/dualcore_26125_6XEWKa.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5216.9M)
Extracted 10.0002% (CPU Time= 0:00:02.3  MEM= 5268.7M)
Extracted 20.0002% (CPU Time= 0:00:02.7  MEM= 5268.7M)
Extracted 30.0003% (CPU Time= 0:00:03.1  MEM= 5268.7M)
Extracted 40.0003% (CPU Time= 0:00:03.6  MEM= 5268.7M)
Extracted 50.0003% (CPU Time= 0:00:04.4  MEM= 5272.7M)
Extracted 60.0003% (CPU Time= 0:00:05.5  MEM= 5272.7M)
Extracted 70.0004% (CPU Time= 0:00:07.3  MEM= 5272.7M)
Extracted 80.0004% (CPU Time= 0:00:07.9  MEM= 5272.7M)
Extracted 90.0004% (CPU Time= 0:00:08.7  MEM= 5272.7M)
Extracted 100% (CPU Time= 0:00:10.4  MEM= 5272.7M)
Number of Extracted Resistors     : 871717
Number of Extracted Ground Cap.   : 857063
Number of Extracted Coupling Cap. : 1584868
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5256.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.4  Real Time: 0:00:14.0  MEM: 5256.715M)
**optDesign ... cpu = 0:02:44, real = 0:01:33, mem = 4301.3M, totSessionCpu=3:23:50 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5294.84)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 47329
AAE_INFO-618: Total number of nets in the design is 47062,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5665.92 CPU=0:00:16.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5665.92 CPU=0:00:18.8 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5633.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5665.9M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5319.04)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47329. 
Total number of fetched objects 47329
AAE_INFO-618: Total number of nets in the design is 47062,  29.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=5592.29 CPU=0:00:10.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5592.29 CPU=0:00:11.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:41.4 real=0:00:09.0 totSessionCpu=3:24:32 mem=5592.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=5592.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=5592.3M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5600.3M
** Profile ** DRVs :  cpu=0:00:01.2, mem=5622.8M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.597  | -0.589  | -0.569  | -2.597  |
|           TNS (ns):|-155.572 | -97.274 | -6.244  | -52.054 |
|    Violating Paths:|  1014   |   952   |   39    |   23    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.004   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.960%
       (95.001% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5622.8M
**optDesign ... cpu = 0:03:28, real = 0:01:44, mem = 4531.7M, totSessionCpu=3:24:34 **
**optDesign ... cpu = 0:03:28, real = 0:01:44, mem = 4531.7M, totSessionCpu=3:24:34 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:31, real = 0:01:44, mem = 4517.4M, totSessionCpu=3:24:37 **
** Profile ** Start :  cpu=0:00:00.0, mem=5288.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=5288.3M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=5375.7M
** Profile ** Total reports :  cpu=0:00:00.6, mem=5298.7M
** Profile ** DRVs :  cpu=0:00:02.3, mem=5319.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.597  | -0.589  | -0.569  | -2.597  |
|           TNS (ns):|-155.572 | -97.274 | -6.244  | -52.054 |
|    Violating Paths:|  1014   |   952   |   39    |   23    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.004   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.960%
       (95.001% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5319.3M
**optDesign ... cpu = 0:03:35, real = 0:01:49, mem = 4513.8M, totSessionCpu=3:24:42 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4427.6M, totSessionCpu=3:24:42 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-23 00:22:38 (2023-Mar-23 07:22:38 GMT)
2023-Mar-23 00:22:38 (2023-Mar-23 07:22:38 GMT): 10%
2023-Mar-23 00:22:38 (2023-Mar-23 07:22:38 GMT): 20%
2023-Mar-23 00:22:38 (2023-Mar-23 07:22:38 GMT): 30%
2023-Mar-23 00:22:38 (2023-Mar-23 07:22:38 GMT): 40%
2023-Mar-23 00:22:38 (2023-Mar-23 07:22:38 GMT): 50%
2023-Mar-23 00:22:38 (2023-Mar-23 07:22:38 GMT): 60%
2023-Mar-23 00:22:38 (2023-Mar-23 07:22:38 GMT): 70%
2023-Mar-23 00:22:38 (2023-Mar-23 07:22:38 GMT): 80%
2023-Mar-23 00:22:38 (2023-Mar-23 07:22:38 GMT): 90%

Finished Levelizing
2023-Mar-23 00:22:38 (2023-Mar-23 07:22:38 GMT)

Starting Activity Propagation
2023-Mar-23 00:22:38 (2023-Mar-23 07:22:38 GMT)
2023-Mar-23 00:22:39 (2023-Mar-23 07:22:39 GMT): 10%
2023-Mar-23 00:22:39 (2023-Mar-23 07:22:39 GMT): 20%

Finished Activity Propagation
2023-Mar-23 00:22:39 (2023-Mar-23 07:22:39 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:16, real = 0:00:08, mem = 4771.1M, totSessionCpu=3:24:57 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5566.7M, init mem=5566.7M)
*info: Placed = 75036          (Fixed = 379)
*info: Unplaced = 0           
Placement Density:95.00%(263045/276900)
Placement Density (including fixed std cells):95.00%(263045/276900)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:00.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=5563.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 45027

Instance distribution across the VT partitions:

 LVT : inst = 11539 (25.6%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 11539 (25.6%)

 HVT : inst = 33488 (74.4%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 33488 (74.4%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=75036 and nets=47062 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26125_ieng6-ece-03.ucsd.edu_agnaneswaran_9Lr2nE/dualcore_26125_6XEWKa.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5554.7M)
Extracted 10.0002% (CPU Time= 0:00:02.2  MEM= 5622.6M)
Extracted 20.0002% (CPU Time= 0:00:02.6  MEM= 5622.6M)
Extracted 30.0003% (CPU Time= 0:00:02.9  MEM= 5622.6M)
Extracted 40.0003% (CPU Time= 0:00:03.5  MEM= 5622.6M)
Extracted 50.0003% (CPU Time= 0:00:04.3  MEM= 5626.6M)
Extracted 60.0003% (CPU Time= 0:00:05.4  MEM= 5626.6M)
Extracted 70.0004% (CPU Time= 0:00:07.2  MEM= 5626.6M)
Extracted 80.0004% (CPU Time= 0:00:07.7  MEM= 5626.6M)
Extracted 90.0004% (CPU Time= 0:00:08.5  MEM= 5626.6M)
Extracted 100% (CPU Time= 0:00:10.1  MEM= 5626.6M)
Number of Extracted Resistors     : 871717
Number of Extracted Ground Cap.   : 857063
Number of Extracted Coupling Cap. : 1584868
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5594.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.2  Real Time: 0:00:13.0  MEM: 5592.551M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 47329. 
Total number of fetched objects 47329
End delay calculation. (MEM=131.324 CPU=0:00:08.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=131.324 CPU=0:00:09.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:13.0 real=0:00:03.0 totSessionCpu=0:02:22 mem=99.3M)
Done building cte hold timing graph (HoldAware) cpu=0:00:16.7 real=0:00:04.0 totSessionCpu=0:02:22 mem=99.3M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:18.4/0:00:05.5 (3.4), mem = 129.9M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5572.82)
Total number of fetched objects 47329
AAE_INFO-618: Total number of nets in the design is 47062,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5927.83 CPU=0:00:17.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5927.83 CPU=0:00:18.8 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5895.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 5927.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5558.95)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47329. 
Total number of fetched objects 47329
AAE_INFO-618: Total number of nets in the design is 47062,  29.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=5832.19 CPU=0:00:11.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5832.19 CPU=0:00:11.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:39.9 real=0:00:09.0 totSessionCpu=3:26:13 mem=5832.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=5832.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=5832.2M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5840.2M
** Profile ** DRVs :  cpu=0:00:01.2, mem=5862.7M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.597  | -0.589  | -0.569  | -2.597  |
|           TNS (ns):|-155.572 | -97.274 | -6.244  | -52.054 |
|    Violating Paths:|  1014   |   952   |   39    |   23    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.004   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.960%
       (95.001% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:33, real = 0:00:41, mem = 4778.4M, totSessionCpu=3:26:15 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing NOT met, worst failing slack is -2.597
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 589 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:26:20.1/1:01:26.2 (3.4), mem = 5528.2M
(I,S,L,T): WC_VIEW: 47.5986, 35.9542, 1.83594, 85.3888
*info: 589 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.597 TNS Slack -155.572 Density 95.00
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.597| -52.054|
|reg2cgate |-0.569|  -6.244|
|reg2reg   |-0.589| -97.274|
|HEPG      |-0.589|-103.517|
|All Paths |-2.597|-155.572|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.589|   -2.597|-103.517| -155.572|    95.00%|   0:00:00.0| 5890.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.589|   -2.597|-103.517| -155.572|    95.00%|   0:00:03.0| 6221.6M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.4 real=0:00:03.0 mem=6221.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.5 real=0:00:03.0 mem=6221.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.597| -52.054|
|reg2cgate |-0.569|  -6.244|
|reg2reg   |-0.589| -97.274|
|HEPG      |-0.589|-103.517|
|All Paths |-2.597|-155.572|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -2.597 TNS Slack -155.572 Density 95.00
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.597| -52.054|
|reg2cgate |-0.569|  -6.244|
|reg2reg   |-0.589| -97.274|
|HEPG      |-0.589|-103.517|
|All Paths |-2.597|-155.572|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 589 constrained nets 
Layer 7 has 27 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:03.6 real=0:00:04.0 mem=6221.6M) ***
(I,S,L,T): WC_VIEW: 47.5986, 35.9542, 1.83594, 85.3888
*** SetupOpt [finish] : cpu/real = 0:00:18.9/0:00:18.7 (1.0), totSession cpu/real = 3:26:39.0/1:01:44.9 (3.3), mem = 6012.1M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:26:39 mem=6012.1M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 6012.1MB
Summary Report:
Instances move: 0 (out of 44653 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.8 REAL: 0:00:02.0 MEM: 6012.1MB
*** Finished refinePlace (3:26:43 mem=6012.1M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 589 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:26:43.7/1:01:47.9 (3.3), mem = 5695.1M
(I,S,L,T): WC_VIEW: 47.5986, 35.9542, 1.83594, 85.3888
*info: 589 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.597 TNS Slack -155.572 Density 95.00
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.597| -52.054|
|reg2cgate |-0.569|  -6.244|
|reg2reg   |-0.589| -97.274|
|HEPG      |-0.589|-103.517|
|All Paths |-2.597|-155.572|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.589|   -2.597|-103.517| -155.572|    95.00%|   0:00:00.0| 5906.6M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -0.589|   -2.597|-103.517| -155.572|    95.00%|   0:00:00.0| 6083.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 0 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.589|   -2.597|-102.391| -154.445|    95.00%|   0:00:04.0| 6314.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_5_/D                          |
|  -0.589|   -2.597|-102.322| -154.376|    95.00%|   0:00:00.0| 6334.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -0.589|   -2.597|-102.133| -154.187|    95.00%|   0:00:01.0| 6334.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -0.589|   -2.597|-101.952| -154.007|    95.00%|   0:00:00.0| 6334.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -0.589|   -2.597|-101.861| -153.915|    95.00%|   0:00:00.0| 6334.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_5_/D                          |
|  -0.589|   -2.597|-101.810| -153.864|    95.00%|   0:00:00.0| 6334.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -0.589|   -2.597|-101.756| -153.810|    95.00%|   0:00:01.0| 6334.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_0_/D                                       |
|  -0.589|   -2.597|-101.737| -153.791|    95.00%|   0:00:00.0| 6334.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -0.589|   -2.597|-101.737| -153.791|    95.00%|   0:00:00.0| 6334.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.589|   -2.597|-101.727| -153.781|    95.00%|   0:00:04.0| 6334.0M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_1__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_q7_reg/latch/E                               |
|  -0.589|   -2.597|-101.712| -153.766|    95.00%|   0:00:00.0| 6334.0M|   WC_VIEW|reg2cgate| core2_inst/ofifo_inst/col_idx_1__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_q7_reg/latch/E                               |
|  -0.589|   -2.597|-101.675| -153.730|    95.00%|   0:00:00.0| 6353.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__7__9_/D               |
|  -0.589|   -2.597|-101.641| -153.695|    95.00%|   0:00:00.0| 6361.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -0.589|   -2.597|-101.628| -153.682|    95.01%|   0:00:00.0| 6361.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -0.589|   -2.597|-101.592| -153.646|    95.01%|   0:00:00.0| 6361.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -0.589|   -2.597|-101.560| -153.614|    95.01%|   0:00:01.0| 6361.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -0.589|   -2.597|-101.535| -153.589|    95.01%|   0:00:00.0| 6361.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -0.589|   -2.597|-101.491| -153.545|    95.01%|   0:00:01.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -0.589|   -2.597|-101.414| -153.469|    95.01%|   0:00:00.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -0.589|   -2.597|-101.402| -153.456|    95.01%|   0:00:01.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -0.589|   -2.597|-101.379| -153.434|    95.01%|   0:00:00.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -0.589|   -2.597|-100.906| -152.961|    95.01%|   0:00:00.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.589|   -2.597|-100.897| -152.951|    95.01%|   0:00:01.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.589|   -2.597|-100.877| -152.931|    95.01%|   0:00:00.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.589|   -2.597|-100.733| -152.787|    95.02%|   0:00:00.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -0.589|   -2.597|-100.725| -152.779|    95.02%|   0:00:01.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -0.589|   -2.597|-100.657| -152.711|    95.02%|   0:00:00.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.589|   -2.597|-100.633| -152.688|    95.02%|   0:00:01.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.589|   -2.597|-100.630| -152.684|    95.02%|   0:00:00.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.589|   -2.597|-100.629| -152.683|    95.02%|   0:00:00.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.589|   -2.597|-100.605| -152.660|    95.02%|   0:00:01.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.589|   -2.597|-100.590| -152.644|    95.02%|   0:00:00.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.589|   -2.597|-100.578| -152.633|    95.02%|   0:00:00.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.589|   -2.597|-100.558| -152.612|    95.02%|   0:00:00.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.589|   -2.597|-100.555| -152.609|    95.02%|   0:00:00.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.589|   -2.597|-100.501| -152.555|    95.02%|   0:00:00.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_4__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.589|   -2.597|-100.480| -152.534|    95.02%|   0:00:00.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_4__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.589|   -2.597|-100.464| -152.518|    95.02%|   0:00:00.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_4__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.589|   -2.597|-100.443| -152.498|    95.02%|   0:00:00.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -0.589|   -2.597|-100.438| -152.492|    95.03%|   0:00:01.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -0.589|   -2.597|-100.405| -152.459|    95.03%|   0:00:00.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -0.589|   -2.597|-100.402| -152.456|    95.03%|   0:00:00.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -0.589|   -2.597|-100.394| -152.449|    95.03%|   0:00:00.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -0.589|   -2.597|-100.385| -152.439|    95.03%|   0:00:00.0| 6369.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -0.589|   -2.597|-100.362| -152.417|    95.03%|   0:00:01.0| 6369.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
|  -0.589|   -2.597|-100.360| -152.414|    95.03%|   0:00:00.0| 6369.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
|  -0.589|   -2.597|-100.360| -152.414|    95.03%|   0:00:00.0| 6369.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:48.4 real=0:00:25.0 mem=6369.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:48.5 real=0:00:25.0 mem=6369.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.597| -52.054|
|reg2cgate |-0.569|  -6.075|
|reg2reg   |-0.589| -94.285|
|HEPG      |-0.589|-100.360|
|All Paths |-2.597|-152.414|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -2.597 TNS Slack -152.414 Density 95.03
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 178 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.597| -52.054|
|reg2cgate |-0.569|  -6.118|
|reg2reg   |-0.589| -94.291|
|HEPG      |-0.589|-100.409|
|All Paths |-2.597|-152.464|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 589 constrained nets 
Layer 7 has 27 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:50.0 real=0:00:26.0 mem=6369.1M) ***
(I,S,L,T): WC_VIEW: 47.686, 36.0313, 1.83819, 85.5555
*** SetupOpt [finish] : cpu/real = 0:01:02.5/0:00:37.9 (1.6), totSession cpu/real = 3:27:46.2/1:02:25.9 (3.3), mem = 6159.6M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (3:27:46 mem=6159.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 6159.6MB
Summary Report:
Instances move: 0 (out of 44658 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 6159.6MB
*** Finished refinePlace (3:27:50 mem=6159.6M) ***
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.589 ns

Start Layer Assignment ...
WNS(-0.589ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 43 cadidates out of 47066.
Total Assign Layers on 0 Nets (cpu 0:00:01.3).
GigaOpt: setting up router preferences
        design wns: -0.5891
        slack threshold: 0.8609
GigaOpt: 3 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1394 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -2.597 ns

Start Layer Assignment ...
WNS(-2.597ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 53 cadidates out of 47066.
Total Assign Layers on 0 Nets (cpu 0:00:01.2).
GigaOpt: setting up router preferences
        design wns: -2.5968
        slack threshold: -1.1468
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1394 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=5852.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=5852.5M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=5852.5M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5852.5M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.597  | -0.589  | -0.569  | -2.597  |
|           TNS (ns):|-152.464 | -94.292 | -6.118  | -52.054 |
|    Violating Paths:|   983   |   924   |   36    |   23    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.004   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.989%
       (95.030% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5852.5M
**optDesign ... cpu = 0:03:16, real = 0:01:51, mem = 4925.5M, totSessionCpu=3:27:57 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 8
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 8

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Thu Mar 23 00:24:24 2023
#
#num needed restored net=0
#need_extraction net=0 (total=47066)
#Processed 228 dirty instances, 5 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(204 insts marked dirty, reset pre-exisiting dirty flag on 211 insts, 603 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 00:24:26 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 47060 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 4780.11 (MB), peak = 5336.01 (MB)
#Merging special wires: starts on Thu Mar 23 00:24:29 2023 with memory = 4780.82 (MB), peak = 5336.01 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:4.7 GB, peak:5.2 GB --1.21 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 497.90000 326.11000 ) on M1 for NET normalizer_inst/FE_OFN13490_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 234.20000 299.00000 ) on M1 for NET core2_inst/CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 495.10000 167.71000 ) on M1 for NET normalizer_inst/FE_OFN13402_n7487. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 533.12000 203.50000 ) on M1 for NET normalizer_inst/FE_OFN13398_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 450.30000 154.68500 ) on M1 for NET normalizer_inst/FE_OFN13396_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A3 at ( 518.74000 68.50000 ) on M1 for NET normalizer_inst/FE_PHN19327_FE_OFN13509_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 437.30000 189.10000 ) on M1 for NET normalizer_inst/n3470. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 405.00000 289.80000 ) on M1 for NET normalizer_inst/FE_OFN13493_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 535.20000 50.60000 ) on M1 for NET normalizer_inst/n8208. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 448.50000 225.08000 ) on M1 for NET normalizer_inst/n12454. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 485.00000 133.40000 ) on M1 for NET normalizer_inst/FE_OFN13342_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 486.10000 88.30000 ) on M1 for NET normalizer_inst/n8212. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 522.80000 83.00000 ) on M1 for NET normalizer_inst/FE_RN_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 494.20000 77.40000 ) on M1 for NET normalizer_inst/FE_RN_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 513.70000 39.48500 ) on M1 for NET normalizer_inst/FE_PHN17602_FE_OFN13482_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 506.10000 212.28500 ) on M1 for NET normalizer_inst/FE_OFN13498_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 495.89000 286.30000 ) on M1 for NET normalizer_inst/FE_PHN15828_n10906. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 497.90000 325.90000 ) on M1 for NET normalizer_inst/n10668. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 426.00000 241.40000 ) on M1 for NET normalizer_inst/n11326. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 432.70000 289.90000 ) on M1 for NET normalizer_inst/n1953. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#601 routed nets are extracted.
#    220 (0.47%) extracted nets are partially routed.
#46342 routed net(s) are imported.
#123 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 47066.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 00:24:30 2023
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:04
#Increased memory = 10.73 (MB)
#Total memory = 4781.44 (MB)
#Peak memory = 5336.01 (MB)
#
#
#Start global routing on Thu Mar 23 00:24:30 2023
#
#
#Start global routing initialization on Thu Mar 23 00:24:30 2023
#
#Number of eco nets is 220
#
#Start global routing data preparation on Thu Mar 23 00:24:30 2023
#
#Start routing resource analysis on Thu Mar 23 00:24:30 2023
#
#Routing resource analysis is done on Thu Mar 23 00:24:30 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2647          80       33124    92.44%
#  M2             V        2650          84       33124     0.56%
#  M3             H        2727           0       33124     0.19%
#  M4             V        2154         580       33124     0.54%
#  M5             H        2727           0       33124     0.00%
#  M6             V        2734           0       33124     0.00%
#  M7             H         682           0       33124     0.00%
#  M8             V         683           0       33124     0.00%
#  --------------------------------------------------------------
#  Total                  17005       3.40%      264992    11.72%
#
#  632 nets (1.34%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 00:24:31 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4788.71 (MB), peak = 5336.01 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 00:24:31 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4789.96 (MB), peak = 5336.01 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4792.39 (MB), peak = 5336.01 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4792.77 (MB), peak = 5336.01 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4796.98 (MB), peak = 5336.01 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 123 (skipped).
#Total number of routable nets = 46943.
#Total number of nets in the design = 47066.
#
#220 routable nets have only global wires.
#46723 routable nets have only detail routed wires.
#5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#655 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                  4            1                 1             215  
#-------------------------------------------------------------------------------
#        Total                  4            1                 1             215  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                632           27                25           46283  
#-------------------------------------------------------------------------------
#        Total                632           27                25           46283  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2            6(0.02%)      0(0.00%)      1(0.00%)   (0.02%)
#  M3            1(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      7(0.00%)      0(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 632
#Total wire length = 1133453 um.
#Total half perimeter of net bounding box = 1026574 um.
#Total wire length on LAYER M1 = 2976 um.
#Total wire length on LAYER M2 = 220839 um.
#Total wire length on LAYER M3 = 319562 um.
#Total wire length on LAYER M4 = 263267 um.
#Total wire length on LAYER M5 = 133573 um.
#Total wire length on LAYER M6 = 172659 um.
#Total wire length on LAYER M7 = 4572 um.
#Total wire length on LAYER M8 = 16005 um.
#Total number of vias = 331593
#Total number of multi-cut vias = 206255 ( 62.2%)
#Total number of single cut vias = 125338 ( 37.8%)
#Up-Via Summary (total 331593):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95429 ( 68.4%)     44108 ( 31.6%)     139537
# M2             22340 ( 17.6%)    104791 ( 82.4%)     127131
# M3              5593 ( 13.5%)     35928 ( 86.5%)      41521
# M4              1408 (  9.1%)     14096 ( 90.9%)      15504
# M5               473 (  6.9%)      6353 ( 93.1%)       6826
# M6                70 ( 11.6%)       536 ( 88.4%)        606
# M7                25 (  5.3%)       443 ( 94.7%)        468
#-----------------------------------------------------------
#               125338 ( 37.8%)    206255 ( 62.2%)     331593 
#
#Total number of involved priority nets 4
#Maximum src to sink distance for priority net 234.8
#Average of max src_to_sink distance for priority net 102.9
#Average of ave src_to_sink distance for priority net 80.6
#Max overcon = 3 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:04
#Increased memory = 19.54 (MB)
#Total memory = 4800.98 (MB)
#Peak memory = 5336.01 (MB)
#
#Finished global routing on Thu Mar 23 00:24:34 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4791.92 (MB), peak = 5336.01 (MB)
#Start Track Assignment.
#Done with 30 horizontal wires in 2 hboxes and 18 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 632
#Total wire length = 1133544 um.
#Total half perimeter of net bounding box = 1026574 um.
#Total wire length on LAYER M1 = 2989 um.
#Total wire length on LAYER M2 = 220863 um.
#Total wire length on LAYER M3 = 319615 um.
#Total wire length on LAYER M4 = 263267 um.
#Total wire length on LAYER M5 = 133572 um.
#Total wire length on LAYER M6 = 172660 um.
#Total wire length on LAYER M7 = 4572 um.
#Total wire length on LAYER M8 = 16005 um.
#Total number of vias = 331593
#Total number of multi-cut vias = 206255 ( 62.2%)
#Total number of single cut vias = 125338 ( 37.8%)
#Up-Via Summary (total 331593):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95429 ( 68.4%)     44108 ( 31.6%)     139537
# M2             22340 ( 17.6%)    104791 ( 82.4%)     127131
# M3              5593 ( 13.5%)     35928 ( 86.5%)      41521
# M4              1408 (  9.1%)     14096 ( 90.9%)      15504
# M5               473 (  6.9%)      6353 ( 93.1%)       6826
# M6                70 ( 11.6%)       536 ( 88.4%)        606
# M7                25 (  5.3%)       443 ( 94.7%)        468
#-----------------------------------------------------------
#               125338 ( 37.8%)    206255 ( 62.2%)     331593 
#
#cpu time = 00:00:09, elapsed time = 00:00:07, memory = 4923.18 (MB), peak = 5336.01 (MB)
#
#number of short segments in preferred routing layers
#	M3        Total 
#	2         2         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:23
#Elapsed time = 00:00:16
#Increased memory = 153.50 (MB)
#Total memory = 4924.20 (MB)
#Peak memory = 5336.01 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 7.0% of the total area was rechecked for DRC, and 10.4% required routing.
#   number of violations = 40
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            8        2       13        1        0       24
#	M2            2        0       13        0        1       16
#	Totals       10        2       26        1        1       40
#204 out of 75040 instances (0.3%) need to be verified(marked ipoed), dirty area = 0.2%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 40
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            8        2       13        1        0       24
#	M2            2        0       13        0        1       16
#	Totals       10        2       26        1        1       40
#cpu time = 00:00:24, elapsed time = 00:00:04, memory = 5170.64 (MB), peak = 5336.01 (MB)
#start 1st optimization iteration ...
#   number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	M1            1        1        0        2
#	M2            0        1        1        2
#	Totals        1        2        1        4
#    number of process antenna violations = 2
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 5218.64 (MB), peak = 5336.01 (MB)
#start 2nd optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            1        1        2
#	M2            0        1        1
#	Totals        1        2        3
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 5218.73 (MB), peak = 5336.01 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 5219.76 (MB), peak = 5336.01 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 632
#Total wire length = 1133476 um.
#Total half perimeter of net bounding box = 1026574 um.
#Total wire length on LAYER M1 = 2962 um.
#Total wire length on LAYER M2 = 220806 um.
#Total wire length on LAYER M3 = 319590 um.
#Total wire length on LAYER M4 = 263306 um.
#Total wire length on LAYER M5 = 133574 um.
#Total wire length on LAYER M6 = 172659 um.
#Total wire length on LAYER M7 = 4572 um.
#Total wire length on LAYER M8 = 16005 um.
#Total number of vias = 331771
#Total number of multi-cut vias = 205726 ( 62.0%)
#Total number of single cut vias = 126045 ( 38.0%)
#Up-Via Summary (total 331771):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95610 ( 68.5%)     43938 ( 31.5%)     139548
# M2             22727 ( 17.9%)    104521 ( 82.1%)     127248
# M3              5697 ( 13.7%)     35865 ( 86.3%)      41562
# M4              1430 (  9.2%)     14078 ( 90.8%)      15508
# M5               485 (  7.1%)      6346 ( 92.9%)       6831
# M6                71 ( 11.7%)       535 ( 88.3%)        606
# M7                25 (  5.3%)       443 ( 94.7%)        468
#-----------------------------------------------------------
#               126045 ( 38.0%)    205726 ( 62.0%)     331771 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:34
#Elapsed time = 00:00:07
#Increased memory = -116.26 (MB)
#Total memory = 4807.99 (MB)
#Peak memory = 5336.01 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4809.54 (MB), peak = 5336.01 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 632
#Total wire length = 1133476 um.
#Total half perimeter of net bounding box = 1026574 um.
#Total wire length on LAYER M1 = 2962 um.
#Total wire length on LAYER M2 = 220806 um.
#Total wire length on LAYER M3 = 319590 um.
#Total wire length on LAYER M4 = 263306 um.
#Total wire length on LAYER M5 = 133574 um.
#Total wire length on LAYER M6 = 172659 um.
#Total wire length on LAYER M7 = 4572 um.
#Total wire length on LAYER M8 = 16005 um.
#Total number of vias = 331771
#Total number of multi-cut vias = 205726 ( 62.0%)
#Total number of single cut vias = 126045 ( 38.0%)
#Up-Via Summary (total 331771):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95610 ( 68.5%)     43938 ( 31.5%)     139548
# M2             22727 ( 17.9%)    104521 ( 82.1%)     127248
# M3              5697 ( 13.7%)     35865 ( 86.3%)      41562
# M4              1430 (  9.2%)     14078 ( 90.8%)      15508
# M5               485 (  7.1%)      6346 ( 92.9%)       6831
# M6                71 ( 11.7%)       535 ( 88.3%)        606
# M7                25 (  5.3%)       443 ( 94.7%)        468
#-----------------------------------------------------------
#               126045 ( 38.0%)    205726 ( 62.0%)     331771 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 2
#
#
#Total number of nets with non-default rule or having extra spacing = 632
#Total wire length = 1133476 um.
#Total half perimeter of net bounding box = 1026574 um.
#Total wire length on LAYER M1 = 2962 um.
#Total wire length on LAYER M2 = 220806 um.
#Total wire length on LAYER M3 = 319590 um.
#Total wire length on LAYER M4 = 263306 um.
#Total wire length on LAYER M5 = 133574 um.
#Total wire length on LAYER M6 = 172659 um.
#Total wire length on LAYER M7 = 4572 um.
#Total wire length on LAYER M8 = 16005 um.
#Total number of vias = 331771
#Total number of multi-cut vias = 205726 ( 62.0%)
#Total number of single cut vias = 126045 ( 38.0%)
#Up-Via Summary (total 331771):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95610 ( 68.5%)     43938 ( 31.5%)     139548
# M2             22727 ( 17.9%)    104521 ( 82.1%)     127248
# M3              5697 ( 13.7%)     35865 ( 86.3%)      41562
# M4              1430 (  9.2%)     14078 ( 90.8%)      15508
# M5               485 (  7.1%)      6346 ( 92.9%)       6831
# M6                71 ( 11.7%)       535 ( 88.3%)        606
# M7                25 (  5.3%)       443 ( 94.7%)        468
#-----------------------------------------------------------
#               126045 ( 38.0%)    205726 ( 62.0%)     331771 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 2
#
#detailRoute Statistics:
#Cpu time = 00:00:38
#Elapsed time = 00:00:09
#Increased memory = -110.92 (MB)
#Total memory = 4813.33 (MB)
#Peak memory = 5336.01 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:08
#Elapsed time = 00:00:29
#Increased memory = -172.29 (MB)
#Total memory = 4753.20 (MB)
#Peak memory = 5336.01 (MB)
#Number of warnings = 21
#Total number of warnings = 56
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 00:24:52 2023
#
**optDesign ... cpu = 0:04:24, real = 0:02:20, mem = 4572.5M, totSessionCpu=3:29:05 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=75040 and nets=47066 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26125_ieng6-ece-03.ucsd.edu_agnaneswaran_9Lr2nE/dualcore_26125_6XEWKa.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5602.6M)
Extracted 10.0003% (CPU Time= 0:00:02.3  MEM= 5654.4M)
Extracted 20.0003% (CPU Time= 0:00:02.7  MEM= 5654.4M)
Extracted 30.0004% (CPU Time= 0:00:03.1  MEM= 5654.4M)
Extracted 40.0002% (CPU Time= 0:00:03.7  MEM= 5654.4M)
Extracted 50.0003% (CPU Time= 0:00:04.5  MEM= 5658.4M)
Extracted 60.0004% (CPU Time= 0:00:05.7  MEM= 5658.4M)
Extracted 70.0002% (CPU Time= 0:00:07.7  MEM= 5658.4M)
Extracted 80.0003% (CPU Time= 0:00:08.3  MEM= 5658.4M)
Extracted 90.0004% (CPU Time= 0:00:09.1  MEM= 5658.4M)
Extracted 100% (CPU Time= 0:00:10.9  MEM= 5658.4M)
Number of Extracted Resistors     : 871985
Number of Extracted Ground Cap.   : 857273
Number of Extracted Coupling Cap. : 1585288
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 5642.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.5  Real Time: 0:00:15.0  MEM: 5642.371M)
**optDesign ... cpu = 0:04:39, real = 0:02:35, mem = 4576.2M, totSessionCpu=3:29:21 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5666.5)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 47333
AAE_INFO-618: Total number of nets in the design is 47066,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6040.59 CPU=0:00:17.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6040.59 CPU=0:00:19.2 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6008.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 6040.6M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5686.7)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47333. 
Total number of fetched objects 47333
AAE_INFO-618: Total number of nets in the design is 47066,  29.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5959.95 CPU=0:00:11.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5959.95 CPU=0:00:11.6 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:43.4 real=0:00:10.0 totSessionCpu=3:30:04 mem=5959.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=5959.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=5959.9M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5968.0M
** Profile ** DRVs :  cpu=0:00:01.2, mem=5990.5M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.597  | -0.589  | -0.569  | -2.597  |
|           TNS (ns):|-152.720 | -94.531 | -6.137  | -52.052 |
|    Violating Paths:|   989   |   930   |   36    |   23    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.004   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.989%
       (95.030% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5990.5M
**optDesign ... cpu = 0:05:25, real = 0:02:47, mem = 4820.9M, totSessionCpu=3:30:07 **
**optDesign ... cpu = 0:05:25, real = 0:02:47, mem = 4820.9M, totSessionCpu=3:30:07 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -2.597
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 589 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:30:07.1/1:03:30.5 (3.3), mem = 5685.5M
(I,S,L,T): WC_VIEW: 47.6861, 36.0333, 1.83819, 85.5576
*info: 589 clock nets excluded
*info: 2 special nets excluded.
*info: 122 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.597 TNS Slack -152.720 Density 95.03
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.597| -52.052|
|reg2cgate |-0.569|  -6.137|
|reg2reg   |-0.589| -94.531|
|HEPG      |-0.589|-100.668|
|All Paths |-2.597|-152.720|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.589|   -2.597|-100.668| -152.720|    95.03%|   0:00:00.0| 6015.2M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -0.589|   -2.597|-100.668| -152.720|    95.03%|   0:00:01.0| 6129.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -0.589|   -2.597|-100.668| -152.720|    95.03%|   0:00:00.0| 6129.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -0.589|   -2.597|-100.668| -152.720|    95.03%|   0:00:01.0| 6129.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -0.589|   -2.597|-100.668| -152.720|    95.03%|   0:00:00.0| 6129.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.4 real=0:00:03.0 mem=6129.7M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:03.9 real=0:00:03.0 mem=6129.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.597| -52.052|
|reg2cgate |-0.569|  -6.137|
|reg2reg   |-0.589| -94.531|
|HEPG      |-0.589|-100.668|
|All Paths |-2.597|-152.720|
+----------+------+--------+

OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-2.597| -52.052|
|reg2cgate |-0.569|  -6.137|
|reg2reg   |-0.589| -94.531|
|HEPG      |-0.589|-100.668|
|All Paths |-2.597|-152.720|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 589 constrained nets 
Layer 7 has 27 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:04.6 real=0:00:04.0 mem=6129.7M) ***
(I,S,L,T): WC_VIEW: 47.6861, 36.0333, 1.83819, 85.5576
*** SetupOpt [finish] : cpu/real = 0:00:17.7/0:00:16.5 (1.1), totSession cpu/real = 3:30:24.8/1:03:47.0 (3.3), mem = 5921.7M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:05:43, real = 0:03:04, mem = 4997.7M, totSessionCpu=3:30:25 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=5736.26M, totSessionCpu=3:30:26).
**optDesign ... cpu = 0:05:45, real = 0:03:05, mem = 4996.9M, totSessionCpu=3:30:26 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:48, real = 0:03:05, mem = 4982.6M, totSessionCpu=3:30:30 **
** Profile ** Start :  cpu=0:00:00.0, mem=5705.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=5705.7M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5823.7M
** Profile ** Total reports :  cpu=0:00:00.6, mem=5716.7M
** Profile ** DRVs :  cpu=0:00:02.4, mem=5737.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.597  | -0.589  | -0.569  | -2.597  |
|           TNS (ns):|-152.720 | -94.531 | -6.137  | -52.052 |
|    Violating Paths:|   989   |   930   |   36    |   23    |
|          All Paths:|  10993  |  8256   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.004   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.989%
       (95.030% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5737.2M
**optDesign ... cpu = 0:05:52, real = 0:03:10, mem = 4965.8M, totSessionCpu=3:30:34 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/23 00:25:43, mem=4883.6M)
% Begin Save ccopt configuration ... (date=03/23 00:25:43, mem=4883.6M)
% End Save ccopt configuration ... (date=03/23 00:25:44, total cpu=0:00:00.4, real=0:00:01.0, peak res=4883.9M, current mem=4883.9M)
% Begin Save netlist data ... (date=03/23 00:25:44, mem=4883.9M)
Writing Binary DB to route.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 00:25:44, total cpu=0:00:00.3, real=0:00:00.0, peak res=4885.0M, current mem=4885.0M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file route.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 00:25:44, mem=4885.9M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 00:25:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=4885.9M, current mem=4885.9M)
Saving scheduling_file.cts.26125 in route.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/23 00:25:45, mem=4893.2M)
% End Save clock tree data ... (date=03/23 00:25:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=4893.2M, current mem=4893.2M)
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 2 antenna drc markers are saved ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file route.enc.dat.tmp/dualcore.prop
Saving PG file route.enc.dat.tmp/dualcore.pg.gz
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.3 real=0:00:00.0 mem=5746.6M) ***
TAT_INFO: ::saveSpecialRoute REAL = 1 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.6 real=0:00:01.0 mem=5738.6M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:01.1 real=0:00:01.0 mem=5722.6M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file route.enc.dat.tmp/dualcore.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 00:25:48, mem=4893.7M)
% End Save power constraints data ... (date=03/23 00:25:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=4893.7M, current mem=4893.7M)
Cmin Cmax
Generated self-contained design route.enc.dat.tmp
#% End save design ... (date=03/23 00:25:50, total cpu=0:00:06.2, real=0:00:07.0, peak res=4893.9M, current mem=4893.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 5681.6) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
Multi-CPU acceleration using 8 CPU(s).
Saving Drc markers ...
... 2 markers are saved ...
... 0 geometry drc markers are saved ...
... 2 antenna drc markers are saved ...
VG: elapsed time: 15.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 4
  Overlap     : 0
End Summary

  Verification Complete : 4 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:34.9  MEM: 1076.4M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Mar 23 00:26:05 2023

Design Name: dualcore
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (546.8000, 545.6000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 8 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Mar 23 00:26:06 2023
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:04.0  MEM: 0.000M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile dualcore.post_route.power.rpt
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5056.38MB/6941.41MB/5302.33MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5056.38MB/6941.41MB/5302.33MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5056.38MB/6941.41MB/5302.33MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 00:26:08 (2023-Mar-23 07:26:08 GMT)
2023-Mar-23 00:26:08 (2023-Mar-23 07:26:08 GMT): 10%
2023-Mar-23 00:26:08 (2023-Mar-23 07:26:08 GMT): 20%
2023-Mar-23 00:26:08 (2023-Mar-23 07:26:08 GMT): 30%
2023-Mar-23 00:26:08 (2023-Mar-23 07:26:08 GMT): 40%
2023-Mar-23 00:26:08 (2023-Mar-23 07:26:08 GMT): 50%
2023-Mar-23 00:26:08 (2023-Mar-23 07:26:08 GMT): 60%
2023-Mar-23 00:26:08 (2023-Mar-23 07:26:08 GMT): 70%
2023-Mar-23 00:26:08 (2023-Mar-23 07:26:08 GMT): 80%
2023-Mar-23 00:26:08 (2023-Mar-23 07:26:08 GMT): 90%

Finished Levelizing
2023-Mar-23 00:26:08 (2023-Mar-23 07:26:08 GMT)

Starting Activity Propagation
2023-Mar-23 00:26:08 (2023-Mar-23 07:26:08 GMT)
2023-Mar-23 00:26:09 (2023-Mar-23 07:26:09 GMT): 10%
2023-Mar-23 00:26:09 (2023-Mar-23 07:26:09 GMT): 20%

Finished Activity Propagation
2023-Mar-23 00:26:10 (2023-Mar-23 07:26:10 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=5056.39MB/6941.41MB/5302.33MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 00:26:10 (2023-Mar-23 07:26:10 GMT)
2023-Mar-23 00:26:11 (2023-Mar-23 07:26:11 GMT): 10%
2023-Mar-23 00:26:11 (2023-Mar-23 07:26:11 GMT): 20%
2023-Mar-23 00:26:11 (2023-Mar-23 07:26:11 GMT): 30%
2023-Mar-23 00:26:11 (2023-Mar-23 07:26:11 GMT): 40%
2023-Mar-23 00:26:11 (2023-Mar-23 07:26:11 GMT): 50%
2023-Mar-23 00:26:11 (2023-Mar-23 07:26:11 GMT): 60%
2023-Mar-23 00:26:11 (2023-Mar-23 07:26:11 GMT): 70%
2023-Mar-23 00:26:11 (2023-Mar-23 07:26:11 GMT): 80%
2023-Mar-23 00:26:11 (2023-Mar-23 07:26:11 GMT): 90%

Finished Calculating power
2023-Mar-23 00:26:11 (2023-Mar-23 07:26:11 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=5079.32MB/7039.76MB/5302.33MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5079.32MB/7039.76MB/5302.33MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:04, mem(process/total/peak)=5079.32MB/7039.76MB/5302.33MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=5079.32MB/7039.76MB/5302.33MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       49.41745915 	   54.3615%
Total Switching Power:      39.55659487 	   43.5141%
Total Leakage Power:         1.93122206 	    2.1244%
Total Power:                90.90527594
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=5120.58MB/7092.26MB/5302.33MB)


Output file is .//dualcore.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile dualcore.post_route.summary.rpt
Start to collect the design information.
Build netlist information for Cell dualcore.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file dualcore.post_route.summary.rpt.
<CMD> streamOut dualcore.gds2
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          75040

Ports/Pins                           305
    metal layer M2                   201
    metal layer M3                   104

Nets                              538465
    metal layer M1                  5481
    metal layer M2                245326
    metal layer M3                157547
    metal layer M4                 76594
    metal layer M5                 32336
    metal layer M6                 19548
    metal layer M7                   885
    metal layer M8                   748

    Via Instances                 331771

Special Nets                         927
    metal layer M1                   883
    metal layer M2                     4
    metal layer M4                    40

    Via Instances                  18414

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               47250
    metal layer M1                  1499
    metal layer M2                 30054
    metal layer M3                 12722
    metal layer M4                  1906
    metal layer M5                   649
    metal layer M6                   379
    metal layer M7                    15
    metal layer M8                    26


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract dualcore.lef
<CMD> defOut -netlist -routing dualcore.def
Writing DEF file 'dualcore.def', current time is Thu Mar 23 00:26:17 2023 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'dualcore.def' is written, current time is Thu Mar 23 00:26:22 2023 ...
<CMD> saveNetlist dualcore.pnr.v
Writing Netlist "dualcore.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_26125_ieng6-ece-03.ucsd.edu_agnaneswaran_9Lr2nE/.mmmcvUcgdI/modes/CON/CON.sdc' ...
Current (total cpu=3:31:37, real=1:04:38, peak res=6298.6M, current mem=4426.2M)
dualcore
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4442.3M, current mem=4442.3M)
Current (total cpu=3:31:38, real=1:04:38, peak res=6298.6M, current mem=4442.3M)
Reading latency file '/tmp/innovus_temp_26125_ieng6-ece-03.ucsd.edu_agnaneswaran_9Lr2nE/.mmmcvUcgdI/views/WC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
AAE DB initialization (MEM=5482.2 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5611.38)
Total number of fetched objects 47333
AAE_INFO-618: Total number of nets in the design is 47066,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6060.14 CPU=0:00:17.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5977.07 CPU=0:00:19.0 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5945.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5977.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5681.07)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47333. 
Total number of fetched objects 47333
AAE_INFO-618: Total number of nets in the design is 47066,  31.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=5962.31 CPU=0:00:14.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5962.31 CPU=0:00:15.0 REAL=0:00:02.0)
TAMODEL Cpu User Time =   34.3 sec
TAMODEL Memory Usage  =    8.0 MB
<CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5962.11)
Total number of fetched objects 47333
AAE_INFO-618: Total number of nets in the design is 47066,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6032.47 CPU=0:00:15.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6032.47 CPU=0:00:16.8 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6000.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 6032.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5703.47)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 47333. 
Total number of fetched objects 47333
AAE_INFO-618: Total number of nets in the design is 47066,  31.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=5976.72 CPU=0:00:14.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5976.72 CPU=0:00:14.7 REAL=0:00:02.0)
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_26125_ieng6-ece-03.ucsd.edu_agnaneswaran_9Lr2nE/.mmmcTtV5eN/modes/CON/CON.sdc' ...
Current (total cpu=3:33:41, real=1:05:38, peak res=6298.6M, current mem=4449.7M)
dualcore
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4466.1M, current mem=4466.1M)
Current (total cpu=3:33:41, real=1:05:38, peak res=6298.6M, current mem=4466.1M)
Reading latency file '/tmp/innovus_temp_26125_ieng6-ece-03.ucsd.edu_agnaneswaran_9Lr2nE/.mmmcTtV5eN/views/BC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
AAE DB initialization (MEM=5472.99 CPU=0:00:00.1 REAL=0:00:01.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=75040 and nets=47066 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_26125_ieng6-ece-03.ucsd.edu_agnaneswaran_9Lr2nE/dualcore_26125_6XEWKa.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5469.0M)
Extracted 10.0003% (CPU Time= 0:00:02.1  MEM= 5544.8M)
Extracted 20.0003% (CPU Time= 0:00:02.4  MEM= 5544.8M)
Extracted 30.0004% (CPU Time= 0:00:02.7  MEM= 5544.8M)
Extracted 40.0002% (CPU Time= 0:00:03.2  MEM= 5544.8M)
Extracted 50.0003% (CPU Time= 0:00:03.8  MEM= 5548.8M)
Extracted 60.0004% (CPU Time= 0:00:04.7  MEM= 5548.8M)
Extracted 70.0002% (CPU Time= 0:00:06.4  MEM= 5548.8M)
Extracted 80.0003% (CPU Time= 0:00:06.9  MEM= 5548.8M)
Extracted 90.0004% (CPU Time= 0:00:07.6  MEM= 5548.8M)
Extracted 100% (CPU Time= 0:00:09.1  MEM= 5548.8M)
Number of Extracted Resistors     : 871985
Number of Extracted Ground Cap.   : 857273
Number of Extracted Coupling Cap. : 1585236
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5532.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.0  Real Time: 0:00:13.0  MEM: 5532.797M)
Start delay calculation (fullDC) (8 T). (MEM=5631.94)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 47333
AAE_INFO-618: Total number of nets in the design is 47066,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6085.7 CPU=0:00:14.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6002.62 CPU=0:00:16.5 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5970.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:01.0, MEM = 6002.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5708.62)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 47333. 
Total number of fetched objects 47333
AAE_INFO-618: Total number of nets in the design is 47066,  12.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=5981.87 CPU=0:00:04.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5981.87 CPU=0:00:05.1 REAL=0:00:01.0)
TAMODEL Cpu User Time =   27.8 sec
TAMODEL Memory Usage  =    0.0 MB
<CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5981.66)
Total number of fetched objects 47333
AAE_INFO-618: Total number of nets in the design is 47066,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6032.95 CPU=0:00:13.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6032.95 CPU=0:00:14.9 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6000.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 6032.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5714.95)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 47333. 
Total number of fetched objects 47333
AAE_INFO-618: Total number of nets in the design is 47066,  12.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=5988.2 CPU=0:00:04.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5988.2 CPU=0:00:05.1 REAL=0:00:01.0)
<CMD> report_timing -max_paths 1000 > ${design}.post_route.timing.rpt
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=6052.03)
Total number of fetched objects 47333
AAE_INFO-618: Total number of nets in the design is 47066,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=6144.87 CPU=0:00:13.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6144.87 CPU=0:00:14.5 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6112.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 6144.9M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5834.99)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 47333. 
Total number of fetched objects 47333
AAE_INFO-618: Total number of nets in the design is 47066,  11.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=6089.23 CPU=0:00:04.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6089.23 CPU=0:00:04.9 REAL=0:00:01.0)

*** Memory Usage v#1 (Current mem = 5804.227M, initial mem = 283.785M) ***
*** Message Summary: 2901 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=3:37:58, real=1:17:56, mem=5804.2M) ---
