[2025-09-17 18:00:40] START suite=cs trace=nutch_phase4_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase4_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2555206 heartbeat IPC: 3.914 cumulative IPC: 3.914 (Simulation time: 00 hr 00 min 33 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5122468 cumulative IPC: 3.904 (Simulation time: 00 hr 01 min 08 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5122468 cumulative IPC: 3.904 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5122469 heartbeat IPC: 3.895 cumulative IPC: 5 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14016950 heartbeat IPC: 1.124 cumulative IPC: 1.124 (Simulation time: 00 hr 02 min 05 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 24468383 heartbeat IPC: 0.9568 cumulative IPC: 1.034 (Simulation time: 00 hr 03 min 13 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 36049170 heartbeat IPC: 0.8635 cumulative IPC: 0.97 (Simulation time: 00 hr 04 min 27 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 48423290 heartbeat IPC: 0.8081 cumulative IPC: 0.9238 (Simulation time: 00 hr 05 min 47 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 62850966 heartbeat IPC: 0.6931 cumulative IPC: 0.8661 (Simulation time: 00 hr 07 min 07 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 76187407 heartbeat IPC: 0.7498 cumulative IPC: 0.8443 (Simulation time: 00 hr 08 min 34 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 90063035 heartbeat IPC: 0.7207 cumulative IPC: 0.8241 (Simulation time: 00 hr 09 min 56 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase4_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000015 cycles: 105780577 heartbeat IPC: 0.6362 cumulative IPC: 0.7948 (Simulation time: 00 hr 11 min 23 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 121292280 heartbeat IPC: 0.6447 cumulative IPC: 0.7747 (Simulation time: 00 hr 12 min 47 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 129993657 cumulative IPC: 0.7693 (Simulation time: 00 hr 14 min 12 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 129993657 cumulative IPC: 0.7693 (Simulation time: 00 hr 14 min 12 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase4_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7693 instructions: 100000000 cycles: 129993657
CPU 0 Branch Prediction Accuracy: 97.22% MPKI: 0.2989 Average ROB Occupancy at Mispredict: 2976
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01515
BRANCH_INDIRECT: 0.269
BRANCH_CONDITIONAL: 0.0147
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 896077
LQ_STALL: 21631
SQ_STALL: 426544


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 180.62543
REPLAY_LOAD: 112.42152
NON_REPLAY_LOAD: 21.046227

== Total ==
ADDR_TRANS: 268590
REPLAY_LOAD: 266439
NON_REPLAY_LOAD: 361048

== Counts ==
ADDR_TRANS: 1487
REPLAY_LOAD: 2370
NON_REPLAY_LOAD: 17155

cpu0->cpu0_STLB TOTAL        ACCESS:     334839 HIT:     322074 MISS:      12765 MSHR_MERGE:          9
cpu0->cpu0_STLB LOAD         ACCESS:     334839 HIT:     322074 MISS:      12765 MSHR_MERGE:          9
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 343.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1692788 HIT:    1194914 MISS:     497874 MSHR_MERGE:      88614
cpu0->cpu0_L2C LOAD         ACCESS:    1038212 HIT:     804204 MISS:     234008 MSHR_MERGE:       8154
cpu0->cpu0_L2C RFO          ACCESS:      82317 HIT:      39742 MISS:      42575 MSHR_MERGE:          3
cpu0->cpu0_L2C PREFETCH     ACCESS:     286770 HIT:      88888 MISS:     197882 MSHR_MERGE:      80457
cpu0->cpu0_L2C WRITE        ACCESS:     261491 HIT:     260449 MISS:       1042 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      23998 HIT:       1631 MISS:      22367 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     174802 ISSUED:     174802 USEFUL:      40819 USELESS:      15250
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 101.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7923900 HIT:    6858734 MISS:    1065166 MSHR_MERGE:     298494
cpu0->cpu0_L1I LOAD         ACCESS:    7923900 HIT:    6858734 MISS:    1065166 MSHR_MERGE:     298494
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 18.28 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25731732 HIT:   24757602 MISS:     974130 MSHR_MERGE:     484285
cpu0->cpu0_L1D LOAD         ACCESS:   15257187 HIT:   14882017 MISS:     375170 MSHR_MERGE:     103630
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1192373 HIT:     999884 MISS:     192489 MSHR_MERGE:      80502
cpu0->cpu0_L1D WRITE        ACCESS:    9253506 HIT:    8871409 MISS:     382097 MSHR_MERGE:     299777
cpu0->cpu0_L1D TRANSLATION  ACCESS:      28666 HIT:       4292 MISS:      24374 MSHR_MERGE:        376
cpu0->cpu0_L1D PREFETCH REQUESTED:    1298505 ISSUED:    1192367 USEFUL:      89192 USELESS:      14041
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 76.83 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6463398 HIT:    6231949 MISS:     231449 MSHR_MERGE:     112438
cpu0->cpu0_ITLB LOAD         ACCESS:    6463398 HIT:    6231949 MISS:     231449 MSHR_MERGE:     112438
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 10.64 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23711165 HIT:   23400290 MISS:     310875 MSHR_MERGE:      95047
cpu0->cpu0_DTLB LOAD         ACCESS:   23711165 HIT:   23400290 MISS:     310875 MSHR_MERGE:      95047
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 22.1 cycles
cpu0->LLC TOTAL        ACCESS:     608985 HIT:     319129 MISS:     289856 MSHR_MERGE:       3213
cpu0->LLC LOAD         ACCESS:     225854 HIT:      89580 MISS:     136274 MSHR_MERGE:        415
cpu0->LLC RFO          ACCESS:      42572 HIT:       6328 MISS:      36244 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     117425 HIT:      18351 MISS:      99074 MSHR_MERGE:       2798
cpu0->LLC WRITE        ACCESS:     200767 HIT:     200532 MISS:        235 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      22367 HIT:       4338 MISS:      18029 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 109.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      19402
  ROW_BUFFER_MISS:     266996
  AVG DBUS CONGESTED CYCLE: 4.197
Channel 0 WQ ROW_BUFFER_HIT:      17957
  ROW_BUFFER_MISS:     171060
  FULL:          0
Channel 0 REFRESHES ISSUED:      10833

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       177834        35542        11393        10815
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           20          192          621         6385
  STLB miss resolved @ L2C                0           16          223          557         1445
  STLB miss resolved @ LLC                0           29          340         1667         1839
  STLB miss resolved @ MEM                0           40          462         2136        11857

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              53960         7254       125565        10194         3729
---------------------------------------------------------------
  STLB miss resolved @ L1D                3           16          104          297          657
  STLB miss resolved @ L2C                1            8           96          222          288
  STLB miss resolved @ LLC                1           11          176          874          421
  STLB miss resolved @ MEM                4           20          183         1146         3197
[2025-09-17 18:14:52] END   suite=cs trace=nutch_phase4_core3 (rc=0)
