
attempt3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005560  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800571c  0800571c  0000671c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800575c  0800575c  00007010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800575c  0800575c  00007010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800575c  0800575c  00007010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800575c  0800575c  0000675c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005760  08005760  00006760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20040000  08005764  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000652c  20040010  08005774  00007010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2004653c  08005774  0000753c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d5b8  00000000  00000000  00007040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001dee  00000000  00000000  000145f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e38  00000000  00000000  000163e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b08  00000000  00000000  00017220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029050  00000000  00000000  00017d28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f36a  00000000  00000000  00040d78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ffb64  00000000  00000000  000500e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014fc46  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003bc8  00000000  00000000  0014fc8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  00153854  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20040010 	.word	0x20040010
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08005704 	.word	0x08005704

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040014 	.word	0x20040014
 80001f8:	08005704 	.word	0x08005704

080001fc <onXPress>:

int cursorX = 0;
int cursorY = 0;

int on = 0;
void onXPress(){
 80001fc:	b580      	push	{r7, lr}
 80001fe:	b082      	sub	sp, #8
 8000200:	af00      	add	r7, sp, #0
	if (on){
 8000202:	4b1a      	ldr	r3, [pc, #104]	@ (800026c <onXPress+0x70>)
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	2b00      	cmp	r3, #0
 8000208:	d026      	beq.n	8000258 <onXPress+0x5c>
		on = 0;
 800020a:	4b18      	ldr	r3, [pc, #96]	@ (800026c <onXPress+0x70>)
 800020c:	2200      	movs	r2, #0
 800020e:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < 16*16; i++){
 8000210:	2300      	movs	r3, #0
 8000212:	607b      	str	r3, [r7, #4]
 8000214:	e01c      	b.n	8000250 <onXPress+0x54>
			  storage[i] = (struct ledData){0, 0, 0};
 8000216:	4916      	ldr	r1, [pc, #88]	@ (8000270 <onXPress+0x74>)
 8000218:	687a      	ldr	r2, [r7, #4]
 800021a:	4613      	mov	r3, r2
 800021c:	005b      	lsls	r3, r3, #1
 800021e:	4413      	add	r3, r2
 8000220:	440b      	add	r3, r1
 8000222:	2200      	movs	r2, #0
 8000224:	701a      	strb	r2, [r3, #0]
 8000226:	4912      	ldr	r1, [pc, #72]	@ (8000270 <onXPress+0x74>)
 8000228:	687a      	ldr	r2, [r7, #4]
 800022a:	4613      	mov	r3, r2
 800022c:	005b      	lsls	r3, r3, #1
 800022e:	4413      	add	r3, r2
 8000230:	440b      	add	r3, r1
 8000232:	3301      	adds	r3, #1
 8000234:	2200      	movs	r2, #0
 8000236:	701a      	strb	r2, [r3, #0]
 8000238:	490d      	ldr	r1, [pc, #52]	@ (8000270 <onXPress+0x74>)
 800023a:	687a      	ldr	r2, [r7, #4]
 800023c:	4613      	mov	r3, r2
 800023e:	005b      	lsls	r3, r3, #1
 8000240:	4413      	add	r3, r2
 8000242:	440b      	add	r3, r1
 8000244:	3302      	adds	r3, #2
 8000246:	2200      	movs	r2, #0
 8000248:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 16*16; i++){
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	3301      	adds	r3, #1
 800024e:	607b      	str	r3, [r7, #4]
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	2bff      	cmp	r3, #255	@ 0xff
 8000254:	dddf      	ble.n	8000216 <onXPress+0x1a>
		}
	} else {
		on = 1;
		show373();
	}
}
 8000256:	e004      	b.n	8000262 <onXPress+0x66>
		on = 1;
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <onXPress+0x70>)
 800025a:	2201      	movs	r2, #1
 800025c:	601a      	str	r2, [r3, #0]
		show373();
 800025e:	f000 fa2d 	bl	80006bc <show373>
}
 8000262:	bf00      	nop
 8000264:	3708      	adds	r7, #8
 8000266:	46bd      	mov	sp, r7
 8000268:	bd80      	pop	{r7, pc}
 800026a:	bf00      	nop
 800026c:	20046534 	.word	0x20046534
 8000270:	2004013c 	.word	0x2004013c

08000274 <PS2_ReadController>:
    return rx_data;
}


//debugging below
uint8_t PS2_ReadController(uint16_t *buttons) {
 8000274:	b580      	push	{r7, lr}
 8000276:	b08a      	sub	sp, #40	@ 0x28
 8000278:	af02      	add	r7, sp, #8
 800027a:	6078      	str	r0, [r7, #4]
    uint8_t data[9] = {0};
 800027c:	f107 0314 	add.w	r3, r7, #20
 8000280:	2200      	movs	r2, #0
 8000282:	601a      	str	r2, [r3, #0]
 8000284:	605a      	str	r2, [r3, #4]
 8000286:	721a      	strb	r2, [r3, #8]

    // Pull ATT low to start communication
    PS2_CS_LOW();
 8000288:	2200      	movs	r2, #0
 800028a:	2140      	movs	r1, #64	@ 0x40
 800028c:	4817      	ldr	r0, [pc, #92]	@ (80002ec <PS2_ReadController+0x78>)
 800028e:	f002 f921 	bl	80024d4 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 8000292:	2014      	movs	r0, #20
 8000294:	f001 fb84 	bl	80019a0 <HAL_Delay>

    // Send command sequence
    uint8_t cmd[9] = {0x01, 0x42, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8000298:	f244 2301 	movw	r3, #16897	@ 0x4201
 800029c:	60bb      	str	r3, [r7, #8]
 800029e:	f107 030c 	add.w	r3, r7, #12
 80002a2:	2200      	movs	r2, #0
 80002a4:	601a      	str	r2, [r3, #0]
 80002a6:	711a      	strb	r2, [r3, #4]
    HAL_SPI_TransmitReceive(&hspi1, cmd, data, 9, 100);
 80002a8:	f107 0214 	add.w	r2, r7, #20
 80002ac:	f107 0108 	add.w	r1, r7, #8
 80002b0:	2364      	movs	r3, #100	@ 0x64
 80002b2:	9300      	str	r3, [sp, #0]
 80002b4:	2309      	movs	r3, #9
 80002b6:	480e      	ldr	r0, [pc, #56]	@ (80002f0 <PS2_ReadController+0x7c>)
 80002b8:	f003 f93b 	bl	8003532 <HAL_SPI_TransmitReceive>
    // Pull ATT high to end communication
    PS2_CS_HIGH();
 80002bc:	2201      	movs	r2, #1
 80002be:	2140      	movs	r1, #64	@ 0x40
 80002c0:	480a      	ldr	r0, [pc, #40]	@ (80002ec <PS2_ReadController+0x78>)
 80002c2:	f002 f907 	bl	80024d4 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80002c6:	200a      	movs	r0, #10
 80002c8:	f001 fb6a 	bl	80019a0 <HAL_Delay>
   //debug
//    printf("Response bytes: %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n",
//           data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7], data[8]);

     //DON'T validate - just always return success for debugging
    *buttons = (data[4] << 8) | data[3];
 80002cc:	7e3b      	ldrb	r3, [r7, #24]
 80002ce:	b21b      	sxth	r3, r3
 80002d0:	021b      	lsls	r3, r3, #8
 80002d2:	b21a      	sxth	r2, r3
 80002d4:	7dfb      	ldrb	r3, [r7, #23]
 80002d6:	b21b      	sxth	r3, r3
 80002d8:	4313      	orrs	r3, r2
 80002da:	b21b      	sxth	r3, r3
 80002dc:	b29a      	uxth	r2, r3
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	801a      	strh	r2, [r3, #0]
   // printf("button value: %x", *buttons);
    return 1;
 80002e2:	2301      	movs	r3, #1
}
 80002e4:	4618      	mov	r0, r3
 80002e6:	3720      	adds	r7, #32
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bd80      	pop	{r7, pc}
 80002ec:	48000400 	.word	0x48000400
 80002f0:	2004002c 	.word	0x2004002c

080002f4 <PS2_ProcessButtons>:
    // Reset button state after flushing
    prev_buttons = 0xFFFF;  // All buttons released
}


void PS2_ProcessButtons(uint16_t buttons) {
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b084      	sub	sp, #16
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	4603      	mov	r3, r0
 80002fc:	80fb      	strh	r3, [r7, #6]

    if (buttons == 0xFFFF) {
 80002fe:	88fb      	ldrh	r3, [r7, #6]
 8000300:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000304:	4293      	cmp	r3, r2
 8000306:	d05f      	beq.n	80003c8 <PS2_ProcessButtons+0xd4>
        return;
    }
    uint16_t pressed = (~buttons) & (prev_buttons);
 8000308:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800030c:	43db      	mvns	r3, r3
 800030e:	b21a      	sxth	r2, r3
 8000310:	4b30      	ldr	r3, [pc, #192]	@ (80003d4 <PS2_ProcessButtons+0xe0>)
 8000312:	881b      	ldrh	r3, [r3, #0]
 8000314:	b21b      	sxth	r3, r3
 8000316:	4013      	ands	r3, r2
 8000318:	b21b      	sxth	r3, r3
 800031a:	81fb      	strh	r3, [r7, #14]
    prev_buttons = buttons;
 800031c:	4a2d      	ldr	r2, [pc, #180]	@ (80003d4 <PS2_ProcessButtons+0xe0>)
 800031e:	88fb      	ldrh	r3, [r7, #6]
 8000320:	8013      	strh	r3, [r2, #0]
    if (pressed == 0) {
 8000322:	89fb      	ldrh	r3, [r7, #14]
 8000324:	2b00      	cmp	r3, #0
 8000326:	d051      	beq.n	80003cc <PS2_ProcessButtons+0xd8>
        return;
    }

    if (pressed & PS2_UP) {
 8000328:	89fb      	ldrh	r3, [r7, #14]
 800032a:	f003 0310 	and.w	r3, r3, #16
 800032e:	2b00      	cmp	r3, #0
 8000330:	d00c      	beq.n	800034c <PS2_ProcessButtons+0x58>
    	if (cursorY == 15){
 8000332:	4b29      	ldr	r3, [pc, #164]	@ (80003d8 <PS2_ProcessButtons+0xe4>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	2b0f      	cmp	r3, #15
 8000338:	d103      	bne.n	8000342 <PS2_ProcessButtons+0x4e>
    		cursorY = 0;
 800033a:	4b27      	ldr	r3, [pc, #156]	@ (80003d8 <PS2_ProcessButtons+0xe4>)
 800033c:	2200      	movs	r2, #0
 800033e:	601a      	str	r2, [r3, #0]
 8000340:	e004      	b.n	800034c <PS2_ProcessButtons+0x58>
    	} else {
    		cursorY++;
 8000342:	4b25      	ldr	r3, [pc, #148]	@ (80003d8 <PS2_ProcessButtons+0xe4>)
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	3301      	adds	r3, #1
 8000348:	4a23      	ldr	r2, [pc, #140]	@ (80003d8 <PS2_ProcessButtons+0xe4>)
 800034a:	6013      	str	r3, [r2, #0]
    	}
    }

    if (pressed & PS2_DOWN) {
 800034c:	89fb      	ldrh	r3, [r7, #14]
 800034e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000352:	2b00      	cmp	r3, #0
 8000354:	d00c      	beq.n	8000370 <PS2_ProcessButtons+0x7c>
    	if (cursorY == 0){
 8000356:	4b20      	ldr	r3, [pc, #128]	@ (80003d8 <PS2_ProcessButtons+0xe4>)
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	2b00      	cmp	r3, #0
 800035c:	d103      	bne.n	8000366 <PS2_ProcessButtons+0x72>
    		cursorY = 15;
 800035e:	4b1e      	ldr	r3, [pc, #120]	@ (80003d8 <PS2_ProcessButtons+0xe4>)
 8000360:	220f      	movs	r2, #15
 8000362:	601a      	str	r2, [r3, #0]
 8000364:	e004      	b.n	8000370 <PS2_ProcessButtons+0x7c>
    	} else {
    		cursorY--;
 8000366:	4b1c      	ldr	r3, [pc, #112]	@ (80003d8 <PS2_ProcessButtons+0xe4>)
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	3b01      	subs	r3, #1
 800036c:	4a1a      	ldr	r2, [pc, #104]	@ (80003d8 <PS2_ProcessButtons+0xe4>)
 800036e:	6013      	str	r3, [r2, #0]
    	}
    }

    if (pressed & PS2_LEFT) {
 8000370:	89fb      	ldrh	r3, [r7, #14]
 8000372:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000376:	2b00      	cmp	r3, #0
 8000378:	d00c      	beq.n	8000394 <PS2_ProcessButtons+0xa0>
    	if (cursorX == 0){
 800037a:	4b18      	ldr	r3, [pc, #96]	@ (80003dc <PS2_ProcessButtons+0xe8>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	2b00      	cmp	r3, #0
 8000380:	d103      	bne.n	800038a <PS2_ProcessButtons+0x96>
    		cursorX = 15;
 8000382:	4b16      	ldr	r3, [pc, #88]	@ (80003dc <PS2_ProcessButtons+0xe8>)
 8000384:	220f      	movs	r2, #15
 8000386:	601a      	str	r2, [r3, #0]
 8000388:	e004      	b.n	8000394 <PS2_ProcessButtons+0xa0>
    	} else {
    		cursorX--;
 800038a:	4b14      	ldr	r3, [pc, #80]	@ (80003dc <PS2_ProcessButtons+0xe8>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	3b01      	subs	r3, #1
 8000390:	4a12      	ldr	r2, [pc, #72]	@ (80003dc <PS2_ProcessButtons+0xe8>)
 8000392:	6013      	str	r3, [r2, #0]
    	}
    }

    if (pressed & PS2_RIGHT) {
 8000394:	89fb      	ldrh	r3, [r7, #14]
 8000396:	f003 0320 	and.w	r3, r3, #32
 800039a:	2b00      	cmp	r3, #0
 800039c:	d00c      	beq.n	80003b8 <PS2_ProcessButtons+0xc4>
    	if (cursorX == 15){
 800039e:	4b0f      	ldr	r3, [pc, #60]	@ (80003dc <PS2_ProcessButtons+0xe8>)
 80003a0:	681b      	ldr	r3, [r3, #0]
 80003a2:	2b0f      	cmp	r3, #15
 80003a4:	d103      	bne.n	80003ae <PS2_ProcessButtons+0xba>
    		cursorX = 0;
 80003a6:	4b0d      	ldr	r3, [pc, #52]	@ (80003dc <PS2_ProcessButtons+0xe8>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	601a      	str	r2, [r3, #0]
 80003ac:	e004      	b.n	80003b8 <PS2_ProcessButtons+0xc4>
    	} else {
    		cursorX++;
 80003ae:	4b0b      	ldr	r3, [pc, #44]	@ (80003dc <PS2_ProcessButtons+0xe8>)
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	3301      	adds	r3, #1
 80003b4:	4a09      	ldr	r2, [pc, #36]	@ (80003dc <PS2_ProcessButtons+0xe8>)
 80003b6:	6013      	str	r3, [r2, #0]
    	}
    }

    if (pressed & PS2_X) {
 80003b8:	89fb      	ldrh	r3, [r7, #14]
 80003ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d005      	beq.n	80003ce <PS2_ProcessButtons+0xda>
    	onXPress();
 80003c2:	f7ff ff1b 	bl	80001fc <onXPress>
 80003c6:	e002      	b.n	80003ce <PS2_ProcessButtons+0xda>
        return;
 80003c8:	bf00      	nop
 80003ca:	e000      	b.n	80003ce <PS2_ProcessButtons+0xda>
        return;
 80003cc:	bf00      	nop
    }
}
 80003ce:	3710      	adds	r7, #16
 80003d0:	46bd      	mov	sp, r7
 80003d2:	bd80      	pop	{r7, pc}
 80003d4:	20040000 	.word	0x20040000
 80003d8:	20046530 	.word	0x20046530
 80003dc:	2004652c 	.word	0x2004652c

080003e0 <PS2_MainTask>:


void PS2_MainTask(void){
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b082      	sub	sp, #8
 80003e4:	af00      	add	r7, sp, #0
    uint16_t buttons;

    PS2_ReadController(&buttons);
 80003e6:	1dbb      	adds	r3, r7, #6
 80003e8:	4618      	mov	r0, r3
 80003ea:	f7ff ff43 	bl	8000274 <PS2_ReadController>
    PS2_ProcessButtons(buttons);
 80003ee:	88fb      	ldrh	r3, [r7, #6]
 80003f0:	4618      	mov	r0, r3
 80003f2:	f7ff ff7f 	bl	80002f4 <PS2_ProcessButtons>
}
 80003f6:	bf00      	nop
 80003f8:	3708      	adds	r7, #8
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bd80      	pop	{r7, pc}
	...

08000400 <HAL_TIM_PWM_PulseFinishedCallback>:

// this code runs when the data transfer is complete and stops it from repeating
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 8000400:	b580      	push	{r7, lr}
 8000402:	b082      	sub	sp, #8
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 8000408:	2100      	movs	r1, #0
 800040a:	4805      	ldr	r0, [pc, #20]	@ (8000420 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 800040c:	f003 ff82 	bl	8004314 <HAL_TIM_PWM_Stop_DMA>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8000410:	2100      	movs	r1, #0
 8000412:	4803      	ldr	r0, [pc, #12]	@ (8000420 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8000414:	f003 fcc8 	bl	8003da8 <HAL_TIM_PWM_Stop>
}
 8000418:	bf00      	nop
 800041a:	3708      	adds	r7, #8
 800041c:	46bd      	mov	sp, r7
 800041e:	bd80      	pop	{r7, pc}
 8000420:	20040090 	.word	0x20040090

08000424 <writeLedsToBuffer>:

// write all leds to buffer
void writeLedsToBuffer(){
 8000424:	b480      	push	{r7}
 8000426:	b089      	sub	sp, #36	@ 0x24
 8000428:	af00      	add	r7, sp, #0
	for (int i = 0; i < 60; i++){
 800042a:	2300      	movs	r3, #0
 800042c:	61fb      	str	r3, [r7, #28]
 800042e:	e007      	b.n	8000440 <writeLedsToBuffer+0x1c>
		pwmBuffer[i] = 0; // i hate you stm. why.
 8000430:	4a5e      	ldr	r2, [pc, #376]	@ (80005ac <writeLedsToBuffer+0x188>)
 8000432:	69fb      	ldr	r3, [r7, #28]
 8000434:	2100      	movs	r1, #0
 8000436:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 60; i++){
 800043a:	69fb      	ldr	r3, [r7, #28]
 800043c:	3301      	adds	r3, #1
 800043e:	61fb      	str	r3, [r7, #28]
 8000440:	69fb      	ldr	r3, [r7, #28]
 8000442:	2b3b      	cmp	r3, #59	@ 0x3b
 8000444:	ddf4      	ble.n	8000430 <writeLedsToBuffer+0xc>
	}

	for (int i = 0; i < NUM_LEDS; i++){
 8000446:	2300      	movs	r3, #0
 8000448:	61bb      	str	r3, [r7, #24]
 800044a:	e0a3      	b.n	8000594 <writeLedsToBuffer+0x170>
		// write g data
		for (int bit = 0; bit < 8; bit++){
 800044c:	2300      	movs	r3, #0
 800044e:	617b      	str	r3, [r7, #20]
 8000450:	e02f      	b.n	80004b2 <writeLedsToBuffer+0x8e>
			int temp = (storage[i].g >> bit) & 1; // take one bit at a time
 8000452:	4957      	ldr	r1, [pc, #348]	@ (80005b0 <writeLedsToBuffer+0x18c>)
 8000454:	69ba      	ldr	r2, [r7, #24]
 8000456:	4613      	mov	r3, r2
 8000458:	005b      	lsls	r3, r3, #1
 800045a:	4413      	add	r3, r2
 800045c:	440b      	add	r3, r1
 800045e:	3301      	adds	r3, #1
 8000460:	781b      	ldrb	r3, [r3, #0]
 8000462:	461a      	mov	r2, r3
 8000464:	697b      	ldr	r3, [r7, #20]
 8000466:	fa42 f303 	asr.w	r3, r2, r3
 800046a:	f003 0301 	and.w	r3, r3, #1
 800046e:	603b      	str	r3, [r7, #0]
			if (temp == 1){
 8000470:	683b      	ldr	r3, [r7, #0]
 8000472:	2b01      	cmp	r3, #1
 8000474:	d10d      	bne.n	8000492 <writeLedsToBuffer+0x6e>
				// index to spot in buffer
				pwmBuffer[RESET_PULSES + (i*24) + 7 - bit] = 32; // CCR value for high
 8000476:	69ba      	ldr	r2, [r7, #24]
 8000478:	4613      	mov	r3, r2
 800047a:	005b      	lsls	r3, r3, #1
 800047c:	4413      	add	r3, r2
 800047e:	00db      	lsls	r3, r3, #3
 8000480:	f103 0243 	add.w	r2, r3, #67	@ 0x43
 8000484:	697b      	ldr	r3, [r7, #20]
 8000486:	1ad3      	subs	r3, r2, r3
 8000488:	4a48      	ldr	r2, [pc, #288]	@ (80005ac <writeLedsToBuffer+0x188>)
 800048a:	2120      	movs	r1, #32
 800048c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000490:	e00c      	b.n	80004ac <writeLedsToBuffer+0x88>
			} else {
				pwmBuffer[RESET_PULSES + (i*24) + 7 - bit] = 16; // CCR value for low
 8000492:	69ba      	ldr	r2, [r7, #24]
 8000494:	4613      	mov	r3, r2
 8000496:	005b      	lsls	r3, r3, #1
 8000498:	4413      	add	r3, r2
 800049a:	00db      	lsls	r3, r3, #3
 800049c:	f103 0243 	add.w	r2, r3, #67	@ 0x43
 80004a0:	697b      	ldr	r3, [r7, #20]
 80004a2:	1ad3      	subs	r3, r2, r3
 80004a4:	4a41      	ldr	r2, [pc, #260]	@ (80005ac <writeLedsToBuffer+0x188>)
 80004a6:	2110      	movs	r1, #16
 80004a8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (int bit = 0; bit < 8; bit++){
 80004ac:	697b      	ldr	r3, [r7, #20]
 80004ae:	3301      	adds	r3, #1
 80004b0:	617b      	str	r3, [r7, #20]
 80004b2:	697b      	ldr	r3, [r7, #20]
 80004b4:	2b07      	cmp	r3, #7
 80004b6:	ddcc      	ble.n	8000452 <writeLedsToBuffer+0x2e>
			}
		}

		// write r data
		for (int bit = 0; bit < 8; bit++){
 80004b8:	2300      	movs	r3, #0
 80004ba:	613b      	str	r3, [r7, #16]
 80004bc:	e02e      	b.n	800051c <writeLedsToBuffer+0xf8>
			int temp = (storage[i].r >> bit) & 1; // take one bit at a time
 80004be:	493c      	ldr	r1, [pc, #240]	@ (80005b0 <writeLedsToBuffer+0x18c>)
 80004c0:	69ba      	ldr	r2, [r7, #24]
 80004c2:	4613      	mov	r3, r2
 80004c4:	005b      	lsls	r3, r3, #1
 80004c6:	4413      	add	r3, r2
 80004c8:	440b      	add	r3, r1
 80004ca:	781b      	ldrb	r3, [r3, #0]
 80004cc:	461a      	mov	r2, r3
 80004ce:	693b      	ldr	r3, [r7, #16]
 80004d0:	fa42 f303 	asr.w	r3, r2, r3
 80004d4:	f003 0301 	and.w	r3, r3, #1
 80004d8:	607b      	str	r3, [r7, #4]
			if (temp == 1){
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	2b01      	cmp	r3, #1
 80004de:	d10d      	bne.n	80004fc <writeLedsToBuffer+0xd8>
				// index to spot in buffer
				pwmBuffer[RESET_PULSES + (i*24) + 8 + 7 - bit] = 32; // CCR value for high
 80004e0:	69ba      	ldr	r2, [r7, #24]
 80004e2:	4613      	mov	r3, r2
 80004e4:	005b      	lsls	r3, r3, #1
 80004e6:	4413      	add	r3, r2
 80004e8:	00db      	lsls	r3, r3, #3
 80004ea:	f103 024b 	add.w	r2, r3, #75	@ 0x4b
 80004ee:	693b      	ldr	r3, [r7, #16]
 80004f0:	1ad3      	subs	r3, r2, r3
 80004f2:	4a2e      	ldr	r2, [pc, #184]	@ (80005ac <writeLedsToBuffer+0x188>)
 80004f4:	2120      	movs	r1, #32
 80004f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80004fa:	e00c      	b.n	8000516 <writeLedsToBuffer+0xf2>
			} else {
				pwmBuffer[RESET_PULSES + (i*24) + 8 + 7 - bit] = 16; // CCR value for low
 80004fc:	69ba      	ldr	r2, [r7, #24]
 80004fe:	4613      	mov	r3, r2
 8000500:	005b      	lsls	r3, r3, #1
 8000502:	4413      	add	r3, r2
 8000504:	00db      	lsls	r3, r3, #3
 8000506:	f103 024b 	add.w	r2, r3, #75	@ 0x4b
 800050a:	693b      	ldr	r3, [r7, #16]
 800050c:	1ad3      	subs	r3, r2, r3
 800050e:	4a27      	ldr	r2, [pc, #156]	@ (80005ac <writeLedsToBuffer+0x188>)
 8000510:	2110      	movs	r1, #16
 8000512:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (int bit = 0; bit < 8; bit++){
 8000516:	693b      	ldr	r3, [r7, #16]
 8000518:	3301      	adds	r3, #1
 800051a:	613b      	str	r3, [r7, #16]
 800051c:	693b      	ldr	r3, [r7, #16]
 800051e:	2b07      	cmp	r3, #7
 8000520:	ddcd      	ble.n	80004be <writeLedsToBuffer+0x9a>
			}
		}

		// write b data
		for (int bit = 0; bit < 8; bit++){
 8000522:	2300      	movs	r3, #0
 8000524:	60fb      	str	r3, [r7, #12]
 8000526:	e02f      	b.n	8000588 <writeLedsToBuffer+0x164>
			int temp = (storage[i].b >> bit) & 1; // take one bit at a time
 8000528:	4921      	ldr	r1, [pc, #132]	@ (80005b0 <writeLedsToBuffer+0x18c>)
 800052a:	69ba      	ldr	r2, [r7, #24]
 800052c:	4613      	mov	r3, r2
 800052e:	005b      	lsls	r3, r3, #1
 8000530:	4413      	add	r3, r2
 8000532:	440b      	add	r3, r1
 8000534:	3302      	adds	r3, #2
 8000536:	781b      	ldrb	r3, [r3, #0]
 8000538:	461a      	mov	r2, r3
 800053a:	68fb      	ldr	r3, [r7, #12]
 800053c:	fa42 f303 	asr.w	r3, r2, r3
 8000540:	f003 0301 	and.w	r3, r3, #1
 8000544:	60bb      	str	r3, [r7, #8]
			if (temp == 1){
 8000546:	68bb      	ldr	r3, [r7, #8]
 8000548:	2b01      	cmp	r3, #1
 800054a:	d10d      	bne.n	8000568 <writeLedsToBuffer+0x144>
				// index to spot in buffer
				pwmBuffer[RESET_PULSES + (i*24) + 16 + 7 - bit] = 32; // CCR value for high
 800054c:	69ba      	ldr	r2, [r7, #24]
 800054e:	4613      	mov	r3, r2
 8000550:	005b      	lsls	r3, r3, #1
 8000552:	4413      	add	r3, r2
 8000554:	00db      	lsls	r3, r3, #3
 8000556:	f103 0253 	add.w	r2, r3, #83	@ 0x53
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	1ad3      	subs	r3, r2, r3
 800055e:	4a13      	ldr	r2, [pc, #76]	@ (80005ac <writeLedsToBuffer+0x188>)
 8000560:	2120      	movs	r1, #32
 8000562:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000566:	e00c      	b.n	8000582 <writeLedsToBuffer+0x15e>
			} else {
				pwmBuffer[RESET_PULSES + (i*24) + 16 + 7 - bit] = 16; // CCR value for low
 8000568:	69ba      	ldr	r2, [r7, #24]
 800056a:	4613      	mov	r3, r2
 800056c:	005b      	lsls	r3, r3, #1
 800056e:	4413      	add	r3, r2
 8000570:	00db      	lsls	r3, r3, #3
 8000572:	f103 0253 	add.w	r2, r3, #83	@ 0x53
 8000576:	68fb      	ldr	r3, [r7, #12]
 8000578:	1ad3      	subs	r3, r2, r3
 800057a:	4a0c      	ldr	r2, [pc, #48]	@ (80005ac <writeLedsToBuffer+0x188>)
 800057c:	2110      	movs	r1, #16
 800057e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (int bit = 0; bit < 8; bit++){
 8000582:	68fb      	ldr	r3, [r7, #12]
 8000584:	3301      	adds	r3, #1
 8000586:	60fb      	str	r3, [r7, #12]
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	2b07      	cmp	r3, #7
 800058c:	ddcc      	ble.n	8000528 <writeLedsToBuffer+0x104>
	for (int i = 0; i < NUM_LEDS; i++){
 800058e:	69bb      	ldr	r3, [r7, #24]
 8000590:	3301      	adds	r3, #1
 8000592:	61bb      	str	r3, [r7, #24]
 8000594:	69bb      	ldr	r3, [r7, #24]
 8000596:	2bff      	cmp	r3, #255	@ 0xff
 8000598:	f77f af58 	ble.w	800044c <writeLedsToBuffer+0x28>
			}
		}
	}
}
 800059c:	bf00      	nop
 800059e:	bf00      	nop
 80005a0:	3724      	adds	r7, #36	@ 0x24
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	2004043c 	.word	0x2004043c
 80005b0:	2004013c 	.word	0x2004013c

080005b4 <showLeds>:

void showLeds(){
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
	writeLedsToBuffer();
 80005b8:	f7ff ff34 	bl	8000424 <writeLedsToBuffer>
	HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, pwmBuffer, RESET_PULSES + (NUM_LEDS * 24));
 80005bc:	f641 033c 	movw	r3, #6204	@ 0x183c
 80005c0:	4a03      	ldr	r2, [pc, #12]	@ (80005d0 <showLeds+0x1c>)
 80005c2:	2100      	movs	r1, #0
 80005c4:	4803      	ldr	r0, [pc, #12]	@ (80005d4 <showLeds+0x20>)
 80005c6:	f003 fc85 	bl	8003ed4 <HAL_TIM_PWM_Start_DMA>
}
 80005ca:	bf00      	nop
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	2004043c 	.word	0x2004043c
 80005d4:	20040090 	.word	0x20040090

080005d8 <setPixel>:

// test this
// x and y -> 0 to 15 each.
// r, g, and b -> 0 to 255 each.
void setPixel(int x, int y, uint8_t r, uint8_t g, uint8_t b){
 80005d8:	b480      	push	{r7}
 80005da:	b087      	sub	sp, #28
 80005dc:	af00      	add	r7, sp, #0
 80005de:	60f8      	str	r0, [r7, #12]
 80005e0:	60b9      	str	r1, [r7, #8]
 80005e2:	4611      	mov	r1, r2
 80005e4:	461a      	mov	r2, r3
 80005e6:	460b      	mov	r3, r1
 80005e8:	71fb      	strb	r3, [r7, #7]
 80005ea:	4613      	mov	r3, r2
 80005ec:	71bb      	strb	r3, [r7, #6]

  int realIndex = 0;
 80005ee:	2300      	movs	r3, #0
 80005f0:	617b      	str	r3, [r7, #20]

  if (y % 2 == 0) {
 80005f2:	68bb      	ldr	r3, [r7, #8]
 80005f4:	f003 0301 	and.w	r3, r3, #1
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d105      	bne.n	8000608 <setPixel+0x30>
    // even row
    realIndex = y * 16 + x;
 80005fc:	68bb      	ldr	r3, [r7, #8]
 80005fe:	011b      	lsls	r3, r3, #4
 8000600:	68fa      	ldr	r2, [r7, #12]
 8000602:	4413      	add	r3, r2
 8000604:	617b      	str	r3, [r7, #20]
 8000606:	e006      	b.n	8000616 <setPixel+0x3e>
  } else {
    // odd row (reversed)
    realIndex = y * 16 + (16 - 1 - x);
 8000608:	68bb      	ldr	r3, [r7, #8]
 800060a:	011a      	lsls	r2, r3, #4
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	f1c3 030f 	rsb	r3, r3, #15
 8000612:	4413      	add	r3, r2
 8000614:	617b      	str	r3, [r7, #20]
  }

  storage[realIndex] = (struct ledData){r, g, b};
 8000616:	4910      	ldr	r1, [pc, #64]	@ (8000658 <setPixel+0x80>)
 8000618:	697a      	ldr	r2, [r7, #20]
 800061a:	4613      	mov	r3, r2
 800061c:	005b      	lsls	r3, r3, #1
 800061e:	4413      	add	r3, r2
 8000620:	440b      	add	r3, r1
 8000622:	79fa      	ldrb	r2, [r7, #7]
 8000624:	701a      	strb	r2, [r3, #0]
 8000626:	490c      	ldr	r1, [pc, #48]	@ (8000658 <setPixel+0x80>)
 8000628:	697a      	ldr	r2, [r7, #20]
 800062a:	4613      	mov	r3, r2
 800062c:	005b      	lsls	r3, r3, #1
 800062e:	4413      	add	r3, r2
 8000630:	440b      	add	r3, r1
 8000632:	3301      	adds	r3, #1
 8000634:	79ba      	ldrb	r2, [r7, #6]
 8000636:	701a      	strb	r2, [r3, #0]
 8000638:	4907      	ldr	r1, [pc, #28]	@ (8000658 <setPixel+0x80>)
 800063a:	697a      	ldr	r2, [r7, #20]
 800063c:	4613      	mov	r3, r2
 800063e:	005b      	lsls	r3, r3, #1
 8000640:	4413      	add	r3, r2
 8000642:	440b      	add	r3, r1
 8000644:	3302      	adds	r3, #2
 8000646:	f897 2020 	ldrb.w	r2, [r7, #32]
 800064a:	701a      	strb	r2, [r3, #0]
}
 800064c:	bf00      	nop
 800064e:	371c      	adds	r7, #28
 8000650:	46bd      	mov	sp, r7
 8000652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000656:	4770      	bx	lr
 8000658:	2004013c 	.word	0x2004013c

0800065c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000662:	f001 f928 	bl	80018b6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000666:	f000 fc15 	bl	8000e94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800066a:	f000 fd43 	bl	80010f4 <MX_GPIO_Init>
  MX_DMA_Init();
 800066e:	f000 fd17 	bl	80010a0 <MX_DMA_Init>
  MX_TIM2_Init();
 8000672:	f000 fc9f 	bl	8000fb4 <MX_TIM2_Init>
  MX_SPI1_Init();
 8000676:	f000 fc5f 	bl	8000f38 <MX_SPI1_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  setPixel(cursorX, cursorY, 0, 0, 0);
 800067a:	4b0e      	ldr	r3, [pc, #56]	@ (80006b4 <main+0x58>)
 800067c:	6818      	ldr	r0, [r3, #0]
 800067e:	4b0e      	ldr	r3, [pc, #56]	@ (80006b8 <main+0x5c>)
 8000680:	6819      	ldr	r1, [r3, #0]
 8000682:	2300      	movs	r3, #0
 8000684:	9300      	str	r3, [sp, #0]
 8000686:	2300      	movs	r3, #0
 8000688:	2200      	movs	r2, #0
 800068a:	f7ff ffa5 	bl	80005d8 <setPixel>
	  PS2_MainTask();
 800068e:	f7ff fea7 	bl	80003e0 <PS2_MainTask>
	  setPixel(cursorX, cursorY, 30, 30, 30);
 8000692:	4b08      	ldr	r3, [pc, #32]	@ (80006b4 <main+0x58>)
 8000694:	6818      	ldr	r0, [r3, #0]
 8000696:	4b08      	ldr	r3, [pc, #32]	@ (80006b8 <main+0x5c>)
 8000698:	6819      	ldr	r1, [r3, #0]
 800069a:	231e      	movs	r3, #30
 800069c:	9300      	str	r3, [sp, #0]
 800069e:	231e      	movs	r3, #30
 80006a0:	221e      	movs	r2, #30
 80006a2:	f7ff ff99 	bl	80005d8 <setPixel>
	  showLeds();
 80006a6:	f7ff ff85 	bl	80005b4 <showLeds>
	  HAL_Delay(5);
 80006aa:	2005      	movs	r0, #5
 80006ac:	f001 f978 	bl	80019a0 <HAL_Delay>
	  setPixel(cursorX, cursorY, 0, 0, 0);
 80006b0:	bf00      	nop
 80006b2:	e7e2      	b.n	800067a <main+0x1e>
 80006b4:	2004652c 	.word	0x2004652c
 80006b8:	20046530 	.word	0x20046530

080006bc <show373>:


// FULL SCREEN IMAGES: ------------------------------------------------------------

// shows "eecs 373" on the led display
void show373(){
 80006bc:	b480      	push	{r7}
 80006be:	b0d3      	sub	sp, #332	@ 0x14c
 80006c0:	af00      	add	r7, sp, #0
	  storage[224] = (struct ledData){0, 0, 100};
 80006c2:	4bca      	ldr	r3, [pc, #808]	@ (80009ec <show373+0x330>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80006ca:	4bc8      	ldr	r3, [pc, #800]	@ (80009ec <show373+0x330>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	f883 22a1 	strb.w	r2, [r3, #673]	@ 0x2a1
 80006d2:	4bc6      	ldr	r3, [pc, #792]	@ (80009ec <show373+0x330>)
 80006d4:	2264      	movs	r2, #100	@ 0x64
 80006d6:	f883 22a2 	strb.w	r2, [r3, #674]	@ 0x2a2
	  storage[225] = (struct ledData){0, 0, 100};
 80006da:	4bc4      	ldr	r3, [pc, #784]	@ (80009ec <show373+0x330>)
 80006dc:	2200      	movs	r2, #0
 80006de:	f883 22a3 	strb.w	r2, [r3, #675]	@ 0x2a3
 80006e2:	4bc2      	ldr	r3, [pc, #776]	@ (80009ec <show373+0x330>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	f883 22a4 	strb.w	r2, [r3, #676]	@ 0x2a4
 80006ea:	4bc0      	ldr	r3, [pc, #768]	@ (80009ec <show373+0x330>)
 80006ec:	2264      	movs	r2, #100	@ 0x64
 80006ee:	f883 22a5 	strb.w	r2, [r3, #677]	@ 0x2a5
	  storage[226] = (struct ledData){0, 0, 100};
 80006f2:	4bbe      	ldr	r3, [pc, #760]	@ (80009ec <show373+0x330>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	f883 22a6 	strb.w	r2, [r3, #678]	@ 0x2a6
 80006fa:	4bbc      	ldr	r3, [pc, #752]	@ (80009ec <show373+0x330>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	f883 22a7 	strb.w	r2, [r3, #679]	@ 0x2a7
 8000702:	4bba      	ldr	r3, [pc, #744]	@ (80009ec <show373+0x330>)
 8000704:	2264      	movs	r2, #100	@ 0x64
 8000706:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
	  storage[228] = (struct ledData){0, 0, 100};
 800070a:	4bb8      	ldr	r3, [pc, #736]	@ (80009ec <show373+0x330>)
 800070c:	2200      	movs	r2, #0
 800070e:	f883 22ac 	strb.w	r2, [r3, #684]	@ 0x2ac
 8000712:	4bb6      	ldr	r3, [pc, #728]	@ (80009ec <show373+0x330>)
 8000714:	2200      	movs	r2, #0
 8000716:	f883 22ad 	strb.w	r2, [r3, #685]	@ 0x2ad
 800071a:	4bb4      	ldr	r3, [pc, #720]	@ (80009ec <show373+0x330>)
 800071c:	2264      	movs	r2, #100	@ 0x64
 800071e:	f883 22ae 	strb.w	r2, [r3, #686]	@ 0x2ae
	  storage[229] = (struct ledData){0, 0, 100};
 8000722:	4bb2      	ldr	r3, [pc, #712]	@ (80009ec <show373+0x330>)
 8000724:	2200      	movs	r2, #0
 8000726:	f883 22af 	strb.w	r2, [r3, #687]	@ 0x2af
 800072a:	4bb0      	ldr	r3, [pc, #704]	@ (80009ec <show373+0x330>)
 800072c:	2200      	movs	r2, #0
 800072e:	f883 22b0 	strb.w	r2, [r3, #688]	@ 0x2b0
 8000732:	4bae      	ldr	r3, [pc, #696]	@ (80009ec <show373+0x330>)
 8000734:	2264      	movs	r2, #100	@ 0x64
 8000736:	f883 22b1 	strb.w	r2, [r3, #689]	@ 0x2b1
	  storage[230] = (struct ledData){0, 0, 100};
 800073a:	4bac      	ldr	r3, [pc, #688]	@ (80009ec <show373+0x330>)
 800073c:	2200      	movs	r2, #0
 800073e:	f883 22b2 	strb.w	r2, [r3, #690]	@ 0x2b2
 8000742:	4baa      	ldr	r3, [pc, #680]	@ (80009ec <show373+0x330>)
 8000744:	2200      	movs	r2, #0
 8000746:	f883 22b3 	strb.w	r2, [r3, #691]	@ 0x2b3
 800074a:	4ba8      	ldr	r3, [pc, #672]	@ (80009ec <show373+0x330>)
 800074c:	2264      	movs	r2, #100	@ 0x64
 800074e:	f883 22b4 	strb.w	r2, [r3, #692]	@ 0x2b4
	  storage[232] = (struct ledData){0, 0, 100};
 8000752:	4ba6      	ldr	r3, [pc, #664]	@ (80009ec <show373+0x330>)
 8000754:	2200      	movs	r2, #0
 8000756:	f883 22b8 	strb.w	r2, [r3, #696]	@ 0x2b8
 800075a:	4ba4      	ldr	r3, [pc, #656]	@ (80009ec <show373+0x330>)
 800075c:	2200      	movs	r2, #0
 800075e:	f883 22b9 	strb.w	r2, [r3, #697]	@ 0x2b9
 8000762:	4ba2      	ldr	r3, [pc, #648]	@ (80009ec <show373+0x330>)
 8000764:	2264      	movs	r2, #100	@ 0x64
 8000766:	f883 22ba 	strb.w	r2, [r3, #698]	@ 0x2ba
	  storage[233] = (struct ledData){0, 0, 100};
 800076a:	4ba0      	ldr	r3, [pc, #640]	@ (80009ec <show373+0x330>)
 800076c:	2200      	movs	r2, #0
 800076e:	f883 22bb 	strb.w	r2, [r3, #699]	@ 0x2bb
 8000772:	4b9e      	ldr	r3, [pc, #632]	@ (80009ec <show373+0x330>)
 8000774:	2200      	movs	r2, #0
 8000776:	f883 22bc 	strb.w	r2, [r3, #700]	@ 0x2bc
 800077a:	4b9c      	ldr	r3, [pc, #624]	@ (80009ec <show373+0x330>)
 800077c:	2264      	movs	r2, #100	@ 0x64
 800077e:	f883 22bd 	strb.w	r2, [r3, #701]	@ 0x2bd
	  storage[234] = (struct ledData){0, 0, 100};
 8000782:	4b9a      	ldr	r3, [pc, #616]	@ (80009ec <show373+0x330>)
 8000784:	2200      	movs	r2, #0
 8000786:	f883 22be 	strb.w	r2, [r3, #702]	@ 0x2be
 800078a:	4b98      	ldr	r3, [pc, #608]	@ (80009ec <show373+0x330>)
 800078c:	2200      	movs	r2, #0
 800078e:	f883 22bf 	strb.w	r2, [r3, #703]	@ 0x2bf
 8000792:	4b96      	ldr	r3, [pc, #600]	@ (80009ec <show373+0x330>)
 8000794:	2264      	movs	r2, #100	@ 0x64
 8000796:	f883 22c0 	strb.w	r2, [r3, #704]	@ 0x2c0
	  storage[236] = (struct ledData){0, 0, 100};
 800079a:	4b94      	ldr	r3, [pc, #592]	@ (80009ec <show373+0x330>)
 800079c:	2200      	movs	r2, #0
 800079e:	f883 22c4 	strb.w	r2, [r3, #708]	@ 0x2c4
 80007a2:	4b92      	ldr	r3, [pc, #584]	@ (80009ec <show373+0x330>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	f883 22c5 	strb.w	r2, [r3, #709]	@ 0x2c5
 80007aa:	4b90      	ldr	r3, [pc, #576]	@ (80009ec <show373+0x330>)
 80007ac:	2264      	movs	r2, #100	@ 0x64
 80007ae:	f883 22c6 	strb.w	r2, [r3, #710]	@ 0x2c6
	  storage[237] = (struct ledData){0, 0, 100};
 80007b2:	4b8e      	ldr	r3, [pc, #568]	@ (80009ec <show373+0x330>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	f883 22c7 	strb.w	r2, [r3, #711]	@ 0x2c7
 80007ba:	4b8c      	ldr	r3, [pc, #560]	@ (80009ec <show373+0x330>)
 80007bc:	2200      	movs	r2, #0
 80007be:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
 80007c2:	4b8a      	ldr	r3, [pc, #552]	@ (80009ec <show373+0x330>)
 80007c4:	2264      	movs	r2, #100	@ 0x64
 80007c6:	f883 22c9 	strb.w	r2, [r3, #713]	@ 0x2c9
	  storage[238] = (struct ledData){0, 0, 100};
 80007ca:	4b88      	ldr	r3, [pc, #544]	@ (80009ec <show373+0x330>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	f883 22ca 	strb.w	r2, [r3, #714]	@ 0x2ca
 80007d2:	4b86      	ldr	r3, [pc, #536]	@ (80009ec <show373+0x330>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	f883 22cb 	strb.w	r2, [r3, #715]	@ 0x2cb
 80007da:	4b84      	ldr	r3, [pc, #528]	@ (80009ec <show373+0x330>)
 80007dc:	2264      	movs	r2, #100	@ 0x64
 80007de:	f883 22cc 	strb.w	r2, [r3, #716]	@ 0x2cc
	  storage[223] = (struct ledData){0, 0, 100};
 80007e2:	4b82      	ldr	r3, [pc, #520]	@ (80009ec <show373+0x330>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
 80007ea:	4b80      	ldr	r3, [pc, #512]	@ (80009ec <show373+0x330>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
 80007f2:	4b7e      	ldr	r3, [pc, #504]	@ (80009ec <show373+0x330>)
 80007f4:	2264      	movs	r2, #100	@ 0x64
 80007f6:	f883 229f 	strb.w	r2, [r3, #671]	@ 0x29f
	  storage[219] = (struct ledData){0, 0, 100};
 80007fa:	4b7c      	ldr	r3, [pc, #496]	@ (80009ec <show373+0x330>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
 8000802:	4b7a      	ldr	r3, [pc, #488]	@ (80009ec <show373+0x330>)
 8000804:	2200      	movs	r2, #0
 8000806:	f883 2292 	strb.w	r2, [r3, #658]	@ 0x292
 800080a:	4b78      	ldr	r3, [pc, #480]	@ (80009ec <show373+0x330>)
 800080c:	2264      	movs	r2, #100	@ 0x64
 800080e:	f883 2293 	strb.w	r2, [r3, #659]	@ 0x293
	  storage[215] = (struct ledData){0, 0, 100};
 8000812:	4b76      	ldr	r3, [pc, #472]	@ (80009ec <show373+0x330>)
 8000814:	2200      	movs	r2, #0
 8000816:	f883 2285 	strb.w	r2, [r3, #645]	@ 0x285
 800081a:	4b74      	ldr	r3, [pc, #464]	@ (80009ec <show373+0x330>)
 800081c:	2200      	movs	r2, #0
 800081e:	f883 2286 	strb.w	r2, [r3, #646]	@ 0x286
 8000822:	4b72      	ldr	r3, [pc, #456]	@ (80009ec <show373+0x330>)
 8000824:	2264      	movs	r2, #100	@ 0x64
 8000826:	f883 2287 	strb.w	r2, [r3, #647]	@ 0x287
	  storage[211] = (struct ledData){0, 0, 100};
 800082a:	4b70      	ldr	r3, [pc, #448]	@ (80009ec <show373+0x330>)
 800082c:	2200      	movs	r2, #0
 800082e:	f883 2279 	strb.w	r2, [r3, #633]	@ 0x279
 8000832:	4b6e      	ldr	r3, [pc, #440]	@ (80009ec <show373+0x330>)
 8000834:	2200      	movs	r2, #0
 8000836:	f883 227a 	strb.w	r2, [r3, #634]	@ 0x27a
 800083a:	4b6c      	ldr	r3, [pc, #432]	@ (80009ec <show373+0x330>)
 800083c:	2264      	movs	r2, #100	@ 0x64
 800083e:	f883 227b 	strb.w	r2, [r3, #635]	@ 0x27b
	  storage[192] = (struct ledData){0, 0, 100};
 8000842:	4b6a      	ldr	r3, [pc, #424]	@ (80009ec <show373+0x330>)
 8000844:	2200      	movs	r2, #0
 8000846:	f883 2240 	strb.w	r2, [r3, #576]	@ 0x240
 800084a:	4b68      	ldr	r3, [pc, #416]	@ (80009ec <show373+0x330>)
 800084c:	2200      	movs	r2, #0
 800084e:	f883 2241 	strb.w	r2, [r3, #577]	@ 0x241
 8000852:	4b66      	ldr	r3, [pc, #408]	@ (80009ec <show373+0x330>)
 8000854:	2264      	movs	r2, #100	@ 0x64
 8000856:	f883 2242 	strb.w	r2, [r3, #578]	@ 0x242
	  storage[193] = (struct ledData){0, 0, 100};
 800085a:	4b64      	ldr	r3, [pc, #400]	@ (80009ec <show373+0x330>)
 800085c:	2200      	movs	r2, #0
 800085e:	f883 2243 	strb.w	r2, [r3, #579]	@ 0x243
 8000862:	4b62      	ldr	r3, [pc, #392]	@ (80009ec <show373+0x330>)
 8000864:	2200      	movs	r2, #0
 8000866:	f883 2244 	strb.w	r2, [r3, #580]	@ 0x244
 800086a:	4b60      	ldr	r3, [pc, #384]	@ (80009ec <show373+0x330>)
 800086c:	2264      	movs	r2, #100	@ 0x64
 800086e:	f883 2245 	strb.w	r2, [r3, #581]	@ 0x245
	  storage[194] = (struct ledData){0, 0, 100};
 8000872:	4b5e      	ldr	r3, [pc, #376]	@ (80009ec <show373+0x330>)
 8000874:	2200      	movs	r2, #0
 8000876:	f883 2246 	strb.w	r2, [r3, #582]	@ 0x246
 800087a:	4b5c      	ldr	r3, [pc, #368]	@ (80009ec <show373+0x330>)
 800087c:	2200      	movs	r2, #0
 800087e:	f883 2247 	strb.w	r2, [r3, #583]	@ 0x247
 8000882:	4b5a      	ldr	r3, [pc, #360]	@ (80009ec <show373+0x330>)
 8000884:	2264      	movs	r2, #100	@ 0x64
 8000886:	f883 2248 	strb.w	r2, [r3, #584]	@ 0x248
	  storage[196] = (struct ledData){0, 0, 100};
 800088a:	4b58      	ldr	r3, [pc, #352]	@ (80009ec <show373+0x330>)
 800088c:	2200      	movs	r2, #0
 800088e:	f883 224c 	strb.w	r2, [r3, #588]	@ 0x24c
 8000892:	4b56      	ldr	r3, [pc, #344]	@ (80009ec <show373+0x330>)
 8000894:	2200      	movs	r2, #0
 8000896:	f883 224d 	strb.w	r2, [r3, #589]	@ 0x24d
 800089a:	4b54      	ldr	r3, [pc, #336]	@ (80009ec <show373+0x330>)
 800089c:	2264      	movs	r2, #100	@ 0x64
 800089e:	f883 224e 	strb.w	r2, [r3, #590]	@ 0x24e
	  storage[197] = (struct ledData){0, 0, 100};
 80008a2:	4b52      	ldr	r3, [pc, #328]	@ (80009ec <show373+0x330>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	f883 224f 	strb.w	r2, [r3, #591]	@ 0x24f
 80008aa:	4b50      	ldr	r3, [pc, #320]	@ (80009ec <show373+0x330>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	f883 2250 	strb.w	r2, [r3, #592]	@ 0x250
 80008b2:	4b4e      	ldr	r3, [pc, #312]	@ (80009ec <show373+0x330>)
 80008b4:	2264      	movs	r2, #100	@ 0x64
 80008b6:	f883 2251 	strb.w	r2, [r3, #593]	@ 0x251
	  storage[198] = (struct ledData){0, 0, 100};
 80008ba:	4b4c      	ldr	r3, [pc, #304]	@ (80009ec <show373+0x330>)
 80008bc:	2200      	movs	r2, #0
 80008be:	f883 2252 	strb.w	r2, [r3, #594]	@ 0x252
 80008c2:	4b4a      	ldr	r3, [pc, #296]	@ (80009ec <show373+0x330>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	f883 2253 	strb.w	r2, [r3, #595]	@ 0x253
 80008ca:	4b48      	ldr	r3, [pc, #288]	@ (80009ec <show373+0x330>)
 80008cc:	2264      	movs	r2, #100	@ 0x64
 80008ce:	f883 2254 	strb.w	r2, [r3, #596]	@ 0x254
	  storage[200] = (struct ledData){0, 0, 100};
 80008d2:	4b46      	ldr	r3, [pc, #280]	@ (80009ec <show373+0x330>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	f883 2258 	strb.w	r2, [r3, #600]	@ 0x258
 80008da:	4b44      	ldr	r3, [pc, #272]	@ (80009ec <show373+0x330>)
 80008dc:	2200      	movs	r2, #0
 80008de:	f883 2259 	strb.w	r2, [r3, #601]	@ 0x259
 80008e2:	4b42      	ldr	r3, [pc, #264]	@ (80009ec <show373+0x330>)
 80008e4:	2264      	movs	r2, #100	@ 0x64
 80008e6:	f883 225a 	strb.w	r2, [r3, #602]	@ 0x25a
	  storage[204] = (struct ledData){0, 0, 100};
 80008ea:	4b40      	ldr	r3, [pc, #256]	@ (80009ec <show373+0x330>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	f883 2264 	strb.w	r2, [r3, #612]	@ 0x264
 80008f2:	4b3e      	ldr	r3, [pc, #248]	@ (80009ec <show373+0x330>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	f883 2265 	strb.w	r2, [r3, #613]	@ 0x265
 80008fa:	4b3c      	ldr	r3, [pc, #240]	@ (80009ec <show373+0x330>)
 80008fc:	2264      	movs	r2, #100	@ 0x64
 80008fe:	f883 2266 	strb.w	r2, [r3, #614]	@ 0x266
	  storage[205] = (struct ledData){0, 0, 100};
 8000902:	4b3a      	ldr	r3, [pc, #232]	@ (80009ec <show373+0x330>)
 8000904:	2200      	movs	r2, #0
 8000906:	f883 2267 	strb.w	r2, [r3, #615]	@ 0x267
 800090a:	4b38      	ldr	r3, [pc, #224]	@ (80009ec <show373+0x330>)
 800090c:	2200      	movs	r2, #0
 800090e:	f883 2268 	strb.w	r2, [r3, #616]	@ 0x268
 8000912:	4b36      	ldr	r3, [pc, #216]	@ (80009ec <show373+0x330>)
 8000914:	2264      	movs	r2, #100	@ 0x64
 8000916:	f883 2269 	strb.w	r2, [r3, #617]	@ 0x269
	  storage[206] = (struct ledData){0, 0, 100};
 800091a:	4b34      	ldr	r3, [pc, #208]	@ (80009ec <show373+0x330>)
 800091c:	2200      	movs	r2, #0
 800091e:	f883 226a 	strb.w	r2, [r3, #618]	@ 0x26a
 8000922:	4b32      	ldr	r3, [pc, #200]	@ (80009ec <show373+0x330>)
 8000924:	2200      	movs	r2, #0
 8000926:	f883 226b 	strb.w	r2, [r3, #619]	@ 0x26b
 800092a:	4b30      	ldr	r3, [pc, #192]	@ (80009ec <show373+0x330>)
 800092c:	2264      	movs	r2, #100	@ 0x64
 800092e:	f883 226c 	strb.w	r2, [r3, #620]	@ 0x26c
	  storage[191] = (struct ledData){0, 0, 100};
 8000932:	4b2e      	ldr	r3, [pc, #184]	@ (80009ec <show373+0x330>)
 8000934:	2200      	movs	r2, #0
 8000936:	f883 223d 	strb.w	r2, [r3, #573]	@ 0x23d
 800093a:	4b2c      	ldr	r3, [pc, #176]	@ (80009ec <show373+0x330>)
 800093c:	2200      	movs	r2, #0
 800093e:	f883 223e 	strb.w	r2, [r3, #574]	@ 0x23e
 8000942:	4b2a      	ldr	r3, [pc, #168]	@ (80009ec <show373+0x330>)
 8000944:	2264      	movs	r2, #100	@ 0x64
 8000946:	f883 223f 	strb.w	r2, [r3, #575]	@ 0x23f
	  storage[187] = (struct ledData){0, 0, 100};
 800094a:	4b28      	ldr	r3, [pc, #160]	@ (80009ec <show373+0x330>)
 800094c:	2200      	movs	r2, #0
 800094e:	f883 2231 	strb.w	r2, [r3, #561]	@ 0x231
 8000952:	4b26      	ldr	r3, [pc, #152]	@ (80009ec <show373+0x330>)
 8000954:	2200      	movs	r2, #0
 8000956:	f883 2232 	strb.w	r2, [r3, #562]	@ 0x232
 800095a:	4b24      	ldr	r3, [pc, #144]	@ (80009ec <show373+0x330>)
 800095c:	2264      	movs	r2, #100	@ 0x64
 800095e:	f883 2233 	strb.w	r2, [r3, #563]	@ 0x233
	  storage[183] = (struct ledData){0, 0, 100};
 8000962:	4b22      	ldr	r3, [pc, #136]	@ (80009ec <show373+0x330>)
 8000964:	2200      	movs	r2, #0
 8000966:	f883 2225 	strb.w	r2, [r3, #549]	@ 0x225
 800096a:	4b20      	ldr	r3, [pc, #128]	@ (80009ec <show373+0x330>)
 800096c:	2200      	movs	r2, #0
 800096e:	f883 2226 	strb.w	r2, [r3, #550]	@ 0x226
 8000972:	4b1e      	ldr	r3, [pc, #120]	@ (80009ec <show373+0x330>)
 8000974:	2264      	movs	r2, #100	@ 0x64
 8000976:	f883 2227 	strb.w	r2, [r3, #551]	@ 0x227
	  storage[177] = (struct ledData){0, 0, 100};
 800097a:	4b1c      	ldr	r3, [pc, #112]	@ (80009ec <show373+0x330>)
 800097c:	2200      	movs	r2, #0
 800097e:	f883 2213 	strb.w	r2, [r3, #531]	@ 0x213
 8000982:	4b1a      	ldr	r3, [pc, #104]	@ (80009ec <show373+0x330>)
 8000984:	2200      	movs	r2, #0
 8000986:	f883 2214 	strb.w	r2, [r3, #532]	@ 0x214
 800098a:	4b18      	ldr	r3, [pc, #96]	@ (80009ec <show373+0x330>)
 800098c:	2264      	movs	r2, #100	@ 0x64
 800098e:	f883 2215 	strb.w	r2, [r3, #533]	@ 0x215
	  storage[160] = (struct ledData){0, 0, 100};
 8000992:	4b16      	ldr	r3, [pc, #88]	@ (80009ec <show373+0x330>)
 8000994:	2200      	movs	r2, #0
 8000996:	f883 21e0 	strb.w	r2, [r3, #480]	@ 0x1e0
 800099a:	4b14      	ldr	r3, [pc, #80]	@ (80009ec <show373+0x330>)
 800099c:	2200      	movs	r2, #0
 800099e:	f883 21e1 	strb.w	r2, [r3, #481]	@ 0x1e1
 80009a2:	4b12      	ldr	r3, [pc, #72]	@ (80009ec <show373+0x330>)
 80009a4:	2264      	movs	r2, #100	@ 0x64
 80009a6:	f883 21e2 	strb.w	r2, [r3, #482]	@ 0x1e2
	  storage[161] = (struct ledData){0, 0, 100};
 80009aa:	4b10      	ldr	r3, [pc, #64]	@ (80009ec <show373+0x330>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	f883 21e3 	strb.w	r2, [r3, #483]	@ 0x1e3
 80009b2:	4b0e      	ldr	r3, [pc, #56]	@ (80009ec <show373+0x330>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	f883 21e4 	strb.w	r2, [r3, #484]	@ 0x1e4
 80009ba:	4b0c      	ldr	r3, [pc, #48]	@ (80009ec <show373+0x330>)
 80009bc:	2264      	movs	r2, #100	@ 0x64
 80009be:	f883 21e5 	strb.w	r2, [r3, #485]	@ 0x1e5
	  storage[162] = (struct ledData){0, 0, 100};
 80009c2:	4b0a      	ldr	r3, [pc, #40]	@ (80009ec <show373+0x330>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	f883 21e6 	strb.w	r2, [r3, #486]	@ 0x1e6
 80009ca:	4b08      	ldr	r3, [pc, #32]	@ (80009ec <show373+0x330>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	f883 21e7 	strb.w	r2, [r3, #487]	@ 0x1e7
 80009d2:	4b06      	ldr	r3, [pc, #24]	@ (80009ec <show373+0x330>)
 80009d4:	2264      	movs	r2, #100	@ 0x64
 80009d6:	f883 21e8 	strb.w	r2, [r3, #488]	@ 0x1e8
	  storage[164] = (struct ledData){0, 0, 100};
 80009da:	4b04      	ldr	r3, [pc, #16]	@ (80009ec <show373+0x330>)
 80009dc:	2200      	movs	r2, #0
 80009de:	f883 21ec 	strb.w	r2, [r3, #492]	@ 0x1ec
 80009e2:	4b02      	ldr	r3, [pc, #8]	@ (80009ec <show373+0x330>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	f883 21ed 	strb.w	r2, [r3, #493]	@ 0x1ed
 80009ea:	e001      	b.n	80009f0 <show373+0x334>
 80009ec:	2004013c 	.word	0x2004013c
 80009f0:	4bca      	ldr	r3, [pc, #808]	@ (8000d1c <show373+0x660>)
 80009f2:	2264      	movs	r2, #100	@ 0x64
 80009f4:	f883 21ee 	strb.w	r2, [r3, #494]	@ 0x1ee
	  storage[165] = (struct ledData){0, 0, 100};
 80009f8:	4bc8      	ldr	r3, [pc, #800]	@ (8000d1c <show373+0x660>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	f883 21ef 	strb.w	r2, [r3, #495]	@ 0x1ef
 8000a00:	4bc6      	ldr	r3, [pc, #792]	@ (8000d1c <show373+0x660>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	f883 21f0 	strb.w	r2, [r3, #496]	@ 0x1f0
 8000a08:	4bc4      	ldr	r3, [pc, #784]	@ (8000d1c <show373+0x660>)
 8000a0a:	2264      	movs	r2, #100	@ 0x64
 8000a0c:	f883 21f1 	strb.w	r2, [r3, #497]	@ 0x1f1
	  storage[166] = (struct ledData){0, 0, 100};
 8000a10:	4bc2      	ldr	r3, [pc, #776]	@ (8000d1c <show373+0x660>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	f883 21f2 	strb.w	r2, [r3, #498]	@ 0x1f2
 8000a18:	4bc0      	ldr	r3, [pc, #768]	@ (8000d1c <show373+0x660>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	f883 21f3 	strb.w	r2, [r3, #499]	@ 0x1f3
 8000a20:	4bbe      	ldr	r3, [pc, #760]	@ (8000d1c <show373+0x660>)
 8000a22:	2264      	movs	r2, #100	@ 0x64
 8000a24:	f883 21f4 	strb.w	r2, [r3, #500]	@ 0x1f4
	  storage[168] = (struct ledData){0, 0, 100};
 8000a28:	4bbc      	ldr	r3, [pc, #752]	@ (8000d1c <show373+0x660>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	f883 21f8 	strb.w	r2, [r3, #504]	@ 0x1f8
 8000a30:	4bba      	ldr	r3, [pc, #744]	@ (8000d1c <show373+0x660>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	f883 21f9 	strb.w	r2, [r3, #505]	@ 0x1f9
 8000a38:	4bb8      	ldr	r3, [pc, #736]	@ (8000d1c <show373+0x660>)
 8000a3a:	2264      	movs	r2, #100	@ 0x64
 8000a3c:	f883 21fa 	strb.w	r2, [r3, #506]	@ 0x1fa
	  storage[169] = (struct ledData){0, 0, 100};
 8000a40:	4bb6      	ldr	r3, [pc, #728]	@ (8000d1c <show373+0x660>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	f883 21fb 	strb.w	r2, [r3, #507]	@ 0x1fb
 8000a48:	4bb4      	ldr	r3, [pc, #720]	@ (8000d1c <show373+0x660>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
 8000a50:	4bb2      	ldr	r3, [pc, #712]	@ (8000d1c <show373+0x660>)
 8000a52:	2264      	movs	r2, #100	@ 0x64
 8000a54:	f883 21fd 	strb.w	r2, [r3, #509]	@ 0x1fd
	  storage[170] = (struct ledData){0, 0, 100};
 8000a58:	4bb0      	ldr	r3, [pc, #704]	@ (8000d1c <show373+0x660>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	f883 21fe 	strb.w	r2, [r3, #510]	@ 0x1fe
 8000a60:	4bae      	ldr	r3, [pc, #696]	@ (8000d1c <show373+0x660>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
 8000a68:	4bac      	ldr	r3, [pc, #688]	@ (8000d1c <show373+0x660>)
 8000a6a:	2264      	movs	r2, #100	@ 0x64
 8000a6c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
	  storage[172] = (struct ledData){0, 0, 100};
 8000a70:	4baa      	ldr	r3, [pc, #680]	@ (8000d1c <show373+0x660>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
 8000a78:	4ba8      	ldr	r3, [pc, #672]	@ (8000d1c <show373+0x660>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
 8000a80:	4ba6      	ldr	r3, [pc, #664]	@ (8000d1c <show373+0x660>)
 8000a82:	2264      	movs	r2, #100	@ 0x64
 8000a84:	f883 2206 	strb.w	r2, [r3, #518]	@ 0x206
	  storage[173] = (struct ledData){0, 0, 100};
 8000a88:	4ba4      	ldr	r3, [pc, #656]	@ (8000d1c <show373+0x660>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
 8000a90:	4ba2      	ldr	r3, [pc, #648]	@ (8000d1c <show373+0x660>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
 8000a98:	4ba0      	ldr	r3, [pc, #640]	@ (8000d1c <show373+0x660>)
 8000a9a:	2264      	movs	r2, #100	@ 0x64
 8000a9c:	f883 2209 	strb.w	r2, [r3, #521]	@ 0x209
	  storage[174] = (struct ledData){0, 0, 100};
 8000aa0:	4b9e      	ldr	r3, [pc, #632]	@ (8000d1c <show373+0x660>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	f883 220a 	strb.w	r2, [r3, #522]	@ 0x20a
 8000aa8:	4b9c      	ldr	r3, [pc, #624]	@ (8000d1c <show373+0x660>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	f883 220b 	strb.w	r2, [r3, #523]	@ 0x20b
 8000ab0:	4b9a      	ldr	r3, [pc, #616]	@ (8000d1c <show373+0x660>)
 8000ab2:	2264      	movs	r2, #100	@ 0x64
 8000ab4:	f883 220c 	strb.w	r2, [r3, #524]	@ 0x20c
	  storage[129] = (struct ledData){100, 0, 0};
 8000ab8:	4b98      	ldr	r3, [pc, #608]	@ (8000d1c <show373+0x660>)
 8000aba:	2264      	movs	r2, #100	@ 0x64
 8000abc:	f883 2183 	strb.w	r2, [r3, #387]	@ 0x183
 8000ac0:	4b96      	ldr	r3, [pc, #600]	@ (8000d1c <show373+0x660>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	f883 2184 	strb.w	r2, [r3, #388]	@ 0x184
 8000ac8:	4b94      	ldr	r3, [pc, #592]	@ (8000d1c <show373+0x660>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	f883 2185 	strb.w	r2, [r3, #389]	@ 0x185
	  storage[130] = (struct ledData){100, 0, 0};
 8000ad0:	4b92      	ldr	r3, [pc, #584]	@ (8000d1c <show373+0x660>)
 8000ad2:	2264      	movs	r2, #100	@ 0x64
 8000ad4:	f883 2186 	strb.w	r2, [r3, #390]	@ 0x186
 8000ad8:	4b90      	ldr	r3, [pc, #576]	@ (8000d1c <show373+0x660>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	f883 2187 	strb.w	r2, [r3, #391]	@ 0x187
 8000ae0:	4b8e      	ldr	r3, [pc, #568]	@ (8000d1c <show373+0x660>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
	  storage[131] = (struct ledData){100, 0, 0};
 8000ae8:	4b8c      	ldr	r3, [pc, #560]	@ (8000d1c <show373+0x660>)
 8000aea:	2264      	movs	r2, #100	@ 0x64
 8000aec:	f883 2189 	strb.w	r2, [r3, #393]	@ 0x189
 8000af0:	4b8a      	ldr	r3, [pc, #552]	@ (8000d1c <show373+0x660>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	f883 218a 	strb.w	r2, [r3, #394]	@ 0x18a
 8000af8:	4b88      	ldr	r3, [pc, #544]	@ (8000d1c <show373+0x660>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	f883 218b 	strb.w	r2, [r3, #395]	@ 0x18b
	  storage[134] = (struct ledData){100, 0, 0};
 8000b00:	4b86      	ldr	r3, [pc, #536]	@ (8000d1c <show373+0x660>)
 8000b02:	2264      	movs	r2, #100	@ 0x64
 8000b04:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
 8000b08:	4b84      	ldr	r3, [pc, #528]	@ (8000d1c <show373+0x660>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
 8000b10:	4b82      	ldr	r3, [pc, #520]	@ (8000d1c <show373+0x660>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
	  storage[135] = (struct ledData){100, 0, 0};
 8000b18:	4b80      	ldr	r3, [pc, #512]	@ (8000d1c <show373+0x660>)
 8000b1a:	2264      	movs	r2, #100	@ 0x64
 8000b1c:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
 8000b20:	4b7e      	ldr	r3, [pc, #504]	@ (8000d1c <show373+0x660>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
 8000b28:	4b7c      	ldr	r3, [pc, #496]	@ (8000d1c <show373+0x660>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	f883 2197 	strb.w	r2, [r3, #407]	@ 0x197
	  storage[136] = (struct ledData){100, 0, 0};
 8000b30:	4b7a      	ldr	r3, [pc, #488]	@ (8000d1c <show373+0x660>)
 8000b32:	2264      	movs	r2, #100	@ 0x64
 8000b34:	f883 2198 	strb.w	r2, [r3, #408]	@ 0x198
 8000b38:	4b78      	ldr	r3, [pc, #480]	@ (8000d1c <show373+0x660>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	f883 2199 	strb.w	r2, [r3, #409]	@ 0x199
 8000b40:	4b76      	ldr	r3, [pc, #472]	@ (8000d1c <show373+0x660>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	f883 219a 	strb.w	r2, [r3, #410]	@ 0x19a
	  storage[137] = (struct ledData){100, 0, 0};
 8000b48:	4b74      	ldr	r3, [pc, #464]	@ (8000d1c <show373+0x660>)
 8000b4a:	2264      	movs	r2, #100	@ 0x64
 8000b4c:	f883 219b 	strb.w	r2, [r3, #411]	@ 0x19b
 8000b50:	4b72      	ldr	r3, [pc, #456]	@ (8000d1c <show373+0x660>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	f883 219c 	strb.w	r2, [r3, #412]	@ 0x19c
 8000b58:	4b70      	ldr	r3, [pc, #448]	@ (8000d1c <show373+0x660>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	f883 219d 	strb.w	r2, [r3, #413]	@ 0x19d
	  storage[140] = (struct ledData){100, 0, 0};
 8000b60:	4b6e      	ldr	r3, [pc, #440]	@ (8000d1c <show373+0x660>)
 8000b62:	2264      	movs	r2, #100	@ 0x64
 8000b64:	f883 21a4 	strb.w	r2, [r3, #420]	@ 0x1a4
 8000b68:	4b6c      	ldr	r3, [pc, #432]	@ (8000d1c <show373+0x660>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
 8000b70:	4b6a      	ldr	r3, [pc, #424]	@ (8000d1c <show373+0x660>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	f883 21a6 	strb.w	r2, [r3, #422]	@ 0x1a6
	  storage[141] = (struct ledData){100, 0, 0};
 8000b78:	4b68      	ldr	r3, [pc, #416]	@ (8000d1c <show373+0x660>)
 8000b7a:	2264      	movs	r2, #100	@ 0x64
 8000b7c:	f883 21a7 	strb.w	r2, [r3, #423]	@ 0x1a7
 8000b80:	4b66      	ldr	r3, [pc, #408]	@ (8000d1c <show373+0x660>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	f883 21a8 	strb.w	r2, [r3, #424]	@ 0x1a8
 8000b88:	4b64      	ldr	r3, [pc, #400]	@ (8000d1c <show373+0x660>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	f883 21a9 	strb.w	r2, [r3, #425]	@ 0x1a9
	  storage[142] = (struct ledData){100, 0, 0};
 8000b90:	4b62      	ldr	r3, [pc, #392]	@ (8000d1c <show373+0x660>)
 8000b92:	2264      	movs	r2, #100	@ 0x64
 8000b94:	f883 21aa 	strb.w	r2, [r3, #426]	@ 0x1aa
 8000b98:	4b60      	ldr	r3, [pc, #384]	@ (8000d1c <show373+0x660>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	f883 21ab 	strb.w	r2, [r3, #427]	@ 0x1ab
 8000ba0:	4b5e      	ldr	r3, [pc, #376]	@ (8000d1c <show373+0x660>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	f883 21ac 	strb.w	r2, [r3, #428]	@ 0x1ac
	  storage[127] = (struct ledData){100, 0, 0};
 8000ba8:	4b5c      	ldr	r3, [pc, #368]	@ (8000d1c <show373+0x660>)
 8000baa:	2264      	movs	r2, #100	@ 0x64
 8000bac:	f883 217d 	strb.w	r2, [r3, #381]	@ 0x17d
 8000bb0:	4b5a      	ldr	r3, [pc, #360]	@ (8000d1c <show373+0x660>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	f883 217e 	strb.w	r2, [r3, #382]	@ 0x17e
 8000bb8:	4b58      	ldr	r3, [pc, #352]	@ (8000d1c <show373+0x660>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	f883 217f 	strb.w	r2, [r3, #383]	@ 0x17f
	  storage[123] = (struct ledData){100, 0, 0};
 8000bc0:	4b56      	ldr	r3, [pc, #344]	@ (8000d1c <show373+0x660>)
 8000bc2:	2264      	movs	r2, #100	@ 0x64
 8000bc4:	f883 2171 	strb.w	r2, [r3, #369]	@ 0x171
 8000bc8:	4b54      	ldr	r3, [pc, #336]	@ (8000d1c <show373+0x660>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	f883 2172 	strb.w	r2, [r3, #370]	@ 0x172
 8000bd0:	4b52      	ldr	r3, [pc, #328]	@ (8000d1c <show373+0x660>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	f883 2173 	strb.w	r2, [r3, #371]	@ 0x173
	  storage[118] = (struct ledData){100, 0, 0};
 8000bd8:	4b50      	ldr	r3, [pc, #320]	@ (8000d1c <show373+0x660>)
 8000bda:	2264      	movs	r2, #100	@ 0x64
 8000bdc:	f883 2162 	strb.w	r2, [r3, #354]	@ 0x162
 8000be0:	4b4e      	ldr	r3, [pc, #312]	@ (8000d1c <show373+0x660>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163
 8000be8:	4b4c      	ldr	r3, [pc, #304]	@ (8000d1c <show373+0x660>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	f883 2164 	strb.w	r2, [r3, #356]	@ 0x164
	  storage[116] = (struct ledData){100, 0, 0};
 8000bf0:	4b4a      	ldr	r3, [pc, #296]	@ (8000d1c <show373+0x660>)
 8000bf2:	2264      	movs	r2, #100	@ 0x64
 8000bf4:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
 8000bf8:	4b48      	ldr	r3, [pc, #288]	@ (8000d1c <show373+0x660>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	f883 215d 	strb.w	r2, [r3, #349]	@ 0x15d
 8000c00:	4b46      	ldr	r3, [pc, #280]	@ (8000d1c <show373+0x660>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	f883 215e 	strb.w	r2, [r3, #350]	@ 0x15e
	  storage[112] = (struct ledData){100, 0, 0};
 8000c08:	4b44      	ldr	r3, [pc, #272]	@ (8000d1c <show373+0x660>)
 8000c0a:	2264      	movs	r2, #100	@ 0x64
 8000c0c:	f883 2150 	strb.w	r2, [r3, #336]	@ 0x150
 8000c10:	4b42      	ldr	r3, [pc, #264]	@ (8000d1c <show373+0x660>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	f883 2151 	strb.w	r2, [r3, #337]	@ 0x151
 8000c18:	4b40      	ldr	r3, [pc, #256]	@ (8000d1c <show373+0x660>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	f883 2152 	strb.w	r2, [r3, #338]	@ 0x152
	  storage[100] = (struct ledData){100, 0, 0};
 8000c20:	4b3e      	ldr	r3, [pc, #248]	@ (8000d1c <show373+0x660>)
 8000c22:	2264      	movs	r2, #100	@ 0x64
 8000c24:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
 8000c28:	4b3c      	ldr	r3, [pc, #240]	@ (8000d1c <show373+0x660>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
 8000c30:	4b3a      	ldr	r3, [pc, #232]	@ (8000d1c <show373+0x660>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
	  storage[105] = (struct ledData){100, 0, 0};
 8000c38:	4b38      	ldr	r3, [pc, #224]	@ (8000d1c <show373+0x660>)
 8000c3a:	2264      	movs	r2, #100	@ 0x64
 8000c3c:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
 8000c40:	4b36      	ldr	r3, [pc, #216]	@ (8000d1c <show373+0x660>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
 8000c48:	4b34      	ldr	r3, [pc, #208]	@ (8000d1c <show373+0x660>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	f883 213d 	strb.w	r2, [r3, #317]	@ 0x13d
	  storage[111] = (struct ledData){100, 0, 0};
 8000c50:	4b32      	ldr	r3, [pc, #200]	@ (8000d1c <show373+0x660>)
 8000c52:	2264      	movs	r2, #100	@ 0x64
 8000c54:	f883 214d 	strb.w	r2, [r3, #333]	@ 0x14d
 8000c58:	4b30      	ldr	r3, [pc, #192]	@ (8000d1c <show373+0x660>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	f883 214e 	strb.w	r2, [r3, #334]	@ 0x14e
 8000c60:	4b2e      	ldr	r3, [pc, #184]	@ (8000d1c <show373+0x660>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	f883 214f 	strb.w	r2, [r3, #335]	@ 0x14f
	  storage[94] = (struct ledData){100, 0, 0};
 8000c68:	4b2c      	ldr	r3, [pc, #176]	@ (8000d1c <show373+0x660>)
 8000c6a:	2264      	movs	r2, #100	@ 0x64
 8000c6c:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
 8000c70:	4b2a      	ldr	r3, [pc, #168]	@ (8000d1c <show373+0x660>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
 8000c78:	4b28      	ldr	r3, [pc, #160]	@ (8000d1c <show373+0x660>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
	  storage[93] = (struct ledData){100, 0, 0};
 8000c80:	4b26      	ldr	r3, [pc, #152]	@ (8000d1c <show373+0x660>)
 8000c82:	2264      	movs	r2, #100	@ 0x64
 8000c84:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
 8000c88:	4b24      	ldr	r3, [pc, #144]	@ (8000d1c <show373+0x660>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
 8000c90:	4b22      	ldr	r3, [pc, #136]	@ (8000d1c <show373+0x660>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
	  storage[92] = (struct ledData){100, 0, 0};
 8000c98:	4b20      	ldr	r3, [pc, #128]	@ (8000d1c <show373+0x660>)
 8000c9a:	2264      	movs	r2, #100	@ 0x64
 8000c9c:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
 8000ca0:	4b1e      	ldr	r3, [pc, #120]	@ (8000d1c <show373+0x660>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
 8000ca8:	4b1c      	ldr	r3, [pc, #112]	@ (8000d1c <show373+0x660>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
	  storage[87] = (struct ledData){100, 0, 0};
 8000cb0:	4b1a      	ldr	r3, [pc, #104]	@ (8000d1c <show373+0x660>)
 8000cb2:	2264      	movs	r2, #100	@ 0x64
 8000cb4:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
 8000cb8:	4b18      	ldr	r3, [pc, #96]	@ (8000d1c <show373+0x660>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
 8000cc0:	4b16      	ldr	r3, [pc, #88]	@ (8000d1c <show373+0x660>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
	  storage[83] = (struct ledData){100, 0, 0};
 8000cc8:	4b14      	ldr	r3, [pc, #80]	@ (8000d1c <show373+0x660>)
 8000cca:	2264      	movs	r2, #100	@ 0x64
 8000ccc:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
 8000cd0:	4b12      	ldr	r3, [pc, #72]	@ (8000d1c <show373+0x660>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
 8000cd8:	4b10      	ldr	r3, [pc, #64]	@ (8000d1c <show373+0x660>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
	  storage[82] = (struct ledData){100, 0, 0};
 8000ce0:	4b0e      	ldr	r3, [pc, #56]	@ (8000d1c <show373+0x660>)
 8000ce2:	2264      	movs	r2, #100	@ 0x64
 8000ce4:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
 8000ce8:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <show373+0x660>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
 8000cf0:	4b0a      	ldr	r3, [pc, #40]	@ (8000d1c <show373+0x660>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
	  storage[81] = (struct ledData){100, 0, 0};
 8000cf8:	4b08      	ldr	r3, [pc, #32]	@ (8000d1c <show373+0x660>)
 8000cfa:	2264      	movs	r2, #100	@ 0x64
 8000cfc:	f883 20f3 	strb.w	r2, [r3, #243]	@ 0xf3
 8000d00:	4b06      	ldr	r3, [pc, #24]	@ (8000d1c <show373+0x660>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
 8000d08:	4b04      	ldr	r3, [pc, #16]	@ (8000d1c <show373+0x660>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
	  storage[68] = (struct ledData){100, 0, 0};
 8000d10:	4b02      	ldr	r3, [pc, #8]	@ (8000d1c <show373+0x660>)
 8000d12:	2264      	movs	r2, #100	@ 0x64
 8000d14:	f883 20cc 	strb.w	r2, [r3, #204]	@ 0xcc
 8000d18:	e002      	b.n	8000d20 <show373+0x664>
 8000d1a:	bf00      	nop
 8000d1c:	2004013c 	.word	0x2004013c
 8000d20:	4b5b      	ldr	r3, [pc, #364]	@ (8000e90 <show373+0x7d4>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f883 20cd 	strb.w	r2, [r3, #205]	@ 0xcd
 8000d28:	4b59      	ldr	r3, [pc, #356]	@ (8000e90 <show373+0x7d4>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	f883 20ce 	strb.w	r2, [r3, #206]	@ 0xce
	  storage[72] = (struct ledData){100, 0, 0};
 8000d30:	4b57      	ldr	r3, [pc, #348]	@ (8000e90 <show373+0x7d4>)
 8000d32:	2264      	movs	r2, #100	@ 0x64
 8000d34:	f883 20d8 	strb.w	r2, [r3, #216]	@ 0xd8
 8000d38:	4b55      	ldr	r3, [pc, #340]	@ (8000e90 <show373+0x7d4>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	f883 20d9 	strb.w	r2, [r3, #217]	@ 0xd9
 8000d40:	4b53      	ldr	r3, [pc, #332]	@ (8000e90 <show373+0x7d4>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
	  storage[79] = (struct ledData){100, 0, 0};
 8000d48:	4b51      	ldr	r3, [pc, #324]	@ (8000e90 <show373+0x7d4>)
 8000d4a:	2264      	movs	r2, #100	@ 0x64
 8000d4c:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8000d50:	4b4f      	ldr	r3, [pc, #316]	@ (8000e90 <show373+0x7d4>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f883 20ee 	strb.w	r2, [r3, #238]	@ 0xee
 8000d58:	4b4d      	ldr	r3, [pc, #308]	@ (8000e90 <show373+0x7d4>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	f883 20ef 	strb.w	r2, [r3, #239]	@ 0xef
	  storage[63] = (struct ledData){100, 0, 0};
 8000d60:	4b4b      	ldr	r3, [pc, #300]	@ (8000e90 <show373+0x7d4>)
 8000d62:	2264      	movs	r2, #100	@ 0x64
 8000d64:	f883 20bd 	strb.w	r2, [r3, #189]	@ 0xbd
 8000d68:	4b49      	ldr	r3, [pc, #292]	@ (8000e90 <show373+0x7d4>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
 8000d70:	4b47      	ldr	r3, [pc, #284]	@ (8000e90 <show373+0x7d4>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	f883 20bf 	strb.w	r2, [r3, #191]	@ 0xbf
	  storage[59] = (struct ledData){100, 0, 0};
 8000d78:	4b45      	ldr	r3, [pc, #276]	@ (8000e90 <show373+0x7d4>)
 8000d7a:	2264      	movs	r2, #100	@ 0x64
 8000d7c:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
 8000d80:	4b43      	ldr	r3, [pc, #268]	@ (8000e90 <show373+0x7d4>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
 8000d88:	4b41      	ldr	r3, [pc, #260]	@ (8000e90 <show373+0x7d4>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	f883 20b3 	strb.w	r2, [r3, #179]	@ 0xb3
	  storage[56] = (struct ledData){100, 0, 0};
 8000d90:	4b3f      	ldr	r3, [pc, #252]	@ (8000e90 <show373+0x7d4>)
 8000d92:	2264      	movs	r2, #100	@ 0x64
 8000d94:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
 8000d98:	4b3d      	ldr	r3, [pc, #244]	@ (8000e90 <show373+0x7d4>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
 8000da0:	4b3b      	ldr	r3, [pc, #236]	@ (8000e90 <show373+0x7d4>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	f883 20aa 	strb.w	r2, [r3, #170]	@ 0xaa
	  storage[52] = (struct ledData){100, 0, 0};
 8000da8:	4b39      	ldr	r3, [pc, #228]	@ (8000e90 <show373+0x7d4>)
 8000daa:	2264      	movs	r2, #100	@ 0x64
 8000dac:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 8000db0:	4b37      	ldr	r3, [pc, #220]	@ (8000e90 <show373+0x7d4>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
 8000db8:	4b35      	ldr	r3, [pc, #212]	@ (8000e90 <show373+0x7d4>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	f883 209e 	strb.w	r2, [r3, #158]	@ 0x9e
	  storage[48] = (struct ledData){100, 0, 0};
 8000dc0:	4b33      	ldr	r3, [pc, #204]	@ (8000e90 <show373+0x7d4>)
 8000dc2:	2264      	movs	r2, #100	@ 0x64
 8000dc4:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
 8000dc8:	4b31      	ldr	r3, [pc, #196]	@ (8000e90 <show373+0x7d4>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
 8000dd0:	4b2f      	ldr	r3, [pc, #188]	@ (8000e90 <show373+0x7d4>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	f883 2092 	strb.w	r2, [r3, #146]	@ 0x92
	  storage[33] = (struct ledData){100, 0, 0};
 8000dd8:	4b2d      	ldr	r3, [pc, #180]	@ (8000e90 <show373+0x7d4>)
 8000dda:	2264      	movs	r2, #100	@ 0x64
 8000ddc:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
 8000de0:	4b2b      	ldr	r3, [pc, #172]	@ (8000e90 <show373+0x7d4>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
 8000de8:	4b29      	ldr	r3, [pc, #164]	@ (8000e90 <show373+0x7d4>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
	  storage[34] = (struct ledData){100, 0, 0};
 8000df0:	4b27      	ldr	r3, [pc, #156]	@ (8000e90 <show373+0x7d4>)
 8000df2:	2264      	movs	r2, #100	@ 0x64
 8000df4:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
 8000df8:	4b25      	ldr	r3, [pc, #148]	@ (8000e90 <show373+0x7d4>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
 8000e00:	4b23      	ldr	r3, [pc, #140]	@ (8000e90 <show373+0x7d4>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
	  storage[35] = (struct ledData){100, 0, 0};
 8000e08:	4b21      	ldr	r3, [pc, #132]	@ (8000e90 <show373+0x7d4>)
 8000e0a:	2264      	movs	r2, #100	@ 0x64
 8000e0c:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
 8000e10:	4b1f      	ldr	r3, [pc, #124]	@ (8000e90 <show373+0x7d4>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
 8000e18:	4b1d      	ldr	r3, [pc, #116]	@ (8000e90 <show373+0x7d4>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	f883 206b 	strb.w	r2, [r3, #107]	@ 0x6b
	  storage[39] = (struct ledData){100, 0, 0};
 8000e20:	4b1b      	ldr	r3, [pc, #108]	@ (8000e90 <show373+0x7d4>)
 8000e22:	2264      	movs	r2, #100	@ 0x64
 8000e24:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
 8000e28:	4b19      	ldr	r3, [pc, #100]	@ (8000e90 <show373+0x7d4>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
 8000e30:	4b17      	ldr	r3, [pc, #92]	@ (8000e90 <show373+0x7d4>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	f883 2077 	strb.w	r2, [r3, #119]	@ 0x77
	  storage[44] = (struct ledData){100, 0, 0};
 8000e38:	4b15      	ldr	r3, [pc, #84]	@ (8000e90 <show373+0x7d4>)
 8000e3a:	2264      	movs	r2, #100	@ 0x64
 8000e3c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
 8000e40:	4b13      	ldr	r3, [pc, #76]	@ (8000e90 <show373+0x7d4>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
 8000e48:	4b11      	ldr	r3, [pc, #68]	@ (8000e90 <show373+0x7d4>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
	  storage[45] = (struct ledData){100, 0, 0};
 8000e50:	4b0f      	ldr	r3, [pc, #60]	@ (8000e90 <show373+0x7d4>)
 8000e52:	2264      	movs	r2, #100	@ 0x64
 8000e54:	f883 2087 	strb.w	r2, [r3, #135]	@ 0x87
 8000e58:	4b0d      	ldr	r3, [pc, #52]	@ (8000e90 <show373+0x7d4>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
 8000e60:	4b0b      	ldr	r3, [pc, #44]	@ (8000e90 <show373+0x7d4>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
	  storage[46] = (struct ledData){100, 0, 0};
 8000e68:	4b09      	ldr	r3, [pc, #36]	@ (8000e90 <show373+0x7d4>)
 8000e6a:	2264      	movs	r2, #100	@ 0x64
 8000e6c:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a
 8000e70:	4b07      	ldr	r3, [pc, #28]	@ (8000e90 <show373+0x7d4>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	f883 208b 	strb.w	r2, [r3, #139]	@ 0x8b
 8000e78:	4b05      	ldr	r3, [pc, #20]	@ (8000e90 <show373+0x7d4>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
}
 8000e80:	bf00      	nop
 8000e82:	f507 77a6 	add.w	r7, r7, #332	@ 0x14c
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop
 8000e90:	2004013c 	.word	0x2004013c

08000e94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b096      	sub	sp, #88	@ 0x58
 8000e98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e9a:	f107 0314 	add.w	r3, r7, #20
 8000e9e:	2244      	movs	r2, #68	@ 0x44
 8000ea0:	2100      	movs	r1, #0
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f004 fc02 	bl	80056ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ea8:	463b      	mov	r3, r7
 8000eaa:	2200      	movs	r2, #0
 8000eac:	601a      	str	r2, [r3, #0]
 8000eae:	605a      	str	r2, [r3, #4]
 8000eb0:	609a      	str	r2, [r3, #8]
 8000eb2:	60da      	str	r2, [r3, #12]
 8000eb4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000eb6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000eba:	f001 fb43 	bl	8002544 <HAL_PWREx_ControlVoltageScaling>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000ec4:	f000 fb4c 	bl	8001560 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000ec8:	2310      	movs	r3, #16
 8000eca:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000ecc:	2301      	movs	r3, #1
 8000ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000ed4:	2360      	movs	r3, #96	@ 0x60
 8000ed6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ed8:	2302      	movs	r3, #2
 8000eda:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000edc:	2301      	movs	r3, #1
 8000ede:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 8000ee4:	2314      	movs	r3, #20
 8000ee6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ee8:	2302      	movs	r3, #2
 8000eea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000eec:	2302      	movs	r3, #2
 8000eee:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ef4:	f107 0314 	add.w	r3, r7, #20
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f001 fbd7 	bl	80026ac <HAL_RCC_OscConfig>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d001      	beq.n	8000f08 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000f04:	f000 fb2c 	bl	8001560 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f08:	230f      	movs	r3, #15
 8000f0a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f0c:	2303      	movs	r3, #3
 8000f0e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f10:	2300      	movs	r3, #0
 8000f12:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f14:	2300      	movs	r3, #0
 8000f16:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000f1c:	463b      	mov	r3, r7
 8000f1e:	2101      	movs	r1, #1
 8000f20:	4618      	mov	r0, r3
 8000f22:	f001 ffdd 	bl	8002ee0 <HAL_RCC_ClockConfig>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d001      	beq.n	8000f30 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000f2c:	f000 fb18 	bl	8001560 <Error_Handler>
  }
}
 8000f30:	bf00      	nop
 8000f32:	3758      	adds	r7, #88	@ 0x58
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000f3c:	4b1b      	ldr	r3, [pc, #108]	@ (8000fac <MX_SPI1_Init+0x74>)
 8000f3e:	4a1c      	ldr	r2, [pc, #112]	@ (8000fb0 <MX_SPI1_Init+0x78>)
 8000f40:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000f42:	4b1a      	ldr	r3, [pc, #104]	@ (8000fac <MX_SPI1_Init+0x74>)
 8000f44:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000f48:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000f4a:	4b18      	ldr	r3, [pc, #96]	@ (8000fac <MX_SPI1_Init+0x74>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f50:	4b16      	ldr	r3, [pc, #88]	@ (8000fac <MX_SPI1_Init+0x74>)
 8000f52:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000f56:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f58:	4b14      	ldr	r3, [pc, #80]	@ (8000fac <MX_SPI1_Init+0x74>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000f5e:	4b13      	ldr	r3, [pc, #76]	@ (8000fac <MX_SPI1_Init+0x74>)
 8000f60:	2201      	movs	r2, #1
 8000f62:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f64:	4b11      	ldr	r3, [pc, #68]	@ (8000fac <MX_SPI1_Init+0x74>)
 8000f66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f6a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000f6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000fac <MX_SPI1_Init+0x74>)
 8000f6e:	2238      	movs	r2, #56	@ 0x38
 8000f70:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 8000f72:	4b0e      	ldr	r3, [pc, #56]	@ (8000fac <MX_SPI1_Init+0x74>)
 8000f74:	2280      	movs	r2, #128	@ 0x80
 8000f76:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f78:	4b0c      	ldr	r3, [pc, #48]	@ (8000fac <MX_SPI1_Init+0x74>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000fac <MX_SPI1_Init+0x74>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000f84:	4b09      	ldr	r3, [pc, #36]	@ (8000fac <MX_SPI1_Init+0x74>)
 8000f86:	2207      	movs	r2, #7
 8000f88:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f8a:	4b08      	ldr	r3, [pc, #32]	@ (8000fac <MX_SPI1_Init+0x74>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000f90:	4b06      	ldr	r3, [pc, #24]	@ (8000fac <MX_SPI1_Init+0x74>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f96:	4805      	ldr	r0, [pc, #20]	@ (8000fac <MX_SPI1_Init+0x74>)
 8000f98:	f002 fa28 	bl	80033ec <HAL_SPI_Init>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d001      	beq.n	8000fa6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000fa2:	f000 fadd 	bl	8001560 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000fa6:	bf00      	nop
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	2004002c 	.word	0x2004002c
 8000fb0:	40013000 	.word	0x40013000

08000fb4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b08e      	sub	sp, #56	@ 0x38
 8000fb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	601a      	str	r2, [r3, #0]
 8000fc2:	605a      	str	r2, [r3, #4]
 8000fc4:	609a      	str	r2, [r3, #8]
 8000fc6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fc8:	f107 031c 	add.w	r3, r7, #28
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
 8000fd0:	605a      	str	r2, [r3, #4]
 8000fd2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000fd4:	463b      	mov	r3, r7
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	601a      	str	r2, [r3, #0]
 8000fda:	605a      	str	r2, [r3, #4]
 8000fdc:	609a      	str	r2, [r3, #8]
 8000fde:	60da      	str	r2, [r3, #12]
 8000fe0:	611a      	str	r2, [r3, #16]
 8000fe2:	615a      	str	r2, [r3, #20]
 8000fe4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000fe6:	4b2d      	ldr	r3, [pc, #180]	@ (800109c <MX_TIM2_Init+0xe8>)
 8000fe8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000fec:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000fee:	4b2b      	ldr	r3, [pc, #172]	@ (800109c <MX_TIM2_Init+0xe8>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ff4:	4b29      	ldr	r3, [pc, #164]	@ (800109c <MX_TIM2_Init+0xe8>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 49;
 8000ffa:	4b28      	ldr	r3, [pc, #160]	@ (800109c <MX_TIM2_Init+0xe8>)
 8000ffc:	2231      	movs	r2, #49	@ 0x31
 8000ffe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001000:	4b26      	ldr	r3, [pc, #152]	@ (800109c <MX_TIM2_Init+0xe8>)
 8001002:	2200      	movs	r2, #0
 8001004:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001006:	4b25      	ldr	r3, [pc, #148]	@ (800109c <MX_TIM2_Init+0xe8>)
 8001008:	2200      	movs	r2, #0
 800100a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800100c:	4823      	ldr	r0, [pc, #140]	@ (800109c <MX_TIM2_Init+0xe8>)
 800100e:	f002 fe13 	bl	8003c38 <HAL_TIM_Base_Init>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001018:	f000 faa2 	bl	8001560 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800101c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001020:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001022:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001026:	4619      	mov	r1, r3
 8001028:	481c      	ldr	r0, [pc, #112]	@ (800109c <MX_TIM2_Init+0xe8>)
 800102a:	f003 fc87 	bl	800493c <HAL_TIM_ConfigClockSource>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001034:	f000 fa94 	bl	8001560 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001038:	4818      	ldr	r0, [pc, #96]	@ (800109c <MX_TIM2_Init+0xe8>)
 800103a:	f002 fe54 	bl	8003ce6 <HAL_TIM_PWM_Init>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001044:	f000 fa8c 	bl	8001560 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001048:	2300      	movs	r3, #0
 800104a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800104c:	2300      	movs	r3, #0
 800104e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001050:	f107 031c 	add.w	r3, r7, #28
 8001054:	4619      	mov	r1, r3
 8001056:	4811      	ldr	r0, [pc, #68]	@ (800109c <MX_TIM2_Init+0xe8>)
 8001058:	f004 fa82 	bl	8005560 <HAL_TIMEx_MasterConfigSynchronization>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001062:	f000 fa7d 	bl	8001560 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001066:	2360      	movs	r3, #96	@ 0x60
 8001068:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800106e:	2300      	movs	r3, #0
 8001070:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001072:	2300      	movs	r3, #0
 8001074:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001076:	463b      	mov	r3, r7
 8001078:	2200      	movs	r2, #0
 800107a:	4619      	mov	r1, r3
 800107c:	4807      	ldr	r0, [pc, #28]	@ (800109c <MX_TIM2_Init+0xe8>)
 800107e:	f003 fb49 	bl	8004714 <HAL_TIM_PWM_ConfigChannel>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001088:	f000 fa6a 	bl	8001560 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800108c:	4803      	ldr	r0, [pc, #12]	@ (800109c <MX_TIM2_Init+0xe8>)
 800108e:	f000 fb5f 	bl	8001750 <HAL_TIM_MspPostInit>

}
 8001092:	bf00      	nop
 8001094:	3738      	adds	r7, #56	@ 0x38
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	20040090 	.word	0x20040090

080010a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80010a6:	4b12      	ldr	r3, [pc, #72]	@ (80010f0 <MX_DMA_Init+0x50>)
 80010a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010aa:	4a11      	ldr	r2, [pc, #68]	@ (80010f0 <MX_DMA_Init+0x50>)
 80010ac:	f043 0304 	orr.w	r3, r3, #4
 80010b0:	6493      	str	r3, [r2, #72]	@ 0x48
 80010b2:	4b0f      	ldr	r3, [pc, #60]	@ (80010f0 <MX_DMA_Init+0x50>)
 80010b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010b6:	f003 0304 	and.w	r3, r3, #4
 80010ba:	607b      	str	r3, [r7, #4]
 80010bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010be:	4b0c      	ldr	r3, [pc, #48]	@ (80010f0 <MX_DMA_Init+0x50>)
 80010c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010c2:	4a0b      	ldr	r2, [pc, #44]	@ (80010f0 <MX_DMA_Init+0x50>)
 80010c4:	f043 0301 	orr.w	r3, r3, #1
 80010c8:	6493      	str	r3, [r2, #72]	@ 0x48
 80010ca:	4b09      	ldr	r3, [pc, #36]	@ (80010f0 <MX_DMA_Init+0x50>)
 80010cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010ce:	f003 0301 	and.w	r3, r3, #1
 80010d2:	603b      	str	r3, [r7, #0]
 80010d4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80010d6:	2200      	movs	r2, #0
 80010d8:	2100      	movs	r1, #0
 80010da:	200b      	movs	r0, #11
 80010dc:	f000 fd5f 	bl	8001b9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80010e0:	200b      	movs	r0, #11
 80010e2:	f000 fd78 	bl	8001bd6 <HAL_NVIC_EnableIRQ>

}
 80010e6:	bf00      	nop
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	40021000 	.word	0x40021000

080010f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b08e      	sub	sp, #56	@ 0x38
 80010f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]
 8001104:	609a      	str	r2, [r3, #8]
 8001106:	60da      	str	r2, [r3, #12]
 8001108:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800110a:	4bb1      	ldr	r3, [pc, #708]	@ (80013d0 <MX_GPIO_Init+0x2dc>)
 800110c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800110e:	4ab0      	ldr	r2, [pc, #704]	@ (80013d0 <MX_GPIO_Init+0x2dc>)
 8001110:	f043 0310 	orr.w	r3, r3, #16
 8001114:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001116:	4bae      	ldr	r3, [pc, #696]	@ (80013d0 <MX_GPIO_Init+0x2dc>)
 8001118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111a:	f003 0310 	and.w	r3, r3, #16
 800111e:	623b      	str	r3, [r7, #32]
 8001120:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001122:	4bab      	ldr	r3, [pc, #684]	@ (80013d0 <MX_GPIO_Init+0x2dc>)
 8001124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001126:	4aaa      	ldr	r2, [pc, #680]	@ (80013d0 <MX_GPIO_Init+0x2dc>)
 8001128:	f043 0304 	orr.w	r3, r3, #4
 800112c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800112e:	4ba8      	ldr	r3, [pc, #672]	@ (80013d0 <MX_GPIO_Init+0x2dc>)
 8001130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001132:	f003 0304 	and.w	r3, r3, #4
 8001136:	61fb      	str	r3, [r7, #28]
 8001138:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800113a:	4ba5      	ldr	r3, [pc, #660]	@ (80013d0 <MX_GPIO_Init+0x2dc>)
 800113c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113e:	4aa4      	ldr	r2, [pc, #656]	@ (80013d0 <MX_GPIO_Init+0x2dc>)
 8001140:	f043 0320 	orr.w	r3, r3, #32
 8001144:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001146:	4ba2      	ldr	r3, [pc, #648]	@ (80013d0 <MX_GPIO_Init+0x2dc>)
 8001148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800114a:	f003 0320 	and.w	r3, r3, #32
 800114e:	61bb      	str	r3, [r7, #24]
 8001150:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001152:	4b9f      	ldr	r3, [pc, #636]	@ (80013d0 <MX_GPIO_Init+0x2dc>)
 8001154:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001156:	4a9e      	ldr	r2, [pc, #632]	@ (80013d0 <MX_GPIO_Init+0x2dc>)
 8001158:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800115c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800115e:	4b9c      	ldr	r3, [pc, #624]	@ (80013d0 <MX_GPIO_Init+0x2dc>)
 8001160:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001162:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001166:	617b      	str	r3, [r7, #20]
 8001168:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800116a:	4b99      	ldr	r3, [pc, #612]	@ (80013d0 <MX_GPIO_Init+0x2dc>)
 800116c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800116e:	4a98      	ldr	r2, [pc, #608]	@ (80013d0 <MX_GPIO_Init+0x2dc>)
 8001170:	f043 0301 	orr.w	r3, r3, #1
 8001174:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001176:	4b96      	ldr	r3, [pc, #600]	@ (80013d0 <MX_GPIO_Init+0x2dc>)
 8001178:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800117a:	f003 0301 	and.w	r3, r3, #1
 800117e:	613b      	str	r3, [r7, #16]
 8001180:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001182:	4b93      	ldr	r3, [pc, #588]	@ (80013d0 <MX_GPIO_Init+0x2dc>)
 8001184:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001186:	4a92      	ldr	r2, [pc, #584]	@ (80013d0 <MX_GPIO_Init+0x2dc>)
 8001188:	f043 0302 	orr.w	r3, r3, #2
 800118c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800118e:	4b90      	ldr	r3, [pc, #576]	@ (80013d0 <MX_GPIO_Init+0x2dc>)
 8001190:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001192:	f003 0302 	and.w	r3, r3, #2
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800119a:	4b8d      	ldr	r3, [pc, #564]	@ (80013d0 <MX_GPIO_Init+0x2dc>)
 800119c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800119e:	4a8c      	ldr	r2, [pc, #560]	@ (80013d0 <MX_GPIO_Init+0x2dc>)
 80011a0:	f043 0308 	orr.w	r3, r3, #8
 80011a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011a6:	4b8a      	ldr	r3, [pc, #552]	@ (80013d0 <MX_GPIO_Init+0x2dc>)
 80011a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011aa:	f003 0308 	and.w	r3, r3, #8
 80011ae:	60bb      	str	r3, [r7, #8]
 80011b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80011b2:	4b87      	ldr	r3, [pc, #540]	@ (80013d0 <MX_GPIO_Init+0x2dc>)
 80011b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b6:	4a86      	ldr	r2, [pc, #536]	@ (80013d0 <MX_GPIO_Init+0x2dc>)
 80011b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80011bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011be:	4b84      	ldr	r3, [pc, #528]	@ (80013d0 <MX_GPIO_Init+0x2dc>)
 80011c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011c6:	607b      	str	r3, [r7, #4]
 80011c8:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80011ca:	f001 fa5f 	bl	800268c <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PS2_CS_GPIO_Port, PS2_CS_Pin, GPIO_PIN_RESET);
 80011ce:	2200      	movs	r2, #0
 80011d0:	2140      	movs	r1, #64	@ 0x40
 80011d2:	4880      	ldr	r0, [pc, #512]	@ (80013d4 <MX_GPIO_Init+0x2e0>)
 80011d4:	f001 f97e 	bl	80024d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80011d8:	230c      	movs	r3, #12
 80011da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011dc:	2302      	movs	r3, #2
 80011de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e0:	2300      	movs	r3, #0
 80011e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e4:	2300      	movs	r3, #0
 80011e6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80011e8:	230d      	movs	r3, #13
 80011ea:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011f0:	4619      	mov	r1, r3
 80011f2:	4879      	ldr	r0, [pc, #484]	@ (80013d8 <MX_GPIO_Init+0x2e4>)
 80011f4:	f000 ffdc 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80011f8:	2307      	movs	r3, #7
 80011fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011fc:	2312      	movs	r3, #18
 80011fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001200:	2300      	movs	r3, #0
 8001202:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001204:	2303      	movs	r3, #3
 8001206:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001208:	2304      	movs	r3, #4
 800120a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800120c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001210:	4619      	mov	r1, r3
 8001212:	4872      	ldr	r0, [pc, #456]	@ (80013dc <MX_GPIO_Init+0x2e8>)
 8001214:	f000 ffcc 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001218:	2380      	movs	r3, #128	@ 0x80
 800121a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800121c:	2302      	movs	r3, #2
 800121e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001220:	2300      	movs	r3, #0
 8001222:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001224:	2300      	movs	r3, #0
 8001226:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001228:	230d      	movs	r3, #13
 800122a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800122c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001230:	4619      	mov	r1, r3
 8001232:	486a      	ldr	r0, [pc, #424]	@ (80013dc <MX_GPIO_Init+0x2e8>)
 8001234:	f000 ffbc 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001238:	233f      	movs	r3, #63	@ 0x3f
 800123a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800123c:	230b      	movs	r3, #11
 800123e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001244:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001248:	4619      	mov	r1, r3
 800124a:	4865      	ldr	r0, [pc, #404]	@ (80013e0 <MX_GPIO_Init+0x2ec>)
 800124c:	f000 ffb0 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8001250:	230a      	movs	r3, #10
 8001252:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001254:	230b      	movs	r3, #11
 8001256:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001258:	2300      	movs	r3, #0
 800125a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800125c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001260:	4619      	mov	r1, r3
 8001262:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001266:	f000 ffa3 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800126a:	2301      	movs	r3, #1
 800126c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800126e:	2302      	movs	r3, #2
 8001270:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001272:	2300      	movs	r3, #0
 8001274:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001276:	2300      	movs	r3, #0
 8001278:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800127a:	2302      	movs	r3, #2
 800127c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800127e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001282:	4619      	mov	r1, r3
 8001284:	4853      	ldr	r0, [pc, #332]	@ (80013d4 <MX_GPIO_Init+0x2e0>)
 8001286:	f000 ff93 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800128a:	2302      	movs	r3, #2
 800128c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800128e:	230b      	movs	r3, #11
 8001290:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001292:	2300      	movs	r3, #0
 8001294:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001296:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800129a:	4619      	mov	r1, r3
 800129c:	484d      	ldr	r0, [pc, #308]	@ (80013d4 <MX_GPIO_Init+0x2e0>)
 800129e:	f000 ff87 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80012a2:	2304      	movs	r3, #4
 80012a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012a6:	2303      	movs	r3, #3
 80012a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012aa:	2300      	movs	r3, #0
 80012ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012b2:	4619      	mov	r1, r3
 80012b4:	4847      	ldr	r0, [pc, #284]	@ (80013d4 <MX_GPIO_Init+0x2e0>)
 80012b6:	f000 ff7b 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80012ba:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 80012be:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c0:	2302      	movs	r3, #2
 80012c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c4:	2300      	movs	r3, #0
 80012c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c8:	2300      	movs	r3, #0
 80012ca:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80012cc:	2301      	movs	r3, #1
 80012ce:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012d4:	4619      	mov	r1, r3
 80012d6:	4840      	ldr	r0, [pc, #256]	@ (80013d8 <MX_GPIO_Init+0x2e4>)
 80012d8:	f000 ff6a 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80012dc:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80012e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e2:	2302      	movs	r3, #2
 80012e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e6:	2300      	movs	r3, #0
 80012e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ea:	2300      	movs	r3, #0
 80012ec:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 80012ee:	2303      	movs	r3, #3
 80012f0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012f6:	4619      	mov	r1, r3
 80012f8:	4837      	ldr	r0, [pc, #220]	@ (80013d8 <MX_GPIO_Init+0x2e4>)
 80012fa:	f000 ff59 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80012fe:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8001302:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001304:	2302      	movs	r3, #2
 8001306:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001308:	2300      	movs	r3, #0
 800130a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800130c:	2300      	movs	r3, #0
 800130e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001310:	230d      	movs	r3, #13
 8001312:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001314:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001318:	4619      	mov	r1, r3
 800131a:	482e      	ldr	r0, [pc, #184]	@ (80013d4 <MX_GPIO_Init+0x2e0>)
 800131c:	f000 ff48 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001320:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001324:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001326:	2302      	movs	r3, #2
 8001328:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132a:	2300      	movs	r3, #0
 800132c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132e:	2300      	movs	r3, #0
 8001330:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8001332:	230e      	movs	r3, #14
 8001334:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001336:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800133a:	4619      	mov	r1, r3
 800133c:	4825      	ldr	r0, [pc, #148]	@ (80013d4 <MX_GPIO_Init+0x2e0>)
 800133e:	f000 ff37 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001342:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001346:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001348:	2302      	movs	r3, #2
 800134a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134c:	2300      	movs	r3, #0
 800134e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001350:	2303      	movs	r3, #3
 8001352:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001354:	2307      	movs	r3, #7
 8001356:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001358:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800135c:	4619      	mov	r1, r3
 800135e:	4821      	ldr	r0, [pc, #132]	@ (80013e4 <MX_GPIO_Init+0x2f0>)
 8001360:	f000 ff26 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001364:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001368:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800136a:	2302      	movs	r3, #2
 800136c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136e:	2300      	movs	r3, #0
 8001370:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001372:	2300      	movs	r3, #0
 8001374:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001376:	2302      	movs	r3, #2
 8001378:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800137a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800137e:	4619      	mov	r1, r3
 8001380:	4818      	ldr	r0, [pc, #96]	@ (80013e4 <MX_GPIO_Init+0x2f0>)
 8001382:	f000 ff15 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG7 PG8 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001386:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800138a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800138c:	2302      	movs	r3, #2
 800138e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001390:	2300      	movs	r3, #0
 8001392:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001394:	2303      	movs	r3, #3
 8001396:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001398:	2308      	movs	r3, #8
 800139a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800139c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013a0:	4619      	mov	r1, r3
 80013a2:	4811      	ldr	r0, [pc, #68]	@ (80013e8 <MX_GPIO_Init+0x2f4>)
 80013a4:	f000 ff04 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80013a8:	2340      	movs	r3, #64	@ 0x40
 80013aa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ac:	2302      	movs	r3, #2
 80013ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b0:	2300      	movs	r3, #0
 80013b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b4:	2300      	movs	r3, #0
 80013b6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80013b8:	230d      	movs	r3, #13
 80013ba:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013c0:	4619      	mov	r1, r3
 80013c2:	4807      	ldr	r0, [pc, #28]	@ (80013e0 <MX_GPIO_Init+0x2ec>)
 80013c4:	f000 fef4 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80013c8:	2380      	movs	r3, #128	@ 0x80
 80013ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013cc:	2302      	movs	r3, #2
 80013ce:	e00d      	b.n	80013ec <MX_GPIO_Init+0x2f8>
 80013d0:	40021000 	.word	0x40021000
 80013d4:	48000400 	.word	0x48000400
 80013d8:	48001000 	.word	0x48001000
 80013dc:	48001400 	.word	0x48001400
 80013e0:	48000800 	.word	0x48000800
 80013e4:	48000c00 	.word	0x48000c00
 80013e8:	48001800 	.word	0x48001800
 80013ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ee:	2300      	movs	r3, #0
 80013f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f2:	2300      	movs	r3, #0
 80013f4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80013f6:	2302      	movs	r3, #2
 80013f8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013fe:	4619      	mov	r1, r3
 8001400:	4853      	ldr	r0, [pc, #332]	@ (8001550 <MX_GPIO_Init+0x45c>)
 8001402:	f000 fed5 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001406:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 800140a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140c:	2302      	movs	r3, #2
 800140e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001410:	2300      	movs	r3, #0
 8001412:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001414:	2303      	movs	r3, #3
 8001416:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001418:	230c      	movs	r3, #12
 800141a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800141c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001420:	4619      	mov	r1, r3
 8001422:	484b      	ldr	r0, [pc, #300]	@ (8001550 <MX_GPIO_Init+0x45c>)
 8001424:	f000 fec4 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8001428:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 800142c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800142e:	2302      	movs	r3, #2
 8001430:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001432:	2300      	movs	r3, #0
 8001434:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001436:	2303      	movs	r3, #3
 8001438:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800143a:	230a      	movs	r3, #10
 800143c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800143e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001442:	4619      	mov	r1, r3
 8001444:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001448:	f000 feb2 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800144c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001450:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001452:	2300      	movs	r3, #0
 8001454:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001456:	2300      	movs	r3, #0
 8001458:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800145a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800145e:	4619      	mov	r1, r3
 8001460:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001464:	f000 fea4 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001468:	2301      	movs	r3, #1
 800146a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800146c:	2302      	movs	r3, #2
 800146e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001470:	2300      	movs	r3, #0
 8001472:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001474:	2303      	movs	r3, #3
 8001476:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001478:	2309      	movs	r3, #9
 800147a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800147c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001480:	4619      	mov	r1, r3
 8001482:	4834      	ldr	r0, [pc, #208]	@ (8001554 <MX_GPIO_Init+0x460>)
 8001484:	f000 fe94 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001488:	2304      	movs	r3, #4
 800148a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800148c:	2302      	movs	r3, #2
 800148e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001490:	2300      	movs	r3, #0
 8001492:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001494:	2303      	movs	r3, #3
 8001496:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001498:	230c      	movs	r3, #12
 800149a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800149c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014a0:	4619      	mov	r1, r3
 80014a2:	482c      	ldr	r0, [pc, #176]	@ (8001554 <MX_GPIO_Init+0x460>)
 80014a4:	f000 fe84 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80014a8:	2378      	movs	r3, #120	@ 0x78
 80014aa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ac:	2302      	movs	r3, #2
 80014ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b0:	2300      	movs	r3, #0
 80014b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014b4:	2303      	movs	r3, #3
 80014b6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014b8:	2307      	movs	r3, #7
 80014ba:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014c0:	4619      	mov	r1, r3
 80014c2:	4824      	ldr	r0, [pc, #144]	@ (8001554 <MX_GPIO_Init+0x460>)
 80014c4:	f000 fe74 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80014c8:	2338      	movs	r3, #56	@ 0x38
 80014ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014cc:	2302      	movs	r3, #2
 80014ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d0:	2300      	movs	r3, #0
 80014d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d4:	2303      	movs	r3, #3
 80014d6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80014d8:	2306      	movs	r3, #6
 80014da:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014e0:	4619      	mov	r1, r3
 80014e2:	481d      	ldr	r0, [pc, #116]	@ (8001558 <MX_GPIO_Init+0x464>)
 80014e4:	f000 fe64 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PS2_CS_Pin */
  GPIO_InitStruct.Pin = PS2_CS_Pin;
 80014e8:	2340      	movs	r3, #64	@ 0x40
 80014ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ec:	2301      	movs	r3, #1
 80014ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f0:	2300      	movs	r3, #0
 80014f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f4:	2300      	movs	r3, #0
 80014f6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(PS2_CS_GPIO_Port, &GPIO_InitStruct);
 80014f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014fc:	4619      	mov	r1, r3
 80014fe:	4816      	ldr	r0, [pc, #88]	@ (8001558 <MX_GPIO_Init+0x464>)
 8001500:	f000 fe56 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001504:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001508:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800150a:	2312      	movs	r3, #18
 800150c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150e:	2300      	movs	r3, #0
 8001510:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001512:	2303      	movs	r3, #3
 8001514:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001516:	2304      	movs	r3, #4
 8001518:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800151a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800151e:	4619      	mov	r1, r3
 8001520:	480d      	ldr	r0, [pc, #52]	@ (8001558 <MX_GPIO_Init+0x464>)
 8001522:	f000 fe45 	bl	80021b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001526:	2301      	movs	r3, #1
 8001528:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152a:	2302      	movs	r3, #2
 800152c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152e:	2300      	movs	r3, #0
 8001530:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001532:	2300      	movs	r3, #0
 8001534:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001536:	2302      	movs	r3, #2
 8001538:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800153a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800153e:	4619      	mov	r1, r3
 8001540:	4806      	ldr	r0, [pc, #24]	@ (800155c <MX_GPIO_Init+0x468>)
 8001542:	f000 fe35 	bl	80021b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001546:	bf00      	nop
 8001548:	3738      	adds	r7, #56	@ 0x38
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	48000800 	.word	0x48000800
 8001554:	48000c00 	.word	0x48000c00
 8001558:	48000400 	.word	0x48000400
 800155c:	48001000 	.word	0x48001000

08001560 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001564:	b672      	cpsid	i
}
 8001566:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001568:	bf00      	nop
 800156a:	e7fd      	b.n	8001568 <Error_Handler+0x8>

0800156c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800156c:	b480      	push	{r7}
 800156e:	b083      	sub	sp, #12
 8001570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001572:	4b0f      	ldr	r3, [pc, #60]	@ (80015b0 <HAL_MspInit+0x44>)
 8001574:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001576:	4a0e      	ldr	r2, [pc, #56]	@ (80015b0 <HAL_MspInit+0x44>)
 8001578:	f043 0301 	orr.w	r3, r3, #1
 800157c:	6613      	str	r3, [r2, #96]	@ 0x60
 800157e:	4b0c      	ldr	r3, [pc, #48]	@ (80015b0 <HAL_MspInit+0x44>)
 8001580:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	607b      	str	r3, [r7, #4]
 8001588:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800158a:	4b09      	ldr	r3, [pc, #36]	@ (80015b0 <HAL_MspInit+0x44>)
 800158c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800158e:	4a08      	ldr	r2, [pc, #32]	@ (80015b0 <HAL_MspInit+0x44>)
 8001590:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001594:	6593      	str	r3, [r2, #88]	@ 0x58
 8001596:	4b06      	ldr	r3, [pc, #24]	@ (80015b0 <HAL_MspInit+0x44>)
 8001598:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800159a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800159e:	603b      	str	r3, [r7, #0]
 80015a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015a2:	bf00      	nop
 80015a4:	370c      	adds	r7, #12
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	40021000 	.word	0x40021000

080015b4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b08a      	sub	sp, #40	@ 0x28
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015bc:	f107 0314 	add.w	r3, r7, #20
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	605a      	str	r2, [r3, #4]
 80015c6:	609a      	str	r2, [r3, #8]
 80015c8:	60da      	str	r2, [r3, #12]
 80015ca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a20      	ldr	r2, [pc, #128]	@ (8001654 <HAL_SPI_MspInit+0xa0>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d139      	bne.n	800164a <HAL_SPI_MspInit+0x96>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80015d6:	4b20      	ldr	r3, [pc, #128]	@ (8001658 <HAL_SPI_MspInit+0xa4>)
 80015d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015da:	4a1f      	ldr	r2, [pc, #124]	@ (8001658 <HAL_SPI_MspInit+0xa4>)
 80015dc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80015e0:	6613      	str	r3, [r2, #96]	@ 0x60
 80015e2:	4b1d      	ldr	r3, [pc, #116]	@ (8001658 <HAL_SPI_MspInit+0xa4>)
 80015e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015ea:	613b      	str	r3, [r7, #16]
 80015ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001658 <HAL_SPI_MspInit+0xa4>)
 80015f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f2:	4a19      	ldr	r2, [pc, #100]	@ (8001658 <HAL_SPI_MspInit+0xa4>)
 80015f4:	f043 0301 	orr.w	r3, r3, #1
 80015f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015fa:	4b17      	ldr	r3, [pc, #92]	@ (8001658 <HAL_SPI_MspInit+0xa4>)
 80015fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015fe:	f003 0301 	and.w	r3, r3, #1
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 8001606:	23b0      	movs	r3, #176	@ 0xb0
 8001608:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800160a:	2302      	movs	r3, #2
 800160c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160e:	2300      	movs	r3, #0
 8001610:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001612:	2303      	movs	r3, #3
 8001614:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001616:	2305      	movs	r3, #5
 8001618:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800161a:	f107 0314 	add.w	r3, r7, #20
 800161e:	4619      	mov	r1, r3
 8001620:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001624:	f000 fdc4 	bl	80021b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001628:	2340      	movs	r3, #64	@ 0x40
 800162a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800162c:	2302      	movs	r3, #2
 800162e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001630:	2301      	movs	r3, #1
 8001632:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001634:	2303      	movs	r3, #3
 8001636:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001638:	2305      	movs	r3, #5
 800163a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800163c:	f107 0314 	add.w	r3, r7, #20
 8001640:	4619      	mov	r1, r3
 8001642:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001646:	f000 fdb3 	bl	80021b0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800164a:	bf00      	nop
 800164c:	3728      	adds	r7, #40	@ 0x28
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	40013000 	.word	0x40013000
 8001658:	40021000 	.word	0x40021000

0800165c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b08a      	sub	sp, #40	@ 0x28
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001664:	f107 0314 	add.w	r3, r7, #20
 8001668:	2200      	movs	r2, #0
 800166a:	601a      	str	r2, [r3, #0]
 800166c:	605a      	str	r2, [r3, #4]
 800166e:	609a      	str	r2, [r3, #8]
 8001670:	60da      	str	r2, [r3, #12]
 8001672:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800167c:	d15b      	bne.n	8001736 <HAL_TIM_Base_MspInit+0xda>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800167e:	4b30      	ldr	r3, [pc, #192]	@ (8001740 <HAL_TIM_Base_MspInit+0xe4>)
 8001680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001682:	4a2f      	ldr	r2, [pc, #188]	@ (8001740 <HAL_TIM_Base_MspInit+0xe4>)
 8001684:	f043 0301 	orr.w	r3, r3, #1
 8001688:	6593      	str	r3, [r2, #88]	@ 0x58
 800168a:	4b2d      	ldr	r3, [pc, #180]	@ (8001740 <HAL_TIM_Base_MspInit+0xe4>)
 800168c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800168e:	f003 0301 	and.w	r3, r3, #1
 8001692:	613b      	str	r3, [r7, #16]
 8001694:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001696:	4b2a      	ldr	r3, [pc, #168]	@ (8001740 <HAL_TIM_Base_MspInit+0xe4>)
 8001698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800169a:	4a29      	ldr	r2, [pc, #164]	@ (8001740 <HAL_TIM_Base_MspInit+0xe4>)
 800169c:	f043 0302 	orr.w	r3, r3, #2
 80016a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016a2:	4b27      	ldr	r3, [pc, #156]	@ (8001740 <HAL_TIM_Base_MspInit+0xe4>)
 80016a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016a6:	f003 0302 	and.w	r3, r3, #2
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80016ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80016b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b4:	2302      	movs	r3, #2
 80016b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b8:	2300      	movs	r3, #0
 80016ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016bc:	2300      	movs	r3, #0
 80016be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80016c0:	2301      	movs	r3, #1
 80016c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016c4:	f107 0314 	add.w	r3, r7, #20
 80016c8:	4619      	mov	r1, r3
 80016ca:	481e      	ldr	r0, [pc, #120]	@ (8001744 <HAL_TIM_Base_MspInit+0xe8>)
 80016cc:	f000 fd70 	bl	80021b0 <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel1;
 80016d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001748 <HAL_TIM_Base_MspInit+0xec>)
 80016d2:	4a1e      	ldr	r2, [pc, #120]	@ (800174c <HAL_TIM_Base_MspInit+0xf0>)
 80016d4:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 80016d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001748 <HAL_TIM_Base_MspInit+0xec>)
 80016d8:	2238      	movs	r2, #56	@ 0x38
 80016da:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80016dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001748 <HAL_TIM_Base_MspInit+0xec>)
 80016de:	2210      	movs	r2, #16
 80016e0:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80016e2:	4b19      	ldr	r3, [pc, #100]	@ (8001748 <HAL_TIM_Base_MspInit+0xec>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80016e8:	4b17      	ldr	r3, [pc, #92]	@ (8001748 <HAL_TIM_Base_MspInit+0xec>)
 80016ea:	2280      	movs	r2, #128	@ 0x80
 80016ec:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80016ee:	4b16      	ldr	r3, [pc, #88]	@ (8001748 <HAL_TIM_Base_MspInit+0xec>)
 80016f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016f4:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80016f6:	4b14      	ldr	r3, [pc, #80]	@ (8001748 <HAL_TIM_Base_MspInit+0xec>)
 80016f8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80016fc:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 80016fe:	4b12      	ldr	r3, [pc, #72]	@ (8001748 <HAL_TIM_Base_MspInit+0xec>)
 8001700:	2200      	movs	r2, #0
 8001702:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001704:	4b10      	ldr	r3, [pc, #64]	@ (8001748 <HAL_TIM_Base_MspInit+0xec>)
 8001706:	2200      	movs	r2, #0
 8001708:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 800170a:	480f      	ldr	r0, [pc, #60]	@ (8001748 <HAL_TIM_Base_MspInit+0xec>)
 800170c:	f000 fa7e 	bl	8001c0c <HAL_DMA_Init>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <HAL_TIM_Base_MspInit+0xbe>
    {
      Error_Handler();
 8001716:	f7ff ff23 	bl	8001560 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4a0a      	ldr	r2, [pc, #40]	@ (8001748 <HAL_TIM_Base_MspInit+0xec>)
 800171e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001720:	4a09      	ldr	r2, [pc, #36]	@ (8001748 <HAL_TIM_Base_MspInit+0xec>)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6293      	str	r3, [r2, #40]	@ 0x28

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001726:	2200      	movs	r2, #0
 8001728:	2100      	movs	r1, #0
 800172a:	201c      	movs	r0, #28
 800172c:	f000 fa37 	bl	8001b9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001730:	201c      	movs	r0, #28
 8001732:	f000 fa50 	bl	8001bd6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001736:	bf00      	nop
 8001738:	3728      	adds	r7, #40	@ 0x28
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	40021000 	.word	0x40021000
 8001744:	48000400 	.word	0x48000400
 8001748:	200400dc 	.word	0x200400dc
 800174c:	40020008 	.word	0x40020008

08001750 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b088      	sub	sp, #32
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001758:	f107 030c 	add.w	r3, r7, #12
 800175c:	2200      	movs	r2, #0
 800175e:	601a      	str	r2, [r3, #0]
 8001760:	605a      	str	r2, [r3, #4]
 8001762:	609a      	str	r2, [r3, #8]
 8001764:	60da      	str	r2, [r3, #12]
 8001766:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001770:	d11c      	bne.n	80017ac <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001772:	4b10      	ldr	r3, [pc, #64]	@ (80017b4 <HAL_TIM_MspPostInit+0x64>)
 8001774:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001776:	4a0f      	ldr	r2, [pc, #60]	@ (80017b4 <HAL_TIM_MspPostInit+0x64>)
 8001778:	f043 0301 	orr.w	r3, r3, #1
 800177c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800177e:	4b0d      	ldr	r3, [pc, #52]	@ (80017b4 <HAL_TIM_MspPostInit+0x64>)
 8001780:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001782:	f003 0301 	and.w	r3, r3, #1
 8001786:	60bb      	str	r3, [r7, #8]
 8001788:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800178a:	2301      	movs	r3, #1
 800178c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800178e:	2302      	movs	r3, #2
 8001790:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001792:	2300      	movs	r3, #0
 8001794:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001796:	2300      	movs	r3, #0
 8001798:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800179a:	2301      	movs	r3, #1
 800179c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800179e:	f107 030c 	add.w	r3, r7, #12
 80017a2:	4619      	mov	r1, r3
 80017a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017a8:	f000 fd02 	bl	80021b0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80017ac:	bf00      	nop
 80017ae:	3720      	adds	r7, #32
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	40021000 	.word	0x40021000

080017b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017bc:	bf00      	nop
 80017be:	e7fd      	b.n	80017bc <NMI_Handler+0x4>

080017c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017c4:	bf00      	nop
 80017c6:	e7fd      	b.n	80017c4 <HardFault_Handler+0x4>

080017c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017cc:	bf00      	nop
 80017ce:	e7fd      	b.n	80017cc <MemManage_Handler+0x4>

080017d0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017d4:	bf00      	nop
 80017d6:	e7fd      	b.n	80017d4 <BusFault_Handler+0x4>

080017d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017dc:	bf00      	nop
 80017de:	e7fd      	b.n	80017dc <UsageFault_Handler+0x4>

080017e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017e4:	bf00      	nop
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr

080017ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017ee:	b480      	push	{r7}
 80017f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017f2:	bf00      	nop
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr

080017fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001800:	bf00      	nop
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr

0800180a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800180a:	b580      	push	{r7, lr}
 800180c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800180e:	f000 f8a7 	bl	8001960 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001812:	bf00      	nop
 8001814:	bd80      	pop	{r7, pc}
	...

08001818 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 800181c:	4802      	ldr	r0, [pc, #8]	@ (8001828 <DMA1_Channel1_IRQHandler+0x10>)
 800181e:	f000 fb77 	bl	8001f10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001822:	bf00      	nop
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	200400dc 	.word	0x200400dc

0800182c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001830:	4802      	ldr	r0, [pc, #8]	@ (800183c <TIM2_IRQHandler+0x10>)
 8001832:	f002 fe67 	bl	8004504 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001836:	bf00      	nop
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	20040090 	.word	0x20040090

08001840 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001844:	4b06      	ldr	r3, [pc, #24]	@ (8001860 <SystemInit+0x20>)
 8001846:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800184a:	4a05      	ldr	r2, [pc, #20]	@ (8001860 <SystemInit+0x20>)
 800184c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001850:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001854:	bf00      	nop
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	e000ed00 	.word	0xe000ed00

08001864 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001864:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800189c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001868:	f7ff ffea 	bl	8001840 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800186c:	480c      	ldr	r0, [pc, #48]	@ (80018a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800186e:	490d      	ldr	r1, [pc, #52]	@ (80018a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001870:	4a0d      	ldr	r2, [pc, #52]	@ (80018a8 <LoopForever+0xe>)
  movs r3, #0
 8001872:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001874:	e002      	b.n	800187c <LoopCopyDataInit>

08001876 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001876:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001878:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800187a:	3304      	adds	r3, #4

0800187c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800187c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800187e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001880:	d3f9      	bcc.n	8001876 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001882:	4a0a      	ldr	r2, [pc, #40]	@ (80018ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8001884:	4c0a      	ldr	r4, [pc, #40]	@ (80018b0 <LoopForever+0x16>)
  movs r3, #0
 8001886:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001888:	e001      	b.n	800188e <LoopFillZerobss>

0800188a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800188a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800188c:	3204      	adds	r2, #4

0800188e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800188e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001890:	d3fb      	bcc.n	800188a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001892:	f003 ff13 	bl	80056bc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001896:	f7fe fee1 	bl	800065c <main>

0800189a <LoopForever>:

LoopForever:
    b LoopForever
 800189a:	e7fe      	b.n	800189a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800189c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80018a0:	20040000 	.word	0x20040000
  ldr r1, =_edata
 80018a4:	20040010 	.word	0x20040010
  ldr r2, =_sidata
 80018a8:	08005764 	.word	0x08005764
  ldr r2, =_sbss
 80018ac:	20040010 	.word	0x20040010
  ldr r4, =_ebss
 80018b0:	2004653c 	.word	0x2004653c

080018b4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80018b4:	e7fe      	b.n	80018b4 <ADC1_IRQHandler>

080018b6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018b6:	b580      	push	{r7, lr}
 80018b8:	b082      	sub	sp, #8
 80018ba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80018bc:	2300      	movs	r3, #0
 80018be:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018c0:	2003      	movs	r0, #3
 80018c2:	f000 f961 	bl	8001b88 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80018c6:	2000      	movs	r0, #0
 80018c8:	f000 f80e 	bl	80018e8 <HAL_InitTick>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d002      	beq.n	80018d8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	71fb      	strb	r3, [r7, #7]
 80018d6:	e001      	b.n	80018dc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80018d8:	f7ff fe48 	bl	800156c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80018dc:	79fb      	ldrb	r3, [r7, #7]
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3708      	adds	r7, #8
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
	...

080018e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80018f0:	2300      	movs	r3, #0
 80018f2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80018f4:	4b17      	ldr	r3, [pc, #92]	@ (8001954 <HAL_InitTick+0x6c>)
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d023      	beq.n	8001944 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80018fc:	4b16      	ldr	r3, [pc, #88]	@ (8001958 <HAL_InitTick+0x70>)
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	4b14      	ldr	r3, [pc, #80]	@ (8001954 <HAL_InitTick+0x6c>)
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	4619      	mov	r1, r3
 8001906:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800190a:	fbb3 f3f1 	udiv	r3, r3, r1
 800190e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001912:	4618      	mov	r0, r3
 8001914:	f000 f96d 	bl	8001bf2 <HAL_SYSTICK_Config>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d10f      	bne.n	800193e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2b0f      	cmp	r3, #15
 8001922:	d809      	bhi.n	8001938 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001924:	2200      	movs	r2, #0
 8001926:	6879      	ldr	r1, [r7, #4]
 8001928:	f04f 30ff 	mov.w	r0, #4294967295
 800192c:	f000 f937 	bl	8001b9e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001930:	4a0a      	ldr	r2, [pc, #40]	@ (800195c <HAL_InitTick+0x74>)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6013      	str	r3, [r2, #0]
 8001936:	e007      	b.n	8001948 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	73fb      	strb	r3, [r7, #15]
 800193c:	e004      	b.n	8001948 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	73fb      	strb	r3, [r7, #15]
 8001942:	e001      	b.n	8001948 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001944:	2301      	movs	r3, #1
 8001946:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001948:	7bfb      	ldrb	r3, [r7, #15]
}
 800194a:	4618      	mov	r0, r3
 800194c:	3710      	adds	r7, #16
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	2004000c 	.word	0x2004000c
 8001958:	20040004 	.word	0x20040004
 800195c:	20040008 	.word	0x20040008

08001960 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001964:	4b06      	ldr	r3, [pc, #24]	@ (8001980 <HAL_IncTick+0x20>)
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	461a      	mov	r2, r3
 800196a:	4b06      	ldr	r3, [pc, #24]	@ (8001984 <HAL_IncTick+0x24>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4413      	add	r3, r2
 8001970:	4a04      	ldr	r2, [pc, #16]	@ (8001984 <HAL_IncTick+0x24>)
 8001972:	6013      	str	r3, [r2, #0]
}
 8001974:	bf00      	nop
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr
 800197e:	bf00      	nop
 8001980:	2004000c 	.word	0x2004000c
 8001984:	20046538 	.word	0x20046538

08001988 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  return uwTick;
 800198c:	4b03      	ldr	r3, [pc, #12]	@ (800199c <HAL_GetTick+0x14>)
 800198e:	681b      	ldr	r3, [r3, #0]
}
 8001990:	4618      	mov	r0, r3
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	20046538 	.word	0x20046538

080019a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b084      	sub	sp, #16
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019a8:	f7ff ffee 	bl	8001988 <HAL_GetTick>
 80019ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019b8:	d005      	beq.n	80019c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80019ba:	4b0a      	ldr	r3, [pc, #40]	@ (80019e4 <HAL_Delay+0x44>)
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	461a      	mov	r2, r3
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	4413      	add	r3, r2
 80019c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80019c6:	bf00      	nop
 80019c8:	f7ff ffde 	bl	8001988 <HAL_GetTick>
 80019cc:	4602      	mov	r2, r0
 80019ce:	68bb      	ldr	r3, [r7, #8]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	68fa      	ldr	r2, [r7, #12]
 80019d4:	429a      	cmp	r2, r3
 80019d6:	d8f7      	bhi.n	80019c8 <HAL_Delay+0x28>
  {
  }
}
 80019d8:	bf00      	nop
 80019da:	bf00      	nop
 80019dc:	3710      	adds	r7, #16
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	2004000c 	.word	0x2004000c

080019e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b085      	sub	sp, #20
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	f003 0307 	and.w	r3, r3, #7
 80019f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019f8:	4b0c      	ldr	r3, [pc, #48]	@ (8001a2c <__NVIC_SetPriorityGrouping+0x44>)
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019fe:	68ba      	ldr	r2, [r7, #8]
 8001a00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a04:	4013      	ands	r3, r2
 8001a06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a1a:	4a04      	ldr	r2, [pc, #16]	@ (8001a2c <__NVIC_SetPriorityGrouping+0x44>)
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	60d3      	str	r3, [r2, #12]
}
 8001a20:	bf00      	nop
 8001a22:	3714      	adds	r7, #20
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr
 8001a2c:	e000ed00 	.word	0xe000ed00

08001a30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a34:	4b04      	ldr	r3, [pc, #16]	@ (8001a48 <__NVIC_GetPriorityGrouping+0x18>)
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	0a1b      	lsrs	r3, r3, #8
 8001a3a:	f003 0307 	and.w	r3, r3, #7
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr
 8001a48:	e000ed00 	.word	0xe000ed00

08001a4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	4603      	mov	r3, r0
 8001a54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	db0b      	blt.n	8001a76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a5e:	79fb      	ldrb	r3, [r7, #7]
 8001a60:	f003 021f 	and.w	r2, r3, #31
 8001a64:	4907      	ldr	r1, [pc, #28]	@ (8001a84 <__NVIC_EnableIRQ+0x38>)
 8001a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a6a:	095b      	lsrs	r3, r3, #5
 8001a6c:	2001      	movs	r0, #1
 8001a6e:	fa00 f202 	lsl.w	r2, r0, r2
 8001a72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a76:	bf00      	nop
 8001a78:	370c      	adds	r7, #12
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop
 8001a84:	e000e100 	.word	0xe000e100

08001a88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	4603      	mov	r3, r0
 8001a90:	6039      	str	r1, [r7, #0]
 8001a92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	db0a      	blt.n	8001ab2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	b2da      	uxtb	r2, r3
 8001aa0:	490c      	ldr	r1, [pc, #48]	@ (8001ad4 <__NVIC_SetPriority+0x4c>)
 8001aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aa6:	0112      	lsls	r2, r2, #4
 8001aa8:	b2d2      	uxtb	r2, r2
 8001aaa:	440b      	add	r3, r1
 8001aac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ab0:	e00a      	b.n	8001ac8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	b2da      	uxtb	r2, r3
 8001ab6:	4908      	ldr	r1, [pc, #32]	@ (8001ad8 <__NVIC_SetPriority+0x50>)
 8001ab8:	79fb      	ldrb	r3, [r7, #7]
 8001aba:	f003 030f 	and.w	r3, r3, #15
 8001abe:	3b04      	subs	r3, #4
 8001ac0:	0112      	lsls	r2, r2, #4
 8001ac2:	b2d2      	uxtb	r2, r2
 8001ac4:	440b      	add	r3, r1
 8001ac6:	761a      	strb	r2, [r3, #24]
}
 8001ac8:	bf00      	nop
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr
 8001ad4:	e000e100 	.word	0xe000e100
 8001ad8:	e000ed00 	.word	0xe000ed00

08001adc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b089      	sub	sp, #36	@ 0x24
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	60f8      	str	r0, [r7, #12]
 8001ae4:	60b9      	str	r1, [r7, #8]
 8001ae6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	f003 0307 	and.w	r3, r3, #7
 8001aee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001af0:	69fb      	ldr	r3, [r7, #28]
 8001af2:	f1c3 0307 	rsb	r3, r3, #7
 8001af6:	2b04      	cmp	r3, #4
 8001af8:	bf28      	it	cs
 8001afa:	2304      	movcs	r3, #4
 8001afc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	3304      	adds	r3, #4
 8001b02:	2b06      	cmp	r3, #6
 8001b04:	d902      	bls.n	8001b0c <NVIC_EncodePriority+0x30>
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	3b03      	subs	r3, #3
 8001b0a:	e000      	b.n	8001b0e <NVIC_EncodePriority+0x32>
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b10:	f04f 32ff 	mov.w	r2, #4294967295
 8001b14:	69bb      	ldr	r3, [r7, #24]
 8001b16:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1a:	43da      	mvns	r2, r3
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	401a      	ands	r2, r3
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b24:	f04f 31ff 	mov.w	r1, #4294967295
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b2e:	43d9      	mvns	r1, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b34:	4313      	orrs	r3, r2
         );
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3724      	adds	r7, #36	@ 0x24
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr
	...

08001b44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	3b01      	subs	r3, #1
 8001b50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b54:	d301      	bcc.n	8001b5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b56:	2301      	movs	r3, #1
 8001b58:	e00f      	b.n	8001b7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b5a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b84 <SysTick_Config+0x40>)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	3b01      	subs	r3, #1
 8001b60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b62:	210f      	movs	r1, #15
 8001b64:	f04f 30ff 	mov.w	r0, #4294967295
 8001b68:	f7ff ff8e 	bl	8001a88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b6c:	4b05      	ldr	r3, [pc, #20]	@ (8001b84 <SysTick_Config+0x40>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b72:	4b04      	ldr	r3, [pc, #16]	@ (8001b84 <SysTick_Config+0x40>)
 8001b74:	2207      	movs	r2, #7
 8001b76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b78:	2300      	movs	r3, #0
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3708      	adds	r7, #8
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	e000e010 	.word	0xe000e010

08001b88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b90:	6878      	ldr	r0, [r7, #4]
 8001b92:	f7ff ff29 	bl	80019e8 <__NVIC_SetPriorityGrouping>
}
 8001b96:	bf00      	nop
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}

08001b9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	b086      	sub	sp, #24
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	60b9      	str	r1, [r7, #8]
 8001ba8:	607a      	str	r2, [r7, #4]
 8001baa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001bac:	2300      	movs	r3, #0
 8001bae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001bb0:	f7ff ff3e 	bl	8001a30 <__NVIC_GetPriorityGrouping>
 8001bb4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bb6:	687a      	ldr	r2, [r7, #4]
 8001bb8:	68b9      	ldr	r1, [r7, #8]
 8001bba:	6978      	ldr	r0, [r7, #20]
 8001bbc:	f7ff ff8e 	bl	8001adc <NVIC_EncodePriority>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bc6:	4611      	mov	r1, r2
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7ff ff5d 	bl	8001a88 <__NVIC_SetPriority>
}
 8001bce:	bf00      	nop
 8001bd0:	3718      	adds	r7, #24
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}

08001bd6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bd6:	b580      	push	{r7, lr}
 8001bd8:	b082      	sub	sp, #8
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	4603      	mov	r3, r0
 8001bde:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001be0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7ff ff31 	bl	8001a4c <__NVIC_EnableIRQ>
}
 8001bea:	bf00      	nop
 8001bec:	3708      	adds	r7, #8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}

08001bf2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bf2:	b580      	push	{r7, lr}
 8001bf4:	b082      	sub	sp, #8
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	f7ff ffa2 	bl	8001b44 <SysTick_Config>
 8001c00:	4603      	mov	r3, r0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
	...

08001c0c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b084      	sub	sp, #16
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d101      	bne.n	8001c1e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e08d      	b.n	8001d3a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	461a      	mov	r2, r3
 8001c24:	4b47      	ldr	r3, [pc, #284]	@ (8001d44 <HAL_DMA_Init+0x138>)
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d80f      	bhi.n	8001c4a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	461a      	mov	r2, r3
 8001c30:	4b45      	ldr	r3, [pc, #276]	@ (8001d48 <HAL_DMA_Init+0x13c>)
 8001c32:	4413      	add	r3, r2
 8001c34:	4a45      	ldr	r2, [pc, #276]	@ (8001d4c <HAL_DMA_Init+0x140>)
 8001c36:	fba2 2303 	umull	r2, r3, r2, r3
 8001c3a:	091b      	lsrs	r3, r3, #4
 8001c3c:	009a      	lsls	r2, r3, #2
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	4a42      	ldr	r2, [pc, #264]	@ (8001d50 <HAL_DMA_Init+0x144>)
 8001c46:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c48:	e00e      	b.n	8001c68 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	461a      	mov	r2, r3
 8001c50:	4b40      	ldr	r3, [pc, #256]	@ (8001d54 <HAL_DMA_Init+0x148>)
 8001c52:	4413      	add	r3, r2
 8001c54:	4a3d      	ldr	r2, [pc, #244]	@ (8001d4c <HAL_DMA_Init+0x140>)
 8001c56:	fba2 2303 	umull	r2, r3, r2, r3
 8001c5a:	091b      	lsrs	r3, r3, #4
 8001c5c:	009a      	lsls	r2, r3, #2
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	4a3c      	ldr	r2, [pc, #240]	@ (8001d58 <HAL_DMA_Init+0x14c>)
 8001c66:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2202      	movs	r2, #2
 8001c6c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001c7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001c82:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001c8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	691b      	ldr	r3, [r3, #16]
 8001c92:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c98:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	699b      	ldr	r3, [r3, #24]
 8001c9e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ca4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6a1b      	ldr	r3, [r3, #32]
 8001caa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001cac:	68fa      	ldr	r2, [r7, #12]
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	68fa      	ldr	r2, [r7, #12]
 8001cb8:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f000 fa16 	bl	80020ec <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001cc8:	d102      	bne.n	8001cd0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	685a      	ldr	r2, [r3, #4]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cd8:	b2d2      	uxtb	r2, r2
 8001cda:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ce0:	687a      	ldr	r2, [r7, #4]
 8001ce2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001ce4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d010      	beq.n	8001d10 <HAL_DMA_Init+0x104>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	2b04      	cmp	r3, #4
 8001cf4:	d80c      	bhi.n	8001d10 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	f000 fa36 	bl	8002168 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d00:	2200      	movs	r2, #0
 8001d02:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d08:	687a      	ldr	r2, [r7, #4]
 8001d0a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001d0c:	605a      	str	r2, [r3, #4]
 8001d0e:	e008      	b.n	8001d22 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2200      	movs	r2, #0
 8001d14:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2200      	movs	r2, #0
 8001d26:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2200      	movs	r2, #0
 8001d34:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3710      	adds	r7, #16
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	40020407 	.word	0x40020407
 8001d48:	bffdfff8 	.word	0xbffdfff8
 8001d4c:	cccccccd 	.word	0xcccccccd
 8001d50:	40020000 	.word	0x40020000
 8001d54:	bffdfbf8 	.word	0xbffdfbf8
 8001d58:	40020400 	.word	0x40020400

08001d5c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b086      	sub	sp, #24
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	60f8      	str	r0, [r7, #12]
 8001d64:	60b9      	str	r1, [r7, #8]
 8001d66:	607a      	str	r2, [r7, #4]
 8001d68:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	d101      	bne.n	8001d7c <HAL_DMA_Start_IT+0x20>
 8001d78:	2302      	movs	r3, #2
 8001d7a:	e066      	b.n	8001e4a <HAL_DMA_Start_IT+0xee>
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	2201      	movs	r2, #1
 8001d80:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d155      	bne.n	8001e3c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	2202      	movs	r2, #2
 8001d94:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f022 0201 	bic.w	r2, r2, #1
 8001dac:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	687a      	ldr	r2, [r7, #4]
 8001db2:	68b9      	ldr	r1, [r7, #8]
 8001db4:	68f8      	ldr	r0, [r7, #12]
 8001db6:	f000 f95a 	bl	800206e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d008      	beq.n	8001dd4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f042 020e 	orr.w	r2, r2, #14
 8001dd0:	601a      	str	r2, [r3, #0]
 8001dd2:	e00f      	b.n	8001df4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f022 0204 	bic.w	r2, r2, #4
 8001de2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f042 020a 	orr.w	r2, r2, #10
 8001df2:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d007      	beq.n	8001e12 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e0c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001e10:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d007      	beq.n	8001e2a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e24:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001e28:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f042 0201 	orr.w	r2, r2, #1
 8001e38:	601a      	str	r2, [r3, #0]
 8001e3a:	e005      	b.n	8001e48 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001e44:	2302      	movs	r3, #2
 8001e46:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001e48:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3718      	adds	r7, #24
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}

08001e52 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e52:	b580      	push	{r7, lr}
 8001e54:	b084      	sub	sp, #16
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	d005      	beq.n	8001e76 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2204      	movs	r2, #4
 8001e6e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	73fb      	strb	r3, [r7, #15]
 8001e74:	e047      	b.n	8001f06 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f022 020e 	bic.w	r2, r2, #14
 8001e84:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f022 0201 	bic.w	r2, r2, #1
 8001e94:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ea0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ea4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eaa:	f003 021c 	and.w	r2, r3, #28
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb2:	2101      	movs	r1, #1
 8001eb4:	fa01 f202 	lsl.w	r2, r1, r2
 8001eb8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ebe:	687a      	ldr	r2, [r7, #4]
 8001ec0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001ec2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d00c      	beq.n	8001ee6 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ed6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001eda:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001ee4:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2201      	movs	r2, #1
 8001eea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d003      	beq.n	8001f06 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	4798      	blx	r3
    }
  }
  return status;
 8001f06:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3710      	adds	r7, #16
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f2c:	f003 031c 	and.w	r3, r3, #28
 8001f30:	2204      	movs	r2, #4
 8001f32:	409a      	lsls	r2, r3
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	4013      	ands	r3, r2
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d026      	beq.n	8001f8a <HAL_DMA_IRQHandler+0x7a>
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	f003 0304 	and.w	r3, r3, #4
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d021      	beq.n	8001f8a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 0320 	and.w	r3, r3, #32
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d107      	bne.n	8001f64 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f022 0204 	bic.w	r2, r2, #4
 8001f62:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f68:	f003 021c 	and.w	r2, r3, #28
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f70:	2104      	movs	r1, #4
 8001f72:	fa01 f202 	lsl.w	r2, r1, r2
 8001f76:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d071      	beq.n	8002064 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f84:	6878      	ldr	r0, [r7, #4]
 8001f86:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001f88:	e06c      	b.n	8002064 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f8e:	f003 031c 	and.w	r3, r3, #28
 8001f92:	2202      	movs	r2, #2
 8001f94:	409a      	lsls	r2, r3
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	4013      	ands	r3, r2
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d02e      	beq.n	8001ffc <HAL_DMA_IRQHandler+0xec>
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	f003 0302 	and.w	r3, r3, #2
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d029      	beq.n	8001ffc <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 0320 	and.w	r3, r3, #32
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d10b      	bne.n	8001fce <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f022 020a 	bic.w	r2, r2, #10
 8001fc4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2201      	movs	r2, #1
 8001fca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fd2:	f003 021c 	and.w	r2, r3, #28
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fda:	2102      	movs	r1, #2
 8001fdc:	fa01 f202 	lsl.w	r2, r1, r2
 8001fe0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d038      	beq.n	8002064 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ff6:	6878      	ldr	r0, [r7, #4]
 8001ff8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001ffa:	e033      	b.n	8002064 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002000:	f003 031c 	and.w	r3, r3, #28
 8002004:	2208      	movs	r2, #8
 8002006:	409a      	lsls	r2, r3
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	4013      	ands	r3, r2
 800200c:	2b00      	cmp	r3, #0
 800200e:	d02a      	beq.n	8002066 <HAL_DMA_IRQHandler+0x156>
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	f003 0308 	and.w	r3, r3, #8
 8002016:	2b00      	cmp	r3, #0
 8002018:	d025      	beq.n	8002066 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f022 020e 	bic.w	r2, r2, #14
 8002028:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800202e:	f003 021c 	and.w	r2, r3, #28
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002036:	2101      	movs	r1, #1
 8002038:	fa01 f202 	lsl.w	r2, r1, r2
 800203c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2201      	movs	r2, #1
 8002042:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2201      	movs	r2, #1
 8002048:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2200      	movs	r2, #0
 8002050:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002058:	2b00      	cmp	r3, #0
 800205a:	d004      	beq.n	8002066 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002064:	bf00      	nop
 8002066:	bf00      	nop
}
 8002068:	3710      	adds	r7, #16
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}

0800206e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800206e:	b480      	push	{r7}
 8002070:	b085      	sub	sp, #20
 8002072:	af00      	add	r7, sp, #0
 8002074:	60f8      	str	r0, [r7, #12]
 8002076:	60b9      	str	r1, [r7, #8]
 8002078:	607a      	str	r2, [r7, #4]
 800207a:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002080:	68fa      	ldr	r2, [r7, #12]
 8002082:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002084:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800208a:	2b00      	cmp	r3, #0
 800208c:	d004      	beq.n	8002098 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002092:	68fa      	ldr	r2, [r7, #12]
 8002094:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002096:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800209c:	f003 021c 	and.w	r2, r3, #28
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a4:	2101      	movs	r1, #1
 80020a6:	fa01 f202 	lsl.w	r2, r1, r2
 80020aa:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	683a      	ldr	r2, [r7, #0]
 80020b2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	2b10      	cmp	r3, #16
 80020ba:	d108      	bne.n	80020ce <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	687a      	ldr	r2, [r7, #4]
 80020c2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	68ba      	ldr	r2, [r7, #8]
 80020ca:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80020cc:	e007      	b.n	80020de <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	68ba      	ldr	r2, [r7, #8]
 80020d4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	60da      	str	r2, [r3, #12]
}
 80020de:	bf00      	nop
 80020e0:	3714      	adds	r7, #20
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
	...

080020ec <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b085      	sub	sp, #20
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	461a      	mov	r2, r3
 80020fa:	4b17      	ldr	r3, [pc, #92]	@ (8002158 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d80a      	bhi.n	8002116 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002104:	089b      	lsrs	r3, r3, #2
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800210c:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8002110:	687a      	ldr	r2, [r7, #4]
 8002112:	6493      	str	r3, [r2, #72]	@ 0x48
 8002114:	e007      	b.n	8002126 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800211a:	089b      	lsrs	r3, r3, #2
 800211c:	009a      	lsls	r2, r3, #2
 800211e:	4b0f      	ldr	r3, [pc, #60]	@ (800215c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002120:	4413      	add	r3, r2
 8002122:	687a      	ldr	r2, [r7, #4]
 8002124:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	b2db      	uxtb	r3, r3
 800212c:	3b08      	subs	r3, #8
 800212e:	4a0c      	ldr	r2, [pc, #48]	@ (8002160 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002130:	fba2 2303 	umull	r2, r3, r2, r3
 8002134:	091b      	lsrs	r3, r3, #4
 8002136:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	4a0a      	ldr	r2, [pc, #40]	@ (8002164 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800213c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	f003 031f 	and.w	r3, r3, #31
 8002144:	2201      	movs	r2, #1
 8002146:	409a      	lsls	r2, r3
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800214c:	bf00      	nop
 800214e:	3714      	adds	r7, #20
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr
 8002158:	40020407 	.word	0x40020407
 800215c:	4002081c 	.word	0x4002081c
 8002160:	cccccccd 	.word	0xcccccccd
 8002164:	40020880 	.word	0x40020880

08002168 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002168:	b480      	push	{r7}
 800216a:	b085      	sub	sp, #20
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	b2db      	uxtb	r3, r3
 8002176:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002178:	68fa      	ldr	r2, [r7, #12]
 800217a:	4b0b      	ldr	r3, [pc, #44]	@ (80021a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800217c:	4413      	add	r3, r2
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	461a      	mov	r2, r3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4a08      	ldr	r2, [pc, #32]	@ (80021ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800218a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	3b01      	subs	r3, #1
 8002190:	f003 0303 	and.w	r3, r3, #3
 8002194:	2201      	movs	r2, #1
 8002196:	409a      	lsls	r2, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800219c:	bf00      	nop
 800219e:	3714      	adds	r7, #20
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr
 80021a8:	1000823f 	.word	0x1000823f
 80021ac:	40020940 	.word	0x40020940

080021b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b087      	sub	sp, #28
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021ba:	2300      	movs	r3, #0
 80021bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021be:	e166      	b.n	800248e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	2101      	movs	r1, #1
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	fa01 f303 	lsl.w	r3, r1, r3
 80021cc:	4013      	ands	r3, r2
 80021ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	f000 8158 	beq.w	8002488 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f003 0303 	and.w	r3, r3, #3
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d005      	beq.n	80021f0 <HAL_GPIO_Init+0x40>
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f003 0303 	and.w	r3, r3, #3
 80021ec:	2b02      	cmp	r3, #2
 80021ee:	d130      	bne.n	8002252 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80021f6:	697b      	ldr	r3, [r7, #20]
 80021f8:	005b      	lsls	r3, r3, #1
 80021fa:	2203      	movs	r2, #3
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	43db      	mvns	r3, r3
 8002202:	693a      	ldr	r2, [r7, #16]
 8002204:	4013      	ands	r3, r2
 8002206:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	68da      	ldr	r2, [r3, #12]
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	005b      	lsls	r3, r3, #1
 8002210:	fa02 f303 	lsl.w	r3, r2, r3
 8002214:	693a      	ldr	r2, [r7, #16]
 8002216:	4313      	orrs	r3, r2
 8002218:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	693a      	ldr	r2, [r7, #16]
 800221e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002226:	2201      	movs	r2, #1
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	fa02 f303 	lsl.w	r3, r2, r3
 800222e:	43db      	mvns	r3, r3
 8002230:	693a      	ldr	r2, [r7, #16]
 8002232:	4013      	ands	r3, r2
 8002234:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	091b      	lsrs	r3, r3, #4
 800223c:	f003 0201 	and.w	r2, r3, #1
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	fa02 f303 	lsl.w	r3, r2, r3
 8002246:	693a      	ldr	r2, [r7, #16]
 8002248:	4313      	orrs	r3, r2
 800224a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	693a      	ldr	r2, [r7, #16]
 8002250:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	f003 0303 	and.w	r3, r3, #3
 800225a:	2b03      	cmp	r3, #3
 800225c:	d017      	beq.n	800228e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	68db      	ldr	r3, [r3, #12]
 8002262:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	005b      	lsls	r3, r3, #1
 8002268:	2203      	movs	r2, #3
 800226a:	fa02 f303 	lsl.w	r3, r2, r3
 800226e:	43db      	mvns	r3, r3
 8002270:	693a      	ldr	r2, [r7, #16]
 8002272:	4013      	ands	r3, r2
 8002274:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	689a      	ldr	r2, [r3, #8]
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	005b      	lsls	r3, r3, #1
 800227e:	fa02 f303 	lsl.w	r3, r2, r3
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	4313      	orrs	r3, r2
 8002286:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	693a      	ldr	r2, [r7, #16]
 800228c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	f003 0303 	and.w	r3, r3, #3
 8002296:	2b02      	cmp	r3, #2
 8002298:	d123      	bne.n	80022e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	08da      	lsrs	r2, r3, #3
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	3208      	adds	r2, #8
 80022a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	f003 0307 	and.w	r3, r3, #7
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	220f      	movs	r2, #15
 80022b2:	fa02 f303 	lsl.w	r3, r2, r3
 80022b6:	43db      	mvns	r3, r3
 80022b8:	693a      	ldr	r2, [r7, #16]
 80022ba:	4013      	ands	r3, r2
 80022bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	691a      	ldr	r2, [r3, #16]
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	f003 0307 	and.w	r3, r3, #7
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	fa02 f303 	lsl.w	r3, r2, r3
 80022ce:	693a      	ldr	r2, [r7, #16]
 80022d0:	4313      	orrs	r3, r2
 80022d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	08da      	lsrs	r2, r3, #3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	3208      	adds	r2, #8
 80022dc:	6939      	ldr	r1, [r7, #16]
 80022de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	005b      	lsls	r3, r3, #1
 80022ec:	2203      	movs	r2, #3
 80022ee:	fa02 f303 	lsl.w	r3, r2, r3
 80022f2:	43db      	mvns	r3, r3
 80022f4:	693a      	ldr	r2, [r7, #16]
 80022f6:	4013      	ands	r3, r2
 80022f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	f003 0203 	and.w	r2, r3, #3
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	005b      	lsls	r3, r3, #1
 8002306:	fa02 f303 	lsl.w	r3, r2, r3
 800230a:	693a      	ldr	r2, [r7, #16]
 800230c:	4313      	orrs	r3, r2
 800230e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	693a      	ldr	r2, [r7, #16]
 8002314:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800231e:	2b00      	cmp	r3, #0
 8002320:	f000 80b2 	beq.w	8002488 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002324:	4b61      	ldr	r3, [pc, #388]	@ (80024ac <HAL_GPIO_Init+0x2fc>)
 8002326:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002328:	4a60      	ldr	r2, [pc, #384]	@ (80024ac <HAL_GPIO_Init+0x2fc>)
 800232a:	f043 0301 	orr.w	r3, r3, #1
 800232e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002330:	4b5e      	ldr	r3, [pc, #376]	@ (80024ac <HAL_GPIO_Init+0x2fc>)
 8002332:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002334:	f003 0301 	and.w	r3, r3, #1
 8002338:	60bb      	str	r3, [r7, #8]
 800233a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800233c:	4a5c      	ldr	r2, [pc, #368]	@ (80024b0 <HAL_GPIO_Init+0x300>)
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	089b      	lsrs	r3, r3, #2
 8002342:	3302      	adds	r3, #2
 8002344:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002348:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	f003 0303 	and.w	r3, r3, #3
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	220f      	movs	r2, #15
 8002354:	fa02 f303 	lsl.w	r3, r2, r3
 8002358:	43db      	mvns	r3, r3
 800235a:	693a      	ldr	r2, [r7, #16]
 800235c:	4013      	ands	r3, r2
 800235e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002366:	d02b      	beq.n	80023c0 <HAL_GPIO_Init+0x210>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	4a52      	ldr	r2, [pc, #328]	@ (80024b4 <HAL_GPIO_Init+0x304>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d025      	beq.n	80023bc <HAL_GPIO_Init+0x20c>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	4a51      	ldr	r2, [pc, #324]	@ (80024b8 <HAL_GPIO_Init+0x308>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d01f      	beq.n	80023b8 <HAL_GPIO_Init+0x208>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	4a50      	ldr	r2, [pc, #320]	@ (80024bc <HAL_GPIO_Init+0x30c>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d019      	beq.n	80023b4 <HAL_GPIO_Init+0x204>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	4a4f      	ldr	r2, [pc, #316]	@ (80024c0 <HAL_GPIO_Init+0x310>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d013      	beq.n	80023b0 <HAL_GPIO_Init+0x200>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	4a4e      	ldr	r2, [pc, #312]	@ (80024c4 <HAL_GPIO_Init+0x314>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d00d      	beq.n	80023ac <HAL_GPIO_Init+0x1fc>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	4a4d      	ldr	r2, [pc, #308]	@ (80024c8 <HAL_GPIO_Init+0x318>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d007      	beq.n	80023a8 <HAL_GPIO_Init+0x1f8>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	4a4c      	ldr	r2, [pc, #304]	@ (80024cc <HAL_GPIO_Init+0x31c>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d101      	bne.n	80023a4 <HAL_GPIO_Init+0x1f4>
 80023a0:	2307      	movs	r3, #7
 80023a2:	e00e      	b.n	80023c2 <HAL_GPIO_Init+0x212>
 80023a4:	2308      	movs	r3, #8
 80023a6:	e00c      	b.n	80023c2 <HAL_GPIO_Init+0x212>
 80023a8:	2306      	movs	r3, #6
 80023aa:	e00a      	b.n	80023c2 <HAL_GPIO_Init+0x212>
 80023ac:	2305      	movs	r3, #5
 80023ae:	e008      	b.n	80023c2 <HAL_GPIO_Init+0x212>
 80023b0:	2304      	movs	r3, #4
 80023b2:	e006      	b.n	80023c2 <HAL_GPIO_Init+0x212>
 80023b4:	2303      	movs	r3, #3
 80023b6:	e004      	b.n	80023c2 <HAL_GPIO_Init+0x212>
 80023b8:	2302      	movs	r3, #2
 80023ba:	e002      	b.n	80023c2 <HAL_GPIO_Init+0x212>
 80023bc:	2301      	movs	r3, #1
 80023be:	e000      	b.n	80023c2 <HAL_GPIO_Init+0x212>
 80023c0:	2300      	movs	r3, #0
 80023c2:	697a      	ldr	r2, [r7, #20]
 80023c4:	f002 0203 	and.w	r2, r2, #3
 80023c8:	0092      	lsls	r2, r2, #2
 80023ca:	4093      	lsls	r3, r2
 80023cc:	693a      	ldr	r2, [r7, #16]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80023d2:	4937      	ldr	r1, [pc, #220]	@ (80024b0 <HAL_GPIO_Init+0x300>)
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	089b      	lsrs	r3, r3, #2
 80023d8:	3302      	adds	r3, #2
 80023da:	693a      	ldr	r2, [r7, #16]
 80023dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023e0:	4b3b      	ldr	r3, [pc, #236]	@ (80024d0 <HAL_GPIO_Init+0x320>)
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	43db      	mvns	r3, r3
 80023ea:	693a      	ldr	r2, [r7, #16]
 80023ec:	4013      	ands	r3, r2
 80023ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d003      	beq.n	8002404 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80023fc:	693a      	ldr	r2, [r7, #16]
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	4313      	orrs	r3, r2
 8002402:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002404:	4a32      	ldr	r2, [pc, #200]	@ (80024d0 <HAL_GPIO_Init+0x320>)
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800240a:	4b31      	ldr	r3, [pc, #196]	@ (80024d0 <HAL_GPIO_Init+0x320>)
 800240c:	68db      	ldr	r3, [r3, #12]
 800240e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	43db      	mvns	r3, r3
 8002414:	693a      	ldr	r2, [r7, #16]
 8002416:	4013      	ands	r3, r2
 8002418:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002422:	2b00      	cmp	r3, #0
 8002424:	d003      	beq.n	800242e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002426:	693a      	ldr	r2, [r7, #16]
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	4313      	orrs	r3, r2
 800242c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800242e:	4a28      	ldr	r2, [pc, #160]	@ (80024d0 <HAL_GPIO_Init+0x320>)
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002434:	4b26      	ldr	r3, [pc, #152]	@ (80024d0 <HAL_GPIO_Init+0x320>)
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	43db      	mvns	r3, r3
 800243e:	693a      	ldr	r2, [r7, #16]
 8002440:	4013      	ands	r3, r2
 8002442:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800244c:	2b00      	cmp	r3, #0
 800244e:	d003      	beq.n	8002458 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002450:	693a      	ldr	r2, [r7, #16]
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	4313      	orrs	r3, r2
 8002456:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002458:	4a1d      	ldr	r2, [pc, #116]	@ (80024d0 <HAL_GPIO_Init+0x320>)
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800245e:	4b1c      	ldr	r3, [pc, #112]	@ (80024d0 <HAL_GPIO_Init+0x320>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	43db      	mvns	r3, r3
 8002468:	693a      	ldr	r2, [r7, #16]
 800246a:	4013      	ands	r3, r2
 800246c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d003      	beq.n	8002482 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800247a:	693a      	ldr	r2, [r7, #16]
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	4313      	orrs	r3, r2
 8002480:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002482:	4a13      	ldr	r2, [pc, #76]	@ (80024d0 <HAL_GPIO_Init+0x320>)
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	3301      	adds	r3, #1
 800248c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	fa22 f303 	lsr.w	r3, r2, r3
 8002498:	2b00      	cmp	r3, #0
 800249a:	f47f ae91 	bne.w	80021c0 <HAL_GPIO_Init+0x10>
  }
}
 800249e:	bf00      	nop
 80024a0:	bf00      	nop
 80024a2:	371c      	adds	r7, #28
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr
 80024ac:	40021000 	.word	0x40021000
 80024b0:	40010000 	.word	0x40010000
 80024b4:	48000400 	.word	0x48000400
 80024b8:	48000800 	.word	0x48000800
 80024bc:	48000c00 	.word	0x48000c00
 80024c0:	48001000 	.word	0x48001000
 80024c4:	48001400 	.word	0x48001400
 80024c8:	48001800 	.word	0x48001800
 80024cc:	48001c00 	.word	0x48001c00
 80024d0:	40010400 	.word	0x40010400

080024d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
 80024dc:	460b      	mov	r3, r1
 80024de:	807b      	strh	r3, [r7, #2]
 80024e0:	4613      	mov	r3, r2
 80024e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024e4:	787b      	ldrb	r3, [r7, #1]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d003      	beq.n	80024f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024ea:	887a      	ldrh	r2, [r7, #2]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024f0:	e002      	b.n	80024f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024f2:	887a      	ldrh	r2, [r7, #2]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80024f8:	bf00      	nop
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002508:	4b0d      	ldr	r3, [pc, #52]	@ (8002540 <HAL_PWREx_GetVoltageRange+0x3c>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002510:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002514:	d102      	bne.n	800251c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002516:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800251a:	e00b      	b.n	8002534 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800251c:	4b08      	ldr	r3, [pc, #32]	@ (8002540 <HAL_PWREx_GetVoltageRange+0x3c>)
 800251e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002522:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002526:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800252a:	d102      	bne.n	8002532 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 800252c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002530:	e000      	b.n	8002534 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002532:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002534:	4618      	mov	r0, r3
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	40007000 	.word	0x40007000

08002544 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002544:	b480      	push	{r7}
 8002546:	b085      	sub	sp, #20
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d141      	bne.n	80025d6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002552:	4b4b      	ldr	r3, [pc, #300]	@ (8002680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800255a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800255e:	d131      	bne.n	80025c4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002560:	4b47      	ldr	r3, [pc, #284]	@ (8002680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002562:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002566:	4a46      	ldr	r2, [pc, #280]	@ (8002680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002568:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800256c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002570:	4b43      	ldr	r3, [pc, #268]	@ (8002680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002578:	4a41      	ldr	r2, [pc, #260]	@ (8002680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800257a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800257e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002580:	4b40      	ldr	r3, [pc, #256]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2232      	movs	r2, #50	@ 0x32
 8002586:	fb02 f303 	mul.w	r3, r2, r3
 800258a:	4a3f      	ldr	r2, [pc, #252]	@ (8002688 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800258c:	fba2 2303 	umull	r2, r3, r2, r3
 8002590:	0c9b      	lsrs	r3, r3, #18
 8002592:	3301      	adds	r3, #1
 8002594:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002596:	e002      	b.n	800259e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	3b01      	subs	r3, #1
 800259c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800259e:	4b38      	ldr	r3, [pc, #224]	@ (8002680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025a0:	695b      	ldr	r3, [r3, #20]
 80025a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025aa:	d102      	bne.n	80025b2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d1f2      	bne.n	8002598 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80025b2:	4b33      	ldr	r3, [pc, #204]	@ (8002680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025b4:	695b      	ldr	r3, [r3, #20]
 80025b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025be:	d158      	bne.n	8002672 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80025c0:	2303      	movs	r3, #3
 80025c2:	e057      	b.n	8002674 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80025c4:	4b2e      	ldr	r3, [pc, #184]	@ (8002680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025ca:	4a2d      	ldr	r2, [pc, #180]	@ (8002680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80025d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80025d4:	e04d      	b.n	8002672 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80025dc:	d141      	bne.n	8002662 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80025de:	4b28      	ldr	r3, [pc, #160]	@ (8002680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80025e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025ea:	d131      	bne.n	8002650 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80025ec:	4b24      	ldr	r3, [pc, #144]	@ (8002680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025f2:	4a23      	ldr	r2, [pc, #140]	@ (8002680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80025fc:	4b20      	ldr	r3, [pc, #128]	@ (8002680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002604:	4a1e      	ldr	r2, [pc, #120]	@ (8002680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002606:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800260a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800260c:	4b1d      	ldr	r3, [pc, #116]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	2232      	movs	r2, #50	@ 0x32
 8002612:	fb02 f303 	mul.w	r3, r2, r3
 8002616:	4a1c      	ldr	r2, [pc, #112]	@ (8002688 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002618:	fba2 2303 	umull	r2, r3, r2, r3
 800261c:	0c9b      	lsrs	r3, r3, #18
 800261e:	3301      	adds	r3, #1
 8002620:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002622:	e002      	b.n	800262a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	3b01      	subs	r3, #1
 8002628:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800262a:	4b15      	ldr	r3, [pc, #84]	@ (8002680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800262c:	695b      	ldr	r3, [r3, #20]
 800262e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002632:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002636:	d102      	bne.n	800263e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d1f2      	bne.n	8002624 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800263e:	4b10      	ldr	r3, [pc, #64]	@ (8002680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002640:	695b      	ldr	r3, [r3, #20]
 8002642:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002646:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800264a:	d112      	bne.n	8002672 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800264c:	2303      	movs	r3, #3
 800264e:	e011      	b.n	8002674 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002650:	4b0b      	ldr	r3, [pc, #44]	@ (8002680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002652:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002656:	4a0a      	ldr	r2, [pc, #40]	@ (8002680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002658:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800265c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002660:	e007      	b.n	8002672 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002662:	4b07      	ldr	r3, [pc, #28]	@ (8002680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800266a:	4a05      	ldr	r2, [pc, #20]	@ (8002680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800266c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002670:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002672:	2300      	movs	r3, #0
}
 8002674:	4618      	mov	r0, r3
 8002676:	3714      	adds	r7, #20
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr
 8002680:	40007000 	.word	0x40007000
 8002684:	20040004 	.word	0x20040004
 8002688:	431bde83 	.word	0x431bde83

0800268c <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002690:	4b05      	ldr	r3, [pc, #20]	@ (80026a8 <HAL_PWREx_EnableVddIO2+0x1c>)
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	4a04      	ldr	r2, [pc, #16]	@ (80026a8 <HAL_PWREx_EnableVddIO2+0x1c>)
 8002696:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800269a:	6053      	str	r3, [r2, #4]
}
 800269c:	bf00      	nop
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr
 80026a6:	bf00      	nop
 80026a8:	40007000 	.word	0x40007000

080026ac <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b088      	sub	sp, #32
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d102      	bne.n	80026c0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	f000 bc08 	b.w	8002ed0 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026c0:	4b96      	ldr	r3, [pc, #600]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	f003 030c 	and.w	r3, r3, #12
 80026c8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026ca:	4b94      	ldr	r3, [pc, #592]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 80026cc:	68db      	ldr	r3, [r3, #12]
 80026ce:	f003 0303 	and.w	r3, r3, #3
 80026d2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f003 0310 	and.w	r3, r3, #16
 80026dc:	2b00      	cmp	r3, #0
 80026de:	f000 80e4 	beq.w	80028aa <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80026e2:	69bb      	ldr	r3, [r7, #24]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d007      	beq.n	80026f8 <HAL_RCC_OscConfig+0x4c>
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	2b0c      	cmp	r3, #12
 80026ec:	f040 808b 	bne.w	8002806 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	2b01      	cmp	r3, #1
 80026f4:	f040 8087 	bne.w	8002806 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80026f8:	4b88      	ldr	r3, [pc, #544]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 0302 	and.w	r3, r3, #2
 8002700:	2b00      	cmp	r3, #0
 8002702:	d005      	beq.n	8002710 <HAL_RCC_OscConfig+0x64>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	699b      	ldr	r3, [r3, #24]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d101      	bne.n	8002710 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	e3df      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6a1a      	ldr	r2, [r3, #32]
 8002714:	4b81      	ldr	r3, [pc, #516]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f003 0308 	and.w	r3, r3, #8
 800271c:	2b00      	cmp	r3, #0
 800271e:	d004      	beq.n	800272a <HAL_RCC_OscConfig+0x7e>
 8002720:	4b7e      	ldr	r3, [pc, #504]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002728:	e005      	b.n	8002736 <HAL_RCC_OscConfig+0x8a>
 800272a:	4b7c      	ldr	r3, [pc, #496]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 800272c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002730:	091b      	lsrs	r3, r3, #4
 8002732:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002736:	4293      	cmp	r3, r2
 8002738:	d223      	bcs.n	8002782 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6a1b      	ldr	r3, [r3, #32]
 800273e:	4618      	mov	r0, r3
 8002740:	f000 fd94 	bl	800326c <RCC_SetFlashLatencyFromMSIRange>
 8002744:	4603      	mov	r3, r0
 8002746:	2b00      	cmp	r3, #0
 8002748:	d001      	beq.n	800274e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e3c0      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800274e:	4b73      	ldr	r3, [pc, #460]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a72      	ldr	r2, [pc, #456]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 8002754:	f043 0308 	orr.w	r3, r3, #8
 8002758:	6013      	str	r3, [r2, #0]
 800275a:	4b70      	ldr	r3, [pc, #448]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6a1b      	ldr	r3, [r3, #32]
 8002766:	496d      	ldr	r1, [pc, #436]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 8002768:	4313      	orrs	r3, r2
 800276a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800276c:	4b6b      	ldr	r3, [pc, #428]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	69db      	ldr	r3, [r3, #28]
 8002778:	021b      	lsls	r3, r3, #8
 800277a:	4968      	ldr	r1, [pc, #416]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 800277c:	4313      	orrs	r3, r2
 800277e:	604b      	str	r3, [r1, #4]
 8002780:	e025      	b.n	80027ce <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002782:	4b66      	ldr	r3, [pc, #408]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a65      	ldr	r2, [pc, #404]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 8002788:	f043 0308 	orr.w	r3, r3, #8
 800278c:	6013      	str	r3, [r2, #0]
 800278e:	4b63      	ldr	r3, [pc, #396]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6a1b      	ldr	r3, [r3, #32]
 800279a:	4960      	ldr	r1, [pc, #384]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 800279c:	4313      	orrs	r3, r2
 800279e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027a0:	4b5e      	ldr	r3, [pc, #376]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	69db      	ldr	r3, [r3, #28]
 80027ac:	021b      	lsls	r3, r3, #8
 80027ae:	495b      	ldr	r1, [pc, #364]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 80027b0:	4313      	orrs	r3, r2
 80027b2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80027b4:	69bb      	ldr	r3, [r7, #24]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d109      	bne.n	80027ce <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6a1b      	ldr	r3, [r3, #32]
 80027be:	4618      	mov	r0, r3
 80027c0:	f000 fd54 	bl	800326c <RCC_SetFlashLatencyFromMSIRange>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e380      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80027ce:	f000 fcc1 	bl	8003154 <HAL_RCC_GetSysClockFreq>
 80027d2:	4602      	mov	r2, r0
 80027d4:	4b51      	ldr	r3, [pc, #324]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	091b      	lsrs	r3, r3, #4
 80027da:	f003 030f 	and.w	r3, r3, #15
 80027de:	4950      	ldr	r1, [pc, #320]	@ (8002920 <HAL_RCC_OscConfig+0x274>)
 80027e0:	5ccb      	ldrb	r3, [r1, r3]
 80027e2:	f003 031f 	and.w	r3, r3, #31
 80027e6:	fa22 f303 	lsr.w	r3, r2, r3
 80027ea:	4a4e      	ldr	r2, [pc, #312]	@ (8002924 <HAL_RCC_OscConfig+0x278>)
 80027ec:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80027ee:	4b4e      	ldr	r3, [pc, #312]	@ (8002928 <HAL_RCC_OscConfig+0x27c>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4618      	mov	r0, r3
 80027f4:	f7ff f878 	bl	80018e8 <HAL_InitTick>
 80027f8:	4603      	mov	r3, r0
 80027fa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80027fc:	7bfb      	ldrb	r3, [r7, #15]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d052      	beq.n	80028a8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002802:	7bfb      	ldrb	r3, [r7, #15]
 8002804:	e364      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	699b      	ldr	r3, [r3, #24]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d032      	beq.n	8002874 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800280e:	4b43      	ldr	r3, [pc, #268]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a42      	ldr	r2, [pc, #264]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 8002814:	f043 0301 	orr.w	r3, r3, #1
 8002818:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800281a:	f7ff f8b5 	bl	8001988 <HAL_GetTick>
 800281e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002820:	e008      	b.n	8002834 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002822:	f7ff f8b1 	bl	8001988 <HAL_GetTick>
 8002826:	4602      	mov	r2, r0
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	1ad3      	subs	r3, r2, r3
 800282c:	2b02      	cmp	r3, #2
 800282e:	d901      	bls.n	8002834 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e34d      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002834:	4b39      	ldr	r3, [pc, #228]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 0302 	and.w	r3, r3, #2
 800283c:	2b00      	cmp	r3, #0
 800283e:	d0f0      	beq.n	8002822 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002840:	4b36      	ldr	r3, [pc, #216]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a35      	ldr	r2, [pc, #212]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 8002846:	f043 0308 	orr.w	r3, r3, #8
 800284a:	6013      	str	r3, [r2, #0]
 800284c:	4b33      	ldr	r3, [pc, #204]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6a1b      	ldr	r3, [r3, #32]
 8002858:	4930      	ldr	r1, [pc, #192]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 800285a:	4313      	orrs	r3, r2
 800285c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800285e:	4b2f      	ldr	r3, [pc, #188]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	69db      	ldr	r3, [r3, #28]
 800286a:	021b      	lsls	r3, r3, #8
 800286c:	492b      	ldr	r1, [pc, #172]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 800286e:	4313      	orrs	r3, r2
 8002870:	604b      	str	r3, [r1, #4]
 8002872:	e01a      	b.n	80028aa <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002874:	4b29      	ldr	r3, [pc, #164]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a28      	ldr	r2, [pc, #160]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 800287a:	f023 0301 	bic.w	r3, r3, #1
 800287e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002880:	f7ff f882 	bl	8001988 <HAL_GetTick>
 8002884:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002886:	e008      	b.n	800289a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002888:	f7ff f87e 	bl	8001988 <HAL_GetTick>
 800288c:	4602      	mov	r2, r0
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	2b02      	cmp	r3, #2
 8002894:	d901      	bls.n	800289a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e31a      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800289a:	4b20      	ldr	r3, [pc, #128]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 0302 	and.w	r3, r3, #2
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d1f0      	bne.n	8002888 <HAL_RCC_OscConfig+0x1dc>
 80028a6:	e000      	b.n	80028aa <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80028a8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 0301 	and.w	r3, r3, #1
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d073      	beq.n	800299e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80028b6:	69bb      	ldr	r3, [r7, #24]
 80028b8:	2b08      	cmp	r3, #8
 80028ba:	d005      	beq.n	80028c8 <HAL_RCC_OscConfig+0x21c>
 80028bc:	69bb      	ldr	r3, [r7, #24]
 80028be:	2b0c      	cmp	r3, #12
 80028c0:	d10e      	bne.n	80028e0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	2b03      	cmp	r3, #3
 80028c6:	d10b      	bne.n	80028e0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028c8:	4b14      	ldr	r3, [pc, #80]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d063      	beq.n	800299c <HAL_RCC_OscConfig+0x2f0>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d15f      	bne.n	800299c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	e2f7      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028e8:	d106      	bne.n	80028f8 <HAL_RCC_OscConfig+0x24c>
 80028ea:	4b0c      	ldr	r3, [pc, #48]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a0b      	ldr	r2, [pc, #44]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 80028f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028f4:	6013      	str	r3, [r2, #0]
 80028f6:	e025      	b.n	8002944 <HAL_RCC_OscConfig+0x298>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002900:	d114      	bne.n	800292c <HAL_RCC_OscConfig+0x280>
 8002902:	4b06      	ldr	r3, [pc, #24]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a05      	ldr	r2, [pc, #20]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 8002908:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800290c:	6013      	str	r3, [r2, #0]
 800290e:	4b03      	ldr	r3, [pc, #12]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a02      	ldr	r2, [pc, #8]	@ (800291c <HAL_RCC_OscConfig+0x270>)
 8002914:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002918:	6013      	str	r3, [r2, #0]
 800291a:	e013      	b.n	8002944 <HAL_RCC_OscConfig+0x298>
 800291c:	40021000 	.word	0x40021000
 8002920:	0800571c 	.word	0x0800571c
 8002924:	20040004 	.word	0x20040004
 8002928:	20040008 	.word	0x20040008
 800292c:	4ba0      	ldr	r3, [pc, #640]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a9f      	ldr	r2, [pc, #636]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 8002932:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002936:	6013      	str	r3, [r2, #0]
 8002938:	4b9d      	ldr	r3, [pc, #628]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a9c      	ldr	r2, [pc, #624]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 800293e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002942:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d013      	beq.n	8002974 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800294c:	f7ff f81c 	bl	8001988 <HAL_GetTick>
 8002950:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002952:	e008      	b.n	8002966 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002954:	f7ff f818 	bl	8001988 <HAL_GetTick>
 8002958:	4602      	mov	r2, r0
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	2b64      	cmp	r3, #100	@ 0x64
 8002960:	d901      	bls.n	8002966 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002962:	2303      	movs	r3, #3
 8002964:	e2b4      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002966:	4b92      	ldr	r3, [pc, #584]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d0f0      	beq.n	8002954 <HAL_RCC_OscConfig+0x2a8>
 8002972:	e014      	b.n	800299e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002974:	f7ff f808 	bl	8001988 <HAL_GetTick>
 8002978:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800297a:	e008      	b.n	800298e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800297c:	f7ff f804 	bl	8001988 <HAL_GetTick>
 8002980:	4602      	mov	r2, r0
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	1ad3      	subs	r3, r2, r3
 8002986:	2b64      	cmp	r3, #100	@ 0x64
 8002988:	d901      	bls.n	800298e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800298a:	2303      	movs	r3, #3
 800298c:	e2a0      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800298e:	4b88      	ldr	r3, [pc, #544]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d1f0      	bne.n	800297c <HAL_RCC_OscConfig+0x2d0>
 800299a:	e000      	b.n	800299e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800299c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 0302 	and.w	r3, r3, #2
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d060      	beq.n	8002a6c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80029aa:	69bb      	ldr	r3, [r7, #24]
 80029ac:	2b04      	cmp	r3, #4
 80029ae:	d005      	beq.n	80029bc <HAL_RCC_OscConfig+0x310>
 80029b0:	69bb      	ldr	r3, [r7, #24]
 80029b2:	2b0c      	cmp	r3, #12
 80029b4:	d119      	bne.n	80029ea <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	2b02      	cmp	r3, #2
 80029ba:	d116      	bne.n	80029ea <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029bc:	4b7c      	ldr	r3, [pc, #496]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d005      	beq.n	80029d4 <HAL_RCC_OscConfig+0x328>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	68db      	ldr	r3, [r3, #12]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d101      	bne.n	80029d4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e27d      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029d4:	4b76      	ldr	r3, [pc, #472]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	691b      	ldr	r3, [r3, #16]
 80029e0:	061b      	lsls	r3, r3, #24
 80029e2:	4973      	ldr	r1, [pc, #460]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 80029e4:	4313      	orrs	r3, r2
 80029e6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029e8:	e040      	b.n	8002a6c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d023      	beq.n	8002a3a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029f2:	4b6f      	ldr	r3, [pc, #444]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a6e      	ldr	r2, [pc, #440]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 80029f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029fe:	f7fe ffc3 	bl	8001988 <HAL_GetTick>
 8002a02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a04:	e008      	b.n	8002a18 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a06:	f7fe ffbf 	bl	8001988 <HAL_GetTick>
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	1ad3      	subs	r3, r2, r3
 8002a10:	2b02      	cmp	r3, #2
 8002a12:	d901      	bls.n	8002a18 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002a14:	2303      	movs	r3, #3
 8002a16:	e25b      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a18:	4b65      	ldr	r3, [pc, #404]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d0f0      	beq.n	8002a06 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a24:	4b62      	ldr	r3, [pc, #392]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	691b      	ldr	r3, [r3, #16]
 8002a30:	061b      	lsls	r3, r3, #24
 8002a32:	495f      	ldr	r1, [pc, #380]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 8002a34:	4313      	orrs	r3, r2
 8002a36:	604b      	str	r3, [r1, #4]
 8002a38:	e018      	b.n	8002a6c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a3a:	4b5d      	ldr	r3, [pc, #372]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a5c      	ldr	r2, [pc, #368]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 8002a40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a46:	f7fe ff9f 	bl	8001988 <HAL_GetTick>
 8002a4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a4c:	e008      	b.n	8002a60 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a4e:	f7fe ff9b 	bl	8001988 <HAL_GetTick>
 8002a52:	4602      	mov	r2, r0
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	1ad3      	subs	r3, r2, r3
 8002a58:	2b02      	cmp	r3, #2
 8002a5a:	d901      	bls.n	8002a60 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002a5c:	2303      	movs	r3, #3
 8002a5e:	e237      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a60:	4b53      	ldr	r3, [pc, #332]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d1f0      	bne.n	8002a4e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 0308 	and.w	r3, r3, #8
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d03c      	beq.n	8002af2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	695b      	ldr	r3, [r3, #20]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d01c      	beq.n	8002aba <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a80:	4b4b      	ldr	r3, [pc, #300]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 8002a82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a86:	4a4a      	ldr	r2, [pc, #296]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 8002a88:	f043 0301 	orr.w	r3, r3, #1
 8002a8c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a90:	f7fe ff7a 	bl	8001988 <HAL_GetTick>
 8002a94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a96:	e008      	b.n	8002aaa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a98:	f7fe ff76 	bl	8001988 <HAL_GetTick>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	2b02      	cmp	r3, #2
 8002aa4:	d901      	bls.n	8002aaa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e212      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002aaa:	4b41      	ldr	r3, [pc, #260]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 8002aac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ab0:	f003 0302 	and.w	r3, r3, #2
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d0ef      	beq.n	8002a98 <HAL_RCC_OscConfig+0x3ec>
 8002ab8:	e01b      	b.n	8002af2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002aba:	4b3d      	ldr	r3, [pc, #244]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 8002abc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ac0:	4a3b      	ldr	r2, [pc, #236]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 8002ac2:	f023 0301 	bic.w	r3, r3, #1
 8002ac6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aca:	f7fe ff5d 	bl	8001988 <HAL_GetTick>
 8002ace:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ad0:	e008      	b.n	8002ae4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ad2:	f7fe ff59 	bl	8001988 <HAL_GetTick>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	2b02      	cmp	r3, #2
 8002ade:	d901      	bls.n	8002ae4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002ae0:	2303      	movs	r3, #3
 8002ae2:	e1f5      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ae4:	4b32      	ldr	r3, [pc, #200]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 8002ae6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002aea:	f003 0302 	and.w	r3, r3, #2
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d1ef      	bne.n	8002ad2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0304 	and.w	r3, r3, #4
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	f000 80a6 	beq.w	8002c4c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b00:	2300      	movs	r3, #0
 8002b02:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002b04:	4b2a      	ldr	r3, [pc, #168]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 8002b06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d10d      	bne.n	8002b2c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b10:	4b27      	ldr	r3, [pc, #156]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 8002b12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b14:	4a26      	ldr	r2, [pc, #152]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 8002b16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b1c:	4b24      	ldr	r3, [pc, #144]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 8002b1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b24:	60bb      	str	r3, [r7, #8]
 8002b26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b2c:	4b21      	ldr	r3, [pc, #132]	@ (8002bb4 <HAL_RCC_OscConfig+0x508>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d118      	bne.n	8002b6a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b38:	4b1e      	ldr	r3, [pc, #120]	@ (8002bb4 <HAL_RCC_OscConfig+0x508>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a1d      	ldr	r2, [pc, #116]	@ (8002bb4 <HAL_RCC_OscConfig+0x508>)
 8002b3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b42:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b44:	f7fe ff20 	bl	8001988 <HAL_GetTick>
 8002b48:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b4a:	e008      	b.n	8002b5e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b4c:	f7fe ff1c 	bl	8001988 <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d901      	bls.n	8002b5e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	e1b8      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b5e:	4b15      	ldr	r3, [pc, #84]	@ (8002bb4 <HAL_RCC_OscConfig+0x508>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d0f0      	beq.n	8002b4c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d108      	bne.n	8002b84 <HAL_RCC_OscConfig+0x4d8>
 8002b72:	4b0f      	ldr	r3, [pc, #60]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 8002b74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b78:	4a0d      	ldr	r2, [pc, #52]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 8002b7a:	f043 0301 	orr.w	r3, r3, #1
 8002b7e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b82:	e029      	b.n	8002bd8 <HAL_RCC_OscConfig+0x52c>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	2b05      	cmp	r3, #5
 8002b8a:	d115      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x50c>
 8002b8c:	4b08      	ldr	r3, [pc, #32]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 8002b8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b92:	4a07      	ldr	r2, [pc, #28]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 8002b94:	f043 0304 	orr.w	r3, r3, #4
 8002b98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b9c:	4b04      	ldr	r3, [pc, #16]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 8002b9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ba2:	4a03      	ldr	r2, [pc, #12]	@ (8002bb0 <HAL_RCC_OscConfig+0x504>)
 8002ba4:	f043 0301 	orr.w	r3, r3, #1
 8002ba8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002bac:	e014      	b.n	8002bd8 <HAL_RCC_OscConfig+0x52c>
 8002bae:	bf00      	nop
 8002bb0:	40021000 	.word	0x40021000
 8002bb4:	40007000 	.word	0x40007000
 8002bb8:	4b9d      	ldr	r3, [pc, #628]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002bba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bbe:	4a9c      	ldr	r2, [pc, #624]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002bc0:	f023 0301 	bic.w	r3, r3, #1
 8002bc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002bc8:	4b99      	ldr	r3, [pc, #612]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002bca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bce:	4a98      	ldr	r2, [pc, #608]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002bd0:	f023 0304 	bic.w	r3, r3, #4
 8002bd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d016      	beq.n	8002c0e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002be0:	f7fe fed2 	bl	8001988 <HAL_GetTick>
 8002be4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002be6:	e00a      	b.n	8002bfe <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002be8:	f7fe fece 	bl	8001988 <HAL_GetTick>
 8002bec:	4602      	mov	r2, r0
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d901      	bls.n	8002bfe <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e168      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bfe:	4b8c      	ldr	r3, [pc, #560]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002c00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c04:	f003 0302 	and.w	r3, r3, #2
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d0ed      	beq.n	8002be8 <HAL_RCC_OscConfig+0x53c>
 8002c0c:	e015      	b.n	8002c3a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c0e:	f7fe febb 	bl	8001988 <HAL_GetTick>
 8002c12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c14:	e00a      	b.n	8002c2c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c16:	f7fe feb7 	bl	8001988 <HAL_GetTick>
 8002c1a:	4602      	mov	r2, r0
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	1ad3      	subs	r3, r2, r3
 8002c20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d901      	bls.n	8002c2c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002c28:	2303      	movs	r3, #3
 8002c2a:	e151      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c2c:	4b80      	ldr	r3, [pc, #512]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002c2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c32:	f003 0302 	and.w	r3, r3, #2
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d1ed      	bne.n	8002c16 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c3a:	7ffb      	ldrb	r3, [r7, #31]
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d105      	bne.n	8002c4c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c40:	4b7b      	ldr	r3, [pc, #492]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002c42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c44:	4a7a      	ldr	r2, [pc, #488]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002c46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c4a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f003 0320 	and.w	r3, r3, #32
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d03c      	beq.n	8002cd2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d01c      	beq.n	8002c9a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002c60:	4b73      	ldr	r3, [pc, #460]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002c62:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002c66:	4a72      	ldr	r2, [pc, #456]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002c68:	f043 0301 	orr.w	r3, r3, #1
 8002c6c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c70:	f7fe fe8a 	bl	8001988 <HAL_GetTick>
 8002c74:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002c76:	e008      	b.n	8002c8a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c78:	f7fe fe86 	bl	8001988 <HAL_GetTick>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	2b02      	cmp	r3, #2
 8002c84:	d901      	bls.n	8002c8a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002c86:	2303      	movs	r3, #3
 8002c88:	e122      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002c8a:	4b69      	ldr	r3, [pc, #420]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002c8c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002c90:	f003 0302 	and.w	r3, r3, #2
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d0ef      	beq.n	8002c78 <HAL_RCC_OscConfig+0x5cc>
 8002c98:	e01b      	b.n	8002cd2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002c9a:	4b65      	ldr	r3, [pc, #404]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002c9c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002ca0:	4a63      	ldr	r2, [pc, #396]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002ca2:	f023 0301 	bic.w	r3, r3, #1
 8002ca6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002caa:	f7fe fe6d 	bl	8001988 <HAL_GetTick>
 8002cae:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002cb0:	e008      	b.n	8002cc4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002cb2:	f7fe fe69 	bl	8001988 <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	2b02      	cmp	r3, #2
 8002cbe:	d901      	bls.n	8002cc4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e105      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002cc4:	4b5a      	ldr	r3, [pc, #360]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002cc6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d1ef      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	f000 80f9 	beq.w	8002ece <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ce0:	2b02      	cmp	r3, #2
 8002ce2:	f040 80cf 	bne.w	8002e84 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002ce6:	4b52      	ldr	r3, [pc, #328]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002ce8:	68db      	ldr	r3, [r3, #12]
 8002cea:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	f003 0203 	and.w	r2, r3, #3
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d12c      	bne.n	8002d54 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d04:	3b01      	subs	r3, #1
 8002d06:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d123      	bne.n	8002d54 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d16:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d11b      	bne.n	8002d54 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d26:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d113      	bne.n	8002d54 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d36:	085b      	lsrs	r3, r3, #1
 8002d38:	3b01      	subs	r3, #1
 8002d3a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d109      	bne.n	8002d54 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d4a:	085b      	lsrs	r3, r3, #1
 8002d4c:	3b01      	subs	r3, #1
 8002d4e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d50:	429a      	cmp	r2, r3
 8002d52:	d071      	beq.n	8002e38 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d54:	69bb      	ldr	r3, [r7, #24]
 8002d56:	2b0c      	cmp	r3, #12
 8002d58:	d068      	beq.n	8002e2c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002d5a:	4b35      	ldr	r3, [pc, #212]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d105      	bne.n	8002d72 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002d66:	4b32      	ldr	r3, [pc, #200]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d001      	beq.n	8002d76 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e0ac      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002d76:	4b2e      	ldr	r3, [pc, #184]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a2d      	ldr	r2, [pc, #180]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002d7c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d80:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002d82:	f7fe fe01 	bl	8001988 <HAL_GetTick>
 8002d86:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d88:	e008      	b.n	8002d9c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d8a:	f7fe fdfd 	bl	8001988 <HAL_GetTick>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	1ad3      	subs	r3, r2, r3
 8002d94:	2b02      	cmp	r3, #2
 8002d96:	d901      	bls.n	8002d9c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002d98:	2303      	movs	r3, #3
 8002d9a:	e099      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d9c:	4b24      	ldr	r3, [pc, #144]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d1f0      	bne.n	8002d8a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002da8:	4b21      	ldr	r3, [pc, #132]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002daa:	68da      	ldr	r2, [r3, #12]
 8002dac:	4b21      	ldr	r3, [pc, #132]	@ (8002e34 <HAL_RCC_OscConfig+0x788>)
 8002dae:	4013      	ands	r3, r2
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002db4:	687a      	ldr	r2, [r7, #4]
 8002db6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002db8:	3a01      	subs	r2, #1
 8002dba:	0112      	lsls	r2, r2, #4
 8002dbc:	4311      	orrs	r1, r2
 8002dbe:	687a      	ldr	r2, [r7, #4]
 8002dc0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002dc2:	0212      	lsls	r2, r2, #8
 8002dc4:	4311      	orrs	r1, r2
 8002dc6:	687a      	ldr	r2, [r7, #4]
 8002dc8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002dca:	0852      	lsrs	r2, r2, #1
 8002dcc:	3a01      	subs	r2, #1
 8002dce:	0552      	lsls	r2, r2, #21
 8002dd0:	4311      	orrs	r1, r2
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002dd6:	0852      	lsrs	r2, r2, #1
 8002dd8:	3a01      	subs	r2, #1
 8002dda:	0652      	lsls	r2, r2, #25
 8002ddc:	4311      	orrs	r1, r2
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002de2:	06d2      	lsls	r2, r2, #27
 8002de4:	430a      	orrs	r2, r1
 8002de6:	4912      	ldr	r1, [pc, #72]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002de8:	4313      	orrs	r3, r2
 8002dea:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002dec:	4b10      	ldr	r3, [pc, #64]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a0f      	ldr	r2, [pc, #60]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002df2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002df6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002df8:	4b0d      	ldr	r3, [pc, #52]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	4a0c      	ldr	r2, [pc, #48]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002dfe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e02:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e04:	f7fe fdc0 	bl	8001988 <HAL_GetTick>
 8002e08:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e0a:	e008      	b.n	8002e1e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e0c:	f7fe fdbc 	bl	8001988 <HAL_GetTick>
 8002e10:	4602      	mov	r2, r0
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	1ad3      	subs	r3, r2, r3
 8002e16:	2b02      	cmp	r3, #2
 8002e18:	d901      	bls.n	8002e1e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	e058      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e1e:	4b04      	ldr	r3, [pc, #16]	@ (8002e30 <HAL_RCC_OscConfig+0x784>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d0f0      	beq.n	8002e0c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e2a:	e050      	b.n	8002ece <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e04f      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
 8002e30:	40021000 	.word	0x40021000
 8002e34:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e38:	4b27      	ldr	r3, [pc, #156]	@ (8002ed8 <HAL_RCC_OscConfig+0x82c>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d144      	bne.n	8002ece <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002e44:	4b24      	ldr	r3, [pc, #144]	@ (8002ed8 <HAL_RCC_OscConfig+0x82c>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a23      	ldr	r2, [pc, #140]	@ (8002ed8 <HAL_RCC_OscConfig+0x82c>)
 8002e4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e4e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e50:	4b21      	ldr	r3, [pc, #132]	@ (8002ed8 <HAL_RCC_OscConfig+0x82c>)
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	4a20      	ldr	r2, [pc, #128]	@ (8002ed8 <HAL_RCC_OscConfig+0x82c>)
 8002e56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e5a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e5c:	f7fe fd94 	bl	8001988 <HAL_GetTick>
 8002e60:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e62:	e008      	b.n	8002e76 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e64:	f7fe fd90 	bl	8001988 <HAL_GetTick>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	2b02      	cmp	r3, #2
 8002e70:	d901      	bls.n	8002e76 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	e02c      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e76:	4b18      	ldr	r3, [pc, #96]	@ (8002ed8 <HAL_RCC_OscConfig+0x82c>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d0f0      	beq.n	8002e64 <HAL_RCC_OscConfig+0x7b8>
 8002e82:	e024      	b.n	8002ece <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e84:	69bb      	ldr	r3, [r7, #24]
 8002e86:	2b0c      	cmp	r3, #12
 8002e88:	d01f      	beq.n	8002eca <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e8a:	4b13      	ldr	r3, [pc, #76]	@ (8002ed8 <HAL_RCC_OscConfig+0x82c>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a12      	ldr	r2, [pc, #72]	@ (8002ed8 <HAL_RCC_OscConfig+0x82c>)
 8002e90:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e96:	f7fe fd77 	bl	8001988 <HAL_GetTick>
 8002e9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e9c:	e008      	b.n	8002eb0 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e9e:	f7fe fd73 	bl	8001988 <HAL_GetTick>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	1ad3      	subs	r3, r2, r3
 8002ea8:	2b02      	cmp	r3, #2
 8002eaa:	d901      	bls.n	8002eb0 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002eac:	2303      	movs	r3, #3
 8002eae:	e00f      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002eb0:	4b09      	ldr	r3, [pc, #36]	@ (8002ed8 <HAL_RCC_OscConfig+0x82c>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d1f0      	bne.n	8002e9e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002ebc:	4b06      	ldr	r3, [pc, #24]	@ (8002ed8 <HAL_RCC_OscConfig+0x82c>)
 8002ebe:	68da      	ldr	r2, [r3, #12]
 8002ec0:	4905      	ldr	r1, [pc, #20]	@ (8002ed8 <HAL_RCC_OscConfig+0x82c>)
 8002ec2:	4b06      	ldr	r3, [pc, #24]	@ (8002edc <HAL_RCC_OscConfig+0x830>)
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	60cb      	str	r3, [r1, #12]
 8002ec8:	e001      	b.n	8002ece <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e000      	b.n	8002ed0 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002ece:	2300      	movs	r3, #0
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3720      	adds	r7, #32
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	40021000 	.word	0x40021000
 8002edc:	feeefffc 	.word	0xfeeefffc

08002ee0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b086      	sub	sp, #24
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
 8002ee8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002eea:	2300      	movs	r3, #0
 8002eec:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d101      	bne.n	8002ef8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e11d      	b.n	8003134 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ef8:	4b90      	ldr	r3, [pc, #576]	@ (800313c <HAL_RCC_ClockConfig+0x25c>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 030f 	and.w	r3, r3, #15
 8002f00:	683a      	ldr	r2, [r7, #0]
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d910      	bls.n	8002f28 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f06:	4b8d      	ldr	r3, [pc, #564]	@ (800313c <HAL_RCC_ClockConfig+0x25c>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f023 020f 	bic.w	r2, r3, #15
 8002f0e:	498b      	ldr	r1, [pc, #556]	@ (800313c <HAL_RCC_ClockConfig+0x25c>)
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f16:	4b89      	ldr	r3, [pc, #548]	@ (800313c <HAL_RCC_ClockConfig+0x25c>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 030f 	and.w	r3, r3, #15
 8002f1e:	683a      	ldr	r2, [r7, #0]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d001      	beq.n	8002f28 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e105      	b.n	8003134 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 0302 	and.w	r3, r3, #2
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d010      	beq.n	8002f56 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	689a      	ldr	r2, [r3, #8]
 8002f38:	4b81      	ldr	r3, [pc, #516]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d908      	bls.n	8002f56 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f44:	4b7e      	ldr	r3, [pc, #504]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	497b      	ldr	r1, [pc, #492]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 8002f52:	4313      	orrs	r3, r2
 8002f54:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 0301 	and.w	r3, r3, #1
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d079      	beq.n	8003056 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	2b03      	cmp	r3, #3
 8002f68:	d11e      	bne.n	8002fa8 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f6a:	4b75      	ldr	r3, [pc, #468]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d101      	bne.n	8002f7a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e0dc      	b.n	8003134 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002f7a:	f000 f9d1 	bl	8003320 <RCC_GetSysClockFreqFromPLLSource>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	4a70      	ldr	r2, [pc, #448]	@ (8003144 <HAL_RCC_ClockConfig+0x264>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d946      	bls.n	8003014 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002f86:	4b6e      	ldr	r3, [pc, #440]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d140      	bne.n	8003014 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002f92:	4b6b      	ldr	r3, [pc, #428]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002f9a:	4a69      	ldr	r2, [pc, #420]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 8002f9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002fa0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002fa2:	2380      	movs	r3, #128	@ 0x80
 8002fa4:	617b      	str	r3, [r7, #20]
 8002fa6:	e035      	b.n	8003014 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	2b02      	cmp	r3, #2
 8002fae:	d107      	bne.n	8002fc0 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002fb0:	4b63      	ldr	r3, [pc, #396]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d115      	bne.n	8002fe8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e0b9      	b.n	8003134 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d107      	bne.n	8002fd8 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002fc8:	4b5d      	ldr	r3, [pc, #372]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 0302 	and.w	r3, r3, #2
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d109      	bne.n	8002fe8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e0ad      	b.n	8003134 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fd8:	4b59      	ldr	r3, [pc, #356]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d101      	bne.n	8002fe8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e0a5      	b.n	8003134 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002fe8:	f000 f8b4 	bl	8003154 <HAL_RCC_GetSysClockFreq>
 8002fec:	4603      	mov	r3, r0
 8002fee:	4a55      	ldr	r2, [pc, #340]	@ (8003144 <HAL_RCC_ClockConfig+0x264>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d90f      	bls.n	8003014 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002ff4:	4b52      	ldr	r3, [pc, #328]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d109      	bne.n	8003014 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003000:	4b4f      	ldr	r3, [pc, #316]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003008:	4a4d      	ldr	r2, [pc, #308]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 800300a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800300e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003010:	2380      	movs	r3, #128	@ 0x80
 8003012:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003014:	4b4a      	ldr	r3, [pc, #296]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	f023 0203 	bic.w	r2, r3, #3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	4947      	ldr	r1, [pc, #284]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 8003022:	4313      	orrs	r3, r2
 8003024:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003026:	f7fe fcaf 	bl	8001988 <HAL_GetTick>
 800302a:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800302c:	e00a      	b.n	8003044 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800302e:	f7fe fcab 	bl	8001988 <HAL_GetTick>
 8003032:	4602      	mov	r2, r0
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	f241 3288 	movw	r2, #5000	@ 0x1388
 800303c:	4293      	cmp	r3, r2
 800303e:	d901      	bls.n	8003044 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8003040:	2303      	movs	r3, #3
 8003042:	e077      	b.n	8003134 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003044:	4b3e      	ldr	r3, [pc, #248]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	f003 020c 	and.w	r2, r3, #12
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	009b      	lsls	r3, r3, #2
 8003052:	429a      	cmp	r2, r3
 8003054:	d1eb      	bne.n	800302e <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	2b80      	cmp	r3, #128	@ 0x80
 800305a:	d105      	bne.n	8003068 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800305c:	4b38      	ldr	r3, [pc, #224]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	4a37      	ldr	r2, [pc, #220]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 8003062:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003066:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 0302 	and.w	r3, r3, #2
 8003070:	2b00      	cmp	r3, #0
 8003072:	d010      	beq.n	8003096 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	689a      	ldr	r2, [r3, #8]
 8003078:	4b31      	ldr	r3, [pc, #196]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003080:	429a      	cmp	r2, r3
 8003082:	d208      	bcs.n	8003096 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003084:	4b2e      	ldr	r3, [pc, #184]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	492b      	ldr	r1, [pc, #172]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 8003092:	4313      	orrs	r3, r2
 8003094:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003096:	4b29      	ldr	r3, [pc, #164]	@ (800313c <HAL_RCC_ClockConfig+0x25c>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 030f 	and.w	r3, r3, #15
 800309e:	683a      	ldr	r2, [r7, #0]
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d210      	bcs.n	80030c6 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030a4:	4b25      	ldr	r3, [pc, #148]	@ (800313c <HAL_RCC_ClockConfig+0x25c>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f023 020f 	bic.w	r2, r3, #15
 80030ac:	4923      	ldr	r1, [pc, #140]	@ (800313c <HAL_RCC_ClockConfig+0x25c>)
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030b4:	4b21      	ldr	r3, [pc, #132]	@ (800313c <HAL_RCC_ClockConfig+0x25c>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 030f 	and.w	r3, r3, #15
 80030bc:	683a      	ldr	r2, [r7, #0]
 80030be:	429a      	cmp	r2, r3
 80030c0:	d001      	beq.n	80030c6 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	e036      	b.n	8003134 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 0304 	and.w	r3, r3, #4
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d008      	beq.n	80030e4 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030d2:	4b1b      	ldr	r3, [pc, #108]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	68db      	ldr	r3, [r3, #12]
 80030de:	4918      	ldr	r1, [pc, #96]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 80030e0:	4313      	orrs	r3, r2
 80030e2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0308 	and.w	r3, r3, #8
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d009      	beq.n	8003104 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030f0:	4b13      	ldr	r3, [pc, #76]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	691b      	ldr	r3, [r3, #16]
 80030fc:	00db      	lsls	r3, r3, #3
 80030fe:	4910      	ldr	r1, [pc, #64]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 8003100:	4313      	orrs	r3, r2
 8003102:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003104:	f000 f826 	bl	8003154 <HAL_RCC_GetSysClockFreq>
 8003108:	4602      	mov	r2, r0
 800310a:	4b0d      	ldr	r3, [pc, #52]	@ (8003140 <HAL_RCC_ClockConfig+0x260>)
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	091b      	lsrs	r3, r3, #4
 8003110:	f003 030f 	and.w	r3, r3, #15
 8003114:	490c      	ldr	r1, [pc, #48]	@ (8003148 <HAL_RCC_ClockConfig+0x268>)
 8003116:	5ccb      	ldrb	r3, [r1, r3]
 8003118:	f003 031f 	and.w	r3, r3, #31
 800311c:	fa22 f303 	lsr.w	r3, r2, r3
 8003120:	4a0a      	ldr	r2, [pc, #40]	@ (800314c <HAL_RCC_ClockConfig+0x26c>)
 8003122:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003124:	4b0a      	ldr	r3, [pc, #40]	@ (8003150 <HAL_RCC_ClockConfig+0x270>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4618      	mov	r0, r3
 800312a:	f7fe fbdd 	bl	80018e8 <HAL_InitTick>
 800312e:	4603      	mov	r3, r0
 8003130:	73fb      	strb	r3, [r7, #15]

  return status;
 8003132:	7bfb      	ldrb	r3, [r7, #15]
}
 8003134:	4618      	mov	r0, r3
 8003136:	3718      	adds	r7, #24
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}
 800313c:	40022000 	.word	0x40022000
 8003140:	40021000 	.word	0x40021000
 8003144:	04c4b400 	.word	0x04c4b400
 8003148:	0800571c 	.word	0x0800571c
 800314c:	20040004 	.word	0x20040004
 8003150:	20040008 	.word	0x20040008

08003154 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003154:	b480      	push	{r7}
 8003156:	b089      	sub	sp, #36	@ 0x24
 8003158:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800315a:	2300      	movs	r3, #0
 800315c:	61fb      	str	r3, [r7, #28]
 800315e:	2300      	movs	r3, #0
 8003160:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003162:	4b3e      	ldr	r3, [pc, #248]	@ (800325c <HAL_RCC_GetSysClockFreq+0x108>)
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	f003 030c 	and.w	r3, r3, #12
 800316a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800316c:	4b3b      	ldr	r3, [pc, #236]	@ (800325c <HAL_RCC_GetSysClockFreq+0x108>)
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	f003 0303 	and.w	r3, r3, #3
 8003174:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d005      	beq.n	8003188 <HAL_RCC_GetSysClockFreq+0x34>
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	2b0c      	cmp	r3, #12
 8003180:	d121      	bne.n	80031c6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	2b01      	cmp	r3, #1
 8003186:	d11e      	bne.n	80031c6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003188:	4b34      	ldr	r3, [pc, #208]	@ (800325c <HAL_RCC_GetSysClockFreq+0x108>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 0308 	and.w	r3, r3, #8
 8003190:	2b00      	cmp	r3, #0
 8003192:	d107      	bne.n	80031a4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003194:	4b31      	ldr	r3, [pc, #196]	@ (800325c <HAL_RCC_GetSysClockFreq+0x108>)
 8003196:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800319a:	0a1b      	lsrs	r3, r3, #8
 800319c:	f003 030f 	and.w	r3, r3, #15
 80031a0:	61fb      	str	r3, [r7, #28]
 80031a2:	e005      	b.n	80031b0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80031a4:	4b2d      	ldr	r3, [pc, #180]	@ (800325c <HAL_RCC_GetSysClockFreq+0x108>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	091b      	lsrs	r3, r3, #4
 80031aa:	f003 030f 	and.w	r3, r3, #15
 80031ae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80031b0:	4a2b      	ldr	r2, [pc, #172]	@ (8003260 <HAL_RCC_GetSysClockFreq+0x10c>)
 80031b2:	69fb      	ldr	r3, [r7, #28]
 80031b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031b8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d10d      	bne.n	80031dc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80031c0:	69fb      	ldr	r3, [r7, #28]
 80031c2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80031c4:	e00a      	b.n	80031dc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	2b04      	cmp	r3, #4
 80031ca:	d102      	bne.n	80031d2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80031cc:	4b25      	ldr	r3, [pc, #148]	@ (8003264 <HAL_RCC_GetSysClockFreq+0x110>)
 80031ce:	61bb      	str	r3, [r7, #24]
 80031d0:	e004      	b.n	80031dc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	2b08      	cmp	r3, #8
 80031d6:	d101      	bne.n	80031dc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80031d8:	4b23      	ldr	r3, [pc, #140]	@ (8003268 <HAL_RCC_GetSysClockFreq+0x114>)
 80031da:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	2b0c      	cmp	r3, #12
 80031e0:	d134      	bne.n	800324c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80031e2:	4b1e      	ldr	r3, [pc, #120]	@ (800325c <HAL_RCC_GetSysClockFreq+0x108>)
 80031e4:	68db      	ldr	r3, [r3, #12]
 80031e6:	f003 0303 	and.w	r3, r3, #3
 80031ea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d003      	beq.n	80031fa <HAL_RCC_GetSysClockFreq+0xa6>
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	2b03      	cmp	r3, #3
 80031f6:	d003      	beq.n	8003200 <HAL_RCC_GetSysClockFreq+0xac>
 80031f8:	e005      	b.n	8003206 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80031fa:	4b1a      	ldr	r3, [pc, #104]	@ (8003264 <HAL_RCC_GetSysClockFreq+0x110>)
 80031fc:	617b      	str	r3, [r7, #20]
      break;
 80031fe:	e005      	b.n	800320c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003200:	4b19      	ldr	r3, [pc, #100]	@ (8003268 <HAL_RCC_GetSysClockFreq+0x114>)
 8003202:	617b      	str	r3, [r7, #20]
      break;
 8003204:	e002      	b.n	800320c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	617b      	str	r3, [r7, #20]
      break;
 800320a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800320c:	4b13      	ldr	r3, [pc, #76]	@ (800325c <HAL_RCC_GetSysClockFreq+0x108>)
 800320e:	68db      	ldr	r3, [r3, #12]
 8003210:	091b      	lsrs	r3, r3, #4
 8003212:	f003 030f 	and.w	r3, r3, #15
 8003216:	3301      	adds	r3, #1
 8003218:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800321a:	4b10      	ldr	r3, [pc, #64]	@ (800325c <HAL_RCC_GetSysClockFreq+0x108>)
 800321c:	68db      	ldr	r3, [r3, #12]
 800321e:	0a1b      	lsrs	r3, r3, #8
 8003220:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003224:	697a      	ldr	r2, [r7, #20]
 8003226:	fb03 f202 	mul.w	r2, r3, r2
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003230:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003232:	4b0a      	ldr	r3, [pc, #40]	@ (800325c <HAL_RCC_GetSysClockFreq+0x108>)
 8003234:	68db      	ldr	r3, [r3, #12]
 8003236:	0e5b      	lsrs	r3, r3, #25
 8003238:	f003 0303 	and.w	r3, r3, #3
 800323c:	3301      	adds	r3, #1
 800323e:	005b      	lsls	r3, r3, #1
 8003240:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003242:	697a      	ldr	r2, [r7, #20]
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	fbb2 f3f3 	udiv	r3, r2, r3
 800324a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800324c:	69bb      	ldr	r3, [r7, #24]
}
 800324e:	4618      	mov	r0, r3
 8003250:	3724      	adds	r7, #36	@ 0x24
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr
 800325a:	bf00      	nop
 800325c:	40021000 	.word	0x40021000
 8003260:	0800572c 	.word	0x0800572c
 8003264:	00f42400 	.word	0x00f42400
 8003268:	007a1200 	.word	0x007a1200

0800326c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b086      	sub	sp, #24
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003274:	2300      	movs	r3, #0
 8003276:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003278:	4b27      	ldr	r3, [pc, #156]	@ (8003318 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800327a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800327c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d003      	beq.n	800328c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003284:	f7ff f93e 	bl	8002504 <HAL_PWREx_GetVoltageRange>
 8003288:	6178      	str	r0, [r7, #20]
 800328a:	e014      	b.n	80032b6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800328c:	4b22      	ldr	r3, [pc, #136]	@ (8003318 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800328e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003290:	4a21      	ldr	r2, [pc, #132]	@ (8003318 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003292:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003296:	6593      	str	r3, [r2, #88]	@ 0x58
 8003298:	4b1f      	ldr	r3, [pc, #124]	@ (8003318 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800329a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800329c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032a0:	60fb      	str	r3, [r7, #12]
 80032a2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80032a4:	f7ff f92e 	bl	8002504 <HAL_PWREx_GetVoltageRange>
 80032a8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80032aa:	4b1b      	ldr	r3, [pc, #108]	@ (8003318 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80032ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032ae:	4a1a      	ldr	r2, [pc, #104]	@ (8003318 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80032b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032b4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80032bc:	d10b      	bne.n	80032d6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2b80      	cmp	r3, #128	@ 0x80
 80032c2:	d913      	bls.n	80032ec <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2ba0      	cmp	r3, #160	@ 0xa0
 80032c8:	d902      	bls.n	80032d0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80032ca:	2302      	movs	r3, #2
 80032cc:	613b      	str	r3, [r7, #16]
 80032ce:	e00d      	b.n	80032ec <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80032d0:	2301      	movs	r3, #1
 80032d2:	613b      	str	r3, [r7, #16]
 80032d4:	e00a      	b.n	80032ec <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2b7f      	cmp	r3, #127	@ 0x7f
 80032da:	d902      	bls.n	80032e2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80032dc:	2302      	movs	r3, #2
 80032de:	613b      	str	r3, [r7, #16]
 80032e0:	e004      	b.n	80032ec <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2b70      	cmp	r3, #112	@ 0x70
 80032e6:	d101      	bne.n	80032ec <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80032e8:	2301      	movs	r3, #1
 80032ea:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80032ec:	4b0b      	ldr	r3, [pc, #44]	@ (800331c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f023 020f 	bic.w	r2, r3, #15
 80032f4:	4909      	ldr	r1, [pc, #36]	@ (800331c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	4313      	orrs	r3, r2
 80032fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80032fc:	4b07      	ldr	r3, [pc, #28]	@ (800331c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f003 030f 	and.w	r3, r3, #15
 8003304:	693a      	ldr	r2, [r7, #16]
 8003306:	429a      	cmp	r2, r3
 8003308:	d001      	beq.n	800330e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e000      	b.n	8003310 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800330e:	2300      	movs	r3, #0
}
 8003310:	4618      	mov	r0, r3
 8003312:	3718      	adds	r7, #24
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}
 8003318:	40021000 	.word	0x40021000
 800331c:	40022000 	.word	0x40022000

08003320 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003320:	b480      	push	{r7}
 8003322:	b087      	sub	sp, #28
 8003324:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003326:	4b2d      	ldr	r3, [pc, #180]	@ (80033dc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	f003 0303 	and.w	r3, r3, #3
 800332e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2b03      	cmp	r3, #3
 8003334:	d00b      	beq.n	800334e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2b03      	cmp	r3, #3
 800333a:	d825      	bhi.n	8003388 <RCC_GetSysClockFreqFromPLLSource+0x68>
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2b01      	cmp	r3, #1
 8003340:	d008      	beq.n	8003354 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2b02      	cmp	r3, #2
 8003346:	d11f      	bne.n	8003388 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003348:	4b25      	ldr	r3, [pc, #148]	@ (80033e0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800334a:	613b      	str	r3, [r7, #16]
    break;
 800334c:	e01f      	b.n	800338e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800334e:	4b25      	ldr	r3, [pc, #148]	@ (80033e4 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003350:	613b      	str	r3, [r7, #16]
    break;
 8003352:	e01c      	b.n	800338e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003354:	4b21      	ldr	r3, [pc, #132]	@ (80033dc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 0308 	and.w	r3, r3, #8
 800335c:	2b00      	cmp	r3, #0
 800335e:	d107      	bne.n	8003370 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003360:	4b1e      	ldr	r3, [pc, #120]	@ (80033dc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003362:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003366:	0a1b      	lsrs	r3, r3, #8
 8003368:	f003 030f 	and.w	r3, r3, #15
 800336c:	617b      	str	r3, [r7, #20]
 800336e:	e005      	b.n	800337c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003370:	4b1a      	ldr	r3, [pc, #104]	@ (80033dc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	091b      	lsrs	r3, r3, #4
 8003376:	f003 030f 	and.w	r3, r3, #15
 800337a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800337c:	4a1a      	ldr	r2, [pc, #104]	@ (80033e8 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003384:	613b      	str	r3, [r7, #16]
    break;
 8003386:	e002      	b.n	800338e <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8003388:	2300      	movs	r3, #0
 800338a:	613b      	str	r3, [r7, #16]
    break;
 800338c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800338e:	4b13      	ldr	r3, [pc, #76]	@ (80033dc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003390:	68db      	ldr	r3, [r3, #12]
 8003392:	091b      	lsrs	r3, r3, #4
 8003394:	f003 030f 	and.w	r3, r3, #15
 8003398:	3301      	adds	r3, #1
 800339a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800339c:	4b0f      	ldr	r3, [pc, #60]	@ (80033dc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	0a1b      	lsrs	r3, r3, #8
 80033a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80033a6:	693a      	ldr	r2, [r7, #16]
 80033a8:	fb03 f202 	mul.w	r2, r3, r2
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80033b2:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80033b4:	4b09      	ldr	r3, [pc, #36]	@ (80033dc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	0e5b      	lsrs	r3, r3, #25
 80033ba:	f003 0303 	and.w	r3, r3, #3
 80033be:	3301      	adds	r3, #1
 80033c0:	005b      	lsls	r3, r3, #1
 80033c2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80033c4:	693a      	ldr	r2, [r7, #16]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80033cc:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80033ce:	683b      	ldr	r3, [r7, #0]
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	371c      	adds	r7, #28
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr
 80033dc:	40021000 	.word	0x40021000
 80033e0:	00f42400 	.word	0x00f42400
 80033e4:	007a1200 	.word	0x007a1200
 80033e8:	0800572c 	.word	0x0800572c

080033ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d101      	bne.n	80033fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e095      	b.n	800352a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003402:	2b00      	cmp	r3, #0
 8003404:	d108      	bne.n	8003418 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800340e:	d009      	beq.n	8003424 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2200      	movs	r2, #0
 8003414:	61da      	str	r2, [r3, #28]
 8003416:	e005      	b.n	8003424 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2200      	movs	r2, #0
 800341c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2200      	movs	r2, #0
 8003422:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003430:	b2db      	uxtb	r3, r3
 8003432:	2b00      	cmp	r3, #0
 8003434:	d106      	bne.n	8003444 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	f7fe f8b8 	bl	80015b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2202      	movs	r2, #2
 8003448:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800345a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	68db      	ldr	r3, [r3, #12]
 8003460:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003464:	d902      	bls.n	800346c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003466:	2300      	movs	r3, #0
 8003468:	60fb      	str	r3, [r7, #12]
 800346a:	e002      	b.n	8003472 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800346c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003470:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	68db      	ldr	r3, [r3, #12]
 8003476:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800347a:	d007      	beq.n	800348c <HAL_SPI_Init+0xa0>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003484:	d002      	beq.n	800348c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2200      	movs	r2, #0
 800348a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800349c:	431a      	orrs	r2, r3
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	691b      	ldr	r3, [r3, #16]
 80034a2:	f003 0302 	and.w	r3, r3, #2
 80034a6:	431a      	orrs	r2, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	695b      	ldr	r3, [r3, #20]
 80034ac:	f003 0301 	and.w	r3, r3, #1
 80034b0:	431a      	orrs	r2, r3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	699b      	ldr	r3, [r3, #24]
 80034b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80034ba:	431a      	orrs	r2, r3
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	69db      	ldr	r3, [r3, #28]
 80034c0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80034c4:	431a      	orrs	r2, r3
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6a1b      	ldr	r3, [r3, #32]
 80034ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034ce:	ea42 0103 	orr.w	r1, r2, r3
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034d6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	430a      	orrs	r2, r1
 80034e0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	699b      	ldr	r3, [r3, #24]
 80034e6:	0c1b      	lsrs	r3, r3, #16
 80034e8:	f003 0204 	and.w	r2, r3, #4
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034f0:	f003 0310 	and.w	r3, r3, #16
 80034f4:	431a      	orrs	r2, r3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034fa:	f003 0308 	and.w	r3, r3, #8
 80034fe:	431a      	orrs	r2, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	68db      	ldr	r3, [r3, #12]
 8003504:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003508:	ea42 0103 	orr.w	r1, r2, r3
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	430a      	orrs	r2, r1
 8003518:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2200      	movs	r2, #0
 800351e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2201      	movs	r2, #1
 8003524:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003528:	2300      	movs	r3, #0
}
 800352a:	4618      	mov	r0, r3
 800352c:	3710      	adds	r7, #16
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}

08003532 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003532:	b580      	push	{r7, lr}
 8003534:	b08a      	sub	sp, #40	@ 0x28
 8003536:	af00      	add	r7, sp, #0
 8003538:	60f8      	str	r0, [r7, #12]
 800353a:	60b9      	str	r1, [r7, #8]
 800353c:	607a      	str	r2, [r7, #4]
 800353e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003540:	2301      	movs	r3, #1
 8003542:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003544:	f7fe fa20 	bl	8001988 <HAL_GetTick>
 8003548:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003550:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003558:	887b      	ldrh	r3, [r7, #2]
 800355a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800355c:	887b      	ldrh	r3, [r7, #2]
 800355e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003560:	7ffb      	ldrb	r3, [r7, #31]
 8003562:	2b01      	cmp	r3, #1
 8003564:	d00c      	beq.n	8003580 <HAL_SPI_TransmitReceive+0x4e>
 8003566:	69bb      	ldr	r3, [r7, #24]
 8003568:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800356c:	d106      	bne.n	800357c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d102      	bne.n	800357c <HAL_SPI_TransmitReceive+0x4a>
 8003576:	7ffb      	ldrb	r3, [r7, #31]
 8003578:	2b04      	cmp	r3, #4
 800357a:	d001      	beq.n	8003580 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800357c:	2302      	movs	r3, #2
 800357e:	e1f3      	b.n	8003968 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d005      	beq.n	8003592 <HAL_SPI_TransmitReceive+0x60>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d002      	beq.n	8003592 <HAL_SPI_TransmitReceive+0x60>
 800358c:	887b      	ldrh	r3, [r7, #2]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d101      	bne.n	8003596 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e1e8      	b.n	8003968 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800359c:	2b01      	cmp	r3, #1
 800359e:	d101      	bne.n	80035a4 <HAL_SPI_TransmitReceive+0x72>
 80035a0:	2302      	movs	r3, #2
 80035a2:	e1e1      	b.n	8003968 <HAL_SPI_TransmitReceive+0x436>
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2201      	movs	r2, #1
 80035a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	2b04      	cmp	r3, #4
 80035b6:	d003      	beq.n	80035c0 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2205      	movs	r2, #5
 80035bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2200      	movs	r2, #0
 80035c4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	687a      	ldr	r2, [r7, #4]
 80035ca:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	887a      	ldrh	r2, [r7, #2]
 80035d0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	887a      	ldrh	r2, [r7, #2]
 80035d8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	68ba      	ldr	r2, [r7, #8]
 80035e0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	887a      	ldrh	r2, [r7, #2]
 80035e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	887a      	ldrh	r2, [r7, #2]
 80035ec:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2200      	movs	r2, #0
 80035f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2200      	movs	r2, #0
 80035f8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	68db      	ldr	r3, [r3, #12]
 80035fe:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003602:	d802      	bhi.n	800360a <HAL_SPI_TransmitReceive+0xd8>
 8003604:	8abb      	ldrh	r3, [r7, #20]
 8003606:	2b01      	cmp	r3, #1
 8003608:	d908      	bls.n	800361c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	685a      	ldr	r2, [r3, #4]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003618:	605a      	str	r2, [r3, #4]
 800361a:	e007      	b.n	800362c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	685a      	ldr	r2, [r3, #4]
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800362a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003636:	2b40      	cmp	r3, #64	@ 0x40
 8003638:	d007      	beq.n	800364a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003648:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	68db      	ldr	r3, [r3, #12]
 800364e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003652:	f240 8083 	bls.w	800375c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d002      	beq.n	8003664 <HAL_SPI_TransmitReceive+0x132>
 800365e:	8afb      	ldrh	r3, [r7, #22]
 8003660:	2b01      	cmp	r3, #1
 8003662:	d16f      	bne.n	8003744 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003668:	881a      	ldrh	r2, [r3, #0]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003674:	1c9a      	adds	r2, r3, #2
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800367e:	b29b      	uxth	r3, r3
 8003680:	3b01      	subs	r3, #1
 8003682:	b29a      	uxth	r2, r3
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003688:	e05c      	b.n	8003744 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	f003 0302 	and.w	r3, r3, #2
 8003694:	2b02      	cmp	r3, #2
 8003696:	d11b      	bne.n	80036d0 <HAL_SPI_TransmitReceive+0x19e>
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800369c:	b29b      	uxth	r3, r3
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d016      	beq.n	80036d0 <HAL_SPI_TransmitReceive+0x19e>
 80036a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	d113      	bne.n	80036d0 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036ac:	881a      	ldrh	r2, [r3, #0]
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036b8:	1c9a      	adds	r2, r3, #2
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036c2:	b29b      	uxth	r3, r3
 80036c4:	3b01      	subs	r3, #1
 80036c6:	b29a      	uxth	r2, r3
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80036cc:	2300      	movs	r3, #0
 80036ce:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	f003 0301 	and.w	r3, r3, #1
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d11c      	bne.n	8003718 <HAL_SPI_TransmitReceive+0x1e6>
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80036e4:	b29b      	uxth	r3, r3
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d016      	beq.n	8003718 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	68da      	ldr	r2, [r3, #12]
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036f4:	b292      	uxth	r2, r2
 80036f6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036fc:	1c9a      	adds	r2, r3, #2
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003708:	b29b      	uxth	r3, r3
 800370a:	3b01      	subs	r3, #1
 800370c:	b29a      	uxth	r2, r3
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003714:	2301      	movs	r3, #1
 8003716:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003718:	f7fe f936 	bl	8001988 <HAL_GetTick>
 800371c:	4602      	mov	r2, r0
 800371e:	6a3b      	ldr	r3, [r7, #32]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003724:	429a      	cmp	r2, r3
 8003726:	d80d      	bhi.n	8003744 <HAL_SPI_TransmitReceive+0x212>
 8003728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800372a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800372e:	d009      	beq.n	8003744 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2201      	movs	r2, #1
 8003734:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2200      	movs	r2, #0
 800373c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003740:	2303      	movs	r3, #3
 8003742:	e111      	b.n	8003968 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003748:	b29b      	uxth	r3, r3
 800374a:	2b00      	cmp	r3, #0
 800374c:	d19d      	bne.n	800368a <HAL_SPI_TransmitReceive+0x158>
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003754:	b29b      	uxth	r3, r3
 8003756:	2b00      	cmp	r3, #0
 8003758:	d197      	bne.n	800368a <HAL_SPI_TransmitReceive+0x158>
 800375a:	e0e5      	b.n	8003928 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d003      	beq.n	800376c <HAL_SPI_TransmitReceive+0x23a>
 8003764:	8afb      	ldrh	r3, [r7, #22]
 8003766:	2b01      	cmp	r3, #1
 8003768:	f040 80d1 	bne.w	800390e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003770:	b29b      	uxth	r3, r3
 8003772:	2b01      	cmp	r3, #1
 8003774:	d912      	bls.n	800379c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800377a:	881a      	ldrh	r2, [r3, #0]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003786:	1c9a      	adds	r2, r3, #2
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003790:	b29b      	uxth	r3, r3
 8003792:	3b02      	subs	r3, #2
 8003794:	b29a      	uxth	r2, r3
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800379a:	e0b8      	b.n	800390e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	330c      	adds	r3, #12
 80037a6:	7812      	ldrb	r2, [r2, #0]
 80037a8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037ae:	1c5a      	adds	r2, r3, #1
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037b8:	b29b      	uxth	r3, r3
 80037ba:	3b01      	subs	r3, #1
 80037bc:	b29a      	uxth	r2, r3
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80037c2:	e0a4      	b.n	800390e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	f003 0302 	and.w	r3, r3, #2
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d134      	bne.n	800383c <HAL_SPI_TransmitReceive+0x30a>
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037d6:	b29b      	uxth	r3, r3
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d02f      	beq.n	800383c <HAL_SPI_TransmitReceive+0x30a>
 80037dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d12c      	bne.n	800383c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037e6:	b29b      	uxth	r3, r3
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d912      	bls.n	8003812 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037f0:	881a      	ldrh	r2, [r3, #0]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037fc:	1c9a      	adds	r2, r3, #2
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003806:	b29b      	uxth	r3, r3
 8003808:	3b02      	subs	r3, #2
 800380a:	b29a      	uxth	r2, r3
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003810:	e012      	b.n	8003838 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	330c      	adds	r3, #12
 800381c:	7812      	ldrb	r2, [r2, #0]
 800381e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003824:	1c5a      	adds	r2, r3, #1
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800382e:	b29b      	uxth	r3, r3
 8003830:	3b01      	subs	r3, #1
 8003832:	b29a      	uxth	r2, r3
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003838:	2300      	movs	r3, #0
 800383a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	f003 0301 	and.w	r3, r3, #1
 8003846:	2b01      	cmp	r3, #1
 8003848:	d148      	bne.n	80038dc <HAL_SPI_TransmitReceive+0x3aa>
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003850:	b29b      	uxth	r3, r3
 8003852:	2b00      	cmp	r3, #0
 8003854:	d042      	beq.n	80038dc <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800385c:	b29b      	uxth	r3, r3
 800385e:	2b01      	cmp	r3, #1
 8003860:	d923      	bls.n	80038aa <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	68da      	ldr	r2, [r3, #12]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386c:	b292      	uxth	r2, r2
 800386e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003874:	1c9a      	adds	r2, r3, #2
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003880:	b29b      	uxth	r3, r3
 8003882:	3b02      	subs	r3, #2
 8003884:	b29a      	uxth	r2, r3
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003892:	b29b      	uxth	r3, r3
 8003894:	2b01      	cmp	r3, #1
 8003896:	d81f      	bhi.n	80038d8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	685a      	ldr	r2, [r3, #4]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80038a6:	605a      	str	r2, [r3, #4]
 80038a8:	e016      	b.n	80038d8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f103 020c 	add.w	r2, r3, #12
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b6:	7812      	ldrb	r2, [r2, #0]
 80038b8:	b2d2      	uxtb	r2, r2
 80038ba:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c0:	1c5a      	adds	r2, r3, #1
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80038cc:	b29b      	uxth	r3, r3
 80038ce:	3b01      	subs	r3, #1
 80038d0:	b29a      	uxth	r2, r3
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80038d8:	2301      	movs	r3, #1
 80038da:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80038dc:	f7fe f854 	bl	8001988 <HAL_GetTick>
 80038e0:	4602      	mov	r2, r0
 80038e2:	6a3b      	ldr	r3, [r7, #32]
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d803      	bhi.n	80038f4 <HAL_SPI_TransmitReceive+0x3c2>
 80038ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038f2:	d102      	bne.n	80038fa <HAL_SPI_TransmitReceive+0x3c8>
 80038f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d109      	bne.n	800390e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2201      	movs	r2, #1
 80038fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2200      	movs	r2, #0
 8003906:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800390a:	2303      	movs	r3, #3
 800390c:	e02c      	b.n	8003968 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003912:	b29b      	uxth	r3, r3
 8003914:	2b00      	cmp	r3, #0
 8003916:	f47f af55 	bne.w	80037c4 <HAL_SPI_TransmitReceive+0x292>
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003920:	b29b      	uxth	r3, r3
 8003922:	2b00      	cmp	r3, #0
 8003924:	f47f af4e 	bne.w	80037c4 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003928:	6a3a      	ldr	r2, [r7, #32]
 800392a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800392c:	68f8      	ldr	r0, [r7, #12]
 800392e:	f000 f93d 	bl	8003bac <SPI_EndRxTxTransaction>
 8003932:	4603      	mov	r3, r0
 8003934:	2b00      	cmp	r3, #0
 8003936:	d008      	beq.n	800394a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2220      	movs	r2, #32
 800393c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2200      	movs	r2, #0
 8003942:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e00e      	b.n	8003968 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2201      	movs	r2, #1
 800394e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2200      	movs	r2, #0
 8003956:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800395e:	2b00      	cmp	r3, #0
 8003960:	d001      	beq.n	8003966 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e000      	b.n	8003968 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8003966:	2300      	movs	r3, #0
  }
}
 8003968:	4618      	mov	r0, r3
 800396a:	3728      	adds	r7, #40	@ 0x28
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}

08003970 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b088      	sub	sp, #32
 8003974:	af00      	add	r7, sp, #0
 8003976:	60f8      	str	r0, [r7, #12]
 8003978:	60b9      	str	r1, [r7, #8]
 800397a:	603b      	str	r3, [r7, #0]
 800397c:	4613      	mov	r3, r2
 800397e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003980:	f7fe f802 	bl	8001988 <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003988:	1a9b      	subs	r3, r3, r2
 800398a:	683a      	ldr	r2, [r7, #0]
 800398c:	4413      	add	r3, r2
 800398e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003990:	f7fd fffa 	bl	8001988 <HAL_GetTick>
 8003994:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003996:	4b39      	ldr	r3, [pc, #228]	@ (8003a7c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	015b      	lsls	r3, r3, #5
 800399c:	0d1b      	lsrs	r3, r3, #20
 800399e:	69fa      	ldr	r2, [r7, #28]
 80039a0:	fb02 f303 	mul.w	r3, r2, r3
 80039a4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80039a6:	e054      	b.n	8003a52 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039ae:	d050      	beq.n	8003a52 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80039b0:	f7fd ffea 	bl	8001988 <HAL_GetTick>
 80039b4:	4602      	mov	r2, r0
 80039b6:	69bb      	ldr	r3, [r7, #24]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	69fa      	ldr	r2, [r7, #28]
 80039bc:	429a      	cmp	r2, r3
 80039be:	d902      	bls.n	80039c6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80039c0:	69fb      	ldr	r3, [r7, #28]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d13d      	bne.n	8003a42 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	685a      	ldr	r2, [r3, #4]
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80039d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80039de:	d111      	bne.n	8003a04 <SPI_WaitFlagStateUntilTimeout+0x94>
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039e8:	d004      	beq.n	80039f4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039f2:	d107      	bne.n	8003a04 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a02:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a0c:	d10f      	bne.n	8003a2e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003a1c:	601a      	str	r2, [r3, #0]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003a2c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2201      	movs	r2, #1
 8003a32:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e017      	b.n	8003a72 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d101      	bne.n	8003a4c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	3b01      	subs	r3, #1
 8003a50:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	689a      	ldr	r2, [r3, #8]
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	68ba      	ldr	r2, [r7, #8]
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	bf0c      	ite	eq
 8003a62:	2301      	moveq	r3, #1
 8003a64:	2300      	movne	r3, #0
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	461a      	mov	r2, r3
 8003a6a:	79fb      	ldrb	r3, [r7, #7]
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d19b      	bne.n	80039a8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003a70:	2300      	movs	r3, #0
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	3720      	adds	r7, #32
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}
 8003a7a:	bf00      	nop
 8003a7c:	20040004 	.word	0x20040004

08003a80 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b08a      	sub	sp, #40	@ 0x28
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	60f8      	str	r0, [r7, #12]
 8003a88:	60b9      	str	r1, [r7, #8]
 8003a8a:	607a      	str	r2, [r7, #4]
 8003a8c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003a92:	f7fd ff79 	bl	8001988 <HAL_GetTick>
 8003a96:	4602      	mov	r2, r0
 8003a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a9a:	1a9b      	subs	r3, r3, r2
 8003a9c:	683a      	ldr	r2, [r7, #0]
 8003a9e:	4413      	add	r3, r2
 8003aa0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003aa2:	f7fd ff71 	bl	8001988 <HAL_GetTick>
 8003aa6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	330c      	adds	r3, #12
 8003aae:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003ab0:	4b3d      	ldr	r3, [pc, #244]	@ (8003ba8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	4613      	mov	r3, r2
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	4413      	add	r3, r2
 8003aba:	00da      	lsls	r2, r3, #3
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	0d1b      	lsrs	r3, r3, #20
 8003ac0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ac2:	fb02 f303 	mul.w	r3, r2, r3
 8003ac6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003ac8:	e060      	b.n	8003b8c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003ad0:	d107      	bne.n	8003ae2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d104      	bne.n	8003ae2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003ad8:	69fb      	ldr	r3, [r7, #28]
 8003ada:	781b      	ldrb	r3, [r3, #0]
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003ae0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ae8:	d050      	beq.n	8003b8c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003aea:	f7fd ff4d 	bl	8001988 <HAL_GetTick>
 8003aee:	4602      	mov	r2, r0
 8003af0:	6a3b      	ldr	r3, [r7, #32]
 8003af2:	1ad3      	subs	r3, r2, r3
 8003af4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003af6:	429a      	cmp	r2, r3
 8003af8:	d902      	bls.n	8003b00 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d13d      	bne.n	8003b7c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	685a      	ldr	r2, [r3, #4]
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003b0e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b18:	d111      	bne.n	8003b3e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b22:	d004      	beq.n	8003b2e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b2c:	d107      	bne.n	8003b3e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b3c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b46:	d10f      	bne.n	8003b68 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003b56:	601a      	str	r2, [r3, #0]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003b66:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2200      	movs	r2, #0
 8003b74:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003b78:	2303      	movs	r3, #3
 8003b7a:	e010      	b.n	8003b9e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d101      	bne.n	8003b86 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003b82:	2300      	movs	r3, #0
 8003b84:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003b86:	69bb      	ldr	r3, [r7, #24]
 8003b88:	3b01      	subs	r3, #1
 8003b8a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	689a      	ldr	r2, [r3, #8]
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	4013      	ands	r3, r2
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d196      	bne.n	8003aca <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003b9c:	2300      	movs	r3, #0
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3728      	adds	r7, #40	@ 0x28
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
 8003ba6:	bf00      	nop
 8003ba8:	20040004 	.word	0x20040004

08003bac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b086      	sub	sp, #24
 8003bb0:	af02      	add	r7, sp, #8
 8003bb2:	60f8      	str	r0, [r7, #12]
 8003bb4:	60b9      	str	r1, [r7, #8]
 8003bb6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	9300      	str	r3, [sp, #0]
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003bc4:	68f8      	ldr	r0, [r7, #12]
 8003bc6:	f7ff ff5b 	bl	8003a80 <SPI_WaitFifoStateUntilTimeout>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d007      	beq.n	8003be0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bd4:	f043 0220 	orr.w	r2, r3, #32
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	e027      	b.n	8003c30 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	9300      	str	r3, [sp, #0]
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	2200      	movs	r2, #0
 8003be8:	2180      	movs	r1, #128	@ 0x80
 8003bea:	68f8      	ldr	r0, [r7, #12]
 8003bec:	f7ff fec0 	bl	8003970 <SPI_WaitFlagStateUntilTimeout>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d007      	beq.n	8003c06 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bfa:	f043 0220 	orr.w	r2, r3, #32
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	e014      	b.n	8003c30 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	9300      	str	r3, [sp, #0]
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003c12:	68f8      	ldr	r0, [r7, #12]
 8003c14:	f7ff ff34 	bl	8003a80 <SPI_WaitFifoStateUntilTimeout>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d007      	beq.n	8003c2e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c22:	f043 0220 	orr.w	r2, r3, #32
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	e000      	b.n	8003c30 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003c2e:	2300      	movs	r3, #0
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3710      	adds	r7, #16
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}

08003c38 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b082      	sub	sp, #8
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d101      	bne.n	8003c4a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e049      	b.n	8003cde <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d106      	bne.n	8003c64 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f7fd fcfc 	bl	800165c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2202      	movs	r2, #2
 8003c68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	3304      	adds	r3, #4
 8003c74:	4619      	mov	r1, r3
 8003c76:	4610      	mov	r0, r2
 8003c78:	f001 f836 	bl	8004ce8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2201      	movs	r2, #1
 8003c88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2201      	movs	r2, #1
 8003c90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2201      	movs	r2, #1
 8003c98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003cdc:	2300      	movs	r3, #0
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3708      	adds	r7, #8
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}

08003ce6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003ce6:	b580      	push	{r7, lr}
 8003ce8:	b082      	sub	sp, #8
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d101      	bne.n	8003cf8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e049      	b.n	8003d8c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d106      	bne.n	8003d12 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2200      	movs	r2, #0
 8003d08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d0c:	6878      	ldr	r0, [r7, #4]
 8003d0e:	f000 f841 	bl	8003d94 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2202      	movs	r2, #2
 8003d16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	3304      	adds	r3, #4
 8003d22:	4619      	mov	r1, r3
 8003d24:	4610      	mov	r0, r2
 8003d26:	f000 ffdf 	bl	8004ce8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2201      	movs	r2, #1
 8003d36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2201      	movs	r2, #1
 8003d46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2201      	movs	r2, #1
 8003d56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2201      	movs	r2, #1
 8003d66:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2201      	movs	r2, #1
 8003d76:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2201      	movs	r2, #1
 8003d86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d8a:	2300      	movs	r3, #0
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3708      	adds	r7, #8
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}

08003d94 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003d9c:	bf00      	nop
 8003d9e:	370c      	adds	r7, #12
 8003da0:	46bd      	mov	sp, r7
 8003da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da6:	4770      	bx	lr

08003da8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b082      	sub	sp, #8
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
 8003db0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	2200      	movs	r2, #0
 8003db8:	6839      	ldr	r1, [r7, #0]
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f001 fbaa 	bl	8005514 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a3e      	ldr	r2, [pc, #248]	@ (8003ec0 <HAL_TIM_PWM_Stop+0x118>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d013      	beq.n	8003df2 <HAL_TIM_PWM_Stop+0x4a>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a3d      	ldr	r2, [pc, #244]	@ (8003ec4 <HAL_TIM_PWM_Stop+0x11c>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d00e      	beq.n	8003df2 <HAL_TIM_PWM_Stop+0x4a>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a3b      	ldr	r2, [pc, #236]	@ (8003ec8 <HAL_TIM_PWM_Stop+0x120>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d009      	beq.n	8003df2 <HAL_TIM_PWM_Stop+0x4a>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a3a      	ldr	r2, [pc, #232]	@ (8003ecc <HAL_TIM_PWM_Stop+0x124>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d004      	beq.n	8003df2 <HAL_TIM_PWM_Stop+0x4a>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a38      	ldr	r2, [pc, #224]	@ (8003ed0 <HAL_TIM_PWM_Stop+0x128>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d101      	bne.n	8003df6 <HAL_TIM_PWM_Stop+0x4e>
 8003df2:	2301      	movs	r3, #1
 8003df4:	e000      	b.n	8003df8 <HAL_TIM_PWM_Stop+0x50>
 8003df6:	2300      	movs	r3, #0
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d017      	beq.n	8003e2c <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	6a1a      	ldr	r2, [r3, #32]
 8003e02:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003e06:	4013      	ands	r3, r2
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d10f      	bne.n	8003e2c <HAL_TIM_PWM_Stop+0x84>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	6a1a      	ldr	r2, [r3, #32]
 8003e12:	f240 4344 	movw	r3, #1092	@ 0x444
 8003e16:	4013      	ands	r3, r2
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d107      	bne.n	8003e2c <HAL_TIM_PWM_Stop+0x84>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003e2a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	6a1a      	ldr	r2, [r3, #32]
 8003e32:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003e36:	4013      	ands	r3, r2
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d10f      	bne.n	8003e5c <HAL_TIM_PWM_Stop+0xb4>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	6a1a      	ldr	r2, [r3, #32]
 8003e42:	f240 4344 	movw	r3, #1092	@ 0x444
 8003e46:	4013      	ands	r3, r2
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d107      	bne.n	8003e5c <HAL_TIM_PWM_Stop+0xb4>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f022 0201 	bic.w	r2, r2, #1
 8003e5a:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d104      	bne.n	8003e6c <HAL_TIM_PWM_Stop+0xc4>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2201      	movs	r2, #1
 8003e66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e6a:	e023      	b.n	8003eb4 <HAL_TIM_PWM_Stop+0x10c>
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	2b04      	cmp	r3, #4
 8003e70:	d104      	bne.n	8003e7c <HAL_TIM_PWM_Stop+0xd4>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2201      	movs	r2, #1
 8003e76:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e7a:	e01b      	b.n	8003eb4 <HAL_TIM_PWM_Stop+0x10c>
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	2b08      	cmp	r3, #8
 8003e80:	d104      	bne.n	8003e8c <HAL_TIM_PWM_Stop+0xe4>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2201      	movs	r2, #1
 8003e86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e8a:	e013      	b.n	8003eb4 <HAL_TIM_PWM_Stop+0x10c>
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	2b0c      	cmp	r3, #12
 8003e90:	d104      	bne.n	8003e9c <HAL_TIM_PWM_Stop+0xf4>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2201      	movs	r2, #1
 8003e96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003e9a:	e00b      	b.n	8003eb4 <HAL_TIM_PWM_Stop+0x10c>
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	2b10      	cmp	r3, #16
 8003ea0:	d104      	bne.n	8003eac <HAL_TIM_PWM_Stop+0x104>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003eaa:	e003      	b.n	8003eb4 <HAL_TIM_PWM_Stop+0x10c>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8003eb4:	2300      	movs	r3, #0
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3708      	adds	r7, #8
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	40012c00 	.word	0x40012c00
 8003ec4:	40013400 	.word	0x40013400
 8003ec8:	40014000 	.word	0x40014000
 8003ecc:	40014400 	.word	0x40014400
 8003ed0:	40014800 	.word	0x40014800

08003ed4 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b086      	sub	sp, #24
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	60f8      	str	r0, [r7, #12]
 8003edc:	60b9      	str	r1, [r7, #8]
 8003ede:	607a      	str	r2, [r7, #4]
 8003ee0:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d109      	bne.n	8003f00 <HAL_TIM_PWM_Start_DMA+0x2c>
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	2b02      	cmp	r3, #2
 8003ef6:	bf0c      	ite	eq
 8003ef8:	2301      	moveq	r3, #1
 8003efa:	2300      	movne	r3, #0
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	e03c      	b.n	8003f7a <HAL_TIM_PWM_Start_DMA+0xa6>
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	2b04      	cmp	r3, #4
 8003f04:	d109      	bne.n	8003f1a <HAL_TIM_PWM_Start_DMA+0x46>
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	bf0c      	ite	eq
 8003f12:	2301      	moveq	r3, #1
 8003f14:	2300      	movne	r3, #0
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	e02f      	b.n	8003f7a <HAL_TIM_PWM_Start_DMA+0xa6>
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	2b08      	cmp	r3, #8
 8003f1e:	d109      	bne.n	8003f34 <HAL_TIM_PWM_Start_DMA+0x60>
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f26:	b2db      	uxtb	r3, r3
 8003f28:	2b02      	cmp	r3, #2
 8003f2a:	bf0c      	ite	eq
 8003f2c:	2301      	moveq	r3, #1
 8003f2e:	2300      	movne	r3, #0
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	e022      	b.n	8003f7a <HAL_TIM_PWM_Start_DMA+0xa6>
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	2b0c      	cmp	r3, #12
 8003f38:	d109      	bne.n	8003f4e <HAL_TIM_PWM_Start_DMA+0x7a>
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	2b02      	cmp	r3, #2
 8003f44:	bf0c      	ite	eq
 8003f46:	2301      	moveq	r3, #1
 8003f48:	2300      	movne	r3, #0
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	e015      	b.n	8003f7a <HAL_TIM_PWM_Start_DMA+0xa6>
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	2b10      	cmp	r3, #16
 8003f52:	d109      	bne.n	8003f68 <HAL_TIM_PWM_Start_DMA+0x94>
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	2b02      	cmp	r3, #2
 8003f5e:	bf0c      	ite	eq
 8003f60:	2301      	moveq	r3, #1
 8003f62:	2300      	movne	r3, #0
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	e008      	b.n	8003f7a <HAL_TIM_PWM_Start_DMA+0xa6>
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	2b02      	cmp	r3, #2
 8003f72:	bf0c      	ite	eq
 8003f74:	2301      	moveq	r3, #1
 8003f76:	2300      	movne	r3, #0
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d001      	beq.n	8003f82 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 8003f7e:	2302      	movs	r3, #2
 8003f80:	e1ab      	b.n	80042da <HAL_TIM_PWM_Start_DMA+0x406>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d109      	bne.n	8003f9c <HAL_TIM_PWM_Start_DMA+0xc8>
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	bf0c      	ite	eq
 8003f94:	2301      	moveq	r3, #1
 8003f96:	2300      	movne	r3, #0
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	e03c      	b.n	8004016 <HAL_TIM_PWM_Start_DMA+0x142>
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	2b04      	cmp	r3, #4
 8003fa0:	d109      	bne.n	8003fb6 <HAL_TIM_PWM_Start_DMA+0xe2>
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	bf0c      	ite	eq
 8003fae:	2301      	moveq	r3, #1
 8003fb0:	2300      	movne	r3, #0
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	e02f      	b.n	8004016 <HAL_TIM_PWM_Start_DMA+0x142>
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	2b08      	cmp	r3, #8
 8003fba:	d109      	bne.n	8003fd0 <HAL_TIM_PWM_Start_DMA+0xfc>
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003fc2:	b2db      	uxtb	r3, r3
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	bf0c      	ite	eq
 8003fc8:	2301      	moveq	r3, #1
 8003fca:	2300      	movne	r3, #0
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	e022      	b.n	8004016 <HAL_TIM_PWM_Start_DMA+0x142>
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	2b0c      	cmp	r3, #12
 8003fd4:	d109      	bne.n	8003fea <HAL_TIM_PWM_Start_DMA+0x116>
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	2b01      	cmp	r3, #1
 8003fe0:	bf0c      	ite	eq
 8003fe2:	2301      	moveq	r3, #1
 8003fe4:	2300      	movne	r3, #0
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	e015      	b.n	8004016 <HAL_TIM_PWM_Start_DMA+0x142>
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	2b10      	cmp	r3, #16
 8003fee:	d109      	bne.n	8004004 <HAL_TIM_PWM_Start_DMA+0x130>
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003ff6:	b2db      	uxtb	r3, r3
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	bf0c      	ite	eq
 8003ffc:	2301      	moveq	r3, #1
 8003ffe:	2300      	movne	r3, #0
 8004000:	b2db      	uxtb	r3, r3
 8004002:	e008      	b.n	8004016 <HAL_TIM_PWM_Start_DMA+0x142>
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800400a:	b2db      	uxtb	r3, r3
 800400c:	2b01      	cmp	r3, #1
 800400e:	bf0c      	ite	eq
 8004010:	2301      	moveq	r3, #1
 8004012:	2300      	movne	r3, #0
 8004014:	b2db      	uxtb	r3, r3
 8004016:	2b00      	cmp	r3, #0
 8004018:	d034      	beq.n	8004084 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d002      	beq.n	8004026 <HAL_TIM_PWM_Start_DMA+0x152>
 8004020:	887b      	ldrh	r3, [r7, #2]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d101      	bne.n	800402a <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e157      	b.n	80042da <HAL_TIM_PWM_Start_DMA+0x406>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d104      	bne.n	800403a <HAL_TIM_PWM_Start_DMA+0x166>
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2202      	movs	r2, #2
 8004034:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004038:	e026      	b.n	8004088 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	2b04      	cmp	r3, #4
 800403e:	d104      	bne.n	800404a <HAL_TIM_PWM_Start_DMA+0x176>
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2202      	movs	r2, #2
 8004044:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004048:	e01e      	b.n	8004088 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	2b08      	cmp	r3, #8
 800404e:	d104      	bne.n	800405a <HAL_TIM_PWM_Start_DMA+0x186>
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2202      	movs	r2, #2
 8004054:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004058:	e016      	b.n	8004088 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	2b0c      	cmp	r3, #12
 800405e:	d104      	bne.n	800406a <HAL_TIM_PWM_Start_DMA+0x196>
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2202      	movs	r2, #2
 8004064:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004068:	e00e      	b.n	8004088 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	2b10      	cmp	r3, #16
 800406e:	d104      	bne.n	800407a <HAL_TIM_PWM_Start_DMA+0x1a6>
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2202      	movs	r2, #2
 8004074:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004078:	e006      	b.n	8004088 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2202      	movs	r2, #2
 800407e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004082:	e001      	b.n	8004088 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e128      	b.n	80042da <HAL_TIM_PWM_Start_DMA+0x406>
  }

  switch (Channel)
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	2b0c      	cmp	r3, #12
 800408c:	f200 80ae 	bhi.w	80041ec <HAL_TIM_PWM_Start_DMA+0x318>
 8004090:	a201      	add	r2, pc, #4	@ (adr r2, 8004098 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 8004092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004096:	bf00      	nop
 8004098:	080040cd 	.word	0x080040cd
 800409c:	080041ed 	.word	0x080041ed
 80040a0:	080041ed 	.word	0x080041ed
 80040a4:	080041ed 	.word	0x080041ed
 80040a8:	08004115 	.word	0x08004115
 80040ac:	080041ed 	.word	0x080041ed
 80040b0:	080041ed 	.word	0x080041ed
 80040b4:	080041ed 	.word	0x080041ed
 80040b8:	0800415d 	.word	0x0800415d
 80040bc:	080041ed 	.word	0x080041ed
 80040c0:	080041ed 	.word	0x080041ed
 80040c4:	080041ed 	.word	0x080041ed
 80040c8:	080041a5 	.word	0x080041a5
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d0:	4a84      	ldr	r2, [pc, #528]	@ (80042e4 <HAL_TIM_PWM_Start_DMA+0x410>)
 80040d2:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d8:	4a83      	ldr	r2, [pc, #524]	@ (80042e8 <HAL_TIM_PWM_Start_DMA+0x414>)
 80040da:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e0:	4a82      	ldr	r2, [pc, #520]	@ (80042ec <HAL_TIM_PWM_Start_DMA+0x418>)
 80040e2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80040e8:	6879      	ldr	r1, [r7, #4]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	3334      	adds	r3, #52	@ 0x34
 80040f0:	461a      	mov	r2, r3
 80040f2:	887b      	ldrh	r3, [r7, #2]
 80040f4:	f7fd fe32 	bl	8001d5c <HAL_DMA_Start_IT>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d001      	beq.n	8004102 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e0eb      	b.n	80042da <HAL_TIM_PWM_Start_DMA+0x406>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	68da      	ldr	r2, [r3, #12]
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004110:	60da      	str	r2, [r3, #12]
      break;
 8004112:	e06e      	b.n	80041f2 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004118:	4a72      	ldr	r2, [pc, #456]	@ (80042e4 <HAL_TIM_PWM_Start_DMA+0x410>)
 800411a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004120:	4a71      	ldr	r2, [pc, #452]	@ (80042e8 <HAL_TIM_PWM_Start_DMA+0x414>)
 8004122:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004128:	4a70      	ldr	r2, [pc, #448]	@ (80042ec <HAL_TIM_PWM_Start_DMA+0x418>)
 800412a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8004130:	6879      	ldr	r1, [r7, #4]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	3338      	adds	r3, #56	@ 0x38
 8004138:	461a      	mov	r2, r3
 800413a:	887b      	ldrh	r3, [r7, #2]
 800413c:	f7fd fe0e 	bl	8001d5c <HAL_DMA_Start_IT>
 8004140:	4603      	mov	r3, r0
 8004142:	2b00      	cmp	r3, #0
 8004144:	d001      	beq.n	800414a <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e0c7      	b.n	80042da <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	68da      	ldr	r2, [r3, #12]
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004158:	60da      	str	r2, [r3, #12]
      break;
 800415a:	e04a      	b.n	80041f2 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004160:	4a60      	ldr	r2, [pc, #384]	@ (80042e4 <HAL_TIM_PWM_Start_DMA+0x410>)
 8004162:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004168:	4a5f      	ldr	r2, [pc, #380]	@ (80042e8 <HAL_TIM_PWM_Start_DMA+0x414>)
 800416a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004170:	4a5e      	ldr	r2, [pc, #376]	@ (80042ec <HAL_TIM_PWM_Start_DMA+0x418>)
 8004172:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8004178:	6879      	ldr	r1, [r7, #4]
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	333c      	adds	r3, #60	@ 0x3c
 8004180:	461a      	mov	r2, r3
 8004182:	887b      	ldrh	r3, [r7, #2]
 8004184:	f7fd fdea 	bl	8001d5c <HAL_DMA_Start_IT>
 8004188:	4603      	mov	r3, r0
 800418a:	2b00      	cmp	r3, #0
 800418c:	d001      	beq.n	8004192 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	e0a3      	b.n	80042da <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	68da      	ldr	r2, [r3, #12]
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80041a0:	60da      	str	r2, [r3, #12]
      break;
 80041a2:	e026      	b.n	80041f2 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041a8:	4a4e      	ldr	r2, [pc, #312]	@ (80042e4 <HAL_TIM_PWM_Start_DMA+0x410>)
 80041aa:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041b0:	4a4d      	ldr	r2, [pc, #308]	@ (80042e8 <HAL_TIM_PWM_Start_DMA+0x414>)
 80041b2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041b8:	4a4c      	ldr	r2, [pc, #304]	@ (80042ec <HAL_TIM_PWM_Start_DMA+0x418>)
 80041ba:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80041c0:	6879      	ldr	r1, [r7, #4]
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	3340      	adds	r3, #64	@ 0x40
 80041c8:	461a      	mov	r2, r3
 80041ca:	887b      	ldrh	r3, [r7, #2]
 80041cc:	f7fd fdc6 	bl	8001d5c <HAL_DMA_Start_IT>
 80041d0:	4603      	mov	r3, r0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d001      	beq.n	80041da <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	e07f      	b.n	80042da <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	68da      	ldr	r2, [r3, #12]
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80041e8:	60da      	str	r2, [r3, #12]
      break;
 80041ea:	e002      	b.n	80041f2 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	75fb      	strb	r3, [r7, #23]
      break;
 80041f0:	bf00      	nop
  }

  if (status == HAL_OK)
 80041f2:	7dfb      	ldrb	r3, [r7, #23]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d16f      	bne.n	80042d8 <HAL_TIM_PWM_Start_DMA+0x404>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	2201      	movs	r2, #1
 80041fe:	68b9      	ldr	r1, [r7, #8]
 8004200:	4618      	mov	r0, r3
 8004202:	f001 f987 	bl	8005514 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a39      	ldr	r2, [pc, #228]	@ (80042f0 <HAL_TIM_PWM_Start_DMA+0x41c>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d013      	beq.n	8004238 <HAL_TIM_PWM_Start_DMA+0x364>
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a37      	ldr	r2, [pc, #220]	@ (80042f4 <HAL_TIM_PWM_Start_DMA+0x420>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d00e      	beq.n	8004238 <HAL_TIM_PWM_Start_DMA+0x364>
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a36      	ldr	r2, [pc, #216]	@ (80042f8 <HAL_TIM_PWM_Start_DMA+0x424>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d009      	beq.n	8004238 <HAL_TIM_PWM_Start_DMA+0x364>
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a34      	ldr	r2, [pc, #208]	@ (80042fc <HAL_TIM_PWM_Start_DMA+0x428>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d004      	beq.n	8004238 <HAL_TIM_PWM_Start_DMA+0x364>
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a33      	ldr	r2, [pc, #204]	@ (8004300 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d101      	bne.n	800423c <HAL_TIM_PWM_Start_DMA+0x368>
 8004238:	2301      	movs	r3, #1
 800423a:	e000      	b.n	800423e <HAL_TIM_PWM_Start_DMA+0x36a>
 800423c:	2300      	movs	r3, #0
 800423e:	2b00      	cmp	r3, #0
 8004240:	d007      	beq.n	8004252 <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004250:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a26      	ldr	r2, [pc, #152]	@ (80042f0 <HAL_TIM_PWM_Start_DMA+0x41c>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d01d      	beq.n	8004298 <HAL_TIM_PWM_Start_DMA+0x3c4>
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004264:	d018      	beq.n	8004298 <HAL_TIM_PWM_Start_DMA+0x3c4>
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a26      	ldr	r2, [pc, #152]	@ (8004304 <HAL_TIM_PWM_Start_DMA+0x430>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d013      	beq.n	8004298 <HAL_TIM_PWM_Start_DMA+0x3c4>
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a24      	ldr	r2, [pc, #144]	@ (8004308 <HAL_TIM_PWM_Start_DMA+0x434>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d00e      	beq.n	8004298 <HAL_TIM_PWM_Start_DMA+0x3c4>
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a23      	ldr	r2, [pc, #140]	@ (800430c <HAL_TIM_PWM_Start_DMA+0x438>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d009      	beq.n	8004298 <HAL_TIM_PWM_Start_DMA+0x3c4>
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a1a      	ldr	r2, [pc, #104]	@ (80042f4 <HAL_TIM_PWM_Start_DMA+0x420>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d004      	beq.n	8004298 <HAL_TIM_PWM_Start_DMA+0x3c4>
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a19      	ldr	r2, [pc, #100]	@ (80042f8 <HAL_TIM_PWM_Start_DMA+0x424>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d115      	bne.n	80042c4 <HAL_TIM_PWM_Start_DMA+0x3f0>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	689a      	ldr	r2, [r3, #8]
 800429e:	4b1c      	ldr	r3, [pc, #112]	@ (8004310 <HAL_TIM_PWM_Start_DMA+0x43c>)
 80042a0:	4013      	ands	r3, r2
 80042a2:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	2b06      	cmp	r3, #6
 80042a8:	d015      	beq.n	80042d6 <HAL_TIM_PWM_Start_DMA+0x402>
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042b0:	d011      	beq.n	80042d6 <HAL_TIM_PWM_Start_DMA+0x402>
      {
        __HAL_TIM_ENABLE(htim);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f042 0201 	orr.w	r2, r2, #1
 80042c0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042c2:	e008      	b.n	80042d6 <HAL_TIM_PWM_Start_DMA+0x402>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f042 0201 	orr.w	r2, r2, #1
 80042d2:	601a      	str	r2, [r3, #0]
 80042d4:	e000      	b.n	80042d8 <HAL_TIM_PWM_Start_DMA+0x404>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042d6:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80042d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3718      	adds	r7, #24
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	bf00      	nop
 80042e4:	08004bd9 	.word	0x08004bd9
 80042e8:	08004c81 	.word	0x08004c81
 80042ec:	08004b47 	.word	0x08004b47
 80042f0:	40012c00 	.word	0x40012c00
 80042f4:	40013400 	.word	0x40013400
 80042f8:	40014000 	.word	0x40014000
 80042fc:	40014400 	.word	0x40014400
 8004300:	40014800 	.word	0x40014800
 8004304:	40000400 	.word	0x40000400
 8004308:	40000800 	.word	0x40000800
 800430c:	40000c00 	.word	0x40000c00
 8004310:	00010007 	.word	0x00010007

08004314 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b084      	sub	sp, #16
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800431e:	2300      	movs	r3, #0
 8004320:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	2b0c      	cmp	r3, #12
 8004326:	d855      	bhi.n	80043d4 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8004328:	a201      	add	r2, pc, #4	@ (adr r2, 8004330 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800432a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800432e:	bf00      	nop
 8004330:	08004365 	.word	0x08004365
 8004334:	080043d5 	.word	0x080043d5
 8004338:	080043d5 	.word	0x080043d5
 800433c:	080043d5 	.word	0x080043d5
 8004340:	08004381 	.word	0x08004381
 8004344:	080043d5 	.word	0x080043d5
 8004348:	080043d5 	.word	0x080043d5
 800434c:	080043d5 	.word	0x080043d5
 8004350:	0800439d 	.word	0x0800439d
 8004354:	080043d5 	.word	0x080043d5
 8004358:	080043d5 	.word	0x080043d5
 800435c:	080043d5 	.word	0x080043d5
 8004360:	080043b9 	.word	0x080043b9
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	68da      	ldr	r2, [r3, #12]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004372:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004378:	4618      	mov	r0, r3
 800437a:	f7fd fd6a 	bl	8001e52 <HAL_DMA_Abort_IT>
      break;
 800437e:	e02c      	b.n	80043da <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	68da      	ldr	r2, [r3, #12]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800438e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004394:	4618      	mov	r0, r3
 8004396:	f7fd fd5c 	bl	8001e52 <HAL_DMA_Abort_IT>
      break;
 800439a:	e01e      	b.n	80043da <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	68da      	ldr	r2, [r3, #12]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80043aa:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043b0:	4618      	mov	r0, r3
 80043b2:	f7fd fd4e 	bl	8001e52 <HAL_DMA_Abort_IT>
      break;
 80043b6:	e010      	b.n	80043da <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	68da      	ldr	r2, [r3, #12]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80043c6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043cc:	4618      	mov	r0, r3
 80043ce:	f7fd fd40 	bl	8001e52 <HAL_DMA_Abort_IT>
      break;
 80043d2:	e002      	b.n	80043da <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	73fb      	strb	r3, [r7, #15]
      break;
 80043d8:	bf00      	nop
  }

  if (status == HAL_OK)
 80043da:	7bfb      	ldrb	r3, [r7, #15]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	f040 8081 	bne.w	80044e4 <HAL_TIM_PWM_Stop_DMA+0x1d0>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	2200      	movs	r2, #0
 80043e8:	6839      	ldr	r1, [r7, #0]
 80043ea:	4618      	mov	r0, r3
 80043ec:	f001 f892 	bl	8005514 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a3e      	ldr	r2, [pc, #248]	@ (80044f0 <HAL_TIM_PWM_Stop_DMA+0x1dc>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d013      	beq.n	8004422 <HAL_TIM_PWM_Stop_DMA+0x10e>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a3d      	ldr	r2, [pc, #244]	@ (80044f4 <HAL_TIM_PWM_Stop_DMA+0x1e0>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d00e      	beq.n	8004422 <HAL_TIM_PWM_Stop_DMA+0x10e>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a3b      	ldr	r2, [pc, #236]	@ (80044f8 <HAL_TIM_PWM_Stop_DMA+0x1e4>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d009      	beq.n	8004422 <HAL_TIM_PWM_Stop_DMA+0x10e>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a3a      	ldr	r2, [pc, #232]	@ (80044fc <HAL_TIM_PWM_Stop_DMA+0x1e8>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d004      	beq.n	8004422 <HAL_TIM_PWM_Stop_DMA+0x10e>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a38      	ldr	r2, [pc, #224]	@ (8004500 <HAL_TIM_PWM_Stop_DMA+0x1ec>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d101      	bne.n	8004426 <HAL_TIM_PWM_Stop_DMA+0x112>
 8004422:	2301      	movs	r3, #1
 8004424:	e000      	b.n	8004428 <HAL_TIM_PWM_Stop_DMA+0x114>
 8004426:	2300      	movs	r3, #0
 8004428:	2b00      	cmp	r3, #0
 800442a:	d017      	beq.n	800445c <HAL_TIM_PWM_Stop_DMA+0x148>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	6a1a      	ldr	r2, [r3, #32]
 8004432:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004436:	4013      	ands	r3, r2
 8004438:	2b00      	cmp	r3, #0
 800443a:	d10f      	bne.n	800445c <HAL_TIM_PWM_Stop_DMA+0x148>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	6a1a      	ldr	r2, [r3, #32]
 8004442:	f240 4344 	movw	r3, #1092	@ 0x444
 8004446:	4013      	ands	r3, r2
 8004448:	2b00      	cmp	r3, #0
 800444a:	d107      	bne.n	800445c <HAL_TIM_PWM_Stop_DMA+0x148>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800445a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	6a1a      	ldr	r2, [r3, #32]
 8004462:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004466:	4013      	ands	r3, r2
 8004468:	2b00      	cmp	r3, #0
 800446a:	d10f      	bne.n	800448c <HAL_TIM_PWM_Stop_DMA+0x178>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	6a1a      	ldr	r2, [r3, #32]
 8004472:	f240 4344 	movw	r3, #1092	@ 0x444
 8004476:	4013      	ands	r3, r2
 8004478:	2b00      	cmp	r3, #0
 800447a:	d107      	bne.n	800448c <HAL_TIM_PWM_Stop_DMA+0x178>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	681a      	ldr	r2, [r3, #0]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f022 0201 	bic.w	r2, r2, #1
 800448a:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d104      	bne.n	800449c <HAL_TIM_PWM_Stop_DMA+0x188>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2201      	movs	r2, #1
 8004496:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800449a:	e023      	b.n	80044e4 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	2b04      	cmp	r3, #4
 80044a0:	d104      	bne.n	80044ac <HAL_TIM_PWM_Stop_DMA+0x198>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2201      	movs	r2, #1
 80044a6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80044aa:	e01b      	b.n	80044e4 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	2b08      	cmp	r3, #8
 80044b0:	d104      	bne.n	80044bc <HAL_TIM_PWM_Stop_DMA+0x1a8>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2201      	movs	r2, #1
 80044b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80044ba:	e013      	b.n	80044e4 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	2b0c      	cmp	r3, #12
 80044c0:	d104      	bne.n	80044cc <HAL_TIM_PWM_Stop_DMA+0x1b8>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2201      	movs	r2, #1
 80044c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80044ca:	e00b      	b.n	80044e4 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	2b10      	cmp	r3, #16
 80044d0:	d104      	bne.n	80044dc <HAL_TIM_PWM_Stop_DMA+0x1c8>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2201      	movs	r2, #1
 80044d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80044da:	e003      	b.n	80044e4 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2201      	movs	r2, #1
 80044e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 80044e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3710      	adds	r7, #16
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	bf00      	nop
 80044f0:	40012c00 	.word	0x40012c00
 80044f4:	40013400 	.word	0x40013400
 80044f8:	40014000 	.word	0x40014000
 80044fc:	40014400 	.word	0x40014400
 8004500:	40014800 	.word	0x40014800

08004504 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	691b      	ldr	r3, [r3, #16]
 800451a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	f003 0302 	and.w	r3, r3, #2
 8004522:	2b00      	cmp	r3, #0
 8004524:	d020      	beq.n	8004568 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	f003 0302 	and.w	r3, r3, #2
 800452c:	2b00      	cmp	r3, #0
 800452e:	d01b      	beq.n	8004568 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f06f 0202 	mvn.w	r2, #2
 8004538:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2201      	movs	r2, #1
 800453e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	699b      	ldr	r3, [r3, #24]
 8004546:	f003 0303 	and.w	r3, r3, #3
 800454a:	2b00      	cmp	r3, #0
 800454c:	d003      	beq.n	8004556 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f000 fad1 	bl	8004af6 <HAL_TIM_IC_CaptureCallback>
 8004554:	e005      	b.n	8004562 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f000 fac3 	bl	8004ae2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	f7fb ff4f 	bl	8000400 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	f003 0304 	and.w	r3, r3, #4
 800456e:	2b00      	cmp	r3, #0
 8004570:	d020      	beq.n	80045b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	f003 0304 	and.w	r3, r3, #4
 8004578:	2b00      	cmp	r3, #0
 800457a:	d01b      	beq.n	80045b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f06f 0204 	mvn.w	r2, #4
 8004584:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2202      	movs	r2, #2
 800458a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	699b      	ldr	r3, [r3, #24]
 8004592:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004596:	2b00      	cmp	r3, #0
 8004598:	d003      	beq.n	80045a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f000 faab 	bl	8004af6 <HAL_TIM_IC_CaptureCallback>
 80045a0:	e005      	b.n	80045ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f000 fa9d 	bl	8004ae2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f7fb ff29 	bl	8000400 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	f003 0308 	and.w	r3, r3, #8
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d020      	beq.n	8004600 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	f003 0308 	and.w	r3, r3, #8
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d01b      	beq.n	8004600 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f06f 0208 	mvn.w	r2, #8
 80045d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2204      	movs	r2, #4
 80045d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	69db      	ldr	r3, [r3, #28]
 80045de:	f003 0303 	and.w	r3, r3, #3
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d003      	beq.n	80045ee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f000 fa85 	bl	8004af6 <HAL_TIM_IC_CaptureCallback>
 80045ec:	e005      	b.n	80045fa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f000 fa77 	bl	8004ae2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	f7fb ff03 	bl	8000400 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	f003 0310 	and.w	r3, r3, #16
 8004606:	2b00      	cmp	r3, #0
 8004608:	d020      	beq.n	800464c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	f003 0310 	and.w	r3, r3, #16
 8004610:	2b00      	cmp	r3, #0
 8004612:	d01b      	beq.n	800464c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f06f 0210 	mvn.w	r2, #16
 800461c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2208      	movs	r2, #8
 8004622:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	69db      	ldr	r3, [r3, #28]
 800462a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800462e:	2b00      	cmp	r3, #0
 8004630:	d003      	beq.n	800463a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f000 fa5f 	bl	8004af6 <HAL_TIM_IC_CaptureCallback>
 8004638:	e005      	b.n	8004646 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f000 fa51 	bl	8004ae2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004640:	6878      	ldr	r0, [r7, #4]
 8004642:	f7fb fedd 	bl	8000400 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	f003 0301 	and.w	r3, r3, #1
 8004652:	2b00      	cmp	r3, #0
 8004654:	d00c      	beq.n	8004670 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f003 0301 	and.w	r3, r3, #1
 800465c:	2b00      	cmp	r3, #0
 800465e:	d007      	beq.n	8004670 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f06f 0201 	mvn.w	r2, #1
 8004668:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f000 fa2f 	bl	8004ace <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004676:	2b00      	cmp	r3, #0
 8004678:	d104      	bne.n	8004684 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004680:	2b00      	cmp	r3, #0
 8004682:	d00c      	beq.n	800469e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800468a:	2b00      	cmp	r3, #0
 800468c:	d007      	beq.n	800469e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004696:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004698:	6878      	ldr	r0, [r7, #4]
 800469a:	f000 fff3 	bl	8005684 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d00c      	beq.n	80046c2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d007      	beq.n	80046c2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80046ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80046bc:	6878      	ldr	r0, [r7, #4]
 80046be:	f000 ffeb 	bl	8005698 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d00c      	beq.n	80046e6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d007      	beq.n	80046e6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80046de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80046e0:	6878      	ldr	r0, [r7, #4]
 80046e2:	f000 fa1c 	bl	8004b1e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	f003 0320 	and.w	r3, r3, #32
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d00c      	beq.n	800470a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	f003 0320 	and.w	r3, r3, #32
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d007      	beq.n	800470a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f06f 0220 	mvn.w	r2, #32
 8004702:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	f000 ffb3 	bl	8005670 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800470a:	bf00      	nop
 800470c:	3710      	adds	r7, #16
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
	...

08004714 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b086      	sub	sp, #24
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004720:	2300      	movs	r3, #0
 8004722:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800472a:	2b01      	cmp	r3, #1
 800472c:	d101      	bne.n	8004732 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800472e:	2302      	movs	r3, #2
 8004730:	e0ff      	b.n	8004932 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2201      	movs	r2, #1
 8004736:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2b14      	cmp	r3, #20
 800473e:	f200 80f0 	bhi.w	8004922 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004742:	a201      	add	r2, pc, #4	@ (adr r2, 8004748 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004748:	0800479d 	.word	0x0800479d
 800474c:	08004923 	.word	0x08004923
 8004750:	08004923 	.word	0x08004923
 8004754:	08004923 	.word	0x08004923
 8004758:	080047dd 	.word	0x080047dd
 800475c:	08004923 	.word	0x08004923
 8004760:	08004923 	.word	0x08004923
 8004764:	08004923 	.word	0x08004923
 8004768:	0800481f 	.word	0x0800481f
 800476c:	08004923 	.word	0x08004923
 8004770:	08004923 	.word	0x08004923
 8004774:	08004923 	.word	0x08004923
 8004778:	0800485f 	.word	0x0800485f
 800477c:	08004923 	.word	0x08004923
 8004780:	08004923 	.word	0x08004923
 8004784:	08004923 	.word	0x08004923
 8004788:	080048a1 	.word	0x080048a1
 800478c:	08004923 	.word	0x08004923
 8004790:	08004923 	.word	0x08004923
 8004794:	08004923 	.word	0x08004923
 8004798:	080048e1 	.word	0x080048e1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	68b9      	ldr	r1, [r7, #8]
 80047a2:	4618      	mov	r0, r3
 80047a4:	f000 fb46 	bl	8004e34 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	699a      	ldr	r2, [r3, #24]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f042 0208 	orr.w	r2, r2, #8
 80047b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	699a      	ldr	r2, [r3, #24]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f022 0204 	bic.w	r2, r2, #4
 80047c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	6999      	ldr	r1, [r3, #24]
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	691a      	ldr	r2, [r3, #16]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	430a      	orrs	r2, r1
 80047d8:	619a      	str	r2, [r3, #24]
      break;
 80047da:	e0a5      	b.n	8004928 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	68b9      	ldr	r1, [r7, #8]
 80047e2:	4618      	mov	r0, r3
 80047e4:	f000 fbb6 	bl	8004f54 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	699a      	ldr	r2, [r3, #24]
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	699a      	ldr	r2, [r3, #24]
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004806:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	6999      	ldr	r1, [r3, #24]
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	691b      	ldr	r3, [r3, #16]
 8004812:	021a      	lsls	r2, r3, #8
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	430a      	orrs	r2, r1
 800481a:	619a      	str	r2, [r3, #24]
      break;
 800481c:	e084      	b.n	8004928 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	68b9      	ldr	r1, [r7, #8]
 8004824:	4618      	mov	r0, r3
 8004826:	f000 fc1f 	bl	8005068 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	69da      	ldr	r2, [r3, #28]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f042 0208 	orr.w	r2, r2, #8
 8004838:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	69da      	ldr	r2, [r3, #28]
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f022 0204 	bic.w	r2, r2, #4
 8004848:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	69d9      	ldr	r1, [r3, #28]
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	691a      	ldr	r2, [r3, #16]
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	430a      	orrs	r2, r1
 800485a:	61da      	str	r2, [r3, #28]
      break;
 800485c:	e064      	b.n	8004928 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	68b9      	ldr	r1, [r7, #8]
 8004864:	4618      	mov	r0, r3
 8004866:	f000 fc87 	bl	8005178 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	69da      	ldr	r2, [r3, #28]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004878:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	69da      	ldr	r2, [r3, #28]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004888:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	69d9      	ldr	r1, [r3, #28]
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	691b      	ldr	r3, [r3, #16]
 8004894:	021a      	lsls	r2, r3, #8
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	430a      	orrs	r2, r1
 800489c:	61da      	str	r2, [r3, #28]
      break;
 800489e:	e043      	b.n	8004928 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	68b9      	ldr	r1, [r7, #8]
 80048a6:	4618      	mov	r0, r3
 80048a8:	f000 fcd0 	bl	800524c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f042 0208 	orr.w	r2, r2, #8
 80048ba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f022 0204 	bic.w	r2, r2, #4
 80048ca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	691a      	ldr	r2, [r3, #16]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	430a      	orrs	r2, r1
 80048dc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80048de:	e023      	b.n	8004928 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68b9      	ldr	r1, [r7, #8]
 80048e6:	4618      	mov	r0, r3
 80048e8:	f000 fd14 	bl	8005314 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80048fa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800490a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	691b      	ldr	r3, [r3, #16]
 8004916:	021a      	lsls	r2, r3, #8
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	430a      	orrs	r2, r1
 800491e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004920:	e002      	b.n	8004928 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	75fb      	strb	r3, [r7, #23]
      break;
 8004926:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2200      	movs	r2, #0
 800492c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004930:	7dfb      	ldrb	r3, [r7, #23]
}
 8004932:	4618      	mov	r0, r3
 8004934:	3718      	adds	r7, #24
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
 800493a:	bf00      	nop

0800493c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b084      	sub	sp, #16
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
 8004944:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004946:	2300      	movs	r3, #0
 8004948:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004950:	2b01      	cmp	r3, #1
 8004952:	d101      	bne.n	8004958 <HAL_TIM_ConfigClockSource+0x1c>
 8004954:	2302      	movs	r3, #2
 8004956:	e0b6      	b.n	8004ac6 <HAL_TIM_ConfigClockSource+0x18a>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2201      	movs	r2, #1
 800495c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2202      	movs	r2, #2
 8004964:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004976:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800497a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004982:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	68ba      	ldr	r2, [r7, #8]
 800498a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004994:	d03e      	beq.n	8004a14 <HAL_TIM_ConfigClockSource+0xd8>
 8004996:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800499a:	f200 8087 	bhi.w	8004aac <HAL_TIM_ConfigClockSource+0x170>
 800499e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049a2:	f000 8086 	beq.w	8004ab2 <HAL_TIM_ConfigClockSource+0x176>
 80049a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049aa:	d87f      	bhi.n	8004aac <HAL_TIM_ConfigClockSource+0x170>
 80049ac:	2b70      	cmp	r3, #112	@ 0x70
 80049ae:	d01a      	beq.n	80049e6 <HAL_TIM_ConfigClockSource+0xaa>
 80049b0:	2b70      	cmp	r3, #112	@ 0x70
 80049b2:	d87b      	bhi.n	8004aac <HAL_TIM_ConfigClockSource+0x170>
 80049b4:	2b60      	cmp	r3, #96	@ 0x60
 80049b6:	d050      	beq.n	8004a5a <HAL_TIM_ConfigClockSource+0x11e>
 80049b8:	2b60      	cmp	r3, #96	@ 0x60
 80049ba:	d877      	bhi.n	8004aac <HAL_TIM_ConfigClockSource+0x170>
 80049bc:	2b50      	cmp	r3, #80	@ 0x50
 80049be:	d03c      	beq.n	8004a3a <HAL_TIM_ConfigClockSource+0xfe>
 80049c0:	2b50      	cmp	r3, #80	@ 0x50
 80049c2:	d873      	bhi.n	8004aac <HAL_TIM_ConfigClockSource+0x170>
 80049c4:	2b40      	cmp	r3, #64	@ 0x40
 80049c6:	d058      	beq.n	8004a7a <HAL_TIM_ConfigClockSource+0x13e>
 80049c8:	2b40      	cmp	r3, #64	@ 0x40
 80049ca:	d86f      	bhi.n	8004aac <HAL_TIM_ConfigClockSource+0x170>
 80049cc:	2b30      	cmp	r3, #48	@ 0x30
 80049ce:	d064      	beq.n	8004a9a <HAL_TIM_ConfigClockSource+0x15e>
 80049d0:	2b30      	cmp	r3, #48	@ 0x30
 80049d2:	d86b      	bhi.n	8004aac <HAL_TIM_ConfigClockSource+0x170>
 80049d4:	2b20      	cmp	r3, #32
 80049d6:	d060      	beq.n	8004a9a <HAL_TIM_ConfigClockSource+0x15e>
 80049d8:	2b20      	cmp	r3, #32
 80049da:	d867      	bhi.n	8004aac <HAL_TIM_ConfigClockSource+0x170>
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d05c      	beq.n	8004a9a <HAL_TIM_ConfigClockSource+0x15e>
 80049e0:	2b10      	cmp	r3, #16
 80049e2:	d05a      	beq.n	8004a9a <HAL_TIM_ConfigClockSource+0x15e>
 80049e4:	e062      	b.n	8004aac <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80049f6:	f000 fd6d 	bl	80054d4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004a08:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	68ba      	ldr	r2, [r7, #8]
 8004a10:	609a      	str	r2, [r3, #8]
      break;
 8004a12:	e04f      	b.n	8004ab4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a24:	f000 fd56 	bl	80054d4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	689a      	ldr	r2, [r3, #8]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a36:	609a      	str	r2, [r3, #8]
      break;
 8004a38:	e03c      	b.n	8004ab4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a46:	461a      	mov	r2, r3
 8004a48:	f000 fcca 	bl	80053e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	2150      	movs	r1, #80	@ 0x50
 8004a52:	4618      	mov	r0, r3
 8004a54:	f000 fd23 	bl	800549e <TIM_ITRx_SetConfig>
      break;
 8004a58:	e02c      	b.n	8004ab4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a66:	461a      	mov	r2, r3
 8004a68:	f000 fce9 	bl	800543e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	2160      	movs	r1, #96	@ 0x60
 8004a72:	4618      	mov	r0, r3
 8004a74:	f000 fd13 	bl	800549e <TIM_ITRx_SetConfig>
      break;
 8004a78:	e01c      	b.n	8004ab4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a86:	461a      	mov	r2, r3
 8004a88:	f000 fcaa 	bl	80053e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	2140      	movs	r1, #64	@ 0x40
 8004a92:	4618      	mov	r0, r3
 8004a94:	f000 fd03 	bl	800549e <TIM_ITRx_SetConfig>
      break;
 8004a98:	e00c      	b.n	8004ab4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4619      	mov	r1, r3
 8004aa4:	4610      	mov	r0, r2
 8004aa6:	f000 fcfa 	bl	800549e <TIM_ITRx_SetConfig>
      break;
 8004aaa:	e003      	b.n	8004ab4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	73fb      	strb	r3, [r7, #15]
      break;
 8004ab0:	e000      	b.n	8004ab4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004ab2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004ac4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3710      	adds	r7, #16
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}

08004ace <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ace:	b480      	push	{r7}
 8004ad0:	b083      	sub	sp, #12
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004ad6:	bf00      	nop
 8004ad8:	370c      	adds	r7, #12
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr

08004ae2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ae2:	b480      	push	{r7}
 8004ae4:	b083      	sub	sp, #12
 8004ae6:	af00      	add	r7, sp, #0
 8004ae8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004aea:	bf00      	nop
 8004aec:	370c      	adds	r7, #12
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr

08004af6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004af6:	b480      	push	{r7}
 8004af8:	b083      	sub	sp, #12
 8004afa:	af00      	add	r7, sp, #0
 8004afc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004afe:	bf00      	nop
 8004b00:	370c      	adds	r7, #12
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr

08004b0a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004b0a:	b480      	push	{r7}
 8004b0c:	b083      	sub	sp, #12
 8004b0e:	af00      	add	r7, sp, #0
 8004b10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004b12:	bf00      	nop
 8004b14:	370c      	adds	r7, #12
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr

08004b1e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b1e:	b480      	push	{r7}
 8004b20:	b083      	sub	sp, #12
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b26:	bf00      	nop
 8004b28:	370c      	adds	r7, #12
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr

08004b32 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004b32:	b480      	push	{r7}
 8004b34:	b083      	sub	sp, #12
 8004b36:	af00      	add	r7, sp, #0
 8004b38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004b3a:	bf00      	nop
 8004b3c:	370c      	adds	r7, #12
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr

08004b46 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8004b46:	b580      	push	{r7, lr}
 8004b48:	b084      	sub	sp, #16
 8004b4a:	af00      	add	r7, sp, #0
 8004b4c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b52:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b58:	687a      	ldr	r2, [r7, #4]
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	d107      	bne.n	8004b6e <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2201      	movs	r2, #1
 8004b62:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b6c:	e02a      	b.n	8004bc4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	429a      	cmp	r2, r3
 8004b76:	d107      	bne.n	8004b88 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2202      	movs	r2, #2
 8004b7c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2201      	movs	r2, #1
 8004b82:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b86:	e01d      	b.n	8004bc4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	429a      	cmp	r2, r3
 8004b90:	d107      	bne.n	8004ba2 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2204      	movs	r2, #4
 8004b96:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ba0:	e010      	b.n	8004bc4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ba6:	687a      	ldr	r2, [r7, #4]
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	d107      	bne.n	8004bbc <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2208      	movs	r2, #8
 8004bb0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004bba:	e003      	b.n	8004bc4 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8004bc4:	68f8      	ldr	r0, [r7, #12]
 8004bc6:	f7ff ffb4 	bl	8004b32 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	771a      	strb	r2, [r3, #28]
}
 8004bd0:	bf00      	nop
 8004bd2:	3710      	adds	r7, #16
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}

08004bd8 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b084      	sub	sp, #16
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004be4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d10b      	bne.n	8004c08 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	69db      	ldr	r3, [r3, #28]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d136      	bne.n	8004c6c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2201      	movs	r2, #1
 8004c02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c06:	e031      	b.n	8004c6c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	429a      	cmp	r2, r3
 8004c10:	d10b      	bne.n	8004c2a <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	2202      	movs	r2, #2
 8004c16:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	69db      	ldr	r3, [r3, #28]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d125      	bne.n	8004c6c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2201      	movs	r2, #1
 8004c24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c28:	e020      	b.n	8004c6c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d10b      	bne.n	8004c4c <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2204      	movs	r2, #4
 8004c38:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	69db      	ldr	r3, [r3, #28]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d114      	bne.n	8004c6c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2201      	movs	r2, #1
 8004c46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c4a:	e00f      	b.n	8004c6c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c50:	687a      	ldr	r2, [r7, #4]
 8004c52:	429a      	cmp	r2, r3
 8004c54:	d10a      	bne.n	8004c6c <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2208      	movs	r2, #8
 8004c5a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	69db      	ldr	r3, [r3, #28]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d103      	bne.n	8004c6c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	2201      	movs	r2, #1
 8004c68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c6c:	68f8      	ldr	r0, [r7, #12]
 8004c6e:	f7fb fbc7 	bl	8000400 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2200      	movs	r2, #0
 8004c76:	771a      	strb	r2, [r3, #28]
}
 8004c78:	bf00      	nop
 8004c7a:	3710      	adds	r7, #16
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd80      	pop	{r7, pc}

08004c80 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b084      	sub	sp, #16
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c8c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c92:	687a      	ldr	r2, [r7, #4]
 8004c94:	429a      	cmp	r2, r3
 8004c96:	d103      	bne.n	8004ca0 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	771a      	strb	r2, [r3, #28]
 8004c9e:	e019      	b.n	8004cd4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	429a      	cmp	r2, r3
 8004ca8:	d103      	bne.n	8004cb2 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	2202      	movs	r2, #2
 8004cae:	771a      	strb	r2, [r3, #28]
 8004cb0:	e010      	b.n	8004cd4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cb6:	687a      	ldr	r2, [r7, #4]
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	d103      	bne.n	8004cc4 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2204      	movs	r2, #4
 8004cc0:	771a      	strb	r2, [r3, #28]
 8004cc2:	e007      	b.n	8004cd4 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cc8:	687a      	ldr	r2, [r7, #4]
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	d102      	bne.n	8004cd4 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2208      	movs	r2, #8
 8004cd2:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8004cd4:	68f8      	ldr	r0, [r7, #12]
 8004cd6:	f7ff ff18 	bl	8004b0a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	771a      	strb	r2, [r3, #28]
}
 8004ce0:	bf00      	nop
 8004ce2:	3710      	adds	r7, #16
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}

08004ce8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b085      	sub	sp, #20
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
 8004cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4a46      	ldr	r2, [pc, #280]	@ (8004e14 <TIM_Base_SetConfig+0x12c>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d013      	beq.n	8004d28 <TIM_Base_SetConfig+0x40>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d06:	d00f      	beq.n	8004d28 <TIM_Base_SetConfig+0x40>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	4a43      	ldr	r2, [pc, #268]	@ (8004e18 <TIM_Base_SetConfig+0x130>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d00b      	beq.n	8004d28 <TIM_Base_SetConfig+0x40>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	4a42      	ldr	r2, [pc, #264]	@ (8004e1c <TIM_Base_SetConfig+0x134>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d007      	beq.n	8004d28 <TIM_Base_SetConfig+0x40>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	4a41      	ldr	r2, [pc, #260]	@ (8004e20 <TIM_Base_SetConfig+0x138>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d003      	beq.n	8004d28 <TIM_Base_SetConfig+0x40>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	4a40      	ldr	r2, [pc, #256]	@ (8004e24 <TIM_Base_SetConfig+0x13c>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d108      	bne.n	8004d3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	68fa      	ldr	r2, [r7, #12]
 8004d36:	4313      	orrs	r3, r2
 8004d38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4a35      	ldr	r2, [pc, #212]	@ (8004e14 <TIM_Base_SetConfig+0x12c>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d01f      	beq.n	8004d82 <TIM_Base_SetConfig+0x9a>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d48:	d01b      	beq.n	8004d82 <TIM_Base_SetConfig+0x9a>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	4a32      	ldr	r2, [pc, #200]	@ (8004e18 <TIM_Base_SetConfig+0x130>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d017      	beq.n	8004d82 <TIM_Base_SetConfig+0x9a>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	4a31      	ldr	r2, [pc, #196]	@ (8004e1c <TIM_Base_SetConfig+0x134>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d013      	beq.n	8004d82 <TIM_Base_SetConfig+0x9a>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	4a30      	ldr	r2, [pc, #192]	@ (8004e20 <TIM_Base_SetConfig+0x138>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d00f      	beq.n	8004d82 <TIM_Base_SetConfig+0x9a>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	4a2f      	ldr	r2, [pc, #188]	@ (8004e24 <TIM_Base_SetConfig+0x13c>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d00b      	beq.n	8004d82 <TIM_Base_SetConfig+0x9a>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	4a2e      	ldr	r2, [pc, #184]	@ (8004e28 <TIM_Base_SetConfig+0x140>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d007      	beq.n	8004d82 <TIM_Base_SetConfig+0x9a>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	4a2d      	ldr	r2, [pc, #180]	@ (8004e2c <TIM_Base_SetConfig+0x144>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d003      	beq.n	8004d82 <TIM_Base_SetConfig+0x9a>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	4a2c      	ldr	r2, [pc, #176]	@ (8004e30 <TIM_Base_SetConfig+0x148>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d108      	bne.n	8004d94 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	68db      	ldr	r3, [r3, #12]
 8004d8e:	68fa      	ldr	r2, [r7, #12]
 8004d90:	4313      	orrs	r3, r2
 8004d92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	695b      	ldr	r3, [r3, #20]
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	68fa      	ldr	r2, [r7, #12]
 8004da6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	689a      	ldr	r2, [r3, #8]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	681a      	ldr	r2, [r3, #0]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	4a16      	ldr	r2, [pc, #88]	@ (8004e14 <TIM_Base_SetConfig+0x12c>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d00f      	beq.n	8004de0 <TIM_Base_SetConfig+0xf8>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	4a18      	ldr	r2, [pc, #96]	@ (8004e24 <TIM_Base_SetConfig+0x13c>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d00b      	beq.n	8004de0 <TIM_Base_SetConfig+0xf8>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	4a17      	ldr	r2, [pc, #92]	@ (8004e28 <TIM_Base_SetConfig+0x140>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d007      	beq.n	8004de0 <TIM_Base_SetConfig+0xf8>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	4a16      	ldr	r2, [pc, #88]	@ (8004e2c <TIM_Base_SetConfig+0x144>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d003      	beq.n	8004de0 <TIM_Base_SetConfig+0xf8>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	4a15      	ldr	r2, [pc, #84]	@ (8004e30 <TIM_Base_SetConfig+0x148>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d103      	bne.n	8004de8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	691a      	ldr	r2, [r3, #16]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2201      	movs	r2, #1
 8004dec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	691b      	ldr	r3, [r3, #16]
 8004df2:	f003 0301 	and.w	r3, r3, #1
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d105      	bne.n	8004e06 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	691b      	ldr	r3, [r3, #16]
 8004dfe:	f023 0201 	bic.w	r2, r3, #1
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	611a      	str	r2, [r3, #16]
  }
}
 8004e06:	bf00      	nop
 8004e08:	3714      	adds	r7, #20
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e10:	4770      	bx	lr
 8004e12:	bf00      	nop
 8004e14:	40012c00 	.word	0x40012c00
 8004e18:	40000400 	.word	0x40000400
 8004e1c:	40000800 	.word	0x40000800
 8004e20:	40000c00 	.word	0x40000c00
 8004e24:	40013400 	.word	0x40013400
 8004e28:	40014000 	.word	0x40014000
 8004e2c:	40014400 	.word	0x40014400
 8004e30:	40014800 	.word	0x40014800

08004e34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b087      	sub	sp, #28
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
 8004e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6a1b      	ldr	r3, [r3, #32]
 8004e42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6a1b      	ldr	r3, [r3, #32]
 8004e48:	f023 0201 	bic.w	r2, r3, #1
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	699b      	ldr	r3, [r3, #24]
 8004e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	f023 0303 	bic.w	r3, r3, #3
 8004e6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	68fa      	ldr	r2, [r7, #12]
 8004e76:	4313      	orrs	r3, r2
 8004e78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	f023 0302 	bic.w	r3, r3, #2
 8004e80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	697a      	ldr	r2, [r7, #20]
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	4a2c      	ldr	r2, [pc, #176]	@ (8004f40 <TIM_OC1_SetConfig+0x10c>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d00f      	beq.n	8004eb4 <TIM_OC1_SetConfig+0x80>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	4a2b      	ldr	r2, [pc, #172]	@ (8004f44 <TIM_OC1_SetConfig+0x110>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d00b      	beq.n	8004eb4 <TIM_OC1_SetConfig+0x80>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	4a2a      	ldr	r2, [pc, #168]	@ (8004f48 <TIM_OC1_SetConfig+0x114>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d007      	beq.n	8004eb4 <TIM_OC1_SetConfig+0x80>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	4a29      	ldr	r2, [pc, #164]	@ (8004f4c <TIM_OC1_SetConfig+0x118>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d003      	beq.n	8004eb4 <TIM_OC1_SetConfig+0x80>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	4a28      	ldr	r2, [pc, #160]	@ (8004f50 <TIM_OC1_SetConfig+0x11c>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d10c      	bne.n	8004ece <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	f023 0308 	bic.w	r3, r3, #8
 8004eba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	68db      	ldr	r3, [r3, #12]
 8004ec0:	697a      	ldr	r2, [r7, #20]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	f023 0304 	bic.w	r3, r3, #4
 8004ecc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4a1b      	ldr	r2, [pc, #108]	@ (8004f40 <TIM_OC1_SetConfig+0x10c>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d00f      	beq.n	8004ef6 <TIM_OC1_SetConfig+0xc2>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	4a1a      	ldr	r2, [pc, #104]	@ (8004f44 <TIM_OC1_SetConfig+0x110>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d00b      	beq.n	8004ef6 <TIM_OC1_SetConfig+0xc2>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a19      	ldr	r2, [pc, #100]	@ (8004f48 <TIM_OC1_SetConfig+0x114>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d007      	beq.n	8004ef6 <TIM_OC1_SetConfig+0xc2>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	4a18      	ldr	r2, [pc, #96]	@ (8004f4c <TIM_OC1_SetConfig+0x118>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d003      	beq.n	8004ef6 <TIM_OC1_SetConfig+0xc2>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a17      	ldr	r2, [pc, #92]	@ (8004f50 <TIM_OC1_SetConfig+0x11c>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d111      	bne.n	8004f1a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004efc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004f04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	695b      	ldr	r3, [r3, #20]
 8004f0a:	693a      	ldr	r2, [r7, #16]
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	699b      	ldr	r3, [r3, #24]
 8004f14:	693a      	ldr	r2, [r7, #16]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	693a      	ldr	r2, [r7, #16]
 8004f1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	68fa      	ldr	r2, [r7, #12]
 8004f24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	685a      	ldr	r2, [r3, #4]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	697a      	ldr	r2, [r7, #20]
 8004f32:	621a      	str	r2, [r3, #32]
}
 8004f34:	bf00      	nop
 8004f36:	371c      	adds	r7, #28
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3e:	4770      	bx	lr
 8004f40:	40012c00 	.word	0x40012c00
 8004f44:	40013400 	.word	0x40013400
 8004f48:	40014000 	.word	0x40014000
 8004f4c:	40014400 	.word	0x40014400
 8004f50:	40014800 	.word	0x40014800

08004f54 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b087      	sub	sp, #28
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
 8004f5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6a1b      	ldr	r3, [r3, #32]
 8004f62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6a1b      	ldr	r3, [r3, #32]
 8004f68:	f023 0210 	bic.w	r2, r3, #16
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	699b      	ldr	r3, [r3, #24]
 8004f7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	021b      	lsls	r3, r3, #8
 8004f96:	68fa      	ldr	r2, [r7, #12]
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	f023 0320 	bic.w	r3, r3, #32
 8004fa2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	011b      	lsls	r3, r3, #4
 8004faa:	697a      	ldr	r2, [r7, #20]
 8004fac:	4313      	orrs	r3, r2
 8004fae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	4a28      	ldr	r2, [pc, #160]	@ (8005054 <TIM_OC2_SetConfig+0x100>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d003      	beq.n	8004fc0 <TIM_OC2_SetConfig+0x6c>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	4a27      	ldr	r2, [pc, #156]	@ (8005058 <TIM_OC2_SetConfig+0x104>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d10d      	bne.n	8004fdc <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004fc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	68db      	ldr	r3, [r3, #12]
 8004fcc:	011b      	lsls	r3, r3, #4
 8004fce:	697a      	ldr	r2, [r7, #20]
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004fda:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	4a1d      	ldr	r2, [pc, #116]	@ (8005054 <TIM_OC2_SetConfig+0x100>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d00f      	beq.n	8005004 <TIM_OC2_SetConfig+0xb0>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	4a1c      	ldr	r2, [pc, #112]	@ (8005058 <TIM_OC2_SetConfig+0x104>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d00b      	beq.n	8005004 <TIM_OC2_SetConfig+0xb0>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	4a1b      	ldr	r2, [pc, #108]	@ (800505c <TIM_OC2_SetConfig+0x108>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d007      	beq.n	8005004 <TIM_OC2_SetConfig+0xb0>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	4a1a      	ldr	r2, [pc, #104]	@ (8005060 <TIM_OC2_SetConfig+0x10c>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d003      	beq.n	8005004 <TIM_OC2_SetConfig+0xb0>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	4a19      	ldr	r2, [pc, #100]	@ (8005064 <TIM_OC2_SetConfig+0x110>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d113      	bne.n	800502c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005004:	693b      	ldr	r3, [r7, #16]
 8005006:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800500a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005012:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	695b      	ldr	r3, [r3, #20]
 8005018:	009b      	lsls	r3, r3, #2
 800501a:	693a      	ldr	r2, [r7, #16]
 800501c:	4313      	orrs	r3, r2
 800501e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	699b      	ldr	r3, [r3, #24]
 8005024:	009b      	lsls	r3, r3, #2
 8005026:	693a      	ldr	r2, [r7, #16]
 8005028:	4313      	orrs	r3, r2
 800502a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	693a      	ldr	r2, [r7, #16]
 8005030:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	68fa      	ldr	r2, [r7, #12]
 8005036:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	685a      	ldr	r2, [r3, #4]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	697a      	ldr	r2, [r7, #20]
 8005044:	621a      	str	r2, [r3, #32]
}
 8005046:	bf00      	nop
 8005048:	371c      	adds	r7, #28
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr
 8005052:	bf00      	nop
 8005054:	40012c00 	.word	0x40012c00
 8005058:	40013400 	.word	0x40013400
 800505c:	40014000 	.word	0x40014000
 8005060:	40014400 	.word	0x40014400
 8005064:	40014800 	.word	0x40014800

08005068 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005068:	b480      	push	{r7}
 800506a:	b087      	sub	sp, #28
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6a1b      	ldr	r3, [r3, #32]
 8005076:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6a1b      	ldr	r3, [r3, #32]
 800507c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	69db      	ldr	r3, [r3, #28]
 800508e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005096:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800509a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	f023 0303 	bic.w	r3, r3, #3
 80050a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	68fa      	ldr	r2, [r7, #12]
 80050aa:	4313      	orrs	r3, r2
 80050ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80050ae:	697b      	ldr	r3, [r7, #20]
 80050b0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80050b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	021b      	lsls	r3, r3, #8
 80050bc:	697a      	ldr	r2, [r7, #20]
 80050be:	4313      	orrs	r3, r2
 80050c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4a27      	ldr	r2, [pc, #156]	@ (8005164 <TIM_OC3_SetConfig+0xfc>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d003      	beq.n	80050d2 <TIM_OC3_SetConfig+0x6a>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	4a26      	ldr	r2, [pc, #152]	@ (8005168 <TIM_OC3_SetConfig+0x100>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d10d      	bne.n	80050ee <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80050d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	68db      	ldr	r3, [r3, #12]
 80050de:	021b      	lsls	r3, r3, #8
 80050e0:	697a      	ldr	r2, [r7, #20]
 80050e2:	4313      	orrs	r3, r2
 80050e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80050e6:	697b      	ldr	r3, [r7, #20]
 80050e8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80050ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	4a1c      	ldr	r2, [pc, #112]	@ (8005164 <TIM_OC3_SetConfig+0xfc>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d00f      	beq.n	8005116 <TIM_OC3_SetConfig+0xae>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	4a1b      	ldr	r2, [pc, #108]	@ (8005168 <TIM_OC3_SetConfig+0x100>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d00b      	beq.n	8005116 <TIM_OC3_SetConfig+0xae>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	4a1a      	ldr	r2, [pc, #104]	@ (800516c <TIM_OC3_SetConfig+0x104>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d007      	beq.n	8005116 <TIM_OC3_SetConfig+0xae>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	4a19      	ldr	r2, [pc, #100]	@ (8005170 <TIM_OC3_SetConfig+0x108>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d003      	beq.n	8005116 <TIM_OC3_SetConfig+0xae>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	4a18      	ldr	r2, [pc, #96]	@ (8005174 <TIM_OC3_SetConfig+0x10c>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d113      	bne.n	800513e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800511c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005124:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	695b      	ldr	r3, [r3, #20]
 800512a:	011b      	lsls	r3, r3, #4
 800512c:	693a      	ldr	r2, [r7, #16]
 800512e:	4313      	orrs	r3, r2
 8005130:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	699b      	ldr	r3, [r3, #24]
 8005136:	011b      	lsls	r3, r3, #4
 8005138:	693a      	ldr	r2, [r7, #16]
 800513a:	4313      	orrs	r3, r2
 800513c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	693a      	ldr	r2, [r7, #16]
 8005142:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	68fa      	ldr	r2, [r7, #12]
 8005148:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	685a      	ldr	r2, [r3, #4]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	697a      	ldr	r2, [r7, #20]
 8005156:	621a      	str	r2, [r3, #32]
}
 8005158:	bf00      	nop
 800515a:	371c      	adds	r7, #28
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr
 8005164:	40012c00 	.word	0x40012c00
 8005168:	40013400 	.word	0x40013400
 800516c:	40014000 	.word	0x40014000
 8005170:	40014400 	.word	0x40014400
 8005174:	40014800 	.word	0x40014800

08005178 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005178:	b480      	push	{r7}
 800517a:	b087      	sub	sp, #28
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
 8005180:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6a1b      	ldr	r3, [r3, #32]
 8005186:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6a1b      	ldr	r3, [r3, #32]
 800518c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	69db      	ldr	r3, [r3, #28]
 800519e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80051a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80051aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	021b      	lsls	r3, r3, #8
 80051ba:	68fa      	ldr	r2, [r7, #12]
 80051bc:	4313      	orrs	r3, r2
 80051be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80051c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	031b      	lsls	r3, r3, #12
 80051ce:	693a      	ldr	r2, [r7, #16]
 80051d0:	4313      	orrs	r3, r2
 80051d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	4a18      	ldr	r2, [pc, #96]	@ (8005238 <TIM_OC4_SetConfig+0xc0>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d00f      	beq.n	80051fc <TIM_OC4_SetConfig+0x84>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	4a17      	ldr	r2, [pc, #92]	@ (800523c <TIM_OC4_SetConfig+0xc4>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d00b      	beq.n	80051fc <TIM_OC4_SetConfig+0x84>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	4a16      	ldr	r2, [pc, #88]	@ (8005240 <TIM_OC4_SetConfig+0xc8>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d007      	beq.n	80051fc <TIM_OC4_SetConfig+0x84>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	4a15      	ldr	r2, [pc, #84]	@ (8005244 <TIM_OC4_SetConfig+0xcc>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d003      	beq.n	80051fc <TIM_OC4_SetConfig+0x84>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	4a14      	ldr	r2, [pc, #80]	@ (8005248 <TIM_OC4_SetConfig+0xd0>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d109      	bne.n	8005210 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005202:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	695b      	ldr	r3, [r3, #20]
 8005208:	019b      	lsls	r3, r3, #6
 800520a:	697a      	ldr	r2, [r7, #20]
 800520c:	4313      	orrs	r3, r2
 800520e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	697a      	ldr	r2, [r7, #20]
 8005214:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	68fa      	ldr	r2, [r7, #12]
 800521a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	685a      	ldr	r2, [r3, #4]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	693a      	ldr	r2, [r7, #16]
 8005228:	621a      	str	r2, [r3, #32]
}
 800522a:	bf00      	nop
 800522c:	371c      	adds	r7, #28
 800522e:	46bd      	mov	sp, r7
 8005230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005234:	4770      	bx	lr
 8005236:	bf00      	nop
 8005238:	40012c00 	.word	0x40012c00
 800523c:	40013400 	.word	0x40013400
 8005240:	40014000 	.word	0x40014000
 8005244:	40014400 	.word	0x40014400
 8005248:	40014800 	.word	0x40014800

0800524c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800524c:	b480      	push	{r7}
 800524e:	b087      	sub	sp, #28
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
 8005254:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6a1b      	ldr	r3, [r3, #32]
 800525a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6a1b      	ldr	r3, [r3, #32]
 8005260:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800527a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800527e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	68fa      	ldr	r2, [r7, #12]
 8005286:	4313      	orrs	r3, r2
 8005288:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005290:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	041b      	lsls	r3, r3, #16
 8005298:	693a      	ldr	r2, [r7, #16]
 800529a:	4313      	orrs	r3, r2
 800529c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	4a17      	ldr	r2, [pc, #92]	@ (8005300 <TIM_OC5_SetConfig+0xb4>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d00f      	beq.n	80052c6 <TIM_OC5_SetConfig+0x7a>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	4a16      	ldr	r2, [pc, #88]	@ (8005304 <TIM_OC5_SetConfig+0xb8>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d00b      	beq.n	80052c6 <TIM_OC5_SetConfig+0x7a>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	4a15      	ldr	r2, [pc, #84]	@ (8005308 <TIM_OC5_SetConfig+0xbc>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d007      	beq.n	80052c6 <TIM_OC5_SetConfig+0x7a>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	4a14      	ldr	r2, [pc, #80]	@ (800530c <TIM_OC5_SetConfig+0xc0>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d003      	beq.n	80052c6 <TIM_OC5_SetConfig+0x7a>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	4a13      	ldr	r2, [pc, #76]	@ (8005310 <TIM_OC5_SetConfig+0xc4>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d109      	bne.n	80052da <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052cc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	695b      	ldr	r3, [r3, #20]
 80052d2:	021b      	lsls	r3, r3, #8
 80052d4:	697a      	ldr	r2, [r7, #20]
 80052d6:	4313      	orrs	r3, r2
 80052d8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	697a      	ldr	r2, [r7, #20]
 80052de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	68fa      	ldr	r2, [r7, #12]
 80052e4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	685a      	ldr	r2, [r3, #4]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	693a      	ldr	r2, [r7, #16]
 80052f2:	621a      	str	r2, [r3, #32]
}
 80052f4:	bf00      	nop
 80052f6:	371c      	adds	r7, #28
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr
 8005300:	40012c00 	.word	0x40012c00
 8005304:	40013400 	.word	0x40013400
 8005308:	40014000 	.word	0x40014000
 800530c:	40014400 	.word	0x40014400
 8005310:	40014800 	.word	0x40014800

08005314 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005314:	b480      	push	{r7}
 8005316:	b087      	sub	sp, #28
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6a1b      	ldr	r3, [r3, #32]
 8005322:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6a1b      	ldr	r3, [r3, #32]
 8005328:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800533a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005342:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005346:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	021b      	lsls	r3, r3, #8
 800534e:	68fa      	ldr	r2, [r7, #12]
 8005350:	4313      	orrs	r3, r2
 8005352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800535a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	051b      	lsls	r3, r3, #20
 8005362:	693a      	ldr	r2, [r7, #16]
 8005364:	4313      	orrs	r3, r2
 8005366:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a18      	ldr	r2, [pc, #96]	@ (80053cc <TIM_OC6_SetConfig+0xb8>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d00f      	beq.n	8005390 <TIM_OC6_SetConfig+0x7c>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	4a17      	ldr	r2, [pc, #92]	@ (80053d0 <TIM_OC6_SetConfig+0xbc>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d00b      	beq.n	8005390 <TIM_OC6_SetConfig+0x7c>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	4a16      	ldr	r2, [pc, #88]	@ (80053d4 <TIM_OC6_SetConfig+0xc0>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d007      	beq.n	8005390 <TIM_OC6_SetConfig+0x7c>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	4a15      	ldr	r2, [pc, #84]	@ (80053d8 <TIM_OC6_SetConfig+0xc4>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d003      	beq.n	8005390 <TIM_OC6_SetConfig+0x7c>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	4a14      	ldr	r2, [pc, #80]	@ (80053dc <TIM_OC6_SetConfig+0xc8>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d109      	bne.n	80053a4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005396:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	695b      	ldr	r3, [r3, #20]
 800539c:	029b      	lsls	r3, r3, #10
 800539e:	697a      	ldr	r2, [r7, #20]
 80053a0:	4313      	orrs	r3, r2
 80053a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	697a      	ldr	r2, [r7, #20]
 80053a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	68fa      	ldr	r2, [r7, #12]
 80053ae:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	685a      	ldr	r2, [r3, #4]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	693a      	ldr	r2, [r7, #16]
 80053bc:	621a      	str	r2, [r3, #32]
}
 80053be:	bf00      	nop
 80053c0:	371c      	adds	r7, #28
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr
 80053ca:	bf00      	nop
 80053cc:	40012c00 	.word	0x40012c00
 80053d0:	40013400 	.word	0x40013400
 80053d4:	40014000 	.word	0x40014000
 80053d8:	40014400 	.word	0x40014400
 80053dc:	40014800 	.word	0x40014800

080053e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b087      	sub	sp, #28
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	60f8      	str	r0, [r7, #12]
 80053e8:	60b9      	str	r1, [r7, #8]
 80053ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	6a1b      	ldr	r3, [r3, #32]
 80053f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	6a1b      	ldr	r3, [r3, #32]
 80053f6:	f023 0201 	bic.w	r2, r3, #1
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	699b      	ldr	r3, [r3, #24]
 8005402:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800540a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	011b      	lsls	r3, r3, #4
 8005410:	693a      	ldr	r2, [r7, #16]
 8005412:	4313      	orrs	r3, r2
 8005414:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	f023 030a 	bic.w	r3, r3, #10
 800541c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800541e:	697a      	ldr	r2, [r7, #20]
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	4313      	orrs	r3, r2
 8005424:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	693a      	ldr	r2, [r7, #16]
 800542a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	697a      	ldr	r2, [r7, #20]
 8005430:	621a      	str	r2, [r3, #32]
}
 8005432:	bf00      	nop
 8005434:	371c      	adds	r7, #28
 8005436:	46bd      	mov	sp, r7
 8005438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543c:	4770      	bx	lr

0800543e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800543e:	b480      	push	{r7}
 8005440:	b087      	sub	sp, #28
 8005442:	af00      	add	r7, sp, #0
 8005444:	60f8      	str	r0, [r7, #12]
 8005446:	60b9      	str	r1, [r7, #8]
 8005448:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	6a1b      	ldr	r3, [r3, #32]
 800544e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	6a1b      	ldr	r3, [r3, #32]
 8005454:	f023 0210 	bic.w	r2, r3, #16
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	699b      	ldr	r3, [r3, #24]
 8005460:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005468:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	031b      	lsls	r3, r3, #12
 800546e:	693a      	ldr	r2, [r7, #16]
 8005470:	4313      	orrs	r3, r2
 8005472:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800547a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	011b      	lsls	r3, r3, #4
 8005480:	697a      	ldr	r2, [r7, #20]
 8005482:	4313      	orrs	r3, r2
 8005484:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	693a      	ldr	r2, [r7, #16]
 800548a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	697a      	ldr	r2, [r7, #20]
 8005490:	621a      	str	r2, [r3, #32]
}
 8005492:	bf00      	nop
 8005494:	371c      	adds	r7, #28
 8005496:	46bd      	mov	sp, r7
 8005498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549c:	4770      	bx	lr

0800549e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800549e:	b480      	push	{r7}
 80054a0:	b085      	sub	sp, #20
 80054a2:	af00      	add	r7, sp, #0
 80054a4:	6078      	str	r0, [r7, #4]
 80054a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80054b6:	683a      	ldr	r2, [r7, #0]
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	4313      	orrs	r3, r2
 80054bc:	f043 0307 	orr.w	r3, r3, #7
 80054c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	68fa      	ldr	r2, [r7, #12]
 80054c6:	609a      	str	r2, [r3, #8]
}
 80054c8:	bf00      	nop
 80054ca:	3714      	adds	r7, #20
 80054cc:	46bd      	mov	sp, r7
 80054ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d2:	4770      	bx	lr

080054d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b087      	sub	sp, #28
 80054d8:	af00      	add	r7, sp, #0
 80054da:	60f8      	str	r0, [r7, #12]
 80054dc:	60b9      	str	r1, [r7, #8]
 80054de:	607a      	str	r2, [r7, #4]
 80054e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80054ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	021a      	lsls	r2, r3, #8
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	431a      	orrs	r2, r3
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	4313      	orrs	r3, r2
 80054fc:	697a      	ldr	r2, [r7, #20]
 80054fe:	4313      	orrs	r3, r2
 8005500:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	697a      	ldr	r2, [r7, #20]
 8005506:	609a      	str	r2, [r3, #8]
}
 8005508:	bf00      	nop
 800550a:	371c      	adds	r7, #28
 800550c:	46bd      	mov	sp, r7
 800550e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005512:	4770      	bx	lr

08005514 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005514:	b480      	push	{r7}
 8005516:	b087      	sub	sp, #28
 8005518:	af00      	add	r7, sp, #0
 800551a:	60f8      	str	r0, [r7, #12]
 800551c:	60b9      	str	r1, [r7, #8]
 800551e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005520:	68bb      	ldr	r3, [r7, #8]
 8005522:	f003 031f 	and.w	r3, r3, #31
 8005526:	2201      	movs	r2, #1
 8005528:	fa02 f303 	lsl.w	r3, r2, r3
 800552c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	6a1a      	ldr	r2, [r3, #32]
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	43db      	mvns	r3, r3
 8005536:	401a      	ands	r2, r3
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	6a1a      	ldr	r2, [r3, #32]
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	f003 031f 	and.w	r3, r3, #31
 8005546:	6879      	ldr	r1, [r7, #4]
 8005548:	fa01 f303 	lsl.w	r3, r1, r3
 800554c:	431a      	orrs	r2, r3
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	621a      	str	r2, [r3, #32]
}
 8005552:	bf00      	nop
 8005554:	371c      	adds	r7, #28
 8005556:	46bd      	mov	sp, r7
 8005558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555c:	4770      	bx	lr
	...

08005560 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005560:	b480      	push	{r7}
 8005562:	b085      	sub	sp, #20
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
 8005568:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005570:	2b01      	cmp	r3, #1
 8005572:	d101      	bne.n	8005578 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005574:	2302      	movs	r3, #2
 8005576:	e068      	b.n	800564a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2201      	movs	r2, #1
 800557c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2202      	movs	r2, #2
 8005584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	685b      	ldr	r3, [r3, #4]
 800558e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	689b      	ldr	r3, [r3, #8]
 8005596:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a2e      	ldr	r2, [pc, #184]	@ (8005658 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d004      	beq.n	80055ac <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a2d      	ldr	r2, [pc, #180]	@ (800565c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d108      	bne.n	80055be <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80055b2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	68fa      	ldr	r2, [r7, #12]
 80055ba:	4313      	orrs	r3, r2
 80055bc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055c4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	68fa      	ldr	r2, [r7, #12]
 80055cc:	4313      	orrs	r3, r2
 80055ce:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	68fa      	ldr	r2, [r7, #12]
 80055d6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a1e      	ldr	r2, [pc, #120]	@ (8005658 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d01d      	beq.n	800561e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055ea:	d018      	beq.n	800561e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a1b      	ldr	r2, [pc, #108]	@ (8005660 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d013      	beq.n	800561e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a1a      	ldr	r2, [pc, #104]	@ (8005664 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d00e      	beq.n	800561e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a18      	ldr	r2, [pc, #96]	@ (8005668 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d009      	beq.n	800561e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a13      	ldr	r2, [pc, #76]	@ (800565c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d004      	beq.n	800561e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a14      	ldr	r2, [pc, #80]	@ (800566c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d10c      	bne.n	8005638 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005624:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	689b      	ldr	r3, [r3, #8]
 800562a:	68ba      	ldr	r2, [r7, #8]
 800562c:	4313      	orrs	r3, r2
 800562e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	68ba      	ldr	r2, [r7, #8]
 8005636:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2201      	movs	r2, #1
 800563c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2200      	movs	r2, #0
 8005644:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005648:	2300      	movs	r3, #0
}
 800564a:	4618      	mov	r0, r3
 800564c:	3714      	adds	r7, #20
 800564e:	46bd      	mov	sp, r7
 8005650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005654:	4770      	bx	lr
 8005656:	bf00      	nop
 8005658:	40012c00 	.word	0x40012c00
 800565c:	40013400 	.word	0x40013400
 8005660:	40000400 	.word	0x40000400
 8005664:	40000800 	.word	0x40000800
 8005668:	40000c00 	.word	0x40000c00
 800566c:	40014000 	.word	0x40014000

08005670 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005670:	b480      	push	{r7}
 8005672:	b083      	sub	sp, #12
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005678:	bf00      	nop
 800567a:	370c      	adds	r7, #12
 800567c:	46bd      	mov	sp, r7
 800567e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005682:	4770      	bx	lr

08005684 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005684:	b480      	push	{r7}
 8005686:	b083      	sub	sp, #12
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800568c:	bf00      	nop
 800568e:	370c      	adds	r7, #12
 8005690:	46bd      	mov	sp, r7
 8005692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005696:	4770      	bx	lr

08005698 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005698:	b480      	push	{r7}
 800569a:	b083      	sub	sp, #12
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80056a0:	bf00      	nop
 80056a2:	370c      	adds	r7, #12
 80056a4:	46bd      	mov	sp, r7
 80056a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056aa:	4770      	bx	lr

080056ac <memset>:
 80056ac:	4402      	add	r2, r0
 80056ae:	4603      	mov	r3, r0
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d100      	bne.n	80056b6 <memset+0xa>
 80056b4:	4770      	bx	lr
 80056b6:	f803 1b01 	strb.w	r1, [r3], #1
 80056ba:	e7f9      	b.n	80056b0 <memset+0x4>

080056bc <__libc_init_array>:
 80056bc:	b570      	push	{r4, r5, r6, lr}
 80056be:	4d0d      	ldr	r5, [pc, #52]	@ (80056f4 <__libc_init_array+0x38>)
 80056c0:	4c0d      	ldr	r4, [pc, #52]	@ (80056f8 <__libc_init_array+0x3c>)
 80056c2:	1b64      	subs	r4, r4, r5
 80056c4:	10a4      	asrs	r4, r4, #2
 80056c6:	2600      	movs	r6, #0
 80056c8:	42a6      	cmp	r6, r4
 80056ca:	d109      	bne.n	80056e0 <__libc_init_array+0x24>
 80056cc:	4d0b      	ldr	r5, [pc, #44]	@ (80056fc <__libc_init_array+0x40>)
 80056ce:	4c0c      	ldr	r4, [pc, #48]	@ (8005700 <__libc_init_array+0x44>)
 80056d0:	f000 f818 	bl	8005704 <_init>
 80056d4:	1b64      	subs	r4, r4, r5
 80056d6:	10a4      	asrs	r4, r4, #2
 80056d8:	2600      	movs	r6, #0
 80056da:	42a6      	cmp	r6, r4
 80056dc:	d105      	bne.n	80056ea <__libc_init_array+0x2e>
 80056de:	bd70      	pop	{r4, r5, r6, pc}
 80056e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80056e4:	4798      	blx	r3
 80056e6:	3601      	adds	r6, #1
 80056e8:	e7ee      	b.n	80056c8 <__libc_init_array+0xc>
 80056ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80056ee:	4798      	blx	r3
 80056f0:	3601      	adds	r6, #1
 80056f2:	e7f2      	b.n	80056da <__libc_init_array+0x1e>
 80056f4:	0800575c 	.word	0x0800575c
 80056f8:	0800575c 	.word	0x0800575c
 80056fc:	0800575c 	.word	0x0800575c
 8005700:	08005760 	.word	0x08005760

08005704 <_init>:
 8005704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005706:	bf00      	nop
 8005708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800570a:	bc08      	pop	{r3}
 800570c:	469e      	mov	lr, r3
 800570e:	4770      	bx	lr

08005710 <_fini>:
 8005710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005712:	bf00      	nop
 8005714:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005716:	bc08      	pop	{r3}
 8005718:	469e      	mov	lr, r3
 800571a:	4770      	bx	lr
