;2n prefetch architecture with 256 bits per memory read and write access 
;BL = 2 and 4
;Up to 8 channels/stack
;8 or 16 banks per channel; varies by device density/channel
;2K or 4K Bytes per page; varies by device density/channel
;IO voltage 1.2 V
;DRAM core voltage 1.2 V, independent of IO voltage
;Channel density of 1 Gb to 32 Gb

NUM_BANKS=8       ; 1Gb,2Gb: 8, 4Gb: 16       based on JESD235
NUM_ROWS=8192     ; 1Gb,2Gb: 8192, 4Gb: 16384 based on JESD235
NUM_COLS=64       ; 1Gb,2Gb,4Gb: 64           based on JESD235
PREFETCH_SIZE=256 ; 1Gb,2Gb,4Gb: 256 bits     based on JESD235
BL=2              ; 256 bits per memory access / 128 bit data bus width, based on JESD235
DEVICE_WIDTH=128  ; match up with JEDEC_DATA_BUS_BITS

;in nanoseconds
REFRESH_PERIOD=3900  ; 1Gb,2Gb,4Gb: 3.9 us 
tCK=2                ; clock speed up to 500 MHz (1Gbps, considering DDR)

;in clock cycles, mostly based on Ramulator
CL=7 
tRCD=7
tRP=7
AL=0
tRAS=17
tRTP=7
tRC=24
tWR=8
tFAW=20
tCKE=5
tCMD=1
tRRD=5            ; tRRDS=4, tRRDL=5
tCCD=3            ; tCCDS=2, tCCDL=3
tWTR=4            ; tWTRS=2, tWTRL=4
tXP=5             ; Power-down exit time
tRTRS=1           ; Dead time to hand-off DQS control to other rank (column reads to different ranks)
tRFC=55           ; 1Gb:55, 2Gb:80, 4Gb:130
tREFI1B=64        ; 1Gb:64, 2Gb:128, 4Gb:256
tXS=60            ; 1Gb:60, 2Gb:85, 4Gb:135
nRCDR=7
nRCDW=6
nRP=7
nCWL=4
nPD=5
nCKESR=5

;these are used for estimating energy consumption
IDD0=95
IDD1=115
IDD2P=45 ; assuming 'fast mode'
IDD2Q=67
IDD2N=70
IDD3Pf=45 ; unused -- also DDR3 doesn't have f,s versions 
IDD3Ps=45 ; also unused
IDD3N=67  
IDD4W=250
IDD4R=250
IDD5=260
IDD6=6 ; this is unused
IDD6L=6 ; this is unused
IDD7=400 ; this is unused

Vdd=1.2
