

================================================================
== Vitis HLS Report for 'histogram_Pipeline_loop_5'
================================================================
* Date:           Mon Aug 12 18:55:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.856 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16387|    16387|  81.935 us|  81.935 us|  16387|  16387|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_5  |    16385|    16385|         6|          4|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    192|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    138|    -|
|Register         |        -|    -|      96|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      96|    330|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln117_fu_150_p2     |         +|   0|  0|  14|          13|           1|
    |grp_fu_125_p2           |         +|   0|  0|  39|          32|           1|
    |and_ln119_fu_176_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln121_fu_192_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln123_fu_208_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln125_fu_224_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln117_fu_144_p2    |      icmp|   0|  0|  17|          13|          14|
    |icmp_ln119_1_fu_171_p2  |      icmp|   0|  0|  14|           7|           5|
    |icmp_ln119_fu_166_p2    |      icmp|   0|  0|  14|           7|           1|
    |icmp_ln121_1_fu_187_p2  |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln121_fu_182_p2    |      icmp|   0|  0|  14|           7|           5|
    |icmp_ln123_1_fu_203_p2  |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln123_fu_198_p2    |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln125_1_fu_219_p2  |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln125_fu_214_p2    |      icmp|   0|  0|  14|           7|           6|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 192|         119|          64|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  25|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6         |   9|          2|   13|         26|
    |i_fu_54                      |   9|          2|   13|         26|
    |results_5_address0           |  59|         11|    3|         33|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 138|         28|   34|         98|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |and_ln119_reg_283            |   1|   0|    1|          0|
    |and_ln121_reg_287            |   1|   0|    1|          0|
    |and_ln123_reg_291            |   1|   0|    1|          0|
    |and_ln125_reg_295            |   1|   0|    1|          0|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_54                      |  13|   0|   13|          0|
    |icmp_ln117_reg_237           |   1|   0|    1|          0|
    |num_reg_246                  |   7|   0|    7|          0|
    |reg_121                      |  32|   0|   32|          0|
    |reg_131                      |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  96|   0|   96|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+--------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  histogram_Pipeline_loop_5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  histogram_Pipeline_loop_5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  histogram_Pipeline_loop_5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  histogram_Pipeline_loop_5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  histogram_Pipeline_loop_5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  histogram_Pipeline_loop_5|  return value|
|results_5_address0  |  out|    3|   ap_memory|                  results_5|         array|
|results_5_ce0       |  out|    1|   ap_memory|                  results_5|         array|
|results_5_we0       |  out|    1|   ap_memory|                  results_5|         array|
|results_5_d0        |  out|   32|   ap_memory|                  results_5|         array|
|results_5_q0        |   in|   32|   ap_memory|                  results_5|         array|
|array_5_address0    |  out|   12|   ap_memory|                    array_5|         array|
|array_5_ce0         |  out|    1|   ap_memory|                    array_5|         array|
|array_5_q0          |   in|    7|   ap_memory|                    array_5|         array|
+--------------------+-----+-----+------------+---------------------------+--------------+

