

================================================================
== Vivado HLS Report for 'sbs_fixedpoint'
================================================================
* Date:           Tue Feb 18 18:52:28 2020

* Version:        2019.1.1 (Build 2579327 on Sat Jun 29 09:16:32 MDT 2019)
* Project:        sbs_fixedpoint
* Solution:       sbs_fixedpoint
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     5.462|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+----------+
        |                     |          |  Latency  |  Interval | Pipeline |
        |       Instance      |  Module  | min | max | min | max |   Type   |
        +---------------------+----------+-----+-----+-----+-----+----------+
        |grp_wide_div_fu_397  |wide_div  |   66|   66|    1|    1| function |
        +---------------------+----------+-----+-----+-----+-----+----------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         4|          2|          1|     ?|    yes   |
        | + Loop 1.2      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.2.1  |    ?|    ?|        11|          2|          1|     ?|    yes   |
        |  ++ Loop 1.2.2  |    ?|    ?|        18|          1|          1|     ?|    yes   |
        | + Loop 1.3      |    ?|    ?|         3|          1|          1|     ?|    yes   |
        |- Loop 2         |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|   1087|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     12|    9835|   6981|    -|
|Memory           |       13|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|   1391|    -|
|Register         |        0|      -|    2151|    128|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       13|     13|   11986|   9587|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        4|      5|      11|     18|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-------------------------------------+---------+-------+------+------+-----+
    |                Instance                |                Module               | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------------------+-------------------------------------+---------+-------+------+------+-----+
    |sbs_fixedpoint_CRTL_BUS_s_axi_U         |sbs_fixedpoint_CRTL_BUS_s_axi        |        0|      0|   188|   296|    0|
    |sbs_fixedpoint_mul_21ns_21ns_42_6_1_U5  |sbs_fixedpoint_mul_21ns_21ns_42_6_1  |        0|      2|   112|     2|    0|
    |sbs_fixedpoint_mul_43ns_21ns_63_7_1_U7  |sbs_fixedpoint_mul_43ns_21ns_63_7_1  |        0|      3|   370|    99|    0|
    |sbs_fixedpoint_mul_63s_42ns_63_7_1_U6   |sbs_fixedpoint_mul_63s_42ns_63_7_1   |        0|      7|   580|   147|    0|
    |grp_wide_div_fu_397                     |wide_div                             |        0|      0|  8585|  6437|    0|
    +----------------------------------------+-------------------------------------+---------+-------+------+------+-----+
    |Total                                   |                                     |        0|     12|  9835|  6981|    0|
    +----------------------------------------+-------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    +--------------------------------------------+-----------------------------------------+-----------+
    |                  Instance                  |                  Module                 | Expression|
    +--------------------------------------------+-----------------------------------------+-----------+
    |sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1_U8  |sbs_fixedpoint_mul_mul_16ns_21ns_37_3_1  |  i0 * i1  |
    +--------------------------------------------+-----------------------------------------+-----------+

    * Memory: 
    +------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |             Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |spike_matrix_U    |sbs_fixedpoint_spike_matrix    |        8|  0|   0|    0|  3600|   32|     1|       115200|
    |state_vector_V_U  |sbs_fixedpoint_state_vector_V  |        2|  0|   0|    0|  1024|   21|     1|        21504|
    |temp_data_V_U     |sbs_fixedpoint_temp_data_V     |        3|  0|   0|    0|  1024|   42|     1|        43008|
    +------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                               |       13|  0|   0|    0|  5648|   95|     3|       179712|
    +------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln100_fu_722_p2                   |     +    |      0|  0|  39|           1|          32|
    |add_ln105_fu_728_p2                   |     +    |      0|  0|  39|           2|          32|
    |add_ln115_fu_817_p2                   |     +    |      0|  0|  39|          32|           1|
    |add_ln129_fu_902_p2                   |     +    |      0|  0|  39|          32|           1|
    |add_ln137_fu_940_p2                   |     +    |      0|  0|  39|          32|           1|
    |add_ln141_fu_532_p2                   |     +    |      0|  0|  39|          32|           2|
    |add_ln59_fu_923_p2                    |     +    |      0|  0|  39|          32|           1|
    |add_ln700_1_fu_792_p2                 |     +    |      0|  0|  49|          42|          42|
    |add_ln700_2_fu_796_p2                 |     +    |      0|  0|  49|          42|          42|
    |add_ln700_3_fu_862_p2                 |     +    |      0|  0|  50|          43|          43|
    |add_ln700_fu_661_p2                   |     +    |      0|  0|  49|          42|          42|
    |add_ln73_fu_627_p2                    |     +    |      0|  0|  39|          32|           1|
    |add_ln80_fu_499_p2                    |     +    |      0|  0|  39|           2|          32|
    |add_ln87_fu_696_p2                    |     +    |      0|  0|  39|          32|           1|
    |ret_V_fu_485_p2                       |     +    |      0|  0|  40|          21|          33|
    |and_ln80_fu_681_p2                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_state178_io                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state179_io                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state182_io                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state183_io                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state74_pp0_stage1_iter0     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state80_pp1_stage1_iter0     |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln115_fu_812_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln129_fu_897_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln137_fu_935_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln59_fu_521_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln62_fu_526_p2                   |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln73_fu_622_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln80_1_fu_676_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln80_fu_672_p2                   |   icmp   |      0|  0|  24|          42|          42|
    |icmp_ln87_fu_691_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln887_1_fu_806_p2                |   icmp   |      0|  0|  24|          42|           1|
    |icmp_ln887_fu_651_p2                  |   icmp   |      0|  0|  24|          42|          42|
    |icmp_ln92_fu_712_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |stream_in_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_user_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_last_V_1_fu_951_p2                |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp3_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state184                     |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1               |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0|1087|         944|         747|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  677|        153|    1|        153|
    |ap_enable_reg_pp0_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter5                    |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter17                   |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                    |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2                    |    9|          2|    1|          2|
    |ap_phi_mux_i_load_2_phi_fu_345_p4          |    9|          2|   32|         64|
    |ap_phi_mux_storemerge634_in_phi_fu_334_p4  |   15|          3|   32|         96|
    |batch_load_reg_353                         |    9|          2|   32|         64|
    |channel_last_V                             |    9|          2|    1|          2|
    |empty_11_reg_364                           |    9|          2|   32|         64|
    |empty_reg_320                              |    9|          2|   32|         64|
    |grp_wide_div_fu_397_dividend_V             |   15|          3|   63|        189|
    |grp_wide_div_fu_397_divisor_V              |   15|          3|   42|        126|
    |i                                          |   33|          6|   32|        192|
    |i_load_2_reg_340                           |    9|          2|   32|         64|
    |i_load_5_reg_375                           |    9|          2|   32|         64|
    |i_load_reg_386                             |    9|          2|   32|         64|
    |spike_matrix_address0                      |   15|          3|   12|         36|
    |state_vector_V_address0                    |   27|          5|   10|         50|
    |state_vector_V_address1                    |   15|          3|   10|         30|
    |stream_in_TDATA_blk_n                      |    9|          2|    1|          2|
    |stream_in_V_data_V_0_data_out              |    9|          2|   32|         64|
    |stream_in_V_data_V_0_state                 |   15|          3|    2|          6|
    |stream_in_V_dest_V_0_data_out              |    9|          2|    6|         12|
    |stream_in_V_dest_V_0_state                 |   15|          3|    2|          6|
    |stream_in_V_id_V_0_data_out                |    9|          2|    5|         10|
    |stream_in_V_id_V_0_state                   |   15|          3|    2|          6|
    |stream_in_V_keep_V_0_data_out              |    9|          2|    4|          8|
    |stream_in_V_keep_V_0_state                 |   15|          3|    2|          6|
    |stream_in_V_last_V_0_data_out              |    9|          2|    1|          2|
    |stream_in_V_last_V_0_state                 |   15|          3|    2|          6|
    |stream_in_V_strb_V_0_data_out              |    9|          2|    4|          8|
    |stream_in_V_strb_V_0_state                 |   15|          3|    2|          6|
    |stream_in_V_user_V_0_data_out              |    9|          2|    2|          4|
    |stream_in_V_user_V_0_state                 |   15|          3|    2|          6|
    |stream_out_TDATA_blk_n                     |    9|          2|    1|          2|
    |stream_out_V_data_V_1_data_in              |   15|          3|   32|         96|
    |stream_out_V_data_V_1_data_out             |    9|          2|   32|         64|
    |stream_out_V_data_V_1_state                |   15|          3|    2|          6|
    |stream_out_V_dest_V_1_data_out             |    9|          2|    6|         12|
    |stream_out_V_dest_V_1_state                |   15|          3|    2|          6|
    |stream_out_V_id_V_1_data_out               |    9|          2|    5|         10|
    |stream_out_V_id_V_1_state                  |   15|          3|    2|          6|
    |stream_out_V_keep_V_1_data_out             |    9|          2|    4|          8|
    |stream_out_V_keep_V_1_state                |   15|          3|    2|          6|
    |stream_out_V_last_V_1_data_in              |   15|          3|    1|          3|
    |stream_out_V_last_V_1_data_out             |    9|          2|    1|          2|
    |stream_out_V_last_V_1_state                |   15|          3|    2|          6|
    |stream_out_V_strb_V_1_data_out             |    9|          2|    4|          8|
    |stream_out_V_strb_V_1_state                |   15|          3|    2|          6|
    |stream_out_V_user_V_1_data_out             |    9|          2|    2|          4|
    |stream_out_V_user_V_1_state                |   15|          3|    2|          6|
    |sum_V                                      |   15|          3|   42|        126|
    |temp_data_V_address0                       |   21|          4|   10|         40|
    |temp_data_V_d0                             |   15|          3|   42|        126|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      | 1391|        301|  700|       2033|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |add_ln100_reg_1092                 |   32|   0|   32|          0|
    |add_ln105_reg_1097                 |   32|   0|   32|          0|
    |add_ln141_reg_1032                 |   32|   0|   32|          0|
    |add_ln700_1_reg_1163               |   42|   0|   42|          0|
    |add_ln700_2_reg_1168               |   42|   0|   42|          0|
    |add_ln700_3_reg_1222               |   43|   0|   43|          0|
    |add_ln700_reg_1055                 |   42|   0|   42|          0|
    |add_ln73_reg_1041                  |   32|   0|   32|          0|
    |add_ln80_reg_1009                  |   32|   0|   32|          0|
    |add_ln87_reg_1073                  |   32|   0|   32|          0|
    |ap_CS_fsm                          |  152|   0|  152|          0|
    |ap_enable_reg_pp0_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10           |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11           |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12           |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13           |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter14           |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter15           |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter16           |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter17           |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2            |    1|   0|    1|          0|
    |batch_load_reg_353                 |   32|   0|   32|          0|
    |channel_dest_V                     |    6|   0|    6|          0|
    |channel_id_V                       |    5|   0|    5|          0|
    |channel_keep_V                     |    4|   0|    4|          0|
    |channel_last_V                     |    1|   0|    1|          0|
    |channel_strb_V                     |    4|   0|    4|          0|
    |channel_user_V                     |    2|   0|    2|          0|
    |empty_11_reg_364                   |   32|   0|   32|          0|
    |empty_reg_320                      |   32|   0|   32|          0|
    |epsilon_read_reg_967               |   32|   0|   32|          0|
    |i                                  |   32|   0|   32|          0|
    |i_load_2_reg_340                   |   32|   0|   32|          0|
    |i_load_2_reg_340_pp0_iter1_reg     |   32|   0|   32|          0|
    |i_load_5_reg_375                   |   32|   0|   32|          0|
    |i_load_reg_386                     |   32|   0|   32|          0|
    |icmp_ln115_reg_1187                |    1|   0|    1|          0|
    |icmp_ln129_reg_1237                |    1|   0|    1|          0|
    |icmp_ln129_reg_1237_pp3_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln137_reg_1266                |    1|   0|    1|          0|
    |icmp_ln137_reg_1266_pp4_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln62_reg_1028                 |    1|   0|    1|          0|
    |icmp_ln73_reg_1037                 |    1|   0|    1|          0|
    |icmp_ln80_reg_1061                 |    1|   0|    1|          0|
    |icmp_ln887_1_reg_1178              |    1|   0|    1|          0|
    |icmp_ln887_reg_1051                |    1|   0|    1|          0|
    |icmp_ln92_reg_1078                 |    1|   0|    1|          0|
    |ip_index                           |   32|   0|   32|          0|
    |kernelSize_read_reg_982            |   32|   0|   32|          0|
    |layerSize_read_reg_987             |   32|   0|   32|          0|
    |mul_ln699_1_reg_1147               |   37|   0|   37|          0|
    |mul_ln699_reg_1152                 |   42|   0|   42|          0|
    |op2_V_assign_reg_1182              |   63|   0|   63|          0|
    |r_V_1_reg_1112                     |   16|   0|   16|          0|
    |r_V_1_reg_1112_pp1_iter1_reg       |   16|   0|   16|          0|
    |r_V_2_reg_1014                     |   21|   0|   63|         42|
    |random_value_V                     |   21|   0|   21|          0|
    |reg_449                            |   21|   0|   21|          0|
    |ret_V_reg_999                      |   33|   0|   33|          0|
    |shl_ln_reg_1158                    |   37|   0|   42|          5|
    |state_vector_V_addr_4_reg_1201     |   10|   0|   10|          0|
    |state_vector_V_load_2_reg_1132     |   21|   0|   21|          0|
    |stream_in_V_data_V_0_payload_A     |   32|   0|   32|          0|
    |stream_in_V_data_V_0_payload_B     |   32|   0|   32|          0|
    |stream_in_V_data_V_0_sel_rd        |    1|   0|    1|          0|
    |stream_in_V_data_V_0_sel_wr        |    1|   0|    1|          0|
    |stream_in_V_data_V_0_state         |    2|   0|    2|          0|
    |stream_in_V_dest_V_0_payload_A     |    6|   0|    6|          0|
    |stream_in_V_dest_V_0_payload_B     |    6|   0|    6|          0|
    |stream_in_V_dest_V_0_sel_rd        |    1|   0|    1|          0|
    |stream_in_V_dest_V_0_sel_wr        |    1|   0|    1|          0|
    |stream_in_V_dest_V_0_state         |    2|   0|    2|          0|
    |stream_in_V_id_V_0_payload_A       |    5|   0|    5|          0|
    |stream_in_V_id_V_0_payload_B       |    5|   0|    5|          0|
    |stream_in_V_id_V_0_sel_rd          |    1|   0|    1|          0|
    |stream_in_V_id_V_0_sel_wr          |    1|   0|    1|          0|
    |stream_in_V_id_V_0_state           |    2|   0|    2|          0|
    |stream_in_V_keep_V_0_payload_A     |    4|   0|    4|          0|
    |stream_in_V_keep_V_0_payload_B     |    4|   0|    4|          0|
    |stream_in_V_keep_V_0_sel_rd        |    1|   0|    1|          0|
    |stream_in_V_keep_V_0_sel_wr        |    1|   0|    1|          0|
    |stream_in_V_keep_V_0_state         |    2|   0|    2|          0|
    |stream_in_V_last_V_0_payload_A     |    1|   0|    1|          0|
    |stream_in_V_last_V_0_payload_B     |    1|   0|    1|          0|
    |stream_in_V_last_V_0_sel_rd        |    1|   0|    1|          0|
    |stream_in_V_last_V_0_sel_wr        |    1|   0|    1|          0|
    |stream_in_V_last_V_0_state         |    2|   0|    2|          0|
    |stream_in_V_strb_V_0_payload_A     |    4|   0|    4|          0|
    |stream_in_V_strb_V_0_payload_B     |    4|   0|    4|          0|
    |stream_in_V_strb_V_0_sel_rd        |    1|   0|    1|          0|
    |stream_in_V_strb_V_0_sel_wr        |    1|   0|    1|          0|
    |stream_in_V_strb_V_0_state         |    2|   0|    2|          0|
    |stream_in_V_user_V_0_payload_A     |    2|   0|    2|          0|
    |stream_in_V_user_V_0_payload_B     |    2|   0|    2|          0|
    |stream_in_V_user_V_0_sel_rd        |    1|   0|    1|          0|
    |stream_in_V_user_V_0_sel_wr        |    1|   0|    1|          0|
    |stream_in_V_user_V_0_state         |    2|   0|    2|          0|
    |stream_out_V_data_V_1_payload_A    |   32|   0|   32|          0|
    |stream_out_V_data_V_1_payload_B    |   32|   0|   32|          0|
    |stream_out_V_data_V_1_sel_rd       |    1|   0|    1|          0|
    |stream_out_V_data_V_1_sel_wr       |    1|   0|    1|          0|
    |stream_out_V_data_V_1_state        |    2|   0|    2|          0|
    |stream_out_V_dest_V_1_payload_A    |    6|   0|    6|          0|
    |stream_out_V_dest_V_1_payload_B    |    6|   0|    6|          0|
    |stream_out_V_dest_V_1_sel_rd       |    1|   0|    1|          0|
    |stream_out_V_dest_V_1_sel_wr       |    1|   0|    1|          0|
    |stream_out_V_dest_V_1_state        |    2|   0|    2|          0|
    |stream_out_V_id_V_1_payload_A      |    5|   0|    5|          0|
    |stream_out_V_id_V_1_payload_B      |    5|   0|    5|          0|
    |stream_out_V_id_V_1_sel_rd         |    1|   0|    1|          0|
    |stream_out_V_id_V_1_sel_wr         |    1|   0|    1|          0|
    |stream_out_V_id_V_1_state          |    2|   0|    2|          0|
    |stream_out_V_keep_V_1_payload_A    |    4|   0|    4|          0|
    |stream_out_V_keep_V_1_payload_B    |    4|   0|    4|          0|
    |stream_out_V_keep_V_1_sel_rd       |    1|   0|    1|          0|
    |stream_out_V_keep_V_1_sel_wr       |    1|   0|    1|          0|
    |stream_out_V_keep_V_1_state        |    2|   0|    2|          0|
    |stream_out_V_last_V_1_payload_A    |    1|   0|    1|          0|
    |stream_out_V_last_V_1_payload_B    |    1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_rd       |    1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_wr       |    1|   0|    1|          0|
    |stream_out_V_last_V_1_state        |    2|   0|    2|          0|
    |stream_out_V_strb_V_1_payload_A    |    4|   0|    4|          0|
    |stream_out_V_strb_V_1_payload_B    |    4|   0|    4|          0|
    |stream_out_V_strb_V_1_sel_rd       |    1|   0|    1|          0|
    |stream_out_V_strb_V_1_sel_wr       |    1|   0|    1|          0|
    |stream_out_V_strb_V_1_state        |    2|   0|    2|          0|
    |stream_out_V_user_V_1_payload_A    |    2|   0|    2|          0|
    |stream_out_V_user_V_1_payload_B    |    2|   0|    2|          0|
    |stream_out_V_user_V_1_sel_rd       |    1|   0|    1|          0|
    |stream_out_V_user_V_1_sel_wr       |    1|   0|    1|          0|
    |stream_out_V_user_V_1_state        |    2|   0|    2|          0|
    |sum_V                              |   42|   0|   42|          0|
    |temp_data_V_load_reg_1207          |   42|   0|   42|          0|
    |tmp_last_V_1_reg_1280              |    1|   0|    1|          0|
    |tmp_s_reg_1217                     |   42|   0|   42|          0|
    |trunc_ln1503_1_reg_1102            |   16|   0|   16|          0|
    |trunc_ln1503_reg_994               |   21|   0|   21|          0|
    |trunc_ln209_1_reg_1232             |   21|   0|   21|          0|
    |vectorSize_read_reg_972            |   32|   0|   32|          0|
    |zext_ln102_reg_1107                |   32|   0|   64|         32|
    |zext_ln699_2_reg_1019              |   21|   0|   63|         42|
    |zext_ln887_reg_1046                |   21|   0|   42|         21|
    |zext_ln97_reg_1082                 |   32|   0|   64|         32|
    |icmp_ln115_reg_1187                |   64|  32|    1|          0|
    |state_vector_V_addr_4_reg_1201     |   64|  32|   10|          0|
    |zext_ln102_reg_1107                |   64|  32|   64|         32|
    |zext_ln97_reg_1082                 |   64|  32|   64|         32|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 2151| 128| 2208|        238|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------+-----+-----+------------+---------------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |       CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |       CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_AWADDR   |  in |    6|    s_axi   |       CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |       CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |       CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |       CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |       CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |       CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |       CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARADDR   |  in |    6|    s_axi   |       CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |       CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |       CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |       CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |       CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |       CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |       CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |       CRTL_BUS      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |    sbs_fixedpoint   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |    sbs_fixedpoint   | return value |
|interrupt               | out |    1| ap_ctrl_hs |    sbs_fixedpoint   | return value |
|stream_in_TDATA         |  in |   32|    axis    |  stream_in_V_data_V |    pointer   |
|stream_in_TVALID        |  in |    1|    axis    |  stream_in_V_dest_V |    pointer   |
|stream_in_TREADY        | out |    1|    axis    |  stream_in_V_dest_V |    pointer   |
|stream_in_TDEST         |  in |    6|    axis    |  stream_in_V_dest_V |    pointer   |
|stream_in_TKEEP         |  in |    4|    axis    |  stream_in_V_keep_V |    pointer   |
|stream_in_TSTRB         |  in |    4|    axis    |  stream_in_V_strb_V |    pointer   |
|stream_in_TUSER         |  in |    2|    axis    |  stream_in_V_user_V |    pointer   |
|stream_in_TLAST         |  in |    1|    axis    |  stream_in_V_last_V |    pointer   |
|stream_in_TID           |  in |    5|    axis    |   stream_in_V_id_V  |    pointer   |
|stream_out_TDATA        | out |   32|    axis    | stream_out_V_data_V |    pointer   |
|stream_out_TREADY       |  in |    1|    axis    | stream_out_V_data_V |    pointer   |
|stream_out_TVALID       | out |    1|    axis    | stream_out_V_dest_V |    pointer   |
|stream_out_TDEST        | out |    6|    axis    | stream_out_V_dest_V |    pointer   |
|stream_out_TKEEP        | out |    4|    axis    | stream_out_V_keep_V |    pointer   |
|stream_out_TSTRB        | out |    4|    axis    | stream_out_V_strb_V |    pointer   |
|stream_out_TUSER        | out |    2|    axis    | stream_out_V_user_V |    pointer   |
|stream_out_TLAST        | out |    1|    axis    | stream_out_V_last_V |    pointer   |
|stream_out_TID          | out |    5|    axis    |  stream_out_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+---------------------+--------------+

