A verilog code compiled and tested on modelsim and Intel Altera MAX-10DE FPGA for Bank Queue Monitoring system.
