$date
	Sat Jul 12 17:09:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module priority_arbiter_tb $end
$var wire 4 ! grant [3:0] $end
$var parameter 32 " NUM_PORTS $end
$var reg 1 # clk $end
$var reg 4 $ req [3:0] $end
$var reg 1 % rst $end
$scope module ARBITER $end
$var wire 1 # clk $end
$var wire 4 & req [3:0] $end
$var wire 1 % rst $end
$var wire 4 ' grant [3:0] $end
$var parameter 32 ( NUM_PORTS $end
$scope begin genblk1[1] $end
$var parameter 2 ) i $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 * i $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 + i $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 , i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 +
b10 *
b1 )
b100 (
b100 "
$end
#0
$dumpvars
b0 ,
b0 '
b0 &
1%
b0 $
0#
b0 !
$end
#5000
1#
#10000
0#
#15000
0%
1#
#20000
b1 !
b1 '
b1 ,
b1001 $
b1001 &
0#
#25000
1#
#30000
b100 !
b100 '
b10 ,
b100 $
b100 &
0#
#35000
1#
#40000
b0 !
b0 '
b11 ,
b0 $
b0 &
0#
#45000
1#
#50000
b1 !
b1 '
b100 ,
b11 $
b11 &
0#
#55000
1#
#60000
b1000 !
b1000 '
b101 ,
b1000 $
b1000 &
0#
#65000
1#
#70000
b100 !
b100 '
b110 ,
b1100 $
b1100 &
0#
#75000
1#
#80000
b1 !
b1 '
b111 ,
b11 $
b11 &
0#
#85000
1#
#90000
b0 !
b0 '
b1000 ,
b0 $
b0 &
0#
#95000
1#
#100000
b1000 !
b1000 '
b1001 ,
b1000 $
b1000 &
0#
#105000
1#
#110000
b1010 ,
0#
#115000
1#
#120000
b1 !
b1 '
b1011 ,
b1011 $
b1011 &
0#
#125000
1#
#130000
b1100 ,
b1001 $
b1001 &
0#
#135000
1#
#140000
b1101 ,
b1111 $
b1111 &
0#
#145000
1#
#150000
b100 !
b100 '
b1110 ,
b1100 $
b1100 &
0#
#155000
1#
#160000
b1 !
b1 '
b1111 ,
b1111 $
b1111 &
0#
#165000
1#
#170000
b10 !
b10 '
b10000 ,
b110 $
b110 &
0#
