Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Jun 22 17:23:16 2020
| Host         : pedro-nvme running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -file ./results/post_route_timing_summary.rpt
| Design       : artix_top
| Device       : 7a50t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.084       -0.133                      2                63088        0.011        0.000                      0                63072       -0.076       -9.728                     128                 54782  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_in                                                                                      {0.000 2.500}        5.000           200.000         
  clk100_artix_clock_wiz                                                                    {0.000 5.000}        10.000          100.000         
  clk300_artix_clock_wiz                                                                    {0.000 1.250}        2.500           400.000         
  clkfbout_artix_clock_wiz                                                                  {0.000 2.500}        5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                                                                                        1.100        0.000                       0                     1  
  clk100_artix_clock_wiz                                                                          3.970        0.000                      0                  957        0.031        0.000                      0                  957        3.750        0.000                       0                   633  
  clk300_artix_clock_wiz                                                                         -0.084       -0.133                      2                60960        0.011        0.000                      0                60960       -0.076       -9.728                     128                 53662  
  clkfbout_artix_clock_wiz                                                                                                                                                                                                                    2.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       24.193        0.000                      0                  928        0.054        0.000                      0                  928       15.250        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk300_artix_clock_wiz                                                                      clk100_artix_clock_wiz                                                                            0.130        0.000                      0                   12        0.134        0.000                      0                   12  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk100_artix_clock_wiz                                                                           31.456        0.000                      0                    8                                                                        
clk100_artix_clock_wiz                                                                      clk300_artix_clock_wiz                                                                            0.089        0.000                      0                   24        0.085        0.000                      0                   24  
clk100_artix_clock_wiz                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.441        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk100_artix_clock_wiz                                                                      clk100_artix_clock_wiz                                                                            6.777        0.000                      0                   91        0.258        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.404        0.000                      0                  100        0.158        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  clock_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  clock_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  clock_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  clock_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_artix_clock_wiz
  To Clock:  clk100_artix_clock_wiz

Setup :            0  Failing Endpoints,  Worst Slack        3.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_artix_clock_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk100_artix_clock_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_artix_clock_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_artix_clock_wiz rise@10.000ns - clk100_artix_clock_wiz rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 1.447ns (24.250%)  route 4.520ns (75.750%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_artix_clock_wiz rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clock_wiz_inst/inst/clk100_artix_clock_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=631, routed)         1.554    -0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X39Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.419    -0.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/Q
                         net (fo=19, routed)          1.364     0.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/Q[0]
    SLICE_X35Y53         LUT6 (Prop_lut6_I2_O)        0.299     1.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_5/O
                         net (fo=1, routed)           0.714     1.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_5_n_0
    SLICE_X35Y56         LUT5 (Prop_lut5_I0_O)        0.124     2.024 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4/O
                         net (fo=3, routed)           0.874     2.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_4_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I5_O)        0.124     3.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=24, routed)          0.998     4.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X39Y50         LUT5 (Prop_lut5_I0_O)        0.154     4.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6/O
                         net (fo=1, routed)           0.571     4.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I0_O)        0.327     5.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
                         net (fo=1, routed)           0.000     5.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_12
    SLICE_X37Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_artix_clock_wiz rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.388 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.975    clock_wiz_inst/inst/clk100_artix_clock_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.066 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=631, routed)         1.436     8.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.576     9.079    
                         clock uncertainty           -0.067     9.011    
    SLICE_X37Y50         FDCE (Setup_fdce_C_D)        0.029     9.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                  3.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100_artix_clock_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vio_inst/inst/U_XSDB_SLAVE/reg_test_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100_artix_clock_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_artix_clock_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_artix_clock_wiz rise@0.000ns - clk100_artix_clock_wiz rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.466%)  route 0.235ns (62.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_artix_clock_wiz rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clock_wiz_inst/inst/clk100_artix_clock_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=631, routed)         0.562    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X43Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/Q
                         net (fo=2, routed)           0.235    -0.183    vio_inst/inst/U_XSDB_SLAVE/sl_iport_i[30]
    SLICE_X47Y47         FDRE                                         r  vio_inst/inst/U_XSDB_SLAVE/reg_test_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_artix_clock_wiz rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clock_wiz_inst/inst/clk100_artix_clock_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=631, routed)         0.835    -0.793    vio_inst/inst/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X47Y47         FDRE                                         r  vio_inst/inst/U_XSDB_SLAVE/reg_test_reg[9]/C
                         clock pessimism              0.507    -0.286    
    SLICE_X47Y47         FDRE (Hold_fdre_C_D)         0.072    -0.214    vio_inst/inst/U_XSDB_SLAVE/reg_test_reg[9]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_artix_clock_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clock_wiz_inst/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y50     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y50     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk300_artix_clock_wiz
  To Clock:  clk300_artix_clock_wiz

Setup :            2  Failing Endpoints,  Worst Slack       -0.084ns,  Total Violation       -0.133ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :          128  Failing Endpoints,  Worst Slack       -0.076ns,  Total Violation       -9.728ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.084ns  (required time - arrival time)
  Source:                 gen_code_label[7].heater_inst/lfsr_check_inst/next_lfsr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk300_artix_clock_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            gen_code_label[7].heater_inst/lfsr_check_inst/compare_reg/D
                            (rising edge-triggered cell FDRE clocked by clk300_artix_clock_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk300_artix_clock_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk300_artix_clock_wiz rise@2.500ns - clk300_artix_clock_wiz rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 1.589ns (62.332%)  route 0.960ns (37.668%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 1.060 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk300_artix_clock_wiz rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    clock_wiz_inst/inst/clk300_artix_clock_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clock_wiz_inst/inst/clkout2_buf/O
                         net (fo=53660, routed)       1.611    -0.839    gen_code_label[7].heater_inst/lfsr_check_inst/clk
    SLICE_X59Y78         FDRE                                         r  gen_code_label[7].heater_inst/lfsr_check_inst/next_lfsr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.420 r  gen_code_label[7].heater_inst/lfsr_check_inst/next_lfsr_q_reg[1]/Q
                         net (fo=1, routed)           0.960     0.540    gen_code_label[7].heater_inst/lfsr_check_inst/next_lfsr_q[1]
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.296     0.836 r  gen_code_label[7].heater_inst/lfsr_check_inst/compare0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.836    gen_code_label[7].heater_inst/lfsr_check_inst/compare0_carry_i_4_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.368 r  gen_code_label[7].heater_inst/lfsr_check_inst/compare0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.368    gen_code_label[7].heater_inst/lfsr_check_inst/compare0_carry_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.482 r  gen_code_label[7].heater_inst/lfsr_check_inst/compare0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.482    gen_code_label[7].heater_inst/lfsr_check_inst/compare0_carry__0_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.710 r  gen_code_label[7].heater_inst/lfsr_check_inst/compare0_carry__1/CO[2]
                         net (fo=1, routed)           0.000     1.710    gen_code_label[7].heater_inst/lfsr_check_inst/p_0_in__0
    SLICE_X58Y77         FDRE                                         r  gen_code_label[7].heater_inst/lfsr_check_inst/compare_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk300_artix_clock_wiz rise edge)
                                                      2.500     2.500 r  
    N11                                               0.000     2.500 r  clk_in (IN)
                         net (fo=0)                   0.000     2.500    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     3.948 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.110    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -2.112 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -0.525    clock_wiz_inst/inst/clk300_artix_clock_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.434 r  clock_wiz_inst/inst/clkout2_buf/O
                         net (fo=53660, routed)       1.494     1.060    gen_code_label[7].heater_inst/lfsr_check_inst/clk
    SLICE_X58Y77         FDRE                                         r  gen_code_label[7].heater_inst/lfsr_check_inst/compare_reg/C
                         clock pessimism              0.575     1.636    
                         clock uncertainty           -0.056     1.579    
    SLICE_X58Y77         FDRE (Setup_fdre_C_D)        0.046     1.625    gen_code_label[7].heater_inst/lfsr_check_inst/compare_reg
  -------------------------------------------------------------------
                         required time                          1.625    
                         arrival time                          -1.710    
  -------------------------------------------------------------------
                         slack                                 -0.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 gen_code_label[5].heater_inst/gen_reg[3].gen_ff[8].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk300_artix_clock_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            gen_code_label[5].heater_inst/gen_reg[4].gen_ff[8].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk300_artix_clock_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk300_artix_clock_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk300_artix_clock_wiz rise@0.000ns - clk300_artix_clock_wiz rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.017%)  route 0.248ns (65.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk300_artix_clock_wiz rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clock_wiz_inst/inst/clk300_artix_clock_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clock_wiz_inst/inst/clkout2_buf/O
                         net (fo=53660, routed)       0.567    -0.554    gen_code_label[5].heater_inst/clk
    SLICE_X57Y98         FDRE                                         r  gen_code_label[5].heater_inst/gen_reg[3].gen_ff[8].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.426 r  gen_code_label[5].heater_inst/gen_reg[3].gen_ff[8].FDRE_inst/Q
                         net (fo=1, routed)           0.248    -0.178    gen_code_label[5].heater_inst/ff_dout[3]_8
    SLICE_X57Y104        FDRE                                         r  gen_code_label[5].heater_inst/gen_reg[4].gen_ff[8].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk300_artix_clock_wiz rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clock_wiz_inst/inst/clk300_artix_clock_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clock_wiz_inst/inst/clkout2_buf/O
                         net (fo=53660, routed)       0.919    -0.709    gen_code_label[5].heater_inst/clk
    SLICE_X57Y104        FDRE                                         r  gen_code_label[5].heater_inst/gen_reg[4].gen_ff[8].FDRE_inst/C
                         clock pessimism              0.502    -0.207    
    SLICE_X57Y104        FDRE (Hold_fdre_C_D)         0.018    -0.189    gen_code_label[5].heater_inst/gen_reg[4].gen_ff[8].FDRE_inst
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk300_artix_clock_wiz
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         2.500       -0.076     RAMB36_X1Y16     gen_code_label[2].heater_inst/gen_bram[1].sp_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         1.250       0.270      SLICE_X38Y44     gen_code_label[0].heater_inst/gen_srl[3].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         1.250       0.270      SLICE_X38Y44     gen_code_label[0].heater_inst/gen_srl[3].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_artix_clock_wiz
  To Clock:  clkfbout_artix_clock_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_artix_clock_wiz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clock_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    clock_wiz_inst/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  clock_wiz_inst/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       24.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.193ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.769ns  (logic 2.102ns (23.971%)  route 6.667ns (76.029%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns = ( 36.181 - 33.000 ) 
    Source Clock Delay      (SCD):    3.562ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.609     3.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X1Y77          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.419     3.981 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.834     6.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X3Y61          LUT4 (Prop_lut4_I3_O)        0.325     7.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.119     8.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X1Y59          LUT6 (Prop_lut6_I3_O)        0.332     8.591 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     8.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.141 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.581    10.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I1_O)        0.150    10.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.132    12.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X5Y81          LUT3 (Prop_lut3_I1_O)        0.326    12.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    12.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X5Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.497    36.181    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.346    36.528    
                         clock uncertainty           -0.035    36.492    
    SLICE_X5Y81          FDRE (Setup_fdre_C_D)        0.031    36.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.523    
                         arrival time                         -12.331    
  -------------------------------------------------------------------
                         slack                                 24.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.864%)  route 0.185ns (59.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X35Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.128     1.442 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/Q
                         net (fo=10, routed)          0.185     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/D[0]
    SLICE_X39Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X39Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
                         clock pessimism             -0.122     1.579    
    SLICE_X39Y57         FDRE (Hold_fdre_C_D)        -0.006     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X42Y57   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk300_artix_clock_wiz
  To Clock:  clk100_artix_clock_wiz

Setup :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 gen_code_label[6].heater_inst/lfsr_check_inst/error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk300_artix_clock_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vio_inst/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100_artix_clock_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_artix_clock_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100_artix_clock_wiz rise@10.000ns - clk300_artix_clock_wiz rise@7.500ns)
  Data Path Delay:        1.719ns  (logic 0.456ns (26.521%)  route 1.263ns (73.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.718ns = ( 6.782 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk300_artix_clock_wiz rise edge)
                                                      7.500     7.500 r  
    N11                                               0.000     7.500 r  clk_in (IN)
                         net (fo=0)                   0.000     7.500    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     9.019 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.252    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965     3.287 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666     4.954    clock_wiz_inst/inst/clk300_artix_clock_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.050 r  clock_wiz_inst/inst/clkout2_buf/O
                         net (fo=53660, routed)       1.732     6.782    gen_code_label[6].heater_inst/lfsr_check_inst/clk
    SLICE_X39Y111        FDRE                                         r  gen_code_label[6].heater_inst/lfsr_check_inst/error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.456     7.238 r  gen_code_label[6].heater_inst/lfsr_check_inst/error_reg/Q
                         net (fo=3, routed)           1.263     8.501    vio_inst/inst/PROBE_IN_INST/probe_in0[6]
    SLICE_X39Y95         FDRE                                         r  vio_inst/inst/PROBE_IN_INST/probe_in_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_artix_clock_wiz rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.388 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.975    clock_wiz_inst/inst/clk100_artix_clock_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.066 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=631, routed)         1.435     8.501    vio_inst/inst/PROBE_IN_INST/clk
    SLICE_X39Y95         FDRE                                         r  vio_inst/inst/PROBE_IN_INST/probe_in_reg_reg[6]/C
                         clock pessimism              0.399     8.900    
                         clock uncertainty           -0.187     8.713    
    SLICE_X39Y95         FDRE (Setup_fdre_C_D)       -0.081     8.632    vio_inst/inst/PROBE_IN_INST/probe_in_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  0.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 gen_code_label[5].heater_inst/lfsr_check_inst/error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk300_artix_clock_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vio_inst/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100_artix_clock_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_artix_clock_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_artix_clock_wiz rise@0.000ns - clk300_artix_clock_wiz rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.141ns (19.917%)  route 0.567ns (80.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk300_artix_clock_wiz rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    clock_wiz_inst/inst/clk300_artix_clock_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clock_wiz_inst/inst/clkout2_buf/O
                         net (fo=53660, routed)       0.561    -0.560    gen_code_label[5].heater_inst/lfsr_check_inst/clk
    SLICE_X33Y94         FDRE                                         r  gen_code_label[5].heater_inst/lfsr_check_inst/error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  gen_code_label[5].heater_inst/lfsr_check_inst/error_reg/Q
                         net (fo=3, routed)           0.567     0.148    vio_inst/inst/PROBE_IN_INST/probe_in0[5]
    SLICE_X39Y95         FDRE                                         r  vio_inst/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_artix_clock_wiz rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clock_wiz_inst/inst/clk100_artix_clock_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=631, routed)         0.829    -0.798    vio_inst/inst/PROBE_IN_INST/clk
    SLICE_X39Y95         FDRE                                         r  vio_inst/inst/PROBE_IN_INST/probe_in_reg_reg[5]/C
                         clock pessimism              0.555    -0.244    
                         clock uncertainty            0.187    -0.057    
    SLICE_X39Y95         FDRE (Hold_fdre_C_D)         0.070     0.013    vio_inst/inst/PROBE_IN_INST/probe_in_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk100_artix_clock_wiz

Setup :            0  Failing Endpoints,  Worst Slack       31.456ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.456ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100_artix_clock_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_artix_clock_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.449ns  (logic 0.456ns (31.462%)  route 0.993ns (68.538%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.993     1.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X47Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y43         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.449    
  -------------------------------------------------------------------
                         slack                                 31.456    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_artix_clock_wiz
  To Clock:  clk300_artix_clock_wiz

Setup :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_artix_clock_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_code_label[3].heater_inst/err_clear_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk300_artix_clock_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk300_artix_clock_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk300_artix_clock_wiz rise@2.500ns - clk100_artix_clock_wiz rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.419ns (23.245%)  route 1.384ns (76.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 0.998 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_artix_clock_wiz rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clock_wiz_inst/inst/clk100_artix_clock_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=631, routed)         1.547    -0.903    vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X41Y65         FDRE                                         r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.419    -0.484 r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[3]/Q
                         net (fo=1, routed)           1.384     0.899    gen_code_label[3].heater_inst/err_clear
    SLICE_X40Y64         FDRE                                         r  gen_code_label[3].heater_inst/err_clear_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk300_artix_clock_wiz rise edge)
                                                      2.500     2.500 r  
    N11                                               0.000     2.500 r  clk_in (IN)
                         net (fo=0)                   0.000     2.500    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448     3.948 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.110    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -2.112 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -0.525    clock_wiz_inst/inst/clk300_artix_clock_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.434 r  clock_wiz_inst/inst/clkout2_buf/O
                         net (fo=53660, routed)       1.432     0.998    gen_code_label[3].heater_inst/clk
    SLICE_X40Y64         FDRE                                         r  gen_code_label[3].heater_inst/err_clear_q_reg/C
                         clock pessimism              0.399     1.397    
                         clock uncertainty           -0.187     1.210    
    SLICE_X40Y64         FDRE (Setup_fdre_C_D)       -0.222     0.988    gen_code_label[3].heater_inst/err_clear_q_reg
  -------------------------------------------------------------------
                         required time                          0.988    
                         arrival time                          -0.899    
  -------------------------------------------------------------------
                         slack                                  0.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100_artix_clock_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_code_label[10].heater_inst/reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk300_artix_clock_wiz  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk300_artix_clock_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk300_artix_clock_wiz rise@0.000ns - clk100_artix_clock_wiz rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.226ns (33.186%)  route 0.455ns (66.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_artix_clock_wiz rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clock_wiz_inst/inst/clk100_artix_clock_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=631, routed)         0.563    -0.558    vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X41Y45         FDRE                                         r  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[10]/Q
                         net (fo=1, routed)           0.455     0.025    gen_code_label[10].heater_inst/enable
    SLICE_X40Y44         LUT1 (Prop_lut1_I0_O)        0.098     0.123 r  gen_code_label[10].heater_inst/reset_i_1/O
                         net (fo=1, routed)           0.000     0.123    gen_code_label[10].heater_inst/reset_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  gen_code_label[10].heater_inst/reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk300_artix_clock_wiz rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    clock_wiz_inst/inst/clk300_artix_clock_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clock_wiz_inst/inst/clkout2_buf/O
                         net (fo=53660, routed)       0.833    -0.795    gen_code_label[10].heater_inst/clk
    SLICE_X40Y44         FDRE                                         r  gen_code_label[10].heater_inst/reset_reg/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.187    -0.053    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.091     0.038    gen_code_label[10].heater_inst/reset_reg
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_artix_clock_wiz
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.441ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.441ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100_artix_clock_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.280ns  (logic 0.478ns (37.341%)  route 0.802ns (62.659%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.802     1.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X43Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y56         FDCE (Setup_fdce_C_D)       -0.279     9.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.721    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                  8.441    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk100_artix_clock_wiz
  To Clock:  clk100_artix_clock_wiz

Setup :            0  Failing Endpoints,  Worst Slack        6.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_artix_clock_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk100_artix_clock_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_artix_clock_wiz rise@10.000ns - clk100_artix_clock_wiz rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.456ns (16.825%)  route 2.254ns (83.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_artix_clock_wiz rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    clock_wiz_inst/inst/clk100_artix_clock_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=631, routed)         1.554    -0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X40Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.254     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X37Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_artix_clock_wiz rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.388 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.975    clock_wiz_inst/inst/clk100_artix_clock_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.066 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=631, routed)         1.436     8.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.561     9.064    
                         clock uncertainty           -0.067     8.996    
    SLICE_X37Y50         FDCE (Recov_fdce_C_CLR)     -0.405     8.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  6.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_artix_clock_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk100_artix_clock_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_artix_clock_wiz rise@0.000ns - clk100_artix_clock_wiz rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.647%)  route 0.291ns (67.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_artix_clock_wiz rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    clock_wiz_inst/inst/clk100_artix_clock_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=631, routed)         0.564    -0.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X36Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.291    -0.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X35Y52         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_artix_clock_wiz rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_inst/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  clock_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    clock_wiz_inst/inst/clk_in1_artix_clock_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  clock_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    clock_wiz_inst/inst/clk100_artix_clock_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  clock_wiz_inst/inst/clkout1_buf/O
                         net (fo=631, routed)         0.829    -0.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X35Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.507    -0.292    
    SLICE_X35Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.258    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.979ns  (logic 0.966ns (13.841%)  route 6.013ns (86.159%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 36.110 - 33.000 ) 
    Source Clock Delay      (SCD):    3.562ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.857     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.609     3.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X1Y77          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.419     3.981 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           1.416     5.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X6Y62          LUT6 (Prop_lut6_I5_O)        0.299     5.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           2.109     7.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I3_O)        0.124     7.929 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.973     8.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X34Y57         LUT1 (Prop_lut1_I0_O)        0.124     9.026 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.515    10.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X40Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.426    36.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X40Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.275    36.385    
                         clock uncertainty           -0.035    36.350    
    SLICE_X40Y70         FDCE (Recov_fdce_C_CLR)     -0.405    35.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.945    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                 25.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.686%)  route 0.197ns (58.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.756 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y50         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.459 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.197     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X44Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.117     1.590    
    SLICE_X44Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.158    





