                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.5.0 #9253 (Apr  4 2022) (Linux)
                              4 ; This file was generated Mon Apr  4 14:10:32 2022
                              5 ;--------------------------------------------------------
                              6 	.module _divsint
                              7 	.optsdcc -mhc08
                              8 	
                              9 	.area HOME    (CODE)
                             10 	.area GSINIT0 (CODE)
                             11 	.area GSINIT  (CODE)
                             12 	.area GSFINAL (CODE)
                             13 	.area CSEG    (CODE)
                             14 	.area XINIT   (CODE)
                             15 	.area CONST   (CODE)
                             16 	.area DSEG    (PAG)
                             17 	.area OSEG    (PAG, OVR)
                             18 	.area XSEG
                             19 	.area XISEG
                             20 ;--------------------------------------------------------
                             21 ; Public variables in this module
                             22 ;--------------------------------------------------------
                             23 	.globl __divsint_PARM_2
                             24 	.globl __divsint
                             25 ;--------------------------------------------------------
                             26 ; ram data
                             27 ;--------------------------------------------------------
                             28 	.area DSEG    (PAG)
   0000                      29 __divsint_sloc0_1_0:
   0000                      30 	.ds 1
   0001                      31 __divsint_sloc1_1_0:
   0001                      32 	.ds 2
   0003                      33 __divsint_sloc2_1_0:
   0003                      34 	.ds 1
                             35 ;--------------------------------------------------------
                             36 ; overlayable items in ram 
                             37 ;--------------------------------------------------------
                             38 ;--------------------------------------------------------
                             39 ; absolute ram data
                             40 ;--------------------------------------------------------
                             41 	.area IABS    (ABS)
                             42 	.area IABS    (ABS)
                             43 ;--------------------------------------------------------
                             44 ; absolute external ram data
                             45 ;--------------------------------------------------------
                             46 	.area XABS    (ABS)
                             47 ;--------------------------------------------------------
                             48 ; external initialized ram data
                             49 ;--------------------------------------------------------
                             50 	.area XISEG
                             51 ;--------------------------------------------------------
                             52 ; extended address mode data
                             53 ;--------------------------------------------------------
                             54 	.area XSEG
   0000                      55 __divsint_PARM_2:
   0000                      56 	.ds 2
                             57 ;--------------------------------------------------------
                             58 ; global & static initialisations
                             59 ;--------------------------------------------------------
                             60 	.area HOME    (CODE)
                             61 	.area GSINIT  (CODE)
                             62 	.area GSFINAL (CODE)
                             63 	.area GSINIT  (CODE)
                             64 ;--------------------------------------------------------
                             65 ; Home
                             66 ;--------------------------------------------------------
                             67 	.area HOME    (CODE)
                             68 	.area HOME    (CODE)
                             69 ;--------------------------------------------------------
                             70 ; code
                             71 ;--------------------------------------------------------
                             72 	.area CSEG    (CODE)
                             73 ;------------------------------------------------------------
                             74 ;Allocation info for local variables in function '_divsint'
                             75 ;------------------------------------------------------------
                             76 ;r                         Allocated to registers a x 
                             77 ;sloc0                     Allocated with name '__divsint_sloc0_1_0'
                             78 ;sloc1                     Allocated with name '__divsint_sloc1_1_0'
                             79 ;sloc2                     Allocated with name '__divsint_sloc2_1_0'
                             80 ;y                         Allocated with name '__divsint_PARM_2'
                             81 ;x                         Allocated to registers a x 
                             82 ;------------------------------------------------------------
                             83 ;../_divsint.c:207: _divsint (int x, int y)
                             84 ;	-----------------------------------------
                             85 ;	 function _divsint
                             86 ;	-----------------------------------------
                             87 ;	Register assignment is optimal.
                             88 ;	Stack space usage: 0 bytes.
   0000                      89 __divsint:
                             90 ;../_divsint.c:211: r = (unsigned int)(x < 0 ? -x : x) / (unsigned int)(y < 0 ? -y : y);
   0000 87            [ 2]   91 	psha
   0001 9F            [ 1]   92 	txa
   0002 A0 00         [ 2]   93 	sub	#0x00
   0004 91 03         [ 3]   94 	blt	00122$
   0006 4F            [ 1]   95 	clra
   0007 20 02         [ 3]   96 	bra	00123$
   0009                      97 00122$:
   0009 A6 01         [ 2]   98 	lda	#0x01
   000B                      99 00123$:
   000B B7*00         [ 3]  100 	sta	*__divsint_sloc0_1_0
   000D 86            [ 2]  101 	pula
   000E 3D*00         [ 3]  102 	tst	*__divsint_sloc0_1_0
   0010 27 0B         [ 3]  103 	beq	00106$
   0012 40            [ 1]  104 	nega
   0013 87            [ 2]  105 	psha
   0014 4F            [ 1]  106 	clra
   0015 89            [ 2]  107 	pshx
   0016 9E E2 01      [ 4]  108 	sbc	1,s
   0019 A7 01         [ 2]  109 	ais	#1
   001B 97            [ 1]  110 	tax
   001C 86            [ 2]  111 	pula
   001D                     112 00106$:
   001D B7*02         [ 3]  113 	sta	*(__divsint_sloc1_1_0 + 1)
   001F BF*01         [ 3]  114 	stx	*__divsint_sloc1_1_0
   0021 C6r00r00      [ 4]  115 	lda	__divsint_PARM_2
   0024 A0 00         [ 2]  116 	sub	#0x00
   0026 91 03         [ 3]  117 	blt	00125$
   0028 4F            [ 1]  118 	clra
   0029 20 02         [ 3]  119 	bra	00126$
   002B                     120 00125$:
   002B A6 01         [ 2]  121 	lda	#0x01
   002D                     122 00126$:
   002D B7*03         [ 3]  123 	sta	*__divsint_sloc2_1_0
   002F 3D*03         [ 3]  124 	tst	*__divsint_sloc2_1_0
   0031 27 0D         [ 3]  125 	beq	00108$
   0033 4F            [ 1]  126 	clra
   0034 C0r00r01      [ 4]  127 	sub	(__divsint_PARM_2 + 1)
   0037 87            [ 2]  128 	psha
   0038 4F            [ 1]  129 	clra
   0039 C2r00r00      [ 4]  130 	sbc	__divsint_PARM_2
   003C 97            [ 1]  131 	tax
   003D 86            [ 2]  132 	pula
   003E 20 06         [ 3]  133 	bra	00109$
   0040                     134 00108$:
   0040 CEr00r00      [ 4]  135 	ldx	__divsint_PARM_2
   0043 C6r00r01      [ 4]  136 	lda	(__divsint_PARM_2 + 1)
   0046                     137 00109$:
   0046 C7r00r01      [ 4]  138 	sta	(__divuint_PARM_2 + 1)
   0049 CFr00r00      [ 4]  139 	stx	__divuint_PARM_2
   004C B6*02         [ 3]  140 	lda	*(__divsint_sloc1_1_0 + 1)
   004E BE*01         [ 3]  141 	ldx	*__divsint_sloc1_1_0
   0050 CDr00r00      [ 5]  142 	jsr	__divuint
                            143 ;../_divsint.c:212: if ((x < 0) ^ (y < 0))
   0053 87            [ 2]  144 	psha
   0054 B6*00         [ 3]  145 	lda	*__divsint_sloc0_1_0
   0056 B8*03         [ 3]  146 	eor	*__divsint_sloc2_1_0
   0058 86            [ 2]  147 	pula
   0059 27 0C         [ 3]  148 	beq	00102$
                            149 ;../_divsint.c:213: return -r;
   005B 40            [ 1]  150 	nega
   005C 87            [ 2]  151 	psha
   005D 4F            [ 1]  152 	clra
   005E 89            [ 2]  153 	pshx
   005F 9E E2 01      [ 4]  154 	sbc	1,s
   0062 A7 01         [ 2]  155 	ais	#1
   0064 97            [ 1]  156 	tax
   0065 86            [ 2]  157 	pula
   0066 81            [ 4]  158 	rts
   0067                     159 00102$:
                            160 ;../_divsint.c:215: return r;
   0067 81            [ 4]  161 	rts
                            162 	.area CSEG    (CODE)
                            163 	.area CONST   (CODE)
                            164 	.area XINIT   (CODE)
                            165 	.area CABS    (ABS,CODE)
