<stg><name>RELU.clone</name>


<trans_list>

<trans id="149" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="36" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
entry:1 %dactivations4_03 = alloca i32 1

]]></Node>
<StgValue><ssdm name="dactivations4_03"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="32">
<![CDATA[
entry:2 %write_flag_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="write_flag_0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="32">
<![CDATA[
entry:3 %write_flag6_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="write_flag6_0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
entry:4 %dactivations3_04 = alloca i32 1

]]></Node>
<StgValue><ssdm name="dactivations3_04"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
entry:5 %dactivations_05 = alloca i32 1

]]></Node>
<StgValue><ssdm name="dactivations_05"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32">
<![CDATA[
entry:6 %write_flag3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="write_flag3_0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
entry:7 %activations2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="activations2_0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
entry:8 %activations12_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="activations12_0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
entry:9 %activations_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="activations_0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:10 %specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_42

]]></Node>
<StgValue><ssdm name="specpipeline_ln36"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:11 %p_read_16 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read25

]]></Node>
<StgValue><ssdm name="p_read_16"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:12 %p_read_17 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read14

]]></Node>
<StgValue><ssdm name="p_read_17"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:13 %p_read37 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read3

]]></Node>
<StgValue><ssdm name="p_read37"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %p_read26 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2

]]></Node>
<StgValue><ssdm name="p_read26"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:15 %p_read15 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1

]]></Node>
<StgValue><ssdm name="p_read15"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:16 %p_read_18 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_read_18"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %store_ln36 = store i64 %p_read_18, i64 %activations_0

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:18 %store_ln36 = store i64 %p_read15, i64 %activations12_0

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:19 %store_ln36 = store i64 %p_read26, i64 %activations2_0

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:20 %store_ln0 = store i1 0, i1 %write_flag3_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:21 %store_ln0 = store i1 0, i1 %write_flag6_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:22 %store_ln0 = store i1 0, i1 %write_flag_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:23 %store_ln34 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
entry:24 %br_ln36 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc:0 %i_36 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_36"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc:1 %icmp_ln36 = icmp_eq  i2 %i_36, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc:3 %add_ln36 = add i2 %i_36, i2 1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln36 = br i1 %icmp_ln36, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.split:0 %activations2_0_load_2 = load i64 %activations2_0

]]></Node>
<StgValue><ssdm name="activations2_0_load_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.split:1 %activations12_0_load11 = load i64 %activations12_0

]]></Node>
<StgValue><ssdm name="activations12_0_load11"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.split:2 %activations_0_load_2 = load i64 %activations_0

]]></Node>
<StgValue><ssdm name="activations_0_load_2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
for.inc.split:4 %tmp_4 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations_0_load_2, i64 %activations12_0_load11, i64 %activations2_0_load_2, i2 %i_36

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:5 %sub = dsub i64 1, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64">
<![CDATA[
for.end:0 %dactivations4_03_load = load i64 %dactivations4_03

]]></Node>
<StgValue><ssdm name="dactivations4_03_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.end:1 %write_flag_0_load = load i1 %write_flag_0

]]></Node>
<StgValue><ssdm name="write_flag_0_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.end:2 %write_flag6_0_load = load i1 %write_flag6_0

]]></Node>
<StgValue><ssdm name="write_flag6_0_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64">
<![CDATA[
for.end:3 %dactivations3_04_load = load i64 %dactivations3_04

]]></Node>
<StgValue><ssdm name="dactivations3_04_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64">
<![CDATA[
for.end:4 %dactivations_05_load = load i64 %dactivations_05

]]></Node>
<StgValue><ssdm name="dactivations_05_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
for.end:5 %write_flag3_0_load = load i1 %write_flag3_0

]]></Node>
<StgValue><ssdm name="write_flag3_0_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end:6 %activations2_0_load = load i64 %activations2_0

]]></Node>
<StgValue><ssdm name="activations2_0_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end:7 %activations12_0_load = load i64 %activations12_0

]]></Node>
<StgValue><ssdm name="activations12_0_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end:8 %activations_0_load = load i64 %activations_0

]]></Node>
<StgValue><ssdm name="activations_0_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end:9 %select_ln41 = select i1 %write_flag_0_load, i64 %dactivations_05_load, i64 %p_read37

]]></Node>
<StgValue><ssdm name="select_ln41"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end:10 %select_ln41_1 = select i1 %write_flag3_0_load, i64 %dactivations3_04_load, i64 %p_read_17

]]></Node>
<StgValue><ssdm name="select_ln41_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end:11 %select_ln41_2 = select i1 %write_flag6_0_load, i64 %dactivations4_03_load, i64 %p_read_16

]]></Node>
<StgValue><ssdm name="select_ln41_2"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="384" op_0_bw="384" op_1_bw="64">
<![CDATA[
for.end:12 %mrv = insertvalue i384 <undef>, i64 %select_ln41

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="384" op_0_bw="384" op_1_bw="64">
<![CDATA[
for.end:13 %mrv_s = insertvalue i384 %mrv, i64 %select_ln41_1

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="384" op_0_bw="384" op_1_bw="64">
<![CDATA[
for.end:14 %mrv_1 = insertvalue i384 %mrv_s, i64 %select_ln41_2

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="384" op_0_bw="384" op_1_bw="64">
<![CDATA[
for.end:15 %mrv_3 = insertvalue i384 %mrv_1, i64 %activations_0_load

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="384" op_0_bw="384" op_1_bw="64">
<![CDATA[
for.end:16 %mrv_4 = insertvalue i384 %mrv_3, i64 %activations12_0_load

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="384" op_0_bw="384" op_1_bw="64">
<![CDATA[
for.end:17 %mrv_5 = insertvalue i384 %mrv_4, i64 %activations2_0_load

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="384">
<![CDATA[
for.end:18 %ret_ln41 = ret i384 %mrv_5

]]></Node>
<StgValue><ssdm name="ret_ln41"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="91" st_id="3" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:5 %sub = dsub i64 1, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="92" st_id="4" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:5 %sub = dsub i64 1, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="93" st_id="5" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:5 %sub = dsub i64 1, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="94" st_id="6" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:6 %dactivations = dmul i64 %tmp_4, i64 %sub

]]></Node>
<StgValue><ssdm name="dactivations"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="95" st_id="7" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:6 %dactivations = dmul i64 %tmp_4, i64 %sub

]]></Node>
<StgValue><ssdm name="dactivations"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="96" st_id="8" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:6 %dactivations = dmul i64 %tmp_4, i64 %sub

]]></Node>
<StgValue><ssdm name="dactivations"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:6 %dactivations = dmul i64 %tmp_4, i64 %sub

]]></Node>
<StgValue><ssdm name="dactivations"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc.split:7 %switch_ln38 = switch i2 %i_36, void %branch5, i2 0, void %for.inc.split.for.inc.split12_crit_edge, i2 1, void %branch4

]]></Node>
<StgValue><ssdm name="switch_ln38"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch4:0 %store_ln0 = store i1 1, i1 %write_flag3_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch4:1 %store_ln38 = store i64 %dactivations, i64 %dactivations3_04

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
branch4:2 %br_ln38 = br void %for.inc.split12

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split.for.inc.split12_crit_edge:0 %store_ln38 = store i64 %dactivations, i64 %dactivations_05

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.inc.split.for.inc.split12_crit_edge:1 %store_ln0 = store i1 1, i1 %write_flag_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.for.inc.split12_crit_edge:2 %br_ln38 = br void %for.inc.split12

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_36" val="!0"/>
<literal name="i_36" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch5:0 %store_ln0 = store i1 1, i1 %write_flag6_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_36" val="!0"/>
<literal name="i_36" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch5:1 %store_ln38 = store i64 %dactivations, i64 %dactivations4_03

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_36" val="!0"/>
<literal name="i_36" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
branch5:2 %br_ln38 = br void %for.inc.split12

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split12:0 %bitcast_ln39 = bitcast i64 %tmp_4

]]></Node>
<StgValue><ssdm name="bitcast_ln39"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:1 %xor_ln39 = xor i64 %bitcast_ln39, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln39"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split12:2 %bitcast_ln39_1 = bitcast i64 %xor_ln39

]]></Node>
<StgValue><ssdm name="bitcast_ln39_1"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="10" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:3 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="113" st_id="10" stage="9" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:3 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="114" st_id="11" stage="8" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:3 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="115" st_id="12" stage="7" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:3 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="116" st_id="13" stage="6" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:3 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="117" st_id="14" stage="5" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:3 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="118" st_id="15" stage="4" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:3 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="119" st_id="16" stage="3" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:3 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="120" st_id="17" stage="2" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:3 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="121" st_id="18" stage="1" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:3 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="122" st_id="19" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:4 %add = dadd i64 %tmp, i64 1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="123" st_id="20" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:4 %add = dadd i64 %tmp, i64 1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="124" st_id="21" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:4 %add = dadd i64 %tmp, i64 1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="125" st_id="22" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:4 %add = dadd i64 %tmp, i64 1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="126" st_id="23" stage="14" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:5 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="127" st_id="24" stage="13" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:5 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="128" st_id="25" stage="12" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:5 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="129" st_id="26" stage="11" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:5 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="130" st_id="27" stage="10" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:5 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="131" st_id="28" stage="9" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:5 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="132" st_id="29" stage="8" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:5 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="133" st_id="30" stage="7" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:5 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="134" st_id="31" stage="6" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:5 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="135" st_id="32" stage="5" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:5 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="136" st_id="33" stage="4" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:5 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="137" st_id="34" stage="3" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:5 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="138" st_id="35" stage="2" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:5 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="139" st_id="36" stage="1" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split12:5 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="140" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc.split12:6 %switch_ln39 = switch i2 %i_36, void %branch2, i2 0, void %for.inc.split12.for.inc.split7_crit_edge, i2 1, void %branch1

]]></Node>
<StgValue><ssdm name="switch_ln39"/></StgValue>
</operation>

<operation id="141" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1:0 %store_ln39 = store i64 %div, i64 %activations12_0

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="142" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln39 = br void %for.inc.split7

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="143" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split12.for.inc.split7_crit_edge:0 %store_ln39 = store i64 %div, i64 %activations_0

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="144" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split12.for.inc.split7_crit_edge:1 %br_ln39 = br void %for.inc.split7

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="145" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_36" val="!0"/>
<literal name="i_36" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2:0 %store_ln39 = store i64 %div, i64 %activations2_0

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="146" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_36" val="!0"/>
<literal name="i_36" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln39 = br void %for.inc.split7

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="147" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split7:0 %store_ln34 = store i2 %add_ln36, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="148" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split7:1 %br_ln36 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
