INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/srini/Documents/Vivado/cpe233_RISC-V_MCU_no_interrupts/cpe233_RISC-V_MCU_no_interrupts.srcs/sources_1/imports/sources_1/new/ALU_WRAPPER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_WRAPPER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/srini/Documents/Vivado/cpe233_RISC-V_MCU_no_interrupts/cpe233_RISC-V_MCU_no_interrupts.srcs/sources_1/imports/sources_1/imports/Downloads/Exp6_OTTER_Wrapper_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/srini/Documents/Vivado/cpe233_RISC-V_MCU_no_interrupts/cpe233_RISC-V_MCU_no_interrupts.srcs/sources_1/imports/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/srini/Documents/Vivado/cpe233_RISC-V_MCU_no_interrupts/cpe233_RISC-V_MCU_no_interrupts.srcs/sources_1/imports/sources_1/new/REG_FILE_WRAPPER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE_WRAPPER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/srini/Documents/Vivado/cpe233_RISC-V_MCU_no_interrupts/cpe233_RISC-V_MCU_no_interrupts.srcs/sources_1/imports/sources_1/imports/Vivado/cpe233_exp3_ALU/cpe233_exp3_ALU.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/srini/Documents/Vivado/cpe233_RISC-V_MCU_no_interrupts/cpe233_RISC-V_MCU_no_interrupts.srcs/sources_1/imports/sources_1/imports/Downloads/control_unit_dcdr_v_1_04-1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/srini/Documents/Vivado/cpe233_RISC-V_MCU_no_interrupts/cpe233_RISC-V_MCU_no_interrupts.srcs/sources_1/imports/sources_1/imports/Downloads/control_unit_fsm_v_1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/srini/Documents/Vivado/cpe233_RISC-V_MCU_no_interrupts/cpe233_RISC-V_MCU_no_interrupts.srcs/sources_1/imports/sources_1/imports/Downloads/otter_memory_v1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/srini/Documents/Vivado/cpe233_RISC-V_MCU_no_interrupts/cpe233_RISC-V_MCU_no_interrupts.srcs/sources_1/imports/sources_1/new/pc_mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROGRAM_COUNTER_WRAPPER
WARNING: [VRFC 10-8426] non-net output port 'pc' cannot be initialized at declaration in SystemVerilog mode [C:/Users/srini/Documents/Vivado/cpe233_RISC-V_MCU_no_interrupts/cpe233_RISC-V_MCU_no_interrupts.srcs/sources_1/imports/sources_1/new/pc_mod.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/srini/Documents/Vivado/cpe233_RISC-V_MCU_no_interrupts/cpe233_RISC-V_MCU_no_interrupts.srcs/sources_1/imports/sources_1/imports/Downloads/reg_file_v_1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
