
*** Running vivado
    with args -log my_control_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source my_control_module.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source my_control_module.tcl -notrace
Command: synth_design -top my_control_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5224 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 356.289 ; gain = 99.320
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'my_control_module' [C:/Users/Joshua/Desktop/EE2026/graded_lab_2/graded_lab_2.srcs/sources_1/new/my_full_adder_7.v:24]
INFO: [Synth 8-6157] synthesizing module 'three_bit_adder' [C:/Users/Joshua/Desktop/EE2026/graded_lab_2/graded_lab_2.srcs/sources_1/new/my_full_adder_7.v:53]
INFO: [Synth 8-6157] synthesizing module 'my_full_adder' [C:/Users/Joshua/Desktop/EE2026/graded_lab_2/graded_lab_2.srcs/sources_1/new/my_full_adder_7.v:74]
INFO: [Synth 8-6155] done synthesizing module 'my_full_adder' (1#1) [C:/Users/Joshua/Desktop/EE2026/graded_lab_2/graded_lab_2.srcs/sources_1/new/my_full_adder_7.v:74]
WARNING: [Synth 8-3848] Net c3 in module/entity three_bit_adder does not have driver. [C:/Users/Joshua/Desktop/EE2026/graded_lab_2/graded_lab_2.srcs/sources_1/new/my_full_adder_7.v:55]
INFO: [Synth 8-6155] done synthesizing module 'three_bit_adder' (2#1) [C:/Users/Joshua/Desktop/EE2026/graded_lab_2/graded_lab_2.srcs/sources_1/new/my_full_adder_7.v:53]
INFO: [Synth 8-6157] synthesizing module 'four_bit_adder' [C:/Users/Joshua/Desktop/EE2026/graded_lab_2/graded_lab_2.srcs/sources_1/new/my_full_adder_7.v:63]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_adder' (3#1) [C:/Users/Joshua/Desktop/EE2026/graded_lab_2/graded_lab_2.srcs/sources_1/new/my_full_adder_7.v:63]
INFO: [Synth 8-6155] done synthesizing module 'my_control_module' (4#1) [C:/Users/Joshua/Desktop/EE2026/graded_lab_2/graded_lab_2.srcs/sources_1/new/my_full_adder_7.v:24]
WARNING: [Synth 8-3917] design my_control_module has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design my_control_module has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design my_control_module has port seg[4] driven by constant 0
WARNING: [Synth 8-3917] design my_control_module has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design my_control_module has port seg[2] driven by constant 0
WARNING: [Synth 8-3917] design my_control_module has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design my_control_module has port seg[0] driven by constant 0
WARNING: [Synth 8-3917] design my_control_module has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design my_control_module has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design my_control_module has port an[1] driven by constant 0
WARNING: [Synth 8-3917] design my_control_module has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.625 ; gain = 154.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin fa0:CIN to constant 0 [C:/Users/Joshua/Desktop/EE2026/graded_lab_2/graded_lab_2.srcs/sources_1/new/my_full_adder_7.v:57]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.625 ; gain = 154.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.625 ; gain = 154.656
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Joshua/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Joshua/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Joshua/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/my_control_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/my_control_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 717.285 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 717.285 ; gain = 460.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 717.285 ; gain = 460.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 717.285 ; gain = 460.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 717.285 ; gain = 460.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module my_control_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module my_full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design my_control_module has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design my_control_module has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design my_control_module has port seg[4] driven by constant 0
WARNING: [Synth 8-3917] design my_control_module has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design my_control_module has port seg[2] driven by constant 0
WARNING: [Synth 8-3917] design my_control_module has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design my_control_module has port seg[0] driven by constant 0
WARNING: [Synth 8-3917] design my_control_module has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design my_control_module has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design my_control_module has port an[1] driven by constant 0
WARNING: [Synth 8-3917] design my_control_module has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 717.285 ; gain = 460.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 732.090 ; gain = 475.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 732.090 ; gain = 475.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 732.500 ; gain = 475.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 733.629 ; gain = 476.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 733.629 ; gain = 476.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 733.629 ; gain = 476.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 733.629 ; gain = 476.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 733.629 ; gain = 476.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 733.629 ; gain = 476.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     3|
|3     |LUT4 |     1|
|4     |LUT5 |     4|
|5     |LUT6 |     4|
|6     |IBUF |    15|
|7     |OBUF |    22|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    50|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 733.629 ; gain = 476.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 733.648 ; gain = 171.020
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 733.648 ; gain = 476.680
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 751.680 ; gain = 507.535
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Joshua/Desktop/EE2026/graded_lab_2/graded_lab_2.runs/synth_1/my_control_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file my_control_module_utilization_synth.rpt -pb my_control_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 751.680 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb  3 15:09:42 2023...
