

================================================================
== Vitis HLS Report for 'M2S_16_8_8_ap_int_128_ap_int_128_s'
================================================================
* Date:           Wed Feb 24 15:49:45 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        batch
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        ?|  6.000 ns|         ?|    2|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_76_1  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%REP_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %REP" [./dma.h:75->deform.cpp:160]   --->   Operation 13 'read' 'REP_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.09ns)   --->   "%fmap_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %fmap" [./dma.h:75->deform.cpp:160]   --->   Operation 14 'read' 'fmap_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (1.06ns)   --->   "%icmp_ln76 = icmp_sgt  i29 %REP_read, i29 0" [./dma.h:76->deform.cpp:160]   --->   Operation 15 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.19>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem0, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_22, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %s_mem, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fmap, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%REP_cast_i_i = sext i29 %REP_read" [./dma.h:75->deform.cpp:160]   --->   Operation 19 'sext' 'REP_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %s_mem, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem0, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_22, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %.exit, void %.lr.ph.i.i" [./dma.h:76->deform.cpp:160]   --->   Operation 22 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i29 %REP_read" [./dma.h:76->deform.cpp:160]   --->   Operation 23 'trunc' 'trunc_ln76' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln76_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %fmap_read, i32 4, i32 63" [./dma.h:76->deform.cpp:160]   --->   Operation 24 'partselect' 'trunc_ln76_1' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i60 %trunc_ln76_1" [./dma.h:76->deform.cpp:160]   --->   Operation 25 'sext' 'sext_ln76' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i128 %gmem0, i64 %sext_ln76" [./dma.h:76->deform.cpp:160]   --->   Operation 26 'getelementptr' 'gmem0_addr' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 27 [7/7] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %REP_cast_i_i" [./dma.h:76->deform.cpp:160]   --->   Operation 27 'readreq' 'empty' <Predicate = (icmp_ln76)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.19>
ST_3 : Operation 28 [6/7] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %REP_cast_i_i" [./dma.h:76->deform.cpp:160]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.19>
ST_4 : Operation 29 [5/7] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %REP_cast_i_i" [./dma.h:76->deform.cpp:160]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.19>
ST_5 : Operation 30 [4/7] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %REP_cast_i_i" [./dma.h:76->deform.cpp:160]   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.19>
ST_6 : Operation 31 [3/7] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %REP_cast_i_i" [./dma.h:76->deform.cpp:160]   --->   Operation 31 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.19>
ST_7 : Operation 32 [2/7] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %REP_cast_i_i" [./dma.h:76->deform.cpp:160]   --->   Operation 32 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.19>
ST_8 : Operation 33 [1/7] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i32 %REP_cast_i_i" [./dma.h:76->deform.cpp:160]   --->   Operation 33 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 34 [1/1] (0.48ns)   --->   "%br_ln76 = br void" [./dma.h:76->deform.cpp:160]   --->   Operation 34 'br' 'br_ln76' <Predicate = true> <Delay = 0.48>

State 9 <SV = 8> <Delay = 1.15>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%rep = phi i28 %add_ln76, void %.split2.i.i, i28 0, void %.lr.ph.i.i" [./dma.h:76->deform.cpp:160]   --->   Operation 35 'phi' 'rep' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (1.15ns)   --->   "%add_ln76 = add i28 %rep, i28 1" [./dma.h:76->deform.cpp:160]   --->   Operation 36 'add' 'add_ln76' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 37 [1/1] (1.04ns)   --->   "%icmp_ln76_1 = icmp_eq  i28 %rep, i28 %trunc_ln76" [./dma.h:76->deform.cpp:160]   --->   Operation 37 'icmp' 'icmp_ln76_1' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%empty_958 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 38 'speclooptripcount' 'empty_958' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76_1, void %.split2.i.i, void %.exit.loopexit" [./dma.h:76->deform.cpp:160]   --->   Operation 39 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.19>
ST_10 : Operation 40 [1/1] (2.19ns)   --->   "%m_read_V = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %gmem0_addr" [./dma.h:78->deform.cpp:160]   --->   Operation 40 'read' 'm_read_V' <Predicate = (!icmp_ln76_1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.09>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [./dma.h:79->deform.cpp:160]   --->   Operation 41 'specpipeline' 'specpipeline_ln79' <Predicate = (!icmp_ln76_1)> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [./dma.h:79->deform.cpp:160]   --->   Operation 42 'specloopname' 'specloopname_ln79' <Predicate = (!icmp_ln76_1)> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (1.09ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %s_mem, i128 %m_read_V" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 43 'write' 'write_ln174' <Predicate = (!icmp_ln76_1)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!icmp_ln76_1)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 45 'br' 'br_ln0' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 1.1ns
The critical path consists of the following:
	fifo read on port 'fmap' (./dma.h:75->deform.cpp:160) [9]  (1.1 ns)

 <State 2>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem0' (./dma.h:76->deform.cpp:160) [20]  (2.19 ns)

 <State 3>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem0' (./dma.h:76->deform.cpp:160) [20]  (2.19 ns)

 <State 4>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem0' (./dma.h:76->deform.cpp:160) [20]  (2.19 ns)

 <State 5>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem0' (./dma.h:76->deform.cpp:160) [20]  (2.19 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem0' (./dma.h:76->deform.cpp:160) [20]  (2.19 ns)

 <State 7>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem0' (./dma.h:76->deform.cpp:160) [20]  (2.19 ns)

 <State 8>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem0' (./dma.h:76->deform.cpp:160) [20]  (2.19 ns)

 <State 9>: 1.16ns
The critical path consists of the following:
	'phi' operation ('rep', ./dma.h:76->deform.cpp:160) with incoming values : ('add_ln76', ./dma.h:76->deform.cpp:160) [23]  (0 ns)
	'add' operation ('add_ln76', ./dma.h:76->deform.cpp:160) [24]  (1.16 ns)

 <State 10>: 2.19ns
The critical path consists of the following:
	bus read on port 'gmem0' (./dma.h:78->deform.cpp:160) [31]  (2.19 ns)

 <State 11>: 1.1ns
The critical path consists of the following:
	fifo write on port 's_mem' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [32]  (1.1 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
