Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Jan 21 19:50:51 2020
| Host         : DESKTOP-BF7NU7V running 64-bit major release  (build 9200)
| Command      : report_methodology -file controlador_total_methodology_drc_routed.rpt -rpx controlador_total_methodology_drc_routed.rpx
| Design       : controlador_total
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 16
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 16         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on filter_select relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on micro_data relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on pausa relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on play_enable relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on rebobinar relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on record_enable relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on jack_pwm relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on micro_clk relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on segmentos[0] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on segmentos[1] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on segmentos[2] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on segmentos[3] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on segmentos[4] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on segmentos[5] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on segmentos[6] relative to clock(s) VIRTUAL_clk_out1_clk_wiz_0 
Related violations: <none>


