// Seed: 1630713215
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  assign module_1.id_1 = 0;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input  wire  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    output uwire id_4,
    input  tri0  id_5,
    input  tri   id_6,
    output wire  id_7
);
  parameter id_9 = 1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
endmodule
module module_2;
  localparam id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  wire id_2;
  specify
    if (1) (negedge id_3 => (id_4 +: id_2)) = (id_2, 1'd0);
  endspecify
endmodule
