// Seed: 4280013509
module module_0;
  wire id_1, id_2;
  module_2 modCall_1 (id_2);
  assign modCall_1.id_1 = 0;
  wire id_3;
endmodule
module module_1 (
    input  logic id_0,
    inout  logic id_1,
    output logic id_2
);
  assign id_1 = id_1;
  assign id_2 = id_0;
  module_0 modCall_1 ();
  always id_1 <= -1;
  assign #(-1) id_1 = -1;
  wire id_4;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  assign id_1 = -1;
  assign module_3.type_45 = 0;
  wire id_2;
endmodule
module module_3 (
    output tri1 id_0,
    output wand id_1,
    input wor id_2,
    input tri1 id_3,
    output tri0 id_4,
    input tri id_5,
    input tri id_6,
    input uwire id_7,
    input wire id_8,
    output supply0 id_9,
    input tri id_10,
    input tri0 id_11,
    output uwire id_12,
    output wire id_13,
    input wand id_14,
    input wand id_15,
    output uwire id_16,
    output wor id_17,
    output supply0 id_18,
    input wand id_19,
    input tri0 id_20,
    input wand id_21,
    input tri id_22,
    output wire id_23,
    input uwire id_24,
    input tri0 id_25,
    input uwire id_26,
    input wor id_27,
    id_37,
    input tri id_28,
    output wand id_29,
    output tri0 id_30,
    inout uwire id_31,
    input tri id_32,
    input wire id_33,
    output supply1 id_34,
    output tri id_35
);
  assign id_17 = id_15;
  module_2 modCall_1 (id_37);
endmodule
