-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
-- Date        : Sat Jan 11 16:20:00 2020
-- Host        : hpc24 running 64-bit Ubuntu 16.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top design_BRAM_A_blk_mem_gen_0_1 -prefix
--               design_BRAM_A_blk_mem_gen_0_1_ design_BRAM_A_blk_mem_gen_0_1_sim_netlist.vhdl
-- Design      : design_BRAM_A_blk_mem_gen_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu7ev-ffvc1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"A88A0A2B9AC08A28A26B2E82B00882822002BCA6C9A9A3A88AAAAC0A00882822",
      INITP_01 => X"AAEBA682C022AB22AAA8A668C823A2BEE32228288AA80AAA1A8888A383C38AA2",
      INITP_02 => X"0008AA02AA86A22228E0F0E2A8AA22828AE6B0228A289ACBA0AC0220A08802A8",
      INITP_03 => X"D6EA99A0AA80AEBBE074BAA88A2448CE00A3A8E2EA8289AEA1A8888A380CC88A",
      INITP_04 => X"A02B0EA12C0BC985A89A2202F8FB28008280AEBA00C49200B3028CC2AA48486A",
      INITP_05 => X"8CAE0E800AFACA02891A08708A2F0A010C01B074BAA88A2448C26825BAA6682A",
      INITP_06 => X"2AA48486AD6EA99A0AA80AEBBE074BAA88A2448CE00AE24A62BBA1A002022802",
      INITP_07 => X"2EAA22891233802B89298AEE86800808A002E802CA280AEBA00C49200B3028CC",
      INITP_08 => X"2022800BA00B28A02BAE803124802CC0A330AA92121AB5BAA6682AA02BAEF81D",
      INITP_09 => X"B3028CC2AA48486AD6EA99A0AA80AEBBE074BAA88A2448CE00AE24A62BBA1A00",
      INITP_0A => X"BAEF81D2EAA22891233802B89298AEE86800808A002E802CA280AEBA00C49200",
      INITP_0B => X"BBA1A002022800BA00B28A02BAE803124802CC0A330AA92121AB5BAA6682AA02",
      INITP_0C => X"0C49200B3028CC2AA48486AD6EA99A0AA80AEBBE074BAA88A2448CE00AE24A62",
      INITP_0D => X"CC01B074BAA88A2448C26825BAA6682AA02B0000000808A002E802CA280AEBA0",
      INITP_0E => X"00000000000003B8C8328A32B80A32890AEBBC091A04800B88A82CC0A8040A30",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F06BAE95768F0000178C1511178CF06BCA06178C1799768F0000178C1511178C",
      INIT_01 => X"178C0000178C178CB893179935BB178C178C179117B6F06B4F4BF06B178C178C",
      INIT_02 => X"858E0000178D2586178C178C1799A4C7178C17ACF06B105A179618C435BBF06B",
      INIT_03 => X"1511178CF06B0000F06B000000006F6A178C078D078D0000D1E917F75E61178C",
      INIT_04 => X"179117B6F06BAE95768F0000178C1511178CF06BCA06178C1799768F0000178C",
      INIT_05 => X"178C1799F06B178C2586178C178C91A40000178C91A41795188E0000F06B178C",
      INIT_06 => X"178C96AC178C17991871F08D0000F06B178CBFFF188E178C000033EB178CC194",
      INIT_07 => X"178C178C179F0000178C0000178C178CF06BCA06178C179F0000178C178C17FC",
      INIT_08 => X"178CF06B0000DA3F91A40000000091A4178C4F4B93CB178C178C178CAE95178C",
      INIT_09 => X"F06BB3DE178D17AC178C000017954F4B178C000033EBF06B178C178CCA06C6CD",
      INIT_0A => X"178CF06B178C178CB893178C178CF06B1511F06B178C178C178C17A4179618CF",
      INIT_0B => X"DA3F178C0000DA3F0000178CF06B178CBFFF188E178CF06B0000EF31178C1511",
      INIT_0C => X"65D5BFFF188E0000F06B178C0000320D178CC568F06B178C179A189D858E178C",
      INIT_0D => X"178C178C1799B893178C93CB178C768F179F178C3B71178C6A5F178C178CF06B",
      INIT_0E => X"DA3F00000000BFFF000017954F4B178CEF31178C179117B6F06B93CB768F179F",
      INIT_0F => X"93CB178C178C178C320D178C179117D7B893178C1D27178D17AC00000000178C",
      INIT_10 => X"178C1799768F0000178C1511178CF06B0000F06B000035BB178C178C17954F4B",
      INIT_11 => X"1795188E0000F06B178C179117B6F06BAE95768F0000178C1511178CF06BCA06",
      INIT_12 => X"178C000033EB178CC194178C1799F06B178C2586178C178C91A40000178C91A4",
      INIT_13 => X"179F0000178C178C17FC178C96AC178C17991871F08D0000F06B178CBFFF188E",
      INIT_14 => X"178C178C178CAE95178C178C178C179F0000178C0000178C178CF06BCA06178C",
      INIT_15 => X"F06B178C178CCA06C6CD178CF06B0000DA3F91A40000000091A4178C4F4B93CB",
      INIT_16 => X"178C178C17A4179618CFF06BB3DE178D17AC178C000017954F4B178C000033EB",
      INIT_17 => X"F06B0000F06B0000BFFF000017954F4B178CEF31178C178CF06B1511F06B178C",
      INIT_18 => X"CA06C6CD178CF06B00000000DA3F000091A40000178CF06B178C768F179F178C",
      INIT_19 => X"179618CFF06BB3DE178D17AC178C000017954F4B178C000033EBF06B178C178C",
      INIT_1A => X"858E17AC178C178D17ACF06B0000179618C448DE178CB3DE178D17AC17FC178C",
      INIT_1B => X"0000F06BCA0600006F6A178C00008CE4D1E96F6A178C0000078D1796F06B93CB",
      INIT_1C => X"178CF08D17AC178CF06B178C5C8300007963000093CBF06B17DBF06B7FE0178C",
      INIT_1D => X"1781178CCA06000054A102A9B0ED0000178D4A2D178CAB11178CAB11178CF06B",
      INIT_1E => X"178C179618AFAB11178C00000000CA06B893178C7FE0179618CF17FC178C7FE0",
      INIT_1F => X"E2AC478654A1178C4A2D93CB178C178C178C5C83178C5C83178D17AC0000F06B",
      INIT_20 => X"33EBF99C178C178C47860000178C000054A10000178C00004786178C178C178C",
      INIT_21 => X"178C02A9000002A900000000CFE2F99C33EB0000D19000009C8E0000000033EB",
      INIT_22 => X"0000000000000000AF72B45371F1719FAFCAB3AA719F17960000719F00000000",
      INIT_23 => X"7B9A00000000178C178C0000000000009DC79DC784AF9DC79DC7913A899217F9",
      INIT_24 => X"DA3F91A433EB0000B685171F17C6B6700000178C6F6A00000000000000000000",
      INIT_25 => X"178C179618C448DE178CB3DE178D17AC00001796E22C1790E1DB000000006F6A",
      INIT_26 => X"0000D1E917110000000000000835078D858E0000178D2586178CF06B2586F2BF",
      INIT_27 => X"AB11178C00000000CA06B893178C7FE00000F06B1781178C178C93CB0000A60A",
      INIT_28 => X"178C4A2D93CB178C178C178C5C83178C5C83178D17AC0000F06B178C179618AF",
      INIT_29 => X"7963000093CBF06B17DBF06BF06B178C3B71178C178C0000F06B93CB478654A1",
      INIT_2A => X"178D4A2D178CAB11178CAB11178CF06B178CF08D17AC178CF06B178C5C830000",
      INIT_2B => X"0000000002A9000000000000000054A1178CD1900000000054A102A9B0ED0000",
      INIT_2C => X"F99CF8F733EB178C0000178CE2AC02A900000000178CF99C00000000000054A1",
      INIT_2D => X"1796EDA4AFCAB3AA000071F11794179600000000178C000054A19C8E00000000",
      INIT_2E => X"000000009DC79DC7913A91109DC79DC791100000899217CC0000000000001796",
      INIT_2F => X"178C000091A40000178C178CDA3F7B9A00000000EF79178C178C000000000000",
      INIT_30 => X"00000000E1DB1790E22C0000000017ED000017ED076B0000000000000000178C",
      INIT_31 => X"2586178CF06B178C178C858E178C105A178C178CF06BA4C735BB178CF06B0000",
      INIT_32 => X"7FE0178C0000F06BCA0600006F6A178C8CE417F700006F6A5E6100001796178C",
      INIT_33 => X"178CF06B178CF08D17AC178CF06B178C5C8300007963000093CBF06B17DBF06B",
      INIT_34 => X"178C7FE01781178CCA06000054A102A9B0ED0000178D4A2D178CAB11178CAB11",
      INIT_35 => X"0000F06B178C179618AFAB11178C00000000CA06B893178C7FE0179618CF17FC",
      INIT_36 => X"178C178CE2AC478654A1178C4A2D93CB178C178C178C5C83178C5C83178D17AC",
      INIT_37 => X"000033EB33EBF99C178C178C47860000178C000054A10000178C00004786178C",
      INIT_38 => X"00000000178C02A9000002A900000000CFE2F99C33EB0000D19000009C8E0000",
      INIT_39 => X"899217F90000000000000000AF72B45371F1719FAFCAB3AA719F17960000719F",
      INIT_3A => X"91A400006F6A178C0000178C178C0000000000009DC79DC784AF9DC79DC7913A",
      INIT_3B => X"17ED076B00000000000000000000178CDA3F7B9A33EB000000000000000033EB",
      INIT_3C => X"178CF06BA4C735BB178CF06B000000000000E1DB1790E22C0000000017ED0000",
      INIT_3D => X"17F700006F6A5E6100001796178C2586178CF06B178C178C858E178C105A178C",
      INIT_3E => X"00007963000093CBF06B17DBF06B7FE0178C0000F06BCA0600006F6A178C8CE4",
      INIT_3F => X"0000178D4A2D178CAB11178CAB11178CF06B178CF08D17AC178CF06B178C5C83",
      INIT_40 => X"CA06B893178C7FE0179618CF17FC178C7FE01781178CCA06000054A102A9B0ED",
      INIT_41 => X"178C178C5C83178C5C83178D17AC0000F06B178C179618AFAB11178C00000000",
      INIT_42 => X"000054A10000178C00004786178C178C178CE2AC478654A1178C4A2D93CB178C",
      INIT_43 => X"F99C33EB0000D19000009C8E0000000033EB33EBF99C178C178C47860000178C",
      INIT_44 => X"719FAFCAB3AA719F17960000719F00000000178C02A9000002A900000000CFE2",
      INIT_45 => X"00009DC79DC784AF9DC79DC7913A899217F90000000000000000AF72B45371F1",
      INIT_46 => X"7B9A33EB000000000000000033EB91A400006F6A178C0000178C178C00000000",
      INIT_47 => X"E1DB1790E22C0000000017ED000017ED076B00000000000000000000178CDA3F",
      INIT_48 => X"F06B178C178C858E178C105A178C178CF06BA4C735BB178CF06B000000000000",
      INIT_49 => X"0000F06BCA0600006F6A178C8CE417F700006F6A5E6100001796178C2586178C",
      INIT_4A => X"178CF08D17AC178CF06B178C5C8300007963000093CBF06B17DBF06B7FE0178C",
      INIT_4B => X"1781178CCA06000054A102A9B0ED0000178D4A2D178CAB11178CAB11178CF06B",
      INIT_4C => X"178C179618AFAB11178C00000000CA06B893178C7FE0179618CF17FC178C7FE0",
      INIT_4D => X"E2AC478654A1178C4A2D93CB178C178C178C5C83178C5C83178D17AC0000F06B",
      INIT_4E => X"33EBF99C178C178C47860000178C000054A10000178C00004786178C178C178C",
      INIT_4F => X"178C02A9000002A900000000CFE2F99C33EB0000D19000009C8E0000000033EB",
      INIT_50 => X"0000000000000000AF72B45371F1719FAFCAB3AA719F17960000719F00000000",
      INIT_51 => X"6F6A178C0000178C178C0000000000009DC79DC784AF9DC79DC7913A899217F9",
      INIT_52 => X"00000000000000000000178CDA3F7B9A33EB000000000000000033EB91A40000",
      INIT_53 => X"A4C735BB178CF06B000000000000E1DB1790E22C0000000017ED000017ED076B",
      INIT_54 => X"6F6A5E6100001796178C2586178CF06B178C178C858E178C105A178C178CF06B",
      INIT_55 => X"000093CBF06B17DBF06B7FE0178C0000F06BCA0600006F6A178C8CE417F70000",
      INIT_56 => X"4A2D178CAB11178CAB11178CF06B178CF08D17AC178CF06B178C5C8300007963",
      INIT_57 => X"178C7FE0179618CF17FC178C7FE01781178CCA06000054A102A9B0ED0000178D",
      INIT_58 => X"5C83178C5C83178D17AC0000F06B178C179618AFAB11178C00000000CA06B893",
      INIT_59 => X"0000178C00004786178C178C178CE2AC478654A1178C4A2D93CB178C178C178C",
      INIT_5A => X"0000D19000009C8E0000000033EB33EBF99C178C178C47860000178C000054A1",
      INIT_5B => X"B3AA719F17960000719F00000000178C02A9000002A900000000CFE2F99C33EB",
      INIT_5C => X"9DC784AF9DC79DC7913A899217F90000000000000000AF72B45371F1719FAFCA",
      INIT_5D => X"000000000000000033EB91A400006F6A178C0000178C178C0000000000009DC7",
      INIT_5E => X"E22C0000000017ED000017ED076B00000000000000000000178CDA3F7B9A33EB",
      INIT_5F => X"178C858E178C105A178C178CF06BA4C735BB178CF06B000000000000E1DB1790",
      INIT_60 => X"CA0600006F6A178C8CE417F700006F6A5E6100001796178C2586178CF06B178C",
      INIT_61 => X"17AC178CF06B178C5C8300007963000093CBF06B17DBF06B7FE0178C0000F06B",
      INIT_62 => X"CA06000054A102A9B0ED0000178D4A2D178CAB11178CAB11178CF06B178CF08D",
      INIT_63 => X"18AFAB11178C00000000CA06B893178C7FE0179618CF17FC178C7FE01781178C",
      INIT_64 => X"54A1178C4A2D93CB178C178C178C5C83178C5C83178D17AC0000F06B178C1796",
      INIT_65 => X"178C178C47860000178C000054A10000178C00004786178C178C178CE2AC4786",
      INIT_66 => X"000002A900000000CFE2F99C33EB0000D19000009C8E0000000033EB33EBF99C",
      INIT_67 => X"00000000AF72B45371F1719FAFCAB3AA719F17960000719F00000000178C02A9",
      INIT_68 => X"0000178C178C0000000000009DC79DC784AF9DC79DC7913A899217F900000000",
      INIT_69 => X"000000000000178CDA3F7B9A33EB000000000000000033EB91A400006F6A178C",
      INIT_6A => X"F8F7F8F7000000000000E1DB1790E22C0000000017ED000017ED076B00000000",
      INIT_6B => X"AB11178C00000000CA06B893178C7FE000000000F8F7F8F7F8F7F8F7F8F7F8F7",
      INIT_6C => X"178C4A2D93CB178C178C178C5C83178C5C83178D17AC0000F06B178C179618AF",
      INIT_6D => X"7963000093CBF06B17DBF06BF06B178C3B71178C178C0000F06B93CB478654A1",
      INIT_6E => X"178D4A2D178CAB11178CAB11178CF06B178CF08D17AC178CF06B178C5C830000",
      INIT_6F => X"02A9000002A9000000000000000054A1178CD1900000000054A102A9B0ED0000",
      INIT_70 => X"F99C33EB33EB00000000000054A100000000000033EB33EB0000D19000000000",
      INIT_71 => X"178CF06B178C4F4B93CB178C178C00000000178C02A9000002A900000000CFE2",
      INIT_72 => X"719F71F117961796EDA4000071F1000033EB00000000C194000000001799C6CD",
      INIT_73 => X"000000009DC79DC784AF9DC79DC7913A17F917171717719F00000000AFCAB3AA",
      INIT_74 => X"33EB91A4178C0000000000006F6A178C0000DA3F0000178C178C0000178C5E6B",
      INIT_75 => X"078DE1DB1790E22C0000DA3F0000178C178C00007B9A33EB0000DA3F00007B9A",
      INIT_76 => X"00000000000000000000000000000000000000000000B670076BB68517C60000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(14 downto 4) => addrb(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 8) => dina(16 downto 9),
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 16) => B"0000000000000000",
      DINBDIN(15 downto 8) => dinb(16 downto 9),
      DINBDIN(7 downto 0) => dinb(7 downto 0),
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1) => dina(17),
      DINPADINP(0) => dina(8),
      DINPBDINP(3 downto 2) => B"00",
      DINPBDINP(1) => dinb(17),
      DINPBDINP(0) => dinb(8),
      DOUTADOUT(31 downto 16) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 16),
      DOUTADOUT(15 downto 8) => douta(16 downto 9),
      DOUTADOUT(7 downto 0) => douta(7 downto 0),
      DOUTBDOUT(31 downto 16) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 16),
      DOUTBDOUT(15 downto 8) => doutb(16 downto 9),
      DOUTBDOUT(7 downto 0) => doutb(7 downto 0),
      DOUTPADOUTP(3 downto 2) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 2),
      DOUTPADOUTP(1) => douta(17),
      DOUTPADOUTP(0) => douta(8),
      DOUTPBDOUTP(3 downto 2) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 2),
      DOUTPBDOUTP(1) => doutb(17),
      DOUTPBDOUTP(0) => doutb(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3 downto 2) => B"00",
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 2) => B"000000",
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_116\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_124\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_142\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_143\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_146\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_147\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_84\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"55635B25590900001F0E5A275F0E55635A141F0E1F0E590900001F0E5A271F2E",
      INIT_01 => X"5F0E00005F0E5F0E58751F0E5A165F0E5F0E1F0E1F0E55635B4055635F0E5F0E",
      INIT_02 => X"592200001F0E5A405F0E5F0E1F0E5B4C5F0E1F0E55635B431F0E1F0E5A165563",
      INIT_03 => X"5A271F2E55631F6055631F6000005A285F0E1A0A1A0A00001F425F0E1B435F0E",
      INIT_04 => X"1F0E1F0E55635B25590900001F0E5A275F0E55635A141F0E1F0E590900001F0E",
      INIT_05 => X"1F0E1F0E55635F0E5A401F2E5F0E5A1100005F0E5A111F0E1F0E000055635F0E",
      INIT_06 => X"5F0E5A0A5F0E1F0E1F0E5923000055635F0E5A051F0E1F2E00005A015F0E5B29",
      INIT_07 => X"5F0E1F0E1F0E00005F0E1F605F0E5F0E55635A141F0E1F0E00005F0E5F0E5914",
      INIT_08 => X"5F0E556300005B321A11000000001A115F0E5B4055705F0E5F0E5F0E5B255F0E",
      INIT_09 => X"55635B4E1F0E1F0E5F0E00001F0E5B405F0E00001A0155635F0E5F0E5A145A19",
      INIT_0A => X"5F0E55635F0E1F2E58755F0E5F0E55635A2755635F0E5F0E1F0E1F0E1F0E1F0E",
      INIT_0B => X"1B325F0E00005B3200005F0E55635F0E5A051F0E1F2E55631F6059695F0E5A27",
      INIT_0C => X"5A405A051F0E000055635F0E00005B205F0E596E55635F0E1F0E1F0E59225F0E",
      INIT_0D => X"5F0E1F0E1F0E58755F0E55705F0E59091F0E5F0E5A315F0E5B445F0E5F0E5563",
      INIT_0E => X"1B32000000005A0500001F0E5B405F0E59695F0E1F0E1F0E5563557059091F0E",
      INIT_0F => X"55705F0E5F0E1F2E1B205F0E1F0E1F0E58755F0E5B511F0E1F0E000000001F2E",
      INIT_10 => X"1F0E1F0E590900001F0E5A271F2E55631F6055631F605A165F0E5F0E1F0E5B40",
      INIT_11 => X"1F0E1F0E000055635F0E1F0E1F0E55635B25590900001F0E5A275F0E55635A14",
      INIT_12 => X"1F2E00005A015F0E5B291F0E1F0E55635F0E5A401F2E5F0E5A1100005F0E5A11",
      INIT_13 => X"1F0E00005F0E5F0E59145F0E5A0A5F0E1F0E1F0E5923000055635F0E5A051F0E",
      INIT_14 => X"5F0E5F0E5F0E5B255F0E5F0E1F0E1F0E00005F0E1F605F0E5F0E55635A141F0E",
      INIT_15 => X"55635F0E5F0E5A145A195F0E556300005B321A11000000001A115F0E5B405570",
      INIT_16 => X"5F0E1F0E1F0E1F0E1F0E55635B4E1F0E1F0E5F0E00001F0E5B405F0E00001A01",
      INIT_17 => X"55631F6055631F605A0500001F0E5B401F2E59695F0E5F0E55635A2755635F0E",
      INIT_18 => X"5A145A195F0E5563000000005B3200005A1100005F0E55635F0E59091F0E1F2E",
      INIT_19 => X"1F0E1F0E55635B4E1F0E1F0E5F0E00001F0E5B405F0E00001A0155635F0E5F0E",
      INIT_1A => X"59221F0E5F0E1F0E1F0E55631F601F0E1F0E5A145F0E5B4E1F0E1F0E59145F0E",
      INIT_1B => X"000055635A1400005A285F0E00001A751F421A285F0E00001A0A5F0E55635570",
      INIT_1C => X"5F0E59231F0E1F2E55635F0E5B4200005B1D0000557055631F2E556359615F0E",
      INIT_1D => X"1F0E1F0E5A1400001B361A29592100001F0E5A3D5F0E5A075F0E5A075F0E5563",
      INIT_1E => X"5F0E1F0E1F0E5A075F0E000000005A1458755F0E59611F0E1F0E59145F0E5961",
      INIT_1F => X"5B491A271B365F0E5A3D55705F0E5F0E5F0E5B425F0E5B421F0E1F0E00005563",
      INIT_20 => X"5A015B0F1F4E5F0E1A2700001F4E00001B3600005F0E00001A275F0E5F0E5F0E",
      INIT_21 => X"5F0E5A2900005A29000000005B395B0F1A0100001F4200005B44000000001A01",
      INIT_22 => X"00000000000000005A085A0B596219621A081A0B19625F0E0000196200000000",
      INIT_23 => X"5B1A000000005F0E5F0E0000000000001A731A731A761A731A735A501B025F0E",
      INIT_24 => X"1B321A111A0100005A705F0E5F0E1A7000005F0E5A2800000000000000000000",
      INIT_25 => X"5F0E1F0E1F0E5A145F0E5B4E1F0E1F0E00005F0E59735F0E1973000000001A28",
      INIT_26 => X"1F601F425F0E0000000000005A0A1A0A592200001F0E5A405F0E55635A405A09",
      INIT_27 => X"5A075F0E000000005A1458755F0E5961000055631F0E1F0E5F0E557000005B38",
      INIT_28 => X"5F0E5A3D55705F0E5F0E5F0E5B425F0E5B421F0E1F0E000055635F0E1F0E1F0E",
      INIT_29 => X"5B1D0000557055631F2E556355635F0E5A315F0E5F0E0000556355701A271B36",
      INIT_2A => X"1F0E5A3D5F0E5A075F0E5A075F0E55635F0E59231F0E1F2E55635F0E5B420000",
      INIT_2B => X"000000001A2900000000000000001B365F0E1F42000000001B361A2959210000",
      INIT_2C => X"1B0F5A1E5A015F0E00005F0E5B495A29000000005F0E1B0F0000000000001B36",
      INIT_2D => X"5F0E1A001A081A0B000059625F0E5F0E000000005F0E00005B365B4400000000",
      INIT_2E => X"000000001A731A735A501A501A731A731A5000001B025F0E1F60000000005F0E",
      INIT_2F => X"5F0E00005A1100001F2E5F0E5B325B1A000000001B461F4E5F0E000000000000",
      INIT_30 => X"0000000019735F0E59731F6000005F0E00005F0E1A5A00000000000000001F2E",
      INIT_31 => X"5A405F0E55635F0E1F2E59225F0E5B435F0E5F0E55635B4C5A165F0E55630000",
      INIT_32 => X"59615F0E000055635A1400005A285F0E1A755F0E00005A281B431F605F0E5F0E",
      INIT_33 => X"5F0E55635F0E59231F0E1F2E55635F0E5B4200005B1D0000557055631F2E5563",
      INIT_34 => X"5F0E59611F0E1F0E5A1400001B361A29592100001F0E5A3D5F0E5A075F0E5A07",
      INIT_35 => X"000055635F0E1F0E1F0E5A075F0E000000005A1458755F0E59611F0E1F0E5914",
      INIT_36 => X"5F0E5F0E5B491A271B365F0E5A3D55705F0E5F0E5F0E5B425F0E5B421F0E1F0E",
      INIT_37 => X"00001A015A015B0F1F4E5F0E1A2700001F4E00001B3600005F0E00001A275F0E",
      INIT_38 => X"000000005F0E5A2900005A29000000005B395B0F1A0100001F4200005B440000",
      INIT_39 => X"1B025F0E00000000000000005A085A0B596219621A081A0B19625F0E00001962",
      INIT_3A => X"1A1100001A285F0E00005F0E5F0E0000000000001A731A731A761A731A735A50",
      INIT_3B => X"5F0E1A5A000000000000000000005F0E5B325B1A1A0100000000000000001A01",
      INIT_3C => X"5F0E55635B4C5A165F0E556300000000000019735F0E59731F6000005F0E0000",
      INIT_3D => X"5F0E00005A281B431F605F0E5F0E5A405F0E55635F0E1F2E59225F0E5B435F0E",
      INIT_3E => X"00005B1D0000557055631F2E556359615F0E000055635A1400005A285F0E1A75",
      INIT_3F => X"00001F0E5A3D5F0E5A075F0E5A075F0E55635F0E59231F0E1F2E55635F0E5B42",
      INIT_40 => X"5A1458755F0E59611F0E1F0E59145F0E59611F0E1F0E5A1400001B361A295921",
      INIT_41 => X"5F0E5F0E5B425F0E5B421F0E1F0E000055635F0E1F0E1F0E5A075F0E00000000",
      INIT_42 => X"00001B3600005F0E00001A275F0E5F0E5F0E5B491A271B365F0E5A3D55705F0E",
      INIT_43 => X"5B0F1A0100001F4200005B44000000001A015A015B0F1F4E5F0E1A2700001F4E",
      INIT_44 => X"19621A081A0B19625F0E00001962000000005F0E5A2900005A29000000005B39",
      INIT_45 => X"00001A731A731A761A731A735A501B025F0E00000000000000005A085A0B5962",
      INIT_46 => X"5B1A1A0100000000000000001A011A1100001A285F0E00005F0E5F0E00000000",
      INIT_47 => X"19735F0E59731F6000005F0E00005F0E1A5A000000000000000000005F0E5B32",
      INIT_48 => X"55635F0E1F2E59225F0E5B435F0E5F0E55635B4C5A165F0E5563000000000000",
      INIT_49 => X"000055635A1400005A285F0E1A755F0E00005A281B431F605F0E5F0E5A405F0E",
      INIT_4A => X"5F0E59231F0E1F2E55635F0E5B4200005B1D0000557055631F2E556359615F0E",
      INIT_4B => X"1F0E1F0E5A1400001B361A29592100001F0E5A3D5F0E5A075F0E5A075F0E5563",
      INIT_4C => X"5F0E1F0E1F0E5A075F0E000000005A1458755F0E59611F0E1F0E59145F0E5961",
      INIT_4D => X"5B491A271B365F0E5A3D55705F0E5F0E5F0E5B425F0E5B421F0E1F0E00005563",
      INIT_4E => X"5A015B0F1F4E5F0E1A2700001F4E00001B3600005F0E00001A275F0E5F0E5F0E",
      INIT_4F => X"5F0E5A2900005A29000000005B395B0F1A0100001F4200005B44000000001A01",
      INIT_50 => X"00000000000000005A085A0B596219621A081A0B19625F0E0000196200000000",
      INIT_51 => X"1A285F0E00005F0E5F0E0000000000001A731A731A761A731A735A501B025F0E",
      INIT_52 => X"000000000000000000005F0E5B325B1A1A0100000000000000001A011A110000",
      INIT_53 => X"5B4C5A165F0E556300000000000019735F0E59731F6000005F0E00005F0E1A5A",
      INIT_54 => X"5A281B431F605F0E5F0E5A405F0E55635F0E1F2E59225F0E5B435F0E5F0E5563",
      INIT_55 => X"0000557055631F2E556359615F0E000055635A1400005A285F0E1A755F0E0000",
      INIT_56 => X"5A3D5F0E5A075F0E5A075F0E55635F0E59231F0E1F2E55635F0E5B4200005B1D",
      INIT_57 => X"5F0E59611F0E1F0E59145F0E59611F0E1F0E5A1400001B361A29592100001F0E",
      INIT_58 => X"5B425F0E5B421F0E1F0E000055635F0E1F0E1F0E5A075F0E000000005A145875",
      INIT_59 => X"00005F0E00001A275F0E5F0E5F0E5B491A271B365F0E5A3D55705F0E5F0E5F0E",
      INIT_5A => X"00001F4200005B44000000001A015A015B0F1F4E5F0E1A2700001F4E00001B36",
      INIT_5B => X"1A0B19625F0E00001962000000005F0E5A2900005A29000000005B395B0F1A01",
      INIT_5C => X"1A731A761A731A735A501B025F0E00000000000000005A085A0B596219621A08",
      INIT_5D => X"00000000000000001A011A1100001A285F0E00005F0E5F0E0000000000001A73",
      INIT_5E => X"59731F6000005F0E00005F0E1A5A000000000000000000005F0E5B325B1A1A01",
      INIT_5F => X"1F2E59225F0E5B435F0E5F0E55635B4C5A165F0E556300000000000019735F0E",
      INIT_60 => X"5A1400005A285F0E1A755F0E00005A281B431F605F0E5F0E5A405F0E55635F0E",
      INIT_61 => X"1F0E1F2E55635F0E5B4200005B1D0000557055631F2E556359615F0E00005563",
      INIT_62 => X"5A1400001B361A29592100001F0E5A3D5F0E5A075F0E5A075F0E55635F0E5923",
      INIT_63 => X"1F0E5A075F0E000000005A1458755F0E59611F0E1F0E59145F0E59611F0E1F0E",
      INIT_64 => X"1B365F0E5A3D55705F0E5F0E5F0E5B425F0E5B421F0E1F0E000055635F0E1F0E",
      INIT_65 => X"1F4E5F0E1A2700001F4E00001B3600005F0E00001A275F0E5F0E5F0E5B491A27",
      INIT_66 => X"00005A29000000005B395B0F1A0100001F4200005B44000000001A015A015B0F",
      INIT_67 => X"000000005A085A0B596219621A081A0B19625F0E00001962000000005F0E5A29",
      INIT_68 => X"00005F0E5F0E0000000000001A731A731A761A731A735A501B025F0E00000000",
      INIT_69 => X"0000000000005F0E5B325B1A1A0100000000000000001A011A1100001A285F0E",
      INIT_6A => X"1A1E1A1E00000000000019735F0E59731F6000005F0E00005F0E1A5A00000000",
      INIT_6B => X"5A075F0E000000005A1458755F0E5961000000001A1E1A1E1A1E1A1E1A1E1A1E",
      INIT_6C => X"5F0E5A3D55705F0E5F0E5F0E5B425F0E5B421F0E1F0E000055635F0E1F0E1F0E",
      INIT_6D => X"5B1D0000557055631F2E556355635F0E5A315F0E5F0E0000556355701A271B36",
      INIT_6E => X"1F0E5A3D5F0E5A075F0E5A075F0E55635F0E59231F0E1F2E55635F0E5B420000",
      INIT_6F => X"1A2900001A2900000000000000001B365F0E1F42000000001B361A2959210000",
      INIT_70 => X"1B0F1A011A010000000000001B360000000000005A011A0100001F4200000000",
      INIT_71 => X"5F0E55635F0E5B4055705F0E5F0E000000005F0E1A2900001A29000000001B39",
      INIT_72 => X"196259625F0E5F0E1A000000596200001A01000000005B29000000001F0E5A19",
      INIT_73 => X"000000001A731A731A761A731A735A505F0E5F0E5F0E1962000000001A081A0B",
      INIT_74 => X"5A015A115F0E0000000000005A285F0E00001B3200005F0E5F0E00005F0E1A60",
      INIT_75 => X"1A0A19735F0E597300005B3200001F2E5F0E00005B1A1A0100001B3200001B1A",
      INIT_76 => X"000000000000000000000000000000000000000000001A701A5A5A705F0E0000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(14 downto 4) => addrb(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 15) => B"00000000000000000",
      DINADIN(14 downto 8) => dina(13 downto 7),
      DINADIN(7) => '0',
      DINADIN(6 downto 0) => dina(6 downto 0),
      DINBDIN(31 downto 15) => B"00000000000000000",
      DINBDIN(14 downto 8) => dinb(13 downto 7),
      DINBDIN(7) => '0',
      DINBDIN(6 downto 0) => dinb(6 downto 0),
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 16) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 16),
      DOUTADOUT(15) => \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_84\,
      DOUTADOUT(14 downto 8) => douta(13 downto 7),
      DOUTADOUT(7) => \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92\,
      DOUTADOUT(6 downto 0) => douta(6 downto 0),
      DOUTBDOUT(31 downto 16) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 16),
      DOUTBDOUT(15) => \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_116\,
      DOUTBDOUT(14 downto 8) => doutb(13 downto 7),
      DOUTBDOUT(7) => \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_124\,
      DOUTBDOUT(6 downto 0) => doutb(6 downto 0),
      DOUTPADOUTP(3 downto 2) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 2),
      DOUTPADOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_142\,
      DOUTPADOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_143\,
      DOUTPBDOUTP(3 downto 2) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 2),
      DOUTPBDOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_146\,
      DOUTPBDOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_147\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3 downto 2) => B"00",
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 2) => B"000000",
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_width;

architecture STRUCTURE of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(17 downto 0) => dina(17 downto 0),
      dinb(17 downto 0) => dinb(17 downto 0),
      douta(17 downto 0) => douta(17 downto 0),
      doutb(17 downto 0) => doutb(17 downto 0),
      ena => ena,
      enb => enb,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(13 downto 0) => dina(13 downto 0),
      dinb(13 downto 0) => dinb(13 downto 0),
      douta(13 downto 0) => douta(13 downto 0),
      doutb(13 downto 0) => doutb(13 downto 0),
      ena => ena,
      enb => enb,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_generic_cstr;

architecture STRUCTURE of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_width
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(17 downto 0) => dina(17 downto 0),
      dinb(17 downto 0) => dinb(17 downto 0),
      douta(17 downto 0) => douta(17 downto 0),
      doutb(17 downto 0) => doutb(17 downto 0),
      ena => ena,
      enb => enb,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[1].ram.r\: entity work.\design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(13 downto 0) => dina(31 downto 18),
      dinb(13 downto 0) => dinb(31 downto 18),
      douta(13 downto 0) => douta(31 downto 18),
      doutb(13 downto 0) => doutb(31 downto 18),
      ena => ena,
      enb => enb,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_top;

architecture STRUCTURE of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_top is
begin
\valid.cstr\: entity work.design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_generic_cstr
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => dinb(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      ena => ena,
      enb => enb,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_top
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => dinb(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      ena => ena,
      enb => enb,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     7.524303 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is "zynquplus";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is "design_BRAM_A_blk_mem_gen_0_1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is "zynquplus";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 : entity is "yes";
end design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2;

architecture STRUCTURE of design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2_synth
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => dinb(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      ena => ena,
      enb => enb,
      sleep => sleep,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_BRAM_A_blk_mem_gen_0_1 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_BRAM_A_blk_mem_gen_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_BRAM_A_blk_mem_gen_0_1 : entity is "design_BRAM_A_blk_mem_gen_0_1,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_BRAM_A_blk_mem_gen_0_1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of design_BRAM_A_blk_mem_gen_0_1 : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end design_BRAM_A_blk_mem_gen_0_1;

architecture STRUCTURE of design_BRAM_A_blk_mem_gen_0_1 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     7.524303 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "NONE";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "design_BRAM_A_blk_mem_gen_0_1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 2048;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynquplus";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of dinb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
  attribute x_interface_info of web : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB WE";
begin
U0: entity work.design_BRAM_A_blk_mem_gen_0_1_blk_mem_gen_v8_4_2
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => dinb(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => doutb(31 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(10 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(10 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(10 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(10 downto 0),
      s_axi_rdata(31 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
