#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Mon Apr 15 14:07:34 2024
# Process ID: 1327290
# Log file: /media/mraghav22/RAGHAV/CS220Labs/Lab_10A/MIPS/planAhead_run_1/planAhead.log
# Journal file: /media/mraghav22/RAGHAV/CS220Labs/Lab_10A/MIPS/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /media/mraghav22/RAGHAV/CS220Labs/Lab_10A/MIPS/pa.fromHdl.tcl
# create_project -name MIPS -dir "/media/mraghav22/RAGHAV/CS220Labs/Lab_10A/MIPS/planAhead_run_1" -part xc3s500efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "MIPS.ucf" [current_fileset -constrset]
Adding file '/media/mraghav22/RAGHAV/CS220Labs/Lab_10A/MIPS/MIPS.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {MIPS.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top MIPS $srcset
# add_files [list {MIPS.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/media/mraghav22/RAGHAV/CS220Labs/Lab_10A/MIPS/MIPS.v" into library work
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/media/mraghav22/RAGHAV/CS220Labs/Lab_10A/MIPS/MIPS.ucf]
Finished Parsing UCF File [/media/mraghav22/RAGHAV/CS220Labs/Lab_10A/MIPS/MIPS.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 72452480
open_rtl_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2925.008 ; gain = 165.168
update_compile_order -fileset sim_1
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
set_property iostandard LVCMOS33 [get_ports [list clk]]
set_property iostandard LVTTL [get_ports [list {leds[7]} {leds[6]} {leds[5]} {leds[4]} {leds[3]} {leds[2]} {leds[1]} {leds[0]}]]
set_property drive 8 [get_ports [list {leds[7]} {leds[6]} {leds[5]} {leds[4]} {leds[3]} {leds[2]} {leds[1]} {leds[0]}]]
startgroup
set_property package_pin F9 [get_ports {leds[7]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {leds[6]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {leds[5]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {leds[4]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {leds[3]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {leds[2]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {leds[1]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {leds[0]}]
endgroup
save_constraints
