<div align="center">

# ğŸ’» COMPUTER ORGANIZATION ğŸ–¥ï¸ <br> AND <br> ASSEMBLY LANGUAGE 

</div>

Welcome to the COAL-LAB (Computer Organization and Assembly Language) course at Ghulam Ishaq Khan Institute. This course is divided into three main parts: Logisim, Assembly Language (RISC-V architecture), and Verilog on VIVADO.

<div align="center">

## ğŸ“š Course Structure

### ğŸ§© Part 1: Logisim

</div>

In this part, you will learn about digital logic design using Logisim. Logisim is an educational tool for designing and simulating digital logic circuits.

<div align="center">

![Logisim](https://png.pngtree.com/background/20250107/original/pngtree-3d-render-of-a-printed-circuit-board-picture-image_13279957.jpg)

</div>

#### Topics Covered:
- ğŸ”¹ Basic Logic Gates
- ğŸ”¹ Combinational Circuits
- ğŸ”¹ Sequential Circuits
- ğŸ”¹ Memory Elements
- ğŸ”¹ Arithmetic Circuits

<div align="center">

### ğŸ–¥ï¸ Part 2: Assembly Language (RISC-V Architecture)

</div>

This part focuses on programming in assembly language using the RISC-V architecture. You will learn how to write and understand low-level code that interacts directly with the hardware.

<div align="center">

![RISC-V](https://png.pngtree.com/thumb_back/fh260/background/20230929/pngtree-3d-geometric-shapes-set-against-a-programming-code-background-image_13533729.png)

</div>

#### Topics Covered:
- ğŸ”¹ Introduction to RISC-V
- ğŸ”¹ Basic Assembly Instructions
- ğŸ”¹ Control Flow Instructions
- ğŸ”¹ Data Movement Instructions
- ğŸ”¹ Subroutines and Functions
- ğŸ”¹ Interrupts and Exceptions

<div align="center">

### ğŸ”§ Part 3: Verilog on VIVADO

</div>

In the final part, you will learn hardware description language (HDL) using Verilog and implement your designs on the VIVADO platform.

<div align="center">

![Vivado](https://kit-e.ru/wp-content/uploads/maxresdefault.jpg)

</div>

#### Topics Covered:
- ğŸ”¹ Introduction to Verilog
- ğŸ”¹ Combinational Logic Design
- ğŸ”¹ Sequential Logic Design
- ğŸ”¹ Finite State Machines
- ğŸ”¹ Synthesis and Simulation
- ğŸ”¹ FPGA Implementation

<div align="center">

## ğŸš€ Getting Started

</div>

### Prerequisites
- ğŸ”¹ Basic understanding of digital logic design
- ğŸ”¹ Familiarity with programming concepts

### Tools Required
- [Logisim](http://www.cburch.com/logisim/)
- [RISC-V Simulator](https://www.cs.cornell.edu/courses/cs3410/2019sp/riscv/)
- [Vivado Design Suite](https://www.xilinx.com/products/design-tools/vivado.html)

<div align="center">

## ğŸ“‚ How to Use This Repository

</div>

1. Clone the repository to your local machine.
    ```bash
    git clone <repository-url>
    ```
2. Navigate to the respective part directories to find the lab exercises and assignments.
3. Follow the instructions provided in each directory to complete the labs.

<div align="center">

## ğŸ¤ Contributing

</div>

If you would like to contribute to this repository, please fork the repository and submit a pull request with your changes.

<div align="center">

## ğŸ“œ License

</div>

This project is licensed under the MIT License. See the [LICENSE](LICENSE) file for more details.

<div align="center">

## ğŸ“§ Contact

</div>

For any questions or concerns, please contact the course instructor at [abdullahbinzubair.live].

Happy Learning! ğŸš€
