<stg><name>needlemanWunsch</name>


<trans_list>

<trans id="4486" from="1" to="2">
<condition id="1921">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4899" from="2" to="207">
<condition id="2131">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4900" from="2" to="3">
<condition id="2336">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4695" from="3" to="4">
<condition id="2132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4696" from="4" to="5">
<condition id="2133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4697" from="5" to="6">
<condition id="2134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4698" from="6" to="7">
<condition id="2135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4699" from="7" to="8">
<condition id="2136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4700" from="8" to="9">
<condition id="2137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4701" from="9" to="10">
<condition id="2138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4702" from="10" to="11">
<condition id="2139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4703" from="11" to="12">
<condition id="2140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4704" from="12" to="13">
<condition id="2141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4705" from="13" to="14">
<condition id="2142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4706" from="14" to="15">
<condition id="2143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4707" from="15" to="16">
<condition id="2144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4708" from="16" to="17">
<condition id="2145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4709" from="17" to="18">
<condition id="2146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4710" from="18" to="19">
<condition id="2147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4711" from="19" to="20">
<condition id="2148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4712" from="20" to="21">
<condition id="2149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4713" from="21" to="22">
<condition id="2150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4714" from="22" to="23">
<condition id="2151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4715" from="23" to="24">
<condition id="2152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4716" from="24" to="25">
<condition id="2153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4717" from="25" to="26">
<condition id="2154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4718" from="26" to="27">
<condition id="2155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4719" from="27" to="28">
<condition id="2156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4720" from="28" to="29">
<condition id="2157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4721" from="29" to="30">
<condition id="2158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4722" from="30" to="31">
<condition id="2159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4723" from="31" to="32">
<condition id="2160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4724" from="32" to="33">
<condition id="2161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4725" from="33" to="34">
<condition id="2162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4726" from="34" to="35">
<condition id="2163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4727" from="35" to="36">
<condition id="2164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4728" from="36" to="37">
<condition id="2165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4729" from="37" to="38">
<condition id="2166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4730" from="38" to="39">
<condition id="2167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4731" from="39" to="40">
<condition id="2168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4732" from="40" to="41">
<condition id="2169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4733" from="41" to="42">
<condition id="2170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4734" from="42" to="43">
<condition id="2171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4735" from="43" to="44">
<condition id="2172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4736" from="44" to="45">
<condition id="2173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4737" from="45" to="46">
<condition id="2174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4738" from="46" to="47">
<condition id="2175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4739" from="47" to="48">
<condition id="2176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4740" from="48" to="49">
<condition id="2177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4741" from="49" to="50">
<condition id="2178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4742" from="50" to="51">
<condition id="2179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4743" from="51" to="52">
<condition id="2180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4744" from="52" to="53">
<condition id="2181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4745" from="53" to="54">
<condition id="2182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4746" from="54" to="55">
<condition id="2183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4747" from="55" to="56">
<condition id="2184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4748" from="56" to="57">
<condition id="2185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4749" from="57" to="58">
<condition id="2186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4750" from="58" to="59">
<condition id="2187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4751" from="59" to="60">
<condition id="2188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4752" from="60" to="61">
<condition id="2189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4753" from="61" to="62">
<condition id="2190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4754" from="62" to="63">
<condition id="2191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4755" from="63" to="64">
<condition id="2192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4756" from="64" to="65">
<condition id="2193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4757" from="65" to="66">
<condition id="2194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4758" from="66" to="67">
<condition id="2195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4759" from="67" to="68">
<condition id="2196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4760" from="68" to="69">
<condition id="2197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4761" from="69" to="70">
<condition id="2198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4762" from="70" to="71">
<condition id="2199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4763" from="71" to="72">
<condition id="2200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4764" from="72" to="73">
<condition id="2201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4765" from="73" to="74">
<condition id="2202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4766" from="74" to="75">
<condition id="2203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4767" from="75" to="76">
<condition id="2204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4768" from="76" to="77">
<condition id="2205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4769" from="77" to="78">
<condition id="2206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4770" from="78" to="79">
<condition id="2207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4771" from="79" to="80">
<condition id="2208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4772" from="80" to="81">
<condition id="2209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4773" from="81" to="82">
<condition id="2210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4774" from="82" to="83">
<condition id="2211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4775" from="83" to="84">
<condition id="2212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4776" from="84" to="85">
<condition id="2213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4777" from="85" to="86">
<condition id="2214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4778" from="86" to="87">
<condition id="2215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4779" from="87" to="88">
<condition id="2216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4780" from="88" to="89">
<condition id="2217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4781" from="89" to="90">
<condition id="2218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4782" from="90" to="91">
<condition id="2219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4783" from="91" to="92">
<condition id="2220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4784" from="92" to="93">
<condition id="2221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4785" from="93" to="94">
<condition id="2222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4786" from="94" to="95">
<condition id="2223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4787" from="95" to="96">
<condition id="2224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4788" from="96" to="97">
<condition id="2225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4789" from="97" to="98">
<condition id="2226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4790" from="98" to="99">
<condition id="2227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4791" from="99" to="100">
<condition id="2228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4792" from="100" to="101">
<condition id="2229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4793" from="101" to="102">
<condition id="2230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4794" from="102" to="103">
<condition id="2231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4795" from="103" to="104">
<condition id="2232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4796" from="104" to="105">
<condition id="2233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4797" from="105" to="106">
<condition id="2234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4798" from="106" to="107">
<condition id="2235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4799" from="107" to="108">
<condition id="2236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4800" from="108" to="109">
<condition id="2237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4801" from="109" to="110">
<condition id="2238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4802" from="110" to="111">
<condition id="2239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4803" from="111" to="112">
<condition id="2240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4804" from="112" to="113">
<condition id="2241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4805" from="113" to="114">
<condition id="2242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4806" from="114" to="115">
<condition id="2243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4807" from="115" to="116">
<condition id="2244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4808" from="116" to="117">
<condition id="2245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4809" from="117" to="118">
<condition id="2246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4810" from="118" to="119">
<condition id="2247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4811" from="119" to="120">
<condition id="2248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4812" from="120" to="121">
<condition id="2249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4813" from="121" to="122">
<condition id="2250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4814" from="122" to="123">
<condition id="2251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4815" from="123" to="124">
<condition id="2252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4816" from="124" to="125">
<condition id="2253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4817" from="125" to="126">
<condition id="2254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4818" from="126" to="127">
<condition id="2255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4819" from="127" to="128">
<condition id="2256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4820" from="128" to="129">
<condition id="2257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4821" from="129" to="130">
<condition id="2258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4822" from="130" to="131">
<condition id="2259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4823" from="131" to="132">
<condition id="2260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4824" from="132" to="133">
<condition id="2261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4825" from="133" to="134">
<condition id="2262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4826" from="134" to="135">
<condition id="2263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4827" from="135" to="136">
<condition id="2264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4828" from="136" to="137">
<condition id="2265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4829" from="137" to="138">
<condition id="2266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4830" from="138" to="139">
<condition id="2267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4831" from="139" to="140">
<condition id="2268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4832" from="140" to="141">
<condition id="2269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4833" from="141" to="142">
<condition id="2270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4834" from="142" to="143">
<condition id="2271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4835" from="143" to="144">
<condition id="2272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4836" from="144" to="145">
<condition id="2273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4837" from="145" to="146">
<condition id="2274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4838" from="146" to="147">
<condition id="2275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4839" from="147" to="148">
<condition id="2276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4840" from="148" to="149">
<condition id="2277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4841" from="149" to="150">
<condition id="2278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4842" from="150" to="151">
<condition id="2279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4843" from="151" to="152">
<condition id="2280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4844" from="152" to="153">
<condition id="2281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4845" from="153" to="154">
<condition id="2282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4846" from="154" to="155">
<condition id="2283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4847" from="155" to="156">
<condition id="2284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4848" from="156" to="157">
<condition id="2285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4849" from="157" to="158">
<condition id="2286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4850" from="158" to="159">
<condition id="2287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4851" from="159" to="160">
<condition id="2288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4852" from="160" to="161">
<condition id="2289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4853" from="161" to="162">
<condition id="2290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4854" from="162" to="163">
<condition id="2291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4855" from="163" to="164">
<condition id="2292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4856" from="164" to="165">
<condition id="2293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4857" from="165" to="166">
<condition id="2294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4858" from="166" to="167">
<condition id="2295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4859" from="167" to="168">
<condition id="2296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4860" from="168" to="169">
<condition id="2297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4861" from="169" to="170">
<condition id="2298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4862" from="170" to="171">
<condition id="2299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4863" from="171" to="172">
<condition id="2300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4864" from="172" to="173">
<condition id="2301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4865" from="173" to="174">
<condition id="2302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4866" from="174" to="175">
<condition id="2303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4867" from="175" to="176">
<condition id="2304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4868" from="176" to="177">
<condition id="2305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4869" from="177" to="178">
<condition id="2306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4870" from="178" to="179">
<condition id="2307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4871" from="179" to="180">
<condition id="2308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4872" from="180" to="181">
<condition id="2309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4873" from="181" to="182">
<condition id="2310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4874" from="182" to="183">
<condition id="2311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4875" from="183" to="184">
<condition id="2312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4876" from="184" to="185">
<condition id="2313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4877" from="185" to="186">
<condition id="2314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4878" from="186" to="187">
<condition id="2315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4879" from="187" to="188">
<condition id="2316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4880" from="188" to="189">
<condition id="2317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4881" from="189" to="190">
<condition id="2318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4882" from="190" to="191">
<condition id="2319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4883" from="191" to="192">
<condition id="2320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4884" from="192" to="193">
<condition id="2321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4885" from="193" to="194">
<condition id="2322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4886" from="194" to="195">
<condition id="2323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4887" from="195" to="196">
<condition id="2324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4888" from="196" to="197">
<condition id="2325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4889" from="197" to="198">
<condition id="2326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4890" from="198" to="199">
<condition id="2327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4891" from="199" to="200">
<condition id="2328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4892" from="200" to="201">
<condition id="2329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4893" from="201" to="202">
<condition id="2330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4894" from="202" to="203">
<condition id="2331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4895" from="203" to="204">
<condition id="2332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4896" from="204" to="205">
<condition id="2333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4897" from="205" to="206">
<condition id="2334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4898" from="206" to="2">
<condition id="2335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([7 x i32]* %read_r), !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %ref_genome), !map !84

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="20">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i20 0) nounwind, !map !105

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @needlemanWunsch_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="8" op_0_bw="64">
<![CDATA[
:4  %score1 = alloca [100 x i8], align 16

]]></node>
<StgValue><ssdm name="score1"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="20" op_0_bw="64">
<![CDATA[
:5  %orig1 = alloca [100 x i20], align 16

]]></node>
<StgValue><ssdm name="orig1"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecMemCore([7 x i32]* %read_r, [1 x i8]* @p_str, [12 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface([7 x i32]* %read_r, [5 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i8* %ref_genome, [5 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %score1_addr = getelementptr [100 x i8]* %score1, i64 0, i64 0

]]></node>
<StgValue><ssdm name="score1_addr"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %orig1_addr = getelementptr [100 x i20]* %orig1, i64 0, i64 0

]]></node>
<StgValue><ssdm name="orig1_addr"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %read_addr = getelementptr [7 x i32]* %read_r, i64 0, i64 0

]]></node>
<StgValue><ssdm name="read_addr"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %score1_addr_1 = getelementptr [100 x i8]* %score1, i64 0, i64 1

]]></node>
<StgValue><ssdm name="score1_addr_1"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %orig1_addr_1 = getelementptr [100 x i20]* %orig1, i64 0, i64 1

]]></node>
<StgValue><ssdm name="orig1_addr_1"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %score1_addr_2 = getelementptr [100 x i8]* %score1, i64 0, i64 2

]]></node>
<StgValue><ssdm name="score1_addr_2"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %orig1_addr_2 = getelementptr [100 x i20]* %orig1, i64 0, i64 2

]]></node>
<StgValue><ssdm name="orig1_addr_2"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %score1_addr_3 = getelementptr [100 x i8]* %score1, i64 0, i64 3

]]></node>
<StgValue><ssdm name="score1_addr_3"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %orig1_addr_3 = getelementptr [100 x i20]* %orig1, i64 0, i64 3

]]></node>
<StgValue><ssdm name="orig1_addr_3"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %score1_addr_4 = getelementptr [100 x i8]* %score1, i64 0, i64 4

]]></node>
<StgValue><ssdm name="score1_addr_4"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %orig1_addr_4 = getelementptr [100 x i20]* %orig1, i64 0, i64 4

]]></node>
<StgValue><ssdm name="orig1_addr_4"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %score1_addr_5 = getelementptr [100 x i8]* %score1, i64 0, i64 5

]]></node>
<StgValue><ssdm name="score1_addr_5"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %orig1_addr_5 = getelementptr [100 x i20]* %orig1, i64 0, i64 5

]]></node>
<StgValue><ssdm name="orig1_addr_5"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %score1_addr_6 = getelementptr [100 x i8]* %score1, i64 0, i64 6

]]></node>
<StgValue><ssdm name="score1_addr_6"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %orig1_addr_6 = getelementptr [100 x i20]* %orig1, i64 0, i64 6

]]></node>
<StgValue><ssdm name="orig1_addr_6"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %score1_addr_7 = getelementptr [100 x i8]* %score1, i64 0, i64 7

]]></node>
<StgValue><ssdm name="score1_addr_7"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %orig1_addr_7 = getelementptr [100 x i20]* %orig1, i64 0, i64 7

]]></node>
<StgValue><ssdm name="orig1_addr_7"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %score1_addr_8 = getelementptr [100 x i8]* %score1, i64 0, i64 8

]]></node>
<StgValue><ssdm name="score1_addr_8"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %orig1_addr_8 = getelementptr [100 x i20]* %orig1, i64 0, i64 8

]]></node>
<StgValue><ssdm name="orig1_addr_8"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %score1_addr_9 = getelementptr [100 x i8]* %score1, i64 0, i64 9

]]></node>
<StgValue><ssdm name="score1_addr_9"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %orig1_addr_9 = getelementptr [100 x i20]* %orig1, i64 0, i64 9

]]></node>
<StgValue><ssdm name="orig1_addr_9"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %score1_addr_10 = getelementptr [100 x i8]* %score1, i64 0, i64 10

]]></node>
<StgValue><ssdm name="score1_addr_10"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %orig1_addr_10 = getelementptr [100 x i20]* %orig1, i64 0, i64 10

]]></node>
<StgValue><ssdm name="orig1_addr_10"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %score1_addr_11 = getelementptr [100 x i8]* %score1, i64 0, i64 11

]]></node>
<StgValue><ssdm name="score1_addr_11"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %orig1_addr_11 = getelementptr [100 x i20]* %orig1, i64 0, i64 11

]]></node>
<StgValue><ssdm name="orig1_addr_11"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %score1_addr_12 = getelementptr [100 x i8]* %score1, i64 0, i64 12

]]></node>
<StgValue><ssdm name="score1_addr_12"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %orig1_addr_12 = getelementptr [100 x i20]* %orig1, i64 0, i64 12

]]></node>
<StgValue><ssdm name="orig1_addr_12"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %score1_addr_13 = getelementptr [100 x i8]* %score1, i64 0, i64 13

]]></node>
<StgValue><ssdm name="score1_addr_13"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %orig1_addr_13 = getelementptr [100 x i20]* %orig1, i64 0, i64 13

]]></node>
<StgValue><ssdm name="orig1_addr_13"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %score1_addr_14 = getelementptr [100 x i8]* %score1, i64 0, i64 14

]]></node>
<StgValue><ssdm name="score1_addr_14"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %orig1_addr_14 = getelementptr [100 x i20]* %orig1, i64 0, i64 14

]]></node>
<StgValue><ssdm name="orig1_addr_14"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %score1_addr_15 = getelementptr [100 x i8]* %score1, i64 0, i64 15

]]></node>
<StgValue><ssdm name="score1_addr_15"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %orig1_addr_15 = getelementptr [100 x i20]* %orig1, i64 0, i64 15

]]></node>
<StgValue><ssdm name="orig1_addr_15"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %score1_addr_16 = getelementptr [100 x i8]* %score1, i64 0, i64 16

]]></node>
<StgValue><ssdm name="score1_addr_16"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %orig1_addr_16 = getelementptr [100 x i20]* %orig1, i64 0, i64 16

]]></node>
<StgValue><ssdm name="orig1_addr_16"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %read_addr_1 = getelementptr [7 x i32]* %read_r, i64 0, i64 1

]]></node>
<StgValue><ssdm name="read_addr_1"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %score1_addr_17 = getelementptr [100 x i8]* %score1, i64 0, i64 17

]]></node>
<StgValue><ssdm name="score1_addr_17"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %orig1_addr_17 = getelementptr [100 x i20]* %orig1, i64 0, i64 17

]]></node>
<StgValue><ssdm name="orig1_addr_17"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %score1_addr_18 = getelementptr [100 x i8]* %score1, i64 0, i64 18

]]></node>
<StgValue><ssdm name="score1_addr_18"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %orig1_addr_18 = getelementptr [100 x i20]* %orig1, i64 0, i64 18

]]></node>
<StgValue><ssdm name="orig1_addr_18"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %score1_addr_19 = getelementptr [100 x i8]* %score1, i64 0, i64 19

]]></node>
<StgValue><ssdm name="score1_addr_19"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %orig1_addr_19 = getelementptr [100 x i20]* %orig1, i64 0, i64 19

]]></node>
<StgValue><ssdm name="orig1_addr_19"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %score1_addr_20 = getelementptr [100 x i8]* %score1, i64 0, i64 20

]]></node>
<StgValue><ssdm name="score1_addr_20"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %orig1_addr_20 = getelementptr [100 x i20]* %orig1, i64 0, i64 20

]]></node>
<StgValue><ssdm name="orig1_addr_20"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %score1_addr_21 = getelementptr [100 x i8]* %score1, i64 0, i64 21

]]></node>
<StgValue><ssdm name="score1_addr_21"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %orig1_addr_21 = getelementptr [100 x i20]* %orig1, i64 0, i64 21

]]></node>
<StgValue><ssdm name="orig1_addr_21"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %score1_addr_22 = getelementptr [100 x i8]* %score1, i64 0, i64 22

]]></node>
<StgValue><ssdm name="score1_addr_22"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %orig1_addr_22 = getelementptr [100 x i20]* %orig1, i64 0, i64 22

]]></node>
<StgValue><ssdm name="orig1_addr_22"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %score1_addr_23 = getelementptr [100 x i8]* %score1, i64 0, i64 23

]]></node>
<StgValue><ssdm name="score1_addr_23"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %orig1_addr_23 = getelementptr [100 x i20]* %orig1, i64 0, i64 23

]]></node>
<StgValue><ssdm name="orig1_addr_23"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %score1_addr_24 = getelementptr [100 x i8]* %score1, i64 0, i64 24

]]></node>
<StgValue><ssdm name="score1_addr_24"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %orig1_addr_24 = getelementptr [100 x i20]* %orig1, i64 0, i64 24

]]></node>
<StgValue><ssdm name="orig1_addr_24"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %score1_addr_25 = getelementptr [100 x i8]* %score1, i64 0, i64 25

]]></node>
<StgValue><ssdm name="score1_addr_25"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %orig1_addr_25 = getelementptr [100 x i20]* %orig1, i64 0, i64 25

]]></node>
<StgValue><ssdm name="orig1_addr_25"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %score1_addr_26 = getelementptr [100 x i8]* %score1, i64 0, i64 26

]]></node>
<StgValue><ssdm name="score1_addr_26"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %orig1_addr_26 = getelementptr [100 x i20]* %orig1, i64 0, i64 26

]]></node>
<StgValue><ssdm name="orig1_addr_26"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %score1_addr_27 = getelementptr [100 x i8]* %score1, i64 0, i64 27

]]></node>
<StgValue><ssdm name="score1_addr_27"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %orig1_addr_27 = getelementptr [100 x i20]* %orig1, i64 0, i64 27

]]></node>
<StgValue><ssdm name="orig1_addr_27"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %score1_addr_28 = getelementptr [100 x i8]* %score1, i64 0, i64 28

]]></node>
<StgValue><ssdm name="score1_addr_28"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %orig1_addr_28 = getelementptr [100 x i20]* %orig1, i64 0, i64 28

]]></node>
<StgValue><ssdm name="orig1_addr_28"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %score1_addr_29 = getelementptr [100 x i8]* %score1, i64 0, i64 29

]]></node>
<StgValue><ssdm name="score1_addr_29"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %orig1_addr_29 = getelementptr [100 x i20]* %orig1, i64 0, i64 29

]]></node>
<StgValue><ssdm name="orig1_addr_29"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %score1_addr_30 = getelementptr [100 x i8]* %score1, i64 0, i64 30

]]></node>
<StgValue><ssdm name="score1_addr_30"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %orig1_addr_30 = getelementptr [100 x i20]* %orig1, i64 0, i64 30

]]></node>
<StgValue><ssdm name="orig1_addr_30"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %score1_addr_31 = getelementptr [100 x i8]* %score1, i64 0, i64 31

]]></node>
<StgValue><ssdm name="score1_addr_31"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %orig1_addr_31 = getelementptr [100 x i20]* %orig1, i64 0, i64 31

]]></node>
<StgValue><ssdm name="orig1_addr_31"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %score1_addr_32 = getelementptr [100 x i8]* %score1, i64 0, i64 32

]]></node>
<StgValue><ssdm name="score1_addr_32"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %orig1_addr_32 = getelementptr [100 x i20]* %orig1, i64 0, i64 32

]]></node>
<StgValue><ssdm name="orig1_addr_32"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %read_addr_2 = getelementptr [7 x i32]* %read_r, i64 0, i64 2

]]></node>
<StgValue><ssdm name="read_addr_2"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %score1_addr_33 = getelementptr [100 x i8]* %score1, i64 0, i64 33

]]></node>
<StgValue><ssdm name="score1_addr_33"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %orig1_addr_33 = getelementptr [100 x i20]* %orig1, i64 0, i64 33

]]></node>
<StgValue><ssdm name="orig1_addr_33"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %score1_addr_34 = getelementptr [100 x i8]* %score1, i64 0, i64 34

]]></node>
<StgValue><ssdm name="score1_addr_34"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %orig1_addr_34 = getelementptr [100 x i20]* %orig1, i64 0, i64 34

]]></node>
<StgValue><ssdm name="orig1_addr_34"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %score1_addr_35 = getelementptr [100 x i8]* %score1, i64 0, i64 35

]]></node>
<StgValue><ssdm name="score1_addr_35"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %orig1_addr_35 = getelementptr [100 x i20]* %orig1, i64 0, i64 35

]]></node>
<StgValue><ssdm name="orig1_addr_35"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %score1_addr_36 = getelementptr [100 x i8]* %score1, i64 0, i64 36

]]></node>
<StgValue><ssdm name="score1_addr_36"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %orig1_addr_36 = getelementptr [100 x i20]* %orig1, i64 0, i64 36

]]></node>
<StgValue><ssdm name="orig1_addr_36"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %score1_addr_37 = getelementptr [100 x i8]* %score1, i64 0, i64 37

]]></node>
<StgValue><ssdm name="score1_addr_37"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %orig1_addr_37 = getelementptr [100 x i20]* %orig1, i64 0, i64 37

]]></node>
<StgValue><ssdm name="orig1_addr_37"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %score1_addr_38 = getelementptr [100 x i8]* %score1, i64 0, i64 38

]]></node>
<StgValue><ssdm name="score1_addr_38"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %orig1_addr_38 = getelementptr [100 x i20]* %orig1, i64 0, i64 38

]]></node>
<StgValue><ssdm name="orig1_addr_38"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %score1_addr_39 = getelementptr [100 x i8]* %score1, i64 0, i64 39

]]></node>
<StgValue><ssdm name="score1_addr_39"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %orig1_addr_39 = getelementptr [100 x i20]* %orig1, i64 0, i64 39

]]></node>
<StgValue><ssdm name="orig1_addr_39"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %score1_addr_40 = getelementptr [100 x i8]* %score1, i64 0, i64 40

]]></node>
<StgValue><ssdm name="score1_addr_40"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %orig1_addr_40 = getelementptr [100 x i20]* %orig1, i64 0, i64 40

]]></node>
<StgValue><ssdm name="orig1_addr_40"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %score1_addr_41 = getelementptr [100 x i8]* %score1, i64 0, i64 41

]]></node>
<StgValue><ssdm name="score1_addr_41"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %orig1_addr_41 = getelementptr [100 x i20]* %orig1, i64 0, i64 41

]]></node>
<StgValue><ssdm name="orig1_addr_41"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %score1_addr_42 = getelementptr [100 x i8]* %score1, i64 0, i64 42

]]></node>
<StgValue><ssdm name="score1_addr_42"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %orig1_addr_42 = getelementptr [100 x i20]* %orig1, i64 0, i64 42

]]></node>
<StgValue><ssdm name="orig1_addr_42"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %score1_addr_43 = getelementptr [100 x i8]* %score1, i64 0, i64 43

]]></node>
<StgValue><ssdm name="score1_addr_43"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %orig1_addr_43 = getelementptr [100 x i20]* %orig1, i64 0, i64 43

]]></node>
<StgValue><ssdm name="orig1_addr_43"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %score1_addr_44 = getelementptr [100 x i8]* %score1, i64 0, i64 44

]]></node>
<StgValue><ssdm name="score1_addr_44"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %orig1_addr_44 = getelementptr [100 x i20]* %orig1, i64 0, i64 44

]]></node>
<StgValue><ssdm name="orig1_addr_44"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %score1_addr_45 = getelementptr [100 x i8]* %score1, i64 0, i64 45

]]></node>
<StgValue><ssdm name="score1_addr_45"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %orig1_addr_45 = getelementptr [100 x i20]* %orig1, i64 0, i64 45

]]></node>
<StgValue><ssdm name="orig1_addr_45"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %score1_addr_46 = getelementptr [100 x i8]* %score1, i64 0, i64 46

]]></node>
<StgValue><ssdm name="score1_addr_46"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %orig1_addr_46 = getelementptr [100 x i20]* %orig1, i64 0, i64 46

]]></node>
<StgValue><ssdm name="orig1_addr_46"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %score1_addr_47 = getelementptr [100 x i8]* %score1, i64 0, i64 47

]]></node>
<StgValue><ssdm name="score1_addr_47"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %orig1_addr_47 = getelementptr [100 x i20]* %orig1, i64 0, i64 47

]]></node>
<StgValue><ssdm name="orig1_addr_47"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %score1_addr_48 = getelementptr [100 x i8]* %score1, i64 0, i64 48

]]></node>
<StgValue><ssdm name="score1_addr_48"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %orig1_addr_48 = getelementptr [100 x i20]* %orig1, i64 0, i64 48

]]></node>
<StgValue><ssdm name="orig1_addr_48"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %read_addr_3 = getelementptr [7 x i32]* %read_r, i64 0, i64 3

]]></node>
<StgValue><ssdm name="read_addr_3"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %score1_addr_49 = getelementptr [100 x i8]* %score1, i64 0, i64 49

]]></node>
<StgValue><ssdm name="score1_addr_49"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %orig1_addr_49 = getelementptr [100 x i20]* %orig1, i64 0, i64 49

]]></node>
<StgValue><ssdm name="orig1_addr_49"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %score1_addr_50 = getelementptr [100 x i8]* %score1, i64 0, i64 50

]]></node>
<StgValue><ssdm name="score1_addr_50"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %orig1_addr_50 = getelementptr [100 x i20]* %orig1, i64 0, i64 50

]]></node>
<StgValue><ssdm name="orig1_addr_50"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %score1_addr_51 = getelementptr [100 x i8]* %score1, i64 0, i64 51

]]></node>
<StgValue><ssdm name="score1_addr_51"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %orig1_addr_51 = getelementptr [100 x i20]* %orig1, i64 0, i64 51

]]></node>
<StgValue><ssdm name="orig1_addr_51"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %score1_addr_52 = getelementptr [100 x i8]* %score1, i64 0, i64 52

]]></node>
<StgValue><ssdm name="score1_addr_52"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %orig1_addr_52 = getelementptr [100 x i20]* %orig1, i64 0, i64 52

]]></node>
<StgValue><ssdm name="orig1_addr_52"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %score1_addr_53 = getelementptr [100 x i8]* %score1, i64 0, i64 53

]]></node>
<StgValue><ssdm name="score1_addr_53"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %orig1_addr_53 = getelementptr [100 x i20]* %orig1, i64 0, i64 53

]]></node>
<StgValue><ssdm name="orig1_addr_53"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %score1_addr_54 = getelementptr [100 x i8]* %score1, i64 0, i64 54

]]></node>
<StgValue><ssdm name="score1_addr_54"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %orig1_addr_54 = getelementptr [100 x i20]* %orig1, i64 0, i64 54

]]></node>
<StgValue><ssdm name="orig1_addr_54"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %score1_addr_55 = getelementptr [100 x i8]* %score1, i64 0, i64 55

]]></node>
<StgValue><ssdm name="score1_addr_55"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %orig1_addr_55 = getelementptr [100 x i20]* %orig1, i64 0, i64 55

]]></node>
<StgValue><ssdm name="orig1_addr_55"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %score1_addr_56 = getelementptr [100 x i8]* %score1, i64 0, i64 56

]]></node>
<StgValue><ssdm name="score1_addr_56"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %orig1_addr_56 = getelementptr [100 x i20]* %orig1, i64 0, i64 56

]]></node>
<StgValue><ssdm name="orig1_addr_56"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %score1_addr_57 = getelementptr [100 x i8]* %score1, i64 0, i64 57

]]></node>
<StgValue><ssdm name="score1_addr_57"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129  %orig1_addr_57 = getelementptr [100 x i20]* %orig1, i64 0, i64 57

]]></node>
<StgValue><ssdm name="orig1_addr_57"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %score1_addr_58 = getelementptr [100 x i8]* %score1, i64 0, i64 58

]]></node>
<StgValue><ssdm name="score1_addr_58"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131  %orig1_addr_58 = getelementptr [100 x i20]* %orig1, i64 0, i64 58

]]></node>
<StgValue><ssdm name="orig1_addr_58"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132  %score1_addr_59 = getelementptr [100 x i8]* %score1, i64 0, i64 59

]]></node>
<StgValue><ssdm name="score1_addr_59"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %orig1_addr_59 = getelementptr [100 x i20]* %orig1, i64 0, i64 59

]]></node>
<StgValue><ssdm name="orig1_addr_59"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %score1_addr_60 = getelementptr [100 x i8]* %score1, i64 0, i64 60

]]></node>
<StgValue><ssdm name="score1_addr_60"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135  %orig1_addr_60 = getelementptr [100 x i20]* %orig1, i64 0, i64 60

]]></node>
<StgValue><ssdm name="orig1_addr_60"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %score1_addr_61 = getelementptr [100 x i8]* %score1, i64 0, i64 61

]]></node>
<StgValue><ssdm name="score1_addr_61"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137  %orig1_addr_61 = getelementptr [100 x i20]* %orig1, i64 0, i64 61

]]></node>
<StgValue><ssdm name="orig1_addr_61"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138  %score1_addr_62 = getelementptr [100 x i8]* %score1, i64 0, i64 62

]]></node>
<StgValue><ssdm name="score1_addr_62"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %orig1_addr_62 = getelementptr [100 x i20]* %orig1, i64 0, i64 62

]]></node>
<StgValue><ssdm name="orig1_addr_62"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140  %score1_addr_63 = getelementptr [100 x i8]* %score1, i64 0, i64 63

]]></node>
<StgValue><ssdm name="score1_addr_63"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141  %orig1_addr_63 = getelementptr [100 x i20]* %orig1, i64 0, i64 63

]]></node>
<StgValue><ssdm name="orig1_addr_63"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %score1_addr_64 = getelementptr [100 x i8]* %score1, i64 0, i64 64

]]></node>
<StgValue><ssdm name="score1_addr_64"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143  %orig1_addr_64 = getelementptr [100 x i20]* %orig1, i64 0, i64 64

]]></node>
<StgValue><ssdm name="orig1_addr_64"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144  %read_addr_4 = getelementptr [7 x i32]* %read_r, i64 0, i64 4

]]></node>
<StgValue><ssdm name="read_addr_4"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145  %score1_addr_65 = getelementptr [100 x i8]* %score1, i64 0, i64 65

]]></node>
<StgValue><ssdm name="score1_addr_65"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146  %orig1_addr_65 = getelementptr [100 x i20]* %orig1, i64 0, i64 65

]]></node>
<StgValue><ssdm name="orig1_addr_65"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147  %score1_addr_66 = getelementptr [100 x i8]* %score1, i64 0, i64 66

]]></node>
<StgValue><ssdm name="score1_addr_66"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %orig1_addr_66 = getelementptr [100 x i20]* %orig1, i64 0, i64 66

]]></node>
<StgValue><ssdm name="orig1_addr_66"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149  %score1_addr_67 = getelementptr [100 x i8]* %score1, i64 0, i64 67

]]></node>
<StgValue><ssdm name="score1_addr_67"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150  %orig1_addr_67 = getelementptr [100 x i20]* %orig1, i64 0, i64 67

]]></node>
<StgValue><ssdm name="orig1_addr_67"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151  %score1_addr_68 = getelementptr [100 x i8]* %score1, i64 0, i64 68

]]></node>
<StgValue><ssdm name="score1_addr_68"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152  %orig1_addr_68 = getelementptr [100 x i20]* %orig1, i64 0, i64 68

]]></node>
<StgValue><ssdm name="orig1_addr_68"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153  %score1_addr_69 = getelementptr [100 x i8]* %score1, i64 0, i64 69

]]></node>
<StgValue><ssdm name="score1_addr_69"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154  %orig1_addr_69 = getelementptr [100 x i20]* %orig1, i64 0, i64 69

]]></node>
<StgValue><ssdm name="orig1_addr_69"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155  %score1_addr_70 = getelementptr [100 x i8]* %score1, i64 0, i64 70

]]></node>
<StgValue><ssdm name="score1_addr_70"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:156  %orig1_addr_70 = getelementptr [100 x i20]* %orig1, i64 0, i64 70

]]></node>
<StgValue><ssdm name="orig1_addr_70"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %score1_addr_71 = getelementptr [100 x i8]* %score1, i64 0, i64 71

]]></node>
<StgValue><ssdm name="score1_addr_71"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %orig1_addr_71 = getelementptr [100 x i20]* %orig1, i64 0, i64 71

]]></node>
<StgValue><ssdm name="orig1_addr_71"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159  %score1_addr_72 = getelementptr [100 x i8]* %score1, i64 0, i64 72

]]></node>
<StgValue><ssdm name="score1_addr_72"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160  %orig1_addr_72 = getelementptr [100 x i20]* %orig1, i64 0, i64 72

]]></node>
<StgValue><ssdm name="orig1_addr_72"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161  %score1_addr_73 = getelementptr [100 x i8]* %score1, i64 0, i64 73

]]></node>
<StgValue><ssdm name="score1_addr_73"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:162  %orig1_addr_73 = getelementptr [100 x i20]* %orig1, i64 0, i64 73

]]></node>
<StgValue><ssdm name="orig1_addr_73"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163  %score1_addr_74 = getelementptr [100 x i8]* %score1, i64 0, i64 74

]]></node>
<StgValue><ssdm name="score1_addr_74"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164  %orig1_addr_74 = getelementptr [100 x i20]* %orig1, i64 0, i64 74

]]></node>
<StgValue><ssdm name="orig1_addr_74"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165  %score1_addr_75 = getelementptr [100 x i8]* %score1, i64 0, i64 75

]]></node>
<StgValue><ssdm name="score1_addr_75"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166  %orig1_addr_75 = getelementptr [100 x i20]* %orig1, i64 0, i64 75

]]></node>
<StgValue><ssdm name="orig1_addr_75"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167  %score1_addr_76 = getelementptr [100 x i8]* %score1, i64 0, i64 76

]]></node>
<StgValue><ssdm name="score1_addr_76"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:168  %orig1_addr_76 = getelementptr [100 x i20]* %orig1, i64 0, i64 76

]]></node>
<StgValue><ssdm name="orig1_addr_76"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169  %score1_addr_77 = getelementptr [100 x i8]* %score1, i64 0, i64 77

]]></node>
<StgValue><ssdm name="score1_addr_77"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170  %orig1_addr_77 = getelementptr [100 x i20]* %orig1, i64 0, i64 77

]]></node>
<StgValue><ssdm name="orig1_addr_77"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:171  %score1_addr_78 = getelementptr [100 x i8]* %score1, i64 0, i64 78

]]></node>
<StgValue><ssdm name="score1_addr_78"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172  %orig1_addr_78 = getelementptr [100 x i20]* %orig1, i64 0, i64 78

]]></node>
<StgValue><ssdm name="orig1_addr_78"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173  %score1_addr_79 = getelementptr [100 x i8]* %score1, i64 0, i64 79

]]></node>
<StgValue><ssdm name="score1_addr_79"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:174  %orig1_addr_79 = getelementptr [100 x i20]* %orig1, i64 0, i64 79

]]></node>
<StgValue><ssdm name="orig1_addr_79"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175  %score1_addr_80 = getelementptr [100 x i8]* %score1, i64 0, i64 80

]]></node>
<StgValue><ssdm name="score1_addr_80"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:176  %orig1_addr_80 = getelementptr [100 x i20]* %orig1, i64 0, i64 80

]]></node>
<StgValue><ssdm name="orig1_addr_80"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177  %read_addr_5 = getelementptr [7 x i32]* %read_r, i64 0, i64 5

]]></node>
<StgValue><ssdm name="read_addr_5"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178  %score1_addr_81 = getelementptr [100 x i8]* %score1, i64 0, i64 81

]]></node>
<StgValue><ssdm name="score1_addr_81"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179  %orig1_addr_81 = getelementptr [100 x i20]* %orig1, i64 0, i64 81

]]></node>
<StgValue><ssdm name="orig1_addr_81"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:180  %score1_addr_82 = getelementptr [100 x i8]* %score1, i64 0, i64 82

]]></node>
<StgValue><ssdm name="score1_addr_82"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181  %orig1_addr_82 = getelementptr [100 x i20]* %orig1, i64 0, i64 82

]]></node>
<StgValue><ssdm name="orig1_addr_82"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182  %score1_addr_83 = getelementptr [100 x i8]* %score1, i64 0, i64 83

]]></node>
<StgValue><ssdm name="score1_addr_83"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183  %orig1_addr_83 = getelementptr [100 x i20]* %orig1, i64 0, i64 83

]]></node>
<StgValue><ssdm name="orig1_addr_83"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:184  %score1_addr_84 = getelementptr [100 x i8]* %score1, i64 0, i64 84

]]></node>
<StgValue><ssdm name="score1_addr_84"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185  %orig1_addr_84 = getelementptr [100 x i20]* %orig1, i64 0, i64 84

]]></node>
<StgValue><ssdm name="orig1_addr_84"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:186  %score1_addr_85 = getelementptr [100 x i8]* %score1, i64 0, i64 85

]]></node>
<StgValue><ssdm name="score1_addr_85"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187  %orig1_addr_85 = getelementptr [100 x i20]* %orig1, i64 0, i64 85

]]></node>
<StgValue><ssdm name="orig1_addr_85"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188  %score1_addr_86 = getelementptr [100 x i8]* %score1, i64 0, i64 86

]]></node>
<StgValue><ssdm name="score1_addr_86"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:189  %orig1_addr_86 = getelementptr [100 x i20]* %orig1, i64 0, i64 86

]]></node>
<StgValue><ssdm name="orig1_addr_86"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:190  %score1_addr_87 = getelementptr [100 x i8]* %score1, i64 0, i64 87

]]></node>
<StgValue><ssdm name="score1_addr_87"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191  %orig1_addr_87 = getelementptr [100 x i20]* %orig1, i64 0, i64 87

]]></node>
<StgValue><ssdm name="orig1_addr_87"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:192  %score1_addr_88 = getelementptr [100 x i8]* %score1, i64 0, i64 88

]]></node>
<StgValue><ssdm name="score1_addr_88"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193  %orig1_addr_88 = getelementptr [100 x i20]* %orig1, i64 0, i64 88

]]></node>
<StgValue><ssdm name="orig1_addr_88"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194  %score1_addr_89 = getelementptr [100 x i8]* %score1, i64 0, i64 89

]]></node>
<StgValue><ssdm name="score1_addr_89"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:195  %orig1_addr_89 = getelementptr [100 x i20]* %orig1, i64 0, i64 89

]]></node>
<StgValue><ssdm name="orig1_addr_89"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:196  %score1_addr_90 = getelementptr [100 x i8]* %score1, i64 0, i64 90

]]></node>
<StgValue><ssdm name="score1_addr_90"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:197  %orig1_addr_90 = getelementptr [100 x i20]* %orig1, i64 0, i64 90

]]></node>
<StgValue><ssdm name="orig1_addr_90"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:198  %score1_addr_91 = getelementptr [100 x i8]* %score1, i64 0, i64 91

]]></node>
<StgValue><ssdm name="score1_addr_91"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:199  %orig1_addr_91 = getelementptr [100 x i20]* %orig1, i64 0, i64 91

]]></node>
<StgValue><ssdm name="orig1_addr_91"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:200  %score1_addr_92 = getelementptr [100 x i8]* %score1, i64 0, i64 92

]]></node>
<StgValue><ssdm name="score1_addr_92"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:201  %orig1_addr_92 = getelementptr [100 x i20]* %orig1, i64 0, i64 92

]]></node>
<StgValue><ssdm name="orig1_addr_92"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:202  %score1_addr_93 = getelementptr [100 x i8]* %score1, i64 0, i64 93

]]></node>
<StgValue><ssdm name="score1_addr_93"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:203  %orig1_addr_93 = getelementptr [100 x i20]* %orig1, i64 0, i64 93

]]></node>
<StgValue><ssdm name="orig1_addr_93"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:204  %score1_addr_94 = getelementptr [100 x i8]* %score1, i64 0, i64 94

]]></node>
<StgValue><ssdm name="score1_addr_94"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:205  %orig1_addr_94 = getelementptr [100 x i20]* %orig1, i64 0, i64 94

]]></node>
<StgValue><ssdm name="orig1_addr_94"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:206  %score1_addr_95 = getelementptr [100 x i8]* %score1, i64 0, i64 95

]]></node>
<StgValue><ssdm name="score1_addr_95"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:207  %orig1_addr_95 = getelementptr [100 x i20]* %orig1, i64 0, i64 95

]]></node>
<StgValue><ssdm name="orig1_addr_95"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:208  %score1_addr_96 = getelementptr [100 x i8]* %score1, i64 0, i64 96

]]></node>
<StgValue><ssdm name="score1_addr_96"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:209  %orig1_addr_96 = getelementptr [100 x i20]* %orig1, i64 0, i64 96

]]></node>
<StgValue><ssdm name="orig1_addr_96"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:210  %read_addr_6 = getelementptr [7 x i32]* %read_r, i64 0, i64 6

]]></node>
<StgValue><ssdm name="read_addr_6"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:211  %score1_addr_97 = getelementptr [100 x i8]* %score1, i64 0, i64 97

]]></node>
<StgValue><ssdm name="score1_addr_97"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:212  %orig1_addr_97 = getelementptr [100 x i20]* %orig1, i64 0, i64 97

]]></node>
<StgValue><ssdm name="orig1_addr_97"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:213  %score1_addr_98 = getelementptr [100 x i8]* %score1, i64 0, i64 98

]]></node>
<StgValue><ssdm name="score1_addr_98"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:214  %orig1_addr_98 = getelementptr [100 x i20]* %orig1, i64 0, i64 98

]]></node>
<StgValue><ssdm name="orig1_addr_98"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:215  %score1_addr_99 = getelementptr [100 x i8]* %score1, i64 0, i64 99

]]></node>
<StgValue><ssdm name="score1_addr_99"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:216  %orig1_addr_99 = getelementptr [100 x i20]* %orig1, i64 0, i64 99

]]></node>
<StgValue><ssdm name="orig1_addr_99"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="0">
<![CDATA[
:217  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
:0  %i = phi i20 [ 0, %0 ], [ %i_2, %._crit_edge_ifconv ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
:1  %max_orig = phi i20 [ 0, %0 ], [ %max_orig_2, %._crit_edge_ifconv ]

]]></node>
<StgValue><ssdm name="max_orig"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %max_score = phi i32 [ -100, %0 ], [ %max_score_2, %._crit_edge_ifconv ]

]]></node>
<StgValue><ssdm name="max_score"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3  %tmp = icmp ult i20 %i, -48576

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %._crit_edge_ifconv, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="2" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:6  %tmp_4 = trunc i20 %i to i2

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv:7  %tmp_2 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_4, i1 false)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge_ifconv:8  %tmp_9 = or i3 %tmp_2, 1

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge_ifconv:9  %tmp_29 = icmp ugt i3 %tmp_2, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:10  %tmp_45 = zext i3 %tmp_2 to i4

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:11  %tmp_61 = zext i3 %tmp_9 to i4

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge_ifconv:13  %tmp_93 = sub i4 %tmp_45, %tmp_61

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge_ifconv:14  %tmp_109 = xor i4 %tmp_45, 7

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge_ifconv:15  %tmp_212 = sub i4 %tmp_61, %tmp_45

]]></node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge_ifconv:16  %tmp_213 = select i1 %tmp_29, i4 %tmp_93, i4 %tmp_212

]]></node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge_ifconv:18  %tmp_215 = select i1 %tmp_29, i4 %tmp_109, i4 %tmp_45

]]></node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:27  %score1_load = load i8* %score1_addr, align 16

]]></node>
<StgValue><ssdm name="score1_load"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:33  %read_load = load i32* %read_addr, align 4

]]></node>
<StgValue><ssdm name="read_load"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:62  %score1_load_2 = load i8* %score1_addr_2, align 2

]]></node>
<StgValue><ssdm name="score1_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="445" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge_ifconv:4  %i_1 = or i20 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:5  %ref_genome_read = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %ref_genome)

]]></node>
<StgValue><ssdm name="ref_genome_read"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2337">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:12  %tmp_77 = call i8 @llvm.part.select.i8(i8 %ref_genome_read, i32 7, i32 0)

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:17  %tmp_214 = select i1 %tmp_29, i8 %tmp_77, i8 %ref_genome_read

]]></node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge_ifconv:19  %tmp_216 = sub i4 7, %tmp_213

]]></node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge_ifconv:20  %tmp_217 = zext i4 %tmp_215 to i8

]]></node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge_ifconv:21  %tmp_218 = zext i4 %tmp_216 to i8

]]></node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:22  %tmp_219 = lshr i8 %tmp_214, %tmp_217

]]></node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:23  %tmp_220 = lshr i8 -1, %tmp_218

]]></node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:27  %score1_load = load i8* %score1_addr, align 16

]]></node>
<StgValue><ssdm name="score1_load"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:28  %orig1_load = load i20* %orig1_addr, align 16

]]></node>
<StgValue><ssdm name="orig1_load"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:33  %read_load = load i32* %read_addr, align 4

]]></node>
<StgValue><ssdm name="read_load"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:34  %tmp_223 = trunc i32 %read_load to i2

]]></node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:40  %score1_load_1 = load i8* %score1_addr_1, align 1

]]></node>
<StgValue><ssdm name="score1_load_1"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:41  %orig1_load_1 = load i20* %orig1_addr_1, align 4

]]></node>
<StgValue><ssdm name="orig1_load_1"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:47  %tmp_11 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load, i32 2, i32 3)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:62  %score1_load_2 = load i8* %score1_addr_2, align 2

]]></node>
<StgValue><ssdm name="score1_load_2"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:69  %tmp_13 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load, i32 4, i32 5)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:91  %tmp_15 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load, i32 6, i32 7)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:113  %tmp_17 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load, i32 8, i32 9)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:135  %tmp_18 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load, i32 10, i32 11)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:157  %tmp_19 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load, i32 12, i32 13)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:179  %tmp_20 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load, i32 14, i32 15)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:201  %tmp_21 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load, i32 16, i32 17)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:223  %tmp_22 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load, i32 18, i32 19)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:245  %tmp_23 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load, i32 20, i32 21)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:267  %tmp_24 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load, i32 22, i32 23)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:289  %tmp_25 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load, i32 24, i32 25)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:311  %tmp_26 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load, i32 26, i32 27)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:333  %tmp_27 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load, i32 28, i32 29)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:355  %tmp_28 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load, i32 30, i32 31)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:377  %read_load_1 = load i32* %read_addr_1, align 4

]]></node>
<StgValue><ssdm name="read_load_1"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2456" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge_ifconv:2228  %i_2 = add i20 2, %i

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2457" bw="2" op_0_bw="20">
<![CDATA[
._crit_edge_ifconv:2229  %tmp_230 = trunc i20 %i_1 to i2

]]></node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2458" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
._crit_edge_ifconv:2230  %tmp_114 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_230, i1 false)

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2459" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge_ifconv:2231  %tmp_116 = or i3 %tmp_114, 1

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2460" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge_ifconv:2232  %tmp_231 = icmp ugt i3 %tmp_114, %tmp_116

]]></node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2461" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:2233  %tmp_232 = zext i3 %tmp_114 to i4

]]></node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2462" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:2234  %tmp_233 = zext i3 %tmp_116 to i4

]]></node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2463" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:2235  %tmp_234 = call i8 @llvm.part.select.i8(i8 %ref_genome_read, i32 7, i32 0)

]]></node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2464" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge_ifconv:2236  %tmp_235 = sub i4 %tmp_232, %tmp_233

]]></node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2465" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge_ifconv:2237  %tmp_236 = xor i4 %tmp_232, 7

]]></node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2466" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge_ifconv:2238  %tmp_237 = sub i4 %tmp_233, %tmp_232

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2467" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge_ifconv:2239  %tmp_238 = select i1 %tmp_231, i4 %tmp_235, i4 %tmp_237

]]></node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2468" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2240  %tmp_239 = select i1 %tmp_231, i8 %tmp_234, i8 %ref_genome_read

]]></node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2469" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge_ifconv:2241  %tmp_240 = select i1 %tmp_231, i4 %tmp_236, i4 %tmp_232

]]></node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="491" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:24  %tmp_221 = and i8 %tmp_219, %tmp_220

]]></node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:25  %tmp_222 = trunc i8 %tmp_221 to i2

]]></node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge_ifconv:26  %tmp_5 = icmp eq i20 %i_1, 1

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:28  %orig1_load = load i20* %orig1_addr, align 16

]]></node>
<StgValue><ssdm name="orig1_load"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:29  %phitmp = add i8 -1, %score1_load

]]></node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:30  %tmp_3 = select i1 %tmp_5, i8 -2, i8 %phitmp

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:35  %tmp_6 = icmp eq i2 %tmp_223, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:36  %diag_score_0_v_i1_cast_cast = select i1 %tmp_6, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_cast_cast"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:40  %score1_load_1 = load i8* %score1_addr_1, align 1

]]></node>
<StgValue><ssdm name="score1_load_1"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:41  %orig1_load_1 = load i20* %orig1_addr_1, align 4

]]></node>
<StgValue><ssdm name="orig1_load_1"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:48  %tmp_49_1 = icmp eq i2 %tmp_11, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_1"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:70  %tmp_49_2 = icmp eq i2 %tmp_13, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_2"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:377  %read_load_1 = load i32* %read_addr_1, align 4

]]></node>
<StgValue><ssdm name="read_load_1"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="606" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:378  %tmp_224 = trunc i32 %read_load_1 to i2

]]></node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="628" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:400  %tmp_30 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_1, i32 2, i32 3)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:422  %tmp_31 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_1, i32 4, i32 5)

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="672" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:444  %tmp_32 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_1, i32 6, i32 7)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:466  %tmp_33 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_1, i32 8, i32 9)

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="716" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:488  %tmp_34 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_1, i32 10, i32 11)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="738" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:510  %tmp_35 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_1, i32 12, i32 13)

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="760" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:532  %tmp_36 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_1, i32 14, i32 15)

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="782" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:554  %tmp_37 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_1, i32 16, i32 17)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="804" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:576  %tmp_38 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_1, i32 18, i32 19)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="826" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:598  %tmp_39 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_1, i32 20, i32 21)

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="848" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:620  %tmp_40 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_1, i32 22, i32 23)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="870" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:642  %tmp_41 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_1, i32 24, i32 25)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="892" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:664  %tmp_42 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_1, i32 26, i32 27)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="914" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:686  %tmp_43 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_1, i32 28, i32 29)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="936" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:708  %tmp_44 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_1, i32 30, i32 31)

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="958" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:730  %read_load_2 = load i32* %read_addr_2, align 4

]]></node>
<StgValue><ssdm name="read_load_2"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2470" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge_ifconv:2242  %tmp_241 = sub i4 7, %tmp_238

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2471" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge_ifconv:2243  %tmp_242 = zext i4 %tmp_240 to i8

]]></node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2472" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge_ifconv:2244  %tmp_243 = zext i4 %tmp_241 to i8

]]></node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2473" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2245  %tmp_244 = lshr i8 %tmp_239, %tmp_242

]]></node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2474" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2246  %tmp_245 = lshr i8 -1, %tmp_243

]]></node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2475" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2247  %tmp_246 = and i8 %tmp_244, %tmp_245

]]></node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2476" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:2248  %tmp_247 = trunc i8 %tmp_246 to i2

]]></node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="528" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:37  %tmp_7 = icmp slt i8 %diag_score_0_v_i1_cast_cast, %tmp_3

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:38  %score2_load_1_1 = select i1 %tmp_7, i8 %tmp_3, i8 %diag_score_0_v_i1_cast_cast

]]></node>
<StgValue><ssdm name="score2_load_1_1"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:42  %p_score1_load = select i1 %tmp_5, i8 -1, i8 %score1_load

]]></node>
<StgValue><ssdm name="p_score1_load"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2338">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:43  %phitmp1 = add i8 -1, %score1_load_1

]]></node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:49  %diag_score_0_v_i1_1_cast_cast = select i1 %tmp_49_1, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_1_cast_cast"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:50  %prev_score_out_6_1 = add i8 %p_score1_load, %diag_score_0_v_i1_1_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_1"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:63  %orig1_load_2 = load i20* %orig1_addr_2, align 8

]]></node>
<StgValue><ssdm name="orig1_load_2"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:64  %p_score1_load_1 = select i1 %tmp_5, i8 -2, i8 %score1_load_1

]]></node>
<StgValue><ssdm name="p_score1_load_1"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:71  %diag_score_0_v_i1_2_cast_cast = select i1 %tmp_49_2, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_2_cast_cast"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:72  %prev_score_out_6_2 = add i8 %p_score1_load_1, %diag_score_0_v_i1_2_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_2"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:85  %orig1_load_3 = load i20* %orig1_addr_3, align 4

]]></node>
<StgValue><ssdm name="orig1_load_3"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="958" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:730  %read_load_2 = load i32* %read_addr_2, align 4

]]></node>
<StgValue><ssdm name="read_load_2"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="959" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:731  %tmp_225 = trunc i32 %read_load_2 to i2

]]></node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="981" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:753  %tmp_46 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_2, i32 2, i32 3)

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1003" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:775  %tmp_47 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_2, i32 4, i32 5)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1025" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:797  %tmp_48 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_2, i32 6, i32 7)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1047" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:819  %tmp_49 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_2, i32 8, i32 9)

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1069" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:841  %tmp_50 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_2, i32 10, i32 11)

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1091" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:863  %tmp_51 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_2, i32 12, i32 13)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1113" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:885  %tmp_52 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_2, i32 14, i32 15)

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1135" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:907  %tmp_53 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_2, i32 16, i32 17)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1157" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:929  %tmp_54 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_2, i32 18, i32 19)

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1179" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:951  %tmp_55 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_2, i32 20, i32 21)

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1201" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:973  %tmp_56 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_2, i32 22, i32 23)

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1223" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:995  %tmp_57 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_2, i32 24, i32 25)

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1245" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1017  %tmp_58 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_2, i32 26, i32 27)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1267" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1039  %tmp_59 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_2, i32 28, i32 29)

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1289" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1061  %tmp_60 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_2, i32 30, i32 31)

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:1083  %read_load_3 = load i32* %read_addr_3, align 4

]]></node>
<StgValue><ssdm name="read_load_3"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2477" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2249  %tmp_117 = icmp eq i2 %tmp_223, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2484" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2256  %tmp_58_1 = icmp eq i2 %tmp_11, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_1"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2500" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2272  %tmp_58_2 = icmp eq i2 %tmp_13, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="560" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:44  %tmp_29_1 = select i1 %tmp_5, i8 -3, i8 %phitmp1

]]></node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="561" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:51  %prev_score_out_0_op_i1_1 = add i8 -1, %score2_load_1_1

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_1"/></StgValue>
</operation>

<operation id="562" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:52  %tmp_50_1 = icmp slt i8 %prev_score_out_6_1, %prev_score_out_0_op_i1_1

]]></node>
<StgValue><ssdm name="tmp_50_1"/></StgValue>
</operation>

<operation id="563" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:53  %tmp_51_1 = icmp slt i8 %prev_score_out_6_1, %tmp_29_1

]]></node>
<StgValue><ssdm name="tmp_51_1"/></StgValue>
</operation>

<operation id="564" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:55  %tmp_54_1 = icmp slt i8 %prev_score_out_0_op_i1_1, %prev_score_out_6_1

]]></node>
<StgValue><ssdm name="tmp_54_1"/></StgValue>
</operation>

<operation id="565" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:56  %tmp_55_1 = icmp slt i8 %prev_score_out_0_op_i1_1, %tmp_29_1

]]></node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="566" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:63  %orig1_load_2 = load i20* %orig1_addr_2, align 8

]]></node>
<StgValue><ssdm name="orig1_load_2"/></StgValue>
</operation>

<operation id="567" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:85  %orig1_load_3 = load i20* %orig1_addr_3, align 4

]]></node>
<StgValue><ssdm name="orig1_load_3"/></StgValue>
</operation>

<operation id="568" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:92  %tmp_49_3 = icmp eq i2 %tmp_15, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_3"/></StgValue>
</operation>

<operation id="569" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:1083  %read_load_3 = load i32* %read_addr_3, align 4

]]></node>
<StgValue><ssdm name="read_load_3"/></StgValue>
</operation>

<operation id="570" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1312" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:1084  %tmp_226 = trunc i32 %read_load_3 to i2

]]></node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="571" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1334" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1106  %tmp_62 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_3, i32 2, i32 3)

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="572" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1356" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1128  %tmp_63 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_3, i32 4, i32 5)

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="573" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1378" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1150  %tmp_64 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_3, i32 6, i32 7)

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="574" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1400" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1172  %tmp_65 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_3, i32 8, i32 9)

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="575" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1422" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1194  %tmp_66 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_3, i32 10, i32 11)

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="576" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1444" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1216  %tmp_67 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_3, i32 12, i32 13)

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="577" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1466" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1238  %tmp_68 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_3, i32 14, i32 15)

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="578" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1488" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1260  %tmp_69 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_3, i32 16, i32 17)

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="579" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1510" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1282  %tmp_70 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_3, i32 18, i32 19)

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="580" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1532" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1304  %tmp_71 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_3, i32 20, i32 21)

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="581" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1554" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1326  %tmp_72 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_3, i32 22, i32 23)

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="582" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1576" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1348  %tmp_73 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_3, i32 24, i32 25)

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="583" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1598" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1370  %tmp_74 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_3, i32 26, i32 27)

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="584" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1599" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1371  %tmp_49_60 = icmp eq i2 %tmp_74, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_60"/></StgValue>
</operation>

<operation id="585" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1620" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1392  %tmp_75 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_3, i32 28, i32 29)

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="586" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1642" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1414  %tmp_76 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_3, i32 30, i32 31)

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="587" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1664" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:1436  %read_load_4 = load i32* %read_addr_4, align 4

]]></node>
<StgValue><ssdm name="read_load_4"/></StgValue>
</operation>

<operation id="588" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2478" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2250  %diag_score_0_v_i_cast_cast = select i1 %tmp_117, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_cast_cast"/></StgValue>
</operation>

<operation id="589" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2485" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2257  %diag_score_0_v_i_1_cast_cast = select i1 %tmp_58_1, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_1_cast_cast"/></StgValue>
</operation>

<operation id="590" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2486" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2258  %prev_score_out_8_1 = add i8 %diag_score_0_v_i_1_cast_cast, %score2_load_1_1

]]></node>
<StgValue><ssdm name="prev_score_out_8_1"/></StgValue>
</operation>

<operation id="591" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2516" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2288  %tmp_58_3 = icmp eq i2 %tmp_15, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_3"/></StgValue>
</operation>

<operation id="592" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3444" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3216  %tmp_58_60 = icmp eq i2 %tmp_74, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_60"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="593" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:54  %or_cond_i1_1 = or i1 %tmp_50_1, %tmp_51_1

]]></node>
<StgValue><ssdm name="or_cond_i1_1"/></StgValue>
</operation>

<operation id="594" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:57  %or_cond1_i1_1 = or i1 %tmp_54_1, %tmp_55_1

]]></node>
<StgValue><ssdm name="or_cond1_i1_1"/></StgValue>
</operation>

<operation id="595" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:58  %prev_score_out_1_1 = select i1 %or_cond1_i1_1, i8 %tmp_29_1, i8 %prev_score_out_0_op_i1_1

]]></node>
<StgValue><ssdm name="prev_score_out_1_1"/></StgValue>
</operation>

<operation id="596" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:60  %score2_load_1_2 = select i1 %or_cond_i1_1, i8 %prev_score_out_1_1, i8 %prev_score_out_6_1

]]></node>
<StgValue><ssdm name="score2_load_1_2"/></StgValue>
</operation>

<operation id="597" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2339">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:65  %phitmp2 = add i8 -1, %score1_load_2

]]></node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>

<operation id="598" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:86  %p_score1_load_2 = select i1 %tmp_5, i8 -3, i8 %score1_load_2

]]></node>
<StgValue><ssdm name="p_score1_load_2"/></StgValue>
</operation>

<operation id="599" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:93  %diag_score_0_v_i1_3_cast_cast = select i1 %tmp_49_3, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_3_cast_cast"/></StgValue>
</operation>

<operation id="600" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:94  %prev_score_out_6_3 = add i8 %p_score1_load_2, %diag_score_0_v_i1_3_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_3"/></StgValue>
</operation>

<operation id="601" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:107  %orig1_load_4 = load i20* %orig1_addr_4, align 16

]]></node>
<StgValue><ssdm name="orig1_load_4"/></StgValue>
</operation>

<operation id="602" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:129  %orig1_load_5 = load i20* %orig1_addr_5, align 4

]]></node>
<StgValue><ssdm name="orig1_load_5"/></StgValue>
</operation>

<operation id="603" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1664" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:1436  %read_load_4 = load i32* %read_addr_4, align 4

]]></node>
<StgValue><ssdm name="read_load_4"/></StgValue>
</operation>

<operation id="604" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1665" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:1437  %tmp_227 = trunc i32 %read_load_4 to i2

]]></node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="605" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1687" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1459  %tmp_78 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_4, i32 2, i32 3)

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="606" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1709" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1481  %tmp_79 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_4, i32 4, i32 5)

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="607" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1731" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1503  %tmp_80 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_4, i32 6, i32 7)

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="608" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1753" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1525  %tmp_81 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_4, i32 8, i32 9)

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="609" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1775" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1547  %tmp_82 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_4, i32 10, i32 11)

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="610" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1797" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1569  %tmp_83 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_4, i32 12, i32 13)

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="611" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1819" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1591  %tmp_84 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_4, i32 14, i32 15)

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="612" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1841" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1613  %tmp_85 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_4, i32 16, i32 17)

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="613" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1863" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1635  %tmp_86 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_4, i32 18, i32 19)

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="614" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1885" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1657  %tmp_87 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_4, i32 20, i32 21)

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="615" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1907" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1679  %tmp_88 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_4, i32 22, i32 23)

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="616" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1929" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1701  %tmp_89 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_4, i32 24, i32 25)

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="617" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1951" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1723  %tmp_90 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_4, i32 26, i32 27)

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="618" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1973" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1745  %tmp_91 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_4, i32 28, i32 29)

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="619" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1995" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1767  %tmp_92 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_4, i32 30, i32 31)

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="620" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2017" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:1789  %read_load_5 = load i32* %read_addr_5, align 4

]]></node>
<StgValue><ssdm name="read_load_5"/></StgValue>
</operation>

<operation id="621" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2479" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2251  %tmp_118 = icmp slt i8 %diag_score_0_v_i_cast_cast, %prev_score_out_0_op_i1_1

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="622" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2480" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2252  %prev_score_out_0_op_i1_1_diag_s = select i1 %tmp_118, i8 %prev_score_out_0_op_i1_1, i8 %diag_score_0_v_i_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_1_diag_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="623" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:66  %tmp_29_2 = select i1 %tmp_5, i8 -4, i8 %phitmp2

]]></node>
<StgValue><ssdm name="tmp_29_2"/></StgValue>
</operation>

<operation id="624" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:73  %prev_score_out_0_op_i1_2 = add i8 -1, %score2_load_1_2

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_2"/></StgValue>
</operation>

<operation id="625" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:74  %tmp_50_2 = icmp slt i8 %prev_score_out_6_2, %prev_score_out_0_op_i1_2

]]></node>
<StgValue><ssdm name="tmp_50_2"/></StgValue>
</operation>

<operation id="626" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:75  %tmp_51_2 = icmp slt i8 %prev_score_out_6_2, %tmp_29_2

]]></node>
<StgValue><ssdm name="tmp_51_2"/></StgValue>
</operation>

<operation id="627" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:77  %tmp_54_2 = icmp slt i8 %prev_score_out_0_op_i1_2, %prev_score_out_6_2

]]></node>
<StgValue><ssdm name="tmp_54_2"/></StgValue>
</operation>

<operation id="628" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:78  %tmp_55_2 = icmp slt i8 %prev_score_out_0_op_i1_2, %tmp_29_2

]]></node>
<StgValue><ssdm name="tmp_55_2"/></StgValue>
</operation>

<operation id="629" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:84  %score1_load_3 = load i8* %score1_addr_3, align 1

]]></node>
<StgValue><ssdm name="score1_load_3"/></StgValue>
</operation>

<operation id="630" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:107  %orig1_load_4 = load i20* %orig1_addr_4, align 16

]]></node>
<StgValue><ssdm name="orig1_load_4"/></StgValue>
</operation>

<operation id="631" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:129  %orig1_load_5 = load i20* %orig1_addr_5, align 4

]]></node>
<StgValue><ssdm name="orig1_load_5"/></StgValue>
</operation>

<operation id="632" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:151  %orig1_load_6 = load i20* %orig1_addr_6, align 8

]]></node>
<StgValue><ssdm name="orig1_load_6"/></StgValue>
</operation>

<operation id="633" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2017" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:1789  %read_load_5 = load i32* %read_addr_5, align 4

]]></node>
<StgValue><ssdm name="read_load_5"/></StgValue>
</operation>

<operation id="634" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2018" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:1790  %tmp_228 = trunc i32 %read_load_5 to i2

]]></node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="635" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2040" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1812  %tmp_94 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_5, i32 2, i32 3)

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="636" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2062" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1834  %tmp_95 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_5, i32 4, i32 5)

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="637" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2084" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1856  %tmp_96 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_5, i32 6, i32 7)

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="638" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2106" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1878  %tmp_97 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_5, i32 8, i32 9)

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="639" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2128" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1900  %tmp_98 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_5, i32 10, i32 11)

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="640" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2150" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1922  %tmp_99 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_5, i32 12, i32 13)

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="641" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2172" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1944  %tmp_100 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_5, i32 14, i32 15)

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="642" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2194" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1966  %tmp_101 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_5, i32 16, i32 17)

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="643" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2216" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1988  %tmp_102 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_5, i32 18, i32 19)

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="644" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2238" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:2010  %tmp_103 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_5, i32 20, i32 21)

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="645" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2239" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2011  %tmp_49_89 = icmp eq i2 %tmp_103, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_89"/></StgValue>
</operation>

<operation id="646" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2260" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:2032  %tmp_104 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_5, i32 22, i32 23)

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="647" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2261" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2033  %tmp_49_90 = icmp eq i2 %tmp_104, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_90"/></StgValue>
</operation>

<operation id="648" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2282" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:2054  %tmp_105 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_5, i32 24, i32 25)

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="649" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2304" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:2076  %tmp_106 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_5, i32 26, i32 27)

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="650" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2326" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:2098  %tmp_107 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_5, i32 28, i32 29)

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="651" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2327" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2099  %tmp_49_93 = icmp eq i2 %tmp_107, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_93"/></StgValue>
</operation>

<operation id="652" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2348" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:2120  %tmp_108 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_5, i32 30, i32 31)

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="653" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2370" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:2142  %read_load_6 = load i32* %read_addr_6, align 4

]]></node>
<StgValue><ssdm name="read_load_6"/></StgValue>
</operation>

<operation id="654" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2487" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2259  %prev_score_out_0_op_i_1 = add i8 -1, %prev_score_out_0_op_i1_1_diag_s

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_1"/></StgValue>
</operation>

<operation id="655" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2488" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2260  %tmp_59_1 = icmp slt i8 %prev_score_out_8_1, %prev_score_out_0_op_i_1

]]></node>
<StgValue><ssdm name="tmp_59_1"/></StgValue>
</operation>

<operation id="656" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2489" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2261  %tmp_60_1 = icmp slt i8 %prev_score_out_8_1, %prev_score_out_0_op_i1_2

]]></node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="657" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2491" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2263  %tmp_61_1 = icmp slt i8 %prev_score_out_0_op_i_1, %prev_score_out_8_1

]]></node>
<StgValue><ssdm name="tmp_61_1"/></StgValue>
</operation>

<operation id="658" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2492" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2264  %tmp_62_1 = icmp slt i8 %prev_score_out_0_op_i_1, %prev_score_out_0_op_i1_2

]]></node>
<StgValue><ssdm name="tmp_62_1"/></StgValue>
</operation>

<operation id="659" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2501" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2273  %diag_score_0_v_i_2_cast_cast = select i1 %tmp_58_2, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_2_cast_cast"/></StgValue>
</operation>

<operation id="660" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2502" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2274  %prev_score_out_8_2 = add i8 %diag_score_0_v_i_2_cast_cast, %score2_load_1_2

]]></node>
<StgValue><ssdm name="prev_score_out_8_2"/></StgValue>
</operation>

<operation id="661" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3908" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3680  %tmp_58_89 = icmp eq i2 %tmp_103, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_89"/></StgValue>
</operation>

<operation id="662" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3924" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3696  %tmp_58_90 = icmp eq i2 %tmp_104, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_90"/></StgValue>
</operation>

<operation id="663" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3972" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3744  %tmp_58_93 = icmp eq i2 %tmp_107, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_93"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="664" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:76  %or_cond_i1_2 = or i1 %tmp_50_2, %tmp_51_2

]]></node>
<StgValue><ssdm name="or_cond_i1_2"/></StgValue>
</operation>

<operation id="665" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:79  %or_cond1_i1_2 = or i1 %tmp_54_2, %tmp_55_2

]]></node>
<StgValue><ssdm name="or_cond1_i1_2"/></StgValue>
</operation>

<operation id="666" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:80  %prev_score_out_1_2 = select i1 %or_cond1_i1_2, i8 %tmp_29_2, i8 %prev_score_out_0_op_i1_2

]]></node>
<StgValue><ssdm name="prev_score_out_1_2"/></StgValue>
</operation>

<operation id="667" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:82  %score2_load_1_3 = select i1 %or_cond_i1_2, i8 %prev_score_out_1_2, i8 %prev_score_out_6_2

]]></node>
<StgValue><ssdm name="score2_load_1_3"/></StgValue>
</operation>

<operation id="668" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:84  %score1_load_3 = load i8* %score1_addr_3, align 1

]]></node>
<StgValue><ssdm name="score1_load_3"/></StgValue>
</operation>

<operation id="669" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2340">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:87  %phitmp3 = add i8 -1, %score1_load_3

]]></node>
<StgValue><ssdm name="phitmp3"/></StgValue>
</operation>

<operation id="670" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:106  %score1_load_4 = load i8* %score1_addr_4, align 4

]]></node>
<StgValue><ssdm name="score1_load_4"/></StgValue>
</operation>

<operation id="671" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:114  %tmp_49_4 = icmp eq i2 %tmp_17, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_4"/></StgValue>
</operation>

<operation id="672" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:128  %score1_load_5 = load i8* %score1_addr_5, align 1

]]></node>
<StgValue><ssdm name="score1_load_5"/></StgValue>
</operation>

<operation id="673" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:136  %tmp_49_5 = icmp eq i2 %tmp_18, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_5"/></StgValue>
</operation>

<operation id="674" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:151  %orig1_load_6 = load i20* %orig1_addr_6, align 8

]]></node>
<StgValue><ssdm name="orig1_load_6"/></StgValue>
</operation>

<operation id="675" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:158  %tmp_49_6 = icmp eq i2 %tmp_19, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_6"/></StgValue>
</operation>

<operation id="676" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:173  %orig1_load_7 = load i20* %orig1_addr_7, align 4

]]></node>
<StgValue><ssdm name="orig1_load_7"/></StgValue>
</operation>

<operation id="677" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:180  %tmp_49_7 = icmp eq i2 %tmp_20, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_7"/></StgValue>
</operation>

<operation id="678" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:195  %orig1_load_8 = load i20* %orig1_addr_8, align 16

]]></node>
<StgValue><ssdm name="orig1_load_8"/></StgValue>
</operation>

<operation id="679" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:202  %tmp_49_8 = icmp eq i2 %tmp_21, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_8"/></StgValue>
</operation>

<operation id="680" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:224  %tmp_49_9 = icmp eq i2 %tmp_22, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_9"/></StgValue>
</operation>

<operation id="681" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:246  %tmp_49_s = icmp eq i2 %tmp_23, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_s"/></StgValue>
</operation>

<operation id="682" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:268  %tmp_49_10 = icmp eq i2 %tmp_24, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_10"/></StgValue>
</operation>

<operation id="683" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:290  %tmp_49_11 = icmp eq i2 %tmp_25, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_11"/></StgValue>
</operation>

<operation id="684" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:312  %tmp_49_12 = icmp eq i2 %tmp_26, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_12"/></StgValue>
</operation>

<operation id="685" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:334  %tmp_49_13 = icmp eq i2 %tmp_27, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_13"/></StgValue>
</operation>

<operation id="686" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:356  %tmp_49_14 = icmp eq i2 %tmp_28, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_14"/></StgValue>
</operation>

<operation id="687" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:379  %tmp_49_15 = icmp eq i2 %tmp_224, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_15"/></StgValue>
</operation>

<operation id="688" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:401  %tmp_49_16 = icmp eq i2 %tmp_30, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_16"/></StgValue>
</operation>

<operation id="689" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="651" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:423  %tmp_49_17 = icmp eq i2 %tmp_31, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_17"/></StgValue>
</operation>

<operation id="690" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:445  %tmp_49_18 = icmp eq i2 %tmp_32, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_18"/></StgValue>
</operation>

<operation id="691" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:467  %tmp_49_19 = icmp eq i2 %tmp_33, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_19"/></StgValue>
</operation>

<operation id="692" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="717" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:489  %tmp_49_20 = icmp eq i2 %tmp_34, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_20"/></StgValue>
</operation>

<operation id="693" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="739" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:511  %tmp_49_21 = icmp eq i2 %tmp_35, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_21"/></StgValue>
</operation>

<operation id="694" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="761" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:533  %tmp_49_22 = icmp eq i2 %tmp_36, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_22"/></StgValue>
</operation>

<operation id="695" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="783" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:555  %tmp_49_23 = icmp eq i2 %tmp_37, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_23"/></StgValue>
</operation>

<operation id="696" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:577  %tmp_49_24 = icmp eq i2 %tmp_38, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_24"/></StgValue>
</operation>

<operation id="697" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="827" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:599  %tmp_49_25 = icmp eq i2 %tmp_39, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_25"/></StgValue>
</operation>

<operation id="698" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="849" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:621  %tmp_49_26 = icmp eq i2 %tmp_40, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_26"/></StgValue>
</operation>

<operation id="699" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="871" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:643  %tmp_49_27 = icmp eq i2 %tmp_41, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_27"/></StgValue>
</operation>

<operation id="700" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:665  %tmp_49_28 = icmp eq i2 %tmp_42, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_28"/></StgValue>
</operation>

<operation id="701" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="915" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:687  %tmp_49_29 = icmp eq i2 %tmp_43, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_29"/></StgValue>
</operation>

<operation id="702" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="937" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:709  %tmp_49_30 = icmp eq i2 %tmp_44, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_30"/></StgValue>
</operation>

<operation id="703" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="960" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:732  %tmp_49_31 = icmp eq i2 %tmp_225, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_31"/></StgValue>
</operation>

<operation id="704" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="982" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:754  %tmp_49_32 = icmp eq i2 %tmp_46, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_32"/></StgValue>
</operation>

<operation id="705" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1004" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:776  %tmp_49_33 = icmp eq i2 %tmp_47, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_33"/></StgValue>
</operation>

<operation id="706" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1026" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:798  %tmp_49_34 = icmp eq i2 %tmp_48, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_34"/></StgValue>
</operation>

<operation id="707" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1048" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:820  %tmp_49_35 = icmp eq i2 %tmp_49, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_35"/></StgValue>
</operation>

<operation id="708" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1070" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:842  %tmp_49_36 = icmp eq i2 %tmp_50, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_36"/></StgValue>
</operation>

<operation id="709" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1092" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:864  %tmp_49_37 = icmp eq i2 %tmp_51, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_37"/></StgValue>
</operation>

<operation id="710" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1114" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:886  %tmp_49_38 = icmp eq i2 %tmp_52, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_38"/></StgValue>
</operation>

<operation id="711" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1136" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:908  %tmp_49_39 = icmp eq i2 %tmp_53, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_39"/></StgValue>
</operation>

<operation id="712" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1158" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:930  %tmp_49_40 = icmp eq i2 %tmp_54, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_40"/></StgValue>
</operation>

<operation id="713" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1180" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:952  %tmp_49_41 = icmp eq i2 %tmp_55, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_41"/></StgValue>
</operation>

<operation id="714" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1202" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:974  %tmp_49_42 = icmp eq i2 %tmp_56, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_42"/></StgValue>
</operation>

<operation id="715" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1224" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:996  %tmp_49_43 = icmp eq i2 %tmp_57, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_43"/></StgValue>
</operation>

<operation id="716" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1246" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1018  %tmp_49_44 = icmp eq i2 %tmp_58, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_44"/></StgValue>
</operation>

<operation id="717" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1268" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1040  %tmp_49_45 = icmp eq i2 %tmp_59, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_45"/></StgValue>
</operation>

<operation id="718" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1290" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1062  %tmp_49_46 = icmp eq i2 %tmp_60, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_46"/></StgValue>
</operation>

<operation id="719" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1313" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1085  %tmp_49_47 = icmp eq i2 %tmp_226, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_47"/></StgValue>
</operation>

<operation id="720" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1335" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1107  %tmp_49_48 = icmp eq i2 %tmp_62, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_48"/></StgValue>
</operation>

<operation id="721" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1357" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1129  %tmp_49_49 = icmp eq i2 %tmp_63, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_49"/></StgValue>
</operation>

<operation id="722" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1379" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1151  %tmp_49_50 = icmp eq i2 %tmp_64, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_50"/></StgValue>
</operation>

<operation id="723" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1401" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1173  %tmp_49_51 = icmp eq i2 %tmp_65, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_51"/></StgValue>
</operation>

<operation id="724" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1423" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1195  %tmp_49_52 = icmp eq i2 %tmp_66, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_52"/></StgValue>
</operation>

<operation id="725" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1445" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1217  %tmp_49_53 = icmp eq i2 %tmp_67, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_53"/></StgValue>
</operation>

<operation id="726" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1467" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1239  %tmp_49_54 = icmp eq i2 %tmp_68, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_54"/></StgValue>
</operation>

<operation id="727" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1489" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1261  %tmp_49_55 = icmp eq i2 %tmp_69, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_55"/></StgValue>
</operation>

<operation id="728" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1511" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1283  %tmp_49_56 = icmp eq i2 %tmp_70, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_56"/></StgValue>
</operation>

<operation id="729" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1533" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1305  %tmp_49_57 = icmp eq i2 %tmp_71, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_57"/></StgValue>
</operation>

<operation id="730" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1555" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1327  %tmp_49_58 = icmp eq i2 %tmp_72, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_58"/></StgValue>
</operation>

<operation id="731" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1577" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1349  %tmp_49_59 = icmp eq i2 %tmp_73, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_59"/></StgValue>
</operation>

<operation id="732" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1621" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1393  %tmp_49_61 = icmp eq i2 %tmp_75, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_61"/></StgValue>
</operation>

<operation id="733" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1643" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1415  %tmp_49_62 = icmp eq i2 %tmp_76, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_62"/></StgValue>
</operation>

<operation id="734" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1666" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1438  %tmp_49_63 = icmp eq i2 %tmp_227, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_63"/></StgValue>
</operation>

<operation id="735" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1688" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1460  %tmp_49_64 = icmp eq i2 %tmp_78, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_64"/></StgValue>
</operation>

<operation id="736" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1710" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1482  %tmp_49_65 = icmp eq i2 %tmp_79, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_65"/></StgValue>
</operation>

<operation id="737" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1732" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1504  %tmp_49_66 = icmp eq i2 %tmp_80, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_66"/></StgValue>
</operation>

<operation id="738" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1754" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1526  %tmp_49_67 = icmp eq i2 %tmp_81, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_67"/></StgValue>
</operation>

<operation id="739" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1776" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1548  %tmp_49_68 = icmp eq i2 %tmp_82, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_68"/></StgValue>
</operation>

<operation id="740" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1798" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1570  %tmp_49_69 = icmp eq i2 %tmp_83, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_69"/></StgValue>
</operation>

<operation id="741" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1820" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1592  %tmp_49_70 = icmp eq i2 %tmp_84, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_70"/></StgValue>
</operation>

<operation id="742" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1842" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1614  %tmp_49_71 = icmp eq i2 %tmp_85, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_71"/></StgValue>
</operation>

<operation id="743" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1864" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1636  %tmp_49_72 = icmp eq i2 %tmp_86, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_72"/></StgValue>
</operation>

<operation id="744" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1886" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1658  %tmp_49_73 = icmp eq i2 %tmp_87, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_73"/></StgValue>
</operation>

<operation id="745" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1908" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1680  %tmp_49_74 = icmp eq i2 %tmp_88, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_74"/></StgValue>
</operation>

<operation id="746" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1930" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1702  %tmp_49_75 = icmp eq i2 %tmp_89, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_75"/></StgValue>
</operation>

<operation id="747" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1952" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1724  %tmp_49_76 = icmp eq i2 %tmp_90, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_76"/></StgValue>
</operation>

<operation id="748" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1974" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1746  %tmp_49_77 = icmp eq i2 %tmp_91, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_77"/></StgValue>
</operation>

<operation id="749" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1996" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1768  %tmp_49_78 = icmp eq i2 %tmp_92, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_78"/></StgValue>
</operation>

<operation id="750" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2019" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1791  %tmp_49_79 = icmp eq i2 %tmp_228, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_79"/></StgValue>
</operation>

<operation id="751" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2041" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1813  %tmp_49_80 = icmp eq i2 %tmp_94, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_80"/></StgValue>
</operation>

<operation id="752" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2063" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1835  %tmp_49_81 = icmp eq i2 %tmp_95, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_81"/></StgValue>
</operation>

<operation id="753" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2085" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1857  %tmp_49_82 = icmp eq i2 %tmp_96, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_82"/></StgValue>
</operation>

<operation id="754" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2107" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1879  %tmp_49_83 = icmp eq i2 %tmp_97, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_83"/></StgValue>
</operation>

<operation id="755" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2129" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1901  %tmp_49_84 = icmp eq i2 %tmp_98, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_84"/></StgValue>
</operation>

<operation id="756" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2151" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1923  %tmp_49_85 = icmp eq i2 %tmp_99, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_85"/></StgValue>
</operation>

<operation id="757" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2173" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1945  %tmp_49_86 = icmp eq i2 %tmp_100, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_86"/></StgValue>
</operation>

<operation id="758" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2195" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1967  %tmp_49_87 = icmp eq i2 %tmp_101, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_87"/></StgValue>
</operation>

<operation id="759" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2217" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:1989  %tmp_49_88 = icmp eq i2 %tmp_102, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_88"/></StgValue>
</operation>

<operation id="760" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2283" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2055  %tmp_49_91 = icmp eq i2 %tmp_105, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_91"/></StgValue>
</operation>

<operation id="761" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2305" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2077  %tmp_49_92 = icmp eq i2 %tmp_106, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_92"/></StgValue>
</operation>

<operation id="762" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2349" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2121  %tmp_49_94 = icmp eq i2 %tmp_108, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_94"/></StgValue>
</operation>

<operation id="763" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2370" bw="32" op_0_bw="3">
<![CDATA[
._crit_edge_ifconv:2142  %read_load_6 = load i32* %read_addr_6, align 4

]]></node>
<StgValue><ssdm name="read_load_6"/></StgValue>
</operation>

<operation id="764" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2371" bw="2" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:2143  %tmp_229 = trunc i32 %read_load_6 to i2

]]></node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="765" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2372" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2144  %tmp_49_95 = icmp eq i2 %tmp_229, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_95"/></StgValue>
</operation>

<operation id="766" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2393" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:2165  %tmp_110 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_6, i32 2, i32 3)

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="767" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2394" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2166  %tmp_49_96 = icmp eq i2 %tmp_110, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_96"/></StgValue>
</operation>

<operation id="768" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2415" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:2187  %tmp_111 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_6, i32 4, i32 5)

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="769" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2416" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2188  %tmp_49_97 = icmp eq i2 %tmp_111, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_97"/></StgValue>
</operation>

<operation id="770" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2437" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:2209  %tmp_112 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %read_load_6, i32 6, i32 7)

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="771" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2438" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2210  %tmp_49_98 = icmp eq i2 %tmp_112, %tmp_222

]]></node>
<StgValue><ssdm name="tmp_49_98"/></StgValue>
</operation>

<operation id="772" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2262  %or_cond_i_1 = or i1 %tmp_59_1, %tmp_60_1

]]></node>
<StgValue><ssdm name="or_cond_i_1"/></StgValue>
</operation>

<operation id="773" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2265  %or_cond1_i_1 = or i1 %tmp_61_1, %tmp_62_1

]]></node>
<StgValue><ssdm name="or_cond1_i_1"/></StgValue>
</operation>

<operation id="774" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2494" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2266  %prev_score_out_5_1 = select i1 %or_cond1_i_1, i8 %prev_score_out_0_op_i1_2, i8 %prev_score_out_0_op_i_1

]]></node>
<StgValue><ssdm name="prev_score_out_5_1"/></StgValue>
</operation>

<operation id="775" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2496" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2268  %prev_score_out_2_i_1 = select i1 %or_cond_i_1, i8 %prev_score_out_5_1, i8 %prev_score_out_8_1

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_1"/></StgValue>
</operation>

<operation id="776" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2532" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2304  %tmp_58_4 = icmp eq i2 %tmp_17, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_4"/></StgValue>
</operation>

<operation id="777" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2548" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2320  %tmp_58_5 = icmp eq i2 %tmp_18, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_5"/></StgValue>
</operation>

<operation id="778" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2564" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2336  %tmp_58_6 = icmp eq i2 %tmp_19, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_6"/></StgValue>
</operation>

<operation id="779" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2580" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2352  %tmp_58_7 = icmp eq i2 %tmp_20, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_7"/></StgValue>
</operation>

<operation id="780" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2596" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2368  %tmp_58_8 = icmp eq i2 %tmp_21, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_8"/></StgValue>
</operation>

<operation id="781" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2612" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2384  %tmp_58_9 = icmp eq i2 %tmp_22, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_9"/></StgValue>
</operation>

<operation id="782" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2628" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2400  %tmp_58_s = icmp eq i2 %tmp_23, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_s"/></StgValue>
</operation>

<operation id="783" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2644" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2416  %tmp_58_10 = icmp eq i2 %tmp_24, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_10"/></StgValue>
</operation>

<operation id="784" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2660" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2432  %tmp_58_11 = icmp eq i2 %tmp_25, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_11"/></StgValue>
</operation>

<operation id="785" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2676" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2448  %tmp_58_12 = icmp eq i2 %tmp_26, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_12"/></StgValue>
</operation>

<operation id="786" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2692" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2464  %tmp_58_13 = icmp eq i2 %tmp_27, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_13"/></StgValue>
</operation>

<operation id="787" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2708" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2480  %tmp_58_14 = icmp eq i2 %tmp_28, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_14"/></StgValue>
</operation>

<operation id="788" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2724" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2496  %tmp_58_15 = icmp eq i2 %tmp_224, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_15"/></StgValue>
</operation>

<operation id="789" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2740" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2512  %tmp_58_16 = icmp eq i2 %tmp_30, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_16"/></StgValue>
</operation>

<operation id="790" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2756" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2528  %tmp_58_17 = icmp eq i2 %tmp_31, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_17"/></StgValue>
</operation>

<operation id="791" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2772" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2544  %tmp_58_18 = icmp eq i2 %tmp_32, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_18"/></StgValue>
</operation>

<operation id="792" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2788" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2560  %tmp_58_19 = icmp eq i2 %tmp_33, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_19"/></StgValue>
</operation>

<operation id="793" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2804" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2576  %tmp_58_20 = icmp eq i2 %tmp_34, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_20"/></StgValue>
</operation>

<operation id="794" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2820" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2592  %tmp_58_21 = icmp eq i2 %tmp_35, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_21"/></StgValue>
</operation>

<operation id="795" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2836" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2608  %tmp_58_22 = icmp eq i2 %tmp_36, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_22"/></StgValue>
</operation>

<operation id="796" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2852" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2624  %tmp_58_23 = icmp eq i2 %tmp_37, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_23"/></StgValue>
</operation>

<operation id="797" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2868" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2640  %tmp_58_24 = icmp eq i2 %tmp_38, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_24"/></StgValue>
</operation>

<operation id="798" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2884" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2656  %tmp_58_25 = icmp eq i2 %tmp_39, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_25"/></StgValue>
</operation>

<operation id="799" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2900" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2672  %tmp_58_26 = icmp eq i2 %tmp_40, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_26"/></StgValue>
</operation>

<operation id="800" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2916" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2688  %tmp_58_27 = icmp eq i2 %tmp_41, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_27"/></StgValue>
</operation>

<operation id="801" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2932" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2704  %tmp_58_28 = icmp eq i2 %tmp_42, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_28"/></StgValue>
</operation>

<operation id="802" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2948" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2720  %tmp_58_29 = icmp eq i2 %tmp_43, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_29"/></StgValue>
</operation>

<operation id="803" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2964" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2736  %tmp_58_30 = icmp eq i2 %tmp_44, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_30"/></StgValue>
</operation>

<operation id="804" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2980" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2752  %tmp_58_31 = icmp eq i2 %tmp_225, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_31"/></StgValue>
</operation>

<operation id="805" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2996" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2768  %tmp_58_32 = icmp eq i2 %tmp_46, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_32"/></StgValue>
</operation>

<operation id="806" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3012" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2784  %tmp_58_33 = icmp eq i2 %tmp_47, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_33"/></StgValue>
</operation>

<operation id="807" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3028" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2800  %tmp_58_34 = icmp eq i2 %tmp_48, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_34"/></StgValue>
</operation>

<operation id="808" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3044" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2816  %tmp_58_35 = icmp eq i2 %tmp_49, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_35"/></StgValue>
</operation>

<operation id="809" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3060" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2832  %tmp_58_36 = icmp eq i2 %tmp_50, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_36"/></StgValue>
</operation>

<operation id="810" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3076" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2848  %tmp_58_37 = icmp eq i2 %tmp_51, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_37"/></StgValue>
</operation>

<operation id="811" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3092" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2864  %tmp_58_38 = icmp eq i2 %tmp_52, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_38"/></StgValue>
</operation>

<operation id="812" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3108" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2880  %tmp_58_39 = icmp eq i2 %tmp_53, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_39"/></StgValue>
</operation>

<operation id="813" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3124" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2896  %tmp_58_40 = icmp eq i2 %tmp_54, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_40"/></StgValue>
</operation>

<operation id="814" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3140" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2912  %tmp_58_41 = icmp eq i2 %tmp_55, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_41"/></StgValue>
</operation>

<operation id="815" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3156" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2928  %tmp_58_42 = icmp eq i2 %tmp_56, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_42"/></StgValue>
</operation>

<operation id="816" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3172" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2944  %tmp_58_43 = icmp eq i2 %tmp_57, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_43"/></StgValue>
</operation>

<operation id="817" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3188" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2960  %tmp_58_44 = icmp eq i2 %tmp_58, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_44"/></StgValue>
</operation>

<operation id="818" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3204" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2976  %tmp_58_45 = icmp eq i2 %tmp_59, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_45"/></StgValue>
</operation>

<operation id="819" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3220" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:2992  %tmp_58_46 = icmp eq i2 %tmp_60, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_46"/></StgValue>
</operation>

<operation id="820" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3236" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3008  %tmp_58_47 = icmp eq i2 %tmp_226, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_47"/></StgValue>
</operation>

<operation id="821" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3252" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3024  %tmp_58_48 = icmp eq i2 %tmp_62, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_48"/></StgValue>
</operation>

<operation id="822" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3268" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3040  %tmp_58_49 = icmp eq i2 %tmp_63, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_49"/></StgValue>
</operation>

<operation id="823" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3284" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3056  %tmp_58_50 = icmp eq i2 %tmp_64, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_50"/></StgValue>
</operation>

<operation id="824" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3300" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3072  %tmp_58_51 = icmp eq i2 %tmp_65, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_51"/></StgValue>
</operation>

<operation id="825" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3316" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3088  %tmp_58_52 = icmp eq i2 %tmp_66, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_52"/></StgValue>
</operation>

<operation id="826" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3332" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3104  %tmp_58_53 = icmp eq i2 %tmp_67, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_53"/></StgValue>
</operation>

<operation id="827" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3348" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3120  %tmp_58_54 = icmp eq i2 %tmp_68, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_54"/></StgValue>
</operation>

<operation id="828" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3364" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3136  %tmp_58_55 = icmp eq i2 %tmp_69, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_55"/></StgValue>
</operation>

<operation id="829" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3380" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3152  %tmp_58_56 = icmp eq i2 %tmp_70, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_56"/></StgValue>
</operation>

<operation id="830" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3396" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3168  %tmp_58_57 = icmp eq i2 %tmp_71, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_57"/></StgValue>
</operation>

<operation id="831" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3412" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3184  %tmp_58_58 = icmp eq i2 %tmp_72, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_58"/></StgValue>
</operation>

<operation id="832" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3428" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3200  %tmp_58_59 = icmp eq i2 %tmp_73, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_59"/></StgValue>
</operation>

<operation id="833" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3460" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3232  %tmp_58_61 = icmp eq i2 %tmp_75, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_61"/></StgValue>
</operation>

<operation id="834" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3476" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3248  %tmp_58_62 = icmp eq i2 %tmp_76, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_62"/></StgValue>
</operation>

<operation id="835" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3492" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3264  %tmp_58_63 = icmp eq i2 %tmp_227, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_63"/></StgValue>
</operation>

<operation id="836" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3508" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3280  %tmp_58_64 = icmp eq i2 %tmp_78, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_64"/></StgValue>
</operation>

<operation id="837" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3524" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3296  %tmp_58_65 = icmp eq i2 %tmp_79, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_65"/></StgValue>
</operation>

<operation id="838" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3540" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3312  %tmp_58_66 = icmp eq i2 %tmp_80, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_66"/></StgValue>
</operation>

<operation id="839" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3556" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3328  %tmp_58_67 = icmp eq i2 %tmp_81, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_67"/></StgValue>
</operation>

<operation id="840" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3572" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3344  %tmp_58_68 = icmp eq i2 %tmp_82, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_68"/></StgValue>
</operation>

<operation id="841" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3588" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3360  %tmp_58_69 = icmp eq i2 %tmp_83, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_69"/></StgValue>
</operation>

<operation id="842" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3604" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3376  %tmp_58_70 = icmp eq i2 %tmp_84, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_70"/></StgValue>
</operation>

<operation id="843" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3620" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3392  %tmp_58_71 = icmp eq i2 %tmp_85, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_71"/></StgValue>
</operation>

<operation id="844" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3636" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3408  %tmp_58_72 = icmp eq i2 %tmp_86, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_72"/></StgValue>
</operation>

<operation id="845" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3652" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3424  %tmp_58_73 = icmp eq i2 %tmp_87, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_73"/></StgValue>
</operation>

<operation id="846" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3668" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3440  %tmp_58_74 = icmp eq i2 %tmp_88, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_74"/></StgValue>
</operation>

<operation id="847" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3684" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3456  %tmp_58_75 = icmp eq i2 %tmp_89, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_75"/></StgValue>
</operation>

<operation id="848" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3700" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3472  %tmp_58_76 = icmp eq i2 %tmp_90, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_76"/></StgValue>
</operation>

<operation id="849" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3716" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3488  %tmp_58_77 = icmp eq i2 %tmp_91, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_77"/></StgValue>
</operation>

<operation id="850" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3732" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3504  %tmp_58_78 = icmp eq i2 %tmp_92, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_78"/></StgValue>
</operation>

<operation id="851" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3748" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3520  %tmp_58_79 = icmp eq i2 %tmp_228, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_79"/></StgValue>
</operation>

<operation id="852" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3764" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3536  %tmp_58_80 = icmp eq i2 %tmp_94, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_80"/></StgValue>
</operation>

<operation id="853" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3780" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3552  %tmp_58_81 = icmp eq i2 %tmp_95, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_81"/></StgValue>
</operation>

<operation id="854" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3796" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3568  %tmp_58_82 = icmp eq i2 %tmp_96, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_82"/></StgValue>
</operation>

<operation id="855" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3812" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3584  %tmp_58_83 = icmp eq i2 %tmp_97, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_83"/></StgValue>
</operation>

<operation id="856" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3828" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3600  %tmp_58_84 = icmp eq i2 %tmp_98, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_84"/></StgValue>
</operation>

<operation id="857" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3844" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3616  %tmp_58_85 = icmp eq i2 %tmp_99, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_85"/></StgValue>
</operation>

<operation id="858" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3860" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3632  %tmp_58_86 = icmp eq i2 %tmp_100, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_86"/></StgValue>
</operation>

<operation id="859" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3876" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3648  %tmp_58_87 = icmp eq i2 %tmp_101, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_87"/></StgValue>
</operation>

<operation id="860" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3892" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3664  %tmp_58_88 = icmp eq i2 %tmp_102, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_88"/></StgValue>
</operation>

<operation id="861" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3940" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3712  %tmp_58_91 = icmp eq i2 %tmp_105, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_91"/></StgValue>
</operation>

<operation id="862" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3956" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3728  %tmp_58_92 = icmp eq i2 %tmp_106, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_92"/></StgValue>
</operation>

<operation id="863" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3988" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3760  %tmp_58_94 = icmp eq i2 %tmp_108, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_94"/></StgValue>
</operation>

<operation id="864" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4004" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3776  %tmp_58_95 = icmp eq i2 %tmp_229, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_95"/></StgValue>
</operation>

<operation id="865" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4020" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3792  %tmp_58_96 = icmp eq i2 %tmp_110, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_96"/></StgValue>
</operation>

<operation id="866" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4036" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3808  %tmp_58_97 = icmp eq i2 %tmp_111, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_97"/></StgValue>
</operation>

<operation id="867" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4053" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge_ifconv:3825  %tmp_58_98 = icmp eq i2 %tmp_112, %tmp_247

]]></node>
<StgValue><ssdm name="tmp_58_98"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="868" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:88  %tmp_29_3 = select i1 %tmp_5, i8 -5, i8 %phitmp3

]]></node>
<StgValue><ssdm name="tmp_29_3"/></StgValue>
</operation>

<operation id="869" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:95  %prev_score_out_0_op_i1_3 = add i8 -1, %score2_load_1_3

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_3"/></StgValue>
</operation>

<operation id="870" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:96  %tmp_50_3 = icmp slt i8 %prev_score_out_6_3, %prev_score_out_0_op_i1_3

]]></node>
<StgValue><ssdm name="tmp_50_3"/></StgValue>
</operation>

<operation id="871" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:97  %tmp_51_3 = icmp slt i8 %prev_score_out_6_3, %tmp_29_3

]]></node>
<StgValue><ssdm name="tmp_51_3"/></StgValue>
</operation>

<operation id="872" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:99  %tmp_54_3 = icmp slt i8 %prev_score_out_0_op_i1_3, %prev_score_out_6_3

]]></node>
<StgValue><ssdm name="tmp_54_3"/></StgValue>
</operation>

<operation id="873" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:100  %tmp_55_3 = icmp slt i8 %prev_score_out_0_op_i1_3, %tmp_29_3

]]></node>
<StgValue><ssdm name="tmp_55_3"/></StgValue>
</operation>

<operation id="874" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:106  %score1_load_4 = load i8* %score1_addr_4, align 4

]]></node>
<StgValue><ssdm name="score1_load_4"/></StgValue>
</operation>

<operation id="875" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:108  %p_score1_load_3 = select i1 %tmp_5, i8 -4, i8 %score1_load_3

]]></node>
<StgValue><ssdm name="p_score1_load_3"/></StgValue>
</operation>

<operation id="876" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:115  %diag_score_0_v_i1_4_cast_cast = select i1 %tmp_49_4, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_4_cast_cast"/></StgValue>
</operation>

<operation id="877" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:116  %prev_score_out_6_4 = add i8 %p_score1_load_3, %diag_score_0_v_i1_4_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_4"/></StgValue>
</operation>

<operation id="878" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:128  %score1_load_5 = load i8* %score1_addr_5, align 1

]]></node>
<StgValue><ssdm name="score1_load_5"/></StgValue>
</operation>

<operation id="879" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:150  %score1_load_6 = load i8* %score1_addr_6, align 2

]]></node>
<StgValue><ssdm name="score1_load_6"/></StgValue>
</operation>

<operation id="880" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:173  %orig1_load_7 = load i20* %orig1_addr_7, align 4

]]></node>
<StgValue><ssdm name="orig1_load_7"/></StgValue>
</operation>

<operation id="881" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:195  %orig1_load_8 = load i20* %orig1_addr_8, align 16

]]></node>
<StgValue><ssdm name="orig1_load_8"/></StgValue>
</operation>

<operation id="882" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:217  %orig1_load_9 = load i20* %orig1_addr_9, align 4

]]></node>
<StgValue><ssdm name="orig1_load_9"/></StgValue>
</operation>

<operation id="883" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2503" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2275  %prev_score_out_0_op_i_2 = add i8 -1, %prev_score_out_2_i_1

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_2"/></StgValue>
</operation>

<operation id="884" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2504" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2276  %tmp_59_2 = icmp slt i8 %prev_score_out_8_2, %prev_score_out_0_op_i_2

]]></node>
<StgValue><ssdm name="tmp_59_2"/></StgValue>
</operation>

<operation id="885" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2505" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2277  %tmp_60_2 = icmp slt i8 %prev_score_out_8_2, %prev_score_out_0_op_i1_3

]]></node>
<StgValue><ssdm name="tmp_60_2"/></StgValue>
</operation>

<operation id="886" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2507" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2279  %tmp_61_2 = icmp slt i8 %prev_score_out_0_op_i_2, %prev_score_out_8_2

]]></node>
<StgValue><ssdm name="tmp_61_2"/></StgValue>
</operation>

<operation id="887" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2508" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2280  %tmp_62_2 = icmp slt i8 %prev_score_out_0_op_i_2, %prev_score_out_0_op_i1_3

]]></node>
<StgValue><ssdm name="tmp_62_2"/></StgValue>
</operation>

<operation id="888" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2517" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2289  %diag_score_0_v_i_3_cast_cast = select i1 %tmp_58_3, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_3_cast_cast"/></StgValue>
</operation>

<operation id="889" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2518" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2290  %prev_score_out_8_3 = add i8 %diag_score_0_v_i_3_cast_cast, %score2_load_1_3

]]></node>
<StgValue><ssdm name="prev_score_out_8_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="890" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:98  %or_cond_i1_3 = or i1 %tmp_50_3, %tmp_51_3

]]></node>
<StgValue><ssdm name="or_cond_i1_3"/></StgValue>
</operation>

<operation id="891" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:101  %or_cond1_i1_3 = or i1 %tmp_54_3, %tmp_55_3

]]></node>
<StgValue><ssdm name="or_cond1_i1_3"/></StgValue>
</operation>

<operation id="892" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:102  %prev_score_out_1_3 = select i1 %or_cond1_i1_3, i8 %tmp_29_3, i8 %prev_score_out_0_op_i1_3

]]></node>
<StgValue><ssdm name="prev_score_out_1_3"/></StgValue>
</operation>

<operation id="893" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:104  %score2_load_1_4 = select i1 %or_cond_i1_3, i8 %prev_score_out_1_3, i8 %prev_score_out_6_3

]]></node>
<StgValue><ssdm name="score2_load_1_4"/></StgValue>
</operation>

<operation id="894" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2341">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:109  %phitmp4 = add i8 -1, %score1_load_4

]]></node>
<StgValue><ssdm name="phitmp4"/></StgValue>
</operation>

<operation id="895" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:110  %tmp_29_4 = select i1 %tmp_5, i8 -6, i8 %phitmp4

]]></node>
<StgValue><ssdm name="tmp_29_4"/></StgValue>
</operation>

<operation id="896" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:130  %p_score1_load_4 = select i1 %tmp_5, i8 -5, i8 %score1_load_4

]]></node>
<StgValue><ssdm name="p_score1_load_4"/></StgValue>
</operation>

<operation id="897" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:137  %diag_score_0_v_i1_5_cast_cast = select i1 %tmp_49_5, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_5_cast_cast"/></StgValue>
</operation>

<operation id="898" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:138  %prev_score_out_6_5 = add i8 %p_score1_load_4, %diag_score_0_v_i1_5_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_5"/></StgValue>
</operation>

<operation id="899" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:150  %score1_load_6 = load i8* %score1_addr_6, align 2

]]></node>
<StgValue><ssdm name="score1_load_6"/></StgValue>
</operation>

<operation id="900" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:172  %score1_load_7 = load i8* %score1_addr_7, align 1

]]></node>
<StgValue><ssdm name="score1_load_7"/></StgValue>
</operation>

<operation id="901" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:194  %score1_load_8 = load i8* %score1_addr_8, align 8

]]></node>
<StgValue><ssdm name="score1_load_8"/></StgValue>
</operation>

<operation id="902" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:217  %orig1_load_9 = load i20* %orig1_addr_9, align 4

]]></node>
<StgValue><ssdm name="orig1_load_9"/></StgValue>
</operation>

<operation id="903" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:239  %orig1_load_10 = load i20* %orig1_addr_10, align 8

]]></node>
<StgValue><ssdm name="orig1_load_10"/></StgValue>
</operation>

<operation id="904" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:261  %orig1_load_11 = load i20* %orig1_addr_11, align 4

]]></node>
<StgValue><ssdm name="orig1_load_11"/></StgValue>
</operation>

<operation id="905" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2278  %or_cond_i_2 = or i1 %tmp_59_2, %tmp_60_2

]]></node>
<StgValue><ssdm name="or_cond_i_2"/></StgValue>
</operation>

<operation id="906" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2281  %or_cond1_i_2 = or i1 %tmp_61_2, %tmp_62_2

]]></node>
<StgValue><ssdm name="or_cond1_i_2"/></StgValue>
</operation>

<operation id="907" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2510" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2282  %prev_score_out_5_2 = select i1 %or_cond1_i_2, i8 %prev_score_out_0_op_i1_3, i8 %prev_score_out_0_op_i_2

]]></node>
<StgValue><ssdm name="prev_score_out_5_2"/></StgValue>
</operation>

<operation id="908" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2512" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2284  %prev_score_out_2_i_2 = select i1 %or_cond_i_2, i8 %prev_score_out_5_2, i8 %prev_score_out_8_2

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="909" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:117  %prev_score_out_0_op_i1_4 = add i8 -1, %score2_load_1_4

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_4"/></StgValue>
</operation>

<operation id="910" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:118  %tmp_50_4 = icmp slt i8 %prev_score_out_6_4, %prev_score_out_0_op_i1_4

]]></node>
<StgValue><ssdm name="tmp_50_4"/></StgValue>
</operation>

<operation id="911" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:119  %tmp_51_4 = icmp slt i8 %prev_score_out_6_4, %tmp_29_4

]]></node>
<StgValue><ssdm name="tmp_51_4"/></StgValue>
</operation>

<operation id="912" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:121  %tmp_54_4 = icmp slt i8 %prev_score_out_0_op_i1_4, %prev_score_out_6_4

]]></node>
<StgValue><ssdm name="tmp_54_4"/></StgValue>
</operation>

<operation id="913" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:122  %tmp_55_4 = icmp slt i8 %prev_score_out_0_op_i1_4, %tmp_29_4

]]></node>
<StgValue><ssdm name="tmp_55_4"/></StgValue>
</operation>

<operation id="914" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:172  %score1_load_7 = load i8* %score1_addr_7, align 1

]]></node>
<StgValue><ssdm name="score1_load_7"/></StgValue>
</operation>

<operation id="915" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:194  %score1_load_8 = load i8* %score1_addr_8, align 8

]]></node>
<StgValue><ssdm name="score1_load_8"/></StgValue>
</operation>

<operation id="916" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:216  %score1_load_9 = load i8* %score1_addr_9, align 1

]]></node>
<StgValue><ssdm name="score1_load_9"/></StgValue>
</operation>

<operation id="917" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:239  %orig1_load_10 = load i20* %orig1_addr_10, align 8

]]></node>
<StgValue><ssdm name="orig1_load_10"/></StgValue>
</operation>

<operation id="918" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:261  %orig1_load_11 = load i20* %orig1_addr_11, align 4

]]></node>
<StgValue><ssdm name="orig1_load_11"/></StgValue>
</operation>

<operation id="919" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:283  %orig1_load_12 = load i20* %orig1_addr_12, align 16

]]></node>
<StgValue><ssdm name="orig1_load_12"/></StgValue>
</operation>

<operation id="920" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2519" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2291  %prev_score_out_0_op_i_3 = add i8 -1, %prev_score_out_2_i_2

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_3"/></StgValue>
</operation>

<operation id="921" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2520" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2292  %tmp_59_3 = icmp slt i8 %prev_score_out_8_3, %prev_score_out_0_op_i_3

]]></node>
<StgValue><ssdm name="tmp_59_3"/></StgValue>
</operation>

<operation id="922" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2521" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2293  %tmp_60_3 = icmp slt i8 %prev_score_out_8_3, %prev_score_out_0_op_i1_4

]]></node>
<StgValue><ssdm name="tmp_60_3"/></StgValue>
</operation>

<operation id="923" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2523" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2295  %tmp_61_3 = icmp slt i8 %prev_score_out_0_op_i_3, %prev_score_out_8_3

]]></node>
<StgValue><ssdm name="tmp_61_3"/></StgValue>
</operation>

<operation id="924" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2524" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2296  %tmp_62_3 = icmp slt i8 %prev_score_out_0_op_i_3, %prev_score_out_0_op_i1_4

]]></node>
<StgValue><ssdm name="tmp_62_3"/></StgValue>
</operation>

<operation id="925" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2533" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2305  %diag_score_0_v_i_4_cast_cast = select i1 %tmp_58_4, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_4_cast_cast"/></StgValue>
</operation>

<operation id="926" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2534" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2306  %prev_score_out_8_4 = add i8 %diag_score_0_v_i_4_cast_cast, %score2_load_1_4

]]></node>
<StgValue><ssdm name="prev_score_out_8_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="927" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:120  %or_cond_i1_4 = or i1 %tmp_50_4, %tmp_51_4

]]></node>
<StgValue><ssdm name="or_cond_i1_4"/></StgValue>
</operation>

<operation id="928" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:123  %or_cond1_i1_4 = or i1 %tmp_54_4, %tmp_55_4

]]></node>
<StgValue><ssdm name="or_cond1_i1_4"/></StgValue>
</operation>

<operation id="929" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:124  %prev_score_out_1_4 = select i1 %or_cond1_i1_4, i8 %tmp_29_4, i8 %prev_score_out_0_op_i1_4

]]></node>
<StgValue><ssdm name="prev_score_out_1_4"/></StgValue>
</operation>

<operation id="930" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:126  %score2_load_1_5 = select i1 %or_cond_i1_4, i8 %prev_score_out_1_4, i8 %prev_score_out_6_4

]]></node>
<StgValue><ssdm name="score2_load_1_5"/></StgValue>
</operation>

<operation id="931" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2342">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:131  %phitmp5 = add i8 -1, %score1_load_5

]]></node>
<StgValue><ssdm name="phitmp5"/></StgValue>
</operation>

<operation id="932" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:132  %tmp_29_5 = select i1 %tmp_5, i8 -7, i8 %phitmp5

]]></node>
<StgValue><ssdm name="tmp_29_5"/></StgValue>
</operation>

<operation id="933" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:152  %p_score1_load_5 = select i1 %tmp_5, i8 -6, i8 %score1_load_5

]]></node>
<StgValue><ssdm name="p_score1_load_5"/></StgValue>
</operation>

<operation id="934" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:159  %diag_score_0_v_i1_6_cast_cast = select i1 %tmp_49_6, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_6_cast_cast"/></StgValue>
</operation>

<operation id="935" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:160  %prev_score_out_6_6 = add i8 %p_score1_load_5, %diag_score_0_v_i1_6_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_6"/></StgValue>
</operation>

<operation id="936" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:216  %score1_load_9 = load i8* %score1_addr_9, align 1

]]></node>
<StgValue><ssdm name="score1_load_9"/></StgValue>
</operation>

<operation id="937" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:238  %score1_load_10 = load i8* %score1_addr_10, align 2

]]></node>
<StgValue><ssdm name="score1_load_10"/></StgValue>
</operation>

<operation id="938" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:260  %score1_load_11 = load i8* %score1_addr_11, align 1

]]></node>
<StgValue><ssdm name="score1_load_11"/></StgValue>
</operation>

<operation id="939" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:283  %orig1_load_12 = load i20* %orig1_addr_12, align 16

]]></node>
<StgValue><ssdm name="orig1_load_12"/></StgValue>
</operation>

<operation id="940" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:305  %orig1_load_13 = load i20* %orig1_addr_13, align 4

]]></node>
<StgValue><ssdm name="orig1_load_13"/></StgValue>
</operation>

<operation id="941" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:327  %orig1_load_14 = load i20* %orig1_addr_14, align 8

]]></node>
<StgValue><ssdm name="orig1_load_14"/></StgValue>
</operation>

<operation id="942" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2294  %or_cond_i_3 = or i1 %tmp_59_3, %tmp_60_3

]]></node>
<StgValue><ssdm name="or_cond_i_3"/></StgValue>
</operation>

<operation id="943" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2297  %or_cond1_i_3 = or i1 %tmp_61_3, %tmp_62_3

]]></node>
<StgValue><ssdm name="or_cond1_i_3"/></StgValue>
</operation>

<operation id="944" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2526" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2298  %prev_score_out_5_3 = select i1 %or_cond1_i_3, i8 %prev_score_out_0_op_i1_4, i8 %prev_score_out_0_op_i_3

]]></node>
<StgValue><ssdm name="prev_score_out_5_3"/></StgValue>
</operation>

<operation id="945" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2528" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2300  %prev_score_out_2_i_3 = select i1 %or_cond_i_3, i8 %prev_score_out_5_3, i8 %prev_score_out_8_3

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="946" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:139  %prev_score_out_0_op_i1_5 = add i8 -1, %score2_load_1_5

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_5"/></StgValue>
</operation>

<operation id="947" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:140  %tmp_50_5 = icmp slt i8 %prev_score_out_6_5, %prev_score_out_0_op_i1_5

]]></node>
<StgValue><ssdm name="tmp_50_5"/></StgValue>
</operation>

<operation id="948" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:141  %tmp_51_5 = icmp slt i8 %prev_score_out_6_5, %tmp_29_5

]]></node>
<StgValue><ssdm name="tmp_51_5"/></StgValue>
</operation>

<operation id="949" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:143  %tmp_54_5 = icmp slt i8 %prev_score_out_0_op_i1_5, %prev_score_out_6_5

]]></node>
<StgValue><ssdm name="tmp_54_5"/></StgValue>
</operation>

<operation id="950" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:144  %tmp_55_5 = icmp slt i8 %prev_score_out_0_op_i1_5, %tmp_29_5

]]></node>
<StgValue><ssdm name="tmp_55_5"/></StgValue>
</operation>

<operation id="951" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:238  %score1_load_10 = load i8* %score1_addr_10, align 2

]]></node>
<StgValue><ssdm name="score1_load_10"/></StgValue>
</operation>

<operation id="952" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:260  %score1_load_11 = load i8* %score1_addr_11, align 1

]]></node>
<StgValue><ssdm name="score1_load_11"/></StgValue>
</operation>

<operation id="953" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:282  %score1_load_12 = load i8* %score1_addr_12, align 4

]]></node>
<StgValue><ssdm name="score1_load_12"/></StgValue>
</operation>

<operation id="954" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:305  %orig1_load_13 = load i20* %orig1_addr_13, align 4

]]></node>
<StgValue><ssdm name="orig1_load_13"/></StgValue>
</operation>

<operation id="955" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:327  %orig1_load_14 = load i20* %orig1_addr_14, align 8

]]></node>
<StgValue><ssdm name="orig1_load_14"/></StgValue>
</operation>

<operation id="956" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:349  %orig1_load_15 = load i20* %orig1_addr_15, align 4

]]></node>
<StgValue><ssdm name="orig1_load_15"/></StgValue>
</operation>

<operation id="957" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2535" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2307  %prev_score_out_0_op_i_4 = add i8 -1, %prev_score_out_2_i_3

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_4"/></StgValue>
</operation>

<operation id="958" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2536" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2308  %tmp_59_4 = icmp slt i8 %prev_score_out_8_4, %prev_score_out_0_op_i_4

]]></node>
<StgValue><ssdm name="tmp_59_4"/></StgValue>
</operation>

<operation id="959" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2537" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2309  %tmp_60_4 = icmp slt i8 %prev_score_out_8_4, %prev_score_out_0_op_i1_5

]]></node>
<StgValue><ssdm name="tmp_60_4"/></StgValue>
</operation>

<operation id="960" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2539" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2311  %tmp_61_4 = icmp slt i8 %prev_score_out_0_op_i_4, %prev_score_out_8_4

]]></node>
<StgValue><ssdm name="tmp_61_4"/></StgValue>
</operation>

<operation id="961" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2540" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2312  %tmp_62_4 = icmp slt i8 %prev_score_out_0_op_i_4, %prev_score_out_0_op_i1_5

]]></node>
<StgValue><ssdm name="tmp_62_4"/></StgValue>
</operation>

<operation id="962" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2549" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2321  %diag_score_0_v_i_5_cast_cast = select i1 %tmp_58_5, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_5_cast_cast"/></StgValue>
</operation>

<operation id="963" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2550" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2322  %prev_score_out_8_5 = add i8 %diag_score_0_v_i_5_cast_cast, %score2_load_1_5

]]></node>
<StgValue><ssdm name="prev_score_out_8_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="964" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:142  %or_cond_i1_5 = or i1 %tmp_50_5, %tmp_51_5

]]></node>
<StgValue><ssdm name="or_cond_i1_5"/></StgValue>
</operation>

<operation id="965" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:145  %or_cond1_i1_5 = or i1 %tmp_54_5, %tmp_55_5

]]></node>
<StgValue><ssdm name="or_cond1_i1_5"/></StgValue>
</operation>

<operation id="966" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:146  %prev_score_out_1_5 = select i1 %or_cond1_i1_5, i8 %tmp_29_5, i8 %prev_score_out_0_op_i1_5

]]></node>
<StgValue><ssdm name="prev_score_out_1_5"/></StgValue>
</operation>

<operation id="967" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:148  %score2_load_1_6 = select i1 %or_cond_i1_5, i8 %prev_score_out_1_5, i8 %prev_score_out_6_5

]]></node>
<StgValue><ssdm name="score2_load_1_6"/></StgValue>
</operation>

<operation id="968" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2344">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:153  %phitmp6 = add i8 -1, %score1_load_6

]]></node>
<StgValue><ssdm name="phitmp6"/></StgValue>
</operation>

<operation id="969" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:174  %p_score1_load_6 = select i1 %tmp_5, i8 -7, i8 %score1_load_6

]]></node>
<StgValue><ssdm name="p_score1_load_6"/></StgValue>
</operation>

<operation id="970" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:181  %diag_score_0_v_i1_7_cast_cast = select i1 %tmp_49_7, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_7_cast_cast"/></StgValue>
</operation>

<operation id="971" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:182  %prev_score_out_6_7 = add i8 %p_score1_load_6, %diag_score_0_v_i1_7_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_7"/></StgValue>
</operation>

<operation id="972" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:282  %score1_load_12 = load i8* %score1_addr_12, align 4

]]></node>
<StgValue><ssdm name="score1_load_12"/></StgValue>
</operation>

<operation id="973" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:304  %score1_load_13 = load i8* %score1_addr_13, align 1

]]></node>
<StgValue><ssdm name="score1_load_13"/></StgValue>
</operation>

<operation id="974" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:326  %score1_load_14 = load i8* %score1_addr_14, align 2

]]></node>
<StgValue><ssdm name="score1_load_14"/></StgValue>
</operation>

<operation id="975" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:349  %orig1_load_15 = load i20* %orig1_addr_15, align 4

]]></node>
<StgValue><ssdm name="orig1_load_15"/></StgValue>
</operation>

<operation id="976" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:371  %orig1_load_16 = load i20* %orig1_addr_16, align 16

]]></node>
<StgValue><ssdm name="orig1_load_16"/></StgValue>
</operation>

<operation id="977" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:394  %orig1_load_17 = load i20* %orig1_addr_17, align 4

]]></node>
<StgValue><ssdm name="orig1_load_17"/></StgValue>
</operation>

<operation id="978" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2310  %or_cond_i_4 = or i1 %tmp_59_4, %tmp_60_4

]]></node>
<StgValue><ssdm name="or_cond_i_4"/></StgValue>
</operation>

<operation id="979" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2313  %or_cond1_i_4 = or i1 %tmp_61_4, %tmp_62_4

]]></node>
<StgValue><ssdm name="or_cond1_i_4"/></StgValue>
</operation>

<operation id="980" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2542" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2314  %prev_score_out_5_4 = select i1 %or_cond1_i_4, i8 %prev_score_out_0_op_i1_5, i8 %prev_score_out_0_op_i_4

]]></node>
<StgValue><ssdm name="prev_score_out_5_4"/></StgValue>
</operation>

<operation id="981" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2544" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2316  %prev_score_out_2_i_4 = select i1 %or_cond_i_4, i8 %prev_score_out_5_4, i8 %prev_score_out_8_4

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="982" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge_ifconv:31  %prev_orig_out_s = add i20 -1, %i_1

]]></node>
<StgValue><ssdm name="prev_orig_out_s"/></StgValue>
</operation>

<operation id="983" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2343">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:32  %up_orig = select i1 %tmp_5, i20 0, i20 %orig1_load

]]></node>
<StgValue><ssdm name="up_orig"/></StgValue>
</operation>

<operation id="984" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:39  %orig2_load_1_1 = select i1 %tmp_7, i20 %up_orig, i20 %prev_orig_out_s

]]></node>
<StgValue><ssdm name="orig2_load_1_1"/></StgValue>
</operation>

<operation id="985" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2348">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:45  %tmp_10 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="986" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:154  %tmp_29_6 = select i1 %tmp_5, i8 -8, i8 %phitmp6

]]></node>
<StgValue><ssdm name="tmp_29_6"/></StgValue>
</operation>

<operation id="987" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:161  %prev_score_out_0_op_i1_6 = add i8 -1, %score2_load_1_6

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_6"/></StgValue>
</operation>

<operation id="988" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:162  %tmp_50_6 = icmp slt i8 %prev_score_out_6_6, %prev_score_out_0_op_i1_6

]]></node>
<StgValue><ssdm name="tmp_50_6"/></StgValue>
</operation>

<operation id="989" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:163  %tmp_51_6 = icmp slt i8 %prev_score_out_6_6, %tmp_29_6

]]></node>
<StgValue><ssdm name="tmp_51_6"/></StgValue>
</operation>

<operation id="990" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:165  %tmp_54_6 = icmp slt i8 %prev_score_out_0_op_i1_6, %prev_score_out_6_6

]]></node>
<StgValue><ssdm name="tmp_54_6"/></StgValue>
</operation>

<operation id="991" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:166  %tmp_55_6 = icmp slt i8 %prev_score_out_0_op_i1_6, %tmp_29_6

]]></node>
<StgValue><ssdm name="tmp_55_6"/></StgValue>
</operation>

<operation id="992" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:304  %score1_load_13 = load i8* %score1_addr_13, align 1

]]></node>
<StgValue><ssdm name="score1_load_13"/></StgValue>
</operation>

<operation id="993" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:326  %score1_load_14 = load i8* %score1_addr_14, align 2

]]></node>
<StgValue><ssdm name="score1_load_14"/></StgValue>
</operation>

<operation id="994" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:348  %score1_load_15 = load i8* %score1_addr_15, align 1

]]></node>
<StgValue><ssdm name="score1_load_15"/></StgValue>
</operation>

<operation id="995" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:371  %orig1_load_16 = load i20* %orig1_addr_16, align 16

]]></node>
<StgValue><ssdm name="orig1_load_16"/></StgValue>
</operation>

<operation id="996" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:394  %orig1_load_17 = load i20* %orig1_addr_17, align 4

]]></node>
<StgValue><ssdm name="orig1_load_17"/></StgValue>
</operation>

<operation id="997" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:416  %orig1_load_18 = load i20* %orig1_addr_18, align 8

]]></node>
<StgValue><ssdm name="orig1_load_18"/></StgValue>
</operation>

<operation id="998" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2551" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2323  %prev_score_out_0_op_i_5 = add i8 -1, %prev_score_out_2_i_4

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_5"/></StgValue>
</operation>

<operation id="999" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2552" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2324  %tmp_59_5 = icmp slt i8 %prev_score_out_8_5, %prev_score_out_0_op_i_5

]]></node>
<StgValue><ssdm name="tmp_59_5"/></StgValue>
</operation>

<operation id="1000" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2553" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2325  %tmp_60_5 = icmp slt i8 %prev_score_out_8_5, %prev_score_out_0_op_i1_6

]]></node>
<StgValue><ssdm name="tmp_60_5"/></StgValue>
</operation>

<operation id="1001" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2555" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2327  %tmp_61_5 = icmp slt i8 %prev_score_out_0_op_i_5, %prev_score_out_8_5

]]></node>
<StgValue><ssdm name="tmp_61_5"/></StgValue>
</operation>

<operation id="1002" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2556" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2328  %tmp_62_5 = icmp slt i8 %prev_score_out_0_op_i_5, %prev_score_out_0_op_i1_6

]]></node>
<StgValue><ssdm name="tmp_62_5"/></StgValue>
</operation>

<operation id="1003" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2565" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2337  %diag_score_0_v_i_6_cast_cast = select i1 %tmp_58_6, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_6_cast_cast"/></StgValue>
</operation>

<operation id="1004" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2566" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2338  %prev_score_out_8_6 = add i8 %diag_score_0_v_i_6_cast_cast, %score2_load_1_6

]]></node>
<StgValue><ssdm name="prev_score_out_8_6"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1005" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2347">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_1" val="1"/>
<literal name="or_cond1_i1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:46  %up_orig_s = select i1 %tmp_5, i20 0, i20 %orig1_load_1

]]></node>
<StgValue><ssdm name="up_orig_s"/></StgValue>
</operation>

<operation id="1006" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2346">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:59  %prev_orig_out_7_1 = select i1 %or_cond1_i1_1, i20 %up_orig_s, i20 %orig2_load_1_1

]]></node>
<StgValue><ssdm name="prev_orig_out_7_1"/></StgValue>
</operation>

<operation id="1007" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:61  %orig2_load_1_2 = select i1 %or_cond_i1_1, i20 %prev_orig_out_7_1, i20 %tmp_10

]]></node>
<StgValue><ssdm name="orig2_load_1_2"/></StgValue>
</operation>

<operation id="1008" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:164  %or_cond_i1_6 = or i1 %tmp_50_6, %tmp_51_6

]]></node>
<StgValue><ssdm name="or_cond_i1_6"/></StgValue>
</operation>

<operation id="1009" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:167  %or_cond1_i1_6 = or i1 %tmp_54_6, %tmp_55_6

]]></node>
<StgValue><ssdm name="or_cond1_i1_6"/></StgValue>
</operation>

<operation id="1010" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:168  %prev_score_out_1_6 = select i1 %or_cond1_i1_6, i8 %tmp_29_6, i8 %prev_score_out_0_op_i1_6

]]></node>
<StgValue><ssdm name="prev_score_out_1_6"/></StgValue>
</operation>

<operation id="1011" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:170  %score2_load_1_7 = select i1 %or_cond_i1_6, i8 %prev_score_out_1_6, i8 %prev_score_out_6_6

]]></node>
<StgValue><ssdm name="score2_load_1_7"/></StgValue>
</operation>

<operation id="1012" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2353">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:175  %phitmp7 = add i8 -1, %score1_load_7

]]></node>
<StgValue><ssdm name="phitmp7"/></StgValue>
</operation>

<operation id="1013" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:196  %p_score1_load_7 = select i1 %tmp_5, i8 -8, i8 %score1_load_7

]]></node>
<StgValue><ssdm name="p_score1_load_7"/></StgValue>
</operation>

<operation id="1014" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:203  %diag_score_0_v_i1_8_cast_cast = select i1 %tmp_49_8, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_8_cast_cast"/></StgValue>
</operation>

<operation id="1015" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:204  %prev_score_out_6_8 = add i8 %p_score1_load_7, %diag_score_0_v_i1_8_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_8"/></StgValue>
</operation>

<operation id="1016" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:348  %score1_load_15 = load i8* %score1_addr_15, align 1

]]></node>
<StgValue><ssdm name="score1_load_15"/></StgValue>
</operation>

<operation id="1017" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:370  %score1_load_16 = load i8* %score1_addr_16, align 16

]]></node>
<StgValue><ssdm name="score1_load_16"/></StgValue>
</operation>

<operation id="1018" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="621" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:393  %score1_load_17 = load i8* %score1_addr_17, align 1

]]></node>
<StgValue><ssdm name="score1_load_17"/></StgValue>
</operation>

<operation id="1019" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:416  %orig1_load_18 = load i20* %orig1_addr_18, align 8

]]></node>
<StgValue><ssdm name="orig1_load_18"/></StgValue>
</operation>

<operation id="1020" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:438  %orig1_load_19 = load i20* %orig1_addr_19, align 4

]]></node>
<StgValue><ssdm name="orig1_load_19"/></StgValue>
</operation>

<operation id="1021" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:460  %orig1_load_20 = load i20* %orig1_addr_20, align 16

]]></node>
<StgValue><ssdm name="orig1_load_20"/></StgValue>
</operation>

<operation id="1022" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2481" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2253  %orig2_load_1_1_tmp_3 = select i1 %tmp_118, i20 %orig2_load_1_1, i20 %i_1

]]></node>
<StgValue><ssdm name="orig2_load_1_1_tmp_3"/></StgValue>
</operation>

<operation id="1023" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2326  %or_cond_i_5 = or i1 %tmp_59_5, %tmp_60_5

]]></node>
<StgValue><ssdm name="or_cond_i_5"/></StgValue>
</operation>

<operation id="1024" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2329  %or_cond1_i_5 = or i1 %tmp_61_5, %tmp_62_5

]]></node>
<StgValue><ssdm name="or_cond1_i_5"/></StgValue>
</operation>

<operation id="1025" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2558" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2330  %prev_score_out_5_5 = select i1 %or_cond1_i_5, i8 %prev_score_out_0_op_i1_6, i8 %prev_score_out_0_op_i_5

]]></node>
<StgValue><ssdm name="prev_score_out_5_5"/></StgValue>
</operation>

<operation id="1026" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2560" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2332  %prev_score_out_2_i_5 = select i1 %or_cond_i_5, i8 %prev_score_out_5_5, i8 %prev_score_out_8_5

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_5"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1027" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2352">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:67  %tmp_12 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_1

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1028" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2351">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_2" val="1"/>
<literal name="or_cond1_i1_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:68  %up_orig_2 = select i1 %tmp_5, i20 0, i20 %orig1_load_2

]]></node>
<StgValue><ssdm name="up_orig_2"/></StgValue>
</operation>

<operation id="1029" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2350">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:81  %prev_orig_out_7_2 = select i1 %or_cond1_i1_2, i20 %up_orig_2, i20 %orig2_load_1_2

]]></node>
<StgValue><ssdm name="prev_orig_out_7_2"/></StgValue>
</operation>

<operation id="1030" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:83  %orig2_load_1_3 = select i1 %or_cond_i1_2, i20 %prev_orig_out_7_2, i20 %tmp_12

]]></node>
<StgValue><ssdm name="orig2_load_1_3"/></StgValue>
</operation>

<operation id="1031" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:176  %tmp_29_7 = select i1 %tmp_5, i8 -9, i8 %phitmp7

]]></node>
<StgValue><ssdm name="tmp_29_7"/></StgValue>
</operation>

<operation id="1032" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:183  %prev_score_out_0_op_i1_7 = add i8 -1, %score2_load_1_7

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_7"/></StgValue>
</operation>

<operation id="1033" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:184  %tmp_50_7 = icmp slt i8 %prev_score_out_6_7, %prev_score_out_0_op_i1_7

]]></node>
<StgValue><ssdm name="tmp_50_7"/></StgValue>
</operation>

<operation id="1034" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:185  %tmp_51_7 = icmp slt i8 %prev_score_out_6_7, %tmp_29_7

]]></node>
<StgValue><ssdm name="tmp_51_7"/></StgValue>
</operation>

<operation id="1035" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:187  %tmp_54_7 = icmp slt i8 %prev_score_out_0_op_i1_7, %prev_score_out_6_7

]]></node>
<StgValue><ssdm name="tmp_54_7"/></StgValue>
</operation>

<operation id="1036" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:188  %tmp_55_7 = icmp slt i8 %prev_score_out_0_op_i1_7, %tmp_29_7

]]></node>
<StgValue><ssdm name="tmp_55_7"/></StgValue>
</operation>

<operation id="1037" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:370  %score1_load_16 = load i8* %score1_addr_16, align 16

]]></node>
<StgValue><ssdm name="score1_load_16"/></StgValue>
</operation>

<operation id="1038" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="621" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:393  %score1_load_17 = load i8* %score1_addr_17, align 1

]]></node>
<StgValue><ssdm name="score1_load_17"/></StgValue>
</operation>

<operation id="1039" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="643" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:415  %score1_load_18 = load i8* %score1_addr_18, align 2

]]></node>
<StgValue><ssdm name="score1_load_18"/></StgValue>
</operation>

<operation id="1040" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:438  %orig1_load_19 = load i20* %orig1_addr_19, align 4

]]></node>
<StgValue><ssdm name="orig1_load_19"/></StgValue>
</operation>

<operation id="1041" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:460  %orig1_load_20 = load i20* %orig1_addr_20, align 16

]]></node>
<StgValue><ssdm name="orig1_load_20"/></StgValue>
</operation>

<operation id="1042" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="710" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:482  %orig1_load_21 = load i20* %orig1_addr_21, align 4

]]></node>
<StgValue><ssdm name="orig1_load_21"/></StgValue>
</operation>

<operation id="1043" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2354">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2495" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2267  %prev_orig_out_9_1 = select i1 %or_cond1_i_1, i20 %orig2_load_1_2, i20 %orig2_load_1_1_tmp_3

]]></node>
<StgValue><ssdm name="prev_orig_out_9_1"/></StgValue>
</operation>

<operation id="1044" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2497" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2269  %prev_orig_out_2_i_1 = select i1 %or_cond_i_1, i20 %prev_orig_out_9_1, i20 %orig2_load_1_1

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_1"/></StgValue>
</operation>

<operation id="1045" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2567" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2339  %prev_score_out_0_op_i_6 = add i8 -1, %prev_score_out_2_i_5

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_6"/></StgValue>
</operation>

<operation id="1046" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2568" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2340  %tmp_59_6 = icmp slt i8 %prev_score_out_8_6, %prev_score_out_0_op_i_6

]]></node>
<StgValue><ssdm name="tmp_59_6"/></StgValue>
</operation>

<operation id="1047" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2569" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2341  %tmp_60_6 = icmp slt i8 %prev_score_out_8_6, %prev_score_out_0_op_i1_7

]]></node>
<StgValue><ssdm name="tmp_60_6"/></StgValue>
</operation>

<operation id="1048" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2571" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2343  %tmp_61_6 = icmp slt i8 %prev_score_out_0_op_i_6, %prev_score_out_8_6

]]></node>
<StgValue><ssdm name="tmp_61_6"/></StgValue>
</operation>

<operation id="1049" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2572" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2344  %tmp_62_6 = icmp slt i8 %prev_score_out_0_op_i_6, %prev_score_out_0_op_i1_7

]]></node>
<StgValue><ssdm name="tmp_62_6"/></StgValue>
</operation>

<operation id="1050" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2581" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2353  %diag_score_0_v_i_7_cast_cast = select i1 %tmp_58_7, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_7_cast_cast"/></StgValue>
</operation>

<operation id="1051" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2582" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2354  %prev_score_out_8_7 = add i8 %diag_score_0_v_i_7_cast_cast, %score2_load_1_7

]]></node>
<StgValue><ssdm name="prev_score_out_8_7"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1052" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2358">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:89  %tmp_14 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_2

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1053" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2357">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_3" val="1"/>
<literal name="or_cond1_i1_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:90  %up_orig_3 = select i1 %tmp_5, i20 0, i20 %orig1_load_3

]]></node>
<StgValue><ssdm name="up_orig_3"/></StgValue>
</operation>

<operation id="1054" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2356">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:103  %prev_orig_out_7_3 = select i1 %or_cond1_i1_3, i20 %up_orig_3, i20 %orig2_load_1_3

]]></node>
<StgValue><ssdm name="prev_orig_out_7_3"/></StgValue>
</operation>

<operation id="1055" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:105  %orig2_load_1_4 = select i1 %or_cond_i1_3, i20 %prev_orig_out_7_3, i20 %tmp_14

]]></node>
<StgValue><ssdm name="orig2_load_1_4"/></StgValue>
</operation>

<operation id="1056" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:186  %or_cond_i1_7 = or i1 %tmp_50_7, %tmp_51_7

]]></node>
<StgValue><ssdm name="or_cond_i1_7"/></StgValue>
</operation>

<operation id="1057" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:189  %or_cond1_i1_7 = or i1 %tmp_54_7, %tmp_55_7

]]></node>
<StgValue><ssdm name="or_cond1_i1_7"/></StgValue>
</operation>

<operation id="1058" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:190  %prev_score_out_1_7 = select i1 %or_cond1_i1_7, i8 %tmp_29_7, i8 %prev_score_out_0_op_i1_7

]]></node>
<StgValue><ssdm name="prev_score_out_1_7"/></StgValue>
</operation>

<operation id="1059" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:192  %score2_load_1_8 = select i1 %or_cond_i1_7, i8 %prev_score_out_1_7, i8 %prev_score_out_6_7

]]></node>
<StgValue><ssdm name="score2_load_1_8"/></StgValue>
</operation>

<operation id="1060" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2364">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:197  %phitmp8 = add i8 -1, %score1_load_8

]]></node>
<StgValue><ssdm name="phitmp8"/></StgValue>
</operation>

<operation id="1061" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:218  %p_score1_load_8 = select i1 %tmp_5, i8 -9, i8 %score1_load_8

]]></node>
<StgValue><ssdm name="p_score1_load_8"/></StgValue>
</operation>

<operation id="1062" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:225  %diag_score_0_v_i1_9_cast_cast = select i1 %tmp_49_9, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_9_cast_cast"/></StgValue>
</operation>

<operation id="1063" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:226  %prev_score_out_6_9 = add i8 %p_score1_load_8, %diag_score_0_v_i1_9_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_9"/></StgValue>
</operation>

<operation id="1064" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="643" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:415  %score1_load_18 = load i8* %score1_addr_18, align 2

]]></node>
<StgValue><ssdm name="score1_load_18"/></StgValue>
</operation>

<operation id="1065" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:437  %score1_load_19 = load i8* %score1_addr_19, align 1

]]></node>
<StgValue><ssdm name="score1_load_19"/></StgValue>
</operation>

<operation id="1066" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:459  %score1_load_20 = load i8* %score1_addr_20, align 4

]]></node>
<StgValue><ssdm name="score1_load_20"/></StgValue>
</operation>

<operation id="1067" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="710" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:482  %orig1_load_21 = load i20* %orig1_addr_21, align 4

]]></node>
<StgValue><ssdm name="orig1_load_21"/></StgValue>
</operation>

<operation id="1068" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="732" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:504  %orig1_load_22 = load i20* %orig1_addr_22, align 8

]]></node>
<StgValue><ssdm name="orig1_load_22"/></StgValue>
</operation>

<operation id="1069" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="754" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:526  %orig1_load_23 = load i20* %orig1_addr_23, align 4

]]></node>
<StgValue><ssdm name="orig1_load_23"/></StgValue>
</operation>

<operation id="1070" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2359">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2511" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2283  %prev_orig_out_9_2 = select i1 %or_cond1_i_2, i20 %orig2_load_1_3, i20 %prev_orig_out_2_i_1

]]></node>
<StgValue><ssdm name="prev_orig_out_9_2"/></StgValue>
</operation>

<operation id="1071" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2513" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2285  %prev_orig_out_2_i_2 = select i1 %or_cond_i_2, i20 %prev_orig_out_9_2, i20 %orig2_load_1_2

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_2"/></StgValue>
</operation>

<operation id="1072" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2342  %or_cond_i_6 = or i1 %tmp_59_6, %tmp_60_6

]]></node>
<StgValue><ssdm name="or_cond_i_6"/></StgValue>
</operation>

<operation id="1073" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2345  %or_cond1_i_6 = or i1 %tmp_61_6, %tmp_62_6

]]></node>
<StgValue><ssdm name="or_cond1_i_6"/></StgValue>
</operation>

<operation id="1074" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2574" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2346  %prev_score_out_5_6 = select i1 %or_cond1_i_6, i8 %prev_score_out_0_op_i1_7, i8 %prev_score_out_0_op_i_6

]]></node>
<StgValue><ssdm name="prev_score_out_5_6"/></StgValue>
</operation>

<operation id="1075" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2576" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2348  %prev_score_out_2_i_6 = select i1 %or_cond_i_6, i8 %prev_score_out_5_6, i8 %prev_score_out_8_6

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_6"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1076" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2363">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:111  %tmp_16 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_3

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1077" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2362">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_4" val="1"/>
<literal name="or_cond1_i1_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:112  %up_orig_4 = select i1 %tmp_5, i20 0, i20 %orig1_load_4

]]></node>
<StgValue><ssdm name="up_orig_4"/></StgValue>
</operation>

<operation id="1078" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2361">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:125  %prev_orig_out_7_4 = select i1 %or_cond1_i1_4, i20 %up_orig_4, i20 %orig2_load_1_4

]]></node>
<StgValue><ssdm name="prev_orig_out_7_4"/></StgValue>
</operation>

<operation id="1079" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:127  %orig2_load_1_5 = select i1 %or_cond_i1_4, i20 %prev_orig_out_7_4, i20 %tmp_16

]]></node>
<StgValue><ssdm name="orig2_load_1_5"/></StgValue>
</operation>

<operation id="1080" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:198  %tmp_29_8 = select i1 %tmp_5, i8 -10, i8 %phitmp8

]]></node>
<StgValue><ssdm name="tmp_29_8"/></StgValue>
</operation>

<operation id="1081" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:205  %prev_score_out_0_op_i1_8 = add i8 -1, %score2_load_1_8

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_8"/></StgValue>
</operation>

<operation id="1082" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:206  %tmp_50_8 = icmp slt i8 %prev_score_out_6_8, %prev_score_out_0_op_i1_8

]]></node>
<StgValue><ssdm name="tmp_50_8"/></StgValue>
</operation>

<operation id="1083" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:207  %tmp_51_8 = icmp slt i8 %prev_score_out_6_8, %tmp_29_8

]]></node>
<StgValue><ssdm name="tmp_51_8"/></StgValue>
</operation>

<operation id="1084" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:209  %tmp_54_8 = icmp slt i8 %prev_score_out_0_op_i1_8, %prev_score_out_6_8

]]></node>
<StgValue><ssdm name="tmp_54_8"/></StgValue>
</operation>

<operation id="1085" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:210  %tmp_55_8 = icmp slt i8 %prev_score_out_0_op_i1_8, %tmp_29_8

]]></node>
<StgValue><ssdm name="tmp_55_8"/></StgValue>
</operation>

<operation id="1086" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:437  %score1_load_19 = load i8* %score1_addr_19, align 1

]]></node>
<StgValue><ssdm name="score1_load_19"/></StgValue>
</operation>

<operation id="1087" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:459  %score1_load_20 = load i8* %score1_addr_20, align 4

]]></node>
<StgValue><ssdm name="score1_load_20"/></StgValue>
</operation>

<operation id="1088" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="709" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:481  %score1_load_21 = load i8* %score1_addr_21, align 1

]]></node>
<StgValue><ssdm name="score1_load_21"/></StgValue>
</operation>

<operation id="1089" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="732" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:504  %orig1_load_22 = load i20* %orig1_addr_22, align 8

]]></node>
<StgValue><ssdm name="orig1_load_22"/></StgValue>
</operation>

<operation id="1090" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="754" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:526  %orig1_load_23 = load i20* %orig1_addr_23, align 4

]]></node>
<StgValue><ssdm name="orig1_load_23"/></StgValue>
</operation>

<operation id="1091" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="776" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:548  %orig1_load_24 = load i20* %orig1_addr_24, align 16

]]></node>
<StgValue><ssdm name="orig1_load_24"/></StgValue>
</operation>

<operation id="1092" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2365">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2527" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2299  %prev_orig_out_9_3 = select i1 %or_cond1_i_3, i20 %orig2_load_1_4, i20 %prev_orig_out_2_i_2

]]></node>
<StgValue><ssdm name="prev_orig_out_9_3"/></StgValue>
</operation>

<operation id="1093" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2529" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2301  %prev_orig_out_2_i_3 = select i1 %or_cond_i_3, i20 %prev_orig_out_9_3, i20 %orig2_load_1_3

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_3"/></StgValue>
</operation>

<operation id="1094" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2583" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2355  %prev_score_out_0_op_i_7 = add i8 -1, %prev_score_out_2_i_6

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_7"/></StgValue>
</operation>

<operation id="1095" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2584" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2356  %tmp_59_7 = icmp slt i8 %prev_score_out_8_7, %prev_score_out_0_op_i_7

]]></node>
<StgValue><ssdm name="tmp_59_7"/></StgValue>
</operation>

<operation id="1096" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2585" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2357  %tmp_60_7 = icmp slt i8 %prev_score_out_8_7, %prev_score_out_0_op_i1_8

]]></node>
<StgValue><ssdm name="tmp_60_7"/></StgValue>
</operation>

<operation id="1097" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2587" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2359  %tmp_61_7 = icmp slt i8 %prev_score_out_0_op_i_7, %prev_score_out_8_7

]]></node>
<StgValue><ssdm name="tmp_61_7"/></StgValue>
</operation>

<operation id="1098" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2588" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2360  %tmp_62_7 = icmp slt i8 %prev_score_out_0_op_i_7, %prev_score_out_0_op_i1_8

]]></node>
<StgValue><ssdm name="tmp_62_7"/></StgValue>
</operation>

<operation id="1099" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2597" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2369  %diag_score_0_v_i_8_cast_cast = select i1 %tmp_58_8, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_8_cast_cast"/></StgValue>
</operation>

<operation id="1100" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2598" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2370  %prev_score_out_8_8 = add i8 %diag_score_0_v_i_8_cast_cast, %score2_load_1_8

]]></node>
<StgValue><ssdm name="prev_score_out_8_8"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1101" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2369">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:133  %tmp_113 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_4

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1102" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2368">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_5" val="1"/>
<literal name="or_cond1_i1_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:134  %up_orig_5 = select i1 %tmp_5, i20 0, i20 %orig1_load_5

]]></node>
<StgValue><ssdm name="up_orig_5"/></StgValue>
</operation>

<operation id="1103" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2367">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:147  %prev_orig_out_7_5 = select i1 %or_cond1_i1_5, i20 %up_orig_5, i20 %orig2_load_1_5

]]></node>
<StgValue><ssdm name="prev_orig_out_7_5"/></StgValue>
</operation>

<operation id="1104" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:149  %orig2_load_1_6 = select i1 %or_cond_i1_5, i20 %prev_orig_out_7_5, i20 %tmp_113

]]></node>
<StgValue><ssdm name="orig2_load_1_6"/></StgValue>
</operation>

<operation id="1105" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:208  %or_cond_i1_8 = or i1 %tmp_50_8, %tmp_51_8

]]></node>
<StgValue><ssdm name="or_cond_i1_8"/></StgValue>
</operation>

<operation id="1106" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:211  %or_cond1_i1_8 = or i1 %tmp_54_8, %tmp_55_8

]]></node>
<StgValue><ssdm name="or_cond1_i1_8"/></StgValue>
</operation>

<operation id="1107" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:212  %prev_score_out_1_8 = select i1 %or_cond1_i1_8, i8 %tmp_29_8, i8 %prev_score_out_0_op_i1_8

]]></node>
<StgValue><ssdm name="prev_score_out_1_8"/></StgValue>
</operation>

<operation id="1108" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:214  %score2_load_1_9 = select i1 %or_cond_i1_8, i8 %prev_score_out_1_8, i8 %prev_score_out_6_8

]]></node>
<StgValue><ssdm name="score2_load_1_9"/></StgValue>
</operation>

<operation id="1109" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2375">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:219  %phitmp9 = add i8 -1, %score1_load_9

]]></node>
<StgValue><ssdm name="phitmp9"/></StgValue>
</operation>

<operation id="1110" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:240  %p_score1_load_9 = select i1 %tmp_5, i8 -10, i8 %score1_load_9

]]></node>
<StgValue><ssdm name="p_score1_load_9"/></StgValue>
</operation>

<operation id="1111" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:247  %diag_score_0_v_i1_cast_cast_8 = select i1 %tmp_49_s, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_cast_cast_8"/></StgValue>
</operation>

<operation id="1112" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:248  %prev_score_out_6_s = add i8 %p_score1_load_9, %diag_score_0_v_i1_cast_cast_8

]]></node>
<StgValue><ssdm name="prev_score_out_6_s"/></StgValue>
</operation>

<operation id="1113" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="709" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:481  %score1_load_21 = load i8* %score1_addr_21, align 1

]]></node>
<StgValue><ssdm name="score1_load_21"/></StgValue>
</operation>

<operation id="1114" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="731" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:503  %score1_load_22 = load i8* %score1_addr_22, align 2

]]></node>
<StgValue><ssdm name="score1_load_22"/></StgValue>
</operation>

<operation id="1115" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="753" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:525  %score1_load_23 = load i8* %score1_addr_23, align 1

]]></node>
<StgValue><ssdm name="score1_load_23"/></StgValue>
</operation>

<operation id="1116" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="776" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:548  %orig1_load_24 = load i20* %orig1_addr_24, align 16

]]></node>
<StgValue><ssdm name="orig1_load_24"/></StgValue>
</operation>

<operation id="1117" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="798" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:570  %orig1_load_25 = load i20* %orig1_addr_25, align 4

]]></node>
<StgValue><ssdm name="orig1_load_25"/></StgValue>
</operation>

<operation id="1118" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="820" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:592  %orig1_load_26 = load i20* %orig1_addr_26, align 8

]]></node>
<StgValue><ssdm name="orig1_load_26"/></StgValue>
</operation>

<operation id="1119" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2370">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2543" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2315  %prev_orig_out_9_4 = select i1 %or_cond1_i_4, i20 %orig2_load_1_5, i20 %prev_orig_out_2_i_3

]]></node>
<StgValue><ssdm name="prev_orig_out_9_4"/></StgValue>
</operation>

<operation id="1120" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2545" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2317  %prev_orig_out_2_i_4 = select i1 %or_cond_i_4, i20 %prev_orig_out_9_4, i20 %orig2_load_1_4

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_4"/></StgValue>
</operation>

<operation id="1121" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2358  %or_cond_i_7 = or i1 %tmp_59_7, %tmp_60_7

]]></node>
<StgValue><ssdm name="or_cond_i_7"/></StgValue>
</operation>

<operation id="1122" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2361  %or_cond1_i_7 = or i1 %tmp_61_7, %tmp_62_7

]]></node>
<StgValue><ssdm name="or_cond1_i_7"/></StgValue>
</operation>

<operation id="1123" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2590" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2362  %prev_score_out_5_7 = select i1 %or_cond1_i_7, i8 %prev_score_out_0_op_i1_8, i8 %prev_score_out_0_op_i_7

]]></node>
<StgValue><ssdm name="prev_score_out_5_7"/></StgValue>
</operation>

<operation id="1124" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2592" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2364  %prev_score_out_2_i_7 = select i1 %or_cond_i_7, i8 %prev_score_out_5_7, i8 %prev_score_out_8_7

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_7"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1125" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2374">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:155  %tmp_115 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_5

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1126" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2373">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_6" val="1"/>
<literal name="or_cond1_i1_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:156  %up_orig_6 = select i1 %tmp_5, i20 0, i20 %orig1_load_6

]]></node>
<StgValue><ssdm name="up_orig_6"/></StgValue>
</operation>

<operation id="1127" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2372">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:169  %prev_orig_out_7_6 = select i1 %or_cond1_i1_6, i20 %up_orig_6, i20 %orig2_load_1_6

]]></node>
<StgValue><ssdm name="prev_orig_out_7_6"/></StgValue>
</operation>

<operation id="1128" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:171  %orig2_load_1_7 = select i1 %or_cond_i1_6, i20 %prev_orig_out_7_6, i20 %tmp_115

]]></node>
<StgValue><ssdm name="orig2_load_1_7"/></StgValue>
</operation>

<operation id="1129" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:220  %tmp_29_9 = select i1 %tmp_5, i8 -11, i8 %phitmp9

]]></node>
<StgValue><ssdm name="tmp_29_9"/></StgValue>
</operation>

<operation id="1130" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:227  %prev_score_out_0_op_i1_9 = add i8 -1, %score2_load_1_9

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_9"/></StgValue>
</operation>

<operation id="1131" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:228  %tmp_50_9 = icmp slt i8 %prev_score_out_6_9, %prev_score_out_0_op_i1_9

]]></node>
<StgValue><ssdm name="tmp_50_9"/></StgValue>
</operation>

<operation id="1132" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:229  %tmp_51_9 = icmp slt i8 %prev_score_out_6_9, %tmp_29_9

]]></node>
<StgValue><ssdm name="tmp_51_9"/></StgValue>
</operation>

<operation id="1133" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:231  %tmp_54_9 = icmp slt i8 %prev_score_out_0_op_i1_9, %prev_score_out_6_9

]]></node>
<StgValue><ssdm name="tmp_54_9"/></StgValue>
</operation>

<operation id="1134" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:232  %tmp_55_9 = icmp slt i8 %prev_score_out_0_op_i1_9, %tmp_29_9

]]></node>
<StgValue><ssdm name="tmp_55_9"/></StgValue>
</operation>

<operation id="1135" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="731" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:503  %score1_load_22 = load i8* %score1_addr_22, align 2

]]></node>
<StgValue><ssdm name="score1_load_22"/></StgValue>
</operation>

<operation id="1136" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="753" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:525  %score1_load_23 = load i8* %score1_addr_23, align 1

]]></node>
<StgValue><ssdm name="score1_load_23"/></StgValue>
</operation>

<operation id="1137" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="775" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:547  %score1_load_24 = load i8* %score1_addr_24, align 8

]]></node>
<StgValue><ssdm name="score1_load_24"/></StgValue>
</operation>

<operation id="1138" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="798" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:570  %orig1_load_25 = load i20* %orig1_addr_25, align 4

]]></node>
<StgValue><ssdm name="orig1_load_25"/></StgValue>
</operation>

<operation id="1139" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="820" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:592  %orig1_load_26 = load i20* %orig1_addr_26, align 8

]]></node>
<StgValue><ssdm name="orig1_load_26"/></StgValue>
</operation>

<operation id="1140" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="842" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:614  %orig1_load_27 = load i20* %orig1_addr_27, align 4

]]></node>
<StgValue><ssdm name="orig1_load_27"/></StgValue>
</operation>

<operation id="1141" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2376">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2559" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2331  %prev_orig_out_9_5 = select i1 %or_cond1_i_5, i20 %orig2_load_1_6, i20 %prev_orig_out_2_i_4

]]></node>
<StgValue><ssdm name="prev_orig_out_9_5"/></StgValue>
</operation>

<operation id="1142" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2561" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2333  %prev_orig_out_2_i_5 = select i1 %or_cond_i_5, i20 %prev_orig_out_9_5, i20 %orig2_load_1_5

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_5"/></StgValue>
</operation>

<operation id="1143" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2599" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2371  %prev_score_out_0_op_i_8 = add i8 -1, %prev_score_out_2_i_7

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_8"/></StgValue>
</operation>

<operation id="1144" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2600" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2372  %tmp_59_8 = icmp slt i8 %prev_score_out_8_8, %prev_score_out_0_op_i_8

]]></node>
<StgValue><ssdm name="tmp_59_8"/></StgValue>
</operation>

<operation id="1145" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2601" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2373  %tmp_60_8 = icmp slt i8 %prev_score_out_8_8, %prev_score_out_0_op_i1_9

]]></node>
<StgValue><ssdm name="tmp_60_8"/></StgValue>
</operation>

<operation id="1146" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2603" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2375  %tmp_61_8 = icmp slt i8 %prev_score_out_0_op_i_8, %prev_score_out_8_8

]]></node>
<StgValue><ssdm name="tmp_61_8"/></StgValue>
</operation>

<operation id="1147" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2604" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2376  %tmp_62_8 = icmp slt i8 %prev_score_out_0_op_i_8, %prev_score_out_0_op_i1_9

]]></node>
<StgValue><ssdm name="tmp_62_8"/></StgValue>
</operation>

<operation id="1148" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2613" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2385  %diag_score_0_v_i_9_cast_cast = select i1 %tmp_58_9, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_9_cast_cast"/></StgValue>
</operation>

<operation id="1149" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2614" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2386  %prev_score_out_8_9 = add i8 %diag_score_0_v_i_9_cast_cast, %score2_load_1_9

]]></node>
<StgValue><ssdm name="prev_score_out_8_9"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1150" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2380">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:177  %tmp_119 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_6

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1151" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2379">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_7" val="1"/>
<literal name="or_cond1_i1_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:178  %up_orig_7 = select i1 %tmp_5, i20 0, i20 %orig1_load_7

]]></node>
<StgValue><ssdm name="up_orig_7"/></StgValue>
</operation>

<operation id="1152" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2378">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:191  %prev_orig_out_7_7 = select i1 %or_cond1_i1_7, i20 %up_orig_7, i20 %orig2_load_1_7

]]></node>
<StgValue><ssdm name="prev_orig_out_7_7"/></StgValue>
</operation>

<operation id="1153" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:193  %orig2_load_1_8 = select i1 %or_cond_i1_7, i20 %prev_orig_out_7_7, i20 %tmp_119

]]></node>
<StgValue><ssdm name="orig2_load_1_8"/></StgValue>
</operation>

<operation id="1154" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:230  %or_cond_i1_9 = or i1 %tmp_50_9, %tmp_51_9

]]></node>
<StgValue><ssdm name="or_cond_i1_9"/></StgValue>
</operation>

<operation id="1155" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:233  %or_cond1_i1_9 = or i1 %tmp_54_9, %tmp_55_9

]]></node>
<StgValue><ssdm name="or_cond1_i1_9"/></StgValue>
</operation>

<operation id="1156" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:234  %prev_score_out_1_9 = select i1 %or_cond1_i1_9, i8 %tmp_29_9, i8 %prev_score_out_0_op_i1_9

]]></node>
<StgValue><ssdm name="prev_score_out_1_9"/></StgValue>
</operation>

<operation id="1157" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:236  %score2_load_1_s = select i1 %or_cond_i1_9, i8 %prev_score_out_1_9, i8 %prev_score_out_6_9

]]></node>
<StgValue><ssdm name="score2_load_1_s"/></StgValue>
</operation>

<operation id="1158" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2381">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:241  %phitmp10 = add i8 -1, %score1_load_10

]]></node>
<StgValue><ssdm name="phitmp10"/></StgValue>
</operation>

<operation id="1159" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:242  %tmp_29_s = select i1 %tmp_5, i8 -12, i8 %phitmp10

]]></node>
<StgValue><ssdm name="tmp_29_s"/></StgValue>
</operation>

<operation id="1160" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:262  %p_score1_load_s = select i1 %tmp_5, i8 -11, i8 %score1_load_10

]]></node>
<StgValue><ssdm name="p_score1_load_s"/></StgValue>
</operation>

<operation id="1161" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:269  %diag_score_0_v_i1_10_cast_cast = select i1 %tmp_49_10, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_10_cast_cast"/></StgValue>
</operation>

<operation id="1162" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:270  %prev_score_out_6_10 = add i8 %p_score1_load_s, %diag_score_0_v_i1_10_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_10"/></StgValue>
</operation>

<operation id="1163" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="775" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:547  %score1_load_24 = load i8* %score1_addr_24, align 8

]]></node>
<StgValue><ssdm name="score1_load_24"/></StgValue>
</operation>

<operation id="1164" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="797" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:569  %score1_load_25 = load i8* %score1_addr_25, align 1

]]></node>
<StgValue><ssdm name="score1_load_25"/></StgValue>
</operation>

<operation id="1165" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="819" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:591  %score1_load_26 = load i8* %score1_addr_26, align 2

]]></node>
<StgValue><ssdm name="score1_load_26"/></StgValue>
</operation>

<operation id="1166" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="842" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:614  %orig1_load_27 = load i20* %orig1_addr_27, align 4

]]></node>
<StgValue><ssdm name="orig1_load_27"/></StgValue>
</operation>

<operation id="1167" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="864" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:636  %orig1_load_28 = load i20* %orig1_addr_28, align 16

]]></node>
<StgValue><ssdm name="orig1_load_28"/></StgValue>
</operation>

<operation id="1168" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="886" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:658  %orig1_load_29 = load i20* %orig1_addr_29, align 4

]]></node>
<StgValue><ssdm name="orig1_load_29"/></StgValue>
</operation>

<operation id="1169" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2382">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2575" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2347  %prev_orig_out_9_6 = select i1 %or_cond1_i_6, i20 %orig2_load_1_7, i20 %prev_orig_out_2_i_5

]]></node>
<StgValue><ssdm name="prev_orig_out_9_6"/></StgValue>
</operation>

<operation id="1170" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2577" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2349  %prev_orig_out_2_i_6 = select i1 %or_cond_i_6, i20 %prev_orig_out_9_6, i20 %orig2_load_1_6

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_6"/></StgValue>
</operation>

<operation id="1171" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2374  %or_cond_i_8 = or i1 %tmp_59_8, %tmp_60_8

]]></node>
<StgValue><ssdm name="or_cond_i_8"/></StgValue>
</operation>

<operation id="1172" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2377  %or_cond1_i_8 = or i1 %tmp_61_8, %tmp_62_8

]]></node>
<StgValue><ssdm name="or_cond1_i_8"/></StgValue>
</operation>

<operation id="1173" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2606" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2378  %prev_score_out_5_8 = select i1 %or_cond1_i_8, i8 %prev_score_out_0_op_i1_9, i8 %prev_score_out_0_op_i_8

]]></node>
<StgValue><ssdm name="prev_score_out_5_8"/></StgValue>
</operation>

<operation id="1174" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2608" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2380  %prev_score_out_2_i_8 = select i1 %or_cond_i_8, i8 %prev_score_out_5_8, i8 %prev_score_out_8_8

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_8"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1175" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2386">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:199  %tmp_120 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_7

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1176" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2385">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_8" val="1"/>
<literal name="or_cond1_i1_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:200  %up_orig_8 = select i1 %tmp_5, i20 0, i20 %orig1_load_8

]]></node>
<StgValue><ssdm name="up_orig_8"/></StgValue>
</operation>

<operation id="1177" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2384">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:213  %prev_orig_out_7_8 = select i1 %or_cond1_i1_8, i20 %up_orig_8, i20 %orig2_load_1_8

]]></node>
<StgValue><ssdm name="prev_orig_out_7_8"/></StgValue>
</operation>

<operation id="1178" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:215  %orig2_load_1_9 = select i1 %or_cond_i1_8, i20 %prev_orig_out_7_8, i20 %tmp_120

]]></node>
<StgValue><ssdm name="orig2_load_1_9"/></StgValue>
</operation>

<operation id="1179" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:249  %prev_score_out_0_op_i1_s = add i8 -1, %score2_load_1_s

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_s"/></StgValue>
</operation>

<operation id="1180" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:250  %tmp_50_s = icmp slt i8 %prev_score_out_6_s, %prev_score_out_0_op_i1_s

]]></node>
<StgValue><ssdm name="tmp_50_s"/></StgValue>
</operation>

<operation id="1181" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:251  %tmp_51_s = icmp slt i8 %prev_score_out_6_s, %tmp_29_s

]]></node>
<StgValue><ssdm name="tmp_51_s"/></StgValue>
</operation>

<operation id="1182" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:253  %tmp_54_s = icmp slt i8 %prev_score_out_0_op_i1_s, %prev_score_out_6_s

]]></node>
<StgValue><ssdm name="tmp_54_s"/></StgValue>
</operation>

<operation id="1183" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:254  %tmp_55_s = icmp slt i8 %prev_score_out_0_op_i1_s, %tmp_29_s

]]></node>
<StgValue><ssdm name="tmp_55_s"/></StgValue>
</operation>

<operation id="1184" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="797" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:569  %score1_load_25 = load i8* %score1_addr_25, align 1

]]></node>
<StgValue><ssdm name="score1_load_25"/></StgValue>
</operation>

<operation id="1185" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="819" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:591  %score1_load_26 = load i8* %score1_addr_26, align 2

]]></node>
<StgValue><ssdm name="score1_load_26"/></StgValue>
</operation>

<operation id="1186" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:613  %score1_load_27 = load i8* %score1_addr_27, align 1

]]></node>
<StgValue><ssdm name="score1_load_27"/></StgValue>
</operation>

<operation id="1187" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="864" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:636  %orig1_load_28 = load i20* %orig1_addr_28, align 16

]]></node>
<StgValue><ssdm name="orig1_load_28"/></StgValue>
</operation>

<operation id="1188" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="886" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:658  %orig1_load_29 = load i20* %orig1_addr_29, align 4

]]></node>
<StgValue><ssdm name="orig1_load_29"/></StgValue>
</operation>

<operation id="1189" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="908" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:680  %orig1_load_30 = load i20* %orig1_addr_30, align 8

]]></node>
<StgValue><ssdm name="orig1_load_30"/></StgValue>
</operation>

<operation id="1190" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2387">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2591" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2363  %prev_orig_out_9_7 = select i1 %or_cond1_i_7, i20 %orig2_load_1_8, i20 %prev_orig_out_2_i_6

]]></node>
<StgValue><ssdm name="prev_orig_out_9_7"/></StgValue>
</operation>

<operation id="1191" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2593" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2365  %prev_orig_out_2_i_7 = select i1 %or_cond_i_7, i20 %prev_orig_out_9_7, i20 %orig2_load_1_7

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_7"/></StgValue>
</operation>

<operation id="1192" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2615" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2387  %prev_score_out_0_op_i_9 = add i8 -1, %prev_score_out_2_i_8

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_9"/></StgValue>
</operation>

<operation id="1193" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2616" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2388  %tmp_59_9 = icmp slt i8 %prev_score_out_8_9, %prev_score_out_0_op_i_9

]]></node>
<StgValue><ssdm name="tmp_59_9"/></StgValue>
</operation>

<operation id="1194" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2617" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2389  %tmp_60_9 = icmp slt i8 %prev_score_out_8_9, %prev_score_out_0_op_i1_s

]]></node>
<StgValue><ssdm name="tmp_60_9"/></StgValue>
</operation>

<operation id="1195" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2619" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2391  %tmp_61_9 = icmp slt i8 %prev_score_out_0_op_i_9, %prev_score_out_8_9

]]></node>
<StgValue><ssdm name="tmp_61_9"/></StgValue>
</operation>

<operation id="1196" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2620" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2392  %tmp_62_9 = icmp slt i8 %prev_score_out_0_op_i_9, %prev_score_out_0_op_i1_s

]]></node>
<StgValue><ssdm name="tmp_62_9"/></StgValue>
</operation>

<operation id="1197" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2629" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2401  %diag_score_0_v_i_cast_cast_9 = select i1 %tmp_58_s, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_cast_cast_9"/></StgValue>
</operation>

<operation id="1198" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2630" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2402  %prev_score_out_8_s = add i8 %diag_score_0_v_i_cast_cast_9, %score2_load_1_s

]]></node>
<StgValue><ssdm name="prev_score_out_8_s"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1199" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2391">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:221  %tmp_121 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_8

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1200" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2390">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_9" val="1"/>
<literal name="or_cond1_i1_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:222  %up_orig_9 = select i1 %tmp_5, i20 0, i20 %orig1_load_9

]]></node>
<StgValue><ssdm name="up_orig_9"/></StgValue>
</operation>

<operation id="1201" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2389">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:235  %prev_orig_out_7_9 = select i1 %or_cond1_i1_9, i20 %up_orig_9, i20 %orig2_load_1_9

]]></node>
<StgValue><ssdm name="prev_orig_out_7_9"/></StgValue>
</operation>

<operation id="1202" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:237  %orig2_load_1_s = select i1 %or_cond_i1_9, i20 %prev_orig_out_7_9, i20 %tmp_121

]]></node>
<StgValue><ssdm name="orig2_load_1_s"/></StgValue>
</operation>

<operation id="1203" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:252  %or_cond_i1_s = or i1 %tmp_50_s, %tmp_51_s

]]></node>
<StgValue><ssdm name="or_cond_i1_s"/></StgValue>
</operation>

<operation id="1204" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:255  %or_cond1_i1_s = or i1 %tmp_54_s, %tmp_55_s

]]></node>
<StgValue><ssdm name="or_cond1_i1_s"/></StgValue>
</operation>

<operation id="1205" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:256  %prev_score_out_1_s = select i1 %or_cond1_i1_s, i8 %tmp_29_s, i8 %prev_score_out_0_op_i1_s

]]></node>
<StgValue><ssdm name="prev_score_out_1_s"/></StgValue>
</operation>

<operation id="1206" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:258  %score2_load_1_10 = select i1 %or_cond_i1_s, i8 %prev_score_out_1_s, i8 %prev_score_out_6_s

]]></node>
<StgValue><ssdm name="score2_load_1_10"/></StgValue>
</operation>

<operation id="1207" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2392">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:263  %phitmp11 = add i8 -1, %score1_load_11

]]></node>
<StgValue><ssdm name="phitmp11"/></StgValue>
</operation>

<operation id="1208" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:264  %tmp_29_10 = select i1 %tmp_5, i8 -13, i8 %phitmp11

]]></node>
<StgValue><ssdm name="tmp_29_10"/></StgValue>
</operation>

<operation id="1209" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:284  %p_score1_load_10 = select i1 %tmp_5, i8 -12, i8 %score1_load_11

]]></node>
<StgValue><ssdm name="p_score1_load_10"/></StgValue>
</operation>

<operation id="1210" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:291  %diag_score_0_v_i1_11_cast_cast = select i1 %tmp_49_11, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_11_cast_cast"/></StgValue>
</operation>

<operation id="1211" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:292  %prev_score_out_6_11 = add i8 %p_score1_load_10, %diag_score_0_v_i1_11_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_11"/></StgValue>
</operation>

<operation id="1212" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:613  %score1_load_27 = load i8* %score1_addr_27, align 1

]]></node>
<StgValue><ssdm name="score1_load_27"/></StgValue>
</operation>

<operation id="1213" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="863" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:635  %score1_load_28 = load i8* %score1_addr_28, align 4

]]></node>
<StgValue><ssdm name="score1_load_28"/></StgValue>
</operation>

<operation id="1214" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="885" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:657  %score1_load_29 = load i8* %score1_addr_29, align 1

]]></node>
<StgValue><ssdm name="score1_load_29"/></StgValue>
</operation>

<operation id="1215" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="908" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:680  %orig1_load_30 = load i20* %orig1_addr_30, align 8

]]></node>
<StgValue><ssdm name="orig1_load_30"/></StgValue>
</operation>

<operation id="1216" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="930" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:702  %orig1_load_31 = load i20* %orig1_addr_31, align 4

]]></node>
<StgValue><ssdm name="orig1_load_31"/></StgValue>
</operation>

<operation id="1217" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:724  %orig1_load_32 = load i20* %orig1_addr_32, align 16

]]></node>
<StgValue><ssdm name="orig1_load_32"/></StgValue>
</operation>

<operation id="1218" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2393">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2607" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2379  %prev_orig_out_9_8 = select i1 %or_cond1_i_8, i20 %orig2_load_1_9, i20 %prev_orig_out_2_i_7

]]></node>
<StgValue><ssdm name="prev_orig_out_9_8"/></StgValue>
</operation>

<operation id="1219" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2609" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2381  %prev_orig_out_2_i_8 = select i1 %or_cond_i_8, i20 %prev_orig_out_9_8, i20 %orig2_load_1_8

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_8"/></StgValue>
</operation>

<operation id="1220" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2390  %or_cond_i_9 = or i1 %tmp_59_9, %tmp_60_9

]]></node>
<StgValue><ssdm name="or_cond_i_9"/></StgValue>
</operation>

<operation id="1221" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2393  %or_cond1_i_9 = or i1 %tmp_61_9, %tmp_62_9

]]></node>
<StgValue><ssdm name="or_cond1_i_9"/></StgValue>
</operation>

<operation id="1222" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2622" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2394  %prev_score_out_5_9 = select i1 %or_cond1_i_9, i8 %prev_score_out_0_op_i1_s, i8 %prev_score_out_0_op_i_9

]]></node>
<StgValue><ssdm name="prev_score_out_5_9"/></StgValue>
</operation>

<operation id="1223" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2624" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2396  %prev_score_out_2_i_9 = select i1 %or_cond_i_9, i8 %prev_score_out_5_9, i8 %prev_score_out_8_9

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_9"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1224" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2397">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:243  %tmp_122 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_9

]]></node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1225" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2396">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_s" val="1"/>
<literal name="or_cond1_i1_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:244  %up_orig_1 = select i1 %tmp_5, i20 0, i20 %orig1_load_10

]]></node>
<StgValue><ssdm name="up_orig_1"/></StgValue>
</operation>

<operation id="1226" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2395">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i1_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:257  %prev_orig_out_7_s = select i1 %or_cond1_i1_s, i20 %up_orig_1, i20 %orig2_load_1_s

]]></node>
<StgValue><ssdm name="prev_orig_out_7_s"/></StgValue>
</operation>

<operation id="1227" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:259  %orig2_load_1_10 = select i1 %or_cond_i1_s, i20 %prev_orig_out_7_s, i20 %tmp_122

]]></node>
<StgValue><ssdm name="orig2_load_1_10"/></StgValue>
</operation>

<operation id="1228" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:271  %prev_score_out_0_op_i1_10 = add i8 -1, %score2_load_1_10

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_10"/></StgValue>
</operation>

<operation id="1229" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:272  %tmp_50_10 = icmp slt i8 %prev_score_out_6_10, %prev_score_out_0_op_i1_10

]]></node>
<StgValue><ssdm name="tmp_50_10"/></StgValue>
</operation>

<operation id="1230" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:273  %tmp_51_10 = icmp slt i8 %prev_score_out_6_10, %tmp_29_10

]]></node>
<StgValue><ssdm name="tmp_51_10"/></StgValue>
</operation>

<operation id="1231" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:275  %tmp_54_10 = icmp slt i8 %prev_score_out_0_op_i1_10, %prev_score_out_6_10

]]></node>
<StgValue><ssdm name="tmp_54_10"/></StgValue>
</operation>

<operation id="1232" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:276  %tmp_55_10 = icmp slt i8 %prev_score_out_0_op_i1_10, %tmp_29_10

]]></node>
<StgValue><ssdm name="tmp_55_10"/></StgValue>
</operation>

<operation id="1233" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="863" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:635  %score1_load_28 = load i8* %score1_addr_28, align 4

]]></node>
<StgValue><ssdm name="score1_load_28"/></StgValue>
</operation>

<operation id="1234" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="885" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:657  %score1_load_29 = load i8* %score1_addr_29, align 1

]]></node>
<StgValue><ssdm name="score1_load_29"/></StgValue>
</operation>

<operation id="1235" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="907" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:679  %score1_load_30 = load i8* %score1_addr_30, align 2

]]></node>
<StgValue><ssdm name="score1_load_30"/></StgValue>
</operation>

<operation id="1236" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="930" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:702  %orig1_load_31 = load i20* %orig1_addr_31, align 4

]]></node>
<StgValue><ssdm name="orig1_load_31"/></StgValue>
</operation>

<operation id="1237" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:724  %orig1_load_32 = load i20* %orig1_addr_32, align 16

]]></node>
<StgValue><ssdm name="orig1_load_32"/></StgValue>
</operation>

<operation id="1238" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="975" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:747  %orig1_load_33 = load i20* %orig1_addr_33, align 4

]]></node>
<StgValue><ssdm name="orig1_load_33"/></StgValue>
</operation>

<operation id="1239" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2398">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="or_cond_i_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2623" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2395  %prev_orig_out_9_9 = select i1 %or_cond1_i_9, i20 %orig2_load_1_s, i20 %prev_orig_out_2_i_8

]]></node>
<StgValue><ssdm name="prev_orig_out_9_9"/></StgValue>
</operation>

<operation id="1240" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2625" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2397  %prev_orig_out_2_i_9 = select i1 %or_cond_i_9, i20 %prev_orig_out_9_9, i20 %orig2_load_1_9

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_9"/></StgValue>
</operation>

<operation id="1241" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2631" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2403  %prev_score_out_0_op_i_s = add i8 -1, %prev_score_out_2_i_9

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_s"/></StgValue>
</operation>

<operation id="1242" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2632" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2404  %tmp_59_s = icmp slt i8 %prev_score_out_8_s, %prev_score_out_0_op_i_s

]]></node>
<StgValue><ssdm name="tmp_59_s"/></StgValue>
</operation>

<operation id="1243" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2633" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2405  %tmp_60_s = icmp slt i8 %prev_score_out_8_s, %prev_score_out_0_op_i1_10

]]></node>
<StgValue><ssdm name="tmp_60_s"/></StgValue>
</operation>

<operation id="1244" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2635" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2407  %tmp_61_s = icmp slt i8 %prev_score_out_0_op_i_s, %prev_score_out_8_s

]]></node>
<StgValue><ssdm name="tmp_61_s"/></StgValue>
</operation>

<operation id="1245" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2636" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2408  %tmp_62_s = icmp slt i8 %prev_score_out_0_op_i_s, %prev_score_out_0_op_i1_10

]]></node>
<StgValue><ssdm name="tmp_62_s"/></StgValue>
</operation>

<operation id="1246" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2645" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2417  %diag_score_0_v_i_10_cast_cast = select i1 %tmp_58_10, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_10_cast_cast"/></StgValue>
</operation>

<operation id="1247" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2646" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2418  %prev_score_out_8_10 = add i8 %diag_score_0_v_i_10_cast_cast, %score2_load_1_10

]]></node>
<StgValue><ssdm name="prev_score_out_8_10"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1248" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:265  %tmp_123 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_10

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1249" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:266  %up_orig_10 = select i1 %tmp_5, i20 0, i20 %orig1_load_11

]]></node>
<StgValue><ssdm name="up_orig_10"/></StgValue>
</operation>

<operation id="1250" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:274  %or_cond_i1_10 = or i1 %tmp_50_10, %tmp_51_10

]]></node>
<StgValue><ssdm name="or_cond_i1_10"/></StgValue>
</operation>

<operation id="1251" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:277  %or_cond1_i1_10 = or i1 %tmp_54_10, %tmp_55_10

]]></node>
<StgValue><ssdm name="or_cond1_i1_10"/></StgValue>
</operation>

<operation id="1252" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:278  %prev_score_out_1_10 = select i1 %or_cond1_i1_10, i8 %tmp_29_10, i8 %prev_score_out_0_op_i1_10

]]></node>
<StgValue><ssdm name="prev_score_out_1_10"/></StgValue>
</operation>

<operation id="1253" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:279  %prev_orig_out_7_10 = select i1 %or_cond1_i1_10, i20 %up_orig_10, i20 %orig2_load_1_10

]]></node>
<StgValue><ssdm name="prev_orig_out_7_10"/></StgValue>
</operation>

<operation id="1254" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:280  %score2_load_1_11 = select i1 %or_cond_i1_10, i8 %prev_score_out_1_10, i8 %prev_score_out_6_10

]]></node>
<StgValue><ssdm name="score2_load_1_11"/></StgValue>
</operation>

<operation id="1255" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:281  %orig2_load_1_11 = select i1 %or_cond_i1_10, i20 %prev_orig_out_7_10, i20 %tmp_123

]]></node>
<StgValue><ssdm name="orig2_load_1_11"/></StgValue>
</operation>

<operation id="1256" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2399">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:285  %phitmp12 = add i8 -1, %score1_load_12

]]></node>
<StgValue><ssdm name="phitmp12"/></StgValue>
</operation>

<operation id="1257" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:286  %tmp_29_11 = select i1 %tmp_5, i8 -14, i8 %phitmp12

]]></node>
<StgValue><ssdm name="tmp_29_11"/></StgValue>
</operation>

<operation id="1258" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:306  %p_score1_load_11 = select i1 %tmp_5, i8 -13, i8 %score1_load_12

]]></node>
<StgValue><ssdm name="p_score1_load_11"/></StgValue>
</operation>

<operation id="1259" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:313  %diag_score_0_v_i1_12_cast_cast = select i1 %tmp_49_12, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_12_cast_cast"/></StgValue>
</operation>

<operation id="1260" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:314  %prev_score_out_6_12 = add i8 %p_score1_load_11, %diag_score_0_v_i1_12_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_12"/></StgValue>
</operation>

<operation id="1261" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="907" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:679  %score1_load_30 = load i8* %score1_addr_30, align 2

]]></node>
<StgValue><ssdm name="score1_load_30"/></StgValue>
</operation>

<operation id="1262" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="929" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:701  %score1_load_31 = load i8* %score1_addr_31, align 1

]]></node>
<StgValue><ssdm name="score1_load_31"/></StgValue>
</operation>

<operation id="1263" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="951" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:723  %score1_load_32 = load i8* %score1_addr_32, align 16

]]></node>
<StgValue><ssdm name="score1_load_32"/></StgValue>
</operation>

<operation id="1264" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="975" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:747  %orig1_load_33 = load i20* %orig1_addr_33, align 4

]]></node>
<StgValue><ssdm name="orig1_load_33"/></StgValue>
</operation>

<operation id="1265" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="997" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:769  %orig1_load_34 = load i20* %orig1_addr_34, align 8

]]></node>
<StgValue><ssdm name="orig1_load_34"/></StgValue>
</operation>

<operation id="1266" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1019" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:791  %orig1_load_35 = load i20* %orig1_addr_35, align 4

]]></node>
<StgValue><ssdm name="orig1_load_35"/></StgValue>
</operation>

<operation id="1267" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2406  %or_cond_i_s = or i1 %tmp_59_s, %tmp_60_s

]]></node>
<StgValue><ssdm name="or_cond_i_s"/></StgValue>
</operation>

<operation id="1268" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2409  %or_cond1_i_s = or i1 %tmp_61_s, %tmp_62_s

]]></node>
<StgValue><ssdm name="or_cond1_i_s"/></StgValue>
</operation>

<operation id="1269" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2638" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2410  %prev_score_out_5_s = select i1 %or_cond1_i_s, i8 %prev_score_out_0_op_i1_10, i8 %prev_score_out_0_op_i_s

]]></node>
<StgValue><ssdm name="prev_score_out_5_s"/></StgValue>
</operation>

<operation id="1270" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2639" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2411  %prev_orig_out_9_s = select i1 %or_cond1_i_s, i20 %orig2_load_1_10, i20 %prev_orig_out_2_i_9

]]></node>
<StgValue><ssdm name="prev_orig_out_9_s"/></StgValue>
</operation>

<operation id="1271" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2640" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2412  %prev_score_out_2_i_s = select i1 %or_cond_i_s, i8 %prev_score_out_5_s, i8 %prev_score_out_8_s

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_s"/></StgValue>
</operation>

<operation id="1272" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2641" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2413  %prev_orig_out_2_i_s = select i1 %or_cond_i_s, i20 %prev_orig_out_9_s, i20 %orig2_load_1_s

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_s"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1273" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:293  %prev_score_out_0_op_i1_11 = add i8 -1, %score2_load_1_11

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_11"/></StgValue>
</operation>

<operation id="1274" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:294  %tmp_50_11 = icmp slt i8 %prev_score_out_6_11, %prev_score_out_0_op_i1_11

]]></node>
<StgValue><ssdm name="tmp_50_11"/></StgValue>
</operation>

<operation id="1275" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:295  %tmp_51_11 = icmp slt i8 %prev_score_out_6_11, %tmp_29_11

]]></node>
<StgValue><ssdm name="tmp_51_11"/></StgValue>
</operation>

<operation id="1276" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:297  %tmp_54_11 = icmp slt i8 %prev_score_out_0_op_i1_11, %prev_score_out_6_11

]]></node>
<StgValue><ssdm name="tmp_54_11"/></StgValue>
</operation>

<operation id="1277" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:298  %tmp_55_11 = icmp slt i8 %prev_score_out_0_op_i1_11, %tmp_29_11

]]></node>
<StgValue><ssdm name="tmp_55_11"/></StgValue>
</operation>

<operation id="1278" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="929" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:701  %score1_load_31 = load i8* %score1_addr_31, align 1

]]></node>
<StgValue><ssdm name="score1_load_31"/></StgValue>
</operation>

<operation id="1279" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="951" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:723  %score1_load_32 = load i8* %score1_addr_32, align 16

]]></node>
<StgValue><ssdm name="score1_load_32"/></StgValue>
</operation>

<operation id="1280" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="974" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:746  %score1_load_33 = load i8* %score1_addr_33, align 1

]]></node>
<StgValue><ssdm name="score1_load_33"/></StgValue>
</operation>

<operation id="1281" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="997" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:769  %orig1_load_34 = load i20* %orig1_addr_34, align 8

]]></node>
<StgValue><ssdm name="orig1_load_34"/></StgValue>
</operation>

<operation id="1282" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1019" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:791  %orig1_load_35 = load i20* %orig1_addr_35, align 4

]]></node>
<StgValue><ssdm name="orig1_load_35"/></StgValue>
</operation>

<operation id="1283" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1041" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:813  %orig1_load_36 = load i20* %orig1_addr_36, align 16

]]></node>
<StgValue><ssdm name="orig1_load_36"/></StgValue>
</operation>

<operation id="1284" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2647" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2419  %prev_score_out_0_op_i_10 = add i8 -1, %prev_score_out_2_i_s

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_10"/></StgValue>
</operation>

<operation id="1285" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2648" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2420  %tmp_59_10 = icmp slt i8 %prev_score_out_8_10, %prev_score_out_0_op_i_10

]]></node>
<StgValue><ssdm name="tmp_59_10"/></StgValue>
</operation>

<operation id="1286" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2649" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2421  %tmp_60_10 = icmp slt i8 %prev_score_out_8_10, %prev_score_out_0_op_i1_11

]]></node>
<StgValue><ssdm name="tmp_60_10"/></StgValue>
</operation>

<operation id="1287" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2651" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2423  %tmp_61_10 = icmp slt i8 %prev_score_out_0_op_i_10, %prev_score_out_8_10

]]></node>
<StgValue><ssdm name="tmp_61_10"/></StgValue>
</operation>

<operation id="1288" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2652" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2424  %tmp_62_10 = icmp slt i8 %prev_score_out_0_op_i_10, %prev_score_out_0_op_i1_11

]]></node>
<StgValue><ssdm name="tmp_62_10"/></StgValue>
</operation>

<operation id="1289" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2661" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2433  %diag_score_0_v_i_11_cast_cast = select i1 %tmp_58_11, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_11_cast_cast"/></StgValue>
</operation>

<operation id="1290" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2662" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2434  %prev_score_out_8_11 = add i8 %diag_score_0_v_i_11_cast_cast, %score2_load_1_11

]]></node>
<StgValue><ssdm name="prev_score_out_8_11"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1291" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:287  %tmp_124 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_11

]]></node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1292" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:288  %up_orig_11 = select i1 %tmp_5, i20 0, i20 %orig1_load_12

]]></node>
<StgValue><ssdm name="up_orig_11"/></StgValue>
</operation>

<operation id="1293" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:296  %or_cond_i1_11 = or i1 %tmp_50_11, %tmp_51_11

]]></node>
<StgValue><ssdm name="or_cond_i1_11"/></StgValue>
</operation>

<operation id="1294" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:299  %or_cond1_i1_11 = or i1 %tmp_54_11, %tmp_55_11

]]></node>
<StgValue><ssdm name="or_cond1_i1_11"/></StgValue>
</operation>

<operation id="1295" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:300  %prev_score_out_1_11 = select i1 %or_cond1_i1_11, i8 %tmp_29_11, i8 %prev_score_out_0_op_i1_11

]]></node>
<StgValue><ssdm name="prev_score_out_1_11"/></StgValue>
</operation>

<operation id="1296" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:301  %prev_orig_out_7_11 = select i1 %or_cond1_i1_11, i20 %up_orig_11, i20 %orig2_load_1_11

]]></node>
<StgValue><ssdm name="prev_orig_out_7_11"/></StgValue>
</operation>

<operation id="1297" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:302  %score2_load_1_12 = select i1 %or_cond_i1_11, i8 %prev_score_out_1_11, i8 %prev_score_out_6_11

]]></node>
<StgValue><ssdm name="score2_load_1_12"/></StgValue>
</operation>

<operation id="1298" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:303  %orig2_load_1_12 = select i1 %or_cond_i1_11, i20 %prev_orig_out_7_11, i20 %tmp_124

]]></node>
<StgValue><ssdm name="orig2_load_1_12"/></StgValue>
</operation>

<operation id="1299" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2400">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:307  %phitmp13 = add i8 -1, %score1_load_13

]]></node>
<StgValue><ssdm name="phitmp13"/></StgValue>
</operation>

<operation id="1300" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:328  %p_score1_load_12 = select i1 %tmp_5, i8 -14, i8 %score1_load_13

]]></node>
<StgValue><ssdm name="p_score1_load_12"/></StgValue>
</operation>

<operation id="1301" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:335  %diag_score_0_v_i1_13_cast_cast = select i1 %tmp_49_13, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_13_cast_cast"/></StgValue>
</operation>

<operation id="1302" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:336  %prev_score_out_6_13 = add i8 %p_score1_load_12, %diag_score_0_v_i1_13_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_13"/></StgValue>
</operation>

<operation id="1303" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="974" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:746  %score1_load_33 = load i8* %score1_addr_33, align 1

]]></node>
<StgValue><ssdm name="score1_load_33"/></StgValue>
</operation>

<operation id="1304" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="996" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:768  %score1_load_34 = load i8* %score1_addr_34, align 2

]]></node>
<StgValue><ssdm name="score1_load_34"/></StgValue>
</operation>

<operation id="1305" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1018" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:790  %score1_load_35 = load i8* %score1_addr_35, align 1

]]></node>
<StgValue><ssdm name="score1_load_35"/></StgValue>
</operation>

<operation id="1306" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1041" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:813  %orig1_load_36 = load i20* %orig1_addr_36, align 16

]]></node>
<StgValue><ssdm name="orig1_load_36"/></StgValue>
</operation>

<operation id="1307" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1063" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:835  %orig1_load_37 = load i20* %orig1_addr_37, align 4

]]></node>
<StgValue><ssdm name="orig1_load_37"/></StgValue>
</operation>

<operation id="1308" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1085" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:857  %orig1_load_38 = load i20* %orig1_addr_38, align 8

]]></node>
<StgValue><ssdm name="orig1_load_38"/></StgValue>
</operation>

<operation id="1309" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2422  %or_cond_i_10 = or i1 %tmp_59_10, %tmp_60_10

]]></node>
<StgValue><ssdm name="or_cond_i_10"/></StgValue>
</operation>

<operation id="1310" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2425  %or_cond1_i_10 = or i1 %tmp_61_10, %tmp_62_10

]]></node>
<StgValue><ssdm name="or_cond1_i_10"/></StgValue>
</operation>

<operation id="1311" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2654" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2426  %prev_score_out_5_10 = select i1 %or_cond1_i_10, i8 %prev_score_out_0_op_i1_11, i8 %prev_score_out_0_op_i_10

]]></node>
<StgValue><ssdm name="prev_score_out_5_10"/></StgValue>
</operation>

<operation id="1312" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2655" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2427  %prev_orig_out_9_10 = select i1 %or_cond1_i_10, i20 %orig2_load_1_11, i20 %prev_orig_out_2_i_s

]]></node>
<StgValue><ssdm name="prev_orig_out_9_10"/></StgValue>
</operation>

<operation id="1313" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2656" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2428  %prev_score_out_2_i_10 = select i1 %or_cond_i_10, i8 %prev_score_out_5_10, i8 %prev_score_out_8_10

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_10"/></StgValue>
</operation>

<operation id="1314" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2657" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2429  %prev_orig_out_2_i_10 = select i1 %or_cond_i_10, i20 %prev_orig_out_9_10, i20 %orig2_load_1_10

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_10"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1315" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:308  %tmp_29_12 = select i1 %tmp_5, i8 -15, i8 %phitmp13

]]></node>
<StgValue><ssdm name="tmp_29_12"/></StgValue>
</operation>

<operation id="1316" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:315  %prev_score_out_0_op_i1_12 = add i8 -1, %score2_load_1_12

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_12"/></StgValue>
</operation>

<operation id="1317" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:316  %tmp_50_12 = icmp slt i8 %prev_score_out_6_12, %prev_score_out_0_op_i1_12

]]></node>
<StgValue><ssdm name="tmp_50_12"/></StgValue>
</operation>

<operation id="1318" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:317  %tmp_51_12 = icmp slt i8 %prev_score_out_6_12, %tmp_29_12

]]></node>
<StgValue><ssdm name="tmp_51_12"/></StgValue>
</operation>

<operation id="1319" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:319  %tmp_54_12 = icmp slt i8 %prev_score_out_0_op_i1_12, %prev_score_out_6_12

]]></node>
<StgValue><ssdm name="tmp_54_12"/></StgValue>
</operation>

<operation id="1320" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:320  %tmp_55_12 = icmp slt i8 %prev_score_out_0_op_i1_12, %tmp_29_12

]]></node>
<StgValue><ssdm name="tmp_55_12"/></StgValue>
</operation>

<operation id="1321" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="996" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:768  %score1_load_34 = load i8* %score1_addr_34, align 2

]]></node>
<StgValue><ssdm name="score1_load_34"/></StgValue>
</operation>

<operation id="1322" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1018" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:790  %score1_load_35 = load i8* %score1_addr_35, align 1

]]></node>
<StgValue><ssdm name="score1_load_35"/></StgValue>
</operation>

<operation id="1323" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1040" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:812  %score1_load_36 = load i8* %score1_addr_36, align 4

]]></node>
<StgValue><ssdm name="score1_load_36"/></StgValue>
</operation>

<operation id="1324" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1063" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:835  %orig1_load_37 = load i20* %orig1_addr_37, align 4

]]></node>
<StgValue><ssdm name="orig1_load_37"/></StgValue>
</operation>

<operation id="1325" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1085" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:857  %orig1_load_38 = load i20* %orig1_addr_38, align 8

]]></node>
<StgValue><ssdm name="orig1_load_38"/></StgValue>
</operation>

<operation id="1326" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1107" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:879  %orig1_load_39 = load i20* %orig1_addr_39, align 4

]]></node>
<StgValue><ssdm name="orig1_load_39"/></StgValue>
</operation>

<operation id="1327" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2663" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2435  %prev_score_out_0_op_i_11 = add i8 -1, %prev_score_out_2_i_10

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_11"/></StgValue>
</operation>

<operation id="1328" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2664" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2436  %tmp_59_11 = icmp slt i8 %prev_score_out_8_11, %prev_score_out_0_op_i_11

]]></node>
<StgValue><ssdm name="tmp_59_11"/></StgValue>
</operation>

<operation id="1329" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2665" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2437  %tmp_60_11 = icmp slt i8 %prev_score_out_8_11, %prev_score_out_0_op_i1_12

]]></node>
<StgValue><ssdm name="tmp_60_11"/></StgValue>
</operation>

<operation id="1330" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2667" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2439  %tmp_61_11 = icmp slt i8 %prev_score_out_0_op_i_11, %prev_score_out_8_11

]]></node>
<StgValue><ssdm name="tmp_61_11"/></StgValue>
</operation>

<operation id="1331" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2668" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2440  %tmp_62_11 = icmp slt i8 %prev_score_out_0_op_i_11, %prev_score_out_0_op_i1_12

]]></node>
<StgValue><ssdm name="tmp_62_11"/></StgValue>
</operation>

<operation id="1332" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2677" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2449  %diag_score_0_v_i_12_cast_cast = select i1 %tmp_58_12, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_12_cast_cast"/></StgValue>
</operation>

<operation id="1333" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2678" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2450  %prev_score_out_8_12 = add i8 %diag_score_0_v_i_12_cast_cast, %score2_load_1_12

]]></node>
<StgValue><ssdm name="prev_score_out_8_12"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1334" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:309  %tmp_125 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_12

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1335" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:310  %up_orig_12 = select i1 %tmp_5, i20 0, i20 %orig1_load_13

]]></node>
<StgValue><ssdm name="up_orig_12"/></StgValue>
</operation>

<operation id="1336" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:318  %or_cond_i1_12 = or i1 %tmp_50_12, %tmp_51_12

]]></node>
<StgValue><ssdm name="or_cond_i1_12"/></StgValue>
</operation>

<operation id="1337" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:321  %or_cond1_i1_12 = or i1 %tmp_54_12, %tmp_55_12

]]></node>
<StgValue><ssdm name="or_cond1_i1_12"/></StgValue>
</operation>

<operation id="1338" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:322  %prev_score_out_1_12 = select i1 %or_cond1_i1_12, i8 %tmp_29_12, i8 %prev_score_out_0_op_i1_12

]]></node>
<StgValue><ssdm name="prev_score_out_1_12"/></StgValue>
</operation>

<operation id="1339" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:323  %prev_orig_out_7_12 = select i1 %or_cond1_i1_12, i20 %up_orig_12, i20 %orig2_load_1_12

]]></node>
<StgValue><ssdm name="prev_orig_out_7_12"/></StgValue>
</operation>

<operation id="1340" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:324  %score2_load_1_13 = select i1 %or_cond_i1_12, i8 %prev_score_out_1_12, i8 %prev_score_out_6_12

]]></node>
<StgValue><ssdm name="score2_load_1_13"/></StgValue>
</operation>

<operation id="1341" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:325  %orig2_load_1_13 = select i1 %or_cond_i1_12, i20 %prev_orig_out_7_12, i20 %tmp_125

]]></node>
<StgValue><ssdm name="orig2_load_1_13"/></StgValue>
</operation>

<operation id="1342" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2401">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:329  %phitmp14 = add i8 -1, %score1_load_14

]]></node>
<StgValue><ssdm name="phitmp14"/></StgValue>
</operation>

<operation id="1343" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:330  %tmp_29_13 = select i1 %tmp_5, i8 -16, i8 %phitmp14

]]></node>
<StgValue><ssdm name="tmp_29_13"/></StgValue>
</operation>

<operation id="1344" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:350  %p_score1_load_13 = select i1 %tmp_5, i8 -15, i8 %score1_load_14

]]></node>
<StgValue><ssdm name="p_score1_load_13"/></StgValue>
</operation>

<operation id="1345" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:357  %diag_score_0_v_i1_14_cast_cast = select i1 %tmp_49_14, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_14_cast_cast"/></StgValue>
</operation>

<operation id="1346" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:358  %prev_score_out_6_14 = add i8 %p_score1_load_13, %diag_score_0_v_i1_14_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_14"/></StgValue>
</operation>

<operation id="1347" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1040" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:812  %score1_load_36 = load i8* %score1_addr_36, align 4

]]></node>
<StgValue><ssdm name="score1_load_36"/></StgValue>
</operation>

<operation id="1348" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1062" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:834  %score1_load_37 = load i8* %score1_addr_37, align 1

]]></node>
<StgValue><ssdm name="score1_load_37"/></StgValue>
</operation>

<operation id="1349" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1084" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:856  %score1_load_38 = load i8* %score1_addr_38, align 2

]]></node>
<StgValue><ssdm name="score1_load_38"/></StgValue>
</operation>

<operation id="1350" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1107" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:879  %orig1_load_39 = load i20* %orig1_addr_39, align 4

]]></node>
<StgValue><ssdm name="orig1_load_39"/></StgValue>
</operation>

<operation id="1351" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1129" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:901  %orig1_load_40 = load i20* %orig1_addr_40, align 16

]]></node>
<StgValue><ssdm name="orig1_load_40"/></StgValue>
</operation>

<operation id="1352" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1151" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:923  %orig1_load_41 = load i20* %orig1_addr_41, align 4

]]></node>
<StgValue><ssdm name="orig1_load_41"/></StgValue>
</operation>

<operation id="1353" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2438  %or_cond_i_11 = or i1 %tmp_59_11, %tmp_60_11

]]></node>
<StgValue><ssdm name="or_cond_i_11"/></StgValue>
</operation>

<operation id="1354" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2441  %or_cond1_i_11 = or i1 %tmp_61_11, %tmp_62_11

]]></node>
<StgValue><ssdm name="or_cond1_i_11"/></StgValue>
</operation>

<operation id="1355" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2670" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2442  %prev_score_out_5_11 = select i1 %or_cond1_i_11, i8 %prev_score_out_0_op_i1_12, i8 %prev_score_out_0_op_i_11

]]></node>
<StgValue><ssdm name="prev_score_out_5_11"/></StgValue>
</operation>

<operation id="1356" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2671" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2443  %prev_orig_out_9_11 = select i1 %or_cond1_i_11, i20 %orig2_load_1_12, i20 %prev_orig_out_2_i_10

]]></node>
<StgValue><ssdm name="prev_orig_out_9_11"/></StgValue>
</operation>

<operation id="1357" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2672" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2444  %prev_score_out_2_i_11 = select i1 %or_cond_i_11, i8 %prev_score_out_5_11, i8 %prev_score_out_8_11

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_11"/></StgValue>
</operation>

<operation id="1358" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2673" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2445  %prev_orig_out_2_i_11 = select i1 %or_cond_i_11, i20 %prev_orig_out_9_11, i20 %orig2_load_1_11

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_11"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1359" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:337  %prev_score_out_0_op_i1_13 = add i8 -1, %score2_load_1_13

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_13"/></StgValue>
</operation>

<operation id="1360" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:338  %tmp_50_13 = icmp slt i8 %prev_score_out_6_13, %prev_score_out_0_op_i1_13

]]></node>
<StgValue><ssdm name="tmp_50_13"/></StgValue>
</operation>

<operation id="1361" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:339  %tmp_51_13 = icmp slt i8 %prev_score_out_6_13, %tmp_29_13

]]></node>
<StgValue><ssdm name="tmp_51_13"/></StgValue>
</operation>

<operation id="1362" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:341  %tmp_54_13 = icmp slt i8 %prev_score_out_0_op_i1_13, %prev_score_out_6_13

]]></node>
<StgValue><ssdm name="tmp_54_13"/></StgValue>
</operation>

<operation id="1363" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:342  %tmp_55_13 = icmp slt i8 %prev_score_out_0_op_i1_13, %tmp_29_13

]]></node>
<StgValue><ssdm name="tmp_55_13"/></StgValue>
</operation>

<operation id="1364" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1062" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:834  %score1_load_37 = load i8* %score1_addr_37, align 1

]]></node>
<StgValue><ssdm name="score1_load_37"/></StgValue>
</operation>

<operation id="1365" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1084" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:856  %score1_load_38 = load i8* %score1_addr_38, align 2

]]></node>
<StgValue><ssdm name="score1_load_38"/></StgValue>
</operation>

<operation id="1366" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1106" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:878  %score1_load_39 = load i8* %score1_addr_39, align 1

]]></node>
<StgValue><ssdm name="score1_load_39"/></StgValue>
</operation>

<operation id="1367" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1129" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:901  %orig1_load_40 = load i20* %orig1_addr_40, align 16

]]></node>
<StgValue><ssdm name="orig1_load_40"/></StgValue>
</operation>

<operation id="1368" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1151" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:923  %orig1_load_41 = load i20* %orig1_addr_41, align 4

]]></node>
<StgValue><ssdm name="orig1_load_41"/></StgValue>
</operation>

<operation id="1369" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1173" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:945  %orig1_load_42 = load i20* %orig1_addr_42, align 8

]]></node>
<StgValue><ssdm name="orig1_load_42"/></StgValue>
</operation>

<operation id="1370" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2679" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2451  %prev_score_out_0_op_i_12 = add i8 -1, %prev_score_out_2_i_11

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_12"/></StgValue>
</operation>

<operation id="1371" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2680" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2452  %tmp_59_12 = icmp slt i8 %prev_score_out_8_12, %prev_score_out_0_op_i_12

]]></node>
<StgValue><ssdm name="tmp_59_12"/></StgValue>
</operation>

<operation id="1372" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2681" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2453  %tmp_60_12 = icmp slt i8 %prev_score_out_8_12, %prev_score_out_0_op_i1_13

]]></node>
<StgValue><ssdm name="tmp_60_12"/></StgValue>
</operation>

<operation id="1373" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2683" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2455  %tmp_61_12 = icmp slt i8 %prev_score_out_0_op_i_12, %prev_score_out_8_12

]]></node>
<StgValue><ssdm name="tmp_61_12"/></StgValue>
</operation>

<operation id="1374" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2684" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2456  %tmp_62_12 = icmp slt i8 %prev_score_out_0_op_i_12, %prev_score_out_0_op_i1_13

]]></node>
<StgValue><ssdm name="tmp_62_12"/></StgValue>
</operation>

<operation id="1375" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2693" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2465  %diag_score_0_v_i_13_cast_cast = select i1 %tmp_58_13, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_13_cast_cast"/></StgValue>
</operation>

<operation id="1376" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2694" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2466  %prev_score_out_8_13 = add i8 %diag_score_0_v_i_13_cast_cast, %score2_load_1_13

]]></node>
<StgValue><ssdm name="prev_score_out_8_13"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1377" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:331  %tmp_126 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_13

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1378" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:332  %up_orig_13 = select i1 %tmp_5, i20 0, i20 %orig1_load_14

]]></node>
<StgValue><ssdm name="up_orig_13"/></StgValue>
</operation>

<operation id="1379" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:340  %or_cond_i1_13 = or i1 %tmp_50_13, %tmp_51_13

]]></node>
<StgValue><ssdm name="or_cond_i1_13"/></StgValue>
</operation>

<operation id="1380" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:343  %or_cond1_i1_13 = or i1 %tmp_54_13, %tmp_55_13

]]></node>
<StgValue><ssdm name="or_cond1_i1_13"/></StgValue>
</operation>

<operation id="1381" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:344  %prev_score_out_1_13 = select i1 %or_cond1_i1_13, i8 %tmp_29_13, i8 %prev_score_out_0_op_i1_13

]]></node>
<StgValue><ssdm name="prev_score_out_1_13"/></StgValue>
</operation>

<operation id="1382" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:345  %prev_orig_out_7_13 = select i1 %or_cond1_i1_13, i20 %up_orig_13, i20 %orig2_load_1_13

]]></node>
<StgValue><ssdm name="prev_orig_out_7_13"/></StgValue>
</operation>

<operation id="1383" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:346  %score2_load_1_14 = select i1 %or_cond_i1_13, i8 %prev_score_out_1_13, i8 %prev_score_out_6_13

]]></node>
<StgValue><ssdm name="score2_load_1_14"/></StgValue>
</operation>

<operation id="1384" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:347  %orig2_load_1_14 = select i1 %or_cond_i1_13, i20 %prev_orig_out_7_13, i20 %tmp_126

]]></node>
<StgValue><ssdm name="orig2_load_1_14"/></StgValue>
</operation>

<operation id="1385" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2402">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:351  %phitmp15 = add i8 -1, %score1_load_15

]]></node>
<StgValue><ssdm name="phitmp15"/></StgValue>
</operation>

<operation id="1386" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:372  %p_score1_load_14 = select i1 %tmp_5, i8 -16, i8 %score1_load_15

]]></node>
<StgValue><ssdm name="p_score1_load_14"/></StgValue>
</operation>

<operation id="1387" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="608" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:380  %diag_score_0_v_i1_15_cast_cast = select i1 %tmp_49_15, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_15_cast_cast"/></StgValue>
</operation>

<operation id="1388" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="609" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:381  %prev_score_out_6_15 = add i8 %p_score1_load_14, %diag_score_0_v_i1_15_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_15"/></StgValue>
</operation>

<operation id="1389" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1106" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:878  %score1_load_39 = load i8* %score1_addr_39, align 1

]]></node>
<StgValue><ssdm name="score1_load_39"/></StgValue>
</operation>

<operation id="1390" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1128" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:900  %score1_load_40 = load i8* %score1_addr_40, align 8

]]></node>
<StgValue><ssdm name="score1_load_40"/></StgValue>
</operation>

<operation id="1391" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1150" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:922  %score1_load_41 = load i8* %score1_addr_41, align 1

]]></node>
<StgValue><ssdm name="score1_load_41"/></StgValue>
</operation>

<operation id="1392" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1173" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:945  %orig1_load_42 = load i20* %orig1_addr_42, align 8

]]></node>
<StgValue><ssdm name="orig1_load_42"/></StgValue>
</operation>

<operation id="1393" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1195" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:967  %orig1_load_43 = load i20* %orig1_addr_43, align 4

]]></node>
<StgValue><ssdm name="orig1_load_43"/></StgValue>
</operation>

<operation id="1394" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1217" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:989  %orig1_load_44 = load i20* %orig1_addr_44, align 16

]]></node>
<StgValue><ssdm name="orig1_load_44"/></StgValue>
</operation>

<operation id="1395" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2454  %or_cond_i_12 = or i1 %tmp_59_12, %tmp_60_12

]]></node>
<StgValue><ssdm name="or_cond_i_12"/></StgValue>
</operation>

<operation id="1396" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2457  %or_cond1_i_12 = or i1 %tmp_61_12, %tmp_62_12

]]></node>
<StgValue><ssdm name="or_cond1_i_12"/></StgValue>
</operation>

<operation id="1397" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2686" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2458  %prev_score_out_5_12 = select i1 %or_cond1_i_12, i8 %prev_score_out_0_op_i1_13, i8 %prev_score_out_0_op_i_12

]]></node>
<StgValue><ssdm name="prev_score_out_5_12"/></StgValue>
</operation>

<operation id="1398" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2687" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2459  %prev_orig_out_9_12 = select i1 %or_cond1_i_12, i20 %orig2_load_1_13, i20 %prev_orig_out_2_i_11

]]></node>
<StgValue><ssdm name="prev_orig_out_9_12"/></StgValue>
</operation>

<operation id="1399" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2688" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2460  %prev_score_out_2_i_12 = select i1 %or_cond_i_12, i8 %prev_score_out_5_12, i8 %prev_score_out_8_12

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_12"/></StgValue>
</operation>

<operation id="1400" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2689" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2461  %prev_orig_out_2_i_12 = select i1 %or_cond_i_12, i20 %prev_orig_out_9_12, i20 %orig2_load_1_12

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_12"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1401" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:352  %tmp_29_14 = select i1 %tmp_5, i8 -17, i8 %phitmp15

]]></node>
<StgValue><ssdm name="tmp_29_14"/></StgValue>
</operation>

<operation id="1402" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:359  %prev_score_out_0_op_i1_14 = add i8 -1, %score2_load_1_14

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_14"/></StgValue>
</operation>

<operation id="1403" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:360  %tmp_50_14 = icmp slt i8 %prev_score_out_6_14, %prev_score_out_0_op_i1_14

]]></node>
<StgValue><ssdm name="tmp_50_14"/></StgValue>
</operation>

<operation id="1404" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:361  %tmp_51_14 = icmp slt i8 %prev_score_out_6_14, %tmp_29_14

]]></node>
<StgValue><ssdm name="tmp_51_14"/></StgValue>
</operation>

<operation id="1405" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:363  %tmp_54_14 = icmp slt i8 %prev_score_out_0_op_i1_14, %prev_score_out_6_14

]]></node>
<StgValue><ssdm name="tmp_54_14"/></StgValue>
</operation>

<operation id="1406" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:364  %tmp_55_14 = icmp slt i8 %prev_score_out_0_op_i1_14, %tmp_29_14

]]></node>
<StgValue><ssdm name="tmp_55_14"/></StgValue>
</operation>

<operation id="1407" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1128" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:900  %score1_load_40 = load i8* %score1_addr_40, align 8

]]></node>
<StgValue><ssdm name="score1_load_40"/></StgValue>
</operation>

<operation id="1408" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1150" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:922  %score1_load_41 = load i8* %score1_addr_41, align 1

]]></node>
<StgValue><ssdm name="score1_load_41"/></StgValue>
</operation>

<operation id="1409" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1172" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:944  %score1_load_42 = load i8* %score1_addr_42, align 2

]]></node>
<StgValue><ssdm name="score1_load_42"/></StgValue>
</operation>

<operation id="1410" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1195" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:967  %orig1_load_43 = load i20* %orig1_addr_43, align 4

]]></node>
<StgValue><ssdm name="orig1_load_43"/></StgValue>
</operation>

<operation id="1411" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1217" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:989  %orig1_load_44 = load i20* %orig1_addr_44, align 16

]]></node>
<StgValue><ssdm name="orig1_load_44"/></StgValue>
</operation>

<operation id="1412" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1239" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1011  %orig1_load_45 = load i20* %orig1_addr_45, align 4

]]></node>
<StgValue><ssdm name="orig1_load_45"/></StgValue>
</operation>

<operation id="1413" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2695" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2467  %prev_score_out_0_op_i_13 = add i8 -1, %prev_score_out_2_i_12

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_13"/></StgValue>
</operation>

<operation id="1414" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2696" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2468  %tmp_59_13 = icmp slt i8 %prev_score_out_8_13, %prev_score_out_0_op_i_13

]]></node>
<StgValue><ssdm name="tmp_59_13"/></StgValue>
</operation>

<operation id="1415" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2697" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2469  %tmp_60_13 = icmp slt i8 %prev_score_out_8_13, %prev_score_out_0_op_i1_14

]]></node>
<StgValue><ssdm name="tmp_60_13"/></StgValue>
</operation>

<operation id="1416" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2699" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2471  %tmp_61_13 = icmp slt i8 %prev_score_out_0_op_i_13, %prev_score_out_8_13

]]></node>
<StgValue><ssdm name="tmp_61_13"/></StgValue>
</operation>

<operation id="1417" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2700" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2472  %tmp_62_13 = icmp slt i8 %prev_score_out_0_op_i_13, %prev_score_out_0_op_i1_14

]]></node>
<StgValue><ssdm name="tmp_62_13"/></StgValue>
</operation>

<operation id="1418" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2709" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2481  %diag_score_0_v_i_14_cast_cast = select i1 %tmp_58_14, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_14_cast_cast"/></StgValue>
</operation>

<operation id="1419" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2710" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2482  %prev_score_out_8_14 = add i8 %diag_score_0_v_i_14_cast_cast, %score2_load_1_14

]]></node>
<StgValue><ssdm name="prev_score_out_8_14"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1420" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:353  %tmp_127 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_14

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1421" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:354  %up_orig_14 = select i1 %tmp_5, i20 0, i20 %orig1_load_15

]]></node>
<StgValue><ssdm name="up_orig_14"/></StgValue>
</operation>

<operation id="1422" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:362  %or_cond_i1_14 = or i1 %tmp_50_14, %tmp_51_14

]]></node>
<StgValue><ssdm name="or_cond_i1_14"/></StgValue>
</operation>

<operation id="1423" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:365  %or_cond1_i1_14 = or i1 %tmp_54_14, %tmp_55_14

]]></node>
<StgValue><ssdm name="or_cond1_i1_14"/></StgValue>
</operation>

<operation id="1424" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:366  %prev_score_out_1_14 = select i1 %or_cond1_i1_14, i8 %tmp_29_14, i8 %prev_score_out_0_op_i1_14

]]></node>
<StgValue><ssdm name="prev_score_out_1_14"/></StgValue>
</operation>

<operation id="1425" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:367  %prev_orig_out_7_14 = select i1 %or_cond1_i1_14, i20 %up_orig_14, i20 %orig2_load_1_14

]]></node>
<StgValue><ssdm name="prev_orig_out_7_14"/></StgValue>
</operation>

<operation id="1426" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:368  %score2_load_1_15 = select i1 %or_cond_i1_14, i8 %prev_score_out_1_14, i8 %prev_score_out_6_14

]]></node>
<StgValue><ssdm name="score2_load_1_15"/></StgValue>
</operation>

<operation id="1427" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:369  %orig2_load_1_15 = select i1 %or_cond_i1_14, i20 %prev_orig_out_7_14, i20 %tmp_127

]]></node>
<StgValue><ssdm name="orig2_load_1_15"/></StgValue>
</operation>

<operation id="1428" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2403">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:373  %phitmp16 = add i8 -1, %score1_load_16

]]></node>
<StgValue><ssdm name="phitmp16"/></StgValue>
</operation>

<operation id="1429" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="623" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:395  %p_score1_load_15 = select i1 %tmp_5, i8 -17, i8 %score1_load_16

]]></node>
<StgValue><ssdm name="p_score1_load_15"/></StgValue>
</operation>

<operation id="1430" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:402  %diag_score_0_v_i1_16_cast_cast = select i1 %tmp_49_16, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_16_cast_cast"/></StgValue>
</operation>

<operation id="1431" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:403  %prev_score_out_6_16 = add i8 %p_score1_load_15, %diag_score_0_v_i1_16_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_16"/></StgValue>
</operation>

<operation id="1432" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1172" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:944  %score1_load_42 = load i8* %score1_addr_42, align 2

]]></node>
<StgValue><ssdm name="score1_load_42"/></StgValue>
</operation>

<operation id="1433" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1194" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:966  %score1_load_43 = load i8* %score1_addr_43, align 1

]]></node>
<StgValue><ssdm name="score1_load_43"/></StgValue>
</operation>

<operation id="1434" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1216" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:988  %score1_load_44 = load i8* %score1_addr_44, align 4

]]></node>
<StgValue><ssdm name="score1_load_44"/></StgValue>
</operation>

<operation id="1435" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1239" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1011  %orig1_load_45 = load i20* %orig1_addr_45, align 4

]]></node>
<StgValue><ssdm name="orig1_load_45"/></StgValue>
</operation>

<operation id="1436" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1261" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1033  %orig1_load_46 = load i20* %orig1_addr_46, align 8

]]></node>
<StgValue><ssdm name="orig1_load_46"/></StgValue>
</operation>

<operation id="1437" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1283" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1055  %orig1_load_47 = load i20* %orig1_addr_47, align 4

]]></node>
<StgValue><ssdm name="orig1_load_47"/></StgValue>
</operation>

<operation id="1438" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2470  %or_cond_i_13 = or i1 %tmp_59_13, %tmp_60_13

]]></node>
<StgValue><ssdm name="or_cond_i_13"/></StgValue>
</operation>

<operation id="1439" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2473  %or_cond1_i_13 = or i1 %tmp_61_13, %tmp_62_13

]]></node>
<StgValue><ssdm name="or_cond1_i_13"/></StgValue>
</operation>

<operation id="1440" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2702" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2474  %prev_score_out_5_13 = select i1 %or_cond1_i_13, i8 %prev_score_out_0_op_i1_14, i8 %prev_score_out_0_op_i_13

]]></node>
<StgValue><ssdm name="prev_score_out_5_13"/></StgValue>
</operation>

<operation id="1441" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2703" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2475  %prev_orig_out_9_13 = select i1 %or_cond1_i_13, i20 %orig2_load_1_14, i20 %prev_orig_out_2_i_12

]]></node>
<StgValue><ssdm name="prev_orig_out_9_13"/></StgValue>
</operation>

<operation id="1442" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2704" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2476  %prev_score_out_2_i_13 = select i1 %or_cond_i_13, i8 %prev_score_out_5_13, i8 %prev_score_out_8_13

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_13"/></StgValue>
</operation>

<operation id="1443" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2705" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2477  %prev_orig_out_2_i_13 = select i1 %or_cond_i_13, i20 %prev_orig_out_9_13, i20 %orig2_load_1_13

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_13"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1444" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:374  %tmp_29_15 = select i1 %tmp_5, i8 -18, i8 %phitmp16

]]></node>
<StgValue><ssdm name="tmp_29_15"/></StgValue>
</operation>

<operation id="1445" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:382  %prev_score_out_0_op_i1_15 = add i8 -1, %score2_load_1_15

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_15"/></StgValue>
</operation>

<operation id="1446" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="611" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:383  %tmp_50_15 = icmp slt i8 %prev_score_out_6_15, %prev_score_out_0_op_i1_15

]]></node>
<StgValue><ssdm name="tmp_50_15"/></StgValue>
</operation>

<operation id="1447" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="612" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:384  %tmp_51_15 = icmp slt i8 %prev_score_out_6_15, %tmp_29_15

]]></node>
<StgValue><ssdm name="tmp_51_15"/></StgValue>
</operation>

<operation id="1448" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:386  %tmp_54_15 = icmp slt i8 %prev_score_out_0_op_i1_15, %prev_score_out_6_15

]]></node>
<StgValue><ssdm name="tmp_54_15"/></StgValue>
</operation>

<operation id="1449" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="615" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:387  %tmp_55_15 = icmp slt i8 %prev_score_out_0_op_i1_15, %tmp_29_15

]]></node>
<StgValue><ssdm name="tmp_55_15"/></StgValue>
</operation>

<operation id="1450" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1194" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:966  %score1_load_43 = load i8* %score1_addr_43, align 1

]]></node>
<StgValue><ssdm name="score1_load_43"/></StgValue>
</operation>

<operation id="1451" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1216" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:988  %score1_load_44 = load i8* %score1_addr_44, align 4

]]></node>
<StgValue><ssdm name="score1_load_44"/></StgValue>
</operation>

<operation id="1452" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1238" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1010  %score1_load_45 = load i8* %score1_addr_45, align 1

]]></node>
<StgValue><ssdm name="score1_load_45"/></StgValue>
</operation>

<operation id="1453" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1261" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1033  %orig1_load_46 = load i20* %orig1_addr_46, align 8

]]></node>
<StgValue><ssdm name="orig1_load_46"/></StgValue>
</operation>

<operation id="1454" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1283" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1055  %orig1_load_47 = load i20* %orig1_addr_47, align 4

]]></node>
<StgValue><ssdm name="orig1_load_47"/></StgValue>
</operation>

<operation id="1455" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1305" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1077  %orig1_load_48 = load i20* %orig1_addr_48, align 16

]]></node>
<StgValue><ssdm name="orig1_load_48"/></StgValue>
</operation>

<operation id="1456" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2711" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2483  %prev_score_out_0_op_i_14 = add i8 -1, %prev_score_out_2_i_13

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_14"/></StgValue>
</operation>

<operation id="1457" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2712" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2484  %tmp_59_14 = icmp slt i8 %prev_score_out_8_14, %prev_score_out_0_op_i_14

]]></node>
<StgValue><ssdm name="tmp_59_14"/></StgValue>
</operation>

<operation id="1458" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2713" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2485  %tmp_60_14 = icmp slt i8 %prev_score_out_8_14, %prev_score_out_0_op_i1_15

]]></node>
<StgValue><ssdm name="tmp_60_14"/></StgValue>
</operation>

<operation id="1459" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2715" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2487  %tmp_61_14 = icmp slt i8 %prev_score_out_0_op_i_14, %prev_score_out_8_14

]]></node>
<StgValue><ssdm name="tmp_61_14"/></StgValue>
</operation>

<operation id="1460" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2716" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2488  %tmp_62_14 = icmp slt i8 %prev_score_out_0_op_i_14, %prev_score_out_0_op_i1_15

]]></node>
<StgValue><ssdm name="tmp_62_14"/></StgValue>
</operation>

<operation id="1461" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2725" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2497  %diag_score_0_v_i_15_cast_cast = select i1 %tmp_58_15, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_15_cast_cast"/></StgValue>
</operation>

<operation id="1462" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2726" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2498  %prev_score_out_8_15 = add i8 %diag_score_0_v_i_15_cast_cast, %score2_load_1_15

]]></node>
<StgValue><ssdm name="prev_score_out_8_15"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1463" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="603" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:375  %tmp_128 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_15

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1464" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:376  %up_orig_15 = select i1 %tmp_5, i20 0, i20 %orig1_load_16

]]></node>
<StgValue><ssdm name="up_orig_15"/></StgValue>
</operation>

<operation id="1465" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:385  %or_cond_i1_15 = or i1 %tmp_50_15, %tmp_51_15

]]></node>
<StgValue><ssdm name="or_cond_i1_15"/></StgValue>
</operation>

<operation id="1466" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:388  %or_cond1_i1_15 = or i1 %tmp_54_15, %tmp_55_15

]]></node>
<StgValue><ssdm name="or_cond1_i1_15"/></StgValue>
</operation>

<operation id="1467" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="617" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:389  %prev_score_out_1_15 = select i1 %or_cond1_i1_15, i8 %tmp_29_15, i8 %prev_score_out_0_op_i1_15

]]></node>
<StgValue><ssdm name="prev_score_out_1_15"/></StgValue>
</operation>

<operation id="1468" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:390  %prev_orig_out_7_15 = select i1 %or_cond1_i1_15, i20 %up_orig_15, i20 %orig2_load_1_15

]]></node>
<StgValue><ssdm name="prev_orig_out_7_15"/></StgValue>
</operation>

<operation id="1469" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="619" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:391  %score2_load_1_16 = select i1 %or_cond_i1_15, i8 %prev_score_out_1_15, i8 %prev_score_out_6_15

]]></node>
<StgValue><ssdm name="score2_load_1_16"/></StgValue>
</operation>

<operation id="1470" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="620" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:392  %orig2_load_1_16 = select i1 %or_cond_i1_15, i20 %prev_orig_out_7_15, i20 %tmp_128

]]></node>
<StgValue><ssdm name="orig2_load_1_16"/></StgValue>
</operation>

<operation id="1471" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2404">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="624" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:396  %phitmp17 = add i8 -1, %score1_load_17

]]></node>
<StgValue><ssdm name="phitmp17"/></StgValue>
</operation>

<operation id="1472" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="645" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:417  %p_score1_load_16 = select i1 %tmp_5, i8 -18, i8 %score1_load_17

]]></node>
<StgValue><ssdm name="p_score1_load_16"/></StgValue>
</operation>

<operation id="1473" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="652" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:424  %diag_score_0_v_i1_17_cast_cast = select i1 %tmp_49_17, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_17_cast_cast"/></StgValue>
</operation>

<operation id="1474" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="653" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:425  %prev_score_out_6_17 = add i8 %p_score1_load_16, %diag_score_0_v_i1_17_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_17"/></StgValue>
</operation>

<operation id="1475" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1238" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1010  %score1_load_45 = load i8* %score1_addr_45, align 1

]]></node>
<StgValue><ssdm name="score1_load_45"/></StgValue>
</operation>

<operation id="1476" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1260" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1032  %score1_load_46 = load i8* %score1_addr_46, align 2

]]></node>
<StgValue><ssdm name="score1_load_46"/></StgValue>
</operation>

<operation id="1477" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1282" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1054  %score1_load_47 = load i8* %score1_addr_47, align 1

]]></node>
<StgValue><ssdm name="score1_load_47"/></StgValue>
</operation>

<operation id="1478" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1305" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1077  %orig1_load_48 = load i20* %orig1_addr_48, align 16

]]></node>
<StgValue><ssdm name="orig1_load_48"/></StgValue>
</operation>

<operation id="1479" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1328" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1100  %orig1_load_49 = load i20* %orig1_addr_49, align 4

]]></node>
<StgValue><ssdm name="orig1_load_49"/></StgValue>
</operation>

<operation id="1480" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1350" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1122  %orig1_load_50 = load i20* %orig1_addr_50, align 8

]]></node>
<StgValue><ssdm name="orig1_load_50"/></StgValue>
</operation>

<operation id="1481" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2486  %or_cond_i_14 = or i1 %tmp_59_14, %tmp_60_14

]]></node>
<StgValue><ssdm name="or_cond_i_14"/></StgValue>
</operation>

<operation id="1482" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2489  %or_cond1_i_14 = or i1 %tmp_61_14, %tmp_62_14

]]></node>
<StgValue><ssdm name="or_cond1_i_14"/></StgValue>
</operation>

<operation id="1483" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2718" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2490  %prev_score_out_5_14 = select i1 %or_cond1_i_14, i8 %prev_score_out_0_op_i1_15, i8 %prev_score_out_0_op_i_14

]]></node>
<StgValue><ssdm name="prev_score_out_5_14"/></StgValue>
</operation>

<operation id="1484" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2719" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2491  %prev_orig_out_9_14 = select i1 %or_cond1_i_14, i20 %orig2_load_1_15, i20 %prev_orig_out_2_i_13

]]></node>
<StgValue><ssdm name="prev_orig_out_9_14"/></StgValue>
</operation>

<operation id="1485" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2720" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2492  %prev_score_out_2_i_14 = select i1 %or_cond_i_14, i8 %prev_score_out_5_14, i8 %prev_score_out_8_14

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_14"/></StgValue>
</operation>

<operation id="1486" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2721" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2493  %prev_orig_out_2_i_14 = select i1 %or_cond_i_14, i20 %prev_orig_out_9_14, i20 %orig2_load_1_14

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_14"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1487" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:397  %tmp_29_16 = select i1 %tmp_5, i8 -19, i8 %phitmp17

]]></node>
<StgValue><ssdm name="tmp_29_16"/></StgValue>
</operation>

<operation id="1488" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:404  %prev_score_out_0_op_i1_16 = add i8 -1, %score2_load_1_16

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_16"/></StgValue>
</operation>

<operation id="1489" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="633" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:405  %tmp_50_16 = icmp slt i8 %prev_score_out_6_16, %prev_score_out_0_op_i1_16

]]></node>
<StgValue><ssdm name="tmp_50_16"/></StgValue>
</operation>

<operation id="1490" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="634" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:406  %tmp_51_16 = icmp slt i8 %prev_score_out_6_16, %tmp_29_16

]]></node>
<StgValue><ssdm name="tmp_51_16"/></StgValue>
</operation>

<operation id="1491" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="636" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:408  %tmp_54_16 = icmp slt i8 %prev_score_out_0_op_i1_16, %prev_score_out_6_16

]]></node>
<StgValue><ssdm name="tmp_54_16"/></StgValue>
</operation>

<operation id="1492" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="637" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:409  %tmp_55_16 = icmp slt i8 %prev_score_out_0_op_i1_16, %tmp_29_16

]]></node>
<StgValue><ssdm name="tmp_55_16"/></StgValue>
</operation>

<operation id="1493" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1260" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1032  %score1_load_46 = load i8* %score1_addr_46, align 2

]]></node>
<StgValue><ssdm name="score1_load_46"/></StgValue>
</operation>

<operation id="1494" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1282" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1054  %score1_load_47 = load i8* %score1_addr_47, align 1

]]></node>
<StgValue><ssdm name="score1_load_47"/></StgValue>
</operation>

<operation id="1495" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1304" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1076  %score1_load_48 = load i8* %score1_addr_48, align 16

]]></node>
<StgValue><ssdm name="score1_load_48"/></StgValue>
</operation>

<operation id="1496" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1328" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1100  %orig1_load_49 = load i20* %orig1_addr_49, align 4

]]></node>
<StgValue><ssdm name="orig1_load_49"/></StgValue>
</operation>

<operation id="1497" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1350" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1122  %orig1_load_50 = load i20* %orig1_addr_50, align 8

]]></node>
<StgValue><ssdm name="orig1_load_50"/></StgValue>
</operation>

<operation id="1498" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1372" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1144  %orig1_load_51 = load i20* %orig1_addr_51, align 4

]]></node>
<StgValue><ssdm name="orig1_load_51"/></StgValue>
</operation>

<operation id="1499" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2727" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2499  %prev_score_out_0_op_i_15 = add i8 -1, %prev_score_out_2_i_14

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_15"/></StgValue>
</operation>

<operation id="1500" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2728" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2500  %tmp_59_15 = icmp slt i8 %prev_score_out_8_15, %prev_score_out_0_op_i_15

]]></node>
<StgValue><ssdm name="tmp_59_15"/></StgValue>
</operation>

<operation id="1501" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2729" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2501  %tmp_60_15 = icmp slt i8 %prev_score_out_8_15, %prev_score_out_0_op_i1_16

]]></node>
<StgValue><ssdm name="tmp_60_15"/></StgValue>
</operation>

<operation id="1502" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2731" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2503  %tmp_61_15 = icmp slt i8 %prev_score_out_0_op_i_15, %prev_score_out_8_15

]]></node>
<StgValue><ssdm name="tmp_61_15"/></StgValue>
</operation>

<operation id="1503" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2732" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2504  %tmp_62_15 = icmp slt i8 %prev_score_out_0_op_i_15, %prev_score_out_0_op_i1_16

]]></node>
<StgValue><ssdm name="tmp_62_15"/></StgValue>
</operation>

<operation id="1504" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2741" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2513  %diag_score_0_v_i_16_cast_cast = select i1 %tmp_58_16, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_16_cast_cast"/></StgValue>
</operation>

<operation id="1505" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2742" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2514  %prev_score_out_8_16 = add i8 %diag_score_0_v_i_16_cast_cast, %score2_load_1_16

]]></node>
<StgValue><ssdm name="prev_score_out_8_16"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1506" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:398  %tmp_129 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_16

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1507" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:399  %up_orig_16 = select i1 %tmp_5, i20 0, i20 %orig1_load_17

]]></node>
<StgValue><ssdm name="up_orig_16"/></StgValue>
</operation>

<operation id="1508" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:407  %or_cond_i1_16 = or i1 %tmp_50_16, %tmp_51_16

]]></node>
<StgValue><ssdm name="or_cond_i1_16"/></StgValue>
</operation>

<operation id="1509" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:410  %or_cond1_i1_16 = or i1 %tmp_54_16, %tmp_55_16

]]></node>
<StgValue><ssdm name="or_cond1_i1_16"/></StgValue>
</operation>

<operation id="1510" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="639" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:411  %prev_score_out_1_16 = select i1 %or_cond1_i1_16, i8 %tmp_29_16, i8 %prev_score_out_0_op_i1_16

]]></node>
<StgValue><ssdm name="prev_score_out_1_16"/></StgValue>
</operation>

<operation id="1511" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="640" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:412  %prev_orig_out_7_16 = select i1 %or_cond1_i1_16, i20 %up_orig_16, i20 %orig2_load_1_16

]]></node>
<StgValue><ssdm name="prev_orig_out_7_16"/></StgValue>
</operation>

<operation id="1512" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="641" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:413  %score2_load_1_17 = select i1 %or_cond_i1_16, i8 %prev_score_out_1_16, i8 %prev_score_out_6_16

]]></node>
<StgValue><ssdm name="score2_load_1_17"/></StgValue>
</operation>

<operation id="1513" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="642" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:414  %orig2_load_1_17 = select i1 %or_cond_i1_16, i20 %prev_orig_out_7_16, i20 %tmp_129

]]></node>
<StgValue><ssdm name="orig2_load_1_17"/></StgValue>
</operation>

<operation id="1514" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2405">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="646" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:418  %phitmp18 = add i8 -1, %score1_load_18

]]></node>
<StgValue><ssdm name="phitmp18"/></StgValue>
</operation>

<operation id="1515" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:419  %tmp_29_17 = select i1 %tmp_5, i8 -20, i8 %phitmp18

]]></node>
<StgValue><ssdm name="tmp_29_17"/></StgValue>
</operation>

<operation id="1516" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="667" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:439  %p_score1_load_17 = select i1 %tmp_5, i8 -19, i8 %score1_load_18

]]></node>
<StgValue><ssdm name="p_score1_load_17"/></StgValue>
</operation>

<operation id="1517" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:446  %diag_score_0_v_i1_18_cast_cast = select i1 %tmp_49_18, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_18_cast_cast"/></StgValue>
</operation>

<operation id="1518" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="675" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:447  %prev_score_out_6_18 = add i8 %p_score1_load_17, %diag_score_0_v_i1_18_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_18"/></StgValue>
</operation>

<operation id="1519" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1304" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1076  %score1_load_48 = load i8* %score1_addr_48, align 16

]]></node>
<StgValue><ssdm name="score1_load_48"/></StgValue>
</operation>

<operation id="1520" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1327" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1099  %score1_load_49 = load i8* %score1_addr_49, align 1

]]></node>
<StgValue><ssdm name="score1_load_49"/></StgValue>
</operation>

<operation id="1521" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1372" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1144  %orig1_load_51 = load i20* %orig1_addr_51, align 4

]]></node>
<StgValue><ssdm name="orig1_load_51"/></StgValue>
</operation>

<operation id="1522" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1394" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1166  %orig1_load_52 = load i20* %orig1_addr_52, align 16

]]></node>
<StgValue><ssdm name="orig1_load_52"/></StgValue>
</operation>

<operation id="1523" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1416" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1188  %orig1_load_53 = load i20* %orig1_addr_53, align 4

]]></node>
<StgValue><ssdm name="orig1_load_53"/></StgValue>
</operation>

<operation id="1524" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2482" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2254  store i8 %prev_score_out_0_op_i1_1_diag_s, i8* %score1_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1525" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2502  %or_cond_i_15 = or i1 %tmp_59_15, %tmp_60_15

]]></node>
<StgValue><ssdm name="or_cond_i_15"/></StgValue>
</operation>

<operation id="1526" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2505  %or_cond1_i_15 = or i1 %tmp_61_15, %tmp_62_15

]]></node>
<StgValue><ssdm name="or_cond1_i_15"/></StgValue>
</operation>

<operation id="1527" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2734" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2506  %prev_score_out_5_15 = select i1 %or_cond1_i_15, i8 %prev_score_out_0_op_i1_16, i8 %prev_score_out_0_op_i_15

]]></node>
<StgValue><ssdm name="prev_score_out_5_15"/></StgValue>
</operation>

<operation id="1528" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2735" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2507  %prev_orig_out_9_15 = select i1 %or_cond1_i_15, i20 %orig2_load_1_16, i20 %prev_orig_out_2_i_14

]]></node>
<StgValue><ssdm name="prev_orig_out_9_15"/></StgValue>
</operation>

<operation id="1529" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2736" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2508  %prev_score_out_2_i_15 = select i1 %or_cond_i_15, i8 %prev_score_out_5_15, i8 %prev_score_out_8_15

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_15"/></StgValue>
</operation>

<operation id="1530" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2737" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2509  %prev_orig_out_2_i_15 = select i1 %or_cond_i_15, i20 %prev_orig_out_9_15, i20 %orig2_load_1_15

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_15"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1531" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="654" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:426  %prev_score_out_0_op_i1_17 = add i8 -1, %score2_load_1_17

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_17"/></StgValue>
</operation>

<operation id="1532" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="655" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:427  %tmp_50_17 = icmp slt i8 %prev_score_out_6_17, %prev_score_out_0_op_i1_17

]]></node>
<StgValue><ssdm name="tmp_50_17"/></StgValue>
</operation>

<operation id="1533" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="656" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:428  %tmp_51_17 = icmp slt i8 %prev_score_out_6_17, %tmp_29_17

]]></node>
<StgValue><ssdm name="tmp_51_17"/></StgValue>
</operation>

<operation id="1534" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="658" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:430  %tmp_54_17 = icmp slt i8 %prev_score_out_0_op_i1_17, %prev_score_out_6_17

]]></node>
<StgValue><ssdm name="tmp_54_17"/></StgValue>
</operation>

<operation id="1535" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="659" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:431  %tmp_55_17 = icmp slt i8 %prev_score_out_0_op_i1_17, %tmp_29_17

]]></node>
<StgValue><ssdm name="tmp_55_17"/></StgValue>
</operation>

<operation id="1536" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1327" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1099  %score1_load_49 = load i8* %score1_addr_49, align 1

]]></node>
<StgValue><ssdm name="score1_load_49"/></StgValue>
</operation>

<operation id="1537" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1349" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1121  %score1_load_50 = load i8* %score1_addr_50, align 2

]]></node>
<StgValue><ssdm name="score1_load_50"/></StgValue>
</operation>

<operation id="1538" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1394" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1166  %orig1_load_52 = load i20* %orig1_addr_52, align 16

]]></node>
<StgValue><ssdm name="orig1_load_52"/></StgValue>
</operation>

<operation id="1539" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1416" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1188  %orig1_load_53 = load i20* %orig1_addr_53, align 4

]]></node>
<StgValue><ssdm name="orig1_load_53"/></StgValue>
</operation>

<operation id="1540" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1438" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1210  %orig1_load_54 = load i20* %orig1_addr_54, align 8

]]></node>
<StgValue><ssdm name="orig1_load_54"/></StgValue>
</operation>

<operation id="1541" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2743" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2515  %prev_score_out_0_op_i_16 = add i8 -1, %prev_score_out_2_i_15

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_16"/></StgValue>
</operation>

<operation id="1542" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2744" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2516  %tmp_59_16 = icmp slt i8 %prev_score_out_8_16, %prev_score_out_0_op_i_16

]]></node>
<StgValue><ssdm name="tmp_59_16"/></StgValue>
</operation>

<operation id="1543" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2745" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2517  %tmp_60_16 = icmp slt i8 %prev_score_out_8_16, %prev_score_out_0_op_i1_17

]]></node>
<StgValue><ssdm name="tmp_60_16"/></StgValue>
</operation>

<operation id="1544" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2747" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2519  %tmp_61_16 = icmp slt i8 %prev_score_out_0_op_i_16, %prev_score_out_8_16

]]></node>
<StgValue><ssdm name="tmp_61_16"/></StgValue>
</operation>

<operation id="1545" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2748" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2520  %tmp_62_16 = icmp slt i8 %prev_score_out_0_op_i_16, %prev_score_out_0_op_i1_17

]]></node>
<StgValue><ssdm name="tmp_62_16"/></StgValue>
</operation>

<operation id="1546" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2757" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2529  %diag_score_0_v_i_17_cast_cast = select i1 %tmp_58_17, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_17_cast_cast"/></StgValue>
</operation>

<operation id="1547" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2758" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2530  %prev_score_out_8_17 = add i8 %diag_score_0_v_i_17_cast_cast, %score2_load_1_17

]]></node>
<StgValue><ssdm name="prev_score_out_8_17"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1548" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="648" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:420  %tmp_130 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_17

]]></node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1549" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:421  %up_orig_17 = select i1 %tmp_5, i20 0, i20 %orig1_load_18

]]></node>
<StgValue><ssdm name="up_orig_17"/></StgValue>
</operation>

<operation id="1550" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:429  %or_cond_i1_17 = or i1 %tmp_50_17, %tmp_51_17

]]></node>
<StgValue><ssdm name="or_cond_i1_17"/></StgValue>
</operation>

<operation id="1551" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:432  %or_cond1_i1_17 = or i1 %tmp_54_17, %tmp_55_17

]]></node>
<StgValue><ssdm name="or_cond1_i1_17"/></StgValue>
</operation>

<operation id="1552" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:433  %prev_score_out_1_17 = select i1 %or_cond1_i1_17, i8 %tmp_29_17, i8 %prev_score_out_0_op_i1_17

]]></node>
<StgValue><ssdm name="prev_score_out_1_17"/></StgValue>
</operation>

<operation id="1553" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="662" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:434  %prev_orig_out_7_17 = select i1 %or_cond1_i1_17, i20 %up_orig_17, i20 %orig2_load_1_17

]]></node>
<StgValue><ssdm name="prev_orig_out_7_17"/></StgValue>
</operation>

<operation id="1554" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="663" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:435  %score2_load_1_18 = select i1 %or_cond_i1_17, i8 %prev_score_out_1_17, i8 %prev_score_out_6_17

]]></node>
<StgValue><ssdm name="score2_load_1_18"/></StgValue>
</operation>

<operation id="1555" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:436  %orig2_load_1_18 = select i1 %or_cond_i1_17, i20 %prev_orig_out_7_17, i20 %tmp_130

]]></node>
<StgValue><ssdm name="orig2_load_1_18"/></StgValue>
</operation>

<operation id="1556" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2406">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="668" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:440  %phitmp19 = add i8 -1, %score1_load_19

]]></node>
<StgValue><ssdm name="phitmp19"/></StgValue>
</operation>

<operation id="1557" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="669" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:441  %tmp_29_18 = select i1 %tmp_5, i8 -21, i8 %phitmp19

]]></node>
<StgValue><ssdm name="tmp_29_18"/></StgValue>
</operation>

<operation id="1558" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:461  %p_score1_load_18 = select i1 %tmp_5, i8 -20, i8 %score1_load_19

]]></node>
<StgValue><ssdm name="p_score1_load_18"/></StgValue>
</operation>

<operation id="1559" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:468  %diag_score_0_v_i1_19_cast_cast = select i1 %tmp_49_19, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_19_cast_cast"/></StgValue>
</operation>

<operation id="1560" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:469  %prev_score_out_6_19 = add i8 %p_score1_load_18, %diag_score_0_v_i1_19_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_19"/></StgValue>
</operation>

<operation id="1561" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1349" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1121  %score1_load_50 = load i8* %score1_addr_50, align 2

]]></node>
<StgValue><ssdm name="score1_load_50"/></StgValue>
</operation>

<operation id="1562" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1371" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1143  %score1_load_51 = load i8* %score1_addr_51, align 1

]]></node>
<StgValue><ssdm name="score1_load_51"/></StgValue>
</operation>

<operation id="1563" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1438" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1210  %orig1_load_54 = load i20* %orig1_addr_54, align 8

]]></node>
<StgValue><ssdm name="orig1_load_54"/></StgValue>
</operation>

<operation id="1564" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1460" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1232  %orig1_load_55 = load i20* %orig1_addr_55, align 4

]]></node>
<StgValue><ssdm name="orig1_load_55"/></StgValue>
</operation>

<operation id="1565" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1482" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1254  %orig1_load_56 = load i20* %orig1_addr_56, align 16

]]></node>
<StgValue><ssdm name="orig1_load_56"/></StgValue>
</operation>

<operation id="1566" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2498" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2270  store i8 %prev_score_out_2_i_1, i8* %score1_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1567" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2518  %or_cond_i_16 = or i1 %tmp_59_16, %tmp_60_16

]]></node>
<StgValue><ssdm name="or_cond_i_16"/></StgValue>
</operation>

<operation id="1568" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2521  %or_cond1_i_16 = or i1 %tmp_61_16, %tmp_62_16

]]></node>
<StgValue><ssdm name="or_cond1_i_16"/></StgValue>
</operation>

<operation id="1569" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2750" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2522  %prev_score_out_5_16 = select i1 %or_cond1_i_16, i8 %prev_score_out_0_op_i1_17, i8 %prev_score_out_0_op_i_16

]]></node>
<StgValue><ssdm name="prev_score_out_5_16"/></StgValue>
</operation>

<operation id="1570" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2751" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2523  %prev_orig_out_9_16 = select i1 %or_cond1_i_16, i20 %orig2_load_1_17, i20 %prev_orig_out_2_i_15

]]></node>
<StgValue><ssdm name="prev_orig_out_9_16"/></StgValue>
</operation>

<operation id="1571" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2752" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2524  %prev_score_out_2_i_16 = select i1 %or_cond_i_16, i8 %prev_score_out_5_16, i8 %prev_score_out_8_16

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_16"/></StgValue>
</operation>

<operation id="1572" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2753" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2525  %prev_orig_out_2_i_16 = select i1 %or_cond_i_16, i20 %prev_orig_out_9_16, i20 %orig2_load_1_16

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_16"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1573" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="676" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:448  %prev_score_out_0_op_i1_18 = add i8 -1, %score2_load_1_18

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_18"/></StgValue>
</operation>

<operation id="1574" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="677" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:449  %tmp_50_18 = icmp slt i8 %prev_score_out_6_18, %prev_score_out_0_op_i1_18

]]></node>
<StgValue><ssdm name="tmp_50_18"/></StgValue>
</operation>

<operation id="1575" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="678" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:450  %tmp_51_18 = icmp slt i8 %prev_score_out_6_18, %tmp_29_18

]]></node>
<StgValue><ssdm name="tmp_51_18"/></StgValue>
</operation>

<operation id="1576" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="680" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:452  %tmp_54_18 = icmp slt i8 %prev_score_out_0_op_i1_18, %prev_score_out_6_18

]]></node>
<StgValue><ssdm name="tmp_54_18"/></StgValue>
</operation>

<operation id="1577" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:453  %tmp_55_18 = icmp slt i8 %prev_score_out_0_op_i1_18, %tmp_29_18

]]></node>
<StgValue><ssdm name="tmp_55_18"/></StgValue>
</operation>

<operation id="1578" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1371" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1143  %score1_load_51 = load i8* %score1_addr_51, align 1

]]></node>
<StgValue><ssdm name="score1_load_51"/></StgValue>
</operation>

<operation id="1579" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1460" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1232  %orig1_load_55 = load i20* %orig1_addr_55, align 4

]]></node>
<StgValue><ssdm name="orig1_load_55"/></StgValue>
</operation>

<operation id="1580" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1482" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1254  %orig1_load_56 = load i20* %orig1_addr_56, align 16

]]></node>
<StgValue><ssdm name="orig1_load_56"/></StgValue>
</operation>

<operation id="1581" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1504" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1276  %orig1_load_57 = load i20* %orig1_addr_57, align 4

]]></node>
<StgValue><ssdm name="orig1_load_57"/></StgValue>
</operation>

<operation id="1582" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2514" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2286  store i8 %prev_score_out_2_i_2, i8* %score1_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1583" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2759" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2531  %prev_score_out_0_op_i_17 = add i8 -1, %prev_score_out_2_i_16

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_17"/></StgValue>
</operation>

<operation id="1584" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2760" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2532  %tmp_59_17 = icmp slt i8 %prev_score_out_8_17, %prev_score_out_0_op_i_17

]]></node>
<StgValue><ssdm name="tmp_59_17"/></StgValue>
</operation>

<operation id="1585" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2761" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2533  %tmp_60_17 = icmp slt i8 %prev_score_out_8_17, %prev_score_out_0_op_i1_18

]]></node>
<StgValue><ssdm name="tmp_60_17"/></StgValue>
</operation>

<operation id="1586" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2763" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2535  %tmp_61_17 = icmp slt i8 %prev_score_out_0_op_i_17, %prev_score_out_8_17

]]></node>
<StgValue><ssdm name="tmp_61_17"/></StgValue>
</operation>

<operation id="1587" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2764" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2536  %tmp_62_17 = icmp slt i8 %prev_score_out_0_op_i_17, %prev_score_out_0_op_i1_18

]]></node>
<StgValue><ssdm name="tmp_62_17"/></StgValue>
</operation>

<operation id="1588" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2773" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2545  %diag_score_0_v_i_18_cast_cast = select i1 %tmp_58_18, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_18_cast_cast"/></StgValue>
</operation>

<operation id="1589" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2774" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2546  %prev_score_out_8_18 = add i8 %diag_score_0_v_i_18_cast_cast, %score2_load_1_18

]]></node>
<StgValue><ssdm name="prev_score_out_8_18"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1590" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="670" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:442  %tmp_131 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_18

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1591" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="671" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:443  %up_orig_18 = select i1 %tmp_5, i20 0, i20 %orig1_load_19

]]></node>
<StgValue><ssdm name="up_orig_18"/></StgValue>
</operation>

<operation id="1592" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:451  %or_cond_i1_18 = or i1 %tmp_50_18, %tmp_51_18

]]></node>
<StgValue><ssdm name="or_cond_i1_18"/></StgValue>
</operation>

<operation id="1593" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:454  %or_cond1_i1_18 = or i1 %tmp_54_18, %tmp_55_18

]]></node>
<StgValue><ssdm name="or_cond1_i1_18"/></StgValue>
</operation>

<operation id="1594" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="683" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:455  %prev_score_out_1_18 = select i1 %or_cond1_i1_18, i8 %tmp_29_18, i8 %prev_score_out_0_op_i1_18

]]></node>
<StgValue><ssdm name="prev_score_out_1_18"/></StgValue>
</operation>

<operation id="1595" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="684" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:456  %prev_orig_out_7_18 = select i1 %or_cond1_i1_18, i20 %up_orig_18, i20 %orig2_load_1_18

]]></node>
<StgValue><ssdm name="prev_orig_out_7_18"/></StgValue>
</operation>

<operation id="1596" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="685" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:457  %score2_load_1_19 = select i1 %or_cond_i1_18, i8 %prev_score_out_1_18, i8 %prev_score_out_6_18

]]></node>
<StgValue><ssdm name="score2_load_1_19"/></StgValue>
</operation>

<operation id="1597" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="686" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:458  %orig2_load_1_19 = select i1 %or_cond_i1_18, i20 %prev_orig_out_7_18, i20 %tmp_131

]]></node>
<StgValue><ssdm name="orig2_load_1_19"/></StgValue>
</operation>

<operation id="1598" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2407">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="690" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:462  %phitmp20 = add i8 -1, %score1_load_20

]]></node>
<StgValue><ssdm name="phitmp20"/></StgValue>
</operation>

<operation id="1599" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="711" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:483  %p_score1_load_19 = select i1 %tmp_5, i8 -21, i8 %score1_load_20

]]></node>
<StgValue><ssdm name="p_score1_load_19"/></StgValue>
</operation>

<operation id="1600" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="718" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:490  %diag_score_0_v_i1_20_cast_cast = select i1 %tmp_49_20, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_20_cast_cast"/></StgValue>
</operation>

<operation id="1601" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="719" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:491  %prev_score_out_6_20 = add i8 %p_score1_load_19, %diag_score_0_v_i1_20_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_20"/></StgValue>
</operation>

<operation id="1602" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1393" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1165  %score1_load_52 = load i8* %score1_addr_52, align 4

]]></node>
<StgValue><ssdm name="score1_load_52"/></StgValue>
</operation>

<operation id="1603" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1504" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1276  %orig1_load_57 = load i20* %orig1_addr_57, align 4

]]></node>
<StgValue><ssdm name="orig1_load_57"/></StgValue>
</operation>

<operation id="1604" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1526" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1298  %orig1_load_58 = load i20* %orig1_addr_58, align 8

]]></node>
<StgValue><ssdm name="orig1_load_58"/></StgValue>
</operation>

<operation id="1605" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1548" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1320  %orig1_load_59 = load i20* %orig1_addr_59, align 4

]]></node>
<StgValue><ssdm name="orig1_load_59"/></StgValue>
</operation>

<operation id="1606" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2530" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2302  store i8 %prev_score_out_2_i_3, i8* %score1_addr_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1607" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2534  %or_cond_i_17 = or i1 %tmp_59_17, %tmp_60_17

]]></node>
<StgValue><ssdm name="or_cond_i_17"/></StgValue>
</operation>

<operation id="1608" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2537  %or_cond1_i_17 = or i1 %tmp_61_17, %tmp_62_17

]]></node>
<StgValue><ssdm name="or_cond1_i_17"/></StgValue>
</operation>

<operation id="1609" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2766" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2538  %prev_score_out_5_17 = select i1 %or_cond1_i_17, i8 %prev_score_out_0_op_i1_18, i8 %prev_score_out_0_op_i_17

]]></node>
<StgValue><ssdm name="prev_score_out_5_17"/></StgValue>
</operation>

<operation id="1610" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2767" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2539  %prev_orig_out_9_17 = select i1 %or_cond1_i_17, i20 %orig2_load_1_18, i20 %prev_orig_out_2_i_16

]]></node>
<StgValue><ssdm name="prev_orig_out_9_17"/></StgValue>
</operation>

<operation id="1611" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2768" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2540  %prev_score_out_2_i_17 = select i1 %or_cond_i_17, i8 %prev_score_out_5_17, i8 %prev_score_out_8_17

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_17"/></StgValue>
</operation>

<operation id="1612" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2769" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2541  %prev_orig_out_2_i_17 = select i1 %or_cond_i_17, i20 %prev_orig_out_9_17, i20 %orig2_load_1_17

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_17"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1613" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:463  %tmp_29_19 = select i1 %tmp_5, i8 -22, i8 %phitmp20

]]></node>
<StgValue><ssdm name="tmp_29_19"/></StgValue>
</operation>

<operation id="1614" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:470  %prev_score_out_0_op_i1_19 = add i8 -1, %score2_load_1_19

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_19"/></StgValue>
</operation>

<operation id="1615" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="699" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:471  %tmp_50_19 = icmp slt i8 %prev_score_out_6_19, %prev_score_out_0_op_i1_19

]]></node>
<StgValue><ssdm name="tmp_50_19"/></StgValue>
</operation>

<operation id="1616" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:472  %tmp_51_19 = icmp slt i8 %prev_score_out_6_19, %tmp_29_19

]]></node>
<StgValue><ssdm name="tmp_51_19"/></StgValue>
</operation>

<operation id="1617" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="702" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:474  %tmp_54_19 = icmp slt i8 %prev_score_out_0_op_i1_19, %prev_score_out_6_19

]]></node>
<StgValue><ssdm name="tmp_54_19"/></StgValue>
</operation>

<operation id="1618" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="703" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:475  %tmp_55_19 = icmp slt i8 %prev_score_out_0_op_i1_19, %tmp_29_19

]]></node>
<StgValue><ssdm name="tmp_55_19"/></StgValue>
</operation>

<operation id="1619" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1393" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1165  %score1_load_52 = load i8* %score1_addr_52, align 4

]]></node>
<StgValue><ssdm name="score1_load_52"/></StgValue>
</operation>

<operation id="1620" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1415" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1187  %score1_load_53 = load i8* %score1_addr_53, align 1

]]></node>
<StgValue><ssdm name="score1_load_53"/></StgValue>
</operation>

<operation id="1621" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1526" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1298  %orig1_load_58 = load i20* %orig1_addr_58, align 8

]]></node>
<StgValue><ssdm name="orig1_load_58"/></StgValue>
</operation>

<operation id="1622" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1548" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1320  %orig1_load_59 = load i20* %orig1_addr_59, align 4

]]></node>
<StgValue><ssdm name="orig1_load_59"/></StgValue>
</operation>

<operation id="1623" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1570" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1342  %orig1_load_60 = load i20* %orig1_addr_60, align 16

]]></node>
<StgValue><ssdm name="orig1_load_60"/></StgValue>
</operation>

<operation id="1624" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2775" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2547  %prev_score_out_0_op_i_18 = add i8 -1, %prev_score_out_2_i_17

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_18"/></StgValue>
</operation>

<operation id="1625" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2776" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2548  %tmp_59_18 = icmp slt i8 %prev_score_out_8_18, %prev_score_out_0_op_i_18

]]></node>
<StgValue><ssdm name="tmp_59_18"/></StgValue>
</operation>

<operation id="1626" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2777" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2549  %tmp_60_18 = icmp slt i8 %prev_score_out_8_18, %prev_score_out_0_op_i1_19

]]></node>
<StgValue><ssdm name="tmp_60_18"/></StgValue>
</operation>

<operation id="1627" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2779" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2551  %tmp_61_18 = icmp slt i8 %prev_score_out_0_op_i_18, %prev_score_out_8_18

]]></node>
<StgValue><ssdm name="tmp_61_18"/></StgValue>
</operation>

<operation id="1628" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2780" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2552  %tmp_62_18 = icmp slt i8 %prev_score_out_0_op_i_18, %prev_score_out_0_op_i1_19

]]></node>
<StgValue><ssdm name="tmp_62_18"/></StgValue>
</operation>

<operation id="1629" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2789" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2561  %diag_score_0_v_i_19_cast_cast = select i1 %tmp_58_19, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_19_cast_cast"/></StgValue>
</operation>

<operation id="1630" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2790" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2562  %prev_score_out_8_19 = add i8 %diag_score_0_v_i_19_cast_cast, %score2_load_1_19

]]></node>
<StgValue><ssdm name="prev_score_out_8_19"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1631" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:464  %tmp_132 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_19

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1632" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:465  %up_orig_19 = select i1 %tmp_5, i20 0, i20 %orig1_load_20

]]></node>
<StgValue><ssdm name="up_orig_19"/></StgValue>
</operation>

<operation id="1633" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:473  %or_cond_i1_19 = or i1 %tmp_50_19, %tmp_51_19

]]></node>
<StgValue><ssdm name="or_cond_i1_19"/></StgValue>
</operation>

<operation id="1634" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:476  %or_cond1_i1_19 = or i1 %tmp_54_19, %tmp_55_19

]]></node>
<StgValue><ssdm name="or_cond1_i1_19"/></StgValue>
</operation>

<operation id="1635" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="705" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:477  %prev_score_out_1_19 = select i1 %or_cond1_i1_19, i8 %tmp_29_19, i8 %prev_score_out_0_op_i1_19

]]></node>
<StgValue><ssdm name="prev_score_out_1_19"/></StgValue>
</operation>

<operation id="1636" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="706" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:478  %prev_orig_out_7_19 = select i1 %or_cond1_i1_19, i20 %up_orig_19, i20 %orig2_load_1_19

]]></node>
<StgValue><ssdm name="prev_orig_out_7_19"/></StgValue>
</operation>

<operation id="1637" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="707" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:479  %score2_load_1_20 = select i1 %or_cond_i1_19, i8 %prev_score_out_1_19, i8 %prev_score_out_6_19

]]></node>
<StgValue><ssdm name="score2_load_1_20"/></StgValue>
</operation>

<operation id="1638" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="708" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:480  %orig2_load_1_20 = select i1 %or_cond_i1_19, i20 %prev_orig_out_7_19, i20 %tmp_132

]]></node>
<StgValue><ssdm name="orig2_load_1_20"/></StgValue>
</operation>

<operation id="1639" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2408">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="712" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:484  %phitmp21 = add i8 -1, %score1_load_21

]]></node>
<StgValue><ssdm name="phitmp21"/></StgValue>
</operation>

<operation id="1640" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="733" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:505  %p_score1_load_20 = select i1 %tmp_5, i8 -22, i8 %score1_load_21

]]></node>
<StgValue><ssdm name="p_score1_load_20"/></StgValue>
</operation>

<operation id="1641" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="740" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:512  %diag_score_0_v_i1_21_cast_cast = select i1 %tmp_49_21, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_21_cast_cast"/></StgValue>
</operation>

<operation id="1642" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="741" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:513  %prev_score_out_6_21 = add i8 %p_score1_load_20, %diag_score_0_v_i1_21_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_21"/></StgValue>
</operation>

<operation id="1643" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1415" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1187  %score1_load_53 = load i8* %score1_addr_53, align 1

]]></node>
<StgValue><ssdm name="score1_load_53"/></StgValue>
</operation>

<operation id="1644" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1437" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1209  %score1_load_54 = load i8* %score1_addr_54, align 2

]]></node>
<StgValue><ssdm name="score1_load_54"/></StgValue>
</operation>

<operation id="1645" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1570" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1342  %orig1_load_60 = load i20* %orig1_addr_60, align 16

]]></node>
<StgValue><ssdm name="orig1_load_60"/></StgValue>
</operation>

<operation id="1646" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1592" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1364  %orig1_load_61 = load i20* %orig1_addr_61, align 4

]]></node>
<StgValue><ssdm name="orig1_load_61"/></StgValue>
</operation>

<operation id="1647" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1614" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1386  %orig1_load_62 = load i20* %orig1_addr_62, align 8

]]></node>
<StgValue><ssdm name="orig1_load_62"/></StgValue>
</operation>

<operation id="1648" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2546" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2318  store i8 %prev_score_out_2_i_4, i8* %score1_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1649" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2550  %or_cond_i_18 = or i1 %tmp_59_18, %tmp_60_18

]]></node>
<StgValue><ssdm name="or_cond_i_18"/></StgValue>
</operation>

<operation id="1650" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2553  %or_cond1_i_18 = or i1 %tmp_61_18, %tmp_62_18

]]></node>
<StgValue><ssdm name="or_cond1_i_18"/></StgValue>
</operation>

<operation id="1651" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2782" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2554  %prev_score_out_5_18 = select i1 %or_cond1_i_18, i8 %prev_score_out_0_op_i1_19, i8 %prev_score_out_0_op_i_18

]]></node>
<StgValue><ssdm name="prev_score_out_5_18"/></StgValue>
</operation>

<operation id="1652" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2783" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2555  %prev_orig_out_9_18 = select i1 %or_cond1_i_18, i20 %orig2_load_1_19, i20 %prev_orig_out_2_i_17

]]></node>
<StgValue><ssdm name="prev_orig_out_9_18"/></StgValue>
</operation>

<operation id="1653" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2784" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2556  %prev_score_out_2_i_18 = select i1 %or_cond_i_18, i8 %prev_score_out_5_18, i8 %prev_score_out_8_18

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_18"/></StgValue>
</operation>

<operation id="1654" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2785" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2557  %prev_orig_out_2_i_18 = select i1 %or_cond_i_18, i20 %prev_orig_out_9_18, i20 %orig2_load_1_18

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_18"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1655" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="713" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:485  %tmp_29_20 = select i1 %tmp_5, i8 -23, i8 %phitmp21

]]></node>
<StgValue><ssdm name="tmp_29_20"/></StgValue>
</operation>

<operation id="1656" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="720" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:492  %prev_score_out_0_op_i1_20 = add i8 -1, %score2_load_1_20

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_20"/></StgValue>
</operation>

<operation id="1657" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="721" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:493  %tmp_50_20 = icmp slt i8 %prev_score_out_6_20, %prev_score_out_0_op_i1_20

]]></node>
<StgValue><ssdm name="tmp_50_20"/></StgValue>
</operation>

<operation id="1658" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="722" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:494  %tmp_51_20 = icmp slt i8 %prev_score_out_6_20, %tmp_29_20

]]></node>
<StgValue><ssdm name="tmp_51_20"/></StgValue>
</operation>

<operation id="1659" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="724" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:496  %tmp_54_20 = icmp slt i8 %prev_score_out_0_op_i1_20, %prev_score_out_6_20

]]></node>
<StgValue><ssdm name="tmp_54_20"/></StgValue>
</operation>

<operation id="1660" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="725" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:497  %tmp_55_20 = icmp slt i8 %prev_score_out_0_op_i1_20, %tmp_29_20

]]></node>
<StgValue><ssdm name="tmp_55_20"/></StgValue>
</operation>

<operation id="1661" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1437" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1209  %score1_load_54 = load i8* %score1_addr_54, align 2

]]></node>
<StgValue><ssdm name="score1_load_54"/></StgValue>
</operation>

<operation id="1662" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1592" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1364  %orig1_load_61 = load i20* %orig1_addr_61, align 4

]]></node>
<StgValue><ssdm name="orig1_load_61"/></StgValue>
</operation>

<operation id="1663" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1614" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1386  %orig1_load_62 = load i20* %orig1_addr_62, align 8

]]></node>
<StgValue><ssdm name="orig1_load_62"/></StgValue>
</operation>

<operation id="1664" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1636" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1408  %orig1_load_63 = load i20* %orig1_addr_63, align 4

]]></node>
<StgValue><ssdm name="orig1_load_63"/></StgValue>
</operation>

<operation id="1665" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2562" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2334  store i8 %prev_score_out_2_i_5, i8* %score1_addr_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1666" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2791" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2563  %prev_score_out_0_op_i_19 = add i8 -1, %prev_score_out_2_i_18

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_19"/></StgValue>
</operation>

<operation id="1667" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2792" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2564  %tmp_59_19 = icmp slt i8 %prev_score_out_8_19, %prev_score_out_0_op_i_19

]]></node>
<StgValue><ssdm name="tmp_59_19"/></StgValue>
</operation>

<operation id="1668" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2793" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2565  %tmp_60_19 = icmp slt i8 %prev_score_out_8_19, %prev_score_out_0_op_i1_20

]]></node>
<StgValue><ssdm name="tmp_60_19"/></StgValue>
</operation>

<operation id="1669" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2795" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2567  %tmp_61_19 = icmp slt i8 %prev_score_out_0_op_i_19, %prev_score_out_8_19

]]></node>
<StgValue><ssdm name="tmp_61_19"/></StgValue>
</operation>

<operation id="1670" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2796" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2568  %tmp_62_19 = icmp slt i8 %prev_score_out_0_op_i_19, %prev_score_out_0_op_i1_20

]]></node>
<StgValue><ssdm name="tmp_62_19"/></StgValue>
</operation>

<operation id="1671" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2805" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2577  %diag_score_0_v_i_20_cast_cast = select i1 %tmp_58_20, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_20_cast_cast"/></StgValue>
</operation>

<operation id="1672" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2806" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2578  %prev_score_out_8_20 = add i8 %diag_score_0_v_i_20_cast_cast, %score2_load_1_20

]]></node>
<StgValue><ssdm name="prev_score_out_8_20"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1673" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="714" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:486  %tmp_133 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_20

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1674" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="715" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:487  %up_orig_20 = select i1 %tmp_5, i20 0, i20 %orig1_load_21

]]></node>
<StgValue><ssdm name="up_orig_20"/></StgValue>
</operation>

<operation id="1675" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:495  %or_cond_i1_20 = or i1 %tmp_50_20, %tmp_51_20

]]></node>
<StgValue><ssdm name="or_cond_i1_20"/></StgValue>
</operation>

<operation id="1676" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:498  %or_cond1_i1_20 = or i1 %tmp_54_20, %tmp_55_20

]]></node>
<StgValue><ssdm name="or_cond1_i1_20"/></StgValue>
</operation>

<operation id="1677" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="727" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:499  %prev_score_out_1_20 = select i1 %or_cond1_i1_20, i8 %tmp_29_20, i8 %prev_score_out_0_op_i1_20

]]></node>
<StgValue><ssdm name="prev_score_out_1_20"/></StgValue>
</operation>

<operation id="1678" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="728" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:500  %prev_orig_out_7_20 = select i1 %or_cond1_i1_20, i20 %up_orig_20, i20 %orig2_load_1_20

]]></node>
<StgValue><ssdm name="prev_orig_out_7_20"/></StgValue>
</operation>

<operation id="1679" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="729" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:501  %score2_load_1_21 = select i1 %or_cond_i1_20, i8 %prev_score_out_1_20, i8 %prev_score_out_6_20

]]></node>
<StgValue><ssdm name="score2_load_1_21"/></StgValue>
</operation>

<operation id="1680" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="730" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:502  %orig2_load_1_21 = select i1 %or_cond_i1_20, i20 %prev_orig_out_7_20, i20 %tmp_133

]]></node>
<StgValue><ssdm name="orig2_load_1_21"/></StgValue>
</operation>

<operation id="1681" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2409">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="734" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:506  %phitmp22 = add i8 -1, %score1_load_22

]]></node>
<StgValue><ssdm name="phitmp22"/></StgValue>
</operation>

<operation id="1682" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="735" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:507  %tmp_29_21 = select i1 %tmp_5, i8 -24, i8 %phitmp22

]]></node>
<StgValue><ssdm name="tmp_29_21"/></StgValue>
</operation>

<operation id="1683" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="755" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:527  %p_score1_load_21 = select i1 %tmp_5, i8 -23, i8 %score1_load_22

]]></node>
<StgValue><ssdm name="p_score1_load_21"/></StgValue>
</operation>

<operation id="1684" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="762" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:534  %diag_score_0_v_i1_22_cast_cast = select i1 %tmp_49_22, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_22_cast_cast"/></StgValue>
</operation>

<operation id="1685" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:535  %prev_score_out_6_22 = add i8 %p_score1_load_21, %diag_score_0_v_i1_22_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_22"/></StgValue>
</operation>

<operation id="1686" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1459" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1231  %score1_load_55 = load i8* %score1_addr_55, align 1

]]></node>
<StgValue><ssdm name="score1_load_55"/></StgValue>
</operation>

<operation id="1687" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1636" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1408  %orig1_load_63 = load i20* %orig1_addr_63, align 4

]]></node>
<StgValue><ssdm name="orig1_load_63"/></StgValue>
</operation>

<operation id="1688" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1658" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1430  %orig1_load_64 = load i20* %orig1_addr_64, align 16

]]></node>
<StgValue><ssdm name="orig1_load_64"/></StgValue>
</operation>

<operation id="1689" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1681" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1453  %orig1_load_65 = load i20* %orig1_addr_65, align 4

]]></node>
<StgValue><ssdm name="orig1_load_65"/></StgValue>
</operation>

<operation id="1690" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2578" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2350  store i8 %prev_score_out_2_i_6, i8* %score1_addr_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1691" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2566  %or_cond_i_19 = or i1 %tmp_59_19, %tmp_60_19

]]></node>
<StgValue><ssdm name="or_cond_i_19"/></StgValue>
</operation>

<operation id="1692" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2569  %or_cond1_i_19 = or i1 %tmp_61_19, %tmp_62_19

]]></node>
<StgValue><ssdm name="or_cond1_i_19"/></StgValue>
</operation>

<operation id="1693" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2798" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2570  %prev_score_out_5_19 = select i1 %or_cond1_i_19, i8 %prev_score_out_0_op_i1_20, i8 %prev_score_out_0_op_i_19

]]></node>
<StgValue><ssdm name="prev_score_out_5_19"/></StgValue>
</operation>

<operation id="1694" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2799" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2571  %prev_orig_out_9_19 = select i1 %or_cond1_i_19, i20 %orig2_load_1_20, i20 %prev_orig_out_2_i_18

]]></node>
<StgValue><ssdm name="prev_orig_out_9_19"/></StgValue>
</operation>

<operation id="1695" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2800" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2572  %prev_score_out_2_i_19 = select i1 %or_cond_i_19, i8 %prev_score_out_5_19, i8 %prev_score_out_8_19

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_19"/></StgValue>
</operation>

<operation id="1696" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2801" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2573  %prev_orig_out_2_i_19 = select i1 %or_cond_i_19, i20 %prev_orig_out_9_19, i20 %orig2_load_1_19

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_19"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1697" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="742" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:514  %prev_score_out_0_op_i1_21 = add i8 -1, %score2_load_1_21

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_21"/></StgValue>
</operation>

<operation id="1698" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="743" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:515  %tmp_50_21 = icmp slt i8 %prev_score_out_6_21, %prev_score_out_0_op_i1_21

]]></node>
<StgValue><ssdm name="tmp_50_21"/></StgValue>
</operation>

<operation id="1699" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="744" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:516  %tmp_51_21 = icmp slt i8 %prev_score_out_6_21, %tmp_29_21

]]></node>
<StgValue><ssdm name="tmp_51_21"/></StgValue>
</operation>

<operation id="1700" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="746" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:518  %tmp_54_21 = icmp slt i8 %prev_score_out_0_op_i1_21, %prev_score_out_6_21

]]></node>
<StgValue><ssdm name="tmp_54_21"/></StgValue>
</operation>

<operation id="1701" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:519  %tmp_55_21 = icmp slt i8 %prev_score_out_0_op_i1_21, %tmp_29_21

]]></node>
<StgValue><ssdm name="tmp_55_21"/></StgValue>
</operation>

<operation id="1702" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1459" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1231  %score1_load_55 = load i8* %score1_addr_55, align 1

]]></node>
<StgValue><ssdm name="score1_load_55"/></StgValue>
</operation>

<operation id="1703" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1481" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1253  %score1_load_56 = load i8* %score1_addr_56, align 8

]]></node>
<StgValue><ssdm name="score1_load_56"/></StgValue>
</operation>

<operation id="1704" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1658" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1430  %orig1_load_64 = load i20* %orig1_addr_64, align 16

]]></node>
<StgValue><ssdm name="orig1_load_64"/></StgValue>
</operation>

<operation id="1705" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1681" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1453  %orig1_load_65 = load i20* %orig1_addr_65, align 4

]]></node>
<StgValue><ssdm name="orig1_load_65"/></StgValue>
</operation>

<operation id="1706" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1703" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1475  %orig1_load_66 = load i20* %orig1_addr_66, align 8

]]></node>
<StgValue><ssdm name="orig1_load_66"/></StgValue>
</operation>

<operation id="1707" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2807" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2579  %prev_score_out_0_op_i_20 = add i8 -1, %prev_score_out_2_i_19

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_20"/></StgValue>
</operation>

<operation id="1708" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2808" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2580  %tmp_59_20 = icmp slt i8 %prev_score_out_8_20, %prev_score_out_0_op_i_20

]]></node>
<StgValue><ssdm name="tmp_59_20"/></StgValue>
</operation>

<operation id="1709" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2809" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2581  %tmp_60_20 = icmp slt i8 %prev_score_out_8_20, %prev_score_out_0_op_i1_21

]]></node>
<StgValue><ssdm name="tmp_60_20"/></StgValue>
</operation>

<operation id="1710" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2811" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2583  %tmp_61_20 = icmp slt i8 %prev_score_out_0_op_i_20, %prev_score_out_8_20

]]></node>
<StgValue><ssdm name="tmp_61_20"/></StgValue>
</operation>

<operation id="1711" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2812" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2584  %tmp_62_20 = icmp slt i8 %prev_score_out_0_op_i_20, %prev_score_out_0_op_i1_21

]]></node>
<StgValue><ssdm name="tmp_62_20"/></StgValue>
</operation>

<operation id="1712" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2821" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2593  %diag_score_0_v_i_21_cast_cast = select i1 %tmp_58_21, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_21_cast_cast"/></StgValue>
</operation>

<operation id="1713" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2822" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2594  %prev_score_out_8_21 = add i8 %diag_score_0_v_i_21_cast_cast, %score2_load_1_21

]]></node>
<StgValue><ssdm name="prev_score_out_8_21"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1714" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="736" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:508  %tmp_134 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_21

]]></node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1715" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="737" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:509  %up_orig_21 = select i1 %tmp_5, i20 0, i20 %orig1_load_22

]]></node>
<StgValue><ssdm name="up_orig_21"/></StgValue>
</operation>

<operation id="1716" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:517  %or_cond_i1_21 = or i1 %tmp_50_21, %tmp_51_21

]]></node>
<StgValue><ssdm name="or_cond_i1_21"/></StgValue>
</operation>

<operation id="1717" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:520  %or_cond1_i1_21 = or i1 %tmp_54_21, %tmp_55_21

]]></node>
<StgValue><ssdm name="or_cond1_i1_21"/></StgValue>
</operation>

<operation id="1718" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="749" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:521  %prev_score_out_1_21 = select i1 %or_cond1_i1_21, i8 %tmp_29_21, i8 %prev_score_out_0_op_i1_21

]]></node>
<StgValue><ssdm name="prev_score_out_1_21"/></StgValue>
</operation>

<operation id="1719" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="750" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:522  %prev_orig_out_7_21 = select i1 %or_cond1_i1_21, i20 %up_orig_21, i20 %orig2_load_1_21

]]></node>
<StgValue><ssdm name="prev_orig_out_7_21"/></StgValue>
</operation>

<operation id="1720" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:523  %score2_load_1_22 = select i1 %or_cond_i1_21, i8 %prev_score_out_1_21, i8 %prev_score_out_6_21

]]></node>
<StgValue><ssdm name="score2_load_1_22"/></StgValue>
</operation>

<operation id="1721" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="752" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:524  %orig2_load_1_22 = select i1 %or_cond_i1_21, i20 %prev_orig_out_7_21, i20 %tmp_134

]]></node>
<StgValue><ssdm name="orig2_load_1_22"/></StgValue>
</operation>

<operation id="1722" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2410">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="756" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:528  %phitmp23 = add i8 -1, %score1_load_23

]]></node>
<StgValue><ssdm name="phitmp23"/></StgValue>
</operation>

<operation id="1723" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="777" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:549  %p_score1_load_22 = select i1 %tmp_5, i8 -24, i8 %score1_load_23

]]></node>
<StgValue><ssdm name="p_score1_load_22"/></StgValue>
</operation>

<operation id="1724" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="784" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:556  %diag_score_0_v_i1_23_cast_cast = select i1 %tmp_49_23, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_23_cast_cast"/></StgValue>
</operation>

<operation id="1725" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="785" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:557  %prev_score_out_6_23 = add i8 %p_score1_load_22, %diag_score_0_v_i1_23_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_23"/></StgValue>
</operation>

<operation id="1726" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1481" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1253  %score1_load_56 = load i8* %score1_addr_56, align 8

]]></node>
<StgValue><ssdm name="score1_load_56"/></StgValue>
</operation>

<operation id="1727" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1503" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1275  %score1_load_57 = load i8* %score1_addr_57, align 1

]]></node>
<StgValue><ssdm name="score1_load_57"/></StgValue>
</operation>

<operation id="1728" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1703" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1475  %orig1_load_66 = load i20* %orig1_addr_66, align 8

]]></node>
<StgValue><ssdm name="orig1_load_66"/></StgValue>
</operation>

<operation id="1729" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1725" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1497  %orig1_load_67 = load i20* %orig1_addr_67, align 4

]]></node>
<StgValue><ssdm name="orig1_load_67"/></StgValue>
</operation>

<operation id="1730" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1747" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1519  %orig1_load_68 = load i20* %orig1_addr_68, align 16

]]></node>
<StgValue><ssdm name="orig1_load_68"/></StgValue>
</operation>

<operation id="1731" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2594" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2366  store i8 %prev_score_out_2_i_7, i8* %score1_addr_7, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1732" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2582  %or_cond_i_20 = or i1 %tmp_59_20, %tmp_60_20

]]></node>
<StgValue><ssdm name="or_cond_i_20"/></StgValue>
</operation>

<operation id="1733" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2585  %or_cond1_i_20 = or i1 %tmp_61_20, %tmp_62_20

]]></node>
<StgValue><ssdm name="or_cond1_i_20"/></StgValue>
</operation>

<operation id="1734" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2814" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2586  %prev_score_out_5_20 = select i1 %or_cond1_i_20, i8 %prev_score_out_0_op_i1_21, i8 %prev_score_out_0_op_i_20

]]></node>
<StgValue><ssdm name="prev_score_out_5_20"/></StgValue>
</operation>

<operation id="1735" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2815" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2587  %prev_orig_out_9_20 = select i1 %or_cond1_i_20, i20 %orig2_load_1_21, i20 %prev_orig_out_2_i_19

]]></node>
<StgValue><ssdm name="prev_orig_out_9_20"/></StgValue>
</operation>

<operation id="1736" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2816" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2588  %prev_score_out_2_i_20 = select i1 %or_cond_i_20, i8 %prev_score_out_5_20, i8 %prev_score_out_8_20

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_20"/></StgValue>
</operation>

<operation id="1737" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2817" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2589  %prev_orig_out_2_i_20 = select i1 %or_cond_i_20, i20 %prev_orig_out_9_20, i20 %orig2_load_1_20

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_20"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1738" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="757" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:529  %tmp_29_22 = select i1 %tmp_5, i8 -25, i8 %phitmp23

]]></node>
<StgValue><ssdm name="tmp_29_22"/></StgValue>
</operation>

<operation id="1739" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="764" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:536  %prev_score_out_0_op_i1_22 = add i8 -1, %score2_load_1_22

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_22"/></StgValue>
</operation>

<operation id="1740" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="765" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:537  %tmp_50_22 = icmp slt i8 %prev_score_out_6_22, %prev_score_out_0_op_i1_22

]]></node>
<StgValue><ssdm name="tmp_50_22"/></StgValue>
</operation>

<operation id="1741" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:538  %tmp_51_22 = icmp slt i8 %prev_score_out_6_22, %tmp_29_22

]]></node>
<StgValue><ssdm name="tmp_51_22"/></StgValue>
</operation>

<operation id="1742" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="768" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:540  %tmp_54_22 = icmp slt i8 %prev_score_out_0_op_i1_22, %prev_score_out_6_22

]]></node>
<StgValue><ssdm name="tmp_54_22"/></StgValue>
</operation>

<operation id="1743" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:541  %tmp_55_22 = icmp slt i8 %prev_score_out_0_op_i1_22, %tmp_29_22

]]></node>
<StgValue><ssdm name="tmp_55_22"/></StgValue>
</operation>

<operation id="1744" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1503" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1275  %score1_load_57 = load i8* %score1_addr_57, align 1

]]></node>
<StgValue><ssdm name="score1_load_57"/></StgValue>
</operation>

<operation id="1745" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1725" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1497  %orig1_load_67 = load i20* %orig1_addr_67, align 4

]]></node>
<StgValue><ssdm name="orig1_load_67"/></StgValue>
</operation>

<operation id="1746" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1747" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1519  %orig1_load_68 = load i20* %orig1_addr_68, align 16

]]></node>
<StgValue><ssdm name="orig1_load_68"/></StgValue>
</operation>

<operation id="1747" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1769" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1541  %orig1_load_69 = load i20* %orig1_addr_69, align 4

]]></node>
<StgValue><ssdm name="orig1_load_69"/></StgValue>
</operation>

<operation id="1748" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2610" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2382  store i8 %prev_score_out_2_i_8, i8* %score1_addr_8, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1749" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2823" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2595  %prev_score_out_0_op_i_21 = add i8 -1, %prev_score_out_2_i_20

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_21"/></StgValue>
</operation>

<operation id="1750" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2824" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2596  %tmp_59_21 = icmp slt i8 %prev_score_out_8_21, %prev_score_out_0_op_i_21

]]></node>
<StgValue><ssdm name="tmp_59_21"/></StgValue>
</operation>

<operation id="1751" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2825" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2597  %tmp_60_21 = icmp slt i8 %prev_score_out_8_21, %prev_score_out_0_op_i1_22

]]></node>
<StgValue><ssdm name="tmp_60_21"/></StgValue>
</operation>

<operation id="1752" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2827" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2599  %tmp_61_21 = icmp slt i8 %prev_score_out_0_op_i_21, %prev_score_out_8_21

]]></node>
<StgValue><ssdm name="tmp_61_21"/></StgValue>
</operation>

<operation id="1753" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2828" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2600  %tmp_62_21 = icmp slt i8 %prev_score_out_0_op_i_21, %prev_score_out_0_op_i1_22

]]></node>
<StgValue><ssdm name="tmp_62_21"/></StgValue>
</operation>

<operation id="1754" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2837" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2609  %diag_score_0_v_i_22_cast_cast = select i1 %tmp_58_22, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_22_cast_cast"/></StgValue>
</operation>

<operation id="1755" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2838" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2610  %prev_score_out_8_22 = add i8 %diag_score_0_v_i_22_cast_cast, %score2_load_1_22

]]></node>
<StgValue><ssdm name="prev_score_out_8_22"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1756" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="758" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:530  %tmp_135 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_22

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1757" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="759" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:531  %up_orig_22 = select i1 %tmp_5, i20 0, i20 %orig1_load_23

]]></node>
<StgValue><ssdm name="up_orig_22"/></StgValue>
</operation>

<operation id="1758" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:539  %or_cond_i1_22 = or i1 %tmp_50_22, %tmp_51_22

]]></node>
<StgValue><ssdm name="or_cond_i1_22"/></StgValue>
</operation>

<operation id="1759" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:542  %or_cond1_i1_22 = or i1 %tmp_54_22, %tmp_55_22

]]></node>
<StgValue><ssdm name="or_cond1_i1_22"/></StgValue>
</operation>

<operation id="1760" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="771" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:543  %prev_score_out_1_22 = select i1 %or_cond1_i1_22, i8 %tmp_29_22, i8 %prev_score_out_0_op_i1_22

]]></node>
<StgValue><ssdm name="prev_score_out_1_22"/></StgValue>
</operation>

<operation id="1761" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="772" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:544  %prev_orig_out_7_22 = select i1 %or_cond1_i1_22, i20 %up_orig_22, i20 %orig2_load_1_22

]]></node>
<StgValue><ssdm name="prev_orig_out_7_22"/></StgValue>
</operation>

<operation id="1762" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="773" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:545  %score2_load_1_23 = select i1 %or_cond_i1_22, i8 %prev_score_out_1_22, i8 %prev_score_out_6_22

]]></node>
<StgValue><ssdm name="score2_load_1_23"/></StgValue>
</operation>

<operation id="1763" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="774" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:546  %orig2_load_1_23 = select i1 %or_cond_i1_22, i20 %prev_orig_out_7_22, i20 %tmp_135

]]></node>
<StgValue><ssdm name="orig2_load_1_23"/></StgValue>
</operation>

<operation id="1764" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2411">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="778" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:550  %phitmp24 = add i8 -1, %score1_load_24

]]></node>
<StgValue><ssdm name="phitmp24"/></StgValue>
</operation>

<operation id="1765" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="779" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:551  %tmp_29_23 = select i1 %tmp_5, i8 -26, i8 %phitmp24

]]></node>
<StgValue><ssdm name="tmp_29_23"/></StgValue>
</operation>

<operation id="1766" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="799" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:571  %p_score1_load_23 = select i1 %tmp_5, i8 -25, i8 %score1_load_24

]]></node>
<StgValue><ssdm name="p_score1_load_23"/></StgValue>
</operation>

<operation id="1767" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="806" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:578  %diag_score_0_v_i1_24_cast_cast = select i1 %tmp_49_24, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_24_cast_cast"/></StgValue>
</operation>

<operation id="1768" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="807" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:579  %prev_score_out_6_24 = add i8 %p_score1_load_23, %diag_score_0_v_i1_24_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_24"/></StgValue>
</operation>

<operation id="1769" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1525" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1297  %score1_load_58 = load i8* %score1_addr_58, align 2

]]></node>
<StgValue><ssdm name="score1_load_58"/></StgValue>
</operation>

<operation id="1770" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1769" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1541  %orig1_load_69 = load i20* %orig1_addr_69, align 4

]]></node>
<StgValue><ssdm name="orig1_load_69"/></StgValue>
</operation>

<operation id="1771" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1791" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1563  %orig1_load_70 = load i20* %orig1_addr_70, align 8

]]></node>
<StgValue><ssdm name="orig1_load_70"/></StgValue>
</operation>

<operation id="1772" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1813" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1585  %orig1_load_71 = load i20* %orig1_addr_71, align 4

]]></node>
<StgValue><ssdm name="orig1_load_71"/></StgValue>
</operation>

<operation id="1773" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2626" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2398  store i8 %prev_score_out_2_i_9, i8* %score1_addr_9, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1774" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2598  %or_cond_i_21 = or i1 %tmp_59_21, %tmp_60_21

]]></node>
<StgValue><ssdm name="or_cond_i_21"/></StgValue>
</operation>

<operation id="1775" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2601  %or_cond1_i_21 = or i1 %tmp_61_21, %tmp_62_21

]]></node>
<StgValue><ssdm name="or_cond1_i_21"/></StgValue>
</operation>

<operation id="1776" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2830" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2602  %prev_score_out_5_21 = select i1 %or_cond1_i_21, i8 %prev_score_out_0_op_i1_22, i8 %prev_score_out_0_op_i_21

]]></node>
<StgValue><ssdm name="prev_score_out_5_21"/></StgValue>
</operation>

<operation id="1777" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2831" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2603  %prev_orig_out_9_21 = select i1 %or_cond1_i_21, i20 %orig2_load_1_22, i20 %prev_orig_out_2_i_20

]]></node>
<StgValue><ssdm name="prev_orig_out_9_21"/></StgValue>
</operation>

<operation id="1778" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2832" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2604  %prev_score_out_2_i_21 = select i1 %or_cond_i_21, i8 %prev_score_out_5_21, i8 %prev_score_out_8_21

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_21"/></StgValue>
</operation>

<operation id="1779" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2833" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2605  %prev_orig_out_2_i_21 = select i1 %or_cond_i_21, i20 %prev_orig_out_9_21, i20 %orig2_load_1_21

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_21"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1780" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="786" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:558  %prev_score_out_0_op_i1_23 = add i8 -1, %score2_load_1_23

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_23"/></StgValue>
</operation>

<operation id="1781" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="787" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:559  %tmp_50_23 = icmp slt i8 %prev_score_out_6_23, %prev_score_out_0_op_i1_23

]]></node>
<StgValue><ssdm name="tmp_50_23"/></StgValue>
</operation>

<operation id="1782" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="788" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:560  %tmp_51_23 = icmp slt i8 %prev_score_out_6_23, %tmp_29_23

]]></node>
<StgValue><ssdm name="tmp_51_23"/></StgValue>
</operation>

<operation id="1783" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="790" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:562  %tmp_54_23 = icmp slt i8 %prev_score_out_0_op_i1_23, %prev_score_out_6_23

]]></node>
<StgValue><ssdm name="tmp_54_23"/></StgValue>
</operation>

<operation id="1784" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:563  %tmp_55_23 = icmp slt i8 %prev_score_out_0_op_i1_23, %tmp_29_23

]]></node>
<StgValue><ssdm name="tmp_55_23"/></StgValue>
</operation>

<operation id="1785" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1525" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1297  %score1_load_58 = load i8* %score1_addr_58, align 2

]]></node>
<StgValue><ssdm name="score1_load_58"/></StgValue>
</operation>

<operation id="1786" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1547" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1319  %score1_load_59 = load i8* %score1_addr_59, align 1

]]></node>
<StgValue><ssdm name="score1_load_59"/></StgValue>
</operation>

<operation id="1787" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1791" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1563  %orig1_load_70 = load i20* %orig1_addr_70, align 8

]]></node>
<StgValue><ssdm name="orig1_load_70"/></StgValue>
</operation>

<operation id="1788" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1813" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1585  %orig1_load_71 = load i20* %orig1_addr_71, align 4

]]></node>
<StgValue><ssdm name="orig1_load_71"/></StgValue>
</operation>

<operation id="1789" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2839" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2611  %prev_score_out_0_op_i_22 = add i8 -1, %prev_score_out_2_i_21

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_22"/></StgValue>
</operation>

<operation id="1790" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2840" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2612  %tmp_59_22 = icmp slt i8 %prev_score_out_8_22, %prev_score_out_0_op_i_22

]]></node>
<StgValue><ssdm name="tmp_59_22"/></StgValue>
</operation>

<operation id="1791" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2841" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2613  %tmp_60_22 = icmp slt i8 %prev_score_out_8_22, %prev_score_out_0_op_i1_23

]]></node>
<StgValue><ssdm name="tmp_60_22"/></StgValue>
</operation>

<operation id="1792" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2843" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2615  %tmp_61_22 = icmp slt i8 %prev_score_out_0_op_i_22, %prev_score_out_8_22

]]></node>
<StgValue><ssdm name="tmp_61_22"/></StgValue>
</operation>

<operation id="1793" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2844" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2616  %tmp_62_22 = icmp slt i8 %prev_score_out_0_op_i_22, %prev_score_out_0_op_i1_23

]]></node>
<StgValue><ssdm name="tmp_62_22"/></StgValue>
</operation>

<operation id="1794" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2853" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2625  %diag_score_0_v_i_23_cast_cast = select i1 %tmp_58_23, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_23_cast_cast"/></StgValue>
</operation>

<operation id="1795" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2854" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2626  %prev_score_out_8_23 = add i8 %diag_score_0_v_i_23_cast_cast, %score2_load_1_23

]]></node>
<StgValue><ssdm name="prev_score_out_8_23"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1796" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="780" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:552  %tmp_136 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_23

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1797" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="781" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:553  %up_orig_23 = select i1 %tmp_5, i20 0, i20 %orig1_load_24

]]></node>
<StgValue><ssdm name="up_orig_23"/></StgValue>
</operation>

<operation id="1798" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:561  %or_cond_i1_23 = or i1 %tmp_50_23, %tmp_51_23

]]></node>
<StgValue><ssdm name="or_cond_i1_23"/></StgValue>
</operation>

<operation id="1799" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:564  %or_cond1_i1_23 = or i1 %tmp_54_23, %tmp_55_23

]]></node>
<StgValue><ssdm name="or_cond1_i1_23"/></StgValue>
</operation>

<operation id="1800" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="793" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:565  %prev_score_out_1_23 = select i1 %or_cond1_i1_23, i8 %tmp_29_23, i8 %prev_score_out_0_op_i1_23

]]></node>
<StgValue><ssdm name="prev_score_out_1_23"/></StgValue>
</operation>

<operation id="1801" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="794" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:566  %prev_orig_out_7_23 = select i1 %or_cond1_i1_23, i20 %up_orig_23, i20 %orig2_load_1_23

]]></node>
<StgValue><ssdm name="prev_orig_out_7_23"/></StgValue>
</operation>

<operation id="1802" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="795" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:567  %score2_load_1_24 = select i1 %or_cond_i1_23, i8 %prev_score_out_1_23, i8 %prev_score_out_6_23

]]></node>
<StgValue><ssdm name="score2_load_1_24"/></StgValue>
</operation>

<operation id="1803" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="796" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:568  %orig2_load_1_24 = select i1 %or_cond_i1_23, i20 %prev_orig_out_7_23, i20 %tmp_136

]]></node>
<StgValue><ssdm name="orig2_load_1_24"/></StgValue>
</operation>

<operation id="1804" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2412">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="800" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:572  %phitmp25 = add i8 -1, %score1_load_25

]]></node>
<StgValue><ssdm name="phitmp25"/></StgValue>
</operation>

<operation id="1805" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="801" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:573  %tmp_29_24 = select i1 %tmp_5, i8 -27, i8 %phitmp25

]]></node>
<StgValue><ssdm name="tmp_29_24"/></StgValue>
</operation>

<operation id="1806" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="821" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:593  %p_score1_load_24 = select i1 %tmp_5, i8 -26, i8 %score1_load_25

]]></node>
<StgValue><ssdm name="p_score1_load_24"/></StgValue>
</operation>

<operation id="1807" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="828" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:600  %diag_score_0_v_i1_25_cast_cast = select i1 %tmp_49_25, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_25_cast_cast"/></StgValue>
</operation>

<operation id="1808" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="829" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:601  %prev_score_out_6_25 = add i8 %p_score1_load_24, %diag_score_0_v_i1_25_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_25"/></StgValue>
</operation>

<operation id="1809" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1547" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1319  %score1_load_59 = load i8* %score1_addr_59, align 1

]]></node>
<StgValue><ssdm name="score1_load_59"/></StgValue>
</operation>

<operation id="1810" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1569" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1341  %score1_load_60 = load i8* %score1_addr_60, align 4

]]></node>
<StgValue><ssdm name="score1_load_60"/></StgValue>
</operation>

<operation id="1811" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1835" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1607  %orig1_load_72 = load i20* %orig1_addr_72, align 16

]]></node>
<StgValue><ssdm name="orig1_load_72"/></StgValue>
</operation>

<operation id="1812" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2642" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2414  store i8 %prev_score_out_2_i_s, i8* %score1_addr_10, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1813" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2614  %or_cond_i_22 = or i1 %tmp_59_22, %tmp_60_22

]]></node>
<StgValue><ssdm name="or_cond_i_22"/></StgValue>
</operation>

<operation id="1814" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2617  %or_cond1_i_22 = or i1 %tmp_61_22, %tmp_62_22

]]></node>
<StgValue><ssdm name="or_cond1_i_22"/></StgValue>
</operation>

<operation id="1815" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2846" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2618  %prev_score_out_5_22 = select i1 %or_cond1_i_22, i8 %prev_score_out_0_op_i1_23, i8 %prev_score_out_0_op_i_22

]]></node>
<StgValue><ssdm name="prev_score_out_5_22"/></StgValue>
</operation>

<operation id="1816" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2847" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2619  %prev_orig_out_9_22 = select i1 %or_cond1_i_22, i20 %orig2_load_1_23, i20 %prev_orig_out_2_i_21

]]></node>
<StgValue><ssdm name="prev_orig_out_9_22"/></StgValue>
</operation>

<operation id="1817" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2848" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2620  %prev_score_out_2_i_22 = select i1 %or_cond_i_22, i8 %prev_score_out_5_22, i8 %prev_score_out_8_22

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_22"/></StgValue>
</operation>

<operation id="1818" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2849" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2621  %prev_orig_out_2_i_22 = select i1 %or_cond_i_22, i20 %prev_orig_out_9_22, i20 %orig2_load_1_22

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_22"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1819" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="808" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:580  %prev_score_out_0_op_i1_24 = add i8 -1, %score2_load_1_24

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_24"/></StgValue>
</operation>

<operation id="1820" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="809" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:581  %tmp_50_24 = icmp slt i8 %prev_score_out_6_24, %prev_score_out_0_op_i1_24

]]></node>
<StgValue><ssdm name="tmp_50_24"/></StgValue>
</operation>

<operation id="1821" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="810" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:582  %tmp_51_24 = icmp slt i8 %prev_score_out_6_24, %tmp_29_24

]]></node>
<StgValue><ssdm name="tmp_51_24"/></StgValue>
</operation>

<operation id="1822" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="812" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:584  %tmp_54_24 = icmp slt i8 %prev_score_out_0_op_i1_24, %prev_score_out_6_24

]]></node>
<StgValue><ssdm name="tmp_54_24"/></StgValue>
</operation>

<operation id="1823" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="813" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:585  %tmp_55_24 = icmp slt i8 %prev_score_out_0_op_i1_24, %tmp_29_24

]]></node>
<StgValue><ssdm name="tmp_55_24"/></StgValue>
</operation>

<operation id="1824" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1569" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1341  %score1_load_60 = load i8* %score1_addr_60, align 4

]]></node>
<StgValue><ssdm name="score1_load_60"/></StgValue>
</operation>

<operation id="1825" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1835" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1607  %orig1_load_72 = load i20* %orig1_addr_72, align 16

]]></node>
<StgValue><ssdm name="orig1_load_72"/></StgValue>
</operation>

<operation id="1826" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2658" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2430  store i8 %prev_score_out_2_i_10, i8* %score1_addr_11, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1827" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2855" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2627  %prev_score_out_0_op_i_23 = add i8 -1, %prev_score_out_2_i_22

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_23"/></StgValue>
</operation>

<operation id="1828" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2856" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2628  %tmp_59_23 = icmp slt i8 %prev_score_out_8_23, %prev_score_out_0_op_i_23

]]></node>
<StgValue><ssdm name="tmp_59_23"/></StgValue>
</operation>

<operation id="1829" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2857" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2629  %tmp_60_23 = icmp slt i8 %prev_score_out_8_23, %prev_score_out_0_op_i1_24

]]></node>
<StgValue><ssdm name="tmp_60_23"/></StgValue>
</operation>

<operation id="1830" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2859" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2631  %tmp_61_23 = icmp slt i8 %prev_score_out_0_op_i_23, %prev_score_out_8_23

]]></node>
<StgValue><ssdm name="tmp_61_23"/></StgValue>
</operation>

<operation id="1831" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2860" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2632  %tmp_62_23 = icmp slt i8 %prev_score_out_0_op_i_23, %prev_score_out_0_op_i1_24

]]></node>
<StgValue><ssdm name="tmp_62_23"/></StgValue>
</operation>

<operation id="1832" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2869" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2641  %diag_score_0_v_i_24_cast_cast = select i1 %tmp_58_24, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_24_cast_cast"/></StgValue>
</operation>

<operation id="1833" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2870" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2642  %prev_score_out_8_24 = add i8 %diag_score_0_v_i_24_cast_cast, %score2_load_1_24

]]></node>
<StgValue><ssdm name="prev_score_out_8_24"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1834" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="802" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:574  %tmp_137 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_24

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1835" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="803" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:575  %up_orig_24 = select i1 %tmp_5, i20 0, i20 %orig1_load_25

]]></node>
<StgValue><ssdm name="up_orig_24"/></StgValue>
</operation>

<operation id="1836" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:583  %or_cond_i1_24 = or i1 %tmp_50_24, %tmp_51_24

]]></node>
<StgValue><ssdm name="or_cond_i1_24"/></StgValue>
</operation>

<operation id="1837" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:586  %or_cond1_i1_24 = or i1 %tmp_54_24, %tmp_55_24

]]></node>
<StgValue><ssdm name="or_cond1_i1_24"/></StgValue>
</operation>

<operation id="1838" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="815" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:587  %prev_score_out_1_24 = select i1 %or_cond1_i1_24, i8 %tmp_29_24, i8 %prev_score_out_0_op_i1_24

]]></node>
<StgValue><ssdm name="prev_score_out_1_24"/></StgValue>
</operation>

<operation id="1839" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="816" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:588  %prev_orig_out_7_24 = select i1 %or_cond1_i1_24, i20 %up_orig_24, i20 %orig2_load_1_24

]]></node>
<StgValue><ssdm name="prev_orig_out_7_24"/></StgValue>
</operation>

<operation id="1840" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="817" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:589  %score2_load_1_25 = select i1 %or_cond_i1_24, i8 %prev_score_out_1_24, i8 %prev_score_out_6_24

]]></node>
<StgValue><ssdm name="score2_load_1_25"/></StgValue>
</operation>

<operation id="1841" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="818" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:590  %orig2_load_1_25 = select i1 %or_cond_i1_24, i20 %prev_orig_out_7_24, i20 %tmp_137

]]></node>
<StgValue><ssdm name="orig2_load_1_25"/></StgValue>
</operation>

<operation id="1842" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2413">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="822" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:594  %phitmp26 = add i8 -1, %score1_load_26

]]></node>
<StgValue><ssdm name="phitmp26"/></StgValue>
</operation>

<operation id="1843" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="843" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:615  %p_score1_load_25 = select i1 %tmp_5, i8 -27, i8 %score1_load_26

]]></node>
<StgValue><ssdm name="p_score1_load_25"/></StgValue>
</operation>

<operation id="1844" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="850" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:622  %diag_score_0_v_i1_26_cast_cast = select i1 %tmp_49_26, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_26_cast_cast"/></StgValue>
</operation>

<operation id="1845" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="851" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:623  %prev_score_out_6_26 = add i8 %p_score1_load_25, %diag_score_0_v_i1_26_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_26"/></StgValue>
</operation>

<operation id="1846" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1591" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1363  %score1_load_61 = load i8* %score1_addr_61, align 1

]]></node>
<StgValue><ssdm name="score1_load_61"/></StgValue>
</operation>

<operation id="1847" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1857" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1629  %orig1_load_73 = load i20* %orig1_addr_73, align 4

]]></node>
<StgValue><ssdm name="orig1_load_73"/></StgValue>
</operation>

<operation id="1848" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2483" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2255  store i20 %orig2_load_1_1_tmp_3, i20* %orig1_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1849" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2674" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2446  store i8 %prev_score_out_2_i_11, i8* %score1_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1850" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2630  %or_cond_i_23 = or i1 %tmp_59_23, %tmp_60_23

]]></node>
<StgValue><ssdm name="or_cond_i_23"/></StgValue>
</operation>

<operation id="1851" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2633  %or_cond1_i_23 = or i1 %tmp_61_23, %tmp_62_23

]]></node>
<StgValue><ssdm name="or_cond1_i_23"/></StgValue>
</operation>

<operation id="1852" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2862" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2634  %prev_score_out_5_23 = select i1 %or_cond1_i_23, i8 %prev_score_out_0_op_i1_24, i8 %prev_score_out_0_op_i_23

]]></node>
<StgValue><ssdm name="prev_score_out_5_23"/></StgValue>
</operation>

<operation id="1853" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2863" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2635  %prev_orig_out_9_23 = select i1 %or_cond1_i_23, i20 %orig2_load_1_24, i20 %prev_orig_out_2_i_22

]]></node>
<StgValue><ssdm name="prev_orig_out_9_23"/></StgValue>
</operation>

<operation id="1854" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2864" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2636  %prev_score_out_2_i_23 = select i1 %or_cond_i_23, i8 %prev_score_out_5_23, i8 %prev_score_out_8_23

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_23"/></StgValue>
</operation>

<operation id="1855" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2865" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2637  %prev_orig_out_2_i_23 = select i1 %or_cond_i_23, i20 %prev_orig_out_9_23, i20 %orig2_load_1_23

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_23"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1856" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:595  %tmp_29_25 = select i1 %tmp_5, i8 -28, i8 %phitmp26

]]></node>
<StgValue><ssdm name="tmp_29_25"/></StgValue>
</operation>

<operation id="1857" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="830" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:602  %prev_score_out_0_op_i1_25 = add i8 -1, %score2_load_1_25

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_25"/></StgValue>
</operation>

<operation id="1858" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="831" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:603  %tmp_50_25 = icmp slt i8 %prev_score_out_6_25, %prev_score_out_0_op_i1_25

]]></node>
<StgValue><ssdm name="tmp_50_25"/></StgValue>
</operation>

<operation id="1859" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="832" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:604  %tmp_51_25 = icmp slt i8 %prev_score_out_6_25, %tmp_29_25

]]></node>
<StgValue><ssdm name="tmp_51_25"/></StgValue>
</operation>

<operation id="1860" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="834" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:606  %tmp_54_25 = icmp slt i8 %prev_score_out_0_op_i1_25, %prev_score_out_6_25

]]></node>
<StgValue><ssdm name="tmp_54_25"/></StgValue>
</operation>

<operation id="1861" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:607  %tmp_55_25 = icmp slt i8 %prev_score_out_0_op_i1_25, %tmp_29_25

]]></node>
<StgValue><ssdm name="tmp_55_25"/></StgValue>
</operation>

<operation id="1862" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1591" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1363  %score1_load_61 = load i8* %score1_addr_61, align 1

]]></node>
<StgValue><ssdm name="score1_load_61"/></StgValue>
</operation>

<operation id="1863" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1613" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1385  %score1_load_62 = load i8* %score1_addr_62, align 2

]]></node>
<StgValue><ssdm name="score1_load_62"/></StgValue>
</operation>

<operation id="1864" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1857" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1629  %orig1_load_73 = load i20* %orig1_addr_73, align 4

]]></node>
<StgValue><ssdm name="orig1_load_73"/></StgValue>
</operation>

<operation id="1865" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2499" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2271  store i20 %prev_orig_out_2_i_1, i20* %orig1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1866" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2871" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2643  %prev_score_out_0_op_i_24 = add i8 -1, %prev_score_out_2_i_23

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_24"/></StgValue>
</operation>

<operation id="1867" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2872" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2644  %tmp_59_24 = icmp slt i8 %prev_score_out_8_24, %prev_score_out_0_op_i_24

]]></node>
<StgValue><ssdm name="tmp_59_24"/></StgValue>
</operation>

<operation id="1868" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2873" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2645  %tmp_60_24 = icmp slt i8 %prev_score_out_8_24, %prev_score_out_0_op_i1_25

]]></node>
<StgValue><ssdm name="tmp_60_24"/></StgValue>
</operation>

<operation id="1869" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2875" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2647  %tmp_61_24 = icmp slt i8 %prev_score_out_0_op_i_24, %prev_score_out_8_24

]]></node>
<StgValue><ssdm name="tmp_61_24"/></StgValue>
</operation>

<operation id="1870" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2876" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2648  %tmp_62_24 = icmp slt i8 %prev_score_out_0_op_i_24, %prev_score_out_0_op_i1_25

]]></node>
<StgValue><ssdm name="tmp_62_24"/></StgValue>
</operation>

<operation id="1871" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2885" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2657  %diag_score_0_v_i_25_cast_cast = select i1 %tmp_58_25, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_25_cast_cast"/></StgValue>
</operation>

<operation id="1872" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2886" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2658  %prev_score_out_8_25 = add i8 %diag_score_0_v_i_25_cast_cast, %score2_load_1_25

]]></node>
<StgValue><ssdm name="prev_score_out_8_25"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1873" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="824" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:596  %tmp_138 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_25

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1874" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="825" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:597  %up_orig_25 = select i1 %tmp_5, i20 0, i20 %orig1_load_26

]]></node>
<StgValue><ssdm name="up_orig_25"/></StgValue>
</operation>

<operation id="1875" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:605  %or_cond_i1_25 = or i1 %tmp_50_25, %tmp_51_25

]]></node>
<StgValue><ssdm name="or_cond_i1_25"/></StgValue>
</operation>

<operation id="1876" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:608  %or_cond1_i1_25 = or i1 %tmp_54_25, %tmp_55_25

]]></node>
<StgValue><ssdm name="or_cond1_i1_25"/></StgValue>
</operation>

<operation id="1877" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="837" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:609  %prev_score_out_1_25 = select i1 %or_cond1_i1_25, i8 %tmp_29_25, i8 %prev_score_out_0_op_i1_25

]]></node>
<StgValue><ssdm name="prev_score_out_1_25"/></StgValue>
</operation>

<operation id="1878" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="838" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:610  %prev_orig_out_7_25 = select i1 %or_cond1_i1_25, i20 %up_orig_25, i20 %orig2_load_1_25

]]></node>
<StgValue><ssdm name="prev_orig_out_7_25"/></StgValue>
</operation>

<operation id="1879" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="839" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:611  %score2_load_1_26 = select i1 %or_cond_i1_25, i8 %prev_score_out_1_25, i8 %prev_score_out_6_25

]]></node>
<StgValue><ssdm name="score2_load_1_26"/></StgValue>
</operation>

<operation id="1880" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="840" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:612  %orig2_load_1_26 = select i1 %or_cond_i1_25, i20 %prev_orig_out_7_25, i20 %tmp_138

]]></node>
<StgValue><ssdm name="orig2_load_1_26"/></StgValue>
</operation>

<operation id="1881" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2414">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="844" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:616  %phitmp27 = add i8 -1, %score1_load_27

]]></node>
<StgValue><ssdm name="phitmp27"/></StgValue>
</operation>

<operation id="1882" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="846" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:618  %tmp_139 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_26

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1883" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="865" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:637  %p_score1_load_26 = select i1 %tmp_5, i8 -28, i8 %score1_load_27

]]></node>
<StgValue><ssdm name="p_score1_load_26"/></StgValue>
</operation>

<operation id="1884" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="872" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:644  %diag_score_0_v_i1_27_cast_cast = select i1 %tmp_49_27, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_27_cast_cast"/></StgValue>
</operation>

<operation id="1885" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="873" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:645  %prev_score_out_6_27 = add i8 %p_score1_load_26, %diag_score_0_v_i1_27_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_27"/></StgValue>
</operation>

<operation id="1886" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1613" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1385  %score1_load_62 = load i8* %score1_addr_62, align 2

]]></node>
<StgValue><ssdm name="score1_load_62"/></StgValue>
</operation>

<operation id="1887" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1635" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1407  %score1_load_63 = load i8* %score1_addr_63, align 1

]]></node>
<StgValue><ssdm name="score1_load_63"/></StgValue>
</operation>

<operation id="1888" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1879" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1651  %orig1_load_74 = load i20* %orig1_addr_74, align 8

]]></node>
<StgValue><ssdm name="orig1_load_74"/></StgValue>
</operation>

<operation id="1889" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2515" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2287  store i20 %prev_orig_out_2_i_2, i20* %orig1_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1890" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2690" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2462  store i8 %prev_score_out_2_i_12, i8* %score1_addr_13, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1891" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2646  %or_cond_i_24 = or i1 %tmp_59_24, %tmp_60_24

]]></node>
<StgValue><ssdm name="or_cond_i_24"/></StgValue>
</operation>

<operation id="1892" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2649  %or_cond1_i_24 = or i1 %tmp_61_24, %tmp_62_24

]]></node>
<StgValue><ssdm name="or_cond1_i_24"/></StgValue>
</operation>

<operation id="1893" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2878" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2650  %prev_score_out_5_24 = select i1 %or_cond1_i_24, i8 %prev_score_out_0_op_i1_25, i8 %prev_score_out_0_op_i_24

]]></node>
<StgValue><ssdm name="prev_score_out_5_24"/></StgValue>
</operation>

<operation id="1894" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2879" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2651  %prev_orig_out_9_24 = select i1 %or_cond1_i_24, i20 %orig2_load_1_25, i20 %prev_orig_out_2_i_23

]]></node>
<StgValue><ssdm name="prev_orig_out_9_24"/></StgValue>
</operation>

<operation id="1895" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2880" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2652  %prev_score_out_2_i_24 = select i1 %or_cond_i_24, i8 %prev_score_out_5_24, i8 %prev_score_out_8_24

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_24"/></StgValue>
</operation>

<operation id="1896" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2881" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2653  %prev_orig_out_2_i_24 = select i1 %or_cond_i_24, i20 %prev_orig_out_9_24, i20 %orig2_load_1_24

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_24"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1897" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="845" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:617  %tmp_29_26 = select i1 %tmp_5, i8 -29, i8 %phitmp27

]]></node>
<StgValue><ssdm name="tmp_29_26"/></StgValue>
</operation>

<operation id="1898" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="852" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:624  %prev_score_out_0_op_i1_26 = add i8 -1, %score2_load_1_26

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_26"/></StgValue>
</operation>

<operation id="1899" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="853" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:625  %tmp_50_26 = icmp slt i8 %prev_score_out_6_26, %prev_score_out_0_op_i1_26

]]></node>
<StgValue><ssdm name="tmp_50_26"/></StgValue>
</operation>

<operation id="1900" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="854" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:626  %tmp_51_26 = icmp slt i8 %prev_score_out_6_26, %tmp_29_26

]]></node>
<StgValue><ssdm name="tmp_51_26"/></StgValue>
</operation>

<operation id="1901" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="856" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:628  %tmp_54_26 = icmp slt i8 %prev_score_out_0_op_i1_26, %prev_score_out_6_26

]]></node>
<StgValue><ssdm name="tmp_54_26"/></StgValue>
</operation>

<operation id="1902" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="857" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:629  %tmp_55_26 = icmp slt i8 %prev_score_out_0_op_i1_26, %tmp_29_26

]]></node>
<StgValue><ssdm name="tmp_55_26"/></StgValue>
</operation>

<operation id="1903" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1635" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1407  %score1_load_63 = load i8* %score1_addr_63, align 1

]]></node>
<StgValue><ssdm name="score1_load_63"/></StgValue>
</operation>

<operation id="1904" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1879" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1651  %orig1_load_74 = load i20* %orig1_addr_74, align 8

]]></node>
<StgValue><ssdm name="orig1_load_74"/></StgValue>
</operation>

<operation id="1905" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2531" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2303  store i20 %prev_orig_out_2_i_3, i20* %orig1_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1906" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2706" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2478  store i8 %prev_score_out_2_i_13, i8* %score1_addr_14, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1907" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2887" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2659  %prev_score_out_0_op_i_25 = add i8 -1, %prev_score_out_2_i_24

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_25"/></StgValue>
</operation>

<operation id="1908" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2888" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2660  %tmp_59_25 = icmp slt i8 %prev_score_out_8_25, %prev_score_out_0_op_i_25

]]></node>
<StgValue><ssdm name="tmp_59_25"/></StgValue>
</operation>

<operation id="1909" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2889" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2661  %tmp_60_25 = icmp slt i8 %prev_score_out_8_25, %prev_score_out_0_op_i1_26

]]></node>
<StgValue><ssdm name="tmp_60_25"/></StgValue>
</operation>

<operation id="1910" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2891" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2663  %tmp_61_25 = icmp slt i8 %prev_score_out_0_op_i_25, %prev_score_out_8_25

]]></node>
<StgValue><ssdm name="tmp_61_25"/></StgValue>
</operation>

<operation id="1911" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2892" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2664  %tmp_62_25 = icmp slt i8 %prev_score_out_0_op_i_25, %prev_score_out_0_op_i1_26

]]></node>
<StgValue><ssdm name="tmp_62_25"/></StgValue>
</operation>

<operation id="1912" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2901" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2673  %diag_score_0_v_i_26_cast_cast = select i1 %tmp_58_26, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_26_cast_cast"/></StgValue>
</operation>

<operation id="1913" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2902" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2674  %prev_score_out_8_26 = add i8 %diag_score_0_v_i_26_cast_cast, %score2_load_1_26

]]></node>
<StgValue><ssdm name="prev_score_out_8_26"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1914" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="847" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:619  %up_orig_26 = select i1 %tmp_5, i20 0, i20 %orig1_load_27

]]></node>
<StgValue><ssdm name="up_orig_26"/></StgValue>
</operation>

<operation id="1915" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:627  %or_cond_i1_26 = or i1 %tmp_50_26, %tmp_51_26

]]></node>
<StgValue><ssdm name="or_cond_i1_26"/></StgValue>
</operation>

<operation id="1916" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:630  %or_cond1_i1_26 = or i1 %tmp_54_26, %tmp_55_26

]]></node>
<StgValue><ssdm name="or_cond1_i1_26"/></StgValue>
</operation>

<operation id="1917" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="859" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:631  %prev_score_out_1_26 = select i1 %or_cond1_i1_26, i8 %tmp_29_26, i8 %prev_score_out_0_op_i1_26

]]></node>
<StgValue><ssdm name="prev_score_out_1_26"/></StgValue>
</operation>

<operation id="1918" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="860" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:632  %prev_orig_out_7_26 = select i1 %or_cond1_i1_26, i20 %up_orig_26, i20 %orig2_load_1_26

]]></node>
<StgValue><ssdm name="prev_orig_out_7_26"/></StgValue>
</operation>

<operation id="1919" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="861" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:633  %score2_load_1_27 = select i1 %or_cond_i1_26, i8 %prev_score_out_1_26, i8 %prev_score_out_6_26

]]></node>
<StgValue><ssdm name="score2_load_1_27"/></StgValue>
</operation>

<operation id="1920" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="862" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:634  %orig2_load_1_27 = select i1 %or_cond_i1_26, i20 %prev_orig_out_7_26, i20 %tmp_139

]]></node>
<StgValue><ssdm name="orig2_load_1_27"/></StgValue>
</operation>

<operation id="1921" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2415">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="866" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:638  %phitmp28 = add i8 -1, %score1_load_28

]]></node>
<StgValue><ssdm name="phitmp28"/></StgValue>
</operation>

<operation id="1922" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="868" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:640  %tmp_140 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_27

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1923" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="887" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:659  %p_score1_load_27 = select i1 %tmp_5, i8 -29, i8 %score1_load_28

]]></node>
<StgValue><ssdm name="p_score1_load_27"/></StgValue>
</operation>

<operation id="1924" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="894" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:666  %diag_score_0_v_i1_28_cast_cast = select i1 %tmp_49_28, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_28_cast_cast"/></StgValue>
</operation>

<operation id="1925" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="895" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:667  %prev_score_out_6_28 = add i8 %p_score1_load_27, %diag_score_0_v_i1_28_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_28"/></StgValue>
</operation>

<operation id="1926" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1657" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1429  %score1_load_64 = load i8* %score1_addr_64, align 16

]]></node>
<StgValue><ssdm name="score1_load_64"/></StgValue>
</operation>

<operation id="1927" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1901" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1673  %orig1_load_75 = load i20* %orig1_addr_75, align 4

]]></node>
<StgValue><ssdm name="orig1_load_75"/></StgValue>
</operation>

<operation id="1928" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2547" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2319  store i20 %prev_orig_out_2_i_4, i20* %orig1_addr_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1929" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2722" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2494  store i8 %prev_score_out_2_i_14, i8* %score1_addr_15, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1930" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2662  %or_cond_i_25 = or i1 %tmp_59_25, %tmp_60_25

]]></node>
<StgValue><ssdm name="or_cond_i_25"/></StgValue>
</operation>

<operation id="1931" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2665  %or_cond1_i_25 = or i1 %tmp_61_25, %tmp_62_25

]]></node>
<StgValue><ssdm name="or_cond1_i_25"/></StgValue>
</operation>

<operation id="1932" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2894" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2666  %prev_score_out_5_25 = select i1 %or_cond1_i_25, i8 %prev_score_out_0_op_i1_26, i8 %prev_score_out_0_op_i_25

]]></node>
<StgValue><ssdm name="prev_score_out_5_25"/></StgValue>
</operation>

<operation id="1933" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2895" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2667  %prev_orig_out_9_25 = select i1 %or_cond1_i_25, i20 %orig2_load_1_26, i20 %prev_orig_out_2_i_24

]]></node>
<StgValue><ssdm name="prev_orig_out_9_25"/></StgValue>
</operation>

<operation id="1934" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2896" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2668  %prev_score_out_2_i_25 = select i1 %or_cond_i_25, i8 %prev_score_out_5_25, i8 %prev_score_out_8_25

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_25"/></StgValue>
</operation>

<operation id="1935" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2897" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2669  %prev_orig_out_2_i_25 = select i1 %or_cond_i_25, i20 %prev_orig_out_9_25, i20 %orig2_load_1_25

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_25"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1936" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="867" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:639  %tmp_29_27 = select i1 %tmp_5, i8 -30, i8 %phitmp28

]]></node>
<StgValue><ssdm name="tmp_29_27"/></StgValue>
</operation>

<operation id="1937" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="874" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:646  %prev_score_out_0_op_i1_27 = add i8 -1, %score2_load_1_27

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_27"/></StgValue>
</operation>

<operation id="1938" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="875" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:647  %tmp_50_27 = icmp slt i8 %prev_score_out_6_27, %prev_score_out_0_op_i1_27

]]></node>
<StgValue><ssdm name="tmp_50_27"/></StgValue>
</operation>

<operation id="1939" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:648  %tmp_51_27 = icmp slt i8 %prev_score_out_6_27, %tmp_29_27

]]></node>
<StgValue><ssdm name="tmp_51_27"/></StgValue>
</operation>

<operation id="1940" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="878" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:650  %tmp_54_27 = icmp slt i8 %prev_score_out_0_op_i1_27, %prev_score_out_6_27

]]></node>
<StgValue><ssdm name="tmp_54_27"/></StgValue>
</operation>

<operation id="1941" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="879" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:651  %tmp_55_27 = icmp slt i8 %prev_score_out_0_op_i1_27, %tmp_29_27

]]></node>
<StgValue><ssdm name="tmp_55_27"/></StgValue>
</operation>

<operation id="1942" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1657" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1429  %score1_load_64 = load i8* %score1_addr_64, align 16

]]></node>
<StgValue><ssdm name="score1_load_64"/></StgValue>
</operation>

<operation id="1943" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1680" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1452  %score1_load_65 = load i8* %score1_addr_65, align 1

]]></node>
<StgValue><ssdm name="score1_load_65"/></StgValue>
</operation>

<operation id="1944" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1901" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1673  %orig1_load_75 = load i20* %orig1_addr_75, align 4

]]></node>
<StgValue><ssdm name="orig1_load_75"/></StgValue>
</operation>

<operation id="1945" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2563" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2335  store i20 %prev_orig_out_2_i_5, i20* %orig1_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1946" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2903" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2675  %prev_score_out_0_op_i_26 = add i8 -1, %prev_score_out_2_i_25

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_26"/></StgValue>
</operation>

<operation id="1947" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2904" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2676  %tmp_59_26 = icmp slt i8 %prev_score_out_8_26, %prev_score_out_0_op_i_26

]]></node>
<StgValue><ssdm name="tmp_59_26"/></StgValue>
</operation>

<operation id="1948" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2905" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2677  %tmp_60_26 = icmp slt i8 %prev_score_out_8_26, %prev_score_out_0_op_i1_27

]]></node>
<StgValue><ssdm name="tmp_60_26"/></StgValue>
</operation>

<operation id="1949" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2907" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2679  %tmp_61_26 = icmp slt i8 %prev_score_out_0_op_i_26, %prev_score_out_8_26

]]></node>
<StgValue><ssdm name="tmp_61_26"/></StgValue>
</operation>

<operation id="1950" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2908" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2680  %tmp_62_26 = icmp slt i8 %prev_score_out_0_op_i_26, %prev_score_out_0_op_i1_27

]]></node>
<StgValue><ssdm name="tmp_62_26"/></StgValue>
</operation>

<operation id="1951" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2917" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2689  %diag_score_0_v_i_27_cast_cast = select i1 %tmp_58_27, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_27_cast_cast"/></StgValue>
</operation>

<operation id="1952" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2918" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2690  %prev_score_out_8_27 = add i8 %diag_score_0_v_i_27_cast_cast, %score2_load_1_27

]]></node>
<StgValue><ssdm name="prev_score_out_8_27"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1953" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="869" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:641  %up_orig_27 = select i1 %tmp_5, i20 0, i20 %orig1_load_28

]]></node>
<StgValue><ssdm name="up_orig_27"/></StgValue>
</operation>

<operation id="1954" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:649  %or_cond_i1_27 = or i1 %tmp_50_27, %tmp_51_27

]]></node>
<StgValue><ssdm name="or_cond_i1_27"/></StgValue>
</operation>

<operation id="1955" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:652  %or_cond1_i1_27 = or i1 %tmp_54_27, %tmp_55_27

]]></node>
<StgValue><ssdm name="or_cond1_i1_27"/></StgValue>
</operation>

<operation id="1956" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="881" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:653  %prev_score_out_1_27 = select i1 %or_cond1_i1_27, i8 %tmp_29_27, i8 %prev_score_out_0_op_i1_27

]]></node>
<StgValue><ssdm name="prev_score_out_1_27"/></StgValue>
</operation>

<operation id="1957" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="882" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:654  %prev_orig_out_7_27 = select i1 %or_cond1_i1_27, i20 %up_orig_27, i20 %orig2_load_1_27

]]></node>
<StgValue><ssdm name="prev_orig_out_7_27"/></StgValue>
</operation>

<operation id="1958" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="883" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:655  %score2_load_1_28 = select i1 %or_cond_i1_27, i8 %prev_score_out_1_27, i8 %prev_score_out_6_27

]]></node>
<StgValue><ssdm name="score2_load_1_28"/></StgValue>
</operation>

<operation id="1959" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="884" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:656  %orig2_load_1_28 = select i1 %or_cond_i1_27, i20 %prev_orig_out_7_27, i20 %tmp_140

]]></node>
<StgValue><ssdm name="orig2_load_1_28"/></StgValue>
</operation>

<operation id="1960" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2416">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="888" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:660  %phitmp29 = add i8 -1, %score1_load_29

]]></node>
<StgValue><ssdm name="phitmp29"/></StgValue>
</operation>

<operation id="1961" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="889" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:661  %tmp_29_28 = select i1 %tmp_5, i8 -31, i8 %phitmp29

]]></node>
<StgValue><ssdm name="tmp_29_28"/></StgValue>
</operation>

<operation id="1962" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="890" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:662  %tmp_141 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_28

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1963" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="909" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:681  %p_score1_load_28 = select i1 %tmp_5, i8 -30, i8 %score1_load_29

]]></node>
<StgValue><ssdm name="p_score1_load_28"/></StgValue>
</operation>

<operation id="1964" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="916" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:688  %diag_score_0_v_i1_29_cast_cast = select i1 %tmp_49_29, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_29_cast_cast"/></StgValue>
</operation>

<operation id="1965" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="917" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:689  %prev_score_out_6_29 = add i8 %p_score1_load_28, %diag_score_0_v_i1_29_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_29"/></StgValue>
</operation>

<operation id="1966" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1680" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1452  %score1_load_65 = load i8* %score1_addr_65, align 1

]]></node>
<StgValue><ssdm name="score1_load_65"/></StgValue>
</operation>

<operation id="1967" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1702" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1474  %score1_load_66 = load i8* %score1_addr_66, align 2

]]></node>
<StgValue><ssdm name="score1_load_66"/></StgValue>
</operation>

<operation id="1968" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1923" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1695  %orig1_load_76 = load i20* %orig1_addr_76, align 16

]]></node>
<StgValue><ssdm name="orig1_load_76"/></StgValue>
</operation>

<operation id="1969" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2579" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2351  store i20 %prev_orig_out_2_i_6, i20* %orig1_addr_6, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1970" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2738" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2510  store i8 %prev_score_out_2_i_15, i8* %score1_addr_16, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1971" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2678  %or_cond_i_26 = or i1 %tmp_59_26, %tmp_60_26

]]></node>
<StgValue><ssdm name="or_cond_i_26"/></StgValue>
</operation>

<operation id="1972" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2681  %or_cond1_i_26 = or i1 %tmp_61_26, %tmp_62_26

]]></node>
<StgValue><ssdm name="or_cond1_i_26"/></StgValue>
</operation>

<operation id="1973" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2910" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2682  %prev_score_out_5_26 = select i1 %or_cond1_i_26, i8 %prev_score_out_0_op_i1_27, i8 %prev_score_out_0_op_i_26

]]></node>
<StgValue><ssdm name="prev_score_out_5_26"/></StgValue>
</operation>

<operation id="1974" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2911" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2683  %prev_orig_out_9_26 = select i1 %or_cond1_i_26, i20 %orig2_load_1_27, i20 %prev_orig_out_2_i_25

]]></node>
<StgValue><ssdm name="prev_orig_out_9_26"/></StgValue>
</operation>

<operation id="1975" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2912" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2684  %prev_score_out_2_i_26 = select i1 %or_cond_i_26, i8 %prev_score_out_5_26, i8 %prev_score_out_8_26

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_26"/></StgValue>
</operation>

<operation id="1976" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2913" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2685  %prev_orig_out_2_i_26 = select i1 %or_cond_i_26, i20 %prev_orig_out_9_26, i20 %orig2_load_1_26

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_26"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1977" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="896" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:668  %prev_score_out_0_op_i1_28 = add i8 -1, %score2_load_1_28

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_28"/></StgValue>
</operation>

<operation id="1978" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="897" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:669  %tmp_50_28 = icmp slt i8 %prev_score_out_6_28, %prev_score_out_0_op_i1_28

]]></node>
<StgValue><ssdm name="tmp_50_28"/></StgValue>
</operation>

<operation id="1979" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="898" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:670  %tmp_51_28 = icmp slt i8 %prev_score_out_6_28, %tmp_29_28

]]></node>
<StgValue><ssdm name="tmp_51_28"/></StgValue>
</operation>

<operation id="1980" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="900" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:672  %tmp_54_28 = icmp slt i8 %prev_score_out_0_op_i1_28, %prev_score_out_6_28

]]></node>
<StgValue><ssdm name="tmp_54_28"/></StgValue>
</operation>

<operation id="1981" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="901" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:673  %tmp_55_28 = icmp slt i8 %prev_score_out_0_op_i1_28, %tmp_29_28

]]></node>
<StgValue><ssdm name="tmp_55_28"/></StgValue>
</operation>

<operation id="1982" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1702" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1474  %score1_load_66 = load i8* %score1_addr_66, align 2

]]></node>
<StgValue><ssdm name="score1_load_66"/></StgValue>
</operation>

<operation id="1983" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1923" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1695  %orig1_load_76 = load i20* %orig1_addr_76, align 16

]]></node>
<StgValue><ssdm name="orig1_load_76"/></StgValue>
</operation>

<operation id="1984" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2595" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2367  store i20 %prev_orig_out_2_i_7, i20* %orig1_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1985" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2754" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2526  store i8 %prev_score_out_2_i_16, i8* %score1_addr_17, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1986" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2919" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2691  %prev_score_out_0_op_i_27 = add i8 -1, %prev_score_out_2_i_26

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_27"/></StgValue>
</operation>

<operation id="1987" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2920" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2692  %tmp_59_27 = icmp slt i8 %prev_score_out_8_27, %prev_score_out_0_op_i_27

]]></node>
<StgValue><ssdm name="tmp_59_27"/></StgValue>
</operation>

<operation id="1988" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2921" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2693  %tmp_60_27 = icmp slt i8 %prev_score_out_8_27, %prev_score_out_0_op_i1_28

]]></node>
<StgValue><ssdm name="tmp_60_27"/></StgValue>
</operation>

<operation id="1989" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2923" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2695  %tmp_61_27 = icmp slt i8 %prev_score_out_0_op_i_27, %prev_score_out_8_27

]]></node>
<StgValue><ssdm name="tmp_61_27"/></StgValue>
</operation>

<operation id="1990" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2924" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2696  %tmp_62_27 = icmp slt i8 %prev_score_out_0_op_i_27, %prev_score_out_0_op_i1_28

]]></node>
<StgValue><ssdm name="tmp_62_27"/></StgValue>
</operation>

<operation id="1991" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2933" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2705  %diag_score_0_v_i_28_cast_cast = select i1 %tmp_58_28, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_28_cast_cast"/></StgValue>
</operation>

<operation id="1992" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2934" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2706  %prev_score_out_8_28 = add i8 %diag_score_0_v_i_28_cast_cast, %score2_load_1_28

]]></node>
<StgValue><ssdm name="prev_score_out_8_28"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1993" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="891" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:663  %up_orig_28 = select i1 %tmp_5, i20 0, i20 %orig1_load_29

]]></node>
<StgValue><ssdm name="up_orig_28"/></StgValue>
</operation>

<operation id="1994" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:671  %or_cond_i1_28 = or i1 %tmp_50_28, %tmp_51_28

]]></node>
<StgValue><ssdm name="or_cond_i1_28"/></StgValue>
</operation>

<operation id="1995" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:674  %or_cond1_i1_28 = or i1 %tmp_54_28, %tmp_55_28

]]></node>
<StgValue><ssdm name="or_cond1_i1_28"/></StgValue>
</operation>

<operation id="1996" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="903" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:675  %prev_score_out_1_28 = select i1 %or_cond1_i1_28, i8 %tmp_29_28, i8 %prev_score_out_0_op_i1_28

]]></node>
<StgValue><ssdm name="prev_score_out_1_28"/></StgValue>
</operation>

<operation id="1997" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="904" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:676  %prev_orig_out_7_28 = select i1 %or_cond1_i1_28, i20 %up_orig_28, i20 %orig2_load_1_28

]]></node>
<StgValue><ssdm name="prev_orig_out_7_28"/></StgValue>
</operation>

<operation id="1998" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="905" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:677  %score2_load_1_29 = select i1 %or_cond_i1_28, i8 %prev_score_out_1_28, i8 %prev_score_out_6_28

]]></node>
<StgValue><ssdm name="score2_load_1_29"/></StgValue>
</operation>

<operation id="1999" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="906" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:678  %orig2_load_1_29 = select i1 %or_cond_i1_28, i20 %prev_orig_out_7_28, i20 %tmp_141

]]></node>
<StgValue><ssdm name="orig2_load_1_29"/></StgValue>
</operation>

<operation id="2000" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2417">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="910" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:682  %phitmp30 = add i8 -1, %score1_load_30

]]></node>
<StgValue><ssdm name="phitmp30"/></StgValue>
</operation>

<operation id="2001" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="911" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:683  %tmp_29_29 = select i1 %tmp_5, i8 -32, i8 %phitmp30

]]></node>
<StgValue><ssdm name="tmp_29_29"/></StgValue>
</operation>

<operation id="2002" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="931" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:703  %p_score1_load_29 = select i1 %tmp_5, i8 -31, i8 %score1_load_30

]]></node>
<StgValue><ssdm name="p_score1_load_29"/></StgValue>
</operation>

<operation id="2003" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="938" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:710  %diag_score_0_v_i1_30_cast_cast = select i1 %tmp_49_30, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_30_cast_cast"/></StgValue>
</operation>

<operation id="2004" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:711  %prev_score_out_6_30 = add i8 %p_score1_load_29, %diag_score_0_v_i1_30_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_30"/></StgValue>
</operation>

<operation id="2005" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1724" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1496  %score1_load_67 = load i8* %score1_addr_67, align 1

]]></node>
<StgValue><ssdm name="score1_load_67"/></StgValue>
</operation>

<operation id="2006" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1945" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1717  %orig1_load_77 = load i20* %orig1_addr_77, align 4

]]></node>
<StgValue><ssdm name="orig1_load_77"/></StgValue>
</operation>

<operation id="2007" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2611" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2383  store i20 %prev_orig_out_2_i_8, i20* %orig1_addr_8, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2008" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2770" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2542  store i8 %prev_score_out_2_i_17, i8* %score1_addr_18, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2009" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2694  %or_cond_i_27 = or i1 %tmp_59_27, %tmp_60_27

]]></node>
<StgValue><ssdm name="or_cond_i_27"/></StgValue>
</operation>

<operation id="2010" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2697  %or_cond1_i_27 = or i1 %tmp_61_27, %tmp_62_27

]]></node>
<StgValue><ssdm name="or_cond1_i_27"/></StgValue>
</operation>

<operation id="2011" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2926" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2698  %prev_score_out_5_27 = select i1 %or_cond1_i_27, i8 %prev_score_out_0_op_i1_28, i8 %prev_score_out_0_op_i_27

]]></node>
<StgValue><ssdm name="prev_score_out_5_27"/></StgValue>
</operation>

<operation id="2012" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2927" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2699  %prev_orig_out_9_27 = select i1 %or_cond1_i_27, i20 %orig2_load_1_28, i20 %prev_orig_out_2_i_26

]]></node>
<StgValue><ssdm name="prev_orig_out_9_27"/></StgValue>
</operation>

<operation id="2013" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2928" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2700  %prev_score_out_2_i_27 = select i1 %or_cond_i_27, i8 %prev_score_out_5_27, i8 %prev_score_out_8_27

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_27"/></StgValue>
</operation>

<operation id="2014" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2929" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2701  %prev_orig_out_2_i_27 = select i1 %or_cond_i_27, i20 %prev_orig_out_9_27, i20 %orig2_load_1_27

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_27"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="2015" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="918" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:690  %prev_score_out_0_op_i1_29 = add i8 -1, %score2_load_1_29

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_29"/></StgValue>
</operation>

<operation id="2016" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="919" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:691  %tmp_50_29 = icmp slt i8 %prev_score_out_6_29, %prev_score_out_0_op_i1_29

]]></node>
<StgValue><ssdm name="tmp_50_29"/></StgValue>
</operation>

<operation id="2017" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="920" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:692  %tmp_51_29 = icmp slt i8 %prev_score_out_6_29, %tmp_29_29

]]></node>
<StgValue><ssdm name="tmp_51_29"/></StgValue>
</operation>

<operation id="2018" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="922" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:694  %tmp_54_29 = icmp slt i8 %prev_score_out_0_op_i1_29, %prev_score_out_6_29

]]></node>
<StgValue><ssdm name="tmp_54_29"/></StgValue>
</operation>

<operation id="2019" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="923" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:695  %tmp_55_29 = icmp slt i8 %prev_score_out_0_op_i1_29, %tmp_29_29

]]></node>
<StgValue><ssdm name="tmp_55_29"/></StgValue>
</operation>

<operation id="2020" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1724" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1496  %score1_load_67 = load i8* %score1_addr_67, align 1

]]></node>
<StgValue><ssdm name="score1_load_67"/></StgValue>
</operation>

<operation id="2021" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1746" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1518  %score1_load_68 = load i8* %score1_addr_68, align 4

]]></node>
<StgValue><ssdm name="score1_load_68"/></StgValue>
</operation>

<operation id="2022" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1945" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1717  %orig1_load_77 = load i20* %orig1_addr_77, align 4

]]></node>
<StgValue><ssdm name="orig1_load_77"/></StgValue>
</operation>

<operation id="2023" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2627" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2399  store i20 %prev_orig_out_2_i_9, i20* %orig1_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2024" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2935" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2707  %prev_score_out_0_op_i_28 = add i8 -1, %prev_score_out_2_i_27

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_28"/></StgValue>
</operation>

<operation id="2025" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2936" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2708  %tmp_59_28 = icmp slt i8 %prev_score_out_8_28, %prev_score_out_0_op_i_28

]]></node>
<StgValue><ssdm name="tmp_59_28"/></StgValue>
</operation>

<operation id="2026" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2937" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2709  %tmp_60_28 = icmp slt i8 %prev_score_out_8_28, %prev_score_out_0_op_i1_29

]]></node>
<StgValue><ssdm name="tmp_60_28"/></StgValue>
</operation>

<operation id="2027" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2939" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2711  %tmp_61_28 = icmp slt i8 %prev_score_out_0_op_i_28, %prev_score_out_8_28

]]></node>
<StgValue><ssdm name="tmp_61_28"/></StgValue>
</operation>

<operation id="2028" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2940" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2712  %tmp_62_28 = icmp slt i8 %prev_score_out_0_op_i_28, %prev_score_out_0_op_i1_29

]]></node>
<StgValue><ssdm name="tmp_62_28"/></StgValue>
</operation>

<operation id="2029" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2949" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2721  %diag_score_0_v_i_29_cast_cast = select i1 %tmp_58_29, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_29_cast_cast"/></StgValue>
</operation>

<operation id="2030" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2950" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2722  %prev_score_out_8_29 = add i8 %diag_score_0_v_i_29_cast_cast, %score2_load_1_29

]]></node>
<StgValue><ssdm name="prev_score_out_8_29"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="2031" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="912" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:684  %tmp_142 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_29

]]></node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="2032" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="913" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:685  %up_orig_29 = select i1 %tmp_5, i20 0, i20 %orig1_load_30

]]></node>
<StgValue><ssdm name="up_orig_29"/></StgValue>
</operation>

<operation id="2033" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:693  %or_cond_i1_29 = or i1 %tmp_50_29, %tmp_51_29

]]></node>
<StgValue><ssdm name="or_cond_i1_29"/></StgValue>
</operation>

<operation id="2034" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:696  %or_cond1_i1_29 = or i1 %tmp_54_29, %tmp_55_29

]]></node>
<StgValue><ssdm name="or_cond1_i1_29"/></StgValue>
</operation>

<operation id="2035" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="925" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:697  %prev_score_out_1_29 = select i1 %or_cond1_i1_29, i8 %tmp_29_29, i8 %prev_score_out_0_op_i1_29

]]></node>
<StgValue><ssdm name="prev_score_out_1_29"/></StgValue>
</operation>

<operation id="2036" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="926" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:698  %prev_orig_out_7_29 = select i1 %or_cond1_i1_29, i20 %up_orig_29, i20 %orig2_load_1_29

]]></node>
<StgValue><ssdm name="prev_orig_out_7_29"/></StgValue>
</operation>

<operation id="2037" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="927" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:699  %score2_load_1_30 = select i1 %or_cond_i1_29, i8 %prev_score_out_1_29, i8 %prev_score_out_6_29

]]></node>
<StgValue><ssdm name="score2_load_1_30"/></StgValue>
</operation>

<operation id="2038" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="928" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:700  %orig2_load_1_30 = select i1 %or_cond_i1_29, i20 %prev_orig_out_7_29, i20 %tmp_142

]]></node>
<StgValue><ssdm name="orig2_load_1_30"/></StgValue>
</operation>

<operation id="2039" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2418">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="932" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:704  %phitmp31 = add i8 -1, %score1_load_31

]]></node>
<StgValue><ssdm name="phitmp31"/></StgValue>
</operation>

<operation id="2040" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="933" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:705  %tmp_29_30 = select i1 %tmp_5, i8 -33, i8 %phitmp31

]]></node>
<StgValue><ssdm name="tmp_29_30"/></StgValue>
</operation>

<operation id="2041" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="934" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:706  %tmp_143 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_30

]]></node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="2042" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="953" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:725  %p_score1_load_30 = select i1 %tmp_5, i8 -32, i8 %score1_load_31

]]></node>
<StgValue><ssdm name="p_score1_load_30"/></StgValue>
</operation>

<operation id="2043" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="961" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:733  %diag_score_0_v_i1_31_cast_cast = select i1 %tmp_49_31, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_31_cast_cast"/></StgValue>
</operation>

<operation id="2044" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="962" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:734  %prev_score_out_6_31 = add i8 %p_score1_load_30, %diag_score_0_v_i1_31_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_31"/></StgValue>
</operation>

<operation id="2045" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1746" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1518  %score1_load_68 = load i8* %score1_addr_68, align 4

]]></node>
<StgValue><ssdm name="score1_load_68"/></StgValue>
</operation>

<operation id="2046" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1768" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1540  %score1_load_69 = load i8* %score1_addr_69, align 1

]]></node>
<StgValue><ssdm name="score1_load_69"/></StgValue>
</operation>

<operation id="2047" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1967" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1739  %orig1_load_78 = load i20* %orig1_addr_78, align 8

]]></node>
<StgValue><ssdm name="orig1_load_78"/></StgValue>
</operation>

<operation id="2048" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2643" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2415  store i20 %prev_orig_out_2_i_s, i20* %orig1_addr_10, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2049" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2786" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2558  store i8 %prev_score_out_2_i_18, i8* %score1_addr_19, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2050" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2710  %or_cond_i_28 = or i1 %tmp_59_28, %tmp_60_28

]]></node>
<StgValue><ssdm name="or_cond_i_28"/></StgValue>
</operation>

<operation id="2051" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2713  %or_cond1_i_28 = or i1 %tmp_61_28, %tmp_62_28

]]></node>
<StgValue><ssdm name="or_cond1_i_28"/></StgValue>
</operation>

<operation id="2052" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2942" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2714  %prev_score_out_5_28 = select i1 %or_cond1_i_28, i8 %prev_score_out_0_op_i1_29, i8 %prev_score_out_0_op_i_28

]]></node>
<StgValue><ssdm name="prev_score_out_5_28"/></StgValue>
</operation>

<operation id="2053" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2943" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2715  %prev_orig_out_9_28 = select i1 %or_cond1_i_28, i20 %orig2_load_1_29, i20 %prev_orig_out_2_i_27

]]></node>
<StgValue><ssdm name="prev_orig_out_9_28"/></StgValue>
</operation>

<operation id="2054" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2944" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2716  %prev_score_out_2_i_28 = select i1 %or_cond_i_28, i8 %prev_score_out_5_28, i8 %prev_score_out_8_28

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_28"/></StgValue>
</operation>

<operation id="2055" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2945" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2717  %prev_orig_out_2_i_28 = select i1 %or_cond_i_28, i20 %prev_orig_out_9_28, i20 %orig2_load_1_28

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_28"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="2056" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="940" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:712  %prev_score_out_0_op_i1_30 = add i8 -1, %score2_load_1_30

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_30"/></StgValue>
</operation>

<operation id="2057" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="941" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:713  %tmp_50_30 = icmp slt i8 %prev_score_out_6_30, %prev_score_out_0_op_i1_30

]]></node>
<StgValue><ssdm name="tmp_50_30"/></StgValue>
</operation>

<operation id="2058" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="942" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:714  %tmp_51_30 = icmp slt i8 %prev_score_out_6_30, %tmp_29_30

]]></node>
<StgValue><ssdm name="tmp_51_30"/></StgValue>
</operation>

<operation id="2059" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="944" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:716  %tmp_54_30 = icmp slt i8 %prev_score_out_0_op_i1_30, %prev_score_out_6_30

]]></node>
<StgValue><ssdm name="tmp_54_30"/></StgValue>
</operation>

<operation id="2060" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="945" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:717  %tmp_55_30 = icmp slt i8 %prev_score_out_0_op_i1_30, %tmp_29_30

]]></node>
<StgValue><ssdm name="tmp_55_30"/></StgValue>
</operation>

<operation id="2061" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1768" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1540  %score1_load_69 = load i8* %score1_addr_69, align 1

]]></node>
<StgValue><ssdm name="score1_load_69"/></StgValue>
</operation>

<operation id="2062" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1967" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1739  %orig1_load_78 = load i20* %orig1_addr_78, align 8

]]></node>
<StgValue><ssdm name="orig1_load_78"/></StgValue>
</operation>

<operation id="2063" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2659" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2431  store i20 %prev_orig_out_2_i_10, i20* %orig1_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2064" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2802" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2574  store i8 %prev_score_out_2_i_19, i8* %score1_addr_20, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2065" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2951" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2723  %prev_score_out_0_op_i_29 = add i8 -1, %prev_score_out_2_i_28

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_29"/></StgValue>
</operation>

<operation id="2066" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2952" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2724  %tmp_59_29 = icmp slt i8 %prev_score_out_8_29, %prev_score_out_0_op_i_29

]]></node>
<StgValue><ssdm name="tmp_59_29"/></StgValue>
</operation>

<operation id="2067" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2953" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2725  %tmp_60_29 = icmp slt i8 %prev_score_out_8_29, %prev_score_out_0_op_i1_30

]]></node>
<StgValue><ssdm name="tmp_60_29"/></StgValue>
</operation>

<operation id="2068" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2955" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2727  %tmp_61_29 = icmp slt i8 %prev_score_out_0_op_i_29, %prev_score_out_8_29

]]></node>
<StgValue><ssdm name="tmp_61_29"/></StgValue>
</operation>

<operation id="2069" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2956" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2728  %tmp_62_29 = icmp slt i8 %prev_score_out_0_op_i_29, %prev_score_out_0_op_i1_30

]]></node>
<StgValue><ssdm name="tmp_62_29"/></StgValue>
</operation>

<operation id="2070" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2965" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2737  %diag_score_0_v_i_30_cast_cast = select i1 %tmp_58_30, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_30_cast_cast"/></StgValue>
</operation>

<operation id="2071" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2966" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2738  %prev_score_out_8_30 = add i8 %diag_score_0_v_i_30_cast_cast, %score2_load_1_30

]]></node>
<StgValue><ssdm name="prev_score_out_8_30"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="2072" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="935" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:707  %up_orig_30 = select i1 %tmp_5, i20 0, i20 %orig1_load_31

]]></node>
<StgValue><ssdm name="up_orig_30"/></StgValue>
</operation>

<operation id="2073" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:715  %or_cond_i1_30 = or i1 %tmp_50_30, %tmp_51_30

]]></node>
<StgValue><ssdm name="or_cond_i1_30"/></StgValue>
</operation>

<operation id="2074" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:718  %or_cond1_i1_30 = or i1 %tmp_54_30, %tmp_55_30

]]></node>
<StgValue><ssdm name="or_cond1_i1_30"/></StgValue>
</operation>

<operation id="2075" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="947" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:719  %prev_score_out_1_30 = select i1 %or_cond1_i1_30, i8 %tmp_29_30, i8 %prev_score_out_0_op_i1_30

]]></node>
<StgValue><ssdm name="prev_score_out_1_30"/></StgValue>
</operation>

<operation id="2076" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="948" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:720  %prev_orig_out_7_30 = select i1 %or_cond1_i1_30, i20 %up_orig_30, i20 %orig2_load_1_30

]]></node>
<StgValue><ssdm name="prev_orig_out_7_30"/></StgValue>
</operation>

<operation id="2077" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="949" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:721  %score2_load_1_31 = select i1 %or_cond_i1_30, i8 %prev_score_out_1_30, i8 %prev_score_out_6_30

]]></node>
<StgValue><ssdm name="score2_load_1_31"/></StgValue>
</operation>

<operation id="2078" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="950" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:722  %orig2_load_1_31 = select i1 %or_cond_i1_30, i20 %prev_orig_out_7_30, i20 %tmp_143

]]></node>
<StgValue><ssdm name="orig2_load_1_31"/></StgValue>
</operation>

<operation id="2079" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2419">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="954" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:726  %phitmp32 = add i8 -1, %score1_load_32

]]></node>
<StgValue><ssdm name="phitmp32"/></StgValue>
</operation>

<operation id="2080" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="956" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:728  %tmp_144 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_31

]]></node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="2081" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="976" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:748  %p_score1_load_31 = select i1 %tmp_5, i8 -33, i8 %score1_load_32

]]></node>
<StgValue><ssdm name="p_score1_load_31"/></StgValue>
</operation>

<operation id="2082" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="983" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:755  %diag_score_0_v_i1_32_cast_cast = select i1 %tmp_49_32, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_32_cast_cast"/></StgValue>
</operation>

<operation id="2083" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="984" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:756  %prev_score_out_6_32 = add i8 %p_score1_load_31, %diag_score_0_v_i1_32_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_32"/></StgValue>
</operation>

<operation id="2084" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1790" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1562  %score1_load_70 = load i8* %score1_addr_70, align 2

]]></node>
<StgValue><ssdm name="score1_load_70"/></StgValue>
</operation>

<operation id="2085" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1989" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1761  %orig1_load_79 = load i20* %orig1_addr_79, align 4

]]></node>
<StgValue><ssdm name="orig1_load_79"/></StgValue>
</operation>

<operation id="2086" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2675" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2447  store i20 %prev_orig_out_2_i_11, i20* %orig1_addr_12, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2087" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2818" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2590  store i8 %prev_score_out_2_i_20, i8* %score1_addr_21, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2088" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2726  %or_cond_i_29 = or i1 %tmp_59_29, %tmp_60_29

]]></node>
<StgValue><ssdm name="or_cond_i_29"/></StgValue>
</operation>

<operation id="2089" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2729  %or_cond1_i_29 = or i1 %tmp_61_29, %tmp_62_29

]]></node>
<StgValue><ssdm name="or_cond1_i_29"/></StgValue>
</operation>

<operation id="2090" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2958" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2730  %prev_score_out_5_29 = select i1 %or_cond1_i_29, i8 %prev_score_out_0_op_i1_30, i8 %prev_score_out_0_op_i_29

]]></node>
<StgValue><ssdm name="prev_score_out_5_29"/></StgValue>
</operation>

<operation id="2091" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2959" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2731  %prev_orig_out_9_29 = select i1 %or_cond1_i_29, i20 %orig2_load_1_30, i20 %prev_orig_out_2_i_28

]]></node>
<StgValue><ssdm name="prev_orig_out_9_29"/></StgValue>
</operation>

<operation id="2092" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2960" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2732  %prev_score_out_2_i_29 = select i1 %or_cond_i_29, i8 %prev_score_out_5_29, i8 %prev_score_out_8_29

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_29"/></StgValue>
</operation>

<operation id="2093" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2961" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2733  %prev_orig_out_2_i_29 = select i1 %or_cond_i_29, i20 %prev_orig_out_9_29, i20 %orig2_load_1_29

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_29"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="2094" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="955" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:727  %tmp_29_31 = select i1 %tmp_5, i8 -34, i8 %phitmp32

]]></node>
<StgValue><ssdm name="tmp_29_31"/></StgValue>
</operation>

<operation id="2095" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="963" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:735  %prev_score_out_0_op_i1_31 = add i8 -1, %score2_load_1_31

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_31"/></StgValue>
</operation>

<operation id="2096" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="964" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:736  %tmp_50_31 = icmp slt i8 %prev_score_out_6_31, %prev_score_out_0_op_i1_31

]]></node>
<StgValue><ssdm name="tmp_50_31"/></StgValue>
</operation>

<operation id="2097" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="965" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:737  %tmp_51_31 = icmp slt i8 %prev_score_out_6_31, %tmp_29_31

]]></node>
<StgValue><ssdm name="tmp_51_31"/></StgValue>
</operation>

<operation id="2098" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:739  %tmp_54_31 = icmp slt i8 %prev_score_out_0_op_i1_31, %prev_score_out_6_31

]]></node>
<StgValue><ssdm name="tmp_54_31"/></StgValue>
</operation>

<operation id="2099" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="968" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:740  %tmp_55_31 = icmp slt i8 %prev_score_out_0_op_i1_31, %tmp_29_31

]]></node>
<StgValue><ssdm name="tmp_55_31"/></StgValue>
</operation>

<operation id="2100" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1790" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1562  %score1_load_70 = load i8* %score1_addr_70, align 2

]]></node>
<StgValue><ssdm name="score1_load_70"/></StgValue>
</operation>

<operation id="2101" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1812" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1584  %score1_load_71 = load i8* %score1_addr_71, align 1

]]></node>
<StgValue><ssdm name="score1_load_71"/></StgValue>
</operation>

<operation id="2102" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1989" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1761  %orig1_load_79 = load i20* %orig1_addr_79, align 4

]]></node>
<StgValue><ssdm name="orig1_load_79"/></StgValue>
</operation>

<operation id="2103" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2691" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2463  store i20 %prev_orig_out_2_i_12, i20* %orig1_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2104" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2967" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2739  %prev_score_out_0_op_i_30 = add i8 -1, %prev_score_out_2_i_29

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_30"/></StgValue>
</operation>

<operation id="2105" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2968" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2740  %tmp_59_30 = icmp slt i8 %prev_score_out_8_30, %prev_score_out_0_op_i_30

]]></node>
<StgValue><ssdm name="tmp_59_30"/></StgValue>
</operation>

<operation id="2106" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2969" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2741  %tmp_60_30 = icmp slt i8 %prev_score_out_8_30, %prev_score_out_0_op_i1_31

]]></node>
<StgValue><ssdm name="tmp_60_30"/></StgValue>
</operation>

<operation id="2107" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2971" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2743  %tmp_61_30 = icmp slt i8 %prev_score_out_0_op_i_30, %prev_score_out_8_30

]]></node>
<StgValue><ssdm name="tmp_61_30"/></StgValue>
</operation>

<operation id="2108" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2972" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2744  %tmp_62_30 = icmp slt i8 %prev_score_out_0_op_i_30, %prev_score_out_0_op_i1_31

]]></node>
<StgValue><ssdm name="tmp_62_30"/></StgValue>
</operation>

<operation id="2109" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2981" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2753  %diag_score_0_v_i_31_cast_cast = select i1 %tmp_58_31, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_31_cast_cast"/></StgValue>
</operation>

<operation id="2110" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2982" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2754  %prev_score_out_8_31 = add i8 %diag_score_0_v_i_31_cast_cast, %score2_load_1_31

]]></node>
<StgValue><ssdm name="prev_score_out_8_31"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="2111" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="957" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:729  %up_orig_31 = select i1 %tmp_5, i20 0, i20 %orig1_load_32

]]></node>
<StgValue><ssdm name="up_orig_31"/></StgValue>
</operation>

<operation id="2112" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:738  %or_cond_i1_31 = or i1 %tmp_50_31, %tmp_51_31

]]></node>
<StgValue><ssdm name="or_cond_i1_31"/></StgValue>
</operation>

<operation id="2113" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:741  %or_cond1_i1_31 = or i1 %tmp_54_31, %tmp_55_31

]]></node>
<StgValue><ssdm name="or_cond1_i1_31"/></StgValue>
</operation>

<operation id="2114" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="970" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:742  %prev_score_out_1_31 = select i1 %or_cond1_i1_31, i8 %tmp_29_31, i8 %prev_score_out_0_op_i1_31

]]></node>
<StgValue><ssdm name="prev_score_out_1_31"/></StgValue>
</operation>

<operation id="2115" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="971" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:743  %prev_orig_out_7_31 = select i1 %or_cond1_i1_31, i20 %up_orig_31, i20 %orig2_load_1_31

]]></node>
<StgValue><ssdm name="prev_orig_out_7_31"/></StgValue>
</operation>

<operation id="2116" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="972" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:744  %score2_load_1_32 = select i1 %or_cond_i1_31, i8 %prev_score_out_1_31, i8 %prev_score_out_6_31

]]></node>
<StgValue><ssdm name="score2_load_1_32"/></StgValue>
</operation>

<operation id="2117" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="973" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:745  %orig2_load_1_32 = select i1 %or_cond_i1_31, i20 %prev_orig_out_7_31, i20 %tmp_144

]]></node>
<StgValue><ssdm name="orig2_load_1_32"/></StgValue>
</operation>

<operation id="2118" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2420">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="977" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:749  %phitmp33 = add i8 -1, %score1_load_33

]]></node>
<StgValue><ssdm name="phitmp33"/></StgValue>
</operation>

<operation id="2119" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="979" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:751  %tmp_145 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_32

]]></node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="2120" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="998" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:770  %p_score1_load_32 = select i1 %tmp_5, i8 -34, i8 %score1_load_33

]]></node>
<StgValue><ssdm name="p_score1_load_32"/></StgValue>
</operation>

<operation id="2121" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1005" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:777  %diag_score_0_v_i1_33_cast_cast = select i1 %tmp_49_33, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_33_cast_cast"/></StgValue>
</operation>

<operation id="2122" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:778  %prev_score_out_6_33 = add i8 %p_score1_load_32, %diag_score_0_v_i1_33_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_33"/></StgValue>
</operation>

<operation id="2123" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1812" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1584  %score1_load_71 = load i8* %score1_addr_71, align 1

]]></node>
<StgValue><ssdm name="score1_load_71"/></StgValue>
</operation>

<operation id="2124" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1834" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1606  %score1_load_72 = load i8* %score1_addr_72, align 8

]]></node>
<StgValue><ssdm name="score1_load_72"/></StgValue>
</operation>

<operation id="2125" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2011" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1783  %orig1_load_80 = load i20* %orig1_addr_80, align 16

]]></node>
<StgValue><ssdm name="orig1_load_80"/></StgValue>
</operation>

<operation id="2126" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2707" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2479  store i20 %prev_orig_out_2_i_13, i20* %orig1_addr_14, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2127" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2834" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2606  store i8 %prev_score_out_2_i_21, i8* %score1_addr_22, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2128" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2742  %or_cond_i_30 = or i1 %tmp_59_30, %tmp_60_30

]]></node>
<StgValue><ssdm name="or_cond_i_30"/></StgValue>
</operation>

<operation id="2129" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2745  %or_cond1_i_30 = or i1 %tmp_61_30, %tmp_62_30

]]></node>
<StgValue><ssdm name="or_cond1_i_30"/></StgValue>
</operation>

<operation id="2130" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2974" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2746  %prev_score_out_5_30 = select i1 %or_cond1_i_30, i8 %prev_score_out_0_op_i1_31, i8 %prev_score_out_0_op_i_30

]]></node>
<StgValue><ssdm name="prev_score_out_5_30"/></StgValue>
</operation>

<operation id="2131" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2975" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2747  %prev_orig_out_9_30 = select i1 %or_cond1_i_30, i20 %orig2_load_1_31, i20 %prev_orig_out_2_i_29

]]></node>
<StgValue><ssdm name="prev_orig_out_9_30"/></StgValue>
</operation>

<operation id="2132" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2976" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2748  %prev_score_out_2_i_30 = select i1 %or_cond_i_30, i8 %prev_score_out_5_30, i8 %prev_score_out_8_30

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_30"/></StgValue>
</operation>

<operation id="2133" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2977" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2749  %prev_orig_out_2_i_30 = select i1 %or_cond_i_30, i20 %prev_orig_out_9_30, i20 %orig2_load_1_30

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_30"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="2134" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:750  %tmp_29_32 = select i1 %tmp_5, i8 -35, i8 %phitmp33

]]></node>
<StgValue><ssdm name="tmp_29_32"/></StgValue>
</operation>

<operation id="2135" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="985" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:757  %prev_score_out_0_op_i1_32 = add i8 -1, %score2_load_1_32

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_32"/></StgValue>
</operation>

<operation id="2136" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="986" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:758  %tmp_50_32 = icmp slt i8 %prev_score_out_6_32, %prev_score_out_0_op_i1_32

]]></node>
<StgValue><ssdm name="tmp_50_32"/></StgValue>
</operation>

<operation id="2137" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="987" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:759  %tmp_51_32 = icmp slt i8 %prev_score_out_6_32, %tmp_29_32

]]></node>
<StgValue><ssdm name="tmp_51_32"/></StgValue>
</operation>

<operation id="2138" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="989" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:761  %tmp_54_32 = icmp slt i8 %prev_score_out_0_op_i1_32, %prev_score_out_6_32

]]></node>
<StgValue><ssdm name="tmp_54_32"/></StgValue>
</operation>

<operation id="2139" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="990" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:762  %tmp_55_32 = icmp slt i8 %prev_score_out_0_op_i1_32, %tmp_29_32

]]></node>
<StgValue><ssdm name="tmp_55_32"/></StgValue>
</operation>

<operation id="2140" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1834" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1606  %score1_load_72 = load i8* %score1_addr_72, align 8

]]></node>
<StgValue><ssdm name="score1_load_72"/></StgValue>
</operation>

<operation id="2141" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2011" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1783  %orig1_load_80 = load i20* %orig1_addr_80, align 16

]]></node>
<StgValue><ssdm name="orig1_load_80"/></StgValue>
</operation>

<operation id="2142" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2723" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2495  store i20 %prev_orig_out_2_i_14, i20* %orig1_addr_15, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2143" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2850" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2622  store i8 %prev_score_out_2_i_22, i8* %score1_addr_23, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2144" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2983" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2755  %prev_score_out_0_op_i_31 = add i8 -1, %prev_score_out_2_i_30

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_31"/></StgValue>
</operation>

<operation id="2145" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2984" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2756  %tmp_59_31 = icmp slt i8 %prev_score_out_8_31, %prev_score_out_0_op_i_31

]]></node>
<StgValue><ssdm name="tmp_59_31"/></StgValue>
</operation>

<operation id="2146" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2985" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2757  %tmp_60_31 = icmp slt i8 %prev_score_out_8_31, %prev_score_out_0_op_i1_32

]]></node>
<StgValue><ssdm name="tmp_60_31"/></StgValue>
</operation>

<operation id="2147" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2987" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2759  %tmp_61_31 = icmp slt i8 %prev_score_out_0_op_i_31, %prev_score_out_8_31

]]></node>
<StgValue><ssdm name="tmp_61_31"/></StgValue>
</operation>

<operation id="2148" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2988" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2760  %tmp_62_31 = icmp slt i8 %prev_score_out_0_op_i_31, %prev_score_out_0_op_i1_32

]]></node>
<StgValue><ssdm name="tmp_62_31"/></StgValue>
</operation>

<operation id="2149" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2997" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2769  %diag_score_0_v_i_32_cast_cast = select i1 %tmp_58_32, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_32_cast_cast"/></StgValue>
</operation>

<operation id="2150" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2998" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2770  %prev_score_out_8_32 = add i8 %diag_score_0_v_i_32_cast_cast, %score2_load_1_32

]]></node>
<StgValue><ssdm name="prev_score_out_8_32"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="2151" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="980" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:752  %up_orig_32 = select i1 %tmp_5, i20 0, i20 %orig1_load_33

]]></node>
<StgValue><ssdm name="up_orig_32"/></StgValue>
</operation>

<operation id="2152" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:760  %or_cond_i1_32 = or i1 %tmp_50_32, %tmp_51_32

]]></node>
<StgValue><ssdm name="or_cond_i1_32"/></StgValue>
</operation>

<operation id="2153" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:763  %or_cond1_i1_32 = or i1 %tmp_54_32, %tmp_55_32

]]></node>
<StgValue><ssdm name="or_cond1_i1_32"/></StgValue>
</operation>

<operation id="2154" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="992" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:764  %prev_score_out_1_32 = select i1 %or_cond1_i1_32, i8 %tmp_29_32, i8 %prev_score_out_0_op_i1_32

]]></node>
<StgValue><ssdm name="prev_score_out_1_32"/></StgValue>
</operation>

<operation id="2155" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="993" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:765  %prev_orig_out_7_32 = select i1 %or_cond1_i1_32, i20 %up_orig_32, i20 %orig2_load_1_32

]]></node>
<StgValue><ssdm name="prev_orig_out_7_32"/></StgValue>
</operation>

<operation id="2156" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="994" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:766  %score2_load_1_33 = select i1 %or_cond_i1_32, i8 %prev_score_out_1_32, i8 %prev_score_out_6_32

]]></node>
<StgValue><ssdm name="score2_load_1_33"/></StgValue>
</operation>

<operation id="2157" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="995" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:767  %orig2_load_1_33 = select i1 %or_cond_i1_32, i20 %prev_orig_out_7_32, i20 %tmp_145

]]></node>
<StgValue><ssdm name="orig2_load_1_33"/></StgValue>
</operation>

<operation id="2158" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2421">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="999" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:771  %phitmp34 = add i8 -1, %score1_load_34

]]></node>
<StgValue><ssdm name="phitmp34"/></StgValue>
</operation>

<operation id="2159" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1001" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:773  %tmp_146 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_33

]]></node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="2160" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1020" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:792  %p_score1_load_33 = select i1 %tmp_5, i8 -35, i8 %score1_load_34

]]></node>
<StgValue><ssdm name="p_score1_load_33"/></StgValue>
</operation>

<operation id="2161" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1027" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:799  %diag_score_0_v_i1_34_cast_cast = select i1 %tmp_49_34, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_34_cast_cast"/></StgValue>
</operation>

<operation id="2162" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1028" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:800  %prev_score_out_6_34 = add i8 %p_score1_load_33, %diag_score_0_v_i1_34_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_34"/></StgValue>
</operation>

<operation id="2163" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1856" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1628  %score1_load_73 = load i8* %score1_addr_73, align 1

]]></node>
<StgValue><ssdm name="score1_load_73"/></StgValue>
</operation>

<operation id="2164" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2034" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1806  %orig1_load_81 = load i20* %orig1_addr_81, align 4

]]></node>
<StgValue><ssdm name="orig1_load_81"/></StgValue>
</operation>

<operation id="2165" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2739" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2511  store i20 %prev_orig_out_2_i_15, i20* %orig1_addr_16, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2166" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2866" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2638  store i8 %prev_score_out_2_i_23, i8* %score1_addr_24, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2167" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2758  %or_cond_i_31 = or i1 %tmp_59_31, %tmp_60_31

]]></node>
<StgValue><ssdm name="or_cond_i_31"/></StgValue>
</operation>

<operation id="2168" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2761  %or_cond1_i_31 = or i1 %tmp_61_31, %tmp_62_31

]]></node>
<StgValue><ssdm name="or_cond1_i_31"/></StgValue>
</operation>

<operation id="2169" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2990" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2762  %prev_score_out_5_31 = select i1 %or_cond1_i_31, i8 %prev_score_out_0_op_i1_32, i8 %prev_score_out_0_op_i_31

]]></node>
<StgValue><ssdm name="prev_score_out_5_31"/></StgValue>
</operation>

<operation id="2170" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2991" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2763  %prev_orig_out_9_31 = select i1 %or_cond1_i_31, i20 %orig2_load_1_32, i20 %prev_orig_out_2_i_30

]]></node>
<StgValue><ssdm name="prev_orig_out_9_31"/></StgValue>
</operation>

<operation id="2171" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2992" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2764  %prev_score_out_2_i_31 = select i1 %or_cond_i_31, i8 %prev_score_out_5_31, i8 %prev_score_out_8_31

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_31"/></StgValue>
</operation>

<operation id="2172" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2993" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2765  %prev_orig_out_2_i_31 = select i1 %or_cond_i_31, i20 %prev_orig_out_9_31, i20 %orig2_load_1_31

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_31"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="2173" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1000" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:772  %tmp_29_33 = select i1 %tmp_5, i8 -36, i8 %phitmp34

]]></node>
<StgValue><ssdm name="tmp_29_33"/></StgValue>
</operation>

<operation id="2174" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1007" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:779  %prev_score_out_0_op_i1_33 = add i8 -1, %score2_load_1_33

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_33"/></StgValue>
</operation>

<operation id="2175" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1008" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:780  %tmp_50_33 = icmp slt i8 %prev_score_out_6_33, %prev_score_out_0_op_i1_33

]]></node>
<StgValue><ssdm name="tmp_50_33"/></StgValue>
</operation>

<operation id="2176" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1009" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:781  %tmp_51_33 = icmp slt i8 %prev_score_out_6_33, %tmp_29_33

]]></node>
<StgValue><ssdm name="tmp_51_33"/></StgValue>
</operation>

<operation id="2177" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1011" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:783  %tmp_54_33 = icmp slt i8 %prev_score_out_0_op_i1_33, %prev_score_out_6_33

]]></node>
<StgValue><ssdm name="tmp_54_33"/></StgValue>
</operation>

<operation id="2178" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1012" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:784  %tmp_55_33 = icmp slt i8 %prev_score_out_0_op_i1_33, %tmp_29_33

]]></node>
<StgValue><ssdm name="tmp_55_33"/></StgValue>
</operation>

<operation id="2179" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1856" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1628  %score1_load_73 = load i8* %score1_addr_73, align 1

]]></node>
<StgValue><ssdm name="score1_load_73"/></StgValue>
</operation>

<operation id="2180" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1878" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1650  %score1_load_74 = load i8* %score1_addr_74, align 2

]]></node>
<StgValue><ssdm name="score1_load_74"/></StgValue>
</operation>

<operation id="2181" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2034" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1806  %orig1_load_81 = load i20* %orig1_addr_81, align 4

]]></node>
<StgValue><ssdm name="orig1_load_81"/></StgValue>
</operation>

<operation id="2182" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2755" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2527  store i20 %prev_orig_out_2_i_16, i20* %orig1_addr_17, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2183" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2999" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2771  %prev_score_out_0_op_i_32 = add i8 -1, %prev_score_out_2_i_31

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_32"/></StgValue>
</operation>

<operation id="2184" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3000" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2772  %tmp_59_32 = icmp slt i8 %prev_score_out_8_32, %prev_score_out_0_op_i_32

]]></node>
<StgValue><ssdm name="tmp_59_32"/></StgValue>
</operation>

<operation id="2185" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3001" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2773  %tmp_60_32 = icmp slt i8 %prev_score_out_8_32, %prev_score_out_0_op_i1_33

]]></node>
<StgValue><ssdm name="tmp_60_32"/></StgValue>
</operation>

<operation id="2186" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3003" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2775  %tmp_61_32 = icmp slt i8 %prev_score_out_0_op_i_32, %prev_score_out_8_32

]]></node>
<StgValue><ssdm name="tmp_61_32"/></StgValue>
</operation>

<operation id="2187" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3004" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2776  %tmp_62_32 = icmp slt i8 %prev_score_out_0_op_i_32, %prev_score_out_0_op_i1_33

]]></node>
<StgValue><ssdm name="tmp_62_32"/></StgValue>
</operation>

<operation id="2188" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3013" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2785  %diag_score_0_v_i_33_cast_cast = select i1 %tmp_58_33, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_33_cast_cast"/></StgValue>
</operation>

<operation id="2189" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3014" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2786  %prev_score_out_8_33 = add i8 %diag_score_0_v_i_33_cast_cast, %score2_load_1_33

]]></node>
<StgValue><ssdm name="prev_score_out_8_33"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="2190" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1002" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:774  %up_orig_33 = select i1 %tmp_5, i20 0, i20 %orig1_load_34

]]></node>
<StgValue><ssdm name="up_orig_33"/></StgValue>
</operation>

<operation id="2191" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:782  %or_cond_i1_33 = or i1 %tmp_50_33, %tmp_51_33

]]></node>
<StgValue><ssdm name="or_cond_i1_33"/></StgValue>
</operation>

<operation id="2192" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:785  %or_cond1_i1_33 = or i1 %tmp_54_33, %tmp_55_33

]]></node>
<StgValue><ssdm name="or_cond1_i1_33"/></StgValue>
</operation>

<operation id="2193" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1014" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:786  %prev_score_out_1_33 = select i1 %or_cond1_i1_33, i8 %tmp_29_33, i8 %prev_score_out_0_op_i1_33

]]></node>
<StgValue><ssdm name="prev_score_out_1_33"/></StgValue>
</operation>

<operation id="2194" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1015" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:787  %prev_orig_out_7_33 = select i1 %or_cond1_i1_33, i20 %up_orig_33, i20 %orig2_load_1_33

]]></node>
<StgValue><ssdm name="prev_orig_out_7_33"/></StgValue>
</operation>

<operation id="2195" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1016" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:788  %score2_load_1_34 = select i1 %or_cond_i1_33, i8 %prev_score_out_1_33, i8 %prev_score_out_6_33

]]></node>
<StgValue><ssdm name="score2_load_1_34"/></StgValue>
</operation>

<operation id="2196" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1017" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:789  %orig2_load_1_34 = select i1 %or_cond_i1_33, i20 %prev_orig_out_7_33, i20 %tmp_146

]]></node>
<StgValue><ssdm name="orig2_load_1_34"/></StgValue>
</operation>

<operation id="2197" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2422">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1021" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:793  %phitmp35 = add i8 -1, %score1_load_35

]]></node>
<StgValue><ssdm name="phitmp35"/></StgValue>
</operation>

<operation id="2198" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1023" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:795  %tmp_147 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_34

]]></node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="2199" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1042" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:814  %p_score1_load_34 = select i1 %tmp_5, i8 -36, i8 %score1_load_35

]]></node>
<StgValue><ssdm name="p_score1_load_34"/></StgValue>
</operation>

<operation id="2200" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1049" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:821  %diag_score_0_v_i1_35_cast_cast = select i1 %tmp_49_35, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_35_cast_cast"/></StgValue>
</operation>

<operation id="2201" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1050" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:822  %prev_score_out_6_35 = add i8 %p_score1_load_34, %diag_score_0_v_i1_35_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_35"/></StgValue>
</operation>

<operation id="2202" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1878" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1650  %score1_load_74 = load i8* %score1_addr_74, align 2

]]></node>
<StgValue><ssdm name="score1_load_74"/></StgValue>
</operation>

<operation id="2203" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1900" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1672  %score1_load_75 = load i8* %score1_addr_75, align 1

]]></node>
<StgValue><ssdm name="score1_load_75"/></StgValue>
</operation>

<operation id="2204" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2056" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1828  %orig1_load_82 = load i20* %orig1_addr_82, align 8

]]></node>
<StgValue><ssdm name="orig1_load_82"/></StgValue>
</operation>

<operation id="2205" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2771" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2543  store i20 %prev_orig_out_2_i_17, i20* %orig1_addr_18, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2206" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2882" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2654  store i8 %prev_score_out_2_i_24, i8* %score1_addr_25, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2207" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2774  %or_cond_i_32 = or i1 %tmp_59_32, %tmp_60_32

]]></node>
<StgValue><ssdm name="or_cond_i_32"/></StgValue>
</operation>

<operation id="2208" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2777  %or_cond1_i_32 = or i1 %tmp_61_32, %tmp_62_32

]]></node>
<StgValue><ssdm name="or_cond1_i_32"/></StgValue>
</operation>

<operation id="2209" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3006" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2778  %prev_score_out_5_32 = select i1 %or_cond1_i_32, i8 %prev_score_out_0_op_i1_33, i8 %prev_score_out_0_op_i_32

]]></node>
<StgValue><ssdm name="prev_score_out_5_32"/></StgValue>
</operation>

<operation id="2210" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3007" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2779  %prev_orig_out_9_32 = select i1 %or_cond1_i_32, i20 %orig2_load_1_33, i20 %prev_orig_out_2_i_31

]]></node>
<StgValue><ssdm name="prev_orig_out_9_32"/></StgValue>
</operation>

<operation id="2211" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3008" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2780  %prev_score_out_2_i_32 = select i1 %or_cond_i_32, i8 %prev_score_out_5_32, i8 %prev_score_out_8_32

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_32"/></StgValue>
</operation>

<operation id="2212" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3009" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2781  %prev_orig_out_2_i_32 = select i1 %or_cond_i_32, i20 %prev_orig_out_9_32, i20 %orig2_load_1_32

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_32"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="2213" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1022" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:794  %tmp_29_34 = select i1 %tmp_5, i8 -37, i8 %phitmp35

]]></node>
<StgValue><ssdm name="tmp_29_34"/></StgValue>
</operation>

<operation id="2214" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1029" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:801  %prev_score_out_0_op_i1_34 = add i8 -1, %score2_load_1_34

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_34"/></StgValue>
</operation>

<operation id="2215" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1030" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:802  %tmp_50_34 = icmp slt i8 %prev_score_out_6_34, %prev_score_out_0_op_i1_34

]]></node>
<StgValue><ssdm name="tmp_50_34"/></StgValue>
</operation>

<operation id="2216" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1031" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:803  %tmp_51_34 = icmp slt i8 %prev_score_out_6_34, %tmp_29_34

]]></node>
<StgValue><ssdm name="tmp_51_34"/></StgValue>
</operation>

<operation id="2217" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1033" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:805  %tmp_54_34 = icmp slt i8 %prev_score_out_0_op_i1_34, %prev_score_out_6_34

]]></node>
<StgValue><ssdm name="tmp_54_34"/></StgValue>
</operation>

<operation id="2218" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1034" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:806  %tmp_55_34 = icmp slt i8 %prev_score_out_0_op_i1_34, %tmp_29_34

]]></node>
<StgValue><ssdm name="tmp_55_34"/></StgValue>
</operation>

<operation id="2219" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1900" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1672  %score1_load_75 = load i8* %score1_addr_75, align 1

]]></node>
<StgValue><ssdm name="score1_load_75"/></StgValue>
</operation>

<operation id="2220" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2056" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1828  %orig1_load_82 = load i20* %orig1_addr_82, align 8

]]></node>
<StgValue><ssdm name="orig1_load_82"/></StgValue>
</operation>

<operation id="2221" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2787" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2559  store i20 %prev_orig_out_2_i_18, i20* %orig1_addr_19, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2222" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2898" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2670  store i8 %prev_score_out_2_i_25, i8* %score1_addr_26, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2223" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3015" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2787  %prev_score_out_0_op_i_33 = add i8 -1, %prev_score_out_2_i_32

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_33"/></StgValue>
</operation>

<operation id="2224" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3016" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2788  %tmp_59_33 = icmp slt i8 %prev_score_out_8_33, %prev_score_out_0_op_i_33

]]></node>
<StgValue><ssdm name="tmp_59_33"/></StgValue>
</operation>

<operation id="2225" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3017" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2789  %tmp_60_33 = icmp slt i8 %prev_score_out_8_33, %prev_score_out_0_op_i1_34

]]></node>
<StgValue><ssdm name="tmp_60_33"/></StgValue>
</operation>

<operation id="2226" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3019" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2791  %tmp_61_33 = icmp slt i8 %prev_score_out_0_op_i_33, %prev_score_out_8_33

]]></node>
<StgValue><ssdm name="tmp_61_33"/></StgValue>
</operation>

<operation id="2227" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3020" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2792  %tmp_62_33 = icmp slt i8 %prev_score_out_0_op_i_33, %prev_score_out_0_op_i1_34

]]></node>
<StgValue><ssdm name="tmp_62_33"/></StgValue>
</operation>

<operation id="2228" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3029" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2801  %diag_score_0_v_i_34_cast_cast = select i1 %tmp_58_34, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_34_cast_cast"/></StgValue>
</operation>

<operation id="2229" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3030" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2802  %prev_score_out_8_34 = add i8 %diag_score_0_v_i_34_cast_cast, %score2_load_1_34

]]></node>
<StgValue><ssdm name="prev_score_out_8_34"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="2230" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1024" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:796  %up_orig_34 = select i1 %tmp_5, i20 0, i20 %orig1_load_35

]]></node>
<StgValue><ssdm name="up_orig_34"/></StgValue>
</operation>

<operation id="2231" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:804  %or_cond_i1_34 = or i1 %tmp_50_34, %tmp_51_34

]]></node>
<StgValue><ssdm name="or_cond_i1_34"/></StgValue>
</operation>

<operation id="2232" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:807  %or_cond1_i1_34 = or i1 %tmp_54_34, %tmp_55_34

]]></node>
<StgValue><ssdm name="or_cond1_i1_34"/></StgValue>
</operation>

<operation id="2233" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1036" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:808  %prev_score_out_1_34 = select i1 %or_cond1_i1_34, i8 %tmp_29_34, i8 %prev_score_out_0_op_i1_34

]]></node>
<StgValue><ssdm name="prev_score_out_1_34"/></StgValue>
</operation>

<operation id="2234" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1037" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:809  %prev_orig_out_7_34 = select i1 %or_cond1_i1_34, i20 %up_orig_34, i20 %orig2_load_1_34

]]></node>
<StgValue><ssdm name="prev_orig_out_7_34"/></StgValue>
</operation>

<operation id="2235" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1038" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:810  %score2_load_1_35 = select i1 %or_cond_i1_34, i8 %prev_score_out_1_34, i8 %prev_score_out_6_34

]]></node>
<StgValue><ssdm name="score2_load_1_35"/></StgValue>
</operation>

<operation id="2236" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1039" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:811  %orig2_load_1_35 = select i1 %or_cond_i1_34, i20 %prev_orig_out_7_34, i20 %tmp_147

]]></node>
<StgValue><ssdm name="orig2_load_1_35"/></StgValue>
</operation>

<operation id="2237" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2423">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1043" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:815  %phitmp36 = add i8 -1, %score1_load_36

]]></node>
<StgValue><ssdm name="phitmp36"/></StgValue>
</operation>

<operation id="2238" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1064" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:836  %p_score1_load_35 = select i1 %tmp_5, i8 -37, i8 %score1_load_36

]]></node>
<StgValue><ssdm name="p_score1_load_35"/></StgValue>
</operation>

<operation id="2239" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1071" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:843  %diag_score_0_v_i1_36_cast_cast = select i1 %tmp_49_36, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_36_cast_cast"/></StgValue>
</operation>

<operation id="2240" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1072" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:844  %prev_score_out_6_36 = add i8 %p_score1_load_35, %diag_score_0_v_i1_36_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_36"/></StgValue>
</operation>

<operation id="2241" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1922" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1694  %score1_load_76 = load i8* %score1_addr_76, align 4

]]></node>
<StgValue><ssdm name="score1_load_76"/></StgValue>
</operation>

<operation id="2242" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2078" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1850  %orig1_load_83 = load i20* %orig1_addr_83, align 4

]]></node>
<StgValue><ssdm name="orig1_load_83"/></StgValue>
</operation>

<operation id="2243" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2803" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2575  store i20 %prev_orig_out_2_i_19, i20* %orig1_addr_20, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2244" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2914" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2686  store i8 %prev_score_out_2_i_26, i8* %score1_addr_27, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2245" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2790  %or_cond_i_33 = or i1 %tmp_59_33, %tmp_60_33

]]></node>
<StgValue><ssdm name="or_cond_i_33"/></StgValue>
</operation>

<operation id="2246" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2793  %or_cond1_i_33 = or i1 %tmp_61_33, %tmp_62_33

]]></node>
<StgValue><ssdm name="or_cond1_i_33"/></StgValue>
</operation>

<operation id="2247" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3022" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2794  %prev_score_out_5_33 = select i1 %or_cond1_i_33, i8 %prev_score_out_0_op_i1_34, i8 %prev_score_out_0_op_i_33

]]></node>
<StgValue><ssdm name="prev_score_out_5_33"/></StgValue>
</operation>

<operation id="2248" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3023" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2795  %prev_orig_out_9_33 = select i1 %or_cond1_i_33, i20 %orig2_load_1_34, i20 %prev_orig_out_2_i_32

]]></node>
<StgValue><ssdm name="prev_orig_out_9_33"/></StgValue>
</operation>

<operation id="2249" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3024" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2796  %prev_score_out_2_i_33 = select i1 %or_cond_i_33, i8 %prev_score_out_5_33, i8 %prev_score_out_8_33

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_33"/></StgValue>
</operation>

<operation id="2250" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3025" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2797  %prev_orig_out_2_i_33 = select i1 %or_cond_i_33, i20 %prev_orig_out_9_33, i20 %orig2_load_1_33

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_33"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="2251" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1044" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:816  %tmp_29_35 = select i1 %tmp_5, i8 -38, i8 %phitmp36

]]></node>
<StgValue><ssdm name="tmp_29_35"/></StgValue>
</operation>

<operation id="2252" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1051" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:823  %prev_score_out_0_op_i1_35 = add i8 -1, %score2_load_1_35

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_35"/></StgValue>
</operation>

<operation id="2253" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1052" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:824  %tmp_50_35 = icmp slt i8 %prev_score_out_6_35, %prev_score_out_0_op_i1_35

]]></node>
<StgValue><ssdm name="tmp_50_35"/></StgValue>
</operation>

<operation id="2254" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1053" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:825  %tmp_51_35 = icmp slt i8 %prev_score_out_6_35, %tmp_29_35

]]></node>
<StgValue><ssdm name="tmp_51_35"/></StgValue>
</operation>

<operation id="2255" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1055" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:827  %tmp_54_35 = icmp slt i8 %prev_score_out_0_op_i1_35, %prev_score_out_6_35

]]></node>
<StgValue><ssdm name="tmp_54_35"/></StgValue>
</operation>

<operation id="2256" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1056" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:828  %tmp_55_35 = icmp slt i8 %prev_score_out_0_op_i1_35, %tmp_29_35

]]></node>
<StgValue><ssdm name="tmp_55_35"/></StgValue>
</operation>

<operation id="2257" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1922" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1694  %score1_load_76 = load i8* %score1_addr_76, align 4

]]></node>
<StgValue><ssdm name="score1_load_76"/></StgValue>
</operation>

<operation id="2258" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1944" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1716  %score1_load_77 = load i8* %score1_addr_77, align 1

]]></node>
<StgValue><ssdm name="score1_load_77"/></StgValue>
</operation>

<operation id="2259" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2078" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1850  %orig1_load_83 = load i20* %orig1_addr_83, align 4

]]></node>
<StgValue><ssdm name="orig1_load_83"/></StgValue>
</operation>

<operation id="2260" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2819" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2591  store i20 %prev_orig_out_2_i_20, i20* %orig1_addr_21, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2261" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3031" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2803  %prev_score_out_0_op_i_34 = add i8 -1, %prev_score_out_2_i_33

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_34"/></StgValue>
</operation>

<operation id="2262" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3032" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2804  %tmp_59_34 = icmp slt i8 %prev_score_out_8_34, %prev_score_out_0_op_i_34

]]></node>
<StgValue><ssdm name="tmp_59_34"/></StgValue>
</operation>

<operation id="2263" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3033" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2805  %tmp_60_34 = icmp slt i8 %prev_score_out_8_34, %prev_score_out_0_op_i1_35

]]></node>
<StgValue><ssdm name="tmp_60_34"/></StgValue>
</operation>

<operation id="2264" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3035" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2807  %tmp_61_34 = icmp slt i8 %prev_score_out_0_op_i_34, %prev_score_out_8_34

]]></node>
<StgValue><ssdm name="tmp_61_34"/></StgValue>
</operation>

<operation id="2265" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3036" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2808  %tmp_62_34 = icmp slt i8 %prev_score_out_0_op_i_34, %prev_score_out_0_op_i1_35

]]></node>
<StgValue><ssdm name="tmp_62_34"/></StgValue>
</operation>

<operation id="2266" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3045" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2817  %diag_score_0_v_i_35_cast_cast = select i1 %tmp_58_35, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_35_cast_cast"/></StgValue>
</operation>

<operation id="2267" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3046" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2818  %prev_score_out_8_35 = add i8 %diag_score_0_v_i_35_cast_cast, %score2_load_1_35

]]></node>
<StgValue><ssdm name="prev_score_out_8_35"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="2268" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1045" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:817  %tmp_148 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_35

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="2269" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1046" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:818  %up_orig_35 = select i1 %tmp_5, i20 0, i20 %orig1_load_36

]]></node>
<StgValue><ssdm name="up_orig_35"/></StgValue>
</operation>

<operation id="2270" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:826  %or_cond_i1_35 = or i1 %tmp_50_35, %tmp_51_35

]]></node>
<StgValue><ssdm name="or_cond_i1_35"/></StgValue>
</operation>

<operation id="2271" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:829  %or_cond1_i1_35 = or i1 %tmp_54_35, %tmp_55_35

]]></node>
<StgValue><ssdm name="or_cond1_i1_35"/></StgValue>
</operation>

<operation id="2272" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1058" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:830  %prev_score_out_1_35 = select i1 %or_cond1_i1_35, i8 %tmp_29_35, i8 %prev_score_out_0_op_i1_35

]]></node>
<StgValue><ssdm name="prev_score_out_1_35"/></StgValue>
</operation>

<operation id="2273" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1059" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:831  %prev_orig_out_7_35 = select i1 %or_cond1_i1_35, i20 %up_orig_35, i20 %orig2_load_1_35

]]></node>
<StgValue><ssdm name="prev_orig_out_7_35"/></StgValue>
</operation>

<operation id="2274" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1060" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:832  %score2_load_1_36 = select i1 %or_cond_i1_35, i8 %prev_score_out_1_35, i8 %prev_score_out_6_35

]]></node>
<StgValue><ssdm name="score2_load_1_36"/></StgValue>
</operation>

<operation id="2275" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1061" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:833  %orig2_load_1_36 = select i1 %or_cond_i1_35, i20 %prev_orig_out_7_35, i20 %tmp_148

]]></node>
<StgValue><ssdm name="orig2_load_1_36"/></StgValue>
</operation>

<operation id="2276" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2424">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1065" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:837  %phitmp37 = add i8 -1, %score1_load_37

]]></node>
<StgValue><ssdm name="phitmp37"/></StgValue>
</operation>

<operation id="2277" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1067" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:839  %tmp_149 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_36

]]></node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="2278" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1086" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:858  %p_score1_load_36 = select i1 %tmp_5, i8 -38, i8 %score1_load_37

]]></node>
<StgValue><ssdm name="p_score1_load_36"/></StgValue>
</operation>

<operation id="2279" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1093" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:865  %diag_score_0_v_i1_37_cast_cast = select i1 %tmp_49_37, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_37_cast_cast"/></StgValue>
</operation>

<operation id="2280" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1094" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:866  %prev_score_out_6_37 = add i8 %p_score1_load_36, %diag_score_0_v_i1_37_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_37"/></StgValue>
</operation>

<operation id="2281" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1944" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1716  %score1_load_77 = load i8* %score1_addr_77, align 1

]]></node>
<StgValue><ssdm name="score1_load_77"/></StgValue>
</operation>

<operation id="2282" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1966" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1738  %score1_load_78 = load i8* %score1_addr_78, align 2

]]></node>
<StgValue><ssdm name="score1_load_78"/></StgValue>
</operation>

<operation id="2283" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2100" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1872  %orig1_load_84 = load i20* %orig1_addr_84, align 16

]]></node>
<StgValue><ssdm name="orig1_load_84"/></StgValue>
</operation>

<operation id="2284" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2835" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2607  store i20 %prev_orig_out_2_i_21, i20* %orig1_addr_22, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2285" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2930" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2702  store i8 %prev_score_out_2_i_27, i8* %score1_addr_28, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2286" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2806  %or_cond_i_34 = or i1 %tmp_59_34, %tmp_60_34

]]></node>
<StgValue><ssdm name="or_cond_i_34"/></StgValue>
</operation>

<operation id="2287" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2809  %or_cond1_i_34 = or i1 %tmp_61_34, %tmp_62_34

]]></node>
<StgValue><ssdm name="or_cond1_i_34"/></StgValue>
</operation>

<operation id="2288" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3038" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2810  %prev_score_out_5_34 = select i1 %or_cond1_i_34, i8 %prev_score_out_0_op_i1_35, i8 %prev_score_out_0_op_i_34

]]></node>
<StgValue><ssdm name="prev_score_out_5_34"/></StgValue>
</operation>

<operation id="2289" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3039" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2811  %prev_orig_out_9_34 = select i1 %or_cond1_i_34, i20 %orig2_load_1_35, i20 %prev_orig_out_2_i_33

]]></node>
<StgValue><ssdm name="prev_orig_out_9_34"/></StgValue>
</operation>

<operation id="2290" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3040" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2812  %prev_score_out_2_i_34 = select i1 %or_cond_i_34, i8 %prev_score_out_5_34, i8 %prev_score_out_8_34

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_34"/></StgValue>
</operation>

<operation id="2291" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3041" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2813  %prev_orig_out_2_i_34 = select i1 %or_cond_i_34, i20 %prev_orig_out_9_34, i20 %orig2_load_1_34

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_34"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="2292" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1066" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:838  %tmp_29_36 = select i1 %tmp_5, i8 -39, i8 %phitmp37

]]></node>
<StgValue><ssdm name="tmp_29_36"/></StgValue>
</operation>

<operation id="2293" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1073" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:845  %prev_score_out_0_op_i1_36 = add i8 -1, %score2_load_1_36

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_36"/></StgValue>
</operation>

<operation id="2294" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1074" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:846  %tmp_50_36 = icmp slt i8 %prev_score_out_6_36, %prev_score_out_0_op_i1_36

]]></node>
<StgValue><ssdm name="tmp_50_36"/></StgValue>
</operation>

<operation id="2295" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1075" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:847  %tmp_51_36 = icmp slt i8 %prev_score_out_6_36, %tmp_29_36

]]></node>
<StgValue><ssdm name="tmp_51_36"/></StgValue>
</operation>

<operation id="2296" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1077" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:849  %tmp_54_36 = icmp slt i8 %prev_score_out_0_op_i1_36, %prev_score_out_6_36

]]></node>
<StgValue><ssdm name="tmp_54_36"/></StgValue>
</operation>

<operation id="2297" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1078" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:850  %tmp_55_36 = icmp slt i8 %prev_score_out_0_op_i1_36, %tmp_29_36

]]></node>
<StgValue><ssdm name="tmp_55_36"/></StgValue>
</operation>

<operation id="2298" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1966" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1738  %score1_load_78 = load i8* %score1_addr_78, align 2

]]></node>
<StgValue><ssdm name="score1_load_78"/></StgValue>
</operation>

<operation id="2299" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2100" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1872  %orig1_load_84 = load i20* %orig1_addr_84, align 16

]]></node>
<StgValue><ssdm name="orig1_load_84"/></StgValue>
</operation>

<operation id="2300" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2851" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2623  store i20 %prev_orig_out_2_i_22, i20* %orig1_addr_23, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2301" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2946" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2718  store i8 %prev_score_out_2_i_28, i8* %score1_addr_29, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2302" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3047" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2819  %prev_score_out_0_op_i_35 = add i8 -1, %prev_score_out_2_i_34

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_35"/></StgValue>
</operation>

<operation id="2303" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3048" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2820  %tmp_59_35 = icmp slt i8 %prev_score_out_8_35, %prev_score_out_0_op_i_35

]]></node>
<StgValue><ssdm name="tmp_59_35"/></StgValue>
</operation>

<operation id="2304" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3049" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2821  %tmp_60_35 = icmp slt i8 %prev_score_out_8_35, %prev_score_out_0_op_i1_36

]]></node>
<StgValue><ssdm name="tmp_60_35"/></StgValue>
</operation>

<operation id="2305" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3051" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2823  %tmp_61_35 = icmp slt i8 %prev_score_out_0_op_i_35, %prev_score_out_8_35

]]></node>
<StgValue><ssdm name="tmp_61_35"/></StgValue>
</operation>

<operation id="2306" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3052" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2824  %tmp_62_35 = icmp slt i8 %prev_score_out_0_op_i_35, %prev_score_out_0_op_i1_36

]]></node>
<StgValue><ssdm name="tmp_62_35"/></StgValue>
</operation>

<operation id="2307" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3061" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2833  %diag_score_0_v_i_36_cast_cast = select i1 %tmp_58_36, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_36_cast_cast"/></StgValue>
</operation>

<operation id="2308" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3062" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2834  %prev_score_out_8_36 = add i8 %diag_score_0_v_i_36_cast_cast, %score2_load_1_36

]]></node>
<StgValue><ssdm name="prev_score_out_8_36"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2309" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1068" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:840  %up_orig_36 = select i1 %tmp_5, i20 0, i20 %orig1_load_37

]]></node>
<StgValue><ssdm name="up_orig_36"/></StgValue>
</operation>

<operation id="2310" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:848  %or_cond_i1_36 = or i1 %tmp_50_36, %tmp_51_36

]]></node>
<StgValue><ssdm name="or_cond_i1_36"/></StgValue>
</operation>

<operation id="2311" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:851  %or_cond1_i1_36 = or i1 %tmp_54_36, %tmp_55_36

]]></node>
<StgValue><ssdm name="or_cond1_i1_36"/></StgValue>
</operation>

<operation id="2312" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1080" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:852  %prev_score_out_1_36 = select i1 %or_cond1_i1_36, i8 %tmp_29_36, i8 %prev_score_out_0_op_i1_36

]]></node>
<StgValue><ssdm name="prev_score_out_1_36"/></StgValue>
</operation>

<operation id="2313" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1081" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:853  %prev_orig_out_7_36 = select i1 %or_cond1_i1_36, i20 %up_orig_36, i20 %orig2_load_1_36

]]></node>
<StgValue><ssdm name="prev_orig_out_7_36"/></StgValue>
</operation>

<operation id="2314" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1082" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:854  %score2_load_1_37 = select i1 %or_cond_i1_36, i8 %prev_score_out_1_36, i8 %prev_score_out_6_36

]]></node>
<StgValue><ssdm name="score2_load_1_37"/></StgValue>
</operation>

<operation id="2315" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1083" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:855  %orig2_load_1_37 = select i1 %or_cond_i1_36, i20 %prev_orig_out_7_36, i20 %tmp_149

]]></node>
<StgValue><ssdm name="orig2_load_1_37"/></StgValue>
</operation>

<operation id="2316" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2425">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1087" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:859  %phitmp38 = add i8 -1, %score1_load_38

]]></node>
<StgValue><ssdm name="phitmp38"/></StgValue>
</operation>

<operation id="2317" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1089" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:861  %tmp_150 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_37

]]></node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="2318" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1108" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:880  %p_score1_load_37 = select i1 %tmp_5, i8 -39, i8 %score1_load_38

]]></node>
<StgValue><ssdm name="p_score1_load_37"/></StgValue>
</operation>

<operation id="2319" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1115" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:887  %diag_score_0_v_i1_38_cast_cast = select i1 %tmp_49_38, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_38_cast_cast"/></StgValue>
</operation>

<operation id="2320" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:888  %prev_score_out_6_38 = add i8 %p_score1_load_37, %diag_score_0_v_i1_38_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_38"/></StgValue>
</operation>

<operation id="2321" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1988" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1760  %score1_load_79 = load i8* %score1_addr_79, align 1

]]></node>
<StgValue><ssdm name="score1_load_79"/></StgValue>
</operation>

<operation id="2322" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2122" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1894  %orig1_load_85 = load i20* %orig1_addr_85, align 4

]]></node>
<StgValue><ssdm name="orig1_load_85"/></StgValue>
</operation>

<operation id="2323" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2867" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2639  store i20 %prev_orig_out_2_i_23, i20* %orig1_addr_24, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2324" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2962" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2734  store i8 %prev_score_out_2_i_29, i8* %score1_addr_30, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2325" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2822  %or_cond_i_35 = or i1 %tmp_59_35, %tmp_60_35

]]></node>
<StgValue><ssdm name="or_cond_i_35"/></StgValue>
</operation>

<operation id="2326" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2825  %or_cond1_i_35 = or i1 %tmp_61_35, %tmp_62_35

]]></node>
<StgValue><ssdm name="or_cond1_i_35"/></StgValue>
</operation>

<operation id="2327" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3054" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2826  %prev_score_out_5_35 = select i1 %or_cond1_i_35, i8 %prev_score_out_0_op_i1_36, i8 %prev_score_out_0_op_i_35

]]></node>
<StgValue><ssdm name="prev_score_out_5_35"/></StgValue>
</operation>

<operation id="2328" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3055" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2827  %prev_orig_out_9_35 = select i1 %or_cond1_i_35, i20 %orig2_load_1_36, i20 %prev_orig_out_2_i_34

]]></node>
<StgValue><ssdm name="prev_orig_out_9_35"/></StgValue>
</operation>

<operation id="2329" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3056" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2828  %prev_score_out_2_i_35 = select i1 %or_cond_i_35, i8 %prev_score_out_5_35, i8 %prev_score_out_8_35

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_35"/></StgValue>
</operation>

<operation id="2330" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3057" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2829  %prev_orig_out_2_i_35 = select i1 %or_cond_i_35, i20 %prev_orig_out_9_35, i20 %orig2_load_1_35

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_35"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="2331" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1088" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:860  %tmp_29_37 = select i1 %tmp_5, i8 -40, i8 %phitmp38

]]></node>
<StgValue><ssdm name="tmp_29_37"/></StgValue>
</operation>

<operation id="2332" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1095" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:867  %prev_score_out_0_op_i1_37 = add i8 -1, %score2_load_1_37

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_37"/></StgValue>
</operation>

<operation id="2333" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1096" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:868  %tmp_50_37 = icmp slt i8 %prev_score_out_6_37, %prev_score_out_0_op_i1_37

]]></node>
<StgValue><ssdm name="tmp_50_37"/></StgValue>
</operation>

<operation id="2334" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1097" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:869  %tmp_51_37 = icmp slt i8 %prev_score_out_6_37, %tmp_29_37

]]></node>
<StgValue><ssdm name="tmp_51_37"/></StgValue>
</operation>

<operation id="2335" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1099" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:871  %tmp_54_37 = icmp slt i8 %prev_score_out_0_op_i1_37, %prev_score_out_6_37

]]></node>
<StgValue><ssdm name="tmp_54_37"/></StgValue>
</operation>

<operation id="2336" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1100" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:872  %tmp_55_37 = icmp slt i8 %prev_score_out_0_op_i1_37, %tmp_29_37

]]></node>
<StgValue><ssdm name="tmp_55_37"/></StgValue>
</operation>

<operation id="2337" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1988" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1760  %score1_load_79 = load i8* %score1_addr_79, align 1

]]></node>
<StgValue><ssdm name="score1_load_79"/></StgValue>
</operation>

<operation id="2338" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2010" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1782  %score1_load_80 = load i8* %score1_addr_80, align 16

]]></node>
<StgValue><ssdm name="score1_load_80"/></StgValue>
</operation>

<operation id="2339" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2122" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1894  %orig1_load_85 = load i20* %orig1_addr_85, align 4

]]></node>
<StgValue><ssdm name="orig1_load_85"/></StgValue>
</operation>

<operation id="2340" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2883" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2655  store i20 %prev_orig_out_2_i_24, i20* %orig1_addr_25, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2341" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3063" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2835  %prev_score_out_0_op_i_36 = add i8 -1, %prev_score_out_2_i_35

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_36"/></StgValue>
</operation>

<operation id="2342" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3064" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2836  %tmp_59_36 = icmp slt i8 %prev_score_out_8_36, %prev_score_out_0_op_i_36

]]></node>
<StgValue><ssdm name="tmp_59_36"/></StgValue>
</operation>

<operation id="2343" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3065" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2837  %tmp_60_36 = icmp slt i8 %prev_score_out_8_36, %prev_score_out_0_op_i1_37

]]></node>
<StgValue><ssdm name="tmp_60_36"/></StgValue>
</operation>

<operation id="2344" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3067" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2839  %tmp_61_36 = icmp slt i8 %prev_score_out_0_op_i_36, %prev_score_out_8_36

]]></node>
<StgValue><ssdm name="tmp_61_36"/></StgValue>
</operation>

<operation id="2345" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3068" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2840  %tmp_62_36 = icmp slt i8 %prev_score_out_0_op_i_36, %prev_score_out_0_op_i1_37

]]></node>
<StgValue><ssdm name="tmp_62_36"/></StgValue>
</operation>

<operation id="2346" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3077" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2849  %diag_score_0_v_i_37_cast_cast = select i1 %tmp_58_37, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_37_cast_cast"/></StgValue>
</operation>

<operation id="2347" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3078" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2850  %prev_score_out_8_37 = add i8 %diag_score_0_v_i_37_cast_cast, %score2_load_1_37

]]></node>
<StgValue><ssdm name="prev_score_out_8_37"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="2348" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1090" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:862  %up_orig_37 = select i1 %tmp_5, i20 0, i20 %orig1_load_38

]]></node>
<StgValue><ssdm name="up_orig_37"/></StgValue>
</operation>

<operation id="2349" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:870  %or_cond_i1_37 = or i1 %tmp_50_37, %tmp_51_37

]]></node>
<StgValue><ssdm name="or_cond_i1_37"/></StgValue>
</operation>

<operation id="2350" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:873  %or_cond1_i1_37 = or i1 %tmp_54_37, %tmp_55_37

]]></node>
<StgValue><ssdm name="or_cond1_i1_37"/></StgValue>
</operation>

<operation id="2351" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1102" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:874  %prev_score_out_1_37 = select i1 %or_cond1_i1_37, i8 %tmp_29_37, i8 %prev_score_out_0_op_i1_37

]]></node>
<StgValue><ssdm name="prev_score_out_1_37"/></StgValue>
</operation>

<operation id="2352" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1103" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:875  %prev_orig_out_7_37 = select i1 %or_cond1_i1_37, i20 %up_orig_37, i20 %orig2_load_1_37

]]></node>
<StgValue><ssdm name="prev_orig_out_7_37"/></StgValue>
</operation>

<operation id="2353" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1104" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:876  %score2_load_1_38 = select i1 %or_cond_i1_37, i8 %prev_score_out_1_37, i8 %prev_score_out_6_37

]]></node>
<StgValue><ssdm name="score2_load_1_38"/></StgValue>
</operation>

<operation id="2354" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1105" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:877  %orig2_load_1_38 = select i1 %or_cond_i1_37, i20 %prev_orig_out_7_37, i20 %tmp_150

]]></node>
<StgValue><ssdm name="orig2_load_1_38"/></StgValue>
</operation>

<operation id="2355" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2426">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:881  %phitmp39 = add i8 -1, %score1_load_39

]]></node>
<StgValue><ssdm name="phitmp39"/></StgValue>
</operation>

<operation id="2356" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1130" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:902  %p_score1_load_38 = select i1 %tmp_5, i8 -40, i8 %score1_load_39

]]></node>
<StgValue><ssdm name="p_score1_load_38"/></StgValue>
</operation>

<operation id="2357" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1137" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:909  %diag_score_0_v_i1_39_cast_cast = select i1 %tmp_49_39, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_39_cast_cast"/></StgValue>
</operation>

<operation id="2358" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:910  %prev_score_out_6_39 = add i8 %p_score1_load_38, %diag_score_0_v_i1_39_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_39"/></StgValue>
</operation>

<operation id="2359" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2010" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1782  %score1_load_80 = load i8* %score1_addr_80, align 16

]]></node>
<StgValue><ssdm name="score1_load_80"/></StgValue>
</operation>

<operation id="2360" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2033" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1805  %score1_load_81 = load i8* %score1_addr_81, align 1

]]></node>
<StgValue><ssdm name="score1_load_81"/></StgValue>
</operation>

<operation id="2361" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2144" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1916  %orig1_load_86 = load i20* %orig1_addr_86, align 8

]]></node>
<StgValue><ssdm name="orig1_load_86"/></StgValue>
</operation>

<operation id="2362" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2899" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2671  store i20 %prev_orig_out_2_i_25, i20* %orig1_addr_26, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2363" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2978" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2750  store i8 %prev_score_out_2_i_30, i8* %score1_addr_31, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2364" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2838  %or_cond_i_36 = or i1 %tmp_59_36, %tmp_60_36

]]></node>
<StgValue><ssdm name="or_cond_i_36"/></StgValue>
</operation>

<operation id="2365" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2841  %or_cond1_i_36 = or i1 %tmp_61_36, %tmp_62_36

]]></node>
<StgValue><ssdm name="or_cond1_i_36"/></StgValue>
</operation>

<operation id="2366" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3070" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2842  %prev_score_out_5_36 = select i1 %or_cond1_i_36, i8 %prev_score_out_0_op_i1_37, i8 %prev_score_out_0_op_i_36

]]></node>
<StgValue><ssdm name="prev_score_out_5_36"/></StgValue>
</operation>

<operation id="2367" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3071" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2843  %prev_orig_out_9_36 = select i1 %or_cond1_i_36, i20 %orig2_load_1_37, i20 %prev_orig_out_2_i_35

]]></node>
<StgValue><ssdm name="prev_orig_out_9_36"/></StgValue>
</operation>

<operation id="2368" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3072" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2844  %prev_score_out_2_i_36 = select i1 %or_cond_i_36, i8 %prev_score_out_5_36, i8 %prev_score_out_8_36

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_36"/></StgValue>
</operation>

<operation id="2369" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3073" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2845  %prev_orig_out_2_i_36 = select i1 %or_cond_i_36, i20 %prev_orig_out_9_36, i20 %orig2_load_1_36

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_36"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="2370" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1110" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:882  %tmp_29_38 = select i1 %tmp_5, i8 -41, i8 %phitmp39

]]></node>
<StgValue><ssdm name="tmp_29_38"/></StgValue>
</operation>

<operation id="2371" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:889  %prev_score_out_0_op_i1_38 = add i8 -1, %score2_load_1_38

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_38"/></StgValue>
</operation>

<operation id="2372" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1118" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:890  %tmp_50_38 = icmp slt i8 %prev_score_out_6_38, %prev_score_out_0_op_i1_38

]]></node>
<StgValue><ssdm name="tmp_50_38"/></StgValue>
</operation>

<operation id="2373" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1119" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:891  %tmp_51_38 = icmp slt i8 %prev_score_out_6_38, %tmp_29_38

]]></node>
<StgValue><ssdm name="tmp_51_38"/></StgValue>
</operation>

<operation id="2374" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1121" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:893  %tmp_54_38 = icmp slt i8 %prev_score_out_0_op_i1_38, %prev_score_out_6_38

]]></node>
<StgValue><ssdm name="tmp_54_38"/></StgValue>
</operation>

<operation id="2375" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1122" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:894  %tmp_55_38 = icmp slt i8 %prev_score_out_0_op_i1_38, %tmp_29_38

]]></node>
<StgValue><ssdm name="tmp_55_38"/></StgValue>
</operation>

<operation id="2376" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2033" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1805  %score1_load_81 = load i8* %score1_addr_81, align 1

]]></node>
<StgValue><ssdm name="score1_load_81"/></StgValue>
</operation>

<operation id="2377" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2144" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1916  %orig1_load_86 = load i20* %orig1_addr_86, align 8

]]></node>
<StgValue><ssdm name="orig1_load_86"/></StgValue>
</operation>

<operation id="2378" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2915" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2687  store i20 %prev_orig_out_2_i_26, i20* %orig1_addr_27, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2379" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2994" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2766  store i8 %prev_score_out_2_i_31, i8* %score1_addr_32, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2380" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3079" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2851  %prev_score_out_0_op_i_37 = add i8 -1, %prev_score_out_2_i_36

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_37"/></StgValue>
</operation>

<operation id="2381" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3080" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2852  %tmp_59_37 = icmp slt i8 %prev_score_out_8_37, %prev_score_out_0_op_i_37

]]></node>
<StgValue><ssdm name="tmp_59_37"/></StgValue>
</operation>

<operation id="2382" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3081" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2853  %tmp_60_37 = icmp slt i8 %prev_score_out_8_37, %prev_score_out_0_op_i1_38

]]></node>
<StgValue><ssdm name="tmp_60_37"/></StgValue>
</operation>

<operation id="2383" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3083" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2855  %tmp_61_37 = icmp slt i8 %prev_score_out_0_op_i_37, %prev_score_out_8_37

]]></node>
<StgValue><ssdm name="tmp_61_37"/></StgValue>
</operation>

<operation id="2384" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3084" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2856  %tmp_62_37 = icmp slt i8 %prev_score_out_0_op_i_37, %prev_score_out_0_op_i1_38

]]></node>
<StgValue><ssdm name="tmp_62_37"/></StgValue>
</operation>

<operation id="2385" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3093" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2865  %diag_score_0_v_i_38_cast_cast = select i1 %tmp_58_38, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_38_cast_cast"/></StgValue>
</operation>

<operation id="2386" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3094" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2866  %prev_score_out_8_38 = add i8 %diag_score_0_v_i_38_cast_cast, %score2_load_1_38

]]></node>
<StgValue><ssdm name="prev_score_out_8_38"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2387" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1111" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:883  %tmp_151 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_38

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="2388" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1112" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:884  %up_orig_38 = select i1 %tmp_5, i20 0, i20 %orig1_load_39

]]></node>
<StgValue><ssdm name="up_orig_38"/></StgValue>
</operation>

<operation id="2389" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:892  %or_cond_i1_38 = or i1 %tmp_50_38, %tmp_51_38

]]></node>
<StgValue><ssdm name="or_cond_i1_38"/></StgValue>
</operation>

<operation id="2390" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:895  %or_cond1_i1_38 = or i1 %tmp_54_38, %tmp_55_38

]]></node>
<StgValue><ssdm name="or_cond1_i1_38"/></StgValue>
</operation>

<operation id="2391" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1124" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:896  %prev_score_out_1_38 = select i1 %or_cond1_i1_38, i8 %tmp_29_38, i8 %prev_score_out_0_op_i1_38

]]></node>
<StgValue><ssdm name="prev_score_out_1_38"/></StgValue>
</operation>

<operation id="2392" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1125" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:897  %prev_orig_out_7_38 = select i1 %or_cond1_i1_38, i20 %up_orig_38, i20 %orig2_load_1_38

]]></node>
<StgValue><ssdm name="prev_orig_out_7_38"/></StgValue>
</operation>

<operation id="2393" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1126" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:898  %score2_load_1_39 = select i1 %or_cond_i1_38, i8 %prev_score_out_1_38, i8 %prev_score_out_6_38

]]></node>
<StgValue><ssdm name="score2_load_1_39"/></StgValue>
</operation>

<operation id="2394" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1127" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:899  %orig2_load_1_39 = select i1 %or_cond_i1_38, i20 %prev_orig_out_7_38, i20 %tmp_151

]]></node>
<StgValue><ssdm name="orig2_load_1_39"/></StgValue>
</operation>

<operation id="2395" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2427">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:903  %phitmp40 = add i8 -1, %score1_load_40

]]></node>
<StgValue><ssdm name="phitmp40"/></StgValue>
</operation>

<operation id="2396" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1152" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:924  %p_score1_load_39 = select i1 %tmp_5, i8 -41, i8 %score1_load_40

]]></node>
<StgValue><ssdm name="p_score1_load_39"/></StgValue>
</operation>

<operation id="2397" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1159" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:931  %diag_score_0_v_i1_40_cast_cast = select i1 %tmp_49_40, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_40_cast_cast"/></StgValue>
</operation>

<operation id="2398" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:932  %prev_score_out_6_40 = add i8 %p_score1_load_39, %diag_score_0_v_i1_40_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_40"/></StgValue>
</operation>

<operation id="2399" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2055" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1827  %score1_load_82 = load i8* %score1_addr_82, align 2

]]></node>
<StgValue><ssdm name="score1_load_82"/></StgValue>
</operation>

<operation id="2400" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2166" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1938  %orig1_load_87 = load i20* %orig1_addr_87, align 4

]]></node>
<StgValue><ssdm name="orig1_load_87"/></StgValue>
</operation>

<operation id="2401" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2931" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2703  store i20 %prev_orig_out_2_i_27, i20* %orig1_addr_28, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2402" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3010" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2782  store i8 %prev_score_out_2_i_32, i8* %score1_addr_33, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2403" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2854  %or_cond_i_37 = or i1 %tmp_59_37, %tmp_60_37

]]></node>
<StgValue><ssdm name="or_cond_i_37"/></StgValue>
</operation>

<operation id="2404" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2857  %or_cond1_i_37 = or i1 %tmp_61_37, %tmp_62_37

]]></node>
<StgValue><ssdm name="or_cond1_i_37"/></StgValue>
</operation>

<operation id="2405" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3086" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2858  %prev_score_out_5_37 = select i1 %or_cond1_i_37, i8 %prev_score_out_0_op_i1_38, i8 %prev_score_out_0_op_i_37

]]></node>
<StgValue><ssdm name="prev_score_out_5_37"/></StgValue>
</operation>

<operation id="2406" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3087" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2859  %prev_orig_out_9_37 = select i1 %or_cond1_i_37, i20 %orig2_load_1_38, i20 %prev_orig_out_2_i_36

]]></node>
<StgValue><ssdm name="prev_orig_out_9_37"/></StgValue>
</operation>

<operation id="2407" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3088" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2860  %prev_score_out_2_i_37 = select i1 %or_cond_i_37, i8 %prev_score_out_5_37, i8 %prev_score_out_8_37

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_37"/></StgValue>
</operation>

<operation id="2408" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3089" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2861  %prev_orig_out_2_i_37 = select i1 %or_cond_i_37, i20 %prev_orig_out_9_37, i20 %orig2_load_1_37

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_37"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="2409" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1132" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:904  %tmp_29_39 = select i1 %tmp_5, i8 -42, i8 %phitmp40

]]></node>
<StgValue><ssdm name="tmp_29_39"/></StgValue>
</operation>

<operation id="2410" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:911  %prev_score_out_0_op_i1_39 = add i8 -1, %score2_load_1_39

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_39"/></StgValue>
</operation>

<operation id="2411" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1140" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:912  %tmp_50_39 = icmp slt i8 %prev_score_out_6_39, %prev_score_out_0_op_i1_39

]]></node>
<StgValue><ssdm name="tmp_50_39"/></StgValue>
</operation>

<operation id="2412" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1141" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:913  %tmp_51_39 = icmp slt i8 %prev_score_out_6_39, %tmp_29_39

]]></node>
<StgValue><ssdm name="tmp_51_39"/></StgValue>
</operation>

<operation id="2413" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1143" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:915  %tmp_54_39 = icmp slt i8 %prev_score_out_0_op_i1_39, %prev_score_out_6_39

]]></node>
<StgValue><ssdm name="tmp_54_39"/></StgValue>
</operation>

<operation id="2414" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1144" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:916  %tmp_55_39 = icmp slt i8 %prev_score_out_0_op_i1_39, %tmp_29_39

]]></node>
<StgValue><ssdm name="tmp_55_39"/></StgValue>
</operation>

<operation id="2415" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2055" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1827  %score1_load_82 = load i8* %score1_addr_82, align 2

]]></node>
<StgValue><ssdm name="score1_load_82"/></StgValue>
</operation>

<operation id="2416" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2077" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1849  %score1_load_83 = load i8* %score1_addr_83, align 1

]]></node>
<StgValue><ssdm name="score1_load_83"/></StgValue>
</operation>

<operation id="2417" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2166" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1938  %orig1_load_87 = load i20* %orig1_addr_87, align 4

]]></node>
<StgValue><ssdm name="orig1_load_87"/></StgValue>
</operation>

<operation id="2418" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2947" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2719  store i20 %prev_orig_out_2_i_28, i20* %orig1_addr_29, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2419" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3095" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2867  %prev_score_out_0_op_i_38 = add i8 -1, %prev_score_out_2_i_37

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_38"/></StgValue>
</operation>

<operation id="2420" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3096" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2868  %tmp_59_38 = icmp slt i8 %prev_score_out_8_38, %prev_score_out_0_op_i_38

]]></node>
<StgValue><ssdm name="tmp_59_38"/></StgValue>
</operation>

<operation id="2421" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3097" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2869  %tmp_60_38 = icmp slt i8 %prev_score_out_8_38, %prev_score_out_0_op_i1_39

]]></node>
<StgValue><ssdm name="tmp_60_38"/></StgValue>
</operation>

<operation id="2422" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3099" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2871  %tmp_61_38 = icmp slt i8 %prev_score_out_0_op_i_38, %prev_score_out_8_38

]]></node>
<StgValue><ssdm name="tmp_61_38"/></StgValue>
</operation>

<operation id="2423" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3100" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2872  %tmp_62_38 = icmp slt i8 %prev_score_out_0_op_i_38, %prev_score_out_0_op_i1_39

]]></node>
<StgValue><ssdm name="tmp_62_38"/></StgValue>
</operation>

<operation id="2424" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3109" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2881  %diag_score_0_v_i_39_cast_cast = select i1 %tmp_58_39, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_39_cast_cast"/></StgValue>
</operation>

<operation id="2425" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2882  %prev_score_out_8_39 = add i8 %diag_score_0_v_i_39_cast_cast, %score2_load_1_39

]]></node>
<StgValue><ssdm name="prev_score_out_8_39"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="2426" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1133" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:905  %tmp_152 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_39

]]></node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="2427" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1134" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:906  %up_orig_39 = select i1 %tmp_5, i20 0, i20 %orig1_load_40

]]></node>
<StgValue><ssdm name="up_orig_39"/></StgValue>
</operation>

<operation id="2428" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:914  %or_cond_i1_39 = or i1 %tmp_50_39, %tmp_51_39

]]></node>
<StgValue><ssdm name="or_cond_i1_39"/></StgValue>
</operation>

<operation id="2429" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:917  %or_cond1_i1_39 = or i1 %tmp_54_39, %tmp_55_39

]]></node>
<StgValue><ssdm name="or_cond1_i1_39"/></StgValue>
</operation>

<operation id="2430" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1146" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:918  %prev_score_out_1_39 = select i1 %or_cond1_i1_39, i8 %tmp_29_39, i8 %prev_score_out_0_op_i1_39

]]></node>
<StgValue><ssdm name="prev_score_out_1_39"/></StgValue>
</operation>

<operation id="2431" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1147" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:919  %prev_orig_out_7_39 = select i1 %or_cond1_i1_39, i20 %up_orig_39, i20 %orig2_load_1_39

]]></node>
<StgValue><ssdm name="prev_orig_out_7_39"/></StgValue>
</operation>

<operation id="2432" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1148" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:920  %score2_load_1_40 = select i1 %or_cond_i1_39, i8 %prev_score_out_1_39, i8 %prev_score_out_6_39

]]></node>
<StgValue><ssdm name="score2_load_1_40"/></StgValue>
</operation>

<operation id="2433" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1149" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:921  %orig2_load_1_40 = select i1 %or_cond_i1_39, i20 %prev_orig_out_7_39, i20 %tmp_152

]]></node>
<StgValue><ssdm name="orig2_load_1_40"/></StgValue>
</operation>

<operation id="2434" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2428">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1153" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:925  %phitmp41 = add i8 -1, %score1_load_41

]]></node>
<StgValue><ssdm name="phitmp41"/></StgValue>
</operation>

<operation id="2435" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1155" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:927  %tmp_153 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_40

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="2436" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1174" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:946  %p_score1_load_40 = select i1 %tmp_5, i8 -42, i8 %score1_load_41

]]></node>
<StgValue><ssdm name="p_score1_load_40"/></StgValue>
</operation>

<operation id="2437" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1181" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:953  %diag_score_0_v_i1_41_cast_cast = select i1 %tmp_49_41, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_41_cast_cast"/></StgValue>
</operation>

<operation id="2438" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:954  %prev_score_out_6_41 = add i8 %p_score1_load_40, %diag_score_0_v_i1_41_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_41"/></StgValue>
</operation>

<operation id="2439" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2077" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1849  %score1_load_83 = load i8* %score1_addr_83, align 1

]]></node>
<StgValue><ssdm name="score1_load_83"/></StgValue>
</operation>

<operation id="2440" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2099" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1871  %score1_load_84 = load i8* %score1_addr_84, align 4

]]></node>
<StgValue><ssdm name="score1_load_84"/></StgValue>
</operation>

<operation id="2441" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2188" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1960  %orig1_load_88 = load i20* %orig1_addr_88, align 16

]]></node>
<StgValue><ssdm name="orig1_load_88"/></StgValue>
</operation>

<operation id="2442" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2963" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2735  store i20 %prev_orig_out_2_i_29, i20* %orig1_addr_30, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2443" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3026" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2798  store i8 %prev_score_out_2_i_33, i8* %score1_addr_34, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2444" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2870  %or_cond_i_38 = or i1 %tmp_59_38, %tmp_60_38

]]></node>
<StgValue><ssdm name="or_cond_i_38"/></StgValue>
</operation>

<operation id="2445" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2873  %or_cond1_i_38 = or i1 %tmp_61_38, %tmp_62_38

]]></node>
<StgValue><ssdm name="or_cond1_i_38"/></StgValue>
</operation>

<operation id="2446" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3102" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2874  %prev_score_out_5_38 = select i1 %or_cond1_i_38, i8 %prev_score_out_0_op_i1_39, i8 %prev_score_out_0_op_i_38

]]></node>
<StgValue><ssdm name="prev_score_out_5_38"/></StgValue>
</operation>

<operation id="2447" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3103" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2875  %prev_orig_out_9_38 = select i1 %or_cond1_i_38, i20 %orig2_load_1_39, i20 %prev_orig_out_2_i_37

]]></node>
<StgValue><ssdm name="prev_orig_out_9_38"/></StgValue>
</operation>

<operation id="2448" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3104" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2876  %prev_score_out_2_i_38 = select i1 %or_cond_i_38, i8 %prev_score_out_5_38, i8 %prev_score_out_8_38

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_38"/></StgValue>
</operation>

<operation id="2449" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3105" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2877  %prev_orig_out_2_i_38 = select i1 %or_cond_i_38, i20 %prev_orig_out_9_38, i20 %orig2_load_1_38

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_38"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="2450" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1154" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:926  %tmp_29_40 = select i1 %tmp_5, i8 -43, i8 %phitmp41

]]></node>
<StgValue><ssdm name="tmp_29_40"/></StgValue>
</operation>

<operation id="2451" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:933  %prev_score_out_0_op_i1_40 = add i8 -1, %score2_load_1_40

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_40"/></StgValue>
</operation>

<operation id="2452" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1162" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:934  %tmp_50_40 = icmp slt i8 %prev_score_out_6_40, %prev_score_out_0_op_i1_40

]]></node>
<StgValue><ssdm name="tmp_50_40"/></StgValue>
</operation>

<operation id="2453" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1163" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:935  %tmp_51_40 = icmp slt i8 %prev_score_out_6_40, %tmp_29_40

]]></node>
<StgValue><ssdm name="tmp_51_40"/></StgValue>
</operation>

<operation id="2454" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1165" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:937  %tmp_54_40 = icmp slt i8 %prev_score_out_0_op_i1_40, %prev_score_out_6_40

]]></node>
<StgValue><ssdm name="tmp_54_40"/></StgValue>
</operation>

<operation id="2455" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1166" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:938  %tmp_55_40 = icmp slt i8 %prev_score_out_0_op_i1_40, %tmp_29_40

]]></node>
<StgValue><ssdm name="tmp_55_40"/></StgValue>
</operation>

<operation id="2456" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2099" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1871  %score1_load_84 = load i8* %score1_addr_84, align 4

]]></node>
<StgValue><ssdm name="score1_load_84"/></StgValue>
</operation>

<operation id="2457" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2188" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1960  %orig1_load_88 = load i20* %orig1_addr_88, align 16

]]></node>
<StgValue><ssdm name="orig1_load_88"/></StgValue>
</operation>

<operation id="2458" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2979" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2751  store i20 %prev_orig_out_2_i_30, i20* %orig1_addr_31, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2459" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3042" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2814  store i8 %prev_score_out_2_i_34, i8* %score1_addr_35, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2460" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2883  %prev_score_out_0_op_i_39 = add i8 -1, %prev_score_out_2_i_38

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_39"/></StgValue>
</operation>

<operation id="2461" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3112" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2884  %tmp_59_39 = icmp slt i8 %prev_score_out_8_39, %prev_score_out_0_op_i_39

]]></node>
<StgValue><ssdm name="tmp_59_39"/></StgValue>
</operation>

<operation id="2462" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3113" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2885  %tmp_60_39 = icmp slt i8 %prev_score_out_8_39, %prev_score_out_0_op_i1_40

]]></node>
<StgValue><ssdm name="tmp_60_39"/></StgValue>
</operation>

<operation id="2463" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3115" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2887  %tmp_61_39 = icmp slt i8 %prev_score_out_0_op_i_39, %prev_score_out_8_39

]]></node>
<StgValue><ssdm name="tmp_61_39"/></StgValue>
</operation>

<operation id="2464" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3116" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2888  %tmp_62_39 = icmp slt i8 %prev_score_out_0_op_i_39, %prev_score_out_0_op_i1_40

]]></node>
<StgValue><ssdm name="tmp_62_39"/></StgValue>
</operation>

<operation id="2465" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3125" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2897  %diag_score_0_v_i_40_cast_cast = select i1 %tmp_58_40, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_40_cast_cast"/></StgValue>
</operation>

<operation id="2466" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2898  %prev_score_out_8_40 = add i8 %diag_score_0_v_i_40_cast_cast, %score2_load_1_40

]]></node>
<StgValue><ssdm name="prev_score_out_8_40"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="2467" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1156" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:928  %up_orig_40 = select i1 %tmp_5, i20 0, i20 %orig1_load_41

]]></node>
<StgValue><ssdm name="up_orig_40"/></StgValue>
</operation>

<operation id="2468" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:936  %or_cond_i1_40 = or i1 %tmp_50_40, %tmp_51_40

]]></node>
<StgValue><ssdm name="or_cond_i1_40"/></StgValue>
</operation>

<operation id="2469" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:939  %or_cond1_i1_40 = or i1 %tmp_54_40, %tmp_55_40

]]></node>
<StgValue><ssdm name="or_cond1_i1_40"/></StgValue>
</operation>

<operation id="2470" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1168" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:940  %prev_score_out_1_40 = select i1 %or_cond1_i1_40, i8 %tmp_29_40, i8 %prev_score_out_0_op_i1_40

]]></node>
<StgValue><ssdm name="prev_score_out_1_40"/></StgValue>
</operation>

<operation id="2471" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1169" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:941  %prev_orig_out_7_40 = select i1 %or_cond1_i1_40, i20 %up_orig_40, i20 %orig2_load_1_40

]]></node>
<StgValue><ssdm name="prev_orig_out_7_40"/></StgValue>
</operation>

<operation id="2472" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1170" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:942  %score2_load_1_41 = select i1 %or_cond_i1_40, i8 %prev_score_out_1_40, i8 %prev_score_out_6_40

]]></node>
<StgValue><ssdm name="score2_load_1_41"/></StgValue>
</operation>

<operation id="2473" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1171" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:943  %orig2_load_1_41 = select i1 %or_cond_i1_40, i20 %prev_orig_out_7_40, i20 %tmp_153

]]></node>
<StgValue><ssdm name="orig2_load_1_41"/></StgValue>
</operation>

<operation id="2474" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2429">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:947  %phitmp42 = add i8 -1, %score1_load_42

]]></node>
<StgValue><ssdm name="phitmp42"/></StgValue>
</operation>

<operation id="2475" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1196" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:968  %p_score1_load_41 = select i1 %tmp_5, i8 -43, i8 %score1_load_42

]]></node>
<StgValue><ssdm name="p_score1_load_41"/></StgValue>
</operation>

<operation id="2476" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1203" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:975  %diag_score_0_v_i1_42_cast_cast = select i1 %tmp_49_42, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_42_cast_cast"/></StgValue>
</operation>

<operation id="2477" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:976  %prev_score_out_6_42 = add i8 %p_score1_load_41, %diag_score_0_v_i1_42_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_42"/></StgValue>
</operation>

<operation id="2478" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2121" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1893  %score1_load_85 = load i8* %score1_addr_85, align 1

]]></node>
<StgValue><ssdm name="score1_load_85"/></StgValue>
</operation>

<operation id="2479" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2210" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1982  %orig1_load_89 = load i20* %orig1_addr_89, align 4

]]></node>
<StgValue><ssdm name="orig1_load_89"/></StgValue>
</operation>

<operation id="2480" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2995" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2767  store i20 %prev_orig_out_2_i_31, i20* %orig1_addr_32, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2481" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3058" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2830  store i8 %prev_score_out_2_i_35, i8* %score1_addr_36, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2482" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2886  %or_cond_i_39 = or i1 %tmp_59_39, %tmp_60_39

]]></node>
<StgValue><ssdm name="or_cond_i_39"/></StgValue>
</operation>

<operation id="2483" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2889  %or_cond1_i_39 = or i1 %tmp_61_39, %tmp_62_39

]]></node>
<StgValue><ssdm name="or_cond1_i_39"/></StgValue>
</operation>

<operation id="2484" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3118" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2890  %prev_score_out_5_39 = select i1 %or_cond1_i_39, i8 %prev_score_out_0_op_i1_40, i8 %prev_score_out_0_op_i_39

]]></node>
<StgValue><ssdm name="prev_score_out_5_39"/></StgValue>
</operation>

<operation id="2485" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3119" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2891  %prev_orig_out_9_39 = select i1 %or_cond1_i_39, i20 %orig2_load_1_40, i20 %prev_orig_out_2_i_38

]]></node>
<StgValue><ssdm name="prev_orig_out_9_39"/></StgValue>
</operation>

<operation id="2486" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3120" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2892  %prev_score_out_2_i_39 = select i1 %or_cond_i_39, i8 %prev_score_out_5_39, i8 %prev_score_out_8_39

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_39"/></StgValue>
</operation>

<operation id="2487" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3121" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2893  %prev_orig_out_2_i_39 = select i1 %or_cond_i_39, i20 %prev_orig_out_9_39, i20 %orig2_load_1_39

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_39"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2488" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1176" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:948  %tmp_29_41 = select i1 %tmp_5, i8 -44, i8 %phitmp42

]]></node>
<StgValue><ssdm name="tmp_29_41"/></StgValue>
</operation>

<operation id="2489" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:955  %prev_score_out_0_op_i1_41 = add i8 -1, %score2_load_1_41

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_41"/></StgValue>
</operation>

<operation id="2490" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1184" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:956  %tmp_50_41 = icmp slt i8 %prev_score_out_6_41, %prev_score_out_0_op_i1_41

]]></node>
<StgValue><ssdm name="tmp_50_41"/></StgValue>
</operation>

<operation id="2491" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1185" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:957  %tmp_51_41 = icmp slt i8 %prev_score_out_6_41, %tmp_29_41

]]></node>
<StgValue><ssdm name="tmp_51_41"/></StgValue>
</operation>

<operation id="2492" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1187" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:959  %tmp_54_41 = icmp slt i8 %prev_score_out_0_op_i1_41, %prev_score_out_6_41

]]></node>
<StgValue><ssdm name="tmp_54_41"/></StgValue>
</operation>

<operation id="2493" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1188" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:960  %tmp_55_41 = icmp slt i8 %prev_score_out_0_op_i1_41, %tmp_29_41

]]></node>
<StgValue><ssdm name="tmp_55_41"/></StgValue>
</operation>

<operation id="2494" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2121" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1893  %score1_load_85 = load i8* %score1_addr_85, align 1

]]></node>
<StgValue><ssdm name="score1_load_85"/></StgValue>
</operation>

<operation id="2495" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2143" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1915  %score1_load_86 = load i8* %score1_addr_86, align 2

]]></node>
<StgValue><ssdm name="score1_load_86"/></StgValue>
</operation>

<operation id="2496" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2210" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1982  %orig1_load_89 = load i20* %orig1_addr_89, align 4

]]></node>
<StgValue><ssdm name="orig1_load_89"/></StgValue>
</operation>

<operation id="2497" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3011" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2783  store i20 %prev_orig_out_2_i_32, i20* %orig1_addr_33, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2498" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2899  %prev_score_out_0_op_i_40 = add i8 -1, %prev_score_out_2_i_39

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_40"/></StgValue>
</operation>

<operation id="2499" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3128" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2900  %tmp_59_40 = icmp slt i8 %prev_score_out_8_40, %prev_score_out_0_op_i_40

]]></node>
<StgValue><ssdm name="tmp_59_40"/></StgValue>
</operation>

<operation id="2500" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3129" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2901  %tmp_60_40 = icmp slt i8 %prev_score_out_8_40, %prev_score_out_0_op_i1_41

]]></node>
<StgValue><ssdm name="tmp_60_40"/></StgValue>
</operation>

<operation id="2501" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3131" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2903  %tmp_61_40 = icmp slt i8 %prev_score_out_0_op_i_40, %prev_score_out_8_40

]]></node>
<StgValue><ssdm name="tmp_61_40"/></StgValue>
</operation>

<operation id="2502" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3132" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2904  %tmp_62_40 = icmp slt i8 %prev_score_out_0_op_i_40, %prev_score_out_0_op_i1_41

]]></node>
<StgValue><ssdm name="tmp_62_40"/></StgValue>
</operation>

<operation id="2503" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3141" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2913  %diag_score_0_v_i_41_cast_cast = select i1 %tmp_58_41, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_41_cast_cast"/></StgValue>
</operation>

<operation id="2504" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2914  %prev_score_out_8_41 = add i8 %diag_score_0_v_i_41_cast_cast, %score2_load_1_41

]]></node>
<StgValue><ssdm name="prev_score_out_8_41"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2505" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1177" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:949  %tmp_154 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_41

]]></node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="2506" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1178" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:950  %up_orig_41 = select i1 %tmp_5, i20 0, i20 %orig1_load_42

]]></node>
<StgValue><ssdm name="up_orig_41"/></StgValue>
</operation>

<operation id="2507" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:958  %or_cond_i1_41 = or i1 %tmp_50_41, %tmp_51_41

]]></node>
<StgValue><ssdm name="or_cond_i1_41"/></StgValue>
</operation>

<operation id="2508" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:961  %or_cond1_i1_41 = or i1 %tmp_54_41, %tmp_55_41

]]></node>
<StgValue><ssdm name="or_cond1_i1_41"/></StgValue>
</operation>

<operation id="2509" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1190" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:962  %prev_score_out_1_41 = select i1 %or_cond1_i1_41, i8 %tmp_29_41, i8 %prev_score_out_0_op_i1_41

]]></node>
<StgValue><ssdm name="prev_score_out_1_41"/></StgValue>
</operation>

<operation id="2510" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1191" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:963  %prev_orig_out_7_41 = select i1 %or_cond1_i1_41, i20 %up_orig_41, i20 %orig2_load_1_41

]]></node>
<StgValue><ssdm name="prev_orig_out_7_41"/></StgValue>
</operation>

<operation id="2511" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1192" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:964  %score2_load_1_42 = select i1 %or_cond_i1_41, i8 %prev_score_out_1_41, i8 %prev_score_out_6_41

]]></node>
<StgValue><ssdm name="score2_load_1_42"/></StgValue>
</operation>

<operation id="2512" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1193" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:965  %orig2_load_1_42 = select i1 %or_cond_i1_41, i20 %prev_orig_out_7_41, i20 %tmp_154

]]></node>
<StgValue><ssdm name="orig2_load_1_42"/></StgValue>
</operation>

<operation id="2513" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2430">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1197" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:969  %phitmp43 = add i8 -1, %score1_load_43

]]></node>
<StgValue><ssdm name="phitmp43"/></StgValue>
</operation>

<operation id="2514" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1199" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:971  %tmp_155 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_42

]]></node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="2515" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1218" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:990  %p_score1_load_42 = select i1 %tmp_5, i8 -44, i8 %score1_load_43

]]></node>
<StgValue><ssdm name="p_score1_load_42"/></StgValue>
</operation>

<operation id="2516" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1225" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:997  %diag_score_0_v_i1_43_cast_cast = select i1 %tmp_49_43, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_43_cast_cast"/></StgValue>
</operation>

<operation id="2517" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1226" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:998  %prev_score_out_6_43 = add i8 %p_score1_load_42, %diag_score_0_v_i1_43_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_43"/></StgValue>
</operation>

<operation id="2518" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2143" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1915  %score1_load_86 = load i8* %score1_addr_86, align 2

]]></node>
<StgValue><ssdm name="score1_load_86"/></StgValue>
</operation>

<operation id="2519" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2165" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1937  %score1_load_87 = load i8* %score1_addr_87, align 1

]]></node>
<StgValue><ssdm name="score1_load_87"/></StgValue>
</operation>

<operation id="2520" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2232" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2004  %orig1_load_90 = load i20* %orig1_addr_90, align 8

]]></node>
<StgValue><ssdm name="orig1_load_90"/></StgValue>
</operation>

<operation id="2521" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3027" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2799  store i20 %prev_orig_out_2_i_33, i20* %orig1_addr_34, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2522" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3074" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2846  store i8 %prev_score_out_2_i_36, i8* %score1_addr_37, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2523" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2902  %or_cond_i_40 = or i1 %tmp_59_40, %tmp_60_40

]]></node>
<StgValue><ssdm name="or_cond_i_40"/></StgValue>
</operation>

<operation id="2524" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2905  %or_cond1_i_40 = or i1 %tmp_61_40, %tmp_62_40

]]></node>
<StgValue><ssdm name="or_cond1_i_40"/></StgValue>
</operation>

<operation id="2525" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3134" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2906  %prev_score_out_5_40 = select i1 %or_cond1_i_40, i8 %prev_score_out_0_op_i1_41, i8 %prev_score_out_0_op_i_40

]]></node>
<StgValue><ssdm name="prev_score_out_5_40"/></StgValue>
</operation>

<operation id="2526" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3135" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2907  %prev_orig_out_9_40 = select i1 %or_cond1_i_40, i20 %orig2_load_1_41, i20 %prev_orig_out_2_i_39

]]></node>
<StgValue><ssdm name="prev_orig_out_9_40"/></StgValue>
</operation>

<operation id="2527" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3136" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2908  %prev_score_out_2_i_40 = select i1 %or_cond_i_40, i8 %prev_score_out_5_40, i8 %prev_score_out_8_40

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_40"/></StgValue>
</operation>

<operation id="2528" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3137" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2909  %prev_orig_out_2_i_40 = select i1 %or_cond_i_40, i20 %prev_orig_out_9_40, i20 %orig2_load_1_40

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_40"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2529" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1198" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:970  %tmp_29_42 = select i1 %tmp_5, i8 -45, i8 %phitmp43

]]></node>
<StgValue><ssdm name="tmp_29_42"/></StgValue>
</operation>

<operation id="2530" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:977  %prev_score_out_0_op_i1_42 = add i8 -1, %score2_load_1_42

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_42"/></StgValue>
</operation>

<operation id="2531" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1206" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:978  %tmp_50_42 = icmp slt i8 %prev_score_out_6_42, %prev_score_out_0_op_i1_42

]]></node>
<StgValue><ssdm name="tmp_50_42"/></StgValue>
</operation>

<operation id="2532" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1207" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:979  %tmp_51_42 = icmp slt i8 %prev_score_out_6_42, %tmp_29_42

]]></node>
<StgValue><ssdm name="tmp_51_42"/></StgValue>
</operation>

<operation id="2533" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1209" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:981  %tmp_54_42 = icmp slt i8 %prev_score_out_0_op_i1_42, %prev_score_out_6_42

]]></node>
<StgValue><ssdm name="tmp_54_42"/></StgValue>
</operation>

<operation id="2534" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1210" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:982  %tmp_55_42 = icmp slt i8 %prev_score_out_0_op_i1_42, %tmp_29_42

]]></node>
<StgValue><ssdm name="tmp_55_42"/></StgValue>
</operation>

<operation id="2535" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2165" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1937  %score1_load_87 = load i8* %score1_addr_87, align 1

]]></node>
<StgValue><ssdm name="score1_load_87"/></StgValue>
</operation>

<operation id="2536" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2232" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2004  %orig1_load_90 = load i20* %orig1_addr_90, align 8

]]></node>
<StgValue><ssdm name="orig1_load_90"/></StgValue>
</operation>

<operation id="2537" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3043" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2815  store i20 %prev_orig_out_2_i_34, i20* %orig1_addr_35, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2538" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3090" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2862  store i8 %prev_score_out_2_i_37, i8* %score1_addr_38, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2539" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2915  %prev_score_out_0_op_i_41 = add i8 -1, %prev_score_out_2_i_40

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_41"/></StgValue>
</operation>

<operation id="2540" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3144" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2916  %tmp_59_41 = icmp slt i8 %prev_score_out_8_41, %prev_score_out_0_op_i_41

]]></node>
<StgValue><ssdm name="tmp_59_41"/></StgValue>
</operation>

<operation id="2541" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3145" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2917  %tmp_60_41 = icmp slt i8 %prev_score_out_8_41, %prev_score_out_0_op_i1_42

]]></node>
<StgValue><ssdm name="tmp_60_41"/></StgValue>
</operation>

<operation id="2542" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3147" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2919  %tmp_61_41 = icmp slt i8 %prev_score_out_0_op_i_41, %prev_score_out_8_41

]]></node>
<StgValue><ssdm name="tmp_61_41"/></StgValue>
</operation>

<operation id="2543" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3148" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2920  %tmp_62_41 = icmp slt i8 %prev_score_out_0_op_i_41, %prev_score_out_0_op_i1_42

]]></node>
<StgValue><ssdm name="tmp_62_41"/></StgValue>
</operation>

<operation id="2544" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3157" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2929  %diag_score_0_v_i_42_cast_cast = select i1 %tmp_58_42, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_42_cast_cast"/></StgValue>
</operation>

<operation id="2545" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2930  %prev_score_out_8_42 = add i8 %diag_score_0_v_i_42_cast_cast, %score2_load_1_42

]]></node>
<StgValue><ssdm name="prev_score_out_8_42"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2546" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1200" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:972  %up_orig_42 = select i1 %tmp_5, i20 0, i20 %orig1_load_43

]]></node>
<StgValue><ssdm name="up_orig_42"/></StgValue>
</operation>

<operation id="2547" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:980  %or_cond_i1_42 = or i1 %tmp_50_42, %tmp_51_42

]]></node>
<StgValue><ssdm name="or_cond_i1_42"/></StgValue>
</operation>

<operation id="2548" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:983  %or_cond1_i1_42 = or i1 %tmp_54_42, %tmp_55_42

]]></node>
<StgValue><ssdm name="or_cond1_i1_42"/></StgValue>
</operation>

<operation id="2549" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1212" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:984  %prev_score_out_1_42 = select i1 %or_cond1_i1_42, i8 %tmp_29_42, i8 %prev_score_out_0_op_i1_42

]]></node>
<StgValue><ssdm name="prev_score_out_1_42"/></StgValue>
</operation>

<operation id="2550" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1213" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:985  %prev_orig_out_7_42 = select i1 %or_cond1_i1_42, i20 %up_orig_42, i20 %orig2_load_1_42

]]></node>
<StgValue><ssdm name="prev_orig_out_7_42"/></StgValue>
</operation>

<operation id="2551" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1214" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:986  %score2_load_1_43 = select i1 %or_cond_i1_42, i8 %prev_score_out_1_42, i8 %prev_score_out_6_42

]]></node>
<StgValue><ssdm name="score2_load_1_43"/></StgValue>
</operation>

<operation id="2552" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1215" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:987  %orig2_load_1_43 = select i1 %or_cond_i1_42, i20 %prev_orig_out_7_42, i20 %tmp_155

]]></node>
<StgValue><ssdm name="orig2_load_1_43"/></StgValue>
</operation>

<operation id="2553" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2431">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:991  %phitmp44 = add i8 -1, %score1_load_44

]]></node>
<StgValue><ssdm name="phitmp44"/></StgValue>
</operation>

<operation id="2554" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1220" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:992  %tmp_29_43 = select i1 %tmp_5, i8 -46, i8 %phitmp44

]]></node>
<StgValue><ssdm name="tmp_29_43"/></StgValue>
</operation>

<operation id="2555" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1240" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1012  %p_score1_load_43 = select i1 %tmp_5, i8 -45, i8 %score1_load_44

]]></node>
<StgValue><ssdm name="p_score1_load_43"/></StgValue>
</operation>

<operation id="2556" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1247" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1019  %diag_score_0_v_i1_44_cast_cast = select i1 %tmp_49_44, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_44_cast_cast"/></StgValue>
</operation>

<operation id="2557" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1248" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1020  %prev_score_out_6_44 = add i8 %p_score1_load_43, %diag_score_0_v_i1_44_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_44"/></StgValue>
</operation>

<operation id="2558" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2187" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1959  %score1_load_88 = load i8* %score1_addr_88, align 8

]]></node>
<StgValue><ssdm name="score1_load_88"/></StgValue>
</operation>

<operation id="2559" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2254" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2026  %orig1_load_91 = load i20* %orig1_addr_91, align 4

]]></node>
<StgValue><ssdm name="orig1_load_91"/></StgValue>
</operation>

<operation id="2560" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3059" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2831  store i20 %prev_orig_out_2_i_35, i20* %orig1_addr_36, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2561" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3106" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2878  store i8 %prev_score_out_2_i_38, i8* %score1_addr_39, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2562" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2918  %or_cond_i_41 = or i1 %tmp_59_41, %tmp_60_41

]]></node>
<StgValue><ssdm name="or_cond_i_41"/></StgValue>
</operation>

<operation id="2563" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2921  %or_cond1_i_41 = or i1 %tmp_61_41, %tmp_62_41

]]></node>
<StgValue><ssdm name="or_cond1_i_41"/></StgValue>
</operation>

<operation id="2564" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3150" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2922  %prev_score_out_5_41 = select i1 %or_cond1_i_41, i8 %prev_score_out_0_op_i1_42, i8 %prev_score_out_0_op_i_41

]]></node>
<StgValue><ssdm name="prev_score_out_5_41"/></StgValue>
</operation>

<operation id="2565" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3151" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2923  %prev_orig_out_9_41 = select i1 %or_cond1_i_41, i20 %orig2_load_1_42, i20 %prev_orig_out_2_i_40

]]></node>
<StgValue><ssdm name="prev_orig_out_9_41"/></StgValue>
</operation>

<operation id="2566" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3152" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2924  %prev_score_out_2_i_41 = select i1 %or_cond_i_41, i8 %prev_score_out_5_41, i8 %prev_score_out_8_41

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_41"/></StgValue>
</operation>

<operation id="2567" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3153" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2925  %prev_orig_out_2_i_41 = select i1 %or_cond_i_41, i20 %prev_orig_out_9_41, i20 %orig2_load_1_41

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_41"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2568" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:999  %prev_score_out_0_op_i1_43 = add i8 -1, %score2_load_1_43

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_43"/></StgValue>
</operation>

<operation id="2569" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1228" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1000  %tmp_50_43 = icmp slt i8 %prev_score_out_6_43, %prev_score_out_0_op_i1_43

]]></node>
<StgValue><ssdm name="tmp_50_43"/></StgValue>
</operation>

<operation id="2570" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1229" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1001  %tmp_51_43 = icmp slt i8 %prev_score_out_6_43, %tmp_29_43

]]></node>
<StgValue><ssdm name="tmp_51_43"/></StgValue>
</operation>

<operation id="2571" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1231" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1003  %tmp_54_43 = icmp slt i8 %prev_score_out_0_op_i1_43, %prev_score_out_6_43

]]></node>
<StgValue><ssdm name="tmp_54_43"/></StgValue>
</operation>

<operation id="2572" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1232" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1004  %tmp_55_43 = icmp slt i8 %prev_score_out_0_op_i1_43, %tmp_29_43

]]></node>
<StgValue><ssdm name="tmp_55_43"/></StgValue>
</operation>

<operation id="2573" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2187" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1959  %score1_load_88 = load i8* %score1_addr_88, align 8

]]></node>
<StgValue><ssdm name="score1_load_88"/></StgValue>
</operation>

<operation id="2574" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2209" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1981  %score1_load_89 = load i8* %score1_addr_89, align 1

]]></node>
<StgValue><ssdm name="score1_load_89"/></StgValue>
</operation>

<operation id="2575" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2254" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2026  %orig1_load_91 = load i20* %orig1_addr_91, align 4

]]></node>
<StgValue><ssdm name="orig1_load_91"/></StgValue>
</operation>

<operation id="2576" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3075" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2847  store i20 %prev_orig_out_2_i_36, i20* %orig1_addr_37, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2577" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2931  %prev_score_out_0_op_i_42 = add i8 -1, %prev_score_out_2_i_41

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_42"/></StgValue>
</operation>

<operation id="2578" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3160" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2932  %tmp_59_42 = icmp slt i8 %prev_score_out_8_42, %prev_score_out_0_op_i_42

]]></node>
<StgValue><ssdm name="tmp_59_42"/></StgValue>
</operation>

<operation id="2579" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3161" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2933  %tmp_60_42 = icmp slt i8 %prev_score_out_8_42, %prev_score_out_0_op_i1_43

]]></node>
<StgValue><ssdm name="tmp_60_42"/></StgValue>
</operation>

<operation id="2580" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3163" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2935  %tmp_61_42 = icmp slt i8 %prev_score_out_0_op_i_42, %prev_score_out_8_42

]]></node>
<StgValue><ssdm name="tmp_61_42"/></StgValue>
</operation>

<operation id="2581" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3164" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2936  %tmp_62_42 = icmp slt i8 %prev_score_out_0_op_i_42, %prev_score_out_0_op_i1_43

]]></node>
<StgValue><ssdm name="tmp_62_42"/></StgValue>
</operation>

<operation id="2582" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3173" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2945  %diag_score_0_v_i_43_cast_cast = select i1 %tmp_58_43, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_43_cast_cast"/></StgValue>
</operation>

<operation id="2583" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2946  %prev_score_out_8_43 = add i8 %diag_score_0_v_i_43_cast_cast, %score2_load_1_43

]]></node>
<StgValue><ssdm name="prev_score_out_8_43"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="2584" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1221" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:993  %tmp_156 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_43

]]></node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="2585" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1222" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:994  %up_orig_43 = select i1 %tmp_5, i20 0, i20 %orig1_load_44

]]></node>
<StgValue><ssdm name="up_orig_43"/></StgValue>
</operation>

<operation id="2586" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1002  %or_cond_i1_43 = or i1 %tmp_50_43, %tmp_51_43

]]></node>
<StgValue><ssdm name="or_cond_i1_43"/></StgValue>
</operation>

<operation id="2587" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1005  %or_cond1_i1_43 = or i1 %tmp_54_43, %tmp_55_43

]]></node>
<StgValue><ssdm name="or_cond1_i1_43"/></StgValue>
</operation>

<operation id="2588" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1234" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1006  %prev_score_out_1_43 = select i1 %or_cond1_i1_43, i8 %tmp_29_43, i8 %prev_score_out_0_op_i1_43

]]></node>
<StgValue><ssdm name="prev_score_out_1_43"/></StgValue>
</operation>

<operation id="2589" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1235" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1007  %prev_orig_out_7_43 = select i1 %or_cond1_i1_43, i20 %up_orig_43, i20 %orig2_load_1_43

]]></node>
<StgValue><ssdm name="prev_orig_out_7_43"/></StgValue>
</operation>

<operation id="2590" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1236" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1008  %score2_load_1_44 = select i1 %or_cond_i1_43, i8 %prev_score_out_1_43, i8 %prev_score_out_6_43

]]></node>
<StgValue><ssdm name="score2_load_1_44"/></StgValue>
</operation>

<operation id="2591" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1237" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1009  %orig2_load_1_44 = select i1 %or_cond_i1_43, i20 %prev_orig_out_7_43, i20 %tmp_156

]]></node>
<StgValue><ssdm name="orig2_load_1_44"/></StgValue>
</operation>

<operation id="2592" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2432">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1013  %phitmp45 = add i8 -1, %score1_load_45

]]></node>
<StgValue><ssdm name="phitmp45"/></StgValue>
</operation>

<operation id="2593" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1243" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1015  %tmp_157 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_44

]]></node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="2594" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1262" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1034  %p_score1_load_44 = select i1 %tmp_5, i8 -46, i8 %score1_load_45

]]></node>
<StgValue><ssdm name="p_score1_load_44"/></StgValue>
</operation>

<operation id="2595" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1269" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1041  %diag_score_0_v_i1_45_cast_cast = select i1 %tmp_49_45, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_45_cast_cast"/></StgValue>
</operation>

<operation id="2596" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1270" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1042  %prev_score_out_6_45 = add i8 %p_score1_load_44, %diag_score_0_v_i1_45_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_45"/></StgValue>
</operation>

<operation id="2597" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2209" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:1981  %score1_load_89 = load i8* %score1_addr_89, align 1

]]></node>
<StgValue><ssdm name="score1_load_89"/></StgValue>
</operation>

<operation id="2598" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2231" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2003  %score1_load_90 = load i8* %score1_addr_90, align 2

]]></node>
<StgValue><ssdm name="score1_load_90"/></StgValue>
</operation>

<operation id="2599" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2276" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2048  %orig1_load_92 = load i20* %orig1_addr_92, align 16

]]></node>
<StgValue><ssdm name="orig1_load_92"/></StgValue>
</operation>

<operation id="2600" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3091" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2863  store i20 %prev_orig_out_2_i_37, i20* %orig1_addr_38, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2601" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3122" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2894  store i8 %prev_score_out_2_i_39, i8* %score1_addr_40, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2602" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2934  %or_cond_i_42 = or i1 %tmp_59_42, %tmp_60_42

]]></node>
<StgValue><ssdm name="or_cond_i_42"/></StgValue>
</operation>

<operation id="2603" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2937  %or_cond1_i_42 = or i1 %tmp_61_42, %tmp_62_42

]]></node>
<StgValue><ssdm name="or_cond1_i_42"/></StgValue>
</operation>

<operation id="2604" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3166" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2938  %prev_score_out_5_42 = select i1 %or_cond1_i_42, i8 %prev_score_out_0_op_i1_43, i8 %prev_score_out_0_op_i_42

]]></node>
<StgValue><ssdm name="prev_score_out_5_42"/></StgValue>
</operation>

<operation id="2605" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3167" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2939  %prev_orig_out_9_42 = select i1 %or_cond1_i_42, i20 %orig2_load_1_43, i20 %prev_orig_out_2_i_41

]]></node>
<StgValue><ssdm name="prev_orig_out_9_42"/></StgValue>
</operation>

<operation id="2606" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3168" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2940  %prev_score_out_2_i_42 = select i1 %or_cond_i_42, i8 %prev_score_out_5_42, i8 %prev_score_out_8_42

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_42"/></StgValue>
</operation>

<operation id="2607" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3169" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2941  %prev_orig_out_2_i_42 = select i1 %or_cond_i_42, i20 %prev_orig_out_9_42, i20 %orig2_load_1_42

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_42"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="2608" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1242" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1014  %tmp_29_44 = select i1 %tmp_5, i8 -47, i8 %phitmp45

]]></node>
<StgValue><ssdm name="tmp_29_44"/></StgValue>
</operation>

<operation id="2609" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1249" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1021  %prev_score_out_0_op_i1_44 = add i8 -1, %score2_load_1_44

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_44"/></StgValue>
</operation>

<operation id="2610" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1250" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1022  %tmp_50_44 = icmp slt i8 %prev_score_out_6_44, %prev_score_out_0_op_i1_44

]]></node>
<StgValue><ssdm name="tmp_50_44"/></StgValue>
</operation>

<operation id="2611" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1251" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1023  %tmp_51_44 = icmp slt i8 %prev_score_out_6_44, %tmp_29_44

]]></node>
<StgValue><ssdm name="tmp_51_44"/></StgValue>
</operation>

<operation id="2612" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1253" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1025  %tmp_54_44 = icmp slt i8 %prev_score_out_0_op_i1_44, %prev_score_out_6_44

]]></node>
<StgValue><ssdm name="tmp_54_44"/></StgValue>
</operation>

<operation id="2613" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1254" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1026  %tmp_55_44 = icmp slt i8 %prev_score_out_0_op_i1_44, %tmp_29_44

]]></node>
<StgValue><ssdm name="tmp_55_44"/></StgValue>
</operation>

<operation id="2614" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2231" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2003  %score1_load_90 = load i8* %score1_addr_90, align 2

]]></node>
<StgValue><ssdm name="score1_load_90"/></StgValue>
</operation>

<operation id="2615" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2276" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2048  %orig1_load_92 = load i20* %orig1_addr_92, align 16

]]></node>
<StgValue><ssdm name="orig1_load_92"/></StgValue>
</operation>

<operation id="2616" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3107" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2879  store i20 %prev_orig_out_2_i_38, i20* %orig1_addr_39, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2617" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3138" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2910  store i8 %prev_score_out_2_i_40, i8* %score1_addr_41, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2618" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2947  %prev_score_out_0_op_i_43 = add i8 -1, %prev_score_out_2_i_42

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_43"/></StgValue>
</operation>

<operation id="2619" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3176" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2948  %tmp_59_43 = icmp slt i8 %prev_score_out_8_43, %prev_score_out_0_op_i_43

]]></node>
<StgValue><ssdm name="tmp_59_43"/></StgValue>
</operation>

<operation id="2620" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3177" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2949  %tmp_60_43 = icmp slt i8 %prev_score_out_8_43, %prev_score_out_0_op_i1_44

]]></node>
<StgValue><ssdm name="tmp_60_43"/></StgValue>
</operation>

<operation id="2621" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3179" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2951  %tmp_61_43 = icmp slt i8 %prev_score_out_0_op_i_43, %prev_score_out_8_43

]]></node>
<StgValue><ssdm name="tmp_61_43"/></StgValue>
</operation>

<operation id="2622" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3180" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2952  %tmp_62_43 = icmp slt i8 %prev_score_out_0_op_i_43, %prev_score_out_0_op_i1_44

]]></node>
<StgValue><ssdm name="tmp_62_43"/></StgValue>
</operation>

<operation id="2623" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3189" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2961  %diag_score_0_v_i_44_cast_cast = select i1 %tmp_58_44, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_44_cast_cast"/></StgValue>
</operation>

<operation id="2624" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3190" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2962  %prev_score_out_8_44 = add i8 %diag_score_0_v_i_44_cast_cast, %score2_load_1_44

]]></node>
<StgValue><ssdm name="prev_score_out_8_44"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="2625" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1244" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1016  %up_orig_44 = select i1 %tmp_5, i20 0, i20 %orig1_load_45

]]></node>
<StgValue><ssdm name="up_orig_44"/></StgValue>
</operation>

<operation id="2626" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1024  %or_cond_i1_44 = or i1 %tmp_50_44, %tmp_51_44

]]></node>
<StgValue><ssdm name="or_cond_i1_44"/></StgValue>
</operation>

<operation id="2627" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1027  %or_cond1_i1_44 = or i1 %tmp_54_44, %tmp_55_44

]]></node>
<StgValue><ssdm name="or_cond1_i1_44"/></StgValue>
</operation>

<operation id="2628" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1256" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1028  %prev_score_out_1_44 = select i1 %or_cond1_i1_44, i8 %tmp_29_44, i8 %prev_score_out_0_op_i1_44

]]></node>
<StgValue><ssdm name="prev_score_out_1_44"/></StgValue>
</operation>

<operation id="2629" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1257" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1029  %prev_orig_out_7_44 = select i1 %or_cond1_i1_44, i20 %up_orig_44, i20 %orig2_load_1_44

]]></node>
<StgValue><ssdm name="prev_orig_out_7_44"/></StgValue>
</operation>

<operation id="2630" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1258" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1030  %score2_load_1_45 = select i1 %or_cond_i1_44, i8 %prev_score_out_1_44, i8 %prev_score_out_6_44

]]></node>
<StgValue><ssdm name="score2_load_1_45"/></StgValue>
</operation>

<operation id="2631" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1259" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1031  %orig2_load_1_45 = select i1 %or_cond_i1_44, i20 %prev_orig_out_7_44, i20 %tmp_157

]]></node>
<StgValue><ssdm name="orig2_load_1_45"/></StgValue>
</operation>

<operation id="2632" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2433">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1263" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1035  %phitmp46 = add i8 -1, %score1_load_46

]]></node>
<StgValue><ssdm name="phitmp46"/></StgValue>
</operation>

<operation id="2633" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1265" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1037  %tmp_158 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_45

]]></node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2634" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1284" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1056  %p_score1_load_45 = select i1 %tmp_5, i8 -47, i8 %score1_load_46

]]></node>
<StgValue><ssdm name="p_score1_load_45"/></StgValue>
</operation>

<operation id="2635" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1291" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1063  %diag_score_0_v_i1_46_cast_cast = select i1 %tmp_49_46, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_46_cast_cast"/></StgValue>
</operation>

<operation id="2636" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1292" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1064  %prev_score_out_6_46 = add i8 %p_score1_load_45, %diag_score_0_v_i1_46_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_46"/></StgValue>
</operation>

<operation id="2637" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2253" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2025  %score1_load_91 = load i8* %score1_addr_91, align 1

]]></node>
<StgValue><ssdm name="score1_load_91"/></StgValue>
</operation>

<operation id="2638" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2298" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2070  %orig1_load_93 = load i20* %orig1_addr_93, align 4

]]></node>
<StgValue><ssdm name="orig1_load_93"/></StgValue>
</operation>

<operation id="2639" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3123" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2895  store i20 %prev_orig_out_2_i_39, i20* %orig1_addr_40, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2640" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3154" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2926  store i8 %prev_score_out_2_i_41, i8* %score1_addr_42, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2641" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2950  %or_cond_i_43 = or i1 %tmp_59_43, %tmp_60_43

]]></node>
<StgValue><ssdm name="or_cond_i_43"/></StgValue>
</operation>

<operation id="2642" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2953  %or_cond1_i_43 = or i1 %tmp_61_43, %tmp_62_43

]]></node>
<StgValue><ssdm name="or_cond1_i_43"/></StgValue>
</operation>

<operation id="2643" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3182" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2954  %prev_score_out_5_43 = select i1 %or_cond1_i_43, i8 %prev_score_out_0_op_i1_44, i8 %prev_score_out_0_op_i_43

]]></node>
<StgValue><ssdm name="prev_score_out_5_43"/></StgValue>
</operation>

<operation id="2644" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3183" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2955  %prev_orig_out_9_43 = select i1 %or_cond1_i_43, i20 %orig2_load_1_44, i20 %prev_orig_out_2_i_42

]]></node>
<StgValue><ssdm name="prev_orig_out_9_43"/></StgValue>
</operation>

<operation id="2645" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3184" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2956  %prev_score_out_2_i_43 = select i1 %or_cond_i_43, i8 %prev_score_out_5_43, i8 %prev_score_out_8_43

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_43"/></StgValue>
</operation>

<operation id="2646" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3185" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2957  %prev_orig_out_2_i_43 = select i1 %or_cond_i_43, i20 %prev_orig_out_9_43, i20 %orig2_load_1_43

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_43"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="2647" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1264" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1036  %tmp_29_45 = select i1 %tmp_5, i8 -48, i8 %phitmp46

]]></node>
<StgValue><ssdm name="tmp_29_45"/></StgValue>
</operation>

<operation id="2648" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1043  %prev_score_out_0_op_i1_45 = add i8 -1, %score2_load_1_45

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_45"/></StgValue>
</operation>

<operation id="2649" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1272" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1044  %tmp_50_45 = icmp slt i8 %prev_score_out_6_45, %prev_score_out_0_op_i1_45

]]></node>
<StgValue><ssdm name="tmp_50_45"/></StgValue>
</operation>

<operation id="2650" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1273" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1045  %tmp_51_45 = icmp slt i8 %prev_score_out_6_45, %tmp_29_45

]]></node>
<StgValue><ssdm name="tmp_51_45"/></StgValue>
</operation>

<operation id="2651" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1275" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1047  %tmp_54_45 = icmp slt i8 %prev_score_out_0_op_i1_45, %prev_score_out_6_45

]]></node>
<StgValue><ssdm name="tmp_54_45"/></StgValue>
</operation>

<operation id="2652" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1276" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1048  %tmp_55_45 = icmp slt i8 %prev_score_out_0_op_i1_45, %tmp_29_45

]]></node>
<StgValue><ssdm name="tmp_55_45"/></StgValue>
</operation>

<operation id="2653" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2253" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2025  %score1_load_91 = load i8* %score1_addr_91, align 1

]]></node>
<StgValue><ssdm name="score1_load_91"/></StgValue>
</operation>

<operation id="2654" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2275" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2047  %score1_load_92 = load i8* %score1_addr_92, align 4

]]></node>
<StgValue><ssdm name="score1_load_92"/></StgValue>
</operation>

<operation id="2655" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2298" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2070  %orig1_load_93 = load i20* %orig1_addr_93, align 4

]]></node>
<StgValue><ssdm name="orig1_load_93"/></StgValue>
</operation>

<operation id="2656" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3139" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2911  store i20 %prev_orig_out_2_i_40, i20* %orig1_addr_41, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2657" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2963  %prev_score_out_0_op_i_44 = add i8 -1, %prev_score_out_2_i_43

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_44"/></StgValue>
</operation>

<operation id="2658" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3192" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2964  %tmp_59_44 = icmp slt i8 %prev_score_out_8_44, %prev_score_out_0_op_i_44

]]></node>
<StgValue><ssdm name="tmp_59_44"/></StgValue>
</operation>

<operation id="2659" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3193" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2965  %tmp_60_44 = icmp slt i8 %prev_score_out_8_44, %prev_score_out_0_op_i1_45

]]></node>
<StgValue><ssdm name="tmp_60_44"/></StgValue>
</operation>

<operation id="2660" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3195" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2967  %tmp_61_44 = icmp slt i8 %prev_score_out_0_op_i_44, %prev_score_out_8_44

]]></node>
<StgValue><ssdm name="tmp_61_44"/></StgValue>
</operation>

<operation id="2661" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3196" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2968  %tmp_62_44 = icmp slt i8 %prev_score_out_0_op_i_44, %prev_score_out_0_op_i1_45

]]></node>
<StgValue><ssdm name="tmp_62_44"/></StgValue>
</operation>

<operation id="2662" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3205" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2977  %diag_score_0_v_i_45_cast_cast = select i1 %tmp_58_45, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_45_cast_cast"/></StgValue>
</operation>

<operation id="2663" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2978  %prev_score_out_8_45 = add i8 %diag_score_0_v_i_45_cast_cast, %score2_load_1_45

]]></node>
<StgValue><ssdm name="prev_score_out_8_45"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="2664" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1266" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1038  %up_orig_45 = select i1 %tmp_5, i20 0, i20 %orig1_load_46

]]></node>
<StgValue><ssdm name="up_orig_45"/></StgValue>
</operation>

<operation id="2665" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1046  %or_cond_i1_45 = or i1 %tmp_50_45, %tmp_51_45

]]></node>
<StgValue><ssdm name="or_cond_i1_45"/></StgValue>
</operation>

<operation id="2666" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1049  %or_cond1_i1_45 = or i1 %tmp_54_45, %tmp_55_45

]]></node>
<StgValue><ssdm name="or_cond1_i1_45"/></StgValue>
</operation>

<operation id="2667" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1278" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1050  %prev_score_out_1_45 = select i1 %or_cond1_i1_45, i8 %tmp_29_45, i8 %prev_score_out_0_op_i1_45

]]></node>
<StgValue><ssdm name="prev_score_out_1_45"/></StgValue>
</operation>

<operation id="2668" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1279" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1051  %prev_orig_out_7_45 = select i1 %or_cond1_i1_45, i20 %up_orig_45, i20 %orig2_load_1_45

]]></node>
<StgValue><ssdm name="prev_orig_out_7_45"/></StgValue>
</operation>

<operation id="2669" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1280" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1052  %score2_load_1_46 = select i1 %or_cond_i1_45, i8 %prev_score_out_1_45, i8 %prev_score_out_6_45

]]></node>
<StgValue><ssdm name="score2_load_1_46"/></StgValue>
</operation>

<operation id="2670" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1281" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1053  %orig2_load_1_46 = select i1 %or_cond_i1_45, i20 %prev_orig_out_7_45, i20 %tmp_158

]]></node>
<StgValue><ssdm name="orig2_load_1_46"/></StgValue>
</operation>

<operation id="2671" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2434">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1285" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1057  %phitmp47 = add i8 -1, %score1_load_47

]]></node>
<StgValue><ssdm name="phitmp47"/></StgValue>
</operation>

<operation id="2672" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1286" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1058  %tmp_29_46 = select i1 %tmp_5, i8 -49, i8 %phitmp47

]]></node>
<StgValue><ssdm name="tmp_29_46"/></StgValue>
</operation>

<operation id="2673" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1287" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1059  %tmp_159 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_46

]]></node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2674" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1306" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1078  %p_score1_load_46 = select i1 %tmp_5, i8 -48, i8 %score1_load_47

]]></node>
<StgValue><ssdm name="p_score1_load_46"/></StgValue>
</operation>

<operation id="2675" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1314" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1086  %diag_score_0_v_i1_47_cast_cast = select i1 %tmp_49_47, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_47_cast_cast"/></StgValue>
</operation>

<operation id="2676" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1315" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1087  %prev_score_out_6_47 = add i8 %p_score1_load_46, %diag_score_0_v_i1_47_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_47"/></StgValue>
</operation>

<operation id="2677" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2275" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2047  %score1_load_92 = load i8* %score1_addr_92, align 4

]]></node>
<StgValue><ssdm name="score1_load_92"/></StgValue>
</operation>

<operation id="2678" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2297" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2069  %score1_load_93 = load i8* %score1_addr_93, align 1

]]></node>
<StgValue><ssdm name="score1_load_93"/></StgValue>
</operation>

<operation id="2679" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2320" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2092  %orig1_load_94 = load i20* %orig1_addr_94, align 8

]]></node>
<StgValue><ssdm name="orig1_load_94"/></StgValue>
</operation>

<operation id="2680" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3155" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2927  store i20 %prev_orig_out_2_i_41, i20* %orig1_addr_42, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2681" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3170" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2942  store i8 %prev_score_out_2_i_42, i8* %score1_addr_43, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2682" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2966  %or_cond_i_44 = or i1 %tmp_59_44, %tmp_60_44

]]></node>
<StgValue><ssdm name="or_cond_i_44"/></StgValue>
</operation>

<operation id="2683" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2969  %or_cond1_i_44 = or i1 %tmp_61_44, %tmp_62_44

]]></node>
<StgValue><ssdm name="or_cond1_i_44"/></StgValue>
</operation>

<operation id="2684" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3198" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2970  %prev_score_out_5_44 = select i1 %or_cond1_i_44, i8 %prev_score_out_0_op_i1_45, i8 %prev_score_out_0_op_i_44

]]></node>
<StgValue><ssdm name="prev_score_out_5_44"/></StgValue>
</operation>

<operation id="2685" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3199" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2971  %prev_orig_out_9_44 = select i1 %or_cond1_i_44, i20 %orig2_load_1_45, i20 %prev_orig_out_2_i_43

]]></node>
<StgValue><ssdm name="prev_orig_out_9_44"/></StgValue>
</operation>

<operation id="2686" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3200" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2972  %prev_score_out_2_i_44 = select i1 %or_cond_i_44, i8 %prev_score_out_5_44, i8 %prev_score_out_8_44

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_44"/></StgValue>
</operation>

<operation id="2687" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3201" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2973  %prev_orig_out_2_i_44 = select i1 %or_cond_i_44, i20 %prev_orig_out_9_44, i20 %orig2_load_1_44

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_44"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2688" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1293" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1065  %prev_score_out_0_op_i1_46 = add i8 -1, %score2_load_1_46

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_46"/></StgValue>
</operation>

<operation id="2689" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1294" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1066  %tmp_50_46 = icmp slt i8 %prev_score_out_6_46, %prev_score_out_0_op_i1_46

]]></node>
<StgValue><ssdm name="tmp_50_46"/></StgValue>
</operation>

<operation id="2690" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1295" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1067  %tmp_51_46 = icmp slt i8 %prev_score_out_6_46, %tmp_29_46

]]></node>
<StgValue><ssdm name="tmp_51_46"/></StgValue>
</operation>

<operation id="2691" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1297" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1069  %tmp_54_46 = icmp slt i8 %prev_score_out_0_op_i1_46, %prev_score_out_6_46

]]></node>
<StgValue><ssdm name="tmp_54_46"/></StgValue>
</operation>

<operation id="2692" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1298" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1070  %tmp_55_46 = icmp slt i8 %prev_score_out_0_op_i1_46, %tmp_29_46

]]></node>
<StgValue><ssdm name="tmp_55_46"/></StgValue>
</operation>

<operation id="2693" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2297" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2069  %score1_load_93 = load i8* %score1_addr_93, align 1

]]></node>
<StgValue><ssdm name="score1_load_93"/></StgValue>
</operation>

<operation id="2694" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2320" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2092  %orig1_load_94 = load i20* %orig1_addr_94, align 8

]]></node>
<StgValue><ssdm name="orig1_load_94"/></StgValue>
</operation>

<operation id="2695" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3171" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2943  store i20 %prev_orig_out_2_i_42, i20* %orig1_addr_43, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2696" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3186" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2958  store i8 %prev_score_out_2_i_43, i8* %score1_addr_44, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2697" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2979  %prev_score_out_0_op_i_45 = add i8 -1, %prev_score_out_2_i_44

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_45"/></StgValue>
</operation>

<operation id="2698" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3208" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2980  %tmp_59_45 = icmp slt i8 %prev_score_out_8_45, %prev_score_out_0_op_i_45

]]></node>
<StgValue><ssdm name="tmp_59_45"/></StgValue>
</operation>

<operation id="2699" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3209" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2981  %tmp_60_45 = icmp slt i8 %prev_score_out_8_45, %prev_score_out_0_op_i1_46

]]></node>
<StgValue><ssdm name="tmp_60_45"/></StgValue>
</operation>

<operation id="2700" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3211" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2983  %tmp_61_45 = icmp slt i8 %prev_score_out_0_op_i_45, %prev_score_out_8_45

]]></node>
<StgValue><ssdm name="tmp_61_45"/></StgValue>
</operation>

<operation id="2701" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3212" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2984  %tmp_62_45 = icmp slt i8 %prev_score_out_0_op_i_45, %prev_score_out_0_op_i1_46

]]></node>
<StgValue><ssdm name="tmp_62_45"/></StgValue>
</operation>

<operation id="2702" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3221" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2993  %diag_score_0_v_i_46_cast_cast = select i1 %tmp_58_46, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_46_cast_cast"/></StgValue>
</operation>

<operation id="2703" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3222" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2994  %prev_score_out_8_46 = add i8 %diag_score_0_v_i_46_cast_cast, %score2_load_1_46

]]></node>
<StgValue><ssdm name="prev_score_out_8_46"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2704" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1288" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1060  %up_orig_46 = select i1 %tmp_5, i20 0, i20 %orig1_load_47

]]></node>
<StgValue><ssdm name="up_orig_46"/></StgValue>
</operation>

<operation id="2705" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1068  %or_cond_i1_46 = or i1 %tmp_50_46, %tmp_51_46

]]></node>
<StgValue><ssdm name="or_cond_i1_46"/></StgValue>
</operation>

<operation id="2706" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1071  %or_cond1_i1_46 = or i1 %tmp_54_46, %tmp_55_46

]]></node>
<StgValue><ssdm name="or_cond1_i1_46"/></StgValue>
</operation>

<operation id="2707" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1300" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1072  %prev_score_out_1_46 = select i1 %or_cond1_i1_46, i8 %tmp_29_46, i8 %prev_score_out_0_op_i1_46

]]></node>
<StgValue><ssdm name="prev_score_out_1_46"/></StgValue>
</operation>

<operation id="2708" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1301" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1073  %prev_orig_out_7_46 = select i1 %or_cond1_i1_46, i20 %up_orig_46, i20 %orig2_load_1_46

]]></node>
<StgValue><ssdm name="prev_orig_out_7_46"/></StgValue>
</operation>

<operation id="2709" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1302" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1074  %score2_load_1_47 = select i1 %or_cond_i1_46, i8 %prev_score_out_1_46, i8 %prev_score_out_6_46

]]></node>
<StgValue><ssdm name="score2_load_1_47"/></StgValue>
</operation>

<operation id="2710" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1303" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1075  %orig2_load_1_47 = select i1 %or_cond_i1_46, i20 %prev_orig_out_7_46, i20 %tmp_159

]]></node>
<StgValue><ssdm name="orig2_load_1_47"/></StgValue>
</operation>

<operation id="2711" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2435">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1307" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1079  %phitmp48 = add i8 -1, %score1_load_48

]]></node>
<StgValue><ssdm name="phitmp48"/></StgValue>
</operation>

<operation id="2712" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1329" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1101  %p_score1_load_47 = select i1 %tmp_5, i8 -49, i8 %score1_load_48

]]></node>
<StgValue><ssdm name="p_score1_load_47"/></StgValue>
</operation>

<operation id="2713" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1336" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1108  %diag_score_0_v_i1_48_cast_cast = select i1 %tmp_49_48, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_48_cast_cast"/></StgValue>
</operation>

<operation id="2714" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1337" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1109  %prev_score_out_6_48 = add i8 %p_score1_load_47, %diag_score_0_v_i1_48_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_48"/></StgValue>
</operation>

<operation id="2715" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2319" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2091  %score1_load_94 = load i8* %score1_addr_94, align 2

]]></node>
<StgValue><ssdm name="score1_load_94"/></StgValue>
</operation>

<operation id="2716" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2342" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2114  %orig1_load_95 = load i20* %orig1_addr_95, align 4

]]></node>
<StgValue><ssdm name="orig1_load_95"/></StgValue>
</operation>

<operation id="2717" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3187" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2959  store i20 %prev_orig_out_2_i_43, i20* %orig1_addr_44, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2718" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3202" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2974  store i8 %prev_score_out_2_i_44, i8* %score1_addr_45, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2719" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2982  %or_cond_i_45 = or i1 %tmp_59_45, %tmp_60_45

]]></node>
<StgValue><ssdm name="or_cond_i_45"/></StgValue>
</operation>

<operation id="2720" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2985  %or_cond1_i_45 = or i1 %tmp_61_45, %tmp_62_45

]]></node>
<StgValue><ssdm name="or_cond1_i_45"/></StgValue>
</operation>

<operation id="2721" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3214" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2986  %prev_score_out_5_45 = select i1 %or_cond1_i_45, i8 %prev_score_out_0_op_i1_46, i8 %prev_score_out_0_op_i_45

]]></node>
<StgValue><ssdm name="prev_score_out_5_45"/></StgValue>
</operation>

<operation id="2722" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3215" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2987  %prev_orig_out_9_45 = select i1 %or_cond1_i_45, i20 %orig2_load_1_46, i20 %prev_orig_out_2_i_44

]]></node>
<StgValue><ssdm name="prev_orig_out_9_45"/></StgValue>
</operation>

<operation id="2723" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3216" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2988  %prev_score_out_2_i_45 = select i1 %or_cond_i_45, i8 %prev_score_out_5_45, i8 %prev_score_out_8_45

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_45"/></StgValue>
</operation>

<operation id="2724" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3217" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2989  %prev_orig_out_2_i_45 = select i1 %or_cond_i_45, i20 %prev_orig_out_9_45, i20 %orig2_load_1_45

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_45"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2725" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1308" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1080  %tmp_29_47 = select i1 %tmp_5, i8 -50, i8 %phitmp48

]]></node>
<StgValue><ssdm name="tmp_29_47"/></StgValue>
</operation>

<operation id="2726" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1088  %prev_score_out_0_op_i1_47 = add i8 -1, %score2_load_1_47

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_47"/></StgValue>
</operation>

<operation id="2727" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1317" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1089  %tmp_50_47 = icmp slt i8 %prev_score_out_6_47, %prev_score_out_0_op_i1_47

]]></node>
<StgValue><ssdm name="tmp_50_47"/></StgValue>
</operation>

<operation id="2728" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1318" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1090  %tmp_51_47 = icmp slt i8 %prev_score_out_6_47, %tmp_29_47

]]></node>
<StgValue><ssdm name="tmp_51_47"/></StgValue>
</operation>

<operation id="2729" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1320" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1092  %tmp_54_47 = icmp slt i8 %prev_score_out_0_op_i1_47, %prev_score_out_6_47

]]></node>
<StgValue><ssdm name="tmp_54_47"/></StgValue>
</operation>

<operation id="2730" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1321" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1093  %tmp_55_47 = icmp slt i8 %prev_score_out_0_op_i1_47, %tmp_29_47

]]></node>
<StgValue><ssdm name="tmp_55_47"/></StgValue>
</operation>

<operation id="2731" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2319" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2091  %score1_load_94 = load i8* %score1_addr_94, align 2

]]></node>
<StgValue><ssdm name="score1_load_94"/></StgValue>
</operation>

<operation id="2732" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2341" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2113  %score1_load_95 = load i8* %score1_addr_95, align 1

]]></node>
<StgValue><ssdm name="score1_load_95"/></StgValue>
</operation>

<operation id="2733" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2342" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2114  %orig1_load_95 = load i20* %orig1_addr_95, align 4

]]></node>
<StgValue><ssdm name="orig1_load_95"/></StgValue>
</operation>

<operation id="2734" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3203" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2975  store i20 %prev_orig_out_2_i_44, i20* %orig1_addr_45, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2735" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2995  %prev_score_out_0_op_i_46 = add i8 -1, %prev_score_out_2_i_45

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_46"/></StgValue>
</operation>

<operation id="2736" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3224" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2996  %tmp_59_46 = icmp slt i8 %prev_score_out_8_46, %prev_score_out_0_op_i_46

]]></node>
<StgValue><ssdm name="tmp_59_46"/></StgValue>
</operation>

<operation id="2737" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3225" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2997  %tmp_60_46 = icmp slt i8 %prev_score_out_8_46, %prev_score_out_0_op_i1_47

]]></node>
<StgValue><ssdm name="tmp_60_46"/></StgValue>
</operation>

<operation id="2738" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3227" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2999  %tmp_61_46 = icmp slt i8 %prev_score_out_0_op_i_46, %prev_score_out_8_46

]]></node>
<StgValue><ssdm name="tmp_61_46"/></StgValue>
</operation>

<operation id="2739" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3228" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3000  %tmp_62_46 = icmp slt i8 %prev_score_out_0_op_i_46, %prev_score_out_0_op_i1_47

]]></node>
<StgValue><ssdm name="tmp_62_46"/></StgValue>
</operation>

<operation id="2740" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3237" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3009  %diag_score_0_v_i_47_cast_cast = select i1 %tmp_58_47, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_47_cast_cast"/></StgValue>
</operation>

<operation id="2741" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3238" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3010  %prev_score_out_8_47 = add i8 %diag_score_0_v_i_47_cast_cast, %score2_load_1_47

]]></node>
<StgValue><ssdm name="prev_score_out_8_47"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="2742" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1309" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1081  %tmp_160 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_47

]]></node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2743" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1310" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1082  %up_orig_47 = select i1 %tmp_5, i20 0, i20 %orig1_load_48

]]></node>
<StgValue><ssdm name="up_orig_47"/></StgValue>
</operation>

<operation id="2744" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1091  %or_cond_i1_47 = or i1 %tmp_50_47, %tmp_51_47

]]></node>
<StgValue><ssdm name="or_cond_i1_47"/></StgValue>
</operation>

<operation id="2745" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1094  %or_cond1_i1_47 = or i1 %tmp_54_47, %tmp_55_47

]]></node>
<StgValue><ssdm name="or_cond1_i1_47"/></StgValue>
</operation>

<operation id="2746" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1323" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1095  %prev_score_out_1_47 = select i1 %or_cond1_i1_47, i8 %tmp_29_47, i8 %prev_score_out_0_op_i1_47

]]></node>
<StgValue><ssdm name="prev_score_out_1_47"/></StgValue>
</operation>

<operation id="2747" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1324" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1096  %prev_orig_out_7_47 = select i1 %or_cond1_i1_47, i20 %up_orig_47, i20 %orig2_load_1_47

]]></node>
<StgValue><ssdm name="prev_orig_out_7_47"/></StgValue>
</operation>

<operation id="2748" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1325" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1097  %score2_load_1_48 = select i1 %or_cond_i1_47, i8 %prev_score_out_1_47, i8 %prev_score_out_6_47

]]></node>
<StgValue><ssdm name="score2_load_1_48"/></StgValue>
</operation>

<operation id="2749" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1326" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1098  %orig2_load_1_48 = select i1 %or_cond_i1_47, i20 %prev_orig_out_7_47, i20 %tmp_160

]]></node>
<StgValue><ssdm name="orig2_load_1_48"/></StgValue>
</operation>

<operation id="2750" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2436">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1102  %phitmp49 = add i8 -1, %score1_load_49

]]></node>
<StgValue><ssdm name="phitmp49"/></StgValue>
</operation>

<operation id="2751" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1351" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1123  %p_score1_load_48 = select i1 %tmp_5, i8 -50, i8 %score1_load_49

]]></node>
<StgValue><ssdm name="p_score1_load_48"/></StgValue>
</operation>

<operation id="2752" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1358" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1130  %diag_score_0_v_i1_49_cast_cast = select i1 %tmp_49_49, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_49_cast_cast"/></StgValue>
</operation>

<operation id="2753" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1359" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1131  %prev_score_out_6_49 = add i8 %p_score1_load_48, %diag_score_0_v_i1_49_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_49"/></StgValue>
</operation>

<operation id="2754" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2341" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2113  %score1_load_95 = load i8* %score1_addr_95, align 1

]]></node>
<StgValue><ssdm name="score1_load_95"/></StgValue>
</operation>

<operation id="2755" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2363" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2135  %score1_load_96 = load i8* %score1_addr_96, align 16

]]></node>
<StgValue><ssdm name="score1_load_96"/></StgValue>
</operation>

<operation id="2756" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2364" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2136  %orig1_load_96 = load i20* %orig1_addr_96, align 16

]]></node>
<StgValue><ssdm name="orig1_load_96"/></StgValue>
</operation>

<operation id="2757" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3218" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2990  store i8 %prev_score_out_2_i_45, i8* %score1_addr_46, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2758" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3219" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:2991  store i20 %prev_orig_out_2_i_45, i20* %orig1_addr_46, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2759" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2998  %or_cond_i_46 = or i1 %tmp_59_46, %tmp_60_46

]]></node>
<StgValue><ssdm name="or_cond_i_46"/></StgValue>
</operation>

<operation id="2760" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3001  %or_cond1_i_46 = or i1 %tmp_61_46, %tmp_62_46

]]></node>
<StgValue><ssdm name="or_cond1_i_46"/></StgValue>
</operation>

<operation id="2761" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3230" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3002  %prev_score_out_5_46 = select i1 %or_cond1_i_46, i8 %prev_score_out_0_op_i1_47, i8 %prev_score_out_0_op_i_46

]]></node>
<StgValue><ssdm name="prev_score_out_5_46"/></StgValue>
</operation>

<operation id="2762" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3231" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3003  %prev_orig_out_9_46 = select i1 %or_cond1_i_46, i20 %orig2_load_1_47, i20 %prev_orig_out_2_i_45

]]></node>
<StgValue><ssdm name="prev_orig_out_9_46"/></StgValue>
</operation>

<operation id="2763" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3232" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3004  %prev_score_out_2_i_46 = select i1 %or_cond_i_46, i8 %prev_score_out_5_46, i8 %prev_score_out_8_46

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_46"/></StgValue>
</operation>

<operation id="2764" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3233" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3005  %prev_orig_out_2_i_46 = select i1 %or_cond_i_46, i20 %prev_orig_out_9_46, i20 %orig2_load_1_46

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_46"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="2765" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1331" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1103  %tmp_29_48 = select i1 %tmp_5, i8 -51, i8 %phitmp49

]]></node>
<StgValue><ssdm name="tmp_29_48"/></StgValue>
</operation>

<operation id="2766" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1338" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1110  %prev_score_out_0_op_i1_48 = add i8 -1, %score2_load_1_48

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_48"/></StgValue>
</operation>

<operation id="2767" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1339" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1111  %tmp_50_48 = icmp slt i8 %prev_score_out_6_48, %prev_score_out_0_op_i1_48

]]></node>
<StgValue><ssdm name="tmp_50_48"/></StgValue>
</operation>

<operation id="2768" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1340" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1112  %tmp_51_48 = icmp slt i8 %prev_score_out_6_48, %tmp_29_48

]]></node>
<StgValue><ssdm name="tmp_51_48"/></StgValue>
</operation>

<operation id="2769" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1342" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1114  %tmp_54_48 = icmp slt i8 %prev_score_out_0_op_i1_48, %prev_score_out_6_48

]]></node>
<StgValue><ssdm name="tmp_54_48"/></StgValue>
</operation>

<operation id="2770" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1343" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1115  %tmp_55_48 = icmp slt i8 %prev_score_out_0_op_i1_48, %tmp_29_48

]]></node>
<StgValue><ssdm name="tmp_55_48"/></StgValue>
</operation>

<operation id="2771" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2363" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2135  %score1_load_96 = load i8* %score1_addr_96, align 16

]]></node>
<StgValue><ssdm name="score1_load_96"/></StgValue>
</operation>

<operation id="2772" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2364" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2136  %orig1_load_96 = load i20* %orig1_addr_96, align 16

]]></node>
<StgValue><ssdm name="orig1_load_96"/></StgValue>
</operation>

<operation id="2773" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3235" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3007  store i20 %prev_orig_out_2_i_46, i20* %orig1_addr_47, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2774" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3239" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3011  %prev_score_out_0_op_i_47 = add i8 -1, %prev_score_out_2_i_46

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_47"/></StgValue>
</operation>

<operation id="2775" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3240" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3012  %tmp_59_47 = icmp slt i8 %prev_score_out_8_47, %prev_score_out_0_op_i_47

]]></node>
<StgValue><ssdm name="tmp_59_47"/></StgValue>
</operation>

<operation id="2776" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3241" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3013  %tmp_60_47 = icmp slt i8 %prev_score_out_8_47, %prev_score_out_0_op_i1_48

]]></node>
<StgValue><ssdm name="tmp_60_47"/></StgValue>
</operation>

<operation id="2777" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3243" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3015  %tmp_61_47 = icmp slt i8 %prev_score_out_0_op_i_47, %prev_score_out_8_47

]]></node>
<StgValue><ssdm name="tmp_61_47"/></StgValue>
</operation>

<operation id="2778" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3244" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3016  %tmp_62_47 = icmp slt i8 %prev_score_out_0_op_i_47, %prev_score_out_0_op_i1_48

]]></node>
<StgValue><ssdm name="tmp_62_47"/></StgValue>
</operation>

<operation id="2779" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3253" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3025  %diag_score_0_v_i_48_cast_cast = select i1 %tmp_58_48, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_48_cast_cast"/></StgValue>
</operation>

<operation id="2780" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3026  %prev_score_out_8_48 = add i8 %diag_score_0_v_i_48_cast_cast, %score2_load_1_48

]]></node>
<StgValue><ssdm name="prev_score_out_8_48"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="2781" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1332" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1104  %tmp_161 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_48

]]></node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="2782" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1333" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1105  %up_orig_48 = select i1 %tmp_5, i20 0, i20 %orig1_load_49

]]></node>
<StgValue><ssdm name="up_orig_48"/></StgValue>
</operation>

<operation id="2783" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1113  %or_cond_i1_48 = or i1 %tmp_50_48, %tmp_51_48

]]></node>
<StgValue><ssdm name="or_cond_i1_48"/></StgValue>
</operation>

<operation id="2784" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1116  %or_cond1_i1_48 = or i1 %tmp_54_48, %tmp_55_48

]]></node>
<StgValue><ssdm name="or_cond1_i1_48"/></StgValue>
</operation>

<operation id="2785" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1345" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1117  %prev_score_out_1_48 = select i1 %or_cond1_i1_48, i8 %tmp_29_48, i8 %prev_score_out_0_op_i1_48

]]></node>
<StgValue><ssdm name="prev_score_out_1_48"/></StgValue>
</operation>

<operation id="2786" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1346" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1118  %prev_orig_out_7_48 = select i1 %or_cond1_i1_48, i20 %up_orig_48, i20 %orig2_load_1_48

]]></node>
<StgValue><ssdm name="prev_orig_out_7_48"/></StgValue>
</operation>

<operation id="2787" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1347" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1119  %score2_load_1_49 = select i1 %or_cond_i1_48, i8 %prev_score_out_1_48, i8 %prev_score_out_6_48

]]></node>
<StgValue><ssdm name="score2_load_1_49"/></StgValue>
</operation>

<operation id="2788" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1348" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1120  %orig2_load_1_49 = select i1 %or_cond_i1_48, i20 %prev_orig_out_7_48, i20 %tmp_161

]]></node>
<StgValue><ssdm name="orig2_load_1_49"/></StgValue>
</operation>

<operation id="2789" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2437">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1352" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1124  %phitmp50 = add i8 -1, %score1_load_50

]]></node>
<StgValue><ssdm name="phitmp50"/></StgValue>
</operation>

<operation id="2790" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1373" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1145  %p_score1_load_49 = select i1 %tmp_5, i8 -51, i8 %score1_load_50

]]></node>
<StgValue><ssdm name="p_score1_load_49"/></StgValue>
</operation>

<operation id="2791" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1380" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1152  %diag_score_0_v_i1_50_cast_cast = select i1 %tmp_49_50, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_50_cast_cast"/></StgValue>
</operation>

<operation id="2792" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1381" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1153  %prev_score_out_6_50 = add i8 %p_score1_load_49, %diag_score_0_v_i1_50_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_50"/></StgValue>
</operation>

<operation id="2793" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3014  %or_cond_i_47 = or i1 %tmp_59_47, %tmp_60_47

]]></node>
<StgValue><ssdm name="or_cond_i_47"/></StgValue>
</operation>

<operation id="2794" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3017  %or_cond1_i_47 = or i1 %tmp_61_47, %tmp_62_47

]]></node>
<StgValue><ssdm name="or_cond1_i_47"/></StgValue>
</operation>

<operation id="2795" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3246" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3018  %prev_score_out_5_47 = select i1 %or_cond1_i_47, i8 %prev_score_out_0_op_i1_48, i8 %prev_score_out_0_op_i_47

]]></node>
<StgValue><ssdm name="prev_score_out_5_47"/></StgValue>
</operation>

<operation id="2796" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3247" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3019  %prev_orig_out_9_47 = select i1 %or_cond1_i_47, i20 %orig2_load_1_48, i20 %prev_orig_out_2_i_46

]]></node>
<StgValue><ssdm name="prev_orig_out_9_47"/></StgValue>
</operation>

<operation id="2797" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3248" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3020  %prev_score_out_2_i_47 = select i1 %or_cond_i_47, i8 %prev_score_out_5_47, i8 %prev_score_out_8_47

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_47"/></StgValue>
</operation>

<operation id="2798" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3249" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3021  %prev_orig_out_2_i_47 = select i1 %or_cond_i_47, i20 %prev_orig_out_9_47, i20 %orig2_load_1_47

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_47"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="2799" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1353" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1125  %tmp_29_49 = select i1 %tmp_5, i8 -52, i8 %phitmp50

]]></node>
<StgValue><ssdm name="tmp_29_49"/></StgValue>
</operation>

<operation id="2800" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1360" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1132  %prev_score_out_0_op_i1_49 = add i8 -1, %score2_load_1_49

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_49"/></StgValue>
</operation>

<operation id="2801" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1361" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1133  %tmp_50_49 = icmp slt i8 %prev_score_out_6_49, %prev_score_out_0_op_i1_49

]]></node>
<StgValue><ssdm name="tmp_50_49"/></StgValue>
</operation>

<operation id="2802" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1362" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1134  %tmp_51_49 = icmp slt i8 %prev_score_out_6_49, %tmp_29_49

]]></node>
<StgValue><ssdm name="tmp_51_49"/></StgValue>
</operation>

<operation id="2803" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1364" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1136  %tmp_54_49 = icmp slt i8 %prev_score_out_0_op_i1_49, %prev_score_out_6_49

]]></node>
<StgValue><ssdm name="tmp_54_49"/></StgValue>
</operation>

<operation id="2804" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1365" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1137  %tmp_55_49 = icmp slt i8 %prev_score_out_0_op_i1_49, %tmp_29_49

]]></node>
<StgValue><ssdm name="tmp_55_49"/></StgValue>
</operation>

<operation id="2805" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2386" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2158  %score1_load_97 = load i8* %score1_addr_97, align 1

]]></node>
<StgValue><ssdm name="score1_load_97"/></StgValue>
</operation>

<operation id="2806" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3251" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3023  store i20 %prev_orig_out_2_i_47, i20* %orig1_addr_48, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2807" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3255" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3027  %prev_score_out_0_op_i_48 = add i8 -1, %prev_score_out_2_i_47

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_48"/></StgValue>
</operation>

<operation id="2808" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3256" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3028  %tmp_59_48 = icmp slt i8 %prev_score_out_8_48, %prev_score_out_0_op_i_48

]]></node>
<StgValue><ssdm name="tmp_59_48"/></StgValue>
</operation>

<operation id="2809" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3257" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3029  %tmp_60_48 = icmp slt i8 %prev_score_out_8_48, %prev_score_out_0_op_i1_49

]]></node>
<StgValue><ssdm name="tmp_60_48"/></StgValue>
</operation>

<operation id="2810" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3259" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3031  %tmp_61_48 = icmp slt i8 %prev_score_out_0_op_i_48, %prev_score_out_8_48

]]></node>
<StgValue><ssdm name="tmp_61_48"/></StgValue>
</operation>

<operation id="2811" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3260" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3032  %tmp_62_48 = icmp slt i8 %prev_score_out_0_op_i_48, %prev_score_out_0_op_i1_49

]]></node>
<StgValue><ssdm name="tmp_62_48"/></StgValue>
</operation>

<operation id="2812" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3269" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3041  %diag_score_0_v_i_49_cast_cast = select i1 %tmp_58_49, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_49_cast_cast"/></StgValue>
</operation>

<operation id="2813" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3270" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3042  %prev_score_out_8_49 = add i8 %diag_score_0_v_i_49_cast_cast, %score2_load_1_49

]]></node>
<StgValue><ssdm name="prev_score_out_8_49"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="2814" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1354" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1126  %tmp_162 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_49

]]></node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="2815" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1355" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1127  %up_orig_49 = select i1 %tmp_5, i20 0, i20 %orig1_load_50

]]></node>
<StgValue><ssdm name="up_orig_49"/></StgValue>
</operation>

<operation id="2816" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1135  %or_cond_i1_49 = or i1 %tmp_50_49, %tmp_51_49

]]></node>
<StgValue><ssdm name="or_cond_i1_49"/></StgValue>
</operation>

<operation id="2817" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1138  %or_cond1_i1_49 = or i1 %tmp_54_49, %tmp_55_49

]]></node>
<StgValue><ssdm name="or_cond1_i1_49"/></StgValue>
</operation>

<operation id="2818" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1367" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1139  %prev_score_out_1_49 = select i1 %or_cond1_i1_49, i8 %tmp_29_49, i8 %prev_score_out_0_op_i1_49

]]></node>
<StgValue><ssdm name="prev_score_out_1_49"/></StgValue>
</operation>

<operation id="2819" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1368" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1140  %prev_orig_out_7_49 = select i1 %or_cond1_i1_49, i20 %up_orig_49, i20 %orig2_load_1_49

]]></node>
<StgValue><ssdm name="prev_orig_out_7_49"/></StgValue>
</operation>

<operation id="2820" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1369" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1141  %score2_load_1_50 = select i1 %or_cond_i1_49, i8 %prev_score_out_1_49, i8 %prev_score_out_6_49

]]></node>
<StgValue><ssdm name="score2_load_1_50"/></StgValue>
</operation>

<operation id="2821" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1370" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1142  %orig2_load_1_50 = select i1 %or_cond_i1_49, i20 %prev_orig_out_7_49, i20 %tmp_162

]]></node>
<StgValue><ssdm name="orig2_load_1_50"/></StgValue>
</operation>

<operation id="2822" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2438">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1374" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1146  %phitmp51 = add i8 -1, %score1_load_51

]]></node>
<StgValue><ssdm name="phitmp51"/></StgValue>
</operation>

<operation id="2823" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1376" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1148  %tmp_163 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_50

]]></node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="2824" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1395" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1167  %p_score1_load_50 = select i1 %tmp_5, i8 -52, i8 %score1_load_51

]]></node>
<StgValue><ssdm name="p_score1_load_50"/></StgValue>
</operation>

<operation id="2825" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1402" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1174  %diag_score_0_v_i1_51_cast_cast = select i1 %tmp_49_51, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_51_cast_cast"/></StgValue>
</operation>

<operation id="2826" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1403" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1175  %prev_score_out_6_51 = add i8 %p_score1_load_50, %diag_score_0_v_i1_51_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_51"/></StgValue>
</operation>

<operation id="2827" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2386" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2158  %score1_load_97 = load i8* %score1_addr_97, align 1

]]></node>
<StgValue><ssdm name="score1_load_97"/></StgValue>
</operation>

<operation id="2828" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2408" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2180  %score1_load_98 = load i8* %score1_addr_98, align 2

]]></node>
<StgValue><ssdm name="score1_load_98"/></StgValue>
</operation>

<operation id="2829" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3250" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3022  store i8 %prev_score_out_2_i_47, i8* %score1_addr_48, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2830" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3030  %or_cond_i_48 = or i1 %tmp_59_48, %tmp_60_48

]]></node>
<StgValue><ssdm name="or_cond_i_48"/></StgValue>
</operation>

<operation id="2831" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3033  %or_cond1_i_48 = or i1 %tmp_61_48, %tmp_62_48

]]></node>
<StgValue><ssdm name="or_cond1_i_48"/></StgValue>
</operation>

<operation id="2832" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3262" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3034  %prev_score_out_5_48 = select i1 %or_cond1_i_48, i8 %prev_score_out_0_op_i1_49, i8 %prev_score_out_0_op_i_48

]]></node>
<StgValue><ssdm name="prev_score_out_5_48"/></StgValue>
</operation>

<operation id="2833" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3263" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3035  %prev_orig_out_9_48 = select i1 %or_cond1_i_48, i20 %orig2_load_1_49, i20 %prev_orig_out_2_i_47

]]></node>
<StgValue><ssdm name="prev_orig_out_9_48"/></StgValue>
</operation>

<operation id="2834" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3264" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3036  %prev_score_out_2_i_48 = select i1 %or_cond_i_48, i8 %prev_score_out_5_48, i8 %prev_score_out_8_48

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_48"/></StgValue>
</operation>

<operation id="2835" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3265" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3037  %prev_orig_out_2_i_48 = select i1 %or_cond_i_48, i20 %prev_orig_out_9_48, i20 %orig2_load_1_48

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_48"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2836" st_id="106" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1375" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1147  %tmp_29_50 = select i1 %tmp_5, i8 -53, i8 %phitmp51

]]></node>
<StgValue><ssdm name="tmp_29_50"/></StgValue>
</operation>

<operation id="2837" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1382" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1154  %prev_score_out_0_op_i1_50 = add i8 -1, %score2_load_1_50

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_50"/></StgValue>
</operation>

<operation id="2838" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1383" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1155  %tmp_50_50 = icmp slt i8 %prev_score_out_6_50, %prev_score_out_0_op_i1_50

]]></node>
<StgValue><ssdm name="tmp_50_50"/></StgValue>
</operation>

<operation id="2839" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1384" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1156  %tmp_51_50 = icmp slt i8 %prev_score_out_6_50, %tmp_29_50

]]></node>
<StgValue><ssdm name="tmp_51_50"/></StgValue>
</operation>

<operation id="2840" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1386" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1158  %tmp_54_50 = icmp slt i8 %prev_score_out_0_op_i1_50, %prev_score_out_6_50

]]></node>
<StgValue><ssdm name="tmp_54_50"/></StgValue>
</operation>

<operation id="2841" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1387" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1159  %tmp_55_50 = icmp slt i8 %prev_score_out_0_op_i1_50, %tmp_29_50

]]></node>
<StgValue><ssdm name="tmp_55_50"/></StgValue>
</operation>

<operation id="2842" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2408" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2180  %score1_load_98 = load i8* %score1_addr_98, align 2

]]></node>
<StgValue><ssdm name="score1_load_98"/></StgValue>
</operation>

<operation id="2843" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3266" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3038  store i8 %prev_score_out_2_i_48, i8* %score1_addr_49, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2844" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3267" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3039  store i20 %prev_orig_out_2_i_48, i20* %orig1_addr_49, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2845" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3043  %prev_score_out_0_op_i_49 = add i8 -1, %prev_score_out_2_i_48

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_49"/></StgValue>
</operation>

<operation id="2846" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3272" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3044  %tmp_59_49 = icmp slt i8 %prev_score_out_8_49, %prev_score_out_0_op_i_49

]]></node>
<StgValue><ssdm name="tmp_59_49"/></StgValue>
</operation>

<operation id="2847" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3273" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3045  %tmp_60_49 = icmp slt i8 %prev_score_out_8_49, %prev_score_out_0_op_i1_50

]]></node>
<StgValue><ssdm name="tmp_60_49"/></StgValue>
</operation>

<operation id="2848" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3275" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3047  %tmp_61_49 = icmp slt i8 %prev_score_out_0_op_i_49, %prev_score_out_8_49

]]></node>
<StgValue><ssdm name="tmp_61_49"/></StgValue>
</operation>

<operation id="2849" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3276" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3048  %tmp_62_49 = icmp slt i8 %prev_score_out_0_op_i_49, %prev_score_out_0_op_i1_50

]]></node>
<StgValue><ssdm name="tmp_62_49"/></StgValue>
</operation>

<operation id="2850" st_id="106" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3285" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3057  %diag_score_0_v_i_50_cast_cast = select i1 %tmp_58_50, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_50_cast_cast"/></StgValue>
</operation>

<operation id="2851" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3286" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3058  %prev_score_out_8_50 = add i8 %diag_score_0_v_i_50_cast_cast, %score2_load_1_50

]]></node>
<StgValue><ssdm name="prev_score_out_8_50"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="2852" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1377" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1149  %up_orig_50 = select i1 %tmp_5, i20 0, i20 %orig1_load_51

]]></node>
<StgValue><ssdm name="up_orig_50"/></StgValue>
</operation>

<operation id="2853" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1157  %or_cond_i1_50 = or i1 %tmp_50_50, %tmp_51_50

]]></node>
<StgValue><ssdm name="or_cond_i1_50"/></StgValue>
</operation>

<operation id="2854" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1160  %or_cond1_i1_50 = or i1 %tmp_54_50, %tmp_55_50

]]></node>
<StgValue><ssdm name="or_cond1_i1_50"/></StgValue>
</operation>

<operation id="2855" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1389" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1161  %prev_score_out_1_50 = select i1 %or_cond1_i1_50, i8 %tmp_29_50, i8 %prev_score_out_0_op_i1_50

]]></node>
<StgValue><ssdm name="prev_score_out_1_50"/></StgValue>
</operation>

<operation id="2856" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1390" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1162  %prev_orig_out_7_50 = select i1 %or_cond1_i1_50, i20 %up_orig_50, i20 %orig2_load_1_50

]]></node>
<StgValue><ssdm name="prev_orig_out_7_50"/></StgValue>
</operation>

<operation id="2857" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1391" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1163  %score2_load_1_51 = select i1 %or_cond_i1_50, i8 %prev_score_out_1_50, i8 %prev_score_out_6_50

]]></node>
<StgValue><ssdm name="score2_load_1_51"/></StgValue>
</operation>

<operation id="2858" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1392" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1164  %orig2_load_1_51 = select i1 %or_cond_i1_50, i20 %prev_orig_out_7_50, i20 %tmp_163

]]></node>
<StgValue><ssdm name="orig2_load_1_51"/></StgValue>
</operation>

<operation id="2859" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2439">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1396" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1168  %phitmp52 = add i8 -1, %score1_load_52

]]></node>
<StgValue><ssdm name="phitmp52"/></StgValue>
</operation>

<operation id="2860" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1397" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1169  %tmp_29_51 = select i1 %tmp_5, i8 -54, i8 %phitmp52

]]></node>
<StgValue><ssdm name="tmp_29_51"/></StgValue>
</operation>

<operation id="2861" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1398" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1170  %tmp_164 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_51

]]></node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="2862" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1417" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1189  %p_score1_load_51 = select i1 %tmp_5, i8 -53, i8 %score1_load_52

]]></node>
<StgValue><ssdm name="p_score1_load_51"/></StgValue>
</operation>

<operation id="2863" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1424" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1196  %diag_score_0_v_i1_52_cast_cast = select i1 %tmp_49_52, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_52_cast_cast"/></StgValue>
</operation>

<operation id="2864" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1425" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1197  %prev_score_out_6_52 = add i8 %p_score1_load_51, %diag_score_0_v_i1_52_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_52"/></StgValue>
</operation>

<operation id="2865" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2487">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2430" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2202  %score1_load_99 = load i8* %score1_addr_99, align 1

]]></node>
<StgValue><ssdm name="score1_load_99"/></StgValue>
</operation>

<operation id="2866" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3234" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3006  store i8 %prev_score_out_2_i_46, i8* %score1_addr_47, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2867" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3046  %or_cond_i_49 = or i1 %tmp_59_49, %tmp_60_49

]]></node>
<StgValue><ssdm name="or_cond_i_49"/></StgValue>
</operation>

<operation id="2868" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3049  %or_cond1_i_49 = or i1 %tmp_61_49, %tmp_62_49

]]></node>
<StgValue><ssdm name="or_cond1_i_49"/></StgValue>
</operation>

<operation id="2869" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3278" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3050  %prev_score_out_5_49 = select i1 %or_cond1_i_49, i8 %prev_score_out_0_op_i1_50, i8 %prev_score_out_0_op_i_49

]]></node>
<StgValue><ssdm name="prev_score_out_5_49"/></StgValue>
</operation>

<operation id="2870" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3279" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3051  %prev_orig_out_9_49 = select i1 %or_cond1_i_49, i20 %orig2_load_1_50, i20 %prev_orig_out_2_i_48

]]></node>
<StgValue><ssdm name="prev_orig_out_9_49"/></StgValue>
</operation>

<operation id="2871" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3280" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3052  %prev_score_out_2_i_49 = select i1 %or_cond_i_49, i8 %prev_score_out_5_49, i8 %prev_score_out_8_49

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_49"/></StgValue>
</operation>

<operation id="2872" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3281" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3053  %prev_orig_out_2_i_49 = select i1 %or_cond_i_49, i20 %prev_orig_out_9_49, i20 %orig2_load_1_49

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_49"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="2873" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1404" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1176  %prev_score_out_0_op_i1_51 = add i8 -1, %score2_load_1_51

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_51"/></StgValue>
</operation>

<operation id="2874" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1405" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1177  %tmp_50_51 = icmp slt i8 %prev_score_out_6_51, %prev_score_out_0_op_i1_51

]]></node>
<StgValue><ssdm name="tmp_50_51"/></StgValue>
</operation>

<operation id="2875" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1406" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1178  %tmp_51_51 = icmp slt i8 %prev_score_out_6_51, %tmp_29_51

]]></node>
<StgValue><ssdm name="tmp_51_51"/></StgValue>
</operation>

<operation id="2876" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1408" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1180  %tmp_54_51 = icmp slt i8 %prev_score_out_0_op_i1_51, %prev_score_out_6_51

]]></node>
<StgValue><ssdm name="tmp_54_51"/></StgValue>
</operation>

<operation id="2877" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1409" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1181  %tmp_55_51 = icmp slt i8 %prev_score_out_0_op_i1_51, %tmp_29_51

]]></node>
<StgValue><ssdm name="tmp_55_51"/></StgValue>
</operation>

<operation id="2878" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2488">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2430" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2202  %score1_load_99 = load i8* %score1_addr_99, align 1

]]></node>
<StgValue><ssdm name="score1_load_99"/></StgValue>
</operation>

<operation id="2879" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3282" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3054  store i8 %prev_score_out_2_i_49, i8* %score1_addr_50, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2880" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3283" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3055  store i20 %prev_orig_out_2_i_49, i20* %orig1_addr_50, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2881" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3287" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3059  %prev_score_out_0_op_i_50 = add i8 -1, %prev_score_out_2_i_49

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_50"/></StgValue>
</operation>

<operation id="2882" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3288" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3060  %tmp_59_50 = icmp slt i8 %prev_score_out_8_50, %prev_score_out_0_op_i_50

]]></node>
<StgValue><ssdm name="tmp_59_50"/></StgValue>
</operation>

<operation id="2883" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3289" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3061  %tmp_60_50 = icmp slt i8 %prev_score_out_8_50, %prev_score_out_0_op_i1_51

]]></node>
<StgValue><ssdm name="tmp_60_50"/></StgValue>
</operation>

<operation id="2884" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3291" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3063  %tmp_61_50 = icmp slt i8 %prev_score_out_0_op_i_50, %prev_score_out_8_50

]]></node>
<StgValue><ssdm name="tmp_61_50"/></StgValue>
</operation>

<operation id="2885" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3292" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3064  %tmp_62_50 = icmp slt i8 %prev_score_out_0_op_i_50, %prev_score_out_0_op_i1_51

]]></node>
<StgValue><ssdm name="tmp_62_50"/></StgValue>
</operation>

<operation id="2886" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3301" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3073  %diag_score_0_v_i_51_cast_cast = select i1 %tmp_58_51, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_51_cast_cast"/></StgValue>
</operation>

<operation id="2887" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3302" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3074  %prev_score_out_8_51 = add i8 %diag_score_0_v_i_51_cast_cast, %score2_load_1_51

]]></node>
<StgValue><ssdm name="prev_score_out_8_51"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="2888" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1399" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1171  %up_orig_51 = select i1 %tmp_5, i20 0, i20 %orig1_load_52

]]></node>
<StgValue><ssdm name="up_orig_51"/></StgValue>
</operation>

<operation id="2889" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1179  %or_cond_i1_51 = or i1 %tmp_50_51, %tmp_51_51

]]></node>
<StgValue><ssdm name="or_cond_i1_51"/></StgValue>
</operation>

<operation id="2890" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1182  %or_cond1_i1_51 = or i1 %tmp_54_51, %tmp_55_51

]]></node>
<StgValue><ssdm name="or_cond1_i1_51"/></StgValue>
</operation>

<operation id="2891" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1411" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1183  %prev_score_out_1_51 = select i1 %or_cond1_i1_51, i8 %tmp_29_51, i8 %prev_score_out_0_op_i1_51

]]></node>
<StgValue><ssdm name="prev_score_out_1_51"/></StgValue>
</operation>

<operation id="2892" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1412" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1184  %prev_orig_out_7_51 = select i1 %or_cond1_i1_51, i20 %up_orig_51, i20 %orig2_load_1_51

]]></node>
<StgValue><ssdm name="prev_orig_out_7_51"/></StgValue>
</operation>

<operation id="2893" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1413" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1185  %score2_load_1_52 = select i1 %or_cond_i1_51, i8 %prev_score_out_1_51, i8 %prev_score_out_6_51

]]></node>
<StgValue><ssdm name="score2_load_1_52"/></StgValue>
</operation>

<operation id="2894" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1414" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1186  %orig2_load_1_52 = select i1 %or_cond_i1_51, i20 %prev_orig_out_7_51, i20 %tmp_164

]]></node>
<StgValue><ssdm name="orig2_load_1_52"/></StgValue>
</operation>

<operation id="2895" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2440">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1418" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1190  %phitmp53 = add i8 -1, %score1_load_53

]]></node>
<StgValue><ssdm name="phitmp53"/></StgValue>
</operation>

<operation id="2896" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1439" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1211  %p_score1_load_52 = select i1 %tmp_5, i8 -54, i8 %score1_load_53

]]></node>
<StgValue><ssdm name="p_score1_load_52"/></StgValue>
</operation>

<operation id="2897" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1446" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1218  %diag_score_0_v_i1_53_cast_cast = select i1 %tmp_49_53, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_53_cast_cast"/></StgValue>
</operation>

<operation id="2898" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1447" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1219  %prev_score_out_6_53 = add i8 %p_score1_load_52, %diag_score_0_v_i1_53_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_53"/></StgValue>
</operation>

<operation id="2899" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3062  %or_cond_i_50 = or i1 %tmp_59_50, %tmp_60_50

]]></node>
<StgValue><ssdm name="or_cond_i_50"/></StgValue>
</operation>

<operation id="2900" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3065  %or_cond1_i_50 = or i1 %tmp_61_50, %tmp_62_50

]]></node>
<StgValue><ssdm name="or_cond1_i_50"/></StgValue>
</operation>

<operation id="2901" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3294" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3066  %prev_score_out_5_50 = select i1 %or_cond1_i_50, i8 %prev_score_out_0_op_i1_51, i8 %prev_score_out_0_op_i_50

]]></node>
<StgValue><ssdm name="prev_score_out_5_50"/></StgValue>
</operation>

<operation id="2902" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3295" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3067  %prev_orig_out_9_50 = select i1 %or_cond1_i_50, i20 %orig2_load_1_51, i20 %prev_orig_out_2_i_49

]]></node>
<StgValue><ssdm name="prev_orig_out_9_50"/></StgValue>
</operation>

<operation id="2903" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3296" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3068  %prev_score_out_2_i_50 = select i1 %or_cond_i_50, i8 %prev_score_out_5_50, i8 %prev_score_out_8_50

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_50"/></StgValue>
</operation>

<operation id="2904" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3297" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3069  %prev_orig_out_2_i_50 = select i1 %or_cond_i_50, i20 %prev_orig_out_9_50, i20 %orig2_load_1_50

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_50"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2905" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1419" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1191  %tmp_29_52 = select i1 %tmp_5, i8 -55, i8 %phitmp53

]]></node>
<StgValue><ssdm name="tmp_29_52"/></StgValue>
</operation>

<operation id="2906" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1426" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1198  %prev_score_out_0_op_i1_52 = add i8 -1, %score2_load_1_52

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_52"/></StgValue>
</operation>

<operation id="2907" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1427" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1199  %tmp_50_52 = icmp slt i8 %prev_score_out_6_52, %prev_score_out_0_op_i1_52

]]></node>
<StgValue><ssdm name="tmp_50_52"/></StgValue>
</operation>

<operation id="2908" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1428" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1200  %tmp_51_52 = icmp slt i8 %prev_score_out_6_52, %tmp_29_52

]]></node>
<StgValue><ssdm name="tmp_51_52"/></StgValue>
</operation>

<operation id="2909" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1430" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1202  %tmp_54_52 = icmp slt i8 %prev_score_out_0_op_i1_52, %prev_score_out_6_52

]]></node>
<StgValue><ssdm name="tmp_54_52"/></StgValue>
</operation>

<operation id="2910" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1431" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1203  %tmp_55_52 = icmp slt i8 %prev_score_out_0_op_i1_52, %tmp_29_52

]]></node>
<StgValue><ssdm name="tmp_55_52"/></StgValue>
</operation>

<operation id="2911" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3298" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3070  store i8 %prev_score_out_2_i_50, i8* %score1_addr_51, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2912" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3299" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3071  store i20 %prev_orig_out_2_i_50, i20* %orig1_addr_51, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2913" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3075  %prev_score_out_0_op_i_51 = add i8 -1, %prev_score_out_2_i_50

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_51"/></StgValue>
</operation>

<operation id="2914" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3304" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3076  %tmp_59_51 = icmp slt i8 %prev_score_out_8_51, %prev_score_out_0_op_i_51

]]></node>
<StgValue><ssdm name="tmp_59_51"/></StgValue>
</operation>

<operation id="2915" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3305" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3077  %tmp_60_51 = icmp slt i8 %prev_score_out_8_51, %prev_score_out_0_op_i1_52

]]></node>
<StgValue><ssdm name="tmp_60_51"/></StgValue>
</operation>

<operation id="2916" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3307" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3079  %tmp_61_51 = icmp slt i8 %prev_score_out_0_op_i_51, %prev_score_out_8_51

]]></node>
<StgValue><ssdm name="tmp_61_51"/></StgValue>
</operation>

<operation id="2917" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3308" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3080  %tmp_62_51 = icmp slt i8 %prev_score_out_0_op_i_51, %prev_score_out_0_op_i1_52

]]></node>
<StgValue><ssdm name="tmp_62_51"/></StgValue>
</operation>

<operation id="2918" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3317" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3089  %diag_score_0_v_i_52_cast_cast = select i1 %tmp_58_52, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_52_cast_cast"/></StgValue>
</operation>

<operation id="2919" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3318" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3090  %prev_score_out_8_52 = add i8 %diag_score_0_v_i_52_cast_cast, %score2_load_1_52

]]></node>
<StgValue><ssdm name="prev_score_out_8_52"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="2920" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1420" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1192  %tmp_165 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_52

]]></node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="2921" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1421" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1193  %up_orig_52 = select i1 %tmp_5, i20 0, i20 %orig1_load_53

]]></node>
<StgValue><ssdm name="up_orig_52"/></StgValue>
</operation>

<operation id="2922" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1201  %or_cond_i1_52 = or i1 %tmp_50_52, %tmp_51_52

]]></node>
<StgValue><ssdm name="or_cond_i1_52"/></StgValue>
</operation>

<operation id="2923" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1204  %or_cond1_i1_52 = or i1 %tmp_54_52, %tmp_55_52

]]></node>
<StgValue><ssdm name="or_cond1_i1_52"/></StgValue>
</operation>

<operation id="2924" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1433" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1205  %prev_score_out_1_52 = select i1 %or_cond1_i1_52, i8 %tmp_29_52, i8 %prev_score_out_0_op_i1_52

]]></node>
<StgValue><ssdm name="prev_score_out_1_52"/></StgValue>
</operation>

<operation id="2925" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1434" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1206  %prev_orig_out_7_52 = select i1 %or_cond1_i1_52, i20 %up_orig_52, i20 %orig2_load_1_52

]]></node>
<StgValue><ssdm name="prev_orig_out_7_52"/></StgValue>
</operation>

<operation id="2926" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1435" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1207  %score2_load_1_53 = select i1 %or_cond_i1_52, i8 %prev_score_out_1_52, i8 %prev_score_out_6_52

]]></node>
<StgValue><ssdm name="score2_load_1_53"/></StgValue>
</operation>

<operation id="2927" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1436" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1208  %orig2_load_1_53 = select i1 %or_cond_i1_52, i20 %prev_orig_out_7_52, i20 %tmp_165

]]></node>
<StgValue><ssdm name="orig2_load_1_53"/></StgValue>
</operation>

<operation id="2928" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2441">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1440" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1212  %phitmp54 = add i8 -1, %score1_load_54

]]></node>
<StgValue><ssdm name="phitmp54"/></StgValue>
</operation>

<operation id="2929" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1441" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1213  %tmp_29_53 = select i1 %tmp_5, i8 -56, i8 %phitmp54

]]></node>
<StgValue><ssdm name="tmp_29_53"/></StgValue>
</operation>

<operation id="2930" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1461" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1233  %p_score1_load_53 = select i1 %tmp_5, i8 -55, i8 %score1_load_54

]]></node>
<StgValue><ssdm name="p_score1_load_53"/></StgValue>
</operation>

<operation id="2931" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1468" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1240  %diag_score_0_v_i1_54_cast_cast = select i1 %tmp_49_54, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_54_cast_cast"/></StgValue>
</operation>

<operation id="2932" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1469" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1241  %prev_score_out_6_54 = add i8 %p_score1_load_53, %diag_score_0_v_i1_54_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_54"/></StgValue>
</operation>

<operation id="2933" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3078  %or_cond_i_51 = or i1 %tmp_59_51, %tmp_60_51

]]></node>
<StgValue><ssdm name="or_cond_i_51"/></StgValue>
</operation>

<operation id="2934" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3081  %or_cond1_i_51 = or i1 %tmp_61_51, %tmp_62_51

]]></node>
<StgValue><ssdm name="or_cond1_i_51"/></StgValue>
</operation>

<operation id="2935" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3310" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3082  %prev_score_out_5_51 = select i1 %or_cond1_i_51, i8 %prev_score_out_0_op_i1_52, i8 %prev_score_out_0_op_i_51

]]></node>
<StgValue><ssdm name="prev_score_out_5_51"/></StgValue>
</operation>

<operation id="2936" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3311" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3083  %prev_orig_out_9_51 = select i1 %or_cond1_i_51, i20 %orig2_load_1_52, i20 %prev_orig_out_2_i_50

]]></node>
<StgValue><ssdm name="prev_orig_out_9_51"/></StgValue>
</operation>

<operation id="2937" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3312" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3084  %prev_score_out_2_i_51 = select i1 %or_cond_i_51, i8 %prev_score_out_5_51, i8 %prev_score_out_8_51

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_51"/></StgValue>
</operation>

<operation id="2938" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3313" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3085  %prev_orig_out_2_i_51 = select i1 %or_cond_i_51, i20 %prev_orig_out_9_51, i20 %orig2_load_1_51

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_51"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="2939" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1448" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1220  %prev_score_out_0_op_i1_53 = add i8 -1, %score2_load_1_53

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_53"/></StgValue>
</operation>

<operation id="2940" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1449" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1221  %tmp_50_53 = icmp slt i8 %prev_score_out_6_53, %prev_score_out_0_op_i1_53

]]></node>
<StgValue><ssdm name="tmp_50_53"/></StgValue>
</operation>

<operation id="2941" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1450" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1222  %tmp_51_53 = icmp slt i8 %prev_score_out_6_53, %tmp_29_53

]]></node>
<StgValue><ssdm name="tmp_51_53"/></StgValue>
</operation>

<operation id="2942" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1452" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1224  %tmp_54_53 = icmp slt i8 %prev_score_out_0_op_i1_53, %prev_score_out_6_53

]]></node>
<StgValue><ssdm name="tmp_54_53"/></StgValue>
</operation>

<operation id="2943" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1453" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1225  %tmp_55_53 = icmp slt i8 %prev_score_out_0_op_i1_53, %tmp_29_53

]]></node>
<StgValue><ssdm name="tmp_55_53"/></StgValue>
</operation>

<operation id="2944" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3314" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3086  store i8 %prev_score_out_2_i_51, i8* %score1_addr_52, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2945" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3315" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3087  store i20 %prev_orig_out_2_i_51, i20* %orig1_addr_52, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2946" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3319" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3091  %prev_score_out_0_op_i_52 = add i8 -1, %prev_score_out_2_i_51

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_52"/></StgValue>
</operation>

<operation id="2947" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3320" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3092  %tmp_59_52 = icmp slt i8 %prev_score_out_8_52, %prev_score_out_0_op_i_52

]]></node>
<StgValue><ssdm name="tmp_59_52"/></StgValue>
</operation>

<operation id="2948" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3321" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3093  %tmp_60_52 = icmp slt i8 %prev_score_out_8_52, %prev_score_out_0_op_i1_53

]]></node>
<StgValue><ssdm name="tmp_60_52"/></StgValue>
</operation>

<operation id="2949" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3323" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3095  %tmp_61_52 = icmp slt i8 %prev_score_out_0_op_i_52, %prev_score_out_8_52

]]></node>
<StgValue><ssdm name="tmp_61_52"/></StgValue>
</operation>

<operation id="2950" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3324" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3096  %tmp_62_52 = icmp slt i8 %prev_score_out_0_op_i_52, %prev_score_out_0_op_i1_53

]]></node>
<StgValue><ssdm name="tmp_62_52"/></StgValue>
</operation>

<operation id="2951" st_id="112" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3333" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3105  %diag_score_0_v_i_53_cast_cast = select i1 %tmp_58_53, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_53_cast_cast"/></StgValue>
</operation>

<operation id="2952" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3334" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3106  %prev_score_out_8_53 = add i8 %diag_score_0_v_i_53_cast_cast, %score2_load_1_53

]]></node>
<StgValue><ssdm name="prev_score_out_8_53"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="2953" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1442" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1214  %tmp_166 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_53

]]></node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="2954" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1443" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1215  %up_orig_53 = select i1 %tmp_5, i20 0, i20 %orig1_load_54

]]></node>
<StgValue><ssdm name="up_orig_53"/></StgValue>
</operation>

<operation id="2955" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1223  %or_cond_i1_53 = or i1 %tmp_50_53, %tmp_51_53

]]></node>
<StgValue><ssdm name="or_cond_i1_53"/></StgValue>
</operation>

<operation id="2956" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1226  %or_cond1_i1_53 = or i1 %tmp_54_53, %tmp_55_53

]]></node>
<StgValue><ssdm name="or_cond1_i1_53"/></StgValue>
</operation>

<operation id="2957" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1455" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1227  %prev_score_out_1_53 = select i1 %or_cond1_i1_53, i8 %tmp_29_53, i8 %prev_score_out_0_op_i1_53

]]></node>
<StgValue><ssdm name="prev_score_out_1_53"/></StgValue>
</operation>

<operation id="2958" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1456" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1228  %prev_orig_out_7_53 = select i1 %or_cond1_i1_53, i20 %up_orig_53, i20 %orig2_load_1_53

]]></node>
<StgValue><ssdm name="prev_orig_out_7_53"/></StgValue>
</operation>

<operation id="2959" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1457" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1229  %score2_load_1_54 = select i1 %or_cond_i1_53, i8 %prev_score_out_1_53, i8 %prev_score_out_6_53

]]></node>
<StgValue><ssdm name="score2_load_1_54"/></StgValue>
</operation>

<operation id="2960" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1458" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1230  %orig2_load_1_54 = select i1 %or_cond_i1_53, i20 %prev_orig_out_7_53, i20 %tmp_166

]]></node>
<StgValue><ssdm name="orig2_load_1_54"/></StgValue>
</operation>

<operation id="2961" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2442">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1462" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1234  %phitmp55 = add i8 -1, %score1_load_55

]]></node>
<StgValue><ssdm name="phitmp55"/></StgValue>
</operation>

<operation id="2962" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1464" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1236  %tmp_167 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_54

]]></node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="2963" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1483" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1255  %p_score1_load_54 = select i1 %tmp_5, i8 -56, i8 %score1_load_55

]]></node>
<StgValue><ssdm name="p_score1_load_54"/></StgValue>
</operation>

<operation id="2964" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1490" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1262  %diag_score_0_v_i1_55_cast_cast = select i1 %tmp_49_55, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_55_cast_cast"/></StgValue>
</operation>

<operation id="2965" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1491" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1263  %prev_score_out_6_55 = add i8 %p_score1_load_54, %diag_score_0_v_i1_55_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_55"/></StgValue>
</operation>

<operation id="2966" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3094  %or_cond_i_52 = or i1 %tmp_59_52, %tmp_60_52

]]></node>
<StgValue><ssdm name="or_cond_i_52"/></StgValue>
</operation>

<operation id="2967" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3097  %or_cond1_i_52 = or i1 %tmp_61_52, %tmp_62_52

]]></node>
<StgValue><ssdm name="or_cond1_i_52"/></StgValue>
</operation>

<operation id="2968" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3326" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3098  %prev_score_out_5_52 = select i1 %or_cond1_i_52, i8 %prev_score_out_0_op_i1_53, i8 %prev_score_out_0_op_i_52

]]></node>
<StgValue><ssdm name="prev_score_out_5_52"/></StgValue>
</operation>

<operation id="2969" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3327" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3099  %prev_orig_out_9_52 = select i1 %or_cond1_i_52, i20 %orig2_load_1_53, i20 %prev_orig_out_2_i_51

]]></node>
<StgValue><ssdm name="prev_orig_out_9_52"/></StgValue>
</operation>

<operation id="2970" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3328" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3100  %prev_score_out_2_i_52 = select i1 %or_cond_i_52, i8 %prev_score_out_5_52, i8 %prev_score_out_8_52

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_52"/></StgValue>
</operation>

<operation id="2971" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3329" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3101  %prev_orig_out_2_i_52 = select i1 %or_cond_i_52, i20 %prev_orig_out_9_52, i20 %orig2_load_1_52

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_52"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="2972" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1463" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1235  %tmp_29_54 = select i1 %tmp_5, i8 -57, i8 %phitmp55

]]></node>
<StgValue><ssdm name="tmp_29_54"/></StgValue>
</operation>

<operation id="2973" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1470" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1242  %prev_score_out_0_op_i1_54 = add i8 -1, %score2_load_1_54

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_54"/></StgValue>
</operation>

<operation id="2974" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1471" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1243  %tmp_50_54 = icmp slt i8 %prev_score_out_6_54, %prev_score_out_0_op_i1_54

]]></node>
<StgValue><ssdm name="tmp_50_54"/></StgValue>
</operation>

<operation id="2975" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1472" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1244  %tmp_51_54 = icmp slt i8 %prev_score_out_6_54, %tmp_29_54

]]></node>
<StgValue><ssdm name="tmp_51_54"/></StgValue>
</operation>

<operation id="2976" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1474" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1246  %tmp_54_54 = icmp slt i8 %prev_score_out_0_op_i1_54, %prev_score_out_6_54

]]></node>
<StgValue><ssdm name="tmp_54_54"/></StgValue>
</operation>

<operation id="2977" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1475" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1247  %tmp_55_54 = icmp slt i8 %prev_score_out_0_op_i1_54, %tmp_29_54

]]></node>
<StgValue><ssdm name="tmp_55_54"/></StgValue>
</operation>

<operation id="2978" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3330" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3102  store i8 %prev_score_out_2_i_52, i8* %score1_addr_53, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2979" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3331" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3103  store i20 %prev_orig_out_2_i_52, i20* %orig1_addr_53, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2980" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3335" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3107  %prev_score_out_0_op_i_53 = add i8 -1, %prev_score_out_2_i_52

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_53"/></StgValue>
</operation>

<operation id="2981" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3336" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3108  %tmp_59_53 = icmp slt i8 %prev_score_out_8_53, %prev_score_out_0_op_i_53

]]></node>
<StgValue><ssdm name="tmp_59_53"/></StgValue>
</operation>

<operation id="2982" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3337" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3109  %tmp_60_53 = icmp slt i8 %prev_score_out_8_53, %prev_score_out_0_op_i1_54

]]></node>
<StgValue><ssdm name="tmp_60_53"/></StgValue>
</operation>

<operation id="2983" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3339" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3111  %tmp_61_53 = icmp slt i8 %prev_score_out_0_op_i_53, %prev_score_out_8_53

]]></node>
<StgValue><ssdm name="tmp_61_53"/></StgValue>
</operation>

<operation id="2984" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3340" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3112  %tmp_62_53 = icmp slt i8 %prev_score_out_0_op_i_53, %prev_score_out_0_op_i1_54

]]></node>
<StgValue><ssdm name="tmp_62_53"/></StgValue>
</operation>

<operation id="2985" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3349" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3121  %diag_score_0_v_i_54_cast_cast = select i1 %tmp_58_54, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_54_cast_cast"/></StgValue>
</operation>

<operation id="2986" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3350" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3122  %prev_score_out_8_54 = add i8 %diag_score_0_v_i_54_cast_cast, %score2_load_1_54

]]></node>
<StgValue><ssdm name="prev_score_out_8_54"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="2987" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1465" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1237  %up_orig_54 = select i1 %tmp_5, i20 0, i20 %orig1_load_55

]]></node>
<StgValue><ssdm name="up_orig_54"/></StgValue>
</operation>

<operation id="2988" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1245  %or_cond_i1_54 = or i1 %tmp_50_54, %tmp_51_54

]]></node>
<StgValue><ssdm name="or_cond_i1_54"/></StgValue>
</operation>

<operation id="2989" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1248  %or_cond1_i1_54 = or i1 %tmp_54_54, %tmp_55_54

]]></node>
<StgValue><ssdm name="or_cond1_i1_54"/></StgValue>
</operation>

<operation id="2990" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1477" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1249  %prev_score_out_1_54 = select i1 %or_cond1_i1_54, i8 %tmp_29_54, i8 %prev_score_out_0_op_i1_54

]]></node>
<StgValue><ssdm name="prev_score_out_1_54"/></StgValue>
</operation>

<operation id="2991" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1478" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1250  %prev_orig_out_7_54 = select i1 %or_cond1_i1_54, i20 %up_orig_54, i20 %orig2_load_1_54

]]></node>
<StgValue><ssdm name="prev_orig_out_7_54"/></StgValue>
</operation>

<operation id="2992" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1479" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1251  %score2_load_1_55 = select i1 %or_cond_i1_54, i8 %prev_score_out_1_54, i8 %prev_score_out_6_54

]]></node>
<StgValue><ssdm name="score2_load_1_55"/></StgValue>
</operation>

<operation id="2993" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1480" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1252  %orig2_load_1_55 = select i1 %or_cond_i1_54, i20 %prev_orig_out_7_54, i20 %tmp_167

]]></node>
<StgValue><ssdm name="orig2_load_1_55"/></StgValue>
</operation>

<operation id="2994" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2443">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1484" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1256  %phitmp56 = add i8 -1, %score1_load_56

]]></node>
<StgValue><ssdm name="phitmp56"/></StgValue>
</operation>

<operation id="2995" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1485" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1257  %tmp_29_55 = select i1 %tmp_5, i8 -58, i8 %phitmp56

]]></node>
<StgValue><ssdm name="tmp_29_55"/></StgValue>
</operation>

<operation id="2996" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1486" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1258  %tmp_168 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_55

]]></node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="2997" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1505" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1277  %p_score1_load_55 = select i1 %tmp_5, i8 -57, i8 %score1_load_56

]]></node>
<StgValue><ssdm name="p_score1_load_55"/></StgValue>
</operation>

<operation id="2998" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1512" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1284  %diag_score_0_v_i1_56_cast_cast = select i1 %tmp_49_56, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_56_cast_cast"/></StgValue>
</operation>

<operation id="2999" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1513" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1285  %prev_score_out_6_56 = add i8 %p_score1_load_55, %diag_score_0_v_i1_56_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_56"/></StgValue>
</operation>

<operation id="3000" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3110  %or_cond_i_53 = or i1 %tmp_59_53, %tmp_60_53

]]></node>
<StgValue><ssdm name="or_cond_i_53"/></StgValue>
</operation>

<operation id="3001" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3113  %or_cond1_i_53 = or i1 %tmp_61_53, %tmp_62_53

]]></node>
<StgValue><ssdm name="or_cond1_i_53"/></StgValue>
</operation>

<operation id="3002" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3342" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3114  %prev_score_out_5_53 = select i1 %or_cond1_i_53, i8 %prev_score_out_0_op_i1_54, i8 %prev_score_out_0_op_i_53

]]></node>
<StgValue><ssdm name="prev_score_out_5_53"/></StgValue>
</operation>

<operation id="3003" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3343" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3115  %prev_orig_out_9_53 = select i1 %or_cond1_i_53, i20 %orig2_load_1_54, i20 %prev_orig_out_2_i_52

]]></node>
<StgValue><ssdm name="prev_orig_out_9_53"/></StgValue>
</operation>

<operation id="3004" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3344" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3116  %prev_score_out_2_i_53 = select i1 %or_cond_i_53, i8 %prev_score_out_5_53, i8 %prev_score_out_8_53

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_53"/></StgValue>
</operation>

<operation id="3005" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3345" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3117  %prev_orig_out_2_i_53 = select i1 %or_cond_i_53, i20 %prev_orig_out_9_53, i20 %orig2_load_1_53

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_53"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="3006" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1492" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1264  %prev_score_out_0_op_i1_55 = add i8 -1, %score2_load_1_55

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_55"/></StgValue>
</operation>

<operation id="3007" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1493" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1265  %tmp_50_55 = icmp slt i8 %prev_score_out_6_55, %prev_score_out_0_op_i1_55

]]></node>
<StgValue><ssdm name="tmp_50_55"/></StgValue>
</operation>

<operation id="3008" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1494" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1266  %tmp_51_55 = icmp slt i8 %prev_score_out_6_55, %tmp_29_55

]]></node>
<StgValue><ssdm name="tmp_51_55"/></StgValue>
</operation>

<operation id="3009" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1496" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1268  %tmp_54_55 = icmp slt i8 %prev_score_out_0_op_i1_55, %prev_score_out_6_55

]]></node>
<StgValue><ssdm name="tmp_54_55"/></StgValue>
</operation>

<operation id="3010" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1497" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1269  %tmp_55_55 = icmp slt i8 %prev_score_out_0_op_i1_55, %tmp_29_55

]]></node>
<StgValue><ssdm name="tmp_55_55"/></StgValue>
</operation>

<operation id="3011" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3346" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3118  store i8 %prev_score_out_2_i_53, i8* %score1_addr_54, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3012" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3347" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3119  store i20 %prev_orig_out_2_i_53, i20* %orig1_addr_54, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3013" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3351" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3123  %prev_score_out_0_op_i_54 = add i8 -1, %prev_score_out_2_i_53

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_54"/></StgValue>
</operation>

<operation id="3014" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3352" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3124  %tmp_59_54 = icmp slt i8 %prev_score_out_8_54, %prev_score_out_0_op_i_54

]]></node>
<StgValue><ssdm name="tmp_59_54"/></StgValue>
</operation>

<operation id="3015" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3353" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3125  %tmp_60_54 = icmp slt i8 %prev_score_out_8_54, %prev_score_out_0_op_i1_55

]]></node>
<StgValue><ssdm name="tmp_60_54"/></StgValue>
</operation>

<operation id="3016" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3355" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3127  %tmp_61_54 = icmp slt i8 %prev_score_out_0_op_i_54, %prev_score_out_8_54

]]></node>
<StgValue><ssdm name="tmp_61_54"/></StgValue>
</operation>

<operation id="3017" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3356" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3128  %tmp_62_54 = icmp slt i8 %prev_score_out_0_op_i_54, %prev_score_out_0_op_i1_55

]]></node>
<StgValue><ssdm name="tmp_62_54"/></StgValue>
</operation>

<operation id="3018" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3365" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3137  %diag_score_0_v_i_55_cast_cast = select i1 %tmp_58_55, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_55_cast_cast"/></StgValue>
</operation>

<operation id="3019" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3366" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3138  %prev_score_out_8_55 = add i8 %diag_score_0_v_i_55_cast_cast, %score2_load_1_55

]]></node>
<StgValue><ssdm name="prev_score_out_8_55"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="3020" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1487" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1259  %up_orig_55 = select i1 %tmp_5, i20 0, i20 %orig1_load_56

]]></node>
<StgValue><ssdm name="up_orig_55"/></StgValue>
</operation>

<operation id="3021" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1267  %or_cond_i1_55 = or i1 %tmp_50_55, %tmp_51_55

]]></node>
<StgValue><ssdm name="or_cond_i1_55"/></StgValue>
</operation>

<operation id="3022" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1270  %or_cond1_i1_55 = or i1 %tmp_54_55, %tmp_55_55

]]></node>
<StgValue><ssdm name="or_cond1_i1_55"/></StgValue>
</operation>

<operation id="3023" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1499" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1271  %prev_score_out_1_55 = select i1 %or_cond1_i1_55, i8 %tmp_29_55, i8 %prev_score_out_0_op_i1_55

]]></node>
<StgValue><ssdm name="prev_score_out_1_55"/></StgValue>
</operation>

<operation id="3024" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1500" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1272  %prev_orig_out_7_55 = select i1 %or_cond1_i1_55, i20 %up_orig_55, i20 %orig2_load_1_55

]]></node>
<StgValue><ssdm name="prev_orig_out_7_55"/></StgValue>
</operation>

<operation id="3025" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1501" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1273  %score2_load_1_56 = select i1 %or_cond_i1_55, i8 %prev_score_out_1_55, i8 %prev_score_out_6_55

]]></node>
<StgValue><ssdm name="score2_load_1_56"/></StgValue>
</operation>

<operation id="3026" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1502" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1274  %orig2_load_1_56 = select i1 %or_cond_i1_55, i20 %prev_orig_out_7_55, i20 %tmp_168

]]></node>
<StgValue><ssdm name="orig2_load_1_56"/></StgValue>
</operation>

<operation id="3027" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2444">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1506" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1278  %phitmp57 = add i8 -1, %score1_load_57

]]></node>
<StgValue><ssdm name="phitmp57"/></StgValue>
</operation>

<operation id="3028" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1508" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1280  %tmp_169 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_56

]]></node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="3029" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1527" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1299  %p_score1_load_56 = select i1 %tmp_5, i8 -58, i8 %score1_load_57

]]></node>
<StgValue><ssdm name="p_score1_load_56"/></StgValue>
</operation>

<operation id="3030" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1534" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1306  %diag_score_0_v_i1_57_cast_cast = select i1 %tmp_49_57, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_57_cast_cast"/></StgValue>
</operation>

<operation id="3031" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1535" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1307  %prev_score_out_6_57 = add i8 %p_score1_load_56, %diag_score_0_v_i1_57_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_57"/></StgValue>
</operation>

<operation id="3032" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3126  %or_cond_i_54 = or i1 %tmp_59_54, %tmp_60_54

]]></node>
<StgValue><ssdm name="or_cond_i_54"/></StgValue>
</operation>

<operation id="3033" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3129  %or_cond1_i_54 = or i1 %tmp_61_54, %tmp_62_54

]]></node>
<StgValue><ssdm name="or_cond1_i_54"/></StgValue>
</operation>

<operation id="3034" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3358" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3130  %prev_score_out_5_54 = select i1 %or_cond1_i_54, i8 %prev_score_out_0_op_i1_55, i8 %prev_score_out_0_op_i_54

]]></node>
<StgValue><ssdm name="prev_score_out_5_54"/></StgValue>
</operation>

<operation id="3035" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3359" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3131  %prev_orig_out_9_54 = select i1 %or_cond1_i_54, i20 %orig2_load_1_55, i20 %prev_orig_out_2_i_53

]]></node>
<StgValue><ssdm name="prev_orig_out_9_54"/></StgValue>
</operation>

<operation id="3036" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3360" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3132  %prev_score_out_2_i_54 = select i1 %or_cond_i_54, i8 %prev_score_out_5_54, i8 %prev_score_out_8_54

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_54"/></StgValue>
</operation>

<operation id="3037" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3361" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3133  %prev_orig_out_2_i_54 = select i1 %or_cond_i_54, i20 %prev_orig_out_9_54, i20 %orig2_load_1_54

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_54"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="3038" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1507" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1279  %tmp_29_56 = select i1 %tmp_5, i8 -59, i8 %phitmp57

]]></node>
<StgValue><ssdm name="tmp_29_56"/></StgValue>
</operation>

<operation id="3039" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1514" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1286  %prev_score_out_0_op_i1_56 = add i8 -1, %score2_load_1_56

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_56"/></StgValue>
</operation>

<operation id="3040" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1515" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1287  %tmp_50_56 = icmp slt i8 %prev_score_out_6_56, %prev_score_out_0_op_i1_56

]]></node>
<StgValue><ssdm name="tmp_50_56"/></StgValue>
</operation>

<operation id="3041" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1516" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1288  %tmp_51_56 = icmp slt i8 %prev_score_out_6_56, %tmp_29_56

]]></node>
<StgValue><ssdm name="tmp_51_56"/></StgValue>
</operation>

<operation id="3042" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1518" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1290  %tmp_54_56 = icmp slt i8 %prev_score_out_0_op_i1_56, %prev_score_out_6_56

]]></node>
<StgValue><ssdm name="tmp_54_56"/></StgValue>
</operation>

<operation id="3043" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1519" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1291  %tmp_55_56 = icmp slt i8 %prev_score_out_0_op_i1_56, %tmp_29_56

]]></node>
<StgValue><ssdm name="tmp_55_56"/></StgValue>
</operation>

<operation id="3044" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3362" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3134  store i8 %prev_score_out_2_i_54, i8* %score1_addr_55, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3045" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3363" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3135  store i20 %prev_orig_out_2_i_54, i20* %orig1_addr_55, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3046" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3367" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3139  %prev_score_out_0_op_i_55 = add i8 -1, %prev_score_out_2_i_54

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_55"/></StgValue>
</operation>

<operation id="3047" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3368" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3140  %tmp_59_55 = icmp slt i8 %prev_score_out_8_55, %prev_score_out_0_op_i_55

]]></node>
<StgValue><ssdm name="tmp_59_55"/></StgValue>
</operation>

<operation id="3048" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3369" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3141  %tmp_60_55 = icmp slt i8 %prev_score_out_8_55, %prev_score_out_0_op_i1_56

]]></node>
<StgValue><ssdm name="tmp_60_55"/></StgValue>
</operation>

<operation id="3049" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3371" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3143  %tmp_61_55 = icmp slt i8 %prev_score_out_0_op_i_55, %prev_score_out_8_55

]]></node>
<StgValue><ssdm name="tmp_61_55"/></StgValue>
</operation>

<operation id="3050" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3372" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3144  %tmp_62_55 = icmp slt i8 %prev_score_out_0_op_i_55, %prev_score_out_0_op_i1_56

]]></node>
<StgValue><ssdm name="tmp_62_55"/></StgValue>
</operation>

<operation id="3051" st_id="118" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3381" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3153  %diag_score_0_v_i_56_cast_cast = select i1 %tmp_58_56, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_56_cast_cast"/></StgValue>
</operation>

<operation id="3052" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3382" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3154  %prev_score_out_8_56 = add i8 %diag_score_0_v_i_56_cast_cast, %score2_load_1_56

]]></node>
<StgValue><ssdm name="prev_score_out_8_56"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="3053" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1509" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1281  %up_orig_56 = select i1 %tmp_5, i20 0, i20 %orig1_load_57

]]></node>
<StgValue><ssdm name="up_orig_56"/></StgValue>
</operation>

<operation id="3054" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1289  %or_cond_i1_56 = or i1 %tmp_50_56, %tmp_51_56

]]></node>
<StgValue><ssdm name="or_cond_i1_56"/></StgValue>
</operation>

<operation id="3055" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1292  %or_cond1_i1_56 = or i1 %tmp_54_56, %tmp_55_56

]]></node>
<StgValue><ssdm name="or_cond1_i1_56"/></StgValue>
</operation>

<operation id="3056" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1521" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1293  %prev_score_out_1_56 = select i1 %or_cond1_i1_56, i8 %tmp_29_56, i8 %prev_score_out_0_op_i1_56

]]></node>
<StgValue><ssdm name="prev_score_out_1_56"/></StgValue>
</operation>

<operation id="3057" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1522" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1294  %prev_orig_out_7_56 = select i1 %or_cond1_i1_56, i20 %up_orig_56, i20 %orig2_load_1_56

]]></node>
<StgValue><ssdm name="prev_orig_out_7_56"/></StgValue>
</operation>

<operation id="3058" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1523" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1295  %score2_load_1_57 = select i1 %or_cond_i1_56, i8 %prev_score_out_1_56, i8 %prev_score_out_6_56

]]></node>
<StgValue><ssdm name="score2_load_1_57"/></StgValue>
</operation>

<operation id="3059" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1524" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1296  %orig2_load_1_57 = select i1 %or_cond_i1_56, i20 %prev_orig_out_7_56, i20 %tmp_169

]]></node>
<StgValue><ssdm name="orig2_load_1_57"/></StgValue>
</operation>

<operation id="3060" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2445">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1528" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1300  %phitmp58 = add i8 -1, %score1_load_58

]]></node>
<StgValue><ssdm name="phitmp58"/></StgValue>
</operation>

<operation id="3061" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1529" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1301  %tmp_29_57 = select i1 %tmp_5, i8 -60, i8 %phitmp58

]]></node>
<StgValue><ssdm name="tmp_29_57"/></StgValue>
</operation>

<operation id="3062" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1549" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1321  %p_score1_load_57 = select i1 %tmp_5, i8 -59, i8 %score1_load_58

]]></node>
<StgValue><ssdm name="p_score1_load_57"/></StgValue>
</operation>

<operation id="3063" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1556" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1328  %diag_score_0_v_i1_58_cast_cast = select i1 %tmp_49_58, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_58_cast_cast"/></StgValue>
</operation>

<operation id="3064" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1557" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1329  %prev_score_out_6_58 = add i8 %p_score1_load_57, %diag_score_0_v_i1_58_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_58"/></StgValue>
</operation>

<operation id="3065" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3142  %or_cond_i_55 = or i1 %tmp_59_55, %tmp_60_55

]]></node>
<StgValue><ssdm name="or_cond_i_55"/></StgValue>
</operation>

<operation id="3066" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3145  %or_cond1_i_55 = or i1 %tmp_61_55, %tmp_62_55

]]></node>
<StgValue><ssdm name="or_cond1_i_55"/></StgValue>
</operation>

<operation id="3067" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3374" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3146  %prev_score_out_5_55 = select i1 %or_cond1_i_55, i8 %prev_score_out_0_op_i1_56, i8 %prev_score_out_0_op_i_55

]]></node>
<StgValue><ssdm name="prev_score_out_5_55"/></StgValue>
</operation>

<operation id="3068" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3375" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3147  %prev_orig_out_9_55 = select i1 %or_cond1_i_55, i20 %orig2_load_1_56, i20 %prev_orig_out_2_i_54

]]></node>
<StgValue><ssdm name="prev_orig_out_9_55"/></StgValue>
</operation>

<operation id="3069" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3376" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3148  %prev_score_out_2_i_55 = select i1 %or_cond_i_55, i8 %prev_score_out_5_55, i8 %prev_score_out_8_55

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_55"/></StgValue>
</operation>

<operation id="3070" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3377" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3149  %prev_orig_out_2_i_55 = select i1 %or_cond_i_55, i20 %prev_orig_out_9_55, i20 %orig2_load_1_55

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_55"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="3071" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1536" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1308  %prev_score_out_0_op_i1_57 = add i8 -1, %score2_load_1_57

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_57"/></StgValue>
</operation>

<operation id="3072" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1537" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1309  %tmp_50_57 = icmp slt i8 %prev_score_out_6_57, %prev_score_out_0_op_i1_57

]]></node>
<StgValue><ssdm name="tmp_50_57"/></StgValue>
</operation>

<operation id="3073" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1538" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1310  %tmp_51_57 = icmp slt i8 %prev_score_out_6_57, %tmp_29_57

]]></node>
<StgValue><ssdm name="tmp_51_57"/></StgValue>
</operation>

<operation id="3074" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1540" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1312  %tmp_54_57 = icmp slt i8 %prev_score_out_0_op_i1_57, %prev_score_out_6_57

]]></node>
<StgValue><ssdm name="tmp_54_57"/></StgValue>
</operation>

<operation id="3075" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1541" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1313  %tmp_55_57 = icmp slt i8 %prev_score_out_0_op_i1_57, %tmp_29_57

]]></node>
<StgValue><ssdm name="tmp_55_57"/></StgValue>
</operation>

<operation id="3076" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3378" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3150  store i8 %prev_score_out_2_i_55, i8* %score1_addr_56, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3077" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3379" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3151  store i20 %prev_orig_out_2_i_55, i20* %orig1_addr_56, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3078" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3383" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3155  %prev_score_out_0_op_i_56 = add i8 -1, %prev_score_out_2_i_55

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_56"/></StgValue>
</operation>

<operation id="3079" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3384" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3156  %tmp_59_56 = icmp slt i8 %prev_score_out_8_56, %prev_score_out_0_op_i_56

]]></node>
<StgValue><ssdm name="tmp_59_56"/></StgValue>
</operation>

<operation id="3080" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3385" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3157  %tmp_60_56 = icmp slt i8 %prev_score_out_8_56, %prev_score_out_0_op_i1_57

]]></node>
<StgValue><ssdm name="tmp_60_56"/></StgValue>
</operation>

<operation id="3081" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3387" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3159  %tmp_61_56 = icmp slt i8 %prev_score_out_0_op_i_56, %prev_score_out_8_56

]]></node>
<StgValue><ssdm name="tmp_61_56"/></StgValue>
</operation>

<operation id="3082" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3388" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3160  %tmp_62_56 = icmp slt i8 %prev_score_out_0_op_i_56, %prev_score_out_0_op_i1_57

]]></node>
<StgValue><ssdm name="tmp_62_56"/></StgValue>
</operation>

<operation id="3083" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3397" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3169  %diag_score_0_v_i_57_cast_cast = select i1 %tmp_58_57, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_57_cast_cast"/></StgValue>
</operation>

<operation id="3084" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3170  %prev_score_out_8_57 = add i8 %diag_score_0_v_i_57_cast_cast, %score2_load_1_57

]]></node>
<StgValue><ssdm name="prev_score_out_8_57"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="3085" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1530" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1302  %tmp_170 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_57

]]></node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="3086" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1531" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1303  %up_orig_57 = select i1 %tmp_5, i20 0, i20 %orig1_load_58

]]></node>
<StgValue><ssdm name="up_orig_57"/></StgValue>
</operation>

<operation id="3087" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1311  %or_cond_i1_57 = or i1 %tmp_50_57, %tmp_51_57

]]></node>
<StgValue><ssdm name="or_cond_i1_57"/></StgValue>
</operation>

<operation id="3088" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1314  %or_cond1_i1_57 = or i1 %tmp_54_57, %tmp_55_57

]]></node>
<StgValue><ssdm name="or_cond1_i1_57"/></StgValue>
</operation>

<operation id="3089" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1543" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1315  %prev_score_out_1_57 = select i1 %or_cond1_i1_57, i8 %tmp_29_57, i8 %prev_score_out_0_op_i1_57

]]></node>
<StgValue><ssdm name="prev_score_out_1_57"/></StgValue>
</operation>

<operation id="3090" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1544" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1316  %prev_orig_out_7_57 = select i1 %or_cond1_i1_57, i20 %up_orig_57, i20 %orig2_load_1_57

]]></node>
<StgValue><ssdm name="prev_orig_out_7_57"/></StgValue>
</operation>

<operation id="3091" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1545" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1317  %score2_load_1_58 = select i1 %or_cond_i1_57, i8 %prev_score_out_1_57, i8 %prev_score_out_6_57

]]></node>
<StgValue><ssdm name="score2_load_1_58"/></StgValue>
</operation>

<operation id="3092" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1546" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1318  %orig2_load_1_58 = select i1 %or_cond_i1_57, i20 %prev_orig_out_7_57, i20 %tmp_170

]]></node>
<StgValue><ssdm name="orig2_load_1_58"/></StgValue>
</operation>

<operation id="3093" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2446">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1550" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1322  %phitmp59 = add i8 -1, %score1_load_59

]]></node>
<StgValue><ssdm name="phitmp59"/></StgValue>
</operation>

<operation id="3094" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1551" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1323  %tmp_29_58 = select i1 %tmp_5, i8 -61, i8 %phitmp59

]]></node>
<StgValue><ssdm name="tmp_29_58"/></StgValue>
</operation>

<operation id="3095" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1552" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1324  %tmp_171 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_58

]]></node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="3096" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1571" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1343  %p_score1_load_58 = select i1 %tmp_5, i8 -60, i8 %score1_load_59

]]></node>
<StgValue><ssdm name="p_score1_load_58"/></StgValue>
</operation>

<operation id="3097" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1578" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1350  %diag_score_0_v_i1_59_cast_cast = select i1 %tmp_49_59, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_59_cast_cast"/></StgValue>
</operation>

<operation id="3098" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1579" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1351  %prev_score_out_6_59 = add i8 %p_score1_load_58, %diag_score_0_v_i1_59_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_59"/></StgValue>
</operation>

<operation id="3099" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3158  %or_cond_i_56 = or i1 %tmp_59_56, %tmp_60_56

]]></node>
<StgValue><ssdm name="or_cond_i_56"/></StgValue>
</operation>

<operation id="3100" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3161  %or_cond1_i_56 = or i1 %tmp_61_56, %tmp_62_56

]]></node>
<StgValue><ssdm name="or_cond1_i_56"/></StgValue>
</operation>

<operation id="3101" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3390" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3162  %prev_score_out_5_56 = select i1 %or_cond1_i_56, i8 %prev_score_out_0_op_i1_57, i8 %prev_score_out_0_op_i_56

]]></node>
<StgValue><ssdm name="prev_score_out_5_56"/></StgValue>
</operation>

<operation id="3102" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3391" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3163  %prev_orig_out_9_56 = select i1 %or_cond1_i_56, i20 %orig2_load_1_57, i20 %prev_orig_out_2_i_55

]]></node>
<StgValue><ssdm name="prev_orig_out_9_56"/></StgValue>
</operation>

<operation id="3103" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3392" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3164  %prev_score_out_2_i_56 = select i1 %or_cond_i_56, i8 %prev_score_out_5_56, i8 %prev_score_out_8_56

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_56"/></StgValue>
</operation>

<operation id="3104" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3393" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3165  %prev_orig_out_2_i_56 = select i1 %or_cond_i_56, i20 %prev_orig_out_9_56, i20 %orig2_load_1_56

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_56"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="3105" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1558" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1330  %prev_score_out_0_op_i1_58 = add i8 -1, %score2_load_1_58

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_58"/></StgValue>
</operation>

<operation id="3106" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1559" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1331  %tmp_50_58 = icmp slt i8 %prev_score_out_6_58, %prev_score_out_0_op_i1_58

]]></node>
<StgValue><ssdm name="tmp_50_58"/></StgValue>
</operation>

<operation id="3107" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1560" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1332  %tmp_51_58 = icmp slt i8 %prev_score_out_6_58, %tmp_29_58

]]></node>
<StgValue><ssdm name="tmp_51_58"/></StgValue>
</operation>

<operation id="3108" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1562" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1334  %tmp_54_58 = icmp slt i8 %prev_score_out_0_op_i1_58, %prev_score_out_6_58

]]></node>
<StgValue><ssdm name="tmp_54_58"/></StgValue>
</operation>

<operation id="3109" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1563" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1335  %tmp_55_58 = icmp slt i8 %prev_score_out_0_op_i1_58, %tmp_29_58

]]></node>
<StgValue><ssdm name="tmp_55_58"/></StgValue>
</operation>

<operation id="3110" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3394" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3166  store i8 %prev_score_out_2_i_56, i8* %score1_addr_57, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3111" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3395" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3167  store i20 %prev_orig_out_2_i_56, i20* %orig1_addr_57, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3112" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3399" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3171  %prev_score_out_0_op_i_57 = add i8 -1, %prev_score_out_2_i_56

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_57"/></StgValue>
</operation>

<operation id="3113" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3400" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3172  %tmp_59_57 = icmp slt i8 %prev_score_out_8_57, %prev_score_out_0_op_i_57

]]></node>
<StgValue><ssdm name="tmp_59_57"/></StgValue>
</operation>

<operation id="3114" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3401" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3173  %tmp_60_57 = icmp slt i8 %prev_score_out_8_57, %prev_score_out_0_op_i1_58

]]></node>
<StgValue><ssdm name="tmp_60_57"/></StgValue>
</operation>

<operation id="3115" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3403" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3175  %tmp_61_57 = icmp slt i8 %prev_score_out_0_op_i_57, %prev_score_out_8_57

]]></node>
<StgValue><ssdm name="tmp_61_57"/></StgValue>
</operation>

<operation id="3116" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3404" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3176  %tmp_62_57 = icmp slt i8 %prev_score_out_0_op_i_57, %prev_score_out_0_op_i1_58

]]></node>
<StgValue><ssdm name="tmp_62_57"/></StgValue>
</operation>

<operation id="3117" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3413" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3185  %diag_score_0_v_i_58_cast_cast = select i1 %tmp_58_58, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_58_cast_cast"/></StgValue>
</operation>

<operation id="3118" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3414" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3186  %prev_score_out_8_58 = add i8 %diag_score_0_v_i_58_cast_cast, %score2_load_1_58

]]></node>
<StgValue><ssdm name="prev_score_out_8_58"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="3119" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1553" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1325  %up_orig_58 = select i1 %tmp_5, i20 0, i20 %orig1_load_59

]]></node>
<StgValue><ssdm name="up_orig_58"/></StgValue>
</operation>

<operation id="3120" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1333  %or_cond_i1_58 = or i1 %tmp_50_58, %tmp_51_58

]]></node>
<StgValue><ssdm name="or_cond_i1_58"/></StgValue>
</operation>

<operation id="3121" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1336  %or_cond1_i1_58 = or i1 %tmp_54_58, %tmp_55_58

]]></node>
<StgValue><ssdm name="or_cond1_i1_58"/></StgValue>
</operation>

<operation id="3122" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1565" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1337  %prev_score_out_1_58 = select i1 %or_cond1_i1_58, i8 %tmp_29_58, i8 %prev_score_out_0_op_i1_58

]]></node>
<StgValue><ssdm name="prev_score_out_1_58"/></StgValue>
</operation>

<operation id="3123" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1566" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1338  %prev_orig_out_7_58 = select i1 %or_cond1_i1_58, i20 %up_orig_58, i20 %orig2_load_1_58

]]></node>
<StgValue><ssdm name="prev_orig_out_7_58"/></StgValue>
</operation>

<operation id="3124" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1567" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1339  %score2_load_1_59 = select i1 %or_cond_i1_58, i8 %prev_score_out_1_58, i8 %prev_score_out_6_58

]]></node>
<StgValue><ssdm name="score2_load_1_59"/></StgValue>
</operation>

<operation id="3125" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1568" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1340  %orig2_load_1_59 = select i1 %or_cond_i1_58, i20 %prev_orig_out_7_58, i20 %tmp_171

]]></node>
<StgValue><ssdm name="orig2_load_1_59"/></StgValue>
</operation>

<operation id="3126" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2447">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1572" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1344  %phitmp60 = add i8 -1, %score1_load_60

]]></node>
<StgValue><ssdm name="phitmp60"/></StgValue>
</operation>

<operation id="3127" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1574" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1346  %tmp_172 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_59

]]></node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="3128" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1593" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1365  %p_score1_load_59 = select i1 %tmp_5, i8 -61, i8 %score1_load_60

]]></node>
<StgValue><ssdm name="p_score1_load_59"/></StgValue>
</operation>

<operation id="3129" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1600" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1372  %diag_score_0_v_i1_60_cast_cast = select i1 %tmp_49_60, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_60_cast_cast"/></StgValue>
</operation>

<operation id="3130" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1601" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1373  %prev_score_out_6_60 = add i8 %p_score1_load_59, %diag_score_0_v_i1_60_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_60"/></StgValue>
</operation>

<operation id="3131" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3174  %or_cond_i_57 = or i1 %tmp_59_57, %tmp_60_57

]]></node>
<StgValue><ssdm name="or_cond_i_57"/></StgValue>
</operation>

<operation id="3132" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3177  %or_cond1_i_57 = or i1 %tmp_61_57, %tmp_62_57

]]></node>
<StgValue><ssdm name="or_cond1_i_57"/></StgValue>
</operation>

<operation id="3133" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3406" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3178  %prev_score_out_5_57 = select i1 %or_cond1_i_57, i8 %prev_score_out_0_op_i1_58, i8 %prev_score_out_0_op_i_57

]]></node>
<StgValue><ssdm name="prev_score_out_5_57"/></StgValue>
</operation>

<operation id="3134" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3407" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3179  %prev_orig_out_9_57 = select i1 %or_cond1_i_57, i20 %orig2_load_1_58, i20 %prev_orig_out_2_i_56

]]></node>
<StgValue><ssdm name="prev_orig_out_9_57"/></StgValue>
</operation>

<operation id="3135" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3408" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3180  %prev_score_out_2_i_57 = select i1 %or_cond_i_57, i8 %prev_score_out_5_57, i8 %prev_score_out_8_57

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_57"/></StgValue>
</operation>

<operation id="3136" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3409" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3181  %prev_orig_out_2_i_57 = select i1 %or_cond_i_57, i20 %prev_orig_out_9_57, i20 %orig2_load_1_57

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_57"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="3137" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1573" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1345  %tmp_29_59 = select i1 %tmp_5, i8 -62, i8 %phitmp60

]]></node>
<StgValue><ssdm name="tmp_29_59"/></StgValue>
</operation>

<operation id="3138" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1580" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1352  %prev_score_out_0_op_i1_59 = add i8 -1, %score2_load_1_59

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_59"/></StgValue>
</operation>

<operation id="3139" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1581" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1353  %tmp_50_59 = icmp slt i8 %prev_score_out_6_59, %prev_score_out_0_op_i1_59

]]></node>
<StgValue><ssdm name="tmp_50_59"/></StgValue>
</operation>

<operation id="3140" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1582" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1354  %tmp_51_59 = icmp slt i8 %prev_score_out_6_59, %tmp_29_59

]]></node>
<StgValue><ssdm name="tmp_51_59"/></StgValue>
</operation>

<operation id="3141" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1584" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1356  %tmp_54_59 = icmp slt i8 %prev_score_out_0_op_i1_59, %prev_score_out_6_59

]]></node>
<StgValue><ssdm name="tmp_54_59"/></StgValue>
</operation>

<operation id="3142" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1585" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1357  %tmp_55_59 = icmp slt i8 %prev_score_out_0_op_i1_59, %tmp_29_59

]]></node>
<StgValue><ssdm name="tmp_55_59"/></StgValue>
</operation>

<operation id="3143" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3410" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3182  store i8 %prev_score_out_2_i_57, i8* %score1_addr_58, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3144" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3411" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3183  store i20 %prev_orig_out_2_i_57, i20* %orig1_addr_58, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3145" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3415" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3187  %prev_score_out_0_op_i_58 = add i8 -1, %prev_score_out_2_i_57

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_58"/></StgValue>
</operation>

<operation id="3146" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3416" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3188  %tmp_59_58 = icmp slt i8 %prev_score_out_8_58, %prev_score_out_0_op_i_58

]]></node>
<StgValue><ssdm name="tmp_59_58"/></StgValue>
</operation>

<operation id="3147" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3417" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3189  %tmp_60_58 = icmp slt i8 %prev_score_out_8_58, %prev_score_out_0_op_i1_59

]]></node>
<StgValue><ssdm name="tmp_60_58"/></StgValue>
</operation>

<operation id="3148" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3419" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3191  %tmp_61_58 = icmp slt i8 %prev_score_out_0_op_i_58, %prev_score_out_8_58

]]></node>
<StgValue><ssdm name="tmp_61_58"/></StgValue>
</operation>

<operation id="3149" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3420" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3192  %tmp_62_58 = icmp slt i8 %prev_score_out_0_op_i_58, %prev_score_out_0_op_i1_59

]]></node>
<StgValue><ssdm name="tmp_62_58"/></StgValue>
</operation>

<operation id="3150" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3429" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3201  %diag_score_0_v_i_59_cast_cast = select i1 %tmp_58_59, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_59_cast_cast"/></StgValue>
</operation>

<operation id="3151" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3430" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3202  %prev_score_out_8_59 = add i8 %diag_score_0_v_i_59_cast_cast, %score2_load_1_59

]]></node>
<StgValue><ssdm name="prev_score_out_8_59"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="3152" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1575" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1347  %up_orig_59 = select i1 %tmp_5, i20 0, i20 %orig1_load_60

]]></node>
<StgValue><ssdm name="up_orig_59"/></StgValue>
</operation>

<operation id="3153" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1355  %or_cond_i1_59 = or i1 %tmp_50_59, %tmp_51_59

]]></node>
<StgValue><ssdm name="or_cond_i1_59"/></StgValue>
</operation>

<operation id="3154" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1358  %or_cond1_i1_59 = or i1 %tmp_54_59, %tmp_55_59

]]></node>
<StgValue><ssdm name="or_cond1_i1_59"/></StgValue>
</operation>

<operation id="3155" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1587" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1359  %prev_score_out_1_59 = select i1 %or_cond1_i1_59, i8 %tmp_29_59, i8 %prev_score_out_0_op_i1_59

]]></node>
<StgValue><ssdm name="prev_score_out_1_59"/></StgValue>
</operation>

<operation id="3156" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1588" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1360  %prev_orig_out_7_59 = select i1 %or_cond1_i1_59, i20 %up_orig_59, i20 %orig2_load_1_59

]]></node>
<StgValue><ssdm name="prev_orig_out_7_59"/></StgValue>
</operation>

<operation id="3157" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1589" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1361  %score2_load_1_60 = select i1 %or_cond_i1_59, i8 %prev_score_out_1_59, i8 %prev_score_out_6_59

]]></node>
<StgValue><ssdm name="score2_load_1_60"/></StgValue>
</operation>

<operation id="3158" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1590" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1362  %orig2_load_1_60 = select i1 %or_cond_i1_59, i20 %prev_orig_out_7_59, i20 %tmp_172

]]></node>
<StgValue><ssdm name="orig2_load_1_60"/></StgValue>
</operation>

<operation id="3159" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2448">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1594" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1366  %phitmp61 = add i8 -1, %score1_load_61

]]></node>
<StgValue><ssdm name="phitmp61"/></StgValue>
</operation>

<operation id="3160" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1595" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1367  %tmp_29_60 = select i1 %tmp_5, i8 -63, i8 %phitmp61

]]></node>
<StgValue><ssdm name="tmp_29_60"/></StgValue>
</operation>

<operation id="3161" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1596" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1368  %tmp_173 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_60

]]></node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="3162" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1615" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1387  %p_score1_load_60 = select i1 %tmp_5, i8 -62, i8 %score1_load_61

]]></node>
<StgValue><ssdm name="p_score1_load_60"/></StgValue>
</operation>

<operation id="3163" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1622" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1394  %diag_score_0_v_i1_61_cast_cast = select i1 %tmp_49_61, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_61_cast_cast"/></StgValue>
</operation>

<operation id="3164" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1623" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1395  %prev_score_out_6_61 = add i8 %p_score1_load_60, %diag_score_0_v_i1_61_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_61"/></StgValue>
</operation>

<operation id="3165" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3190  %or_cond_i_58 = or i1 %tmp_59_58, %tmp_60_58

]]></node>
<StgValue><ssdm name="or_cond_i_58"/></StgValue>
</operation>

<operation id="3166" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3193  %or_cond1_i_58 = or i1 %tmp_61_58, %tmp_62_58

]]></node>
<StgValue><ssdm name="or_cond1_i_58"/></StgValue>
</operation>

<operation id="3167" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3422" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3194  %prev_score_out_5_58 = select i1 %or_cond1_i_58, i8 %prev_score_out_0_op_i1_59, i8 %prev_score_out_0_op_i_58

]]></node>
<StgValue><ssdm name="prev_score_out_5_58"/></StgValue>
</operation>

<operation id="3168" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3423" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3195  %prev_orig_out_9_58 = select i1 %or_cond1_i_58, i20 %orig2_load_1_59, i20 %prev_orig_out_2_i_57

]]></node>
<StgValue><ssdm name="prev_orig_out_9_58"/></StgValue>
</operation>

<operation id="3169" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3424" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3196  %prev_score_out_2_i_58 = select i1 %or_cond_i_58, i8 %prev_score_out_5_58, i8 %prev_score_out_8_58

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_58"/></StgValue>
</operation>

<operation id="3170" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3425" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3197  %prev_orig_out_2_i_58 = select i1 %or_cond_i_58, i20 %prev_orig_out_9_58, i20 %orig2_load_1_58

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_58"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="3171" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1602" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1374  %prev_score_out_0_op_i1_60 = add i8 -1, %score2_load_1_60

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_60"/></StgValue>
</operation>

<operation id="3172" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1603" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1375  %tmp_50_60 = icmp slt i8 %prev_score_out_6_60, %prev_score_out_0_op_i1_60

]]></node>
<StgValue><ssdm name="tmp_50_60"/></StgValue>
</operation>

<operation id="3173" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1604" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1376  %tmp_51_60 = icmp slt i8 %prev_score_out_6_60, %tmp_29_60

]]></node>
<StgValue><ssdm name="tmp_51_60"/></StgValue>
</operation>

<operation id="3174" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1606" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1378  %tmp_54_60 = icmp slt i8 %prev_score_out_0_op_i1_60, %prev_score_out_6_60

]]></node>
<StgValue><ssdm name="tmp_54_60"/></StgValue>
</operation>

<operation id="3175" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1607" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1379  %tmp_55_60 = icmp slt i8 %prev_score_out_0_op_i1_60, %tmp_29_60

]]></node>
<StgValue><ssdm name="tmp_55_60"/></StgValue>
</operation>

<operation id="3176" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3426" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3198  store i8 %prev_score_out_2_i_58, i8* %score1_addr_59, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3177" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3427" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3199  store i20 %prev_orig_out_2_i_58, i20* %orig1_addr_59, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3178" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3431" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3203  %prev_score_out_0_op_i_59 = add i8 -1, %prev_score_out_2_i_58

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_59"/></StgValue>
</operation>

<operation id="3179" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3432" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3204  %tmp_59_59 = icmp slt i8 %prev_score_out_8_59, %prev_score_out_0_op_i_59

]]></node>
<StgValue><ssdm name="tmp_59_59"/></StgValue>
</operation>

<operation id="3180" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3433" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3205  %tmp_60_59 = icmp slt i8 %prev_score_out_8_59, %prev_score_out_0_op_i1_60

]]></node>
<StgValue><ssdm name="tmp_60_59"/></StgValue>
</operation>

<operation id="3181" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3435" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3207  %tmp_61_59 = icmp slt i8 %prev_score_out_0_op_i_59, %prev_score_out_8_59

]]></node>
<StgValue><ssdm name="tmp_61_59"/></StgValue>
</operation>

<operation id="3182" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3436" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3208  %tmp_62_59 = icmp slt i8 %prev_score_out_0_op_i_59, %prev_score_out_0_op_i1_60

]]></node>
<StgValue><ssdm name="tmp_62_59"/></StgValue>
</operation>

<operation id="3183" st_id="126" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3445" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3217  %diag_score_0_v_i_60_cast_cast = select i1 %tmp_58_60, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_60_cast_cast"/></StgValue>
</operation>

<operation id="3184" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3446" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3218  %prev_score_out_8_60 = add i8 %diag_score_0_v_i_60_cast_cast, %score2_load_1_60

]]></node>
<StgValue><ssdm name="prev_score_out_8_60"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="3185" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1597" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1369  %up_orig_60 = select i1 %tmp_5, i20 0, i20 %orig1_load_61

]]></node>
<StgValue><ssdm name="up_orig_60"/></StgValue>
</operation>

<operation id="3186" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1377  %or_cond_i1_60 = or i1 %tmp_50_60, %tmp_51_60

]]></node>
<StgValue><ssdm name="or_cond_i1_60"/></StgValue>
</operation>

<operation id="3187" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1380  %or_cond1_i1_60 = or i1 %tmp_54_60, %tmp_55_60

]]></node>
<StgValue><ssdm name="or_cond1_i1_60"/></StgValue>
</operation>

<operation id="3188" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1609" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1381  %prev_score_out_1_60 = select i1 %or_cond1_i1_60, i8 %tmp_29_60, i8 %prev_score_out_0_op_i1_60

]]></node>
<StgValue><ssdm name="prev_score_out_1_60"/></StgValue>
</operation>

<operation id="3189" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1610" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1382  %prev_orig_out_7_60 = select i1 %or_cond1_i1_60, i20 %up_orig_60, i20 %orig2_load_1_60

]]></node>
<StgValue><ssdm name="prev_orig_out_7_60"/></StgValue>
</operation>

<operation id="3190" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1611" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1383  %score2_load_1_61 = select i1 %or_cond_i1_60, i8 %prev_score_out_1_60, i8 %prev_score_out_6_60

]]></node>
<StgValue><ssdm name="score2_load_1_61"/></StgValue>
</operation>

<operation id="3191" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1612" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1384  %orig2_load_1_61 = select i1 %or_cond_i1_60, i20 %prev_orig_out_7_60, i20 %tmp_173

]]></node>
<StgValue><ssdm name="orig2_load_1_61"/></StgValue>
</operation>

<operation id="3192" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2449">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1616" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1388  %phitmp62 = add i8 -1, %score1_load_62

]]></node>
<StgValue><ssdm name="phitmp62"/></StgValue>
</operation>

<operation id="3193" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1637" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1409  %p_score1_load_61 = select i1 %tmp_5, i8 -63, i8 %score1_load_62

]]></node>
<StgValue><ssdm name="p_score1_load_61"/></StgValue>
</operation>

<operation id="3194" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1644" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1416  %diag_score_0_v_i1_62_cast_cast = select i1 %tmp_49_62, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_62_cast_cast"/></StgValue>
</operation>

<operation id="3195" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1645" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1417  %prev_score_out_6_62 = add i8 %p_score1_load_61, %diag_score_0_v_i1_62_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_62"/></StgValue>
</operation>

<operation id="3196" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3206  %or_cond_i_59 = or i1 %tmp_59_59, %tmp_60_59

]]></node>
<StgValue><ssdm name="or_cond_i_59"/></StgValue>
</operation>

<operation id="3197" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3209  %or_cond1_i_59 = or i1 %tmp_61_59, %tmp_62_59

]]></node>
<StgValue><ssdm name="or_cond1_i_59"/></StgValue>
</operation>

<operation id="3198" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3438" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3210  %prev_score_out_5_59 = select i1 %or_cond1_i_59, i8 %prev_score_out_0_op_i1_60, i8 %prev_score_out_0_op_i_59

]]></node>
<StgValue><ssdm name="prev_score_out_5_59"/></StgValue>
</operation>

<operation id="3199" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3439" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3211  %prev_orig_out_9_59 = select i1 %or_cond1_i_59, i20 %orig2_load_1_60, i20 %prev_orig_out_2_i_58

]]></node>
<StgValue><ssdm name="prev_orig_out_9_59"/></StgValue>
</operation>

<operation id="3200" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3440" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3212  %prev_score_out_2_i_59 = select i1 %or_cond_i_59, i8 %prev_score_out_5_59, i8 %prev_score_out_8_59

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_59"/></StgValue>
</operation>

<operation id="3201" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3441" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3213  %prev_orig_out_2_i_59 = select i1 %or_cond_i_59, i20 %prev_orig_out_9_59, i20 %orig2_load_1_59

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_59"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="3202" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1617" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1389  %tmp_29_61 = select i1 %tmp_5, i8 -64, i8 %phitmp62

]]></node>
<StgValue><ssdm name="tmp_29_61"/></StgValue>
</operation>

<operation id="3203" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1624" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1396  %prev_score_out_0_op_i1_61 = add i8 -1, %score2_load_1_61

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_61"/></StgValue>
</operation>

<operation id="3204" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1625" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1397  %tmp_50_61 = icmp slt i8 %prev_score_out_6_61, %prev_score_out_0_op_i1_61

]]></node>
<StgValue><ssdm name="tmp_50_61"/></StgValue>
</operation>

<operation id="3205" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1626" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1398  %tmp_51_61 = icmp slt i8 %prev_score_out_6_61, %tmp_29_61

]]></node>
<StgValue><ssdm name="tmp_51_61"/></StgValue>
</operation>

<operation id="3206" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1628" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1400  %tmp_54_61 = icmp slt i8 %prev_score_out_0_op_i1_61, %prev_score_out_6_61

]]></node>
<StgValue><ssdm name="tmp_54_61"/></StgValue>
</operation>

<operation id="3207" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1629" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1401  %tmp_55_61 = icmp slt i8 %prev_score_out_0_op_i1_61, %tmp_29_61

]]></node>
<StgValue><ssdm name="tmp_55_61"/></StgValue>
</operation>

<operation id="3208" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3442" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3214  store i8 %prev_score_out_2_i_59, i8* %score1_addr_60, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3209" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3443" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3215  store i20 %prev_orig_out_2_i_59, i20* %orig1_addr_60, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3210" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3447" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3219  %prev_score_out_0_op_i_60 = add i8 -1, %prev_score_out_2_i_59

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_60"/></StgValue>
</operation>

<operation id="3211" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3448" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3220  %tmp_59_60 = icmp slt i8 %prev_score_out_8_60, %prev_score_out_0_op_i_60

]]></node>
<StgValue><ssdm name="tmp_59_60"/></StgValue>
</operation>

<operation id="3212" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3449" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3221  %tmp_60_60 = icmp slt i8 %prev_score_out_8_60, %prev_score_out_0_op_i1_61

]]></node>
<StgValue><ssdm name="tmp_60_60"/></StgValue>
</operation>

<operation id="3213" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3451" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3223  %tmp_61_60 = icmp slt i8 %prev_score_out_0_op_i_60, %prev_score_out_8_60

]]></node>
<StgValue><ssdm name="tmp_61_60"/></StgValue>
</operation>

<operation id="3214" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3452" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3224  %tmp_62_60 = icmp slt i8 %prev_score_out_0_op_i_60, %prev_score_out_0_op_i1_61

]]></node>
<StgValue><ssdm name="tmp_62_60"/></StgValue>
</operation>

<operation id="3215" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3461" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3233  %diag_score_0_v_i_61_cast_cast = select i1 %tmp_58_61, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_61_cast_cast"/></StgValue>
</operation>

<operation id="3216" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3462" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3234  %prev_score_out_8_61 = add i8 %diag_score_0_v_i_61_cast_cast, %score2_load_1_61

]]></node>
<StgValue><ssdm name="prev_score_out_8_61"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="3217" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1618" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1390  %tmp_174 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_61

]]></node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="3218" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1619" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1391  %up_orig_61 = select i1 %tmp_5, i20 0, i20 %orig1_load_62

]]></node>
<StgValue><ssdm name="up_orig_61"/></StgValue>
</operation>

<operation id="3219" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1399  %or_cond_i1_61 = or i1 %tmp_50_61, %tmp_51_61

]]></node>
<StgValue><ssdm name="or_cond_i1_61"/></StgValue>
</operation>

<operation id="3220" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1402  %or_cond1_i1_61 = or i1 %tmp_54_61, %tmp_55_61

]]></node>
<StgValue><ssdm name="or_cond1_i1_61"/></StgValue>
</operation>

<operation id="3221" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1631" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1403  %prev_score_out_1_61 = select i1 %or_cond1_i1_61, i8 %tmp_29_61, i8 %prev_score_out_0_op_i1_61

]]></node>
<StgValue><ssdm name="prev_score_out_1_61"/></StgValue>
</operation>

<operation id="3222" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1632" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1404  %prev_orig_out_7_61 = select i1 %or_cond1_i1_61, i20 %up_orig_61, i20 %orig2_load_1_61

]]></node>
<StgValue><ssdm name="prev_orig_out_7_61"/></StgValue>
</operation>

<operation id="3223" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1633" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1405  %score2_load_1_62 = select i1 %or_cond_i1_61, i8 %prev_score_out_1_61, i8 %prev_score_out_6_61

]]></node>
<StgValue><ssdm name="score2_load_1_62"/></StgValue>
</operation>

<operation id="3224" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1634" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1406  %orig2_load_1_62 = select i1 %or_cond_i1_61, i20 %prev_orig_out_7_61, i20 %tmp_174

]]></node>
<StgValue><ssdm name="orig2_load_1_62"/></StgValue>
</operation>

<operation id="3225" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2450">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1638" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1410  %phitmp63 = add i8 -1, %score1_load_63

]]></node>
<StgValue><ssdm name="phitmp63"/></StgValue>
</operation>

<operation id="3226" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1640" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1412  %tmp_175 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_62

]]></node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="3227" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1659" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1431  %p_score1_load_62 = select i1 %tmp_5, i8 -64, i8 %score1_load_63

]]></node>
<StgValue><ssdm name="p_score1_load_62"/></StgValue>
</operation>

<operation id="3228" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1667" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1439  %diag_score_0_v_i1_63_cast_cast = select i1 %tmp_49_63, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_63_cast_cast"/></StgValue>
</operation>

<operation id="3229" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1668" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1440  %prev_score_out_6_63 = add i8 %p_score1_load_62, %diag_score_0_v_i1_63_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_63"/></StgValue>
</operation>

<operation id="3230" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3222  %or_cond_i_60 = or i1 %tmp_59_60, %tmp_60_60

]]></node>
<StgValue><ssdm name="or_cond_i_60"/></StgValue>
</operation>

<operation id="3231" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3225  %or_cond1_i_60 = or i1 %tmp_61_60, %tmp_62_60

]]></node>
<StgValue><ssdm name="or_cond1_i_60"/></StgValue>
</operation>

<operation id="3232" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3454" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3226  %prev_score_out_5_60 = select i1 %or_cond1_i_60, i8 %prev_score_out_0_op_i1_61, i8 %prev_score_out_0_op_i_60

]]></node>
<StgValue><ssdm name="prev_score_out_5_60"/></StgValue>
</operation>

<operation id="3233" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3455" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3227  %prev_orig_out_9_60 = select i1 %or_cond1_i_60, i20 %orig2_load_1_61, i20 %prev_orig_out_2_i_59

]]></node>
<StgValue><ssdm name="prev_orig_out_9_60"/></StgValue>
</operation>

<operation id="3234" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3456" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3228  %prev_score_out_2_i_60 = select i1 %or_cond_i_60, i8 %prev_score_out_5_60, i8 %prev_score_out_8_60

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_60"/></StgValue>
</operation>

<operation id="3235" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3457" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3229  %prev_orig_out_2_i_60 = select i1 %or_cond_i_60, i20 %prev_orig_out_9_60, i20 %orig2_load_1_60

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_60"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="3236" st_id="130" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1639" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1411  %tmp_29_62 = select i1 %tmp_5, i8 -65, i8 %phitmp63

]]></node>
<StgValue><ssdm name="tmp_29_62"/></StgValue>
</operation>

<operation id="3237" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1646" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1418  %prev_score_out_0_op_i1_62 = add i8 -1, %score2_load_1_62

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_62"/></StgValue>
</operation>

<operation id="3238" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1647" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1419  %tmp_50_62 = icmp slt i8 %prev_score_out_6_62, %prev_score_out_0_op_i1_62

]]></node>
<StgValue><ssdm name="tmp_50_62"/></StgValue>
</operation>

<operation id="3239" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1648" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1420  %tmp_51_62 = icmp slt i8 %prev_score_out_6_62, %tmp_29_62

]]></node>
<StgValue><ssdm name="tmp_51_62"/></StgValue>
</operation>

<operation id="3240" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1650" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1422  %tmp_54_62 = icmp slt i8 %prev_score_out_0_op_i1_62, %prev_score_out_6_62

]]></node>
<StgValue><ssdm name="tmp_54_62"/></StgValue>
</operation>

<operation id="3241" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1651" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1423  %tmp_55_62 = icmp slt i8 %prev_score_out_0_op_i1_62, %tmp_29_62

]]></node>
<StgValue><ssdm name="tmp_55_62"/></StgValue>
</operation>

<operation id="3242" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3458" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3230  store i8 %prev_score_out_2_i_60, i8* %score1_addr_61, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3243" st_id="130" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3459" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3231  store i20 %prev_orig_out_2_i_60, i20* %orig1_addr_61, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3244" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3463" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3235  %prev_score_out_0_op_i_61 = add i8 -1, %prev_score_out_2_i_60

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_61"/></StgValue>
</operation>

<operation id="3245" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3464" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3236  %tmp_59_61 = icmp slt i8 %prev_score_out_8_61, %prev_score_out_0_op_i_61

]]></node>
<StgValue><ssdm name="tmp_59_61"/></StgValue>
</operation>

<operation id="3246" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3465" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3237  %tmp_60_61 = icmp slt i8 %prev_score_out_8_61, %prev_score_out_0_op_i1_62

]]></node>
<StgValue><ssdm name="tmp_60_61"/></StgValue>
</operation>

<operation id="3247" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3467" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3239  %tmp_61_61 = icmp slt i8 %prev_score_out_0_op_i_61, %prev_score_out_8_61

]]></node>
<StgValue><ssdm name="tmp_61_61"/></StgValue>
</operation>

<operation id="3248" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3468" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3240  %tmp_62_61 = icmp slt i8 %prev_score_out_0_op_i_61, %prev_score_out_0_op_i1_62

]]></node>
<StgValue><ssdm name="tmp_62_61"/></StgValue>
</operation>

<operation id="3249" st_id="130" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3477" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3249  %diag_score_0_v_i_62_cast_cast = select i1 %tmp_58_62, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_62_cast_cast"/></StgValue>
</operation>

<operation id="3250" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3478" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3250  %prev_score_out_8_62 = add i8 %diag_score_0_v_i_62_cast_cast, %score2_load_1_62

]]></node>
<StgValue><ssdm name="prev_score_out_8_62"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="3251" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1641" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1413  %up_orig_62 = select i1 %tmp_5, i20 0, i20 %orig1_load_63

]]></node>
<StgValue><ssdm name="up_orig_62"/></StgValue>
</operation>

<operation id="3252" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1421  %or_cond_i1_62 = or i1 %tmp_50_62, %tmp_51_62

]]></node>
<StgValue><ssdm name="or_cond_i1_62"/></StgValue>
</operation>

<operation id="3253" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1424  %or_cond1_i1_62 = or i1 %tmp_54_62, %tmp_55_62

]]></node>
<StgValue><ssdm name="or_cond1_i1_62"/></StgValue>
</operation>

<operation id="3254" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1653" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1425  %prev_score_out_1_62 = select i1 %or_cond1_i1_62, i8 %tmp_29_62, i8 %prev_score_out_0_op_i1_62

]]></node>
<StgValue><ssdm name="prev_score_out_1_62"/></StgValue>
</operation>

<operation id="3255" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1654" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1426  %prev_orig_out_7_62 = select i1 %or_cond1_i1_62, i20 %up_orig_62, i20 %orig2_load_1_62

]]></node>
<StgValue><ssdm name="prev_orig_out_7_62"/></StgValue>
</operation>

<operation id="3256" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1655" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1427  %score2_load_1_63 = select i1 %or_cond_i1_62, i8 %prev_score_out_1_62, i8 %prev_score_out_6_62

]]></node>
<StgValue><ssdm name="score2_load_1_63"/></StgValue>
</operation>

<operation id="3257" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1656" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1428  %orig2_load_1_63 = select i1 %or_cond_i1_62, i20 %prev_orig_out_7_62, i20 %tmp_175

]]></node>
<StgValue><ssdm name="orig2_load_1_63"/></StgValue>
</operation>

<operation id="3258" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2451">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1660" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1432  %phitmp64 = add i8 -1, %score1_load_64

]]></node>
<StgValue><ssdm name="phitmp64"/></StgValue>
</operation>

<operation id="3259" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1661" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1433  %tmp_29_63 = select i1 %tmp_5, i8 -66, i8 %phitmp64

]]></node>
<StgValue><ssdm name="tmp_29_63"/></StgValue>
</operation>

<operation id="3260" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1682" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1454  %p_score1_load_63 = select i1 %tmp_5, i8 -65, i8 %score1_load_64

]]></node>
<StgValue><ssdm name="p_score1_load_63"/></StgValue>
</operation>

<operation id="3261" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1689" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1461  %diag_score_0_v_i1_64_cast_cast = select i1 %tmp_49_64, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_64_cast_cast"/></StgValue>
</operation>

<operation id="3262" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1690" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1462  %prev_score_out_6_64 = add i8 %p_score1_load_63, %diag_score_0_v_i1_64_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_64"/></StgValue>
</operation>

<operation id="3263" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3238  %or_cond_i_61 = or i1 %tmp_59_61, %tmp_60_61

]]></node>
<StgValue><ssdm name="or_cond_i_61"/></StgValue>
</operation>

<operation id="3264" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3241  %or_cond1_i_61 = or i1 %tmp_61_61, %tmp_62_61

]]></node>
<StgValue><ssdm name="or_cond1_i_61"/></StgValue>
</operation>

<operation id="3265" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3470" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3242  %prev_score_out_5_61 = select i1 %or_cond1_i_61, i8 %prev_score_out_0_op_i1_62, i8 %prev_score_out_0_op_i_61

]]></node>
<StgValue><ssdm name="prev_score_out_5_61"/></StgValue>
</operation>

<operation id="3266" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3471" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3243  %prev_orig_out_9_61 = select i1 %or_cond1_i_61, i20 %orig2_load_1_62, i20 %prev_orig_out_2_i_60

]]></node>
<StgValue><ssdm name="prev_orig_out_9_61"/></StgValue>
</operation>

<operation id="3267" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3472" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3244  %prev_score_out_2_i_61 = select i1 %or_cond_i_61, i8 %prev_score_out_5_61, i8 %prev_score_out_8_61

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_61"/></StgValue>
</operation>

<operation id="3268" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3473" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3245  %prev_orig_out_2_i_61 = select i1 %or_cond_i_61, i20 %prev_orig_out_9_61, i20 %orig2_load_1_61

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_61"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="3269" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1669" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1441  %prev_score_out_0_op_i1_63 = add i8 -1, %score2_load_1_63

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_63"/></StgValue>
</operation>

<operation id="3270" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1670" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1442  %tmp_50_63 = icmp slt i8 %prev_score_out_6_63, %prev_score_out_0_op_i1_63

]]></node>
<StgValue><ssdm name="tmp_50_63"/></StgValue>
</operation>

<operation id="3271" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1671" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1443  %tmp_51_63 = icmp slt i8 %prev_score_out_6_63, %tmp_29_63

]]></node>
<StgValue><ssdm name="tmp_51_63"/></StgValue>
</operation>

<operation id="3272" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1673" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1445  %tmp_54_63 = icmp slt i8 %prev_score_out_0_op_i1_63, %prev_score_out_6_63

]]></node>
<StgValue><ssdm name="tmp_54_63"/></StgValue>
</operation>

<operation id="3273" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1674" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1446  %tmp_55_63 = icmp slt i8 %prev_score_out_0_op_i1_63, %tmp_29_63

]]></node>
<StgValue><ssdm name="tmp_55_63"/></StgValue>
</operation>

<operation id="3274" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3474" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3246  store i8 %prev_score_out_2_i_61, i8* %score1_addr_62, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3275" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3475" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3247  store i20 %prev_orig_out_2_i_61, i20* %orig1_addr_62, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3276" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3479" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3251  %prev_score_out_0_op_i_62 = add i8 -1, %prev_score_out_2_i_61

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_62"/></StgValue>
</operation>

<operation id="3277" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3480" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3252  %tmp_59_62 = icmp slt i8 %prev_score_out_8_62, %prev_score_out_0_op_i_62

]]></node>
<StgValue><ssdm name="tmp_59_62"/></StgValue>
</operation>

<operation id="3278" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3481" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3253  %tmp_60_62 = icmp slt i8 %prev_score_out_8_62, %prev_score_out_0_op_i1_63

]]></node>
<StgValue><ssdm name="tmp_60_62"/></StgValue>
</operation>

<operation id="3279" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3483" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3255  %tmp_61_62 = icmp slt i8 %prev_score_out_0_op_i_62, %prev_score_out_8_62

]]></node>
<StgValue><ssdm name="tmp_61_62"/></StgValue>
</operation>

<operation id="3280" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3484" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3256  %tmp_62_62 = icmp slt i8 %prev_score_out_0_op_i_62, %prev_score_out_0_op_i1_63

]]></node>
<StgValue><ssdm name="tmp_62_62"/></StgValue>
</operation>

<operation id="3281" st_id="132" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3493" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3265  %diag_score_0_v_i_63_cast_cast = select i1 %tmp_58_63, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_63_cast_cast"/></StgValue>
</operation>

<operation id="3282" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3494" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3266  %prev_score_out_8_63 = add i8 %diag_score_0_v_i_63_cast_cast, %score2_load_1_63

]]></node>
<StgValue><ssdm name="prev_score_out_8_63"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="3283" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1662" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1434  %tmp_176 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_63

]]></node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="3284" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1663" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1435  %up_orig_63 = select i1 %tmp_5, i20 0, i20 %orig1_load_64

]]></node>
<StgValue><ssdm name="up_orig_63"/></StgValue>
</operation>

<operation id="3285" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1444  %or_cond_i1_63 = or i1 %tmp_50_63, %tmp_51_63

]]></node>
<StgValue><ssdm name="or_cond_i1_63"/></StgValue>
</operation>

<operation id="3286" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1447  %or_cond1_i1_63 = or i1 %tmp_54_63, %tmp_55_63

]]></node>
<StgValue><ssdm name="or_cond1_i1_63"/></StgValue>
</operation>

<operation id="3287" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1676" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1448  %prev_score_out_1_63 = select i1 %or_cond1_i1_63, i8 %tmp_29_63, i8 %prev_score_out_0_op_i1_63

]]></node>
<StgValue><ssdm name="prev_score_out_1_63"/></StgValue>
</operation>

<operation id="3288" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1677" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1449  %prev_orig_out_7_63 = select i1 %or_cond1_i1_63, i20 %up_orig_63, i20 %orig2_load_1_63

]]></node>
<StgValue><ssdm name="prev_orig_out_7_63"/></StgValue>
</operation>

<operation id="3289" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1678" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1450  %score2_load_1_64 = select i1 %or_cond_i1_63, i8 %prev_score_out_1_63, i8 %prev_score_out_6_63

]]></node>
<StgValue><ssdm name="score2_load_1_64"/></StgValue>
</operation>

<operation id="3290" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1679" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1451  %orig2_load_1_64 = select i1 %or_cond_i1_63, i20 %prev_orig_out_7_63, i20 %tmp_176

]]></node>
<StgValue><ssdm name="orig2_load_1_64"/></StgValue>
</operation>

<operation id="3291" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2452">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1683" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1455  %phitmp65 = add i8 -1, %score1_load_65

]]></node>
<StgValue><ssdm name="phitmp65"/></StgValue>
</operation>

<operation id="3292" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1685" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1457  %tmp_177 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_64

]]></node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="3293" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1704" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1476  %p_score1_load_64 = select i1 %tmp_5, i8 -66, i8 %score1_load_65

]]></node>
<StgValue><ssdm name="p_score1_load_64"/></StgValue>
</operation>

<operation id="3294" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1711" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1483  %diag_score_0_v_i1_65_cast_cast = select i1 %tmp_49_65, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_65_cast_cast"/></StgValue>
</operation>

<operation id="3295" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1712" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1484  %prev_score_out_6_65 = add i8 %p_score1_load_64, %diag_score_0_v_i1_65_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_65"/></StgValue>
</operation>

<operation id="3296" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3254  %or_cond_i_62 = or i1 %tmp_59_62, %tmp_60_62

]]></node>
<StgValue><ssdm name="or_cond_i_62"/></StgValue>
</operation>

<operation id="3297" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3257  %or_cond1_i_62 = or i1 %tmp_61_62, %tmp_62_62

]]></node>
<StgValue><ssdm name="or_cond1_i_62"/></StgValue>
</operation>

<operation id="3298" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3486" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3258  %prev_score_out_5_62 = select i1 %or_cond1_i_62, i8 %prev_score_out_0_op_i1_63, i8 %prev_score_out_0_op_i_62

]]></node>
<StgValue><ssdm name="prev_score_out_5_62"/></StgValue>
</operation>

<operation id="3299" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3487" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3259  %prev_orig_out_9_62 = select i1 %or_cond1_i_62, i20 %orig2_load_1_63, i20 %prev_orig_out_2_i_61

]]></node>
<StgValue><ssdm name="prev_orig_out_9_62"/></StgValue>
</operation>

<operation id="3300" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3488" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3260  %prev_score_out_2_i_62 = select i1 %or_cond_i_62, i8 %prev_score_out_5_62, i8 %prev_score_out_8_62

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_62"/></StgValue>
</operation>

<operation id="3301" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3489" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3261  %prev_orig_out_2_i_62 = select i1 %or_cond_i_62, i20 %prev_orig_out_9_62, i20 %orig2_load_1_62

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_62"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="3302" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1684" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1456  %tmp_29_64 = select i1 %tmp_5, i8 -67, i8 %phitmp65

]]></node>
<StgValue><ssdm name="tmp_29_64"/></StgValue>
</operation>

<operation id="3303" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1691" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1463  %prev_score_out_0_op_i1_64 = add i8 -1, %score2_load_1_64

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_64"/></StgValue>
</operation>

<operation id="3304" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1692" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1464  %tmp_50_64 = icmp slt i8 %prev_score_out_6_64, %prev_score_out_0_op_i1_64

]]></node>
<StgValue><ssdm name="tmp_50_64"/></StgValue>
</operation>

<operation id="3305" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1693" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1465  %tmp_51_64 = icmp slt i8 %prev_score_out_6_64, %tmp_29_64

]]></node>
<StgValue><ssdm name="tmp_51_64"/></StgValue>
</operation>

<operation id="3306" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1695" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1467  %tmp_54_64 = icmp slt i8 %prev_score_out_0_op_i1_64, %prev_score_out_6_64

]]></node>
<StgValue><ssdm name="tmp_54_64"/></StgValue>
</operation>

<operation id="3307" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1696" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1468  %tmp_55_64 = icmp slt i8 %prev_score_out_0_op_i1_64, %tmp_29_64

]]></node>
<StgValue><ssdm name="tmp_55_64"/></StgValue>
</operation>

<operation id="3308" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3490" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3262  store i8 %prev_score_out_2_i_62, i8* %score1_addr_63, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3309" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3491" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3263  store i20 %prev_orig_out_2_i_62, i20* %orig1_addr_63, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3310" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3495" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3267  %prev_score_out_0_op_i_63 = add i8 -1, %prev_score_out_2_i_62

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_63"/></StgValue>
</operation>

<operation id="3311" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3496" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3268  %tmp_59_63 = icmp slt i8 %prev_score_out_8_63, %prev_score_out_0_op_i_63

]]></node>
<StgValue><ssdm name="tmp_59_63"/></StgValue>
</operation>

<operation id="3312" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3497" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3269  %tmp_60_63 = icmp slt i8 %prev_score_out_8_63, %prev_score_out_0_op_i1_64

]]></node>
<StgValue><ssdm name="tmp_60_63"/></StgValue>
</operation>

<operation id="3313" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3499" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3271  %tmp_61_63 = icmp slt i8 %prev_score_out_0_op_i_63, %prev_score_out_8_63

]]></node>
<StgValue><ssdm name="tmp_61_63"/></StgValue>
</operation>

<operation id="3314" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3500" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3272  %tmp_62_63 = icmp slt i8 %prev_score_out_0_op_i_63, %prev_score_out_0_op_i1_64

]]></node>
<StgValue><ssdm name="tmp_62_63"/></StgValue>
</operation>

<operation id="3315" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3509" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3281  %diag_score_0_v_i_64_cast_cast = select i1 %tmp_58_64, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_64_cast_cast"/></StgValue>
</operation>

<operation id="3316" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3510" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3282  %prev_score_out_8_64 = add i8 %diag_score_0_v_i_64_cast_cast, %score2_load_1_64

]]></node>
<StgValue><ssdm name="prev_score_out_8_64"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="3317" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1686" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1458  %up_orig_64 = select i1 %tmp_5, i20 0, i20 %orig1_load_65

]]></node>
<StgValue><ssdm name="up_orig_64"/></StgValue>
</operation>

<operation id="3318" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1466  %or_cond_i1_64 = or i1 %tmp_50_64, %tmp_51_64

]]></node>
<StgValue><ssdm name="or_cond_i1_64"/></StgValue>
</operation>

<operation id="3319" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1469  %or_cond1_i1_64 = or i1 %tmp_54_64, %tmp_55_64

]]></node>
<StgValue><ssdm name="or_cond1_i1_64"/></StgValue>
</operation>

<operation id="3320" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1698" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1470  %prev_score_out_1_64 = select i1 %or_cond1_i1_64, i8 %tmp_29_64, i8 %prev_score_out_0_op_i1_64

]]></node>
<StgValue><ssdm name="prev_score_out_1_64"/></StgValue>
</operation>

<operation id="3321" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1699" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1471  %prev_orig_out_7_64 = select i1 %or_cond1_i1_64, i20 %up_orig_64, i20 %orig2_load_1_64

]]></node>
<StgValue><ssdm name="prev_orig_out_7_64"/></StgValue>
</operation>

<operation id="3322" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1700" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1472  %score2_load_1_65 = select i1 %or_cond_i1_64, i8 %prev_score_out_1_64, i8 %prev_score_out_6_64

]]></node>
<StgValue><ssdm name="score2_load_1_65"/></StgValue>
</operation>

<operation id="3323" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1701" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1473  %orig2_load_1_65 = select i1 %or_cond_i1_64, i20 %prev_orig_out_7_64, i20 %tmp_177

]]></node>
<StgValue><ssdm name="orig2_load_1_65"/></StgValue>
</operation>

<operation id="3324" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2453">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1705" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1477  %phitmp66 = add i8 -1, %score1_load_66

]]></node>
<StgValue><ssdm name="phitmp66"/></StgValue>
</operation>

<operation id="3325" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1706" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1478  %tmp_29_65 = select i1 %tmp_5, i8 -68, i8 %phitmp66

]]></node>
<StgValue><ssdm name="tmp_29_65"/></StgValue>
</operation>

<operation id="3326" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1726" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1498  %p_score1_load_65 = select i1 %tmp_5, i8 -67, i8 %score1_load_66

]]></node>
<StgValue><ssdm name="p_score1_load_65"/></StgValue>
</operation>

<operation id="3327" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1733" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1505  %diag_score_0_v_i1_66_cast_cast = select i1 %tmp_49_66, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_66_cast_cast"/></StgValue>
</operation>

<operation id="3328" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1734" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1506  %prev_score_out_6_66 = add i8 %p_score1_load_65, %diag_score_0_v_i1_66_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_66"/></StgValue>
</operation>

<operation id="3329" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3270  %or_cond_i_63 = or i1 %tmp_59_63, %tmp_60_63

]]></node>
<StgValue><ssdm name="or_cond_i_63"/></StgValue>
</operation>

<operation id="3330" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3273  %or_cond1_i_63 = or i1 %tmp_61_63, %tmp_62_63

]]></node>
<StgValue><ssdm name="or_cond1_i_63"/></StgValue>
</operation>

<operation id="3331" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3502" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3274  %prev_score_out_5_63 = select i1 %or_cond1_i_63, i8 %prev_score_out_0_op_i1_64, i8 %prev_score_out_0_op_i_63

]]></node>
<StgValue><ssdm name="prev_score_out_5_63"/></StgValue>
</operation>

<operation id="3332" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3503" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3275  %prev_orig_out_9_63 = select i1 %or_cond1_i_63, i20 %orig2_load_1_64, i20 %prev_orig_out_2_i_62

]]></node>
<StgValue><ssdm name="prev_orig_out_9_63"/></StgValue>
</operation>

<operation id="3333" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3504" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3276  %prev_score_out_2_i_63 = select i1 %or_cond_i_63, i8 %prev_score_out_5_63, i8 %prev_score_out_8_63

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_63"/></StgValue>
</operation>

<operation id="3334" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3505" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3277  %prev_orig_out_2_i_63 = select i1 %or_cond_i_63, i20 %prev_orig_out_9_63, i20 %orig2_load_1_63

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_63"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="3335" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1713" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1485  %prev_score_out_0_op_i1_65 = add i8 -1, %score2_load_1_65

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_65"/></StgValue>
</operation>

<operation id="3336" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1714" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1486  %tmp_50_65 = icmp slt i8 %prev_score_out_6_65, %prev_score_out_0_op_i1_65

]]></node>
<StgValue><ssdm name="tmp_50_65"/></StgValue>
</operation>

<operation id="3337" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1715" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1487  %tmp_51_65 = icmp slt i8 %prev_score_out_6_65, %tmp_29_65

]]></node>
<StgValue><ssdm name="tmp_51_65"/></StgValue>
</operation>

<operation id="3338" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1717" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1489  %tmp_54_65 = icmp slt i8 %prev_score_out_0_op_i1_65, %prev_score_out_6_65

]]></node>
<StgValue><ssdm name="tmp_54_65"/></StgValue>
</operation>

<operation id="3339" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1718" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1490  %tmp_55_65 = icmp slt i8 %prev_score_out_0_op_i1_65, %tmp_29_65

]]></node>
<StgValue><ssdm name="tmp_55_65"/></StgValue>
</operation>

<operation id="3340" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3506" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3278  store i8 %prev_score_out_2_i_63, i8* %score1_addr_64, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3341" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3507" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3279  store i20 %prev_orig_out_2_i_63, i20* %orig1_addr_64, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3342" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3511" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3283  %prev_score_out_0_op_i_64 = add i8 -1, %prev_score_out_2_i_63

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_64"/></StgValue>
</operation>

<operation id="3343" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3512" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3284  %tmp_59_64 = icmp slt i8 %prev_score_out_8_64, %prev_score_out_0_op_i_64

]]></node>
<StgValue><ssdm name="tmp_59_64"/></StgValue>
</operation>

<operation id="3344" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3513" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3285  %tmp_60_64 = icmp slt i8 %prev_score_out_8_64, %prev_score_out_0_op_i1_65

]]></node>
<StgValue><ssdm name="tmp_60_64"/></StgValue>
</operation>

<operation id="3345" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3515" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3287  %tmp_61_64 = icmp slt i8 %prev_score_out_0_op_i_64, %prev_score_out_8_64

]]></node>
<StgValue><ssdm name="tmp_61_64"/></StgValue>
</operation>

<operation id="3346" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3516" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3288  %tmp_62_64 = icmp slt i8 %prev_score_out_0_op_i_64, %prev_score_out_0_op_i1_65

]]></node>
<StgValue><ssdm name="tmp_62_64"/></StgValue>
</operation>

<operation id="3347" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3525" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3297  %diag_score_0_v_i_65_cast_cast = select i1 %tmp_58_65, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_65_cast_cast"/></StgValue>
</operation>

<operation id="3348" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3526" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3298  %prev_score_out_8_65 = add i8 %diag_score_0_v_i_65_cast_cast, %score2_load_1_65

]]></node>
<StgValue><ssdm name="prev_score_out_8_65"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="3349" st_id="137" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1707" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1479  %tmp_178 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_65

]]></node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="3350" st_id="137" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1708" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1480  %up_orig_65 = select i1 %tmp_5, i20 0, i20 %orig1_load_66

]]></node>
<StgValue><ssdm name="up_orig_65"/></StgValue>
</operation>

<operation id="3351" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1488  %or_cond_i1_65 = or i1 %tmp_50_65, %tmp_51_65

]]></node>
<StgValue><ssdm name="or_cond_i1_65"/></StgValue>
</operation>

<operation id="3352" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1491  %or_cond1_i1_65 = or i1 %tmp_54_65, %tmp_55_65

]]></node>
<StgValue><ssdm name="or_cond1_i1_65"/></StgValue>
</operation>

<operation id="3353" st_id="137" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1720" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1492  %prev_score_out_1_65 = select i1 %or_cond1_i1_65, i8 %tmp_29_65, i8 %prev_score_out_0_op_i1_65

]]></node>
<StgValue><ssdm name="prev_score_out_1_65"/></StgValue>
</operation>

<operation id="3354" st_id="137" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1721" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1493  %prev_orig_out_7_65 = select i1 %or_cond1_i1_65, i20 %up_orig_65, i20 %orig2_load_1_65

]]></node>
<StgValue><ssdm name="prev_orig_out_7_65"/></StgValue>
</operation>

<operation id="3355" st_id="137" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1722" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1494  %score2_load_1_66 = select i1 %or_cond_i1_65, i8 %prev_score_out_1_65, i8 %prev_score_out_6_65

]]></node>
<StgValue><ssdm name="score2_load_1_66"/></StgValue>
</operation>

<operation id="3356" st_id="137" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1723" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1495  %orig2_load_1_66 = select i1 %or_cond_i1_65, i20 %prev_orig_out_7_65, i20 %tmp_178

]]></node>
<StgValue><ssdm name="orig2_load_1_66"/></StgValue>
</operation>

<operation id="3357" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2454">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1727" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1499  %phitmp67 = add i8 -1, %score1_load_67

]]></node>
<StgValue><ssdm name="phitmp67"/></StgValue>
</operation>

<operation id="3358" st_id="137" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1728" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1500  %tmp_29_66 = select i1 %tmp_5, i8 -69, i8 %phitmp67

]]></node>
<StgValue><ssdm name="tmp_29_66"/></StgValue>
</operation>

<operation id="3359" st_id="137" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1748" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1520  %p_score1_load_66 = select i1 %tmp_5, i8 -68, i8 %score1_load_67

]]></node>
<StgValue><ssdm name="p_score1_load_66"/></StgValue>
</operation>

<operation id="3360" st_id="137" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1755" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1527  %diag_score_0_v_i1_67_cast_cast = select i1 %tmp_49_67, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_67_cast_cast"/></StgValue>
</operation>

<operation id="3361" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1756" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1528  %prev_score_out_6_67 = add i8 %p_score1_load_66, %diag_score_0_v_i1_67_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_67"/></StgValue>
</operation>

<operation id="3362" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3286  %or_cond_i_64 = or i1 %tmp_59_64, %tmp_60_64

]]></node>
<StgValue><ssdm name="or_cond_i_64"/></StgValue>
</operation>

<operation id="3363" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3289  %or_cond1_i_64 = or i1 %tmp_61_64, %tmp_62_64

]]></node>
<StgValue><ssdm name="or_cond1_i_64"/></StgValue>
</operation>

<operation id="3364" st_id="137" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3518" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3290  %prev_score_out_5_64 = select i1 %or_cond1_i_64, i8 %prev_score_out_0_op_i1_65, i8 %prev_score_out_0_op_i_64

]]></node>
<StgValue><ssdm name="prev_score_out_5_64"/></StgValue>
</operation>

<operation id="3365" st_id="137" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3519" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3291  %prev_orig_out_9_64 = select i1 %or_cond1_i_64, i20 %orig2_load_1_65, i20 %prev_orig_out_2_i_63

]]></node>
<StgValue><ssdm name="prev_orig_out_9_64"/></StgValue>
</operation>

<operation id="3366" st_id="137" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3520" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3292  %prev_score_out_2_i_64 = select i1 %or_cond_i_64, i8 %prev_score_out_5_64, i8 %prev_score_out_8_64

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_64"/></StgValue>
</operation>

<operation id="3367" st_id="137" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3521" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3293  %prev_orig_out_2_i_64 = select i1 %or_cond_i_64, i20 %prev_orig_out_9_64, i20 %orig2_load_1_64

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_64"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="3368" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1735" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1507  %prev_score_out_0_op_i1_66 = add i8 -1, %score2_load_1_66

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_66"/></StgValue>
</operation>

<operation id="3369" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1736" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1508  %tmp_50_66 = icmp slt i8 %prev_score_out_6_66, %prev_score_out_0_op_i1_66

]]></node>
<StgValue><ssdm name="tmp_50_66"/></StgValue>
</operation>

<operation id="3370" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1737" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1509  %tmp_51_66 = icmp slt i8 %prev_score_out_6_66, %tmp_29_66

]]></node>
<StgValue><ssdm name="tmp_51_66"/></StgValue>
</operation>

<operation id="3371" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1739" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1511  %tmp_54_66 = icmp slt i8 %prev_score_out_0_op_i1_66, %prev_score_out_6_66

]]></node>
<StgValue><ssdm name="tmp_54_66"/></StgValue>
</operation>

<operation id="3372" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1740" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1512  %tmp_55_66 = icmp slt i8 %prev_score_out_0_op_i1_66, %tmp_29_66

]]></node>
<StgValue><ssdm name="tmp_55_66"/></StgValue>
</operation>

<operation id="3373" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3522" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3294  store i8 %prev_score_out_2_i_64, i8* %score1_addr_65, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3374" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3523" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3295  store i20 %prev_orig_out_2_i_64, i20* %orig1_addr_65, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3375" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3527" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3299  %prev_score_out_0_op_i_65 = add i8 -1, %prev_score_out_2_i_64

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_65"/></StgValue>
</operation>

<operation id="3376" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3528" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3300  %tmp_59_65 = icmp slt i8 %prev_score_out_8_65, %prev_score_out_0_op_i_65

]]></node>
<StgValue><ssdm name="tmp_59_65"/></StgValue>
</operation>

<operation id="3377" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3529" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3301  %tmp_60_65 = icmp slt i8 %prev_score_out_8_65, %prev_score_out_0_op_i1_66

]]></node>
<StgValue><ssdm name="tmp_60_65"/></StgValue>
</operation>

<operation id="3378" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3531" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3303  %tmp_61_65 = icmp slt i8 %prev_score_out_0_op_i_65, %prev_score_out_8_65

]]></node>
<StgValue><ssdm name="tmp_61_65"/></StgValue>
</operation>

<operation id="3379" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3532" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3304  %tmp_62_65 = icmp slt i8 %prev_score_out_0_op_i_65, %prev_score_out_0_op_i1_66

]]></node>
<StgValue><ssdm name="tmp_62_65"/></StgValue>
</operation>

<operation id="3380" st_id="138" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3541" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3313  %diag_score_0_v_i_66_cast_cast = select i1 %tmp_58_66, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_66_cast_cast"/></StgValue>
</operation>

<operation id="3381" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3542" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3314  %prev_score_out_8_66 = add i8 %diag_score_0_v_i_66_cast_cast, %score2_load_1_66

]]></node>
<StgValue><ssdm name="prev_score_out_8_66"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="3382" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1729" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1501  %tmp_179 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_66

]]></node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="3383" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1730" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1502  %up_orig_66 = select i1 %tmp_5, i20 0, i20 %orig1_load_67

]]></node>
<StgValue><ssdm name="up_orig_66"/></StgValue>
</operation>

<operation id="3384" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1510  %or_cond_i1_66 = or i1 %tmp_50_66, %tmp_51_66

]]></node>
<StgValue><ssdm name="or_cond_i1_66"/></StgValue>
</operation>

<operation id="3385" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1513  %or_cond1_i1_66 = or i1 %tmp_54_66, %tmp_55_66

]]></node>
<StgValue><ssdm name="or_cond1_i1_66"/></StgValue>
</operation>

<operation id="3386" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1742" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1514  %prev_score_out_1_66 = select i1 %or_cond1_i1_66, i8 %tmp_29_66, i8 %prev_score_out_0_op_i1_66

]]></node>
<StgValue><ssdm name="prev_score_out_1_66"/></StgValue>
</operation>

<operation id="3387" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1743" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1515  %prev_orig_out_7_66 = select i1 %or_cond1_i1_66, i20 %up_orig_66, i20 %orig2_load_1_66

]]></node>
<StgValue><ssdm name="prev_orig_out_7_66"/></StgValue>
</operation>

<operation id="3388" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1744" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1516  %score2_load_1_67 = select i1 %or_cond_i1_66, i8 %prev_score_out_1_66, i8 %prev_score_out_6_66

]]></node>
<StgValue><ssdm name="score2_load_1_67"/></StgValue>
</operation>

<operation id="3389" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1745" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1517  %orig2_load_1_67 = select i1 %or_cond_i1_66, i20 %prev_orig_out_7_66, i20 %tmp_179

]]></node>
<StgValue><ssdm name="orig2_load_1_67"/></StgValue>
</operation>

<operation id="3390" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2455">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1749" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1521  %phitmp68 = add i8 -1, %score1_load_68

]]></node>
<StgValue><ssdm name="phitmp68"/></StgValue>
</operation>

<operation id="3391" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1750" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1522  %tmp_29_67 = select i1 %tmp_5, i8 -70, i8 %phitmp68

]]></node>
<StgValue><ssdm name="tmp_29_67"/></StgValue>
</operation>

<operation id="3392" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1770" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1542  %p_score1_load_67 = select i1 %tmp_5, i8 -69, i8 %score1_load_68

]]></node>
<StgValue><ssdm name="p_score1_load_67"/></StgValue>
</operation>

<operation id="3393" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1777" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1549  %diag_score_0_v_i1_68_cast_cast = select i1 %tmp_49_68, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_68_cast_cast"/></StgValue>
</operation>

<operation id="3394" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1778" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1550  %prev_score_out_6_68 = add i8 %p_score1_load_67, %diag_score_0_v_i1_68_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_68"/></StgValue>
</operation>

<operation id="3395" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3302  %or_cond_i_65 = or i1 %tmp_59_65, %tmp_60_65

]]></node>
<StgValue><ssdm name="or_cond_i_65"/></StgValue>
</operation>

<operation id="3396" st_id="139" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3305  %or_cond1_i_65 = or i1 %tmp_61_65, %tmp_62_65

]]></node>
<StgValue><ssdm name="or_cond1_i_65"/></StgValue>
</operation>

<operation id="3397" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3534" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3306  %prev_score_out_5_65 = select i1 %or_cond1_i_65, i8 %prev_score_out_0_op_i1_66, i8 %prev_score_out_0_op_i_65

]]></node>
<StgValue><ssdm name="prev_score_out_5_65"/></StgValue>
</operation>

<operation id="3398" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3535" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3307  %prev_orig_out_9_65 = select i1 %or_cond1_i_65, i20 %orig2_load_1_66, i20 %prev_orig_out_2_i_64

]]></node>
<StgValue><ssdm name="prev_orig_out_9_65"/></StgValue>
</operation>

<operation id="3399" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3536" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3308  %prev_score_out_2_i_65 = select i1 %or_cond_i_65, i8 %prev_score_out_5_65, i8 %prev_score_out_8_65

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_65"/></StgValue>
</operation>

<operation id="3400" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3537" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3309  %prev_orig_out_2_i_65 = select i1 %or_cond_i_65, i20 %prev_orig_out_9_65, i20 %orig2_load_1_65

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_65"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="3401" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1757" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1529  %prev_score_out_0_op_i1_67 = add i8 -1, %score2_load_1_67

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_67"/></StgValue>
</operation>

<operation id="3402" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1758" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1530  %tmp_50_67 = icmp slt i8 %prev_score_out_6_67, %prev_score_out_0_op_i1_67

]]></node>
<StgValue><ssdm name="tmp_50_67"/></StgValue>
</operation>

<operation id="3403" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1759" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1531  %tmp_51_67 = icmp slt i8 %prev_score_out_6_67, %tmp_29_67

]]></node>
<StgValue><ssdm name="tmp_51_67"/></StgValue>
</operation>

<operation id="3404" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1761" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1533  %tmp_54_67 = icmp slt i8 %prev_score_out_0_op_i1_67, %prev_score_out_6_67

]]></node>
<StgValue><ssdm name="tmp_54_67"/></StgValue>
</operation>

<operation id="3405" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1762" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1534  %tmp_55_67 = icmp slt i8 %prev_score_out_0_op_i1_67, %tmp_29_67

]]></node>
<StgValue><ssdm name="tmp_55_67"/></StgValue>
</operation>

<operation id="3406" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3538" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3310  store i8 %prev_score_out_2_i_65, i8* %score1_addr_66, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3407" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3539" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3311  store i20 %prev_orig_out_2_i_65, i20* %orig1_addr_66, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3408" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3543" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3315  %prev_score_out_0_op_i_66 = add i8 -1, %prev_score_out_2_i_65

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_66"/></StgValue>
</operation>

<operation id="3409" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3544" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3316  %tmp_59_66 = icmp slt i8 %prev_score_out_8_66, %prev_score_out_0_op_i_66

]]></node>
<StgValue><ssdm name="tmp_59_66"/></StgValue>
</operation>

<operation id="3410" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3545" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3317  %tmp_60_66 = icmp slt i8 %prev_score_out_8_66, %prev_score_out_0_op_i1_67

]]></node>
<StgValue><ssdm name="tmp_60_66"/></StgValue>
</operation>

<operation id="3411" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3547" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3319  %tmp_61_66 = icmp slt i8 %prev_score_out_0_op_i_66, %prev_score_out_8_66

]]></node>
<StgValue><ssdm name="tmp_61_66"/></StgValue>
</operation>

<operation id="3412" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3548" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3320  %tmp_62_66 = icmp slt i8 %prev_score_out_0_op_i_66, %prev_score_out_0_op_i1_67

]]></node>
<StgValue><ssdm name="tmp_62_66"/></StgValue>
</operation>

<operation id="3413" st_id="140" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3557" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3329  %diag_score_0_v_i_67_cast_cast = select i1 %tmp_58_67, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_67_cast_cast"/></StgValue>
</operation>

<operation id="3414" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3558" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3330  %prev_score_out_8_67 = add i8 %diag_score_0_v_i_67_cast_cast, %score2_load_1_67

]]></node>
<StgValue><ssdm name="prev_score_out_8_67"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="3415" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1751" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1523  %tmp_180 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_67

]]></node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="3416" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1752" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1524  %up_orig_67 = select i1 %tmp_5, i20 0, i20 %orig1_load_68

]]></node>
<StgValue><ssdm name="up_orig_67"/></StgValue>
</operation>

<operation id="3417" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1532  %or_cond_i1_67 = or i1 %tmp_50_67, %tmp_51_67

]]></node>
<StgValue><ssdm name="or_cond_i1_67"/></StgValue>
</operation>

<operation id="3418" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1535  %or_cond1_i1_67 = or i1 %tmp_54_67, %tmp_55_67

]]></node>
<StgValue><ssdm name="or_cond1_i1_67"/></StgValue>
</operation>

<operation id="3419" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1764" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1536  %prev_score_out_1_67 = select i1 %or_cond1_i1_67, i8 %tmp_29_67, i8 %prev_score_out_0_op_i1_67

]]></node>
<StgValue><ssdm name="prev_score_out_1_67"/></StgValue>
</operation>

<operation id="3420" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1765" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1537  %prev_orig_out_7_67 = select i1 %or_cond1_i1_67, i20 %up_orig_67, i20 %orig2_load_1_67

]]></node>
<StgValue><ssdm name="prev_orig_out_7_67"/></StgValue>
</operation>

<operation id="3421" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1766" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1538  %score2_load_1_68 = select i1 %or_cond_i1_67, i8 %prev_score_out_1_67, i8 %prev_score_out_6_67

]]></node>
<StgValue><ssdm name="score2_load_1_68"/></StgValue>
</operation>

<operation id="3422" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1767" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1539  %orig2_load_1_68 = select i1 %or_cond_i1_67, i20 %prev_orig_out_7_67, i20 %tmp_180

]]></node>
<StgValue><ssdm name="orig2_load_1_68"/></StgValue>
</operation>

<operation id="3423" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2456">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1771" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1543  %phitmp69 = add i8 -1, %score1_load_69

]]></node>
<StgValue><ssdm name="phitmp69"/></StgValue>
</operation>

<operation id="3424" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1772" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1544  %tmp_29_68 = select i1 %tmp_5, i8 -71, i8 %phitmp69

]]></node>
<StgValue><ssdm name="tmp_29_68"/></StgValue>
</operation>

<operation id="3425" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1792" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1564  %p_score1_load_68 = select i1 %tmp_5, i8 -70, i8 %score1_load_69

]]></node>
<StgValue><ssdm name="p_score1_load_68"/></StgValue>
</operation>

<operation id="3426" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1799" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1571  %diag_score_0_v_i1_69_cast_cast = select i1 %tmp_49_69, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_69_cast_cast"/></StgValue>
</operation>

<operation id="3427" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1800" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1572  %prev_score_out_6_69 = add i8 %p_score1_load_68, %diag_score_0_v_i1_69_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_69"/></StgValue>
</operation>

<operation id="3428" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3318  %or_cond_i_66 = or i1 %tmp_59_66, %tmp_60_66

]]></node>
<StgValue><ssdm name="or_cond_i_66"/></StgValue>
</operation>

<operation id="3429" st_id="141" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3321  %or_cond1_i_66 = or i1 %tmp_61_66, %tmp_62_66

]]></node>
<StgValue><ssdm name="or_cond1_i_66"/></StgValue>
</operation>

<operation id="3430" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3550" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3322  %prev_score_out_5_66 = select i1 %or_cond1_i_66, i8 %prev_score_out_0_op_i1_67, i8 %prev_score_out_0_op_i_66

]]></node>
<StgValue><ssdm name="prev_score_out_5_66"/></StgValue>
</operation>

<operation id="3431" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3551" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3323  %prev_orig_out_9_66 = select i1 %or_cond1_i_66, i20 %orig2_load_1_67, i20 %prev_orig_out_2_i_65

]]></node>
<StgValue><ssdm name="prev_orig_out_9_66"/></StgValue>
</operation>

<operation id="3432" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3552" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3324  %prev_score_out_2_i_66 = select i1 %or_cond_i_66, i8 %prev_score_out_5_66, i8 %prev_score_out_8_66

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_66"/></StgValue>
</operation>

<operation id="3433" st_id="141" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3553" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3325  %prev_orig_out_2_i_66 = select i1 %or_cond_i_66, i20 %prev_orig_out_9_66, i20 %orig2_load_1_66

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_66"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="3434" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1779" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1551  %prev_score_out_0_op_i1_68 = add i8 -1, %score2_load_1_68

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_68"/></StgValue>
</operation>

<operation id="3435" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1780" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1552  %tmp_50_68 = icmp slt i8 %prev_score_out_6_68, %prev_score_out_0_op_i1_68

]]></node>
<StgValue><ssdm name="tmp_50_68"/></StgValue>
</operation>

<operation id="3436" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1781" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1553  %tmp_51_68 = icmp slt i8 %prev_score_out_6_68, %tmp_29_68

]]></node>
<StgValue><ssdm name="tmp_51_68"/></StgValue>
</operation>

<operation id="3437" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1783" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1555  %tmp_54_68 = icmp slt i8 %prev_score_out_0_op_i1_68, %prev_score_out_6_68

]]></node>
<StgValue><ssdm name="tmp_54_68"/></StgValue>
</operation>

<operation id="3438" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1784" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1556  %tmp_55_68 = icmp slt i8 %prev_score_out_0_op_i1_68, %tmp_29_68

]]></node>
<StgValue><ssdm name="tmp_55_68"/></StgValue>
</operation>

<operation id="3439" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3554" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3326  store i8 %prev_score_out_2_i_66, i8* %score1_addr_67, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3440" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3555" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3327  store i20 %prev_orig_out_2_i_66, i20* %orig1_addr_67, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3441" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3559" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3331  %prev_score_out_0_op_i_67 = add i8 -1, %prev_score_out_2_i_66

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_67"/></StgValue>
</operation>

<operation id="3442" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3560" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3332  %tmp_59_67 = icmp slt i8 %prev_score_out_8_67, %prev_score_out_0_op_i_67

]]></node>
<StgValue><ssdm name="tmp_59_67"/></StgValue>
</operation>

<operation id="3443" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3561" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3333  %tmp_60_67 = icmp slt i8 %prev_score_out_8_67, %prev_score_out_0_op_i1_68

]]></node>
<StgValue><ssdm name="tmp_60_67"/></StgValue>
</operation>

<operation id="3444" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3563" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3335  %tmp_61_67 = icmp slt i8 %prev_score_out_0_op_i_67, %prev_score_out_8_67

]]></node>
<StgValue><ssdm name="tmp_61_67"/></StgValue>
</operation>

<operation id="3445" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3564" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3336  %tmp_62_67 = icmp slt i8 %prev_score_out_0_op_i_67, %prev_score_out_0_op_i1_68

]]></node>
<StgValue><ssdm name="tmp_62_67"/></StgValue>
</operation>

<operation id="3446" st_id="142" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3573" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3345  %diag_score_0_v_i_68_cast_cast = select i1 %tmp_58_68, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_68_cast_cast"/></StgValue>
</operation>

<operation id="3447" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3574" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3346  %prev_score_out_8_68 = add i8 %diag_score_0_v_i_68_cast_cast, %score2_load_1_68

]]></node>
<StgValue><ssdm name="prev_score_out_8_68"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="3448" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1773" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1545  %tmp_181 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_68

]]></node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="3449" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1774" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1546  %up_orig_68 = select i1 %tmp_5, i20 0, i20 %orig1_load_69

]]></node>
<StgValue><ssdm name="up_orig_68"/></StgValue>
</operation>

<operation id="3450" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1554  %or_cond_i1_68 = or i1 %tmp_50_68, %tmp_51_68

]]></node>
<StgValue><ssdm name="or_cond_i1_68"/></StgValue>
</operation>

<operation id="3451" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1557  %or_cond1_i1_68 = or i1 %tmp_54_68, %tmp_55_68

]]></node>
<StgValue><ssdm name="or_cond1_i1_68"/></StgValue>
</operation>

<operation id="3452" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1786" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1558  %prev_score_out_1_68 = select i1 %or_cond1_i1_68, i8 %tmp_29_68, i8 %prev_score_out_0_op_i1_68

]]></node>
<StgValue><ssdm name="prev_score_out_1_68"/></StgValue>
</operation>

<operation id="3453" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1787" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1559  %prev_orig_out_7_68 = select i1 %or_cond1_i1_68, i20 %up_orig_68, i20 %orig2_load_1_68

]]></node>
<StgValue><ssdm name="prev_orig_out_7_68"/></StgValue>
</operation>

<operation id="3454" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1788" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1560  %score2_load_1_69 = select i1 %or_cond_i1_68, i8 %prev_score_out_1_68, i8 %prev_score_out_6_68

]]></node>
<StgValue><ssdm name="score2_load_1_69"/></StgValue>
</operation>

<operation id="3455" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1789" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1561  %orig2_load_1_69 = select i1 %or_cond_i1_68, i20 %prev_orig_out_7_68, i20 %tmp_181

]]></node>
<StgValue><ssdm name="orig2_load_1_69"/></StgValue>
</operation>

<operation id="3456" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2457">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1793" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1565  %phitmp70 = add i8 -1, %score1_load_70

]]></node>
<StgValue><ssdm name="phitmp70"/></StgValue>
</operation>

<operation id="3457" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1794" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1566  %tmp_29_69 = select i1 %tmp_5, i8 -72, i8 %phitmp70

]]></node>
<StgValue><ssdm name="tmp_29_69"/></StgValue>
</operation>

<operation id="3458" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1814" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1586  %p_score1_load_69 = select i1 %tmp_5, i8 -71, i8 %score1_load_70

]]></node>
<StgValue><ssdm name="p_score1_load_69"/></StgValue>
</operation>

<operation id="3459" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1821" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1593  %diag_score_0_v_i1_70_cast_cast = select i1 %tmp_49_70, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_70_cast_cast"/></StgValue>
</operation>

<operation id="3460" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1822" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1594  %prev_score_out_6_70 = add i8 %p_score1_load_69, %diag_score_0_v_i1_70_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_70"/></StgValue>
</operation>

<operation id="3461" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3334  %or_cond_i_67 = or i1 %tmp_59_67, %tmp_60_67

]]></node>
<StgValue><ssdm name="or_cond_i_67"/></StgValue>
</operation>

<operation id="3462" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3337  %or_cond1_i_67 = or i1 %tmp_61_67, %tmp_62_67

]]></node>
<StgValue><ssdm name="or_cond1_i_67"/></StgValue>
</operation>

<operation id="3463" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3566" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3338  %prev_score_out_5_67 = select i1 %or_cond1_i_67, i8 %prev_score_out_0_op_i1_68, i8 %prev_score_out_0_op_i_67

]]></node>
<StgValue><ssdm name="prev_score_out_5_67"/></StgValue>
</operation>

<operation id="3464" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3567" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3339  %prev_orig_out_9_67 = select i1 %or_cond1_i_67, i20 %orig2_load_1_68, i20 %prev_orig_out_2_i_66

]]></node>
<StgValue><ssdm name="prev_orig_out_9_67"/></StgValue>
</operation>

<operation id="3465" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3568" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3340  %prev_score_out_2_i_67 = select i1 %or_cond_i_67, i8 %prev_score_out_5_67, i8 %prev_score_out_8_67

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_67"/></StgValue>
</operation>

<operation id="3466" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3569" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3341  %prev_orig_out_2_i_67 = select i1 %or_cond_i_67, i20 %prev_orig_out_9_67, i20 %orig2_load_1_67

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_67"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="3467" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1801" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1573  %prev_score_out_0_op_i1_69 = add i8 -1, %score2_load_1_69

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_69"/></StgValue>
</operation>

<operation id="3468" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1802" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1574  %tmp_50_69 = icmp slt i8 %prev_score_out_6_69, %prev_score_out_0_op_i1_69

]]></node>
<StgValue><ssdm name="tmp_50_69"/></StgValue>
</operation>

<operation id="3469" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1803" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1575  %tmp_51_69 = icmp slt i8 %prev_score_out_6_69, %tmp_29_69

]]></node>
<StgValue><ssdm name="tmp_51_69"/></StgValue>
</operation>

<operation id="3470" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1805" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1577  %tmp_54_69 = icmp slt i8 %prev_score_out_0_op_i1_69, %prev_score_out_6_69

]]></node>
<StgValue><ssdm name="tmp_54_69"/></StgValue>
</operation>

<operation id="3471" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1806" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1578  %tmp_55_69 = icmp slt i8 %prev_score_out_0_op_i1_69, %tmp_29_69

]]></node>
<StgValue><ssdm name="tmp_55_69"/></StgValue>
</operation>

<operation id="3472" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3570" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3342  store i8 %prev_score_out_2_i_67, i8* %score1_addr_68, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3473" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3571" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3343  store i20 %prev_orig_out_2_i_67, i20* %orig1_addr_68, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3474" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3575" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3347  %prev_score_out_0_op_i_68 = add i8 -1, %prev_score_out_2_i_67

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_68"/></StgValue>
</operation>

<operation id="3475" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3576" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3348  %tmp_59_68 = icmp slt i8 %prev_score_out_8_68, %prev_score_out_0_op_i_68

]]></node>
<StgValue><ssdm name="tmp_59_68"/></StgValue>
</operation>

<operation id="3476" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3577" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3349  %tmp_60_68 = icmp slt i8 %prev_score_out_8_68, %prev_score_out_0_op_i1_69

]]></node>
<StgValue><ssdm name="tmp_60_68"/></StgValue>
</operation>

<operation id="3477" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3579" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3351  %tmp_61_68 = icmp slt i8 %prev_score_out_0_op_i_68, %prev_score_out_8_68

]]></node>
<StgValue><ssdm name="tmp_61_68"/></StgValue>
</operation>

<operation id="3478" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3580" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3352  %tmp_62_68 = icmp slt i8 %prev_score_out_0_op_i_68, %prev_score_out_0_op_i1_69

]]></node>
<StgValue><ssdm name="tmp_62_68"/></StgValue>
</operation>

<operation id="3479" st_id="144" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3589" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3361  %diag_score_0_v_i_69_cast_cast = select i1 %tmp_58_69, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_69_cast_cast"/></StgValue>
</operation>

<operation id="3480" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3590" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3362  %prev_score_out_8_69 = add i8 %diag_score_0_v_i_69_cast_cast, %score2_load_1_69

]]></node>
<StgValue><ssdm name="prev_score_out_8_69"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="3481" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1795" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1567  %tmp_182 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_69

]]></node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="3482" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1796" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1568  %up_orig_69 = select i1 %tmp_5, i20 0, i20 %orig1_load_70

]]></node>
<StgValue><ssdm name="up_orig_69"/></StgValue>
</operation>

<operation id="3483" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1576  %or_cond_i1_69 = or i1 %tmp_50_69, %tmp_51_69

]]></node>
<StgValue><ssdm name="or_cond_i1_69"/></StgValue>
</operation>

<operation id="3484" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1579  %or_cond1_i1_69 = or i1 %tmp_54_69, %tmp_55_69

]]></node>
<StgValue><ssdm name="or_cond1_i1_69"/></StgValue>
</operation>

<operation id="3485" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1808" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1580  %prev_score_out_1_69 = select i1 %or_cond1_i1_69, i8 %tmp_29_69, i8 %prev_score_out_0_op_i1_69

]]></node>
<StgValue><ssdm name="prev_score_out_1_69"/></StgValue>
</operation>

<operation id="3486" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1809" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1581  %prev_orig_out_7_69 = select i1 %or_cond1_i1_69, i20 %up_orig_69, i20 %orig2_load_1_69

]]></node>
<StgValue><ssdm name="prev_orig_out_7_69"/></StgValue>
</operation>

<operation id="3487" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1810" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1582  %score2_load_1_70 = select i1 %or_cond_i1_69, i8 %prev_score_out_1_69, i8 %prev_score_out_6_69

]]></node>
<StgValue><ssdm name="score2_load_1_70"/></StgValue>
</operation>

<operation id="3488" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1811" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1583  %orig2_load_1_70 = select i1 %or_cond_i1_69, i20 %prev_orig_out_7_69, i20 %tmp_182

]]></node>
<StgValue><ssdm name="orig2_load_1_70"/></StgValue>
</operation>

<operation id="3489" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2458">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1815" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1587  %phitmp71 = add i8 -1, %score1_load_71

]]></node>
<StgValue><ssdm name="phitmp71"/></StgValue>
</operation>

<operation id="3490" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1836" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1608  %p_score1_load_70 = select i1 %tmp_5, i8 -72, i8 %score1_load_71

]]></node>
<StgValue><ssdm name="p_score1_load_70"/></StgValue>
</operation>

<operation id="3491" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1843" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1615  %diag_score_0_v_i1_71_cast_cast = select i1 %tmp_49_71, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_71_cast_cast"/></StgValue>
</operation>

<operation id="3492" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1844" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1616  %prev_score_out_6_71 = add i8 %p_score1_load_70, %diag_score_0_v_i1_71_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_71"/></StgValue>
</operation>

<operation id="3493" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3350  %or_cond_i_68 = or i1 %tmp_59_68, %tmp_60_68

]]></node>
<StgValue><ssdm name="or_cond_i_68"/></StgValue>
</operation>

<operation id="3494" st_id="145" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3353  %or_cond1_i_68 = or i1 %tmp_61_68, %tmp_62_68

]]></node>
<StgValue><ssdm name="or_cond1_i_68"/></StgValue>
</operation>

<operation id="3495" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3582" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3354  %prev_score_out_5_68 = select i1 %or_cond1_i_68, i8 %prev_score_out_0_op_i1_69, i8 %prev_score_out_0_op_i_68

]]></node>
<StgValue><ssdm name="prev_score_out_5_68"/></StgValue>
</operation>

<operation id="3496" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3583" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3355  %prev_orig_out_9_68 = select i1 %or_cond1_i_68, i20 %orig2_load_1_69, i20 %prev_orig_out_2_i_67

]]></node>
<StgValue><ssdm name="prev_orig_out_9_68"/></StgValue>
</operation>

<operation id="3497" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3584" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3356  %prev_score_out_2_i_68 = select i1 %or_cond_i_68, i8 %prev_score_out_5_68, i8 %prev_score_out_8_68

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_68"/></StgValue>
</operation>

<operation id="3498" st_id="145" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3585" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3357  %prev_orig_out_2_i_68 = select i1 %or_cond_i_68, i20 %prev_orig_out_9_68, i20 %orig2_load_1_68

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_68"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="3499" st_id="146" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1816" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1588  %tmp_29_70 = select i1 %tmp_5, i8 -73, i8 %phitmp71

]]></node>
<StgValue><ssdm name="tmp_29_70"/></StgValue>
</operation>

<operation id="3500" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1823" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1595  %prev_score_out_0_op_i1_70 = add i8 -1, %score2_load_1_70

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_70"/></StgValue>
</operation>

<operation id="3501" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1824" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1596  %tmp_50_70 = icmp slt i8 %prev_score_out_6_70, %prev_score_out_0_op_i1_70

]]></node>
<StgValue><ssdm name="tmp_50_70"/></StgValue>
</operation>

<operation id="3502" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1825" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1597  %tmp_51_70 = icmp slt i8 %prev_score_out_6_70, %tmp_29_70

]]></node>
<StgValue><ssdm name="tmp_51_70"/></StgValue>
</operation>

<operation id="3503" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1827" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1599  %tmp_54_70 = icmp slt i8 %prev_score_out_0_op_i1_70, %prev_score_out_6_70

]]></node>
<StgValue><ssdm name="tmp_54_70"/></StgValue>
</operation>

<operation id="3504" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1828" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1600  %tmp_55_70 = icmp slt i8 %prev_score_out_0_op_i1_70, %tmp_29_70

]]></node>
<StgValue><ssdm name="tmp_55_70"/></StgValue>
</operation>

<operation id="3505" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3586" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3358  store i8 %prev_score_out_2_i_68, i8* %score1_addr_69, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3506" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3587" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3359  store i20 %prev_orig_out_2_i_68, i20* %orig1_addr_69, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3507" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3591" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3363  %prev_score_out_0_op_i_69 = add i8 -1, %prev_score_out_2_i_68

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_69"/></StgValue>
</operation>

<operation id="3508" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3592" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3364  %tmp_59_69 = icmp slt i8 %prev_score_out_8_69, %prev_score_out_0_op_i_69

]]></node>
<StgValue><ssdm name="tmp_59_69"/></StgValue>
</operation>

<operation id="3509" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3593" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3365  %tmp_60_69 = icmp slt i8 %prev_score_out_8_69, %prev_score_out_0_op_i1_70

]]></node>
<StgValue><ssdm name="tmp_60_69"/></StgValue>
</operation>

<operation id="3510" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3595" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3367  %tmp_61_69 = icmp slt i8 %prev_score_out_0_op_i_69, %prev_score_out_8_69

]]></node>
<StgValue><ssdm name="tmp_61_69"/></StgValue>
</operation>

<operation id="3511" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3596" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3368  %tmp_62_69 = icmp slt i8 %prev_score_out_0_op_i_69, %prev_score_out_0_op_i1_70

]]></node>
<StgValue><ssdm name="tmp_62_69"/></StgValue>
</operation>

<operation id="3512" st_id="146" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3605" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3377  %diag_score_0_v_i_70_cast_cast = select i1 %tmp_58_70, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_70_cast_cast"/></StgValue>
</operation>

<operation id="3513" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3606" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3378  %prev_score_out_8_70 = add i8 %diag_score_0_v_i_70_cast_cast, %score2_load_1_70

]]></node>
<StgValue><ssdm name="prev_score_out_8_70"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="3514" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1817" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1589  %tmp_183 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_70

]]></node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="3515" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1818" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1590  %up_orig_70 = select i1 %tmp_5, i20 0, i20 %orig1_load_71

]]></node>
<StgValue><ssdm name="up_orig_70"/></StgValue>
</operation>

<operation id="3516" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1598  %or_cond_i1_70 = or i1 %tmp_50_70, %tmp_51_70

]]></node>
<StgValue><ssdm name="or_cond_i1_70"/></StgValue>
</operation>

<operation id="3517" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1601  %or_cond1_i1_70 = or i1 %tmp_54_70, %tmp_55_70

]]></node>
<StgValue><ssdm name="or_cond1_i1_70"/></StgValue>
</operation>

<operation id="3518" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1830" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1602  %prev_score_out_1_70 = select i1 %or_cond1_i1_70, i8 %tmp_29_70, i8 %prev_score_out_0_op_i1_70

]]></node>
<StgValue><ssdm name="prev_score_out_1_70"/></StgValue>
</operation>

<operation id="3519" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1831" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1603  %prev_orig_out_7_70 = select i1 %or_cond1_i1_70, i20 %up_orig_70, i20 %orig2_load_1_70

]]></node>
<StgValue><ssdm name="prev_orig_out_7_70"/></StgValue>
</operation>

<operation id="3520" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1832" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1604  %score2_load_1_71 = select i1 %or_cond_i1_70, i8 %prev_score_out_1_70, i8 %prev_score_out_6_70

]]></node>
<StgValue><ssdm name="score2_load_1_71"/></StgValue>
</operation>

<operation id="3521" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1833" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1605  %orig2_load_1_71 = select i1 %or_cond_i1_70, i20 %prev_orig_out_7_70, i20 %tmp_183

]]></node>
<StgValue><ssdm name="orig2_load_1_71"/></StgValue>
</operation>

<operation id="3522" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2459">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1837" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1609  %phitmp72 = add i8 -1, %score1_load_72

]]></node>
<StgValue><ssdm name="phitmp72"/></StgValue>
</operation>

<operation id="3523" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1858" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1630  %p_score1_load_71 = select i1 %tmp_5, i8 -73, i8 %score1_load_72

]]></node>
<StgValue><ssdm name="p_score1_load_71"/></StgValue>
</operation>

<operation id="3524" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1865" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1637  %diag_score_0_v_i1_72_cast_cast = select i1 %tmp_49_72, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_72_cast_cast"/></StgValue>
</operation>

<operation id="3525" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1866" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1638  %prev_score_out_6_72 = add i8 %p_score1_load_71, %diag_score_0_v_i1_72_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_72"/></StgValue>
</operation>

<operation id="3526" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3366  %or_cond_i_69 = or i1 %tmp_59_69, %tmp_60_69

]]></node>
<StgValue><ssdm name="or_cond_i_69"/></StgValue>
</operation>

<operation id="3527" st_id="147" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3369  %or_cond1_i_69 = or i1 %tmp_61_69, %tmp_62_69

]]></node>
<StgValue><ssdm name="or_cond1_i_69"/></StgValue>
</operation>

<operation id="3528" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3598" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3370  %prev_score_out_5_69 = select i1 %or_cond1_i_69, i8 %prev_score_out_0_op_i1_70, i8 %prev_score_out_0_op_i_69

]]></node>
<StgValue><ssdm name="prev_score_out_5_69"/></StgValue>
</operation>

<operation id="3529" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3599" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3371  %prev_orig_out_9_69 = select i1 %or_cond1_i_69, i20 %orig2_load_1_70, i20 %prev_orig_out_2_i_68

]]></node>
<StgValue><ssdm name="prev_orig_out_9_69"/></StgValue>
</operation>

<operation id="3530" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3600" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3372  %prev_score_out_2_i_69 = select i1 %or_cond_i_69, i8 %prev_score_out_5_69, i8 %prev_score_out_8_69

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_69"/></StgValue>
</operation>

<operation id="3531" st_id="147" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3601" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3373  %prev_orig_out_2_i_69 = select i1 %or_cond_i_69, i20 %prev_orig_out_9_69, i20 %orig2_load_1_69

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_69"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="3532" st_id="148" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1838" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1610  %tmp_29_71 = select i1 %tmp_5, i8 -74, i8 %phitmp72

]]></node>
<StgValue><ssdm name="tmp_29_71"/></StgValue>
</operation>

<operation id="3533" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1845" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1617  %prev_score_out_0_op_i1_71 = add i8 -1, %score2_load_1_71

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_71"/></StgValue>
</operation>

<operation id="3534" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1846" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1618  %tmp_50_71 = icmp slt i8 %prev_score_out_6_71, %prev_score_out_0_op_i1_71

]]></node>
<StgValue><ssdm name="tmp_50_71"/></StgValue>
</operation>

<operation id="3535" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1847" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1619  %tmp_51_71 = icmp slt i8 %prev_score_out_6_71, %tmp_29_71

]]></node>
<StgValue><ssdm name="tmp_51_71"/></StgValue>
</operation>

<operation id="3536" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1849" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1621  %tmp_54_71 = icmp slt i8 %prev_score_out_0_op_i1_71, %prev_score_out_6_71

]]></node>
<StgValue><ssdm name="tmp_54_71"/></StgValue>
</operation>

<operation id="3537" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1850" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1622  %tmp_55_71 = icmp slt i8 %prev_score_out_0_op_i1_71, %tmp_29_71

]]></node>
<StgValue><ssdm name="tmp_55_71"/></StgValue>
</operation>

<operation id="3538" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3602" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3374  store i8 %prev_score_out_2_i_69, i8* %score1_addr_70, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3539" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3603" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3375  store i20 %prev_orig_out_2_i_69, i20* %orig1_addr_70, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3540" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3607" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3379  %prev_score_out_0_op_i_70 = add i8 -1, %prev_score_out_2_i_69

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_70"/></StgValue>
</operation>

<operation id="3541" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3608" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3380  %tmp_59_70 = icmp slt i8 %prev_score_out_8_70, %prev_score_out_0_op_i_70

]]></node>
<StgValue><ssdm name="tmp_59_70"/></StgValue>
</operation>

<operation id="3542" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3609" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3381  %tmp_60_70 = icmp slt i8 %prev_score_out_8_70, %prev_score_out_0_op_i1_71

]]></node>
<StgValue><ssdm name="tmp_60_70"/></StgValue>
</operation>

<operation id="3543" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3611" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3383  %tmp_61_70 = icmp slt i8 %prev_score_out_0_op_i_70, %prev_score_out_8_70

]]></node>
<StgValue><ssdm name="tmp_61_70"/></StgValue>
</operation>

<operation id="3544" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3612" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3384  %tmp_62_70 = icmp slt i8 %prev_score_out_0_op_i_70, %prev_score_out_0_op_i1_71

]]></node>
<StgValue><ssdm name="tmp_62_70"/></StgValue>
</operation>

<operation id="3545" st_id="148" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3621" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3393  %diag_score_0_v_i_71_cast_cast = select i1 %tmp_58_71, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_71_cast_cast"/></StgValue>
</operation>

<operation id="3546" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3622" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3394  %prev_score_out_8_71 = add i8 %diag_score_0_v_i_71_cast_cast, %score2_load_1_71

]]></node>
<StgValue><ssdm name="prev_score_out_8_71"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="3547" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1839" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1611  %tmp_184 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_71

]]></node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="3548" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1840" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1612  %up_orig_71 = select i1 %tmp_5, i20 0, i20 %orig1_load_72

]]></node>
<StgValue><ssdm name="up_orig_71"/></StgValue>
</operation>

<operation id="3549" st_id="149" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1620  %or_cond_i1_71 = or i1 %tmp_50_71, %tmp_51_71

]]></node>
<StgValue><ssdm name="or_cond_i1_71"/></StgValue>
</operation>

<operation id="3550" st_id="149" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1623  %or_cond1_i1_71 = or i1 %tmp_54_71, %tmp_55_71

]]></node>
<StgValue><ssdm name="or_cond1_i1_71"/></StgValue>
</operation>

<operation id="3551" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1852" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1624  %prev_score_out_1_71 = select i1 %or_cond1_i1_71, i8 %tmp_29_71, i8 %prev_score_out_0_op_i1_71

]]></node>
<StgValue><ssdm name="prev_score_out_1_71"/></StgValue>
</operation>

<operation id="3552" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1853" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1625  %prev_orig_out_7_71 = select i1 %or_cond1_i1_71, i20 %up_orig_71, i20 %orig2_load_1_71

]]></node>
<StgValue><ssdm name="prev_orig_out_7_71"/></StgValue>
</operation>

<operation id="3553" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1854" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1626  %score2_load_1_72 = select i1 %or_cond_i1_71, i8 %prev_score_out_1_71, i8 %prev_score_out_6_71

]]></node>
<StgValue><ssdm name="score2_load_1_72"/></StgValue>
</operation>

<operation id="3554" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1855" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1627  %orig2_load_1_72 = select i1 %or_cond_i1_71, i20 %prev_orig_out_7_71, i20 %tmp_184

]]></node>
<StgValue><ssdm name="orig2_load_1_72"/></StgValue>
</operation>

<operation id="3555" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2460">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1859" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1631  %phitmp73 = add i8 -1, %score1_load_73

]]></node>
<StgValue><ssdm name="phitmp73"/></StgValue>
</operation>

<operation id="3556" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1880" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1652  %p_score1_load_72 = select i1 %tmp_5, i8 -74, i8 %score1_load_73

]]></node>
<StgValue><ssdm name="p_score1_load_72"/></StgValue>
</operation>

<operation id="3557" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1887" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1659  %diag_score_0_v_i1_73_cast_cast = select i1 %tmp_49_73, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_73_cast_cast"/></StgValue>
</operation>

<operation id="3558" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1888" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1660  %prev_score_out_6_73 = add i8 %p_score1_load_72, %diag_score_0_v_i1_73_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_73"/></StgValue>
</operation>

<operation id="3559" st_id="149" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3382  %or_cond_i_70 = or i1 %tmp_59_70, %tmp_60_70

]]></node>
<StgValue><ssdm name="or_cond_i_70"/></StgValue>
</operation>

<operation id="3560" st_id="149" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3385  %or_cond1_i_70 = or i1 %tmp_61_70, %tmp_62_70

]]></node>
<StgValue><ssdm name="or_cond1_i_70"/></StgValue>
</operation>

<operation id="3561" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3614" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3386  %prev_score_out_5_70 = select i1 %or_cond1_i_70, i8 %prev_score_out_0_op_i1_71, i8 %prev_score_out_0_op_i_70

]]></node>
<StgValue><ssdm name="prev_score_out_5_70"/></StgValue>
</operation>

<operation id="3562" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3615" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3387  %prev_orig_out_9_70 = select i1 %or_cond1_i_70, i20 %orig2_load_1_71, i20 %prev_orig_out_2_i_69

]]></node>
<StgValue><ssdm name="prev_orig_out_9_70"/></StgValue>
</operation>

<operation id="3563" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3616" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3388  %prev_score_out_2_i_70 = select i1 %or_cond_i_70, i8 %prev_score_out_5_70, i8 %prev_score_out_8_70

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_70"/></StgValue>
</operation>

<operation id="3564" st_id="149" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3617" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3389  %prev_orig_out_2_i_70 = select i1 %or_cond_i_70, i20 %prev_orig_out_9_70, i20 %orig2_load_1_70

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_70"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="3565" st_id="150" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1860" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1632  %tmp_29_72 = select i1 %tmp_5, i8 -75, i8 %phitmp73

]]></node>
<StgValue><ssdm name="tmp_29_72"/></StgValue>
</operation>

<operation id="3566" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1867" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1639  %prev_score_out_0_op_i1_72 = add i8 -1, %score2_load_1_72

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_72"/></StgValue>
</operation>

<operation id="3567" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1868" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1640  %tmp_50_72 = icmp slt i8 %prev_score_out_6_72, %prev_score_out_0_op_i1_72

]]></node>
<StgValue><ssdm name="tmp_50_72"/></StgValue>
</operation>

<operation id="3568" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1869" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1641  %tmp_51_72 = icmp slt i8 %prev_score_out_6_72, %tmp_29_72

]]></node>
<StgValue><ssdm name="tmp_51_72"/></StgValue>
</operation>

<operation id="3569" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1871" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1643  %tmp_54_72 = icmp slt i8 %prev_score_out_0_op_i1_72, %prev_score_out_6_72

]]></node>
<StgValue><ssdm name="tmp_54_72"/></StgValue>
</operation>

<operation id="3570" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1872" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1644  %tmp_55_72 = icmp slt i8 %prev_score_out_0_op_i1_72, %tmp_29_72

]]></node>
<StgValue><ssdm name="tmp_55_72"/></StgValue>
</operation>

<operation id="3571" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3618" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3390  store i8 %prev_score_out_2_i_70, i8* %score1_addr_71, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3572" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3619" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3391  store i20 %prev_orig_out_2_i_70, i20* %orig1_addr_71, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3573" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3623" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3395  %prev_score_out_0_op_i_71 = add i8 -1, %prev_score_out_2_i_70

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_71"/></StgValue>
</operation>

<operation id="3574" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3624" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3396  %tmp_59_71 = icmp slt i8 %prev_score_out_8_71, %prev_score_out_0_op_i_71

]]></node>
<StgValue><ssdm name="tmp_59_71"/></StgValue>
</operation>

<operation id="3575" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3625" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3397  %tmp_60_71 = icmp slt i8 %prev_score_out_8_71, %prev_score_out_0_op_i1_72

]]></node>
<StgValue><ssdm name="tmp_60_71"/></StgValue>
</operation>

<operation id="3576" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3627" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3399  %tmp_61_71 = icmp slt i8 %prev_score_out_0_op_i_71, %prev_score_out_8_71

]]></node>
<StgValue><ssdm name="tmp_61_71"/></StgValue>
</operation>

<operation id="3577" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3628" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3400  %tmp_62_71 = icmp slt i8 %prev_score_out_0_op_i_71, %prev_score_out_0_op_i1_72

]]></node>
<StgValue><ssdm name="tmp_62_71"/></StgValue>
</operation>

<operation id="3578" st_id="150" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3637" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3409  %diag_score_0_v_i_72_cast_cast = select i1 %tmp_58_72, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_72_cast_cast"/></StgValue>
</operation>

<operation id="3579" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3638" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3410  %prev_score_out_8_72 = add i8 %diag_score_0_v_i_72_cast_cast, %score2_load_1_72

]]></node>
<StgValue><ssdm name="prev_score_out_8_72"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="3580" st_id="151" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1861" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1633  %tmp_185 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_72

]]></node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="3581" st_id="151" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1862" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1634  %up_orig_72 = select i1 %tmp_5, i20 0, i20 %orig1_load_73

]]></node>
<StgValue><ssdm name="up_orig_72"/></StgValue>
</operation>

<operation id="3582" st_id="151" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1642  %or_cond_i1_72 = or i1 %tmp_50_72, %tmp_51_72

]]></node>
<StgValue><ssdm name="or_cond_i1_72"/></StgValue>
</operation>

<operation id="3583" st_id="151" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1645  %or_cond1_i1_72 = or i1 %tmp_54_72, %tmp_55_72

]]></node>
<StgValue><ssdm name="or_cond1_i1_72"/></StgValue>
</operation>

<operation id="3584" st_id="151" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1874" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1646  %prev_score_out_1_72 = select i1 %or_cond1_i1_72, i8 %tmp_29_72, i8 %prev_score_out_0_op_i1_72

]]></node>
<StgValue><ssdm name="prev_score_out_1_72"/></StgValue>
</operation>

<operation id="3585" st_id="151" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1875" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1647  %prev_orig_out_7_72 = select i1 %or_cond1_i1_72, i20 %up_orig_72, i20 %orig2_load_1_72

]]></node>
<StgValue><ssdm name="prev_orig_out_7_72"/></StgValue>
</operation>

<operation id="3586" st_id="151" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1876" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1648  %score2_load_1_73 = select i1 %or_cond_i1_72, i8 %prev_score_out_1_72, i8 %prev_score_out_6_72

]]></node>
<StgValue><ssdm name="score2_load_1_73"/></StgValue>
</operation>

<operation id="3587" st_id="151" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1877" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1649  %orig2_load_1_73 = select i1 %or_cond_i1_72, i20 %prev_orig_out_7_72, i20 %tmp_185

]]></node>
<StgValue><ssdm name="orig2_load_1_73"/></StgValue>
</operation>

<operation id="3588" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2461">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1881" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1653  %phitmp74 = add i8 -1, %score1_load_74

]]></node>
<StgValue><ssdm name="phitmp74"/></StgValue>
</operation>

<operation id="3589" st_id="151" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1902" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1674  %p_score1_load_73 = select i1 %tmp_5, i8 -75, i8 %score1_load_74

]]></node>
<StgValue><ssdm name="p_score1_load_73"/></StgValue>
</operation>

<operation id="3590" st_id="151" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1909" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1681  %diag_score_0_v_i1_74_cast_cast = select i1 %tmp_49_74, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_74_cast_cast"/></StgValue>
</operation>

<operation id="3591" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1910" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1682  %prev_score_out_6_74 = add i8 %p_score1_load_73, %diag_score_0_v_i1_74_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_74"/></StgValue>
</operation>

<operation id="3592" st_id="151" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3398  %or_cond_i_71 = or i1 %tmp_59_71, %tmp_60_71

]]></node>
<StgValue><ssdm name="or_cond_i_71"/></StgValue>
</operation>

<operation id="3593" st_id="151" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3401  %or_cond1_i_71 = or i1 %tmp_61_71, %tmp_62_71

]]></node>
<StgValue><ssdm name="or_cond1_i_71"/></StgValue>
</operation>

<operation id="3594" st_id="151" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3630" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3402  %prev_score_out_5_71 = select i1 %or_cond1_i_71, i8 %prev_score_out_0_op_i1_72, i8 %prev_score_out_0_op_i_71

]]></node>
<StgValue><ssdm name="prev_score_out_5_71"/></StgValue>
</operation>

<operation id="3595" st_id="151" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3631" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3403  %prev_orig_out_9_71 = select i1 %or_cond1_i_71, i20 %orig2_load_1_72, i20 %prev_orig_out_2_i_70

]]></node>
<StgValue><ssdm name="prev_orig_out_9_71"/></StgValue>
</operation>

<operation id="3596" st_id="151" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3632" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3404  %prev_score_out_2_i_71 = select i1 %or_cond_i_71, i8 %prev_score_out_5_71, i8 %prev_score_out_8_71

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_71"/></StgValue>
</operation>

<operation id="3597" st_id="151" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3633" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3405  %prev_orig_out_2_i_71 = select i1 %or_cond_i_71, i20 %prev_orig_out_9_71, i20 %orig2_load_1_71

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_71"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="3598" st_id="152" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1882" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1654  %tmp_29_73 = select i1 %tmp_5, i8 -76, i8 %phitmp74

]]></node>
<StgValue><ssdm name="tmp_29_73"/></StgValue>
</operation>

<operation id="3599" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1889" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1661  %prev_score_out_0_op_i1_73 = add i8 -1, %score2_load_1_73

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_73"/></StgValue>
</operation>

<operation id="3600" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1890" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1662  %tmp_50_73 = icmp slt i8 %prev_score_out_6_73, %prev_score_out_0_op_i1_73

]]></node>
<StgValue><ssdm name="tmp_50_73"/></StgValue>
</operation>

<operation id="3601" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1891" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1663  %tmp_51_73 = icmp slt i8 %prev_score_out_6_73, %tmp_29_73

]]></node>
<StgValue><ssdm name="tmp_51_73"/></StgValue>
</operation>

<operation id="3602" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1893" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1665  %tmp_54_73 = icmp slt i8 %prev_score_out_0_op_i1_73, %prev_score_out_6_73

]]></node>
<StgValue><ssdm name="tmp_54_73"/></StgValue>
</operation>

<operation id="3603" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1894" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1666  %tmp_55_73 = icmp slt i8 %prev_score_out_0_op_i1_73, %tmp_29_73

]]></node>
<StgValue><ssdm name="tmp_55_73"/></StgValue>
</operation>

<operation id="3604" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2387" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2159  %orig1_load_97 = load i20* %orig1_addr_97, align 4

]]></node>
<StgValue><ssdm name="orig1_load_97"/></StgValue>
</operation>

<operation id="3605" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3634" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3406  store i8 %prev_score_out_2_i_71, i8* %score1_addr_72, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3606" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3635" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3407  store i20 %prev_orig_out_2_i_71, i20* %orig1_addr_72, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3607" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3639" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3411  %prev_score_out_0_op_i_72 = add i8 -1, %prev_score_out_2_i_71

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_72"/></StgValue>
</operation>

<operation id="3608" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3640" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3412  %tmp_59_72 = icmp slt i8 %prev_score_out_8_72, %prev_score_out_0_op_i_72

]]></node>
<StgValue><ssdm name="tmp_59_72"/></StgValue>
</operation>

<operation id="3609" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3641" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3413  %tmp_60_72 = icmp slt i8 %prev_score_out_8_72, %prev_score_out_0_op_i1_73

]]></node>
<StgValue><ssdm name="tmp_60_72"/></StgValue>
</operation>

<operation id="3610" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3643" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3415  %tmp_61_72 = icmp slt i8 %prev_score_out_0_op_i_72, %prev_score_out_8_72

]]></node>
<StgValue><ssdm name="tmp_61_72"/></StgValue>
</operation>

<operation id="3611" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3644" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3416  %tmp_62_72 = icmp slt i8 %prev_score_out_0_op_i_72, %prev_score_out_0_op_i1_73

]]></node>
<StgValue><ssdm name="tmp_62_72"/></StgValue>
</operation>

<operation id="3612" st_id="152" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3653" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3425  %diag_score_0_v_i_73_cast_cast = select i1 %tmp_58_73, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_73_cast_cast"/></StgValue>
</operation>

<operation id="3613" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3654" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3426  %prev_score_out_8_73 = add i8 %diag_score_0_v_i_73_cast_cast, %score2_load_1_73

]]></node>
<StgValue><ssdm name="prev_score_out_8_73"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="3614" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1883" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1655  %tmp_186 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_73

]]></node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="3615" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1884" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1656  %up_orig_73 = select i1 %tmp_5, i20 0, i20 %orig1_load_74

]]></node>
<StgValue><ssdm name="up_orig_73"/></StgValue>
</operation>

<operation id="3616" st_id="153" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1664  %or_cond_i1_73 = or i1 %tmp_50_73, %tmp_51_73

]]></node>
<StgValue><ssdm name="or_cond_i1_73"/></StgValue>
</operation>

<operation id="3617" st_id="153" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1667  %or_cond1_i1_73 = or i1 %tmp_54_73, %tmp_55_73

]]></node>
<StgValue><ssdm name="or_cond1_i1_73"/></StgValue>
</operation>

<operation id="3618" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1896" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1668  %prev_score_out_1_73 = select i1 %or_cond1_i1_73, i8 %tmp_29_73, i8 %prev_score_out_0_op_i1_73

]]></node>
<StgValue><ssdm name="prev_score_out_1_73"/></StgValue>
</operation>

<operation id="3619" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1897" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1669  %prev_orig_out_7_73 = select i1 %or_cond1_i1_73, i20 %up_orig_73, i20 %orig2_load_1_73

]]></node>
<StgValue><ssdm name="prev_orig_out_7_73"/></StgValue>
</operation>

<operation id="3620" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1898" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1670  %score2_load_1_74 = select i1 %or_cond_i1_73, i8 %prev_score_out_1_73, i8 %prev_score_out_6_73

]]></node>
<StgValue><ssdm name="score2_load_1_74"/></StgValue>
</operation>

<operation id="3621" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1899" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1671  %orig2_load_1_74 = select i1 %or_cond_i1_73, i20 %prev_orig_out_7_73, i20 %tmp_186

]]></node>
<StgValue><ssdm name="orig2_load_1_74"/></StgValue>
</operation>

<operation id="3622" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2462">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1903" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1675  %phitmp75 = add i8 -1, %score1_load_75

]]></node>
<StgValue><ssdm name="phitmp75"/></StgValue>
</operation>

<operation id="3623" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1924" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1696  %p_score1_load_74 = select i1 %tmp_5, i8 -76, i8 %score1_load_75

]]></node>
<StgValue><ssdm name="p_score1_load_74"/></StgValue>
</operation>

<operation id="3624" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1931" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1703  %diag_score_0_v_i1_75_cast_cast = select i1 %tmp_49_75, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_75_cast_cast"/></StgValue>
</operation>

<operation id="3625" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1932" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1704  %prev_score_out_6_75 = add i8 %p_score1_load_74, %diag_score_0_v_i1_75_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_75"/></StgValue>
</operation>

<operation id="3626" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2387" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2159  %orig1_load_97 = load i20* %orig1_addr_97, align 4

]]></node>
<StgValue><ssdm name="orig1_load_97"/></StgValue>
</operation>

<operation id="3627" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2409" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2181  %orig1_load_98 = load i20* %orig1_addr_98, align 8

]]></node>
<StgValue><ssdm name="orig1_load_98"/></StgValue>
</operation>

<operation id="3628" st_id="153" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3414  %or_cond_i_72 = or i1 %tmp_59_72, %tmp_60_72

]]></node>
<StgValue><ssdm name="or_cond_i_72"/></StgValue>
</operation>

<operation id="3629" st_id="153" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3417  %or_cond1_i_72 = or i1 %tmp_61_72, %tmp_62_72

]]></node>
<StgValue><ssdm name="or_cond1_i_72"/></StgValue>
</operation>

<operation id="3630" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3646" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3418  %prev_score_out_5_72 = select i1 %or_cond1_i_72, i8 %prev_score_out_0_op_i1_73, i8 %prev_score_out_0_op_i_72

]]></node>
<StgValue><ssdm name="prev_score_out_5_72"/></StgValue>
</operation>

<operation id="3631" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3647" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3419  %prev_orig_out_9_72 = select i1 %or_cond1_i_72, i20 %orig2_load_1_73, i20 %prev_orig_out_2_i_71

]]></node>
<StgValue><ssdm name="prev_orig_out_9_72"/></StgValue>
</operation>

<operation id="3632" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3648" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3420  %prev_score_out_2_i_72 = select i1 %or_cond_i_72, i8 %prev_score_out_5_72, i8 %prev_score_out_8_72

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_72"/></StgValue>
</operation>

<operation id="3633" st_id="153" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3649" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3421  %prev_orig_out_2_i_72 = select i1 %or_cond_i_72, i20 %prev_orig_out_9_72, i20 %orig2_load_1_72

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_72"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="3634" st_id="154" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1904" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1676  %tmp_29_74 = select i1 %tmp_5, i8 -77, i8 %phitmp75

]]></node>
<StgValue><ssdm name="tmp_29_74"/></StgValue>
</operation>

<operation id="3635" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1911" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1683  %prev_score_out_0_op_i1_74 = add i8 -1, %score2_load_1_74

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_74"/></StgValue>
</operation>

<operation id="3636" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1912" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1684  %tmp_50_74 = icmp slt i8 %prev_score_out_6_74, %prev_score_out_0_op_i1_74

]]></node>
<StgValue><ssdm name="tmp_50_74"/></StgValue>
</operation>

<operation id="3637" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1913" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1685  %tmp_51_74 = icmp slt i8 %prev_score_out_6_74, %tmp_29_74

]]></node>
<StgValue><ssdm name="tmp_51_74"/></StgValue>
</operation>

<operation id="3638" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1915" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1687  %tmp_54_74 = icmp slt i8 %prev_score_out_0_op_i1_74, %prev_score_out_6_74

]]></node>
<StgValue><ssdm name="tmp_54_74"/></StgValue>
</operation>

<operation id="3639" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1916" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1688  %tmp_55_74 = icmp slt i8 %prev_score_out_0_op_i1_74, %tmp_29_74

]]></node>
<StgValue><ssdm name="tmp_55_74"/></StgValue>
</operation>

<operation id="3640" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2409" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2181  %orig1_load_98 = load i20* %orig1_addr_98, align 8

]]></node>
<StgValue><ssdm name="orig1_load_98"/></StgValue>
</operation>

<operation id="3641" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2489">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2431" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2203  %orig1_load_99 = load i20* %orig1_addr_99, align 4

]]></node>
<StgValue><ssdm name="orig1_load_99"/></StgValue>
</operation>

<operation id="3642" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3650" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3422  store i8 %prev_score_out_2_i_72, i8* %score1_addr_73, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3643" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3651" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3423  store i20 %prev_orig_out_2_i_72, i20* %orig1_addr_73, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3644" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3655" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3427  %prev_score_out_0_op_i_73 = add i8 -1, %prev_score_out_2_i_72

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_73"/></StgValue>
</operation>

<operation id="3645" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3656" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3428  %tmp_59_73 = icmp slt i8 %prev_score_out_8_73, %prev_score_out_0_op_i_73

]]></node>
<StgValue><ssdm name="tmp_59_73"/></StgValue>
</operation>

<operation id="3646" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3657" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3429  %tmp_60_73 = icmp slt i8 %prev_score_out_8_73, %prev_score_out_0_op_i1_74

]]></node>
<StgValue><ssdm name="tmp_60_73"/></StgValue>
</operation>

<operation id="3647" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3659" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3431  %tmp_61_73 = icmp slt i8 %prev_score_out_0_op_i_73, %prev_score_out_8_73

]]></node>
<StgValue><ssdm name="tmp_61_73"/></StgValue>
</operation>

<operation id="3648" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3660" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3432  %tmp_62_73 = icmp slt i8 %prev_score_out_0_op_i_73, %prev_score_out_0_op_i1_74

]]></node>
<StgValue><ssdm name="tmp_62_73"/></StgValue>
</operation>

<operation id="3649" st_id="154" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3669" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3441  %diag_score_0_v_i_74_cast_cast = select i1 %tmp_58_74, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_74_cast_cast"/></StgValue>
</operation>

<operation id="3650" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3670" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3442  %prev_score_out_8_74 = add i8 %diag_score_0_v_i_74_cast_cast, %score2_load_1_74

]]></node>
<StgValue><ssdm name="prev_score_out_8_74"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="3651" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1905" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1677  %tmp_187 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_74

]]></node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="3652" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1906" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1678  %up_orig_74 = select i1 %tmp_5, i20 0, i20 %orig1_load_75

]]></node>
<StgValue><ssdm name="up_orig_74"/></StgValue>
</operation>

<operation id="3653" st_id="155" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1686  %or_cond_i1_74 = or i1 %tmp_50_74, %tmp_51_74

]]></node>
<StgValue><ssdm name="or_cond_i1_74"/></StgValue>
</operation>

<operation id="3654" st_id="155" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1689  %or_cond1_i1_74 = or i1 %tmp_54_74, %tmp_55_74

]]></node>
<StgValue><ssdm name="or_cond1_i1_74"/></StgValue>
</operation>

<operation id="3655" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1918" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1690  %prev_score_out_1_74 = select i1 %or_cond1_i1_74, i8 %tmp_29_74, i8 %prev_score_out_0_op_i1_74

]]></node>
<StgValue><ssdm name="prev_score_out_1_74"/></StgValue>
</operation>

<operation id="3656" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1919" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1691  %prev_orig_out_7_74 = select i1 %or_cond1_i1_74, i20 %up_orig_74, i20 %orig2_load_1_74

]]></node>
<StgValue><ssdm name="prev_orig_out_7_74"/></StgValue>
</operation>

<operation id="3657" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1920" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1692  %score2_load_1_75 = select i1 %or_cond_i1_74, i8 %prev_score_out_1_74, i8 %prev_score_out_6_74

]]></node>
<StgValue><ssdm name="score2_load_1_75"/></StgValue>
</operation>

<operation id="3658" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1921" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1693  %orig2_load_1_75 = select i1 %or_cond_i1_74, i20 %prev_orig_out_7_74, i20 %tmp_187

]]></node>
<StgValue><ssdm name="orig2_load_1_75"/></StgValue>
</operation>

<operation id="3659" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2463">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1925" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1697  %phitmp76 = add i8 -1, %score1_load_76

]]></node>
<StgValue><ssdm name="phitmp76"/></StgValue>
</operation>

<operation id="3660" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1946" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1718  %p_score1_load_75 = select i1 %tmp_5, i8 -77, i8 %score1_load_76

]]></node>
<StgValue><ssdm name="p_score1_load_75"/></StgValue>
</operation>

<operation id="3661" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1953" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1725  %diag_score_0_v_i1_76_cast_cast = select i1 %tmp_49_76, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_76_cast_cast"/></StgValue>
</operation>

<operation id="3662" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1954" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1726  %prev_score_out_6_76 = add i8 %p_score1_load_75, %diag_score_0_v_i1_76_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_76"/></StgValue>
</operation>

<operation id="3663" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2490">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2431" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge_ifconv:2203  %orig1_load_99 = load i20* %orig1_addr_99, align 4

]]></node>
<StgValue><ssdm name="orig1_load_99"/></StgValue>
</operation>

<operation id="3664" st_id="155" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3430  %or_cond_i_73 = or i1 %tmp_59_73, %tmp_60_73

]]></node>
<StgValue><ssdm name="or_cond_i_73"/></StgValue>
</operation>

<operation id="3665" st_id="155" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3433  %or_cond1_i_73 = or i1 %tmp_61_73, %tmp_62_73

]]></node>
<StgValue><ssdm name="or_cond1_i_73"/></StgValue>
</operation>

<operation id="3666" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3662" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3434  %prev_score_out_5_73 = select i1 %or_cond1_i_73, i8 %prev_score_out_0_op_i1_74, i8 %prev_score_out_0_op_i_73

]]></node>
<StgValue><ssdm name="prev_score_out_5_73"/></StgValue>
</operation>

<operation id="3667" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3663" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3435  %prev_orig_out_9_73 = select i1 %or_cond1_i_73, i20 %orig2_load_1_74, i20 %prev_orig_out_2_i_72

]]></node>
<StgValue><ssdm name="prev_orig_out_9_73"/></StgValue>
</operation>

<operation id="3668" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3664" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3436  %prev_score_out_2_i_73 = select i1 %or_cond_i_73, i8 %prev_score_out_5_73, i8 %prev_score_out_8_73

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_73"/></StgValue>
</operation>

<operation id="3669" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3665" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3437  %prev_orig_out_2_i_73 = select i1 %or_cond_i_73, i20 %prev_orig_out_9_73, i20 %orig2_load_1_73

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_73"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="3670" st_id="156" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1926" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1698  %tmp_29_75 = select i1 %tmp_5, i8 -78, i8 %phitmp76

]]></node>
<StgValue><ssdm name="tmp_29_75"/></StgValue>
</operation>

<operation id="3671" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1933" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1705  %prev_score_out_0_op_i1_75 = add i8 -1, %score2_load_1_75

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_75"/></StgValue>
</operation>

<operation id="3672" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1934" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1706  %tmp_50_75 = icmp slt i8 %prev_score_out_6_75, %prev_score_out_0_op_i1_75

]]></node>
<StgValue><ssdm name="tmp_50_75"/></StgValue>
</operation>

<operation id="3673" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1935" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1707  %tmp_51_75 = icmp slt i8 %prev_score_out_6_75, %tmp_29_75

]]></node>
<StgValue><ssdm name="tmp_51_75"/></StgValue>
</operation>

<operation id="3674" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1937" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1709  %tmp_54_75 = icmp slt i8 %prev_score_out_0_op_i1_75, %prev_score_out_6_75

]]></node>
<StgValue><ssdm name="tmp_54_75"/></StgValue>
</operation>

<operation id="3675" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1938" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1710  %tmp_55_75 = icmp slt i8 %prev_score_out_0_op_i1_75, %tmp_29_75

]]></node>
<StgValue><ssdm name="tmp_55_75"/></StgValue>
</operation>

<operation id="3676" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3666" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3438  store i8 %prev_score_out_2_i_73, i8* %score1_addr_74, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3677" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3667" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3439  store i20 %prev_orig_out_2_i_73, i20* %orig1_addr_74, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3678" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3671" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3443  %prev_score_out_0_op_i_74 = add i8 -1, %prev_score_out_2_i_73

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_74"/></StgValue>
</operation>

<operation id="3679" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3672" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3444  %tmp_59_74 = icmp slt i8 %prev_score_out_8_74, %prev_score_out_0_op_i_74

]]></node>
<StgValue><ssdm name="tmp_59_74"/></StgValue>
</operation>

<operation id="3680" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3673" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3445  %tmp_60_74 = icmp slt i8 %prev_score_out_8_74, %prev_score_out_0_op_i1_75

]]></node>
<StgValue><ssdm name="tmp_60_74"/></StgValue>
</operation>

<operation id="3681" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3675" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3447  %tmp_61_74 = icmp slt i8 %prev_score_out_0_op_i_74, %prev_score_out_8_74

]]></node>
<StgValue><ssdm name="tmp_61_74"/></StgValue>
</operation>

<operation id="3682" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3676" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3448  %tmp_62_74 = icmp slt i8 %prev_score_out_0_op_i_74, %prev_score_out_0_op_i1_75

]]></node>
<StgValue><ssdm name="tmp_62_74"/></StgValue>
</operation>

<operation id="3683" st_id="156" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3685" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3457  %diag_score_0_v_i_75_cast_cast = select i1 %tmp_58_75, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_75_cast_cast"/></StgValue>
</operation>

<operation id="3684" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3686" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3458  %prev_score_out_8_75 = add i8 %diag_score_0_v_i_75_cast_cast, %score2_load_1_75

]]></node>
<StgValue><ssdm name="prev_score_out_8_75"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="3685" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1927" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1699  %tmp_188 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_75

]]></node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="3686" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1928" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1700  %up_orig_75 = select i1 %tmp_5, i20 0, i20 %orig1_load_76

]]></node>
<StgValue><ssdm name="up_orig_75"/></StgValue>
</operation>

<operation id="3687" st_id="157" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1708  %or_cond_i1_75 = or i1 %tmp_50_75, %tmp_51_75

]]></node>
<StgValue><ssdm name="or_cond_i1_75"/></StgValue>
</operation>

<operation id="3688" st_id="157" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1711  %or_cond1_i1_75 = or i1 %tmp_54_75, %tmp_55_75

]]></node>
<StgValue><ssdm name="or_cond1_i1_75"/></StgValue>
</operation>

<operation id="3689" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1940" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1712  %prev_score_out_1_75 = select i1 %or_cond1_i1_75, i8 %tmp_29_75, i8 %prev_score_out_0_op_i1_75

]]></node>
<StgValue><ssdm name="prev_score_out_1_75"/></StgValue>
</operation>

<operation id="3690" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1941" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1713  %prev_orig_out_7_75 = select i1 %or_cond1_i1_75, i20 %up_orig_75, i20 %orig2_load_1_75

]]></node>
<StgValue><ssdm name="prev_orig_out_7_75"/></StgValue>
</operation>

<operation id="3691" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1942" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1714  %score2_load_1_76 = select i1 %or_cond_i1_75, i8 %prev_score_out_1_75, i8 %prev_score_out_6_75

]]></node>
<StgValue><ssdm name="score2_load_1_76"/></StgValue>
</operation>

<operation id="3692" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1943" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1715  %orig2_load_1_76 = select i1 %or_cond_i1_75, i20 %prev_orig_out_7_75, i20 %tmp_188

]]></node>
<StgValue><ssdm name="orig2_load_1_76"/></StgValue>
</operation>

<operation id="3693" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2464">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1947" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1719  %phitmp77 = add i8 -1, %score1_load_77

]]></node>
<StgValue><ssdm name="phitmp77"/></StgValue>
</operation>

<operation id="3694" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1968" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1740  %p_score1_load_76 = select i1 %tmp_5, i8 -78, i8 %score1_load_77

]]></node>
<StgValue><ssdm name="p_score1_load_76"/></StgValue>
</operation>

<operation id="3695" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1975" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1747  %diag_score_0_v_i1_77_cast_cast = select i1 %tmp_49_77, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_77_cast_cast"/></StgValue>
</operation>

<operation id="3696" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1976" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1748  %prev_score_out_6_77 = add i8 %p_score1_load_76, %diag_score_0_v_i1_77_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_77"/></StgValue>
</operation>

<operation id="3697" st_id="157" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3446  %or_cond_i_74 = or i1 %tmp_59_74, %tmp_60_74

]]></node>
<StgValue><ssdm name="or_cond_i_74"/></StgValue>
</operation>

<operation id="3698" st_id="157" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3449  %or_cond1_i_74 = or i1 %tmp_61_74, %tmp_62_74

]]></node>
<StgValue><ssdm name="or_cond1_i_74"/></StgValue>
</operation>

<operation id="3699" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3678" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3450  %prev_score_out_5_74 = select i1 %or_cond1_i_74, i8 %prev_score_out_0_op_i1_75, i8 %prev_score_out_0_op_i_74

]]></node>
<StgValue><ssdm name="prev_score_out_5_74"/></StgValue>
</operation>

<operation id="3700" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3679" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3451  %prev_orig_out_9_74 = select i1 %or_cond1_i_74, i20 %orig2_load_1_75, i20 %prev_orig_out_2_i_73

]]></node>
<StgValue><ssdm name="prev_orig_out_9_74"/></StgValue>
</operation>

<operation id="3701" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3680" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3452  %prev_score_out_2_i_74 = select i1 %or_cond_i_74, i8 %prev_score_out_5_74, i8 %prev_score_out_8_74

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_74"/></StgValue>
</operation>

<operation id="3702" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3681" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3453  %prev_orig_out_2_i_74 = select i1 %or_cond_i_74, i20 %prev_orig_out_9_74, i20 %orig2_load_1_74

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_74"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="3703" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1948" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1720  %tmp_29_76 = select i1 %tmp_5, i8 -79, i8 %phitmp77

]]></node>
<StgValue><ssdm name="tmp_29_76"/></StgValue>
</operation>

<operation id="3704" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1955" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1727  %prev_score_out_0_op_i1_76 = add i8 -1, %score2_load_1_76

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_76"/></StgValue>
</operation>

<operation id="3705" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1956" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1728  %tmp_50_76 = icmp slt i8 %prev_score_out_6_76, %prev_score_out_0_op_i1_76

]]></node>
<StgValue><ssdm name="tmp_50_76"/></StgValue>
</operation>

<operation id="3706" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1957" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1729  %tmp_51_76 = icmp slt i8 %prev_score_out_6_76, %tmp_29_76

]]></node>
<StgValue><ssdm name="tmp_51_76"/></StgValue>
</operation>

<operation id="3707" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1959" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1731  %tmp_54_76 = icmp slt i8 %prev_score_out_0_op_i1_76, %prev_score_out_6_76

]]></node>
<StgValue><ssdm name="tmp_54_76"/></StgValue>
</operation>

<operation id="3708" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1960" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1732  %tmp_55_76 = icmp slt i8 %prev_score_out_0_op_i1_76, %tmp_29_76

]]></node>
<StgValue><ssdm name="tmp_55_76"/></StgValue>
</operation>

<operation id="3709" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3682" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3454  store i8 %prev_score_out_2_i_74, i8* %score1_addr_75, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3710" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3683" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3455  store i20 %prev_orig_out_2_i_74, i20* %orig1_addr_75, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3711" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3687" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3459  %prev_score_out_0_op_i_75 = add i8 -1, %prev_score_out_2_i_74

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_75"/></StgValue>
</operation>

<operation id="3712" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3688" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3460  %tmp_59_75 = icmp slt i8 %prev_score_out_8_75, %prev_score_out_0_op_i_75

]]></node>
<StgValue><ssdm name="tmp_59_75"/></StgValue>
</operation>

<operation id="3713" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3689" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3461  %tmp_60_75 = icmp slt i8 %prev_score_out_8_75, %prev_score_out_0_op_i1_76

]]></node>
<StgValue><ssdm name="tmp_60_75"/></StgValue>
</operation>

<operation id="3714" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3691" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3463  %tmp_61_75 = icmp slt i8 %prev_score_out_0_op_i_75, %prev_score_out_8_75

]]></node>
<StgValue><ssdm name="tmp_61_75"/></StgValue>
</operation>

<operation id="3715" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3692" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3464  %tmp_62_75 = icmp slt i8 %prev_score_out_0_op_i_75, %prev_score_out_0_op_i1_76

]]></node>
<StgValue><ssdm name="tmp_62_75"/></StgValue>
</operation>

<operation id="3716" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3701" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3473  %diag_score_0_v_i_76_cast_cast = select i1 %tmp_58_76, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_76_cast_cast"/></StgValue>
</operation>

<operation id="3717" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3702" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3474  %prev_score_out_8_76 = add i8 %diag_score_0_v_i_76_cast_cast, %score2_load_1_76

]]></node>
<StgValue><ssdm name="prev_score_out_8_76"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="3718" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1949" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1721  %tmp_189 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_76

]]></node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="3719" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1950" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1722  %up_orig_76 = select i1 %tmp_5, i20 0, i20 %orig1_load_77

]]></node>
<StgValue><ssdm name="up_orig_76"/></StgValue>
</operation>

<operation id="3720" st_id="159" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1730  %or_cond_i1_76 = or i1 %tmp_50_76, %tmp_51_76

]]></node>
<StgValue><ssdm name="or_cond_i1_76"/></StgValue>
</operation>

<operation id="3721" st_id="159" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1733  %or_cond1_i1_76 = or i1 %tmp_54_76, %tmp_55_76

]]></node>
<StgValue><ssdm name="or_cond1_i1_76"/></StgValue>
</operation>

<operation id="3722" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1962" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1734  %prev_score_out_1_76 = select i1 %or_cond1_i1_76, i8 %tmp_29_76, i8 %prev_score_out_0_op_i1_76

]]></node>
<StgValue><ssdm name="prev_score_out_1_76"/></StgValue>
</operation>

<operation id="3723" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1963" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1735  %prev_orig_out_7_76 = select i1 %or_cond1_i1_76, i20 %up_orig_76, i20 %orig2_load_1_76

]]></node>
<StgValue><ssdm name="prev_orig_out_7_76"/></StgValue>
</operation>

<operation id="3724" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1964" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1736  %score2_load_1_77 = select i1 %or_cond_i1_76, i8 %prev_score_out_1_76, i8 %prev_score_out_6_76

]]></node>
<StgValue><ssdm name="score2_load_1_77"/></StgValue>
</operation>

<operation id="3725" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1965" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1737  %orig2_load_1_77 = select i1 %or_cond_i1_76, i20 %prev_orig_out_7_76, i20 %tmp_189

]]></node>
<StgValue><ssdm name="orig2_load_1_77"/></StgValue>
</operation>

<operation id="3726" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2465">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1969" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1741  %phitmp78 = add i8 -1, %score1_load_78

]]></node>
<StgValue><ssdm name="phitmp78"/></StgValue>
</operation>

<operation id="3727" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1990" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1762  %p_score1_load_77 = select i1 %tmp_5, i8 -79, i8 %score1_load_78

]]></node>
<StgValue><ssdm name="p_score1_load_77"/></StgValue>
</operation>

<operation id="3728" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1997" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1769  %diag_score_0_v_i1_78_cast_cast = select i1 %tmp_49_78, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_78_cast_cast"/></StgValue>
</operation>

<operation id="3729" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1998" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1770  %prev_score_out_6_78 = add i8 %p_score1_load_77, %diag_score_0_v_i1_78_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_78"/></StgValue>
</operation>

<operation id="3730" st_id="159" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3462  %or_cond_i_75 = or i1 %tmp_59_75, %tmp_60_75

]]></node>
<StgValue><ssdm name="or_cond_i_75"/></StgValue>
</operation>

<operation id="3731" st_id="159" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3465  %or_cond1_i_75 = or i1 %tmp_61_75, %tmp_62_75

]]></node>
<StgValue><ssdm name="or_cond1_i_75"/></StgValue>
</operation>

<operation id="3732" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3694" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3466  %prev_score_out_5_75 = select i1 %or_cond1_i_75, i8 %prev_score_out_0_op_i1_76, i8 %prev_score_out_0_op_i_75

]]></node>
<StgValue><ssdm name="prev_score_out_5_75"/></StgValue>
</operation>

<operation id="3733" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3695" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3467  %prev_orig_out_9_75 = select i1 %or_cond1_i_75, i20 %orig2_load_1_76, i20 %prev_orig_out_2_i_74

]]></node>
<StgValue><ssdm name="prev_orig_out_9_75"/></StgValue>
</operation>

<operation id="3734" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3696" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3468  %prev_score_out_2_i_75 = select i1 %or_cond_i_75, i8 %prev_score_out_5_75, i8 %prev_score_out_8_75

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_75"/></StgValue>
</operation>

<operation id="3735" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3697" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3469  %prev_orig_out_2_i_75 = select i1 %or_cond_i_75, i20 %prev_orig_out_9_75, i20 %orig2_load_1_75

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_75"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="3736" st_id="160" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1970" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1742  %tmp_29_77 = select i1 %tmp_5, i8 -80, i8 %phitmp78

]]></node>
<StgValue><ssdm name="tmp_29_77"/></StgValue>
</operation>

<operation id="3737" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1977" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1749  %prev_score_out_0_op_i1_77 = add i8 -1, %score2_load_1_77

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_77"/></StgValue>
</operation>

<operation id="3738" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1978" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1750  %tmp_50_77 = icmp slt i8 %prev_score_out_6_77, %prev_score_out_0_op_i1_77

]]></node>
<StgValue><ssdm name="tmp_50_77"/></StgValue>
</operation>

<operation id="3739" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1979" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1751  %tmp_51_77 = icmp slt i8 %prev_score_out_6_77, %tmp_29_77

]]></node>
<StgValue><ssdm name="tmp_51_77"/></StgValue>
</operation>

<operation id="3740" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1981" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1753  %tmp_54_77 = icmp slt i8 %prev_score_out_0_op_i1_77, %prev_score_out_6_77

]]></node>
<StgValue><ssdm name="tmp_54_77"/></StgValue>
</operation>

<operation id="3741" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1982" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1754  %tmp_55_77 = icmp slt i8 %prev_score_out_0_op_i1_77, %tmp_29_77

]]></node>
<StgValue><ssdm name="tmp_55_77"/></StgValue>
</operation>

<operation id="3742" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3698" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3470  store i8 %prev_score_out_2_i_75, i8* %score1_addr_76, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3743" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3699" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3471  store i20 %prev_orig_out_2_i_75, i20* %orig1_addr_76, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3744" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3703" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3475  %prev_score_out_0_op_i_76 = add i8 -1, %prev_score_out_2_i_75

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_76"/></StgValue>
</operation>

<operation id="3745" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3704" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3476  %tmp_59_76 = icmp slt i8 %prev_score_out_8_76, %prev_score_out_0_op_i_76

]]></node>
<StgValue><ssdm name="tmp_59_76"/></StgValue>
</operation>

<operation id="3746" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3705" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3477  %tmp_60_76 = icmp slt i8 %prev_score_out_8_76, %prev_score_out_0_op_i1_77

]]></node>
<StgValue><ssdm name="tmp_60_76"/></StgValue>
</operation>

<operation id="3747" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3707" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3479  %tmp_61_76 = icmp slt i8 %prev_score_out_0_op_i_76, %prev_score_out_8_76

]]></node>
<StgValue><ssdm name="tmp_61_76"/></StgValue>
</operation>

<operation id="3748" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3708" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3480  %tmp_62_76 = icmp slt i8 %prev_score_out_0_op_i_76, %prev_score_out_0_op_i1_77

]]></node>
<StgValue><ssdm name="tmp_62_76"/></StgValue>
</operation>

<operation id="3749" st_id="160" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3717" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3489  %diag_score_0_v_i_77_cast_cast = select i1 %tmp_58_77, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_77_cast_cast"/></StgValue>
</operation>

<operation id="3750" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3718" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3490  %prev_score_out_8_77 = add i8 %diag_score_0_v_i_77_cast_cast, %score2_load_1_77

]]></node>
<StgValue><ssdm name="prev_score_out_8_77"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="3751" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1971" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1743  %tmp_190 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_77

]]></node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="3752" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1972" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1744  %up_orig_77 = select i1 %tmp_5, i20 0, i20 %orig1_load_78

]]></node>
<StgValue><ssdm name="up_orig_77"/></StgValue>
</operation>

<operation id="3753" st_id="161" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1752  %or_cond_i1_77 = or i1 %tmp_50_77, %tmp_51_77

]]></node>
<StgValue><ssdm name="or_cond_i1_77"/></StgValue>
</operation>

<operation id="3754" st_id="161" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1755  %or_cond1_i1_77 = or i1 %tmp_54_77, %tmp_55_77

]]></node>
<StgValue><ssdm name="or_cond1_i1_77"/></StgValue>
</operation>

<operation id="3755" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1984" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1756  %prev_score_out_1_77 = select i1 %or_cond1_i1_77, i8 %tmp_29_77, i8 %prev_score_out_0_op_i1_77

]]></node>
<StgValue><ssdm name="prev_score_out_1_77"/></StgValue>
</operation>

<operation id="3756" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1985" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1757  %prev_orig_out_7_77 = select i1 %or_cond1_i1_77, i20 %up_orig_77, i20 %orig2_load_1_77

]]></node>
<StgValue><ssdm name="prev_orig_out_7_77"/></StgValue>
</operation>

<operation id="3757" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1986" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1758  %score2_load_1_78 = select i1 %or_cond_i1_77, i8 %prev_score_out_1_77, i8 %prev_score_out_6_77

]]></node>
<StgValue><ssdm name="score2_load_1_78"/></StgValue>
</operation>

<operation id="3758" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1987" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1759  %orig2_load_1_78 = select i1 %or_cond_i1_77, i20 %prev_orig_out_7_77, i20 %tmp_190

]]></node>
<StgValue><ssdm name="orig2_load_1_78"/></StgValue>
</operation>

<operation id="3759" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2466">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1991" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1763  %phitmp79 = add i8 -1, %score1_load_79

]]></node>
<StgValue><ssdm name="phitmp79"/></StgValue>
</operation>

<operation id="3760" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1992" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1764  %tmp_29_78 = select i1 %tmp_5, i8 -81, i8 %phitmp79

]]></node>
<StgValue><ssdm name="tmp_29_78"/></StgValue>
</operation>

<operation id="3761" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2012" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1784  %p_score1_load_78 = select i1 %tmp_5, i8 -80, i8 %score1_load_79

]]></node>
<StgValue><ssdm name="p_score1_load_78"/></StgValue>
</operation>

<operation id="3762" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2020" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1792  %diag_score_0_v_i1_79_cast_cast = select i1 %tmp_49_79, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_79_cast_cast"/></StgValue>
</operation>

<operation id="3763" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2021" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1793  %prev_score_out_6_79 = add i8 %p_score1_load_78, %diag_score_0_v_i1_79_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_79"/></StgValue>
</operation>

<operation id="3764" st_id="161" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3478  %or_cond_i_76 = or i1 %tmp_59_76, %tmp_60_76

]]></node>
<StgValue><ssdm name="or_cond_i_76"/></StgValue>
</operation>

<operation id="3765" st_id="161" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3481  %or_cond1_i_76 = or i1 %tmp_61_76, %tmp_62_76

]]></node>
<StgValue><ssdm name="or_cond1_i_76"/></StgValue>
</operation>

<operation id="3766" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3710" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3482  %prev_score_out_5_76 = select i1 %or_cond1_i_76, i8 %prev_score_out_0_op_i1_77, i8 %prev_score_out_0_op_i_76

]]></node>
<StgValue><ssdm name="prev_score_out_5_76"/></StgValue>
</operation>

<operation id="3767" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3711" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3483  %prev_orig_out_9_76 = select i1 %or_cond1_i_76, i20 %orig2_load_1_77, i20 %prev_orig_out_2_i_75

]]></node>
<StgValue><ssdm name="prev_orig_out_9_76"/></StgValue>
</operation>

<operation id="3768" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3712" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3484  %prev_score_out_2_i_76 = select i1 %or_cond_i_76, i8 %prev_score_out_5_76, i8 %prev_score_out_8_76

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_76"/></StgValue>
</operation>

<operation id="3769" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3713" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3485  %prev_orig_out_2_i_76 = select i1 %or_cond_i_76, i20 %prev_orig_out_9_76, i20 %orig2_load_1_76

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_76"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="3770" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1999" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1771  %prev_score_out_0_op_i1_78 = add i8 -1, %score2_load_1_78

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_78"/></StgValue>
</operation>

<operation id="3771" st_id="162" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2000" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1772  %tmp_50_78 = icmp slt i8 %prev_score_out_6_78, %prev_score_out_0_op_i1_78

]]></node>
<StgValue><ssdm name="tmp_50_78"/></StgValue>
</operation>

<operation id="3772" st_id="162" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2001" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1773  %tmp_51_78 = icmp slt i8 %prev_score_out_6_78, %tmp_29_78

]]></node>
<StgValue><ssdm name="tmp_51_78"/></StgValue>
</operation>

<operation id="3773" st_id="162" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2003" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1775  %tmp_54_78 = icmp slt i8 %prev_score_out_0_op_i1_78, %prev_score_out_6_78

]]></node>
<StgValue><ssdm name="tmp_54_78"/></StgValue>
</operation>

<operation id="3774" st_id="162" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2004" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1776  %tmp_55_78 = icmp slt i8 %prev_score_out_0_op_i1_78, %tmp_29_78

]]></node>
<StgValue><ssdm name="tmp_55_78"/></StgValue>
</operation>

<operation id="3775" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3714" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3486  store i8 %prev_score_out_2_i_76, i8* %score1_addr_77, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3776" st_id="162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3715" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3487  store i20 %prev_orig_out_2_i_76, i20* %orig1_addr_77, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3777" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3719" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3491  %prev_score_out_0_op_i_77 = add i8 -1, %prev_score_out_2_i_76

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_77"/></StgValue>
</operation>

<operation id="3778" st_id="162" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3720" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3492  %tmp_59_77 = icmp slt i8 %prev_score_out_8_77, %prev_score_out_0_op_i_77

]]></node>
<StgValue><ssdm name="tmp_59_77"/></StgValue>
</operation>

<operation id="3779" st_id="162" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3721" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3493  %tmp_60_77 = icmp slt i8 %prev_score_out_8_77, %prev_score_out_0_op_i1_78

]]></node>
<StgValue><ssdm name="tmp_60_77"/></StgValue>
</operation>

<operation id="3780" st_id="162" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3723" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3495  %tmp_61_77 = icmp slt i8 %prev_score_out_0_op_i_77, %prev_score_out_8_77

]]></node>
<StgValue><ssdm name="tmp_61_77"/></StgValue>
</operation>

<operation id="3781" st_id="162" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3724" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3496  %tmp_62_77 = icmp slt i8 %prev_score_out_0_op_i_77, %prev_score_out_0_op_i1_78

]]></node>
<StgValue><ssdm name="tmp_62_77"/></StgValue>
</operation>

<operation id="3782" st_id="162" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3733" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3505  %diag_score_0_v_i_78_cast_cast = select i1 %tmp_58_78, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_78_cast_cast"/></StgValue>
</operation>

<operation id="3783" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3734" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3506  %prev_score_out_8_78 = add i8 %diag_score_0_v_i_78_cast_cast, %score2_load_1_78

]]></node>
<StgValue><ssdm name="prev_score_out_8_78"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="3784" st_id="163" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1993" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1765  %tmp_191 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_78

]]></node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="3785" st_id="163" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1994" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1766  %up_orig_78 = select i1 %tmp_5, i20 0, i20 %orig1_load_79

]]></node>
<StgValue><ssdm name="up_orig_78"/></StgValue>
</operation>

<operation id="3786" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1774  %or_cond_i1_78 = or i1 %tmp_50_78, %tmp_51_78

]]></node>
<StgValue><ssdm name="or_cond_i1_78"/></StgValue>
</operation>

<operation id="3787" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1777  %or_cond1_i1_78 = or i1 %tmp_54_78, %tmp_55_78

]]></node>
<StgValue><ssdm name="or_cond1_i1_78"/></StgValue>
</operation>

<operation id="3788" st_id="163" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2006" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1778  %prev_score_out_1_78 = select i1 %or_cond1_i1_78, i8 %tmp_29_78, i8 %prev_score_out_0_op_i1_78

]]></node>
<StgValue><ssdm name="prev_score_out_1_78"/></StgValue>
</operation>

<operation id="3789" st_id="163" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2007" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1779  %prev_orig_out_7_78 = select i1 %or_cond1_i1_78, i20 %up_orig_78, i20 %orig2_load_1_78

]]></node>
<StgValue><ssdm name="prev_orig_out_7_78"/></StgValue>
</operation>

<operation id="3790" st_id="163" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2008" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1780  %score2_load_1_79 = select i1 %or_cond_i1_78, i8 %prev_score_out_1_78, i8 %prev_score_out_6_78

]]></node>
<StgValue><ssdm name="score2_load_1_79"/></StgValue>
</operation>

<operation id="3791" st_id="163" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2009" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1781  %orig2_load_1_79 = select i1 %or_cond_i1_78, i20 %prev_orig_out_7_78, i20 %tmp_191

]]></node>
<StgValue><ssdm name="orig2_load_1_79"/></StgValue>
</operation>

<operation id="3792" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2467">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2013" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1785  %phitmp80 = add i8 -1, %score1_load_80

]]></node>
<StgValue><ssdm name="phitmp80"/></StgValue>
</operation>

<operation id="3793" st_id="163" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2035" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1807  %p_score1_load_79 = select i1 %tmp_5, i8 -81, i8 %score1_load_80

]]></node>
<StgValue><ssdm name="p_score1_load_79"/></StgValue>
</operation>

<operation id="3794" st_id="163" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2042" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1814  %diag_score_0_v_i1_80_cast_cast = select i1 %tmp_49_80, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_80_cast_cast"/></StgValue>
</operation>

<operation id="3795" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2043" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1815  %prev_score_out_6_80 = add i8 %p_score1_load_79, %diag_score_0_v_i1_80_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_80"/></StgValue>
</operation>

<operation id="3796" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3494  %or_cond_i_77 = or i1 %tmp_59_77, %tmp_60_77

]]></node>
<StgValue><ssdm name="or_cond_i_77"/></StgValue>
</operation>

<operation id="3797" st_id="163" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3497  %or_cond1_i_77 = or i1 %tmp_61_77, %tmp_62_77

]]></node>
<StgValue><ssdm name="or_cond1_i_77"/></StgValue>
</operation>

<operation id="3798" st_id="163" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3726" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3498  %prev_score_out_5_77 = select i1 %or_cond1_i_77, i8 %prev_score_out_0_op_i1_78, i8 %prev_score_out_0_op_i_77

]]></node>
<StgValue><ssdm name="prev_score_out_5_77"/></StgValue>
</operation>

<operation id="3799" st_id="163" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3727" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3499  %prev_orig_out_9_77 = select i1 %or_cond1_i_77, i20 %orig2_load_1_78, i20 %prev_orig_out_2_i_76

]]></node>
<StgValue><ssdm name="prev_orig_out_9_77"/></StgValue>
</operation>

<operation id="3800" st_id="163" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3728" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3500  %prev_score_out_2_i_77 = select i1 %or_cond_i_77, i8 %prev_score_out_5_77, i8 %prev_score_out_8_77

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_77"/></StgValue>
</operation>

<operation id="3801" st_id="163" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3729" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3501  %prev_orig_out_2_i_77 = select i1 %or_cond_i_77, i20 %prev_orig_out_9_77, i20 %orig2_load_1_77

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_77"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="3802" st_id="164" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2014" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1786  %tmp_29_79 = select i1 %tmp_5, i8 -82, i8 %phitmp80

]]></node>
<StgValue><ssdm name="tmp_29_79"/></StgValue>
</operation>

<operation id="3803" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2022" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1794  %prev_score_out_0_op_i1_79 = add i8 -1, %score2_load_1_79

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_79"/></StgValue>
</operation>

<operation id="3804" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2023" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1795  %tmp_50_79 = icmp slt i8 %prev_score_out_6_79, %prev_score_out_0_op_i1_79

]]></node>
<StgValue><ssdm name="tmp_50_79"/></StgValue>
</operation>

<operation id="3805" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2024" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1796  %tmp_51_79 = icmp slt i8 %prev_score_out_6_79, %tmp_29_79

]]></node>
<StgValue><ssdm name="tmp_51_79"/></StgValue>
</operation>

<operation id="3806" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2026" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1798  %tmp_54_79 = icmp slt i8 %prev_score_out_0_op_i1_79, %prev_score_out_6_79

]]></node>
<StgValue><ssdm name="tmp_54_79"/></StgValue>
</operation>

<operation id="3807" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2027" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1799  %tmp_55_79 = icmp slt i8 %prev_score_out_0_op_i1_79, %tmp_29_79

]]></node>
<StgValue><ssdm name="tmp_55_79"/></StgValue>
</operation>

<operation id="3808" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3730" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3502  store i8 %prev_score_out_2_i_77, i8* %score1_addr_78, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3809" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3731" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3503  store i20 %prev_orig_out_2_i_77, i20* %orig1_addr_78, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3810" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3735" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3507  %prev_score_out_0_op_i_78 = add i8 -1, %prev_score_out_2_i_77

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_78"/></StgValue>
</operation>

<operation id="3811" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3736" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3508  %tmp_59_78 = icmp slt i8 %prev_score_out_8_78, %prev_score_out_0_op_i_78

]]></node>
<StgValue><ssdm name="tmp_59_78"/></StgValue>
</operation>

<operation id="3812" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3737" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3509  %tmp_60_78 = icmp slt i8 %prev_score_out_8_78, %prev_score_out_0_op_i1_79

]]></node>
<StgValue><ssdm name="tmp_60_78"/></StgValue>
</operation>

<operation id="3813" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3739" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3511  %tmp_61_78 = icmp slt i8 %prev_score_out_0_op_i_78, %prev_score_out_8_78

]]></node>
<StgValue><ssdm name="tmp_61_78"/></StgValue>
</operation>

<operation id="3814" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3740" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3512  %tmp_62_78 = icmp slt i8 %prev_score_out_0_op_i_78, %prev_score_out_0_op_i1_79

]]></node>
<StgValue><ssdm name="tmp_62_78"/></StgValue>
</operation>

<operation id="3815" st_id="164" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3749" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3521  %diag_score_0_v_i_79_cast_cast = select i1 %tmp_58_79, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_79_cast_cast"/></StgValue>
</operation>

<operation id="3816" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3750" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3522  %prev_score_out_8_79 = add i8 %diag_score_0_v_i_79_cast_cast, %score2_load_1_79

]]></node>
<StgValue><ssdm name="prev_score_out_8_79"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="3817" st_id="165" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2015" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1787  %tmp_192 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_79

]]></node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="3818" st_id="165" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2016" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1788  %up_orig_79 = select i1 %tmp_5, i20 0, i20 %orig1_load_80

]]></node>
<StgValue><ssdm name="up_orig_79"/></StgValue>
</operation>

<operation id="3819" st_id="165" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1797  %or_cond_i1_79 = or i1 %tmp_50_79, %tmp_51_79

]]></node>
<StgValue><ssdm name="or_cond_i1_79"/></StgValue>
</operation>

<operation id="3820" st_id="165" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1800  %or_cond1_i1_79 = or i1 %tmp_54_79, %tmp_55_79

]]></node>
<StgValue><ssdm name="or_cond1_i1_79"/></StgValue>
</operation>

<operation id="3821" st_id="165" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2029" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1801  %prev_score_out_1_79 = select i1 %or_cond1_i1_79, i8 %tmp_29_79, i8 %prev_score_out_0_op_i1_79

]]></node>
<StgValue><ssdm name="prev_score_out_1_79"/></StgValue>
</operation>

<operation id="3822" st_id="165" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2030" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1802  %prev_orig_out_7_79 = select i1 %or_cond1_i1_79, i20 %up_orig_79, i20 %orig2_load_1_79

]]></node>
<StgValue><ssdm name="prev_orig_out_7_79"/></StgValue>
</operation>

<operation id="3823" st_id="165" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2031" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1803  %score2_load_1_80 = select i1 %or_cond_i1_79, i8 %prev_score_out_1_79, i8 %prev_score_out_6_79

]]></node>
<StgValue><ssdm name="score2_load_1_80"/></StgValue>
</operation>

<operation id="3824" st_id="165" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2032" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1804  %orig2_load_1_80 = select i1 %or_cond_i1_79, i20 %prev_orig_out_7_79, i20 %tmp_192

]]></node>
<StgValue><ssdm name="orig2_load_1_80"/></StgValue>
</operation>

<operation id="3825" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2468">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2036" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1808  %phitmp81 = add i8 -1, %score1_load_81

]]></node>
<StgValue><ssdm name="phitmp81"/></StgValue>
</operation>

<operation id="3826" st_id="165" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2037" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1809  %tmp_29_80 = select i1 %tmp_5, i8 -83, i8 %phitmp81

]]></node>
<StgValue><ssdm name="tmp_29_80"/></StgValue>
</operation>

<operation id="3827" st_id="165" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2057" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1829  %p_score1_load_80 = select i1 %tmp_5, i8 -82, i8 %score1_load_81

]]></node>
<StgValue><ssdm name="p_score1_load_80"/></StgValue>
</operation>

<operation id="3828" st_id="165" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2064" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1836  %diag_score_0_v_i1_81_cast_cast = select i1 %tmp_49_81, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_81_cast_cast"/></StgValue>
</operation>

<operation id="3829" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2065" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1837  %prev_score_out_6_81 = add i8 %p_score1_load_80, %diag_score_0_v_i1_81_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_81"/></StgValue>
</operation>

<operation id="3830" st_id="165" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3510  %or_cond_i_78 = or i1 %tmp_59_78, %tmp_60_78

]]></node>
<StgValue><ssdm name="or_cond_i_78"/></StgValue>
</operation>

<operation id="3831" st_id="165" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3513  %or_cond1_i_78 = or i1 %tmp_61_78, %tmp_62_78

]]></node>
<StgValue><ssdm name="or_cond1_i_78"/></StgValue>
</operation>

<operation id="3832" st_id="165" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3742" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3514  %prev_score_out_5_78 = select i1 %or_cond1_i_78, i8 %prev_score_out_0_op_i1_79, i8 %prev_score_out_0_op_i_78

]]></node>
<StgValue><ssdm name="prev_score_out_5_78"/></StgValue>
</operation>

<operation id="3833" st_id="165" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3743" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3515  %prev_orig_out_9_78 = select i1 %or_cond1_i_78, i20 %orig2_load_1_79, i20 %prev_orig_out_2_i_77

]]></node>
<StgValue><ssdm name="prev_orig_out_9_78"/></StgValue>
</operation>

<operation id="3834" st_id="165" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3744" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3516  %prev_score_out_2_i_78 = select i1 %or_cond_i_78, i8 %prev_score_out_5_78, i8 %prev_score_out_8_78

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_78"/></StgValue>
</operation>

<operation id="3835" st_id="165" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3745" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3517  %prev_orig_out_2_i_78 = select i1 %or_cond_i_78, i20 %prev_orig_out_9_78, i20 %orig2_load_1_78

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_78"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="3836" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2044" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1816  %prev_score_out_0_op_i1_80 = add i8 -1, %score2_load_1_80

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_80"/></StgValue>
</operation>

<operation id="3837" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2045" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1817  %tmp_50_80 = icmp slt i8 %prev_score_out_6_80, %prev_score_out_0_op_i1_80

]]></node>
<StgValue><ssdm name="tmp_50_80"/></StgValue>
</operation>

<operation id="3838" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2046" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1818  %tmp_51_80 = icmp slt i8 %prev_score_out_6_80, %tmp_29_80

]]></node>
<StgValue><ssdm name="tmp_51_80"/></StgValue>
</operation>

<operation id="3839" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2048" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1820  %tmp_54_80 = icmp slt i8 %prev_score_out_0_op_i1_80, %prev_score_out_6_80

]]></node>
<StgValue><ssdm name="tmp_54_80"/></StgValue>
</operation>

<operation id="3840" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2049" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1821  %tmp_55_80 = icmp slt i8 %prev_score_out_0_op_i1_80, %tmp_29_80

]]></node>
<StgValue><ssdm name="tmp_55_80"/></StgValue>
</operation>

<operation id="3841" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3746" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3518  store i8 %prev_score_out_2_i_78, i8* %score1_addr_79, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3842" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3747" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3519  store i20 %prev_orig_out_2_i_78, i20* %orig1_addr_79, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3843" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3751" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3523  %prev_score_out_0_op_i_79 = add i8 -1, %prev_score_out_2_i_78

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_79"/></StgValue>
</operation>

<operation id="3844" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3752" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3524  %tmp_59_79 = icmp slt i8 %prev_score_out_8_79, %prev_score_out_0_op_i_79

]]></node>
<StgValue><ssdm name="tmp_59_79"/></StgValue>
</operation>

<operation id="3845" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3753" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3525  %tmp_60_79 = icmp slt i8 %prev_score_out_8_79, %prev_score_out_0_op_i1_80

]]></node>
<StgValue><ssdm name="tmp_60_79"/></StgValue>
</operation>

<operation id="3846" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3755" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3527  %tmp_61_79 = icmp slt i8 %prev_score_out_0_op_i_79, %prev_score_out_8_79

]]></node>
<StgValue><ssdm name="tmp_61_79"/></StgValue>
</operation>

<operation id="3847" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3756" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3528  %tmp_62_79 = icmp slt i8 %prev_score_out_0_op_i_79, %prev_score_out_0_op_i1_80

]]></node>
<StgValue><ssdm name="tmp_62_79"/></StgValue>
</operation>

<operation id="3848" st_id="166" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3765" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3537  %diag_score_0_v_i_80_cast_cast = select i1 %tmp_58_80, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_80_cast_cast"/></StgValue>
</operation>

<operation id="3849" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3766" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3538  %prev_score_out_8_80 = add i8 %diag_score_0_v_i_80_cast_cast, %score2_load_1_80

]]></node>
<StgValue><ssdm name="prev_score_out_8_80"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="3850" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2038" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1810  %tmp_193 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_80

]]></node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="3851" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2039" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1811  %up_orig_80 = select i1 %tmp_5, i20 0, i20 %orig1_load_81

]]></node>
<StgValue><ssdm name="up_orig_80"/></StgValue>
</operation>

<operation id="3852" st_id="167" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1819  %or_cond_i1_80 = or i1 %tmp_50_80, %tmp_51_80

]]></node>
<StgValue><ssdm name="or_cond_i1_80"/></StgValue>
</operation>

<operation id="3853" st_id="167" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1822  %or_cond1_i1_80 = or i1 %tmp_54_80, %tmp_55_80

]]></node>
<StgValue><ssdm name="or_cond1_i1_80"/></StgValue>
</operation>

<operation id="3854" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2051" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1823  %prev_score_out_1_80 = select i1 %or_cond1_i1_80, i8 %tmp_29_80, i8 %prev_score_out_0_op_i1_80

]]></node>
<StgValue><ssdm name="prev_score_out_1_80"/></StgValue>
</operation>

<operation id="3855" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2052" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1824  %prev_orig_out_7_80 = select i1 %or_cond1_i1_80, i20 %up_orig_80, i20 %orig2_load_1_80

]]></node>
<StgValue><ssdm name="prev_orig_out_7_80"/></StgValue>
</operation>

<operation id="3856" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2053" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1825  %score2_load_1_81 = select i1 %or_cond_i1_80, i8 %prev_score_out_1_80, i8 %prev_score_out_6_80

]]></node>
<StgValue><ssdm name="score2_load_1_81"/></StgValue>
</operation>

<operation id="3857" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2054" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1826  %orig2_load_1_81 = select i1 %or_cond_i1_80, i20 %prev_orig_out_7_80, i20 %tmp_193

]]></node>
<StgValue><ssdm name="orig2_load_1_81"/></StgValue>
</operation>

<operation id="3858" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2469">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2058" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1830  %phitmp82 = add i8 -1, %score1_load_82

]]></node>
<StgValue><ssdm name="phitmp82"/></StgValue>
</operation>

<operation id="3859" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2059" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1831  %tmp_29_81 = select i1 %tmp_5, i8 -84, i8 %phitmp82

]]></node>
<StgValue><ssdm name="tmp_29_81"/></StgValue>
</operation>

<operation id="3860" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2060" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1832  %tmp_194 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_81

]]></node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="3861" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2079" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1851  %p_score1_load_81 = select i1 %tmp_5, i8 -83, i8 %score1_load_82

]]></node>
<StgValue><ssdm name="p_score1_load_81"/></StgValue>
</operation>

<operation id="3862" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2086" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1858  %diag_score_0_v_i1_82_cast_cast = select i1 %tmp_49_82, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_82_cast_cast"/></StgValue>
</operation>

<operation id="3863" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2087" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1859  %prev_score_out_6_82 = add i8 %p_score1_load_81, %diag_score_0_v_i1_82_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_82"/></StgValue>
</operation>

<operation id="3864" st_id="167" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3526  %or_cond_i_79 = or i1 %tmp_59_79, %tmp_60_79

]]></node>
<StgValue><ssdm name="or_cond_i_79"/></StgValue>
</operation>

<operation id="3865" st_id="167" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3529  %or_cond1_i_79 = or i1 %tmp_61_79, %tmp_62_79

]]></node>
<StgValue><ssdm name="or_cond1_i_79"/></StgValue>
</operation>

<operation id="3866" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3758" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3530  %prev_score_out_5_79 = select i1 %or_cond1_i_79, i8 %prev_score_out_0_op_i1_80, i8 %prev_score_out_0_op_i_79

]]></node>
<StgValue><ssdm name="prev_score_out_5_79"/></StgValue>
</operation>

<operation id="3867" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3759" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3531  %prev_orig_out_9_79 = select i1 %or_cond1_i_79, i20 %orig2_load_1_80, i20 %prev_orig_out_2_i_78

]]></node>
<StgValue><ssdm name="prev_orig_out_9_79"/></StgValue>
</operation>

<operation id="3868" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3760" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3532  %prev_score_out_2_i_79 = select i1 %or_cond_i_79, i8 %prev_score_out_5_79, i8 %prev_score_out_8_79

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_79"/></StgValue>
</operation>

<operation id="3869" st_id="167" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3761" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3533  %prev_orig_out_2_i_79 = select i1 %or_cond_i_79, i20 %prev_orig_out_9_79, i20 %orig2_load_1_79

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_79"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="3870" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2066" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1838  %prev_score_out_0_op_i1_81 = add i8 -1, %score2_load_1_81

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_81"/></StgValue>
</operation>

<operation id="3871" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2067" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1839  %tmp_50_81 = icmp slt i8 %prev_score_out_6_81, %prev_score_out_0_op_i1_81

]]></node>
<StgValue><ssdm name="tmp_50_81"/></StgValue>
</operation>

<operation id="3872" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2068" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1840  %tmp_51_81 = icmp slt i8 %prev_score_out_6_81, %tmp_29_81

]]></node>
<StgValue><ssdm name="tmp_51_81"/></StgValue>
</operation>

<operation id="3873" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2070" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1842  %tmp_54_81 = icmp slt i8 %prev_score_out_0_op_i1_81, %prev_score_out_6_81

]]></node>
<StgValue><ssdm name="tmp_54_81"/></StgValue>
</operation>

<operation id="3874" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2071" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1843  %tmp_55_81 = icmp slt i8 %prev_score_out_0_op_i1_81, %tmp_29_81

]]></node>
<StgValue><ssdm name="tmp_55_81"/></StgValue>
</operation>

<operation id="3875" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3762" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3534  store i8 %prev_score_out_2_i_79, i8* %score1_addr_80, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3876" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3763" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3535  store i20 %prev_orig_out_2_i_79, i20* %orig1_addr_80, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3877" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3767" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3539  %prev_score_out_0_op_i_80 = add i8 -1, %prev_score_out_2_i_79

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_80"/></StgValue>
</operation>

<operation id="3878" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3768" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3540  %tmp_59_80 = icmp slt i8 %prev_score_out_8_80, %prev_score_out_0_op_i_80

]]></node>
<StgValue><ssdm name="tmp_59_80"/></StgValue>
</operation>

<operation id="3879" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3769" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3541  %tmp_60_80 = icmp slt i8 %prev_score_out_8_80, %prev_score_out_0_op_i1_81

]]></node>
<StgValue><ssdm name="tmp_60_80"/></StgValue>
</operation>

<operation id="3880" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3771" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3543  %tmp_61_80 = icmp slt i8 %prev_score_out_0_op_i_80, %prev_score_out_8_80

]]></node>
<StgValue><ssdm name="tmp_61_80"/></StgValue>
</operation>

<operation id="3881" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3772" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3544  %tmp_62_80 = icmp slt i8 %prev_score_out_0_op_i_80, %prev_score_out_0_op_i1_81

]]></node>
<StgValue><ssdm name="tmp_62_80"/></StgValue>
</operation>

<operation id="3882" st_id="168" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3781" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3553  %diag_score_0_v_i_81_cast_cast = select i1 %tmp_58_81, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_81_cast_cast"/></StgValue>
</operation>

<operation id="3883" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3782" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3554  %prev_score_out_8_81 = add i8 %diag_score_0_v_i_81_cast_cast, %score2_load_1_81

]]></node>
<StgValue><ssdm name="prev_score_out_8_81"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="3884" st_id="169" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2061" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1833  %up_orig_81 = select i1 %tmp_5, i20 0, i20 %orig1_load_82

]]></node>
<StgValue><ssdm name="up_orig_81"/></StgValue>
</operation>

<operation id="3885" st_id="169" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1841  %or_cond_i1_81 = or i1 %tmp_50_81, %tmp_51_81

]]></node>
<StgValue><ssdm name="or_cond_i1_81"/></StgValue>
</operation>

<operation id="3886" st_id="169" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1844  %or_cond1_i1_81 = or i1 %tmp_54_81, %tmp_55_81

]]></node>
<StgValue><ssdm name="or_cond1_i1_81"/></StgValue>
</operation>

<operation id="3887" st_id="169" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2073" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1845  %prev_score_out_1_81 = select i1 %or_cond1_i1_81, i8 %tmp_29_81, i8 %prev_score_out_0_op_i1_81

]]></node>
<StgValue><ssdm name="prev_score_out_1_81"/></StgValue>
</operation>

<operation id="3888" st_id="169" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2074" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1846  %prev_orig_out_7_81 = select i1 %or_cond1_i1_81, i20 %up_orig_81, i20 %orig2_load_1_81

]]></node>
<StgValue><ssdm name="prev_orig_out_7_81"/></StgValue>
</operation>

<operation id="3889" st_id="169" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2075" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1847  %score2_load_1_82 = select i1 %or_cond_i1_81, i8 %prev_score_out_1_81, i8 %prev_score_out_6_81

]]></node>
<StgValue><ssdm name="score2_load_1_82"/></StgValue>
</operation>

<operation id="3890" st_id="169" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2076" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1848  %orig2_load_1_82 = select i1 %or_cond_i1_81, i20 %prev_orig_out_7_81, i20 %tmp_194

]]></node>
<StgValue><ssdm name="orig2_load_1_82"/></StgValue>
</operation>

<operation id="3891" st_id="169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2470">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2080" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1852  %phitmp83 = add i8 -1, %score1_load_83

]]></node>
<StgValue><ssdm name="phitmp83"/></StgValue>
</operation>

<operation id="3892" st_id="169" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2081" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1853  %tmp_29_82 = select i1 %tmp_5, i8 -85, i8 %phitmp83

]]></node>
<StgValue><ssdm name="tmp_29_82"/></StgValue>
</operation>

<operation id="3893" st_id="169" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2082" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1854  %tmp_195 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_82

]]></node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="3894" st_id="169" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2101" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1873  %p_score1_load_82 = select i1 %tmp_5, i8 -84, i8 %score1_load_83

]]></node>
<StgValue><ssdm name="p_score1_load_82"/></StgValue>
</operation>

<operation id="3895" st_id="169" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2108" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1880  %diag_score_0_v_i1_83_cast_cast = select i1 %tmp_49_83, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_83_cast_cast"/></StgValue>
</operation>

<operation id="3896" st_id="169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1881  %prev_score_out_6_83 = add i8 %p_score1_load_82, %diag_score_0_v_i1_83_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_83"/></StgValue>
</operation>

<operation id="3897" st_id="169" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3542  %or_cond_i_80 = or i1 %tmp_59_80, %tmp_60_80

]]></node>
<StgValue><ssdm name="or_cond_i_80"/></StgValue>
</operation>

<operation id="3898" st_id="169" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3545  %or_cond1_i_80 = or i1 %tmp_61_80, %tmp_62_80

]]></node>
<StgValue><ssdm name="or_cond1_i_80"/></StgValue>
</operation>

<operation id="3899" st_id="169" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3774" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3546  %prev_score_out_5_80 = select i1 %or_cond1_i_80, i8 %prev_score_out_0_op_i1_81, i8 %prev_score_out_0_op_i_80

]]></node>
<StgValue><ssdm name="prev_score_out_5_80"/></StgValue>
</operation>

<operation id="3900" st_id="169" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3775" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3547  %prev_orig_out_9_80 = select i1 %or_cond1_i_80, i20 %orig2_load_1_81, i20 %prev_orig_out_2_i_79

]]></node>
<StgValue><ssdm name="prev_orig_out_9_80"/></StgValue>
</operation>

<operation id="3901" st_id="169" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3776" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3548  %prev_score_out_2_i_80 = select i1 %or_cond_i_80, i8 %prev_score_out_5_80, i8 %prev_score_out_8_80

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_80"/></StgValue>
</operation>

<operation id="3902" st_id="169" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3777" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3549  %prev_orig_out_2_i_80 = select i1 %or_cond_i_80, i20 %prev_orig_out_9_80, i20 %orig2_load_1_80

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_80"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="3903" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2088" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1860  %prev_score_out_0_op_i1_82 = add i8 -1, %score2_load_1_82

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_82"/></StgValue>
</operation>

<operation id="3904" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2089" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1861  %tmp_50_82 = icmp slt i8 %prev_score_out_6_82, %prev_score_out_0_op_i1_82

]]></node>
<StgValue><ssdm name="tmp_50_82"/></StgValue>
</operation>

<operation id="3905" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2090" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1862  %tmp_51_82 = icmp slt i8 %prev_score_out_6_82, %tmp_29_82

]]></node>
<StgValue><ssdm name="tmp_51_82"/></StgValue>
</operation>

<operation id="3906" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2092" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1864  %tmp_54_82 = icmp slt i8 %prev_score_out_0_op_i1_82, %prev_score_out_6_82

]]></node>
<StgValue><ssdm name="tmp_54_82"/></StgValue>
</operation>

<operation id="3907" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2093" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1865  %tmp_55_82 = icmp slt i8 %prev_score_out_0_op_i1_82, %tmp_29_82

]]></node>
<StgValue><ssdm name="tmp_55_82"/></StgValue>
</operation>

<operation id="3908" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3778" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3550  store i8 %prev_score_out_2_i_80, i8* %score1_addr_81, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3909" st_id="170" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3779" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3551  store i20 %prev_orig_out_2_i_80, i20* %orig1_addr_81, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3910" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3783" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3555  %prev_score_out_0_op_i_81 = add i8 -1, %prev_score_out_2_i_80

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_81"/></StgValue>
</operation>

<operation id="3911" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3784" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3556  %tmp_59_81 = icmp slt i8 %prev_score_out_8_81, %prev_score_out_0_op_i_81

]]></node>
<StgValue><ssdm name="tmp_59_81"/></StgValue>
</operation>

<operation id="3912" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3785" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3557  %tmp_60_81 = icmp slt i8 %prev_score_out_8_81, %prev_score_out_0_op_i1_82

]]></node>
<StgValue><ssdm name="tmp_60_81"/></StgValue>
</operation>

<operation id="3913" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3787" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3559  %tmp_61_81 = icmp slt i8 %prev_score_out_0_op_i_81, %prev_score_out_8_81

]]></node>
<StgValue><ssdm name="tmp_61_81"/></StgValue>
</operation>

<operation id="3914" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3788" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3560  %tmp_62_81 = icmp slt i8 %prev_score_out_0_op_i_81, %prev_score_out_0_op_i1_82

]]></node>
<StgValue><ssdm name="tmp_62_81"/></StgValue>
</operation>

<operation id="3915" st_id="170" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3797" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3569  %diag_score_0_v_i_82_cast_cast = select i1 %tmp_58_82, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_82_cast_cast"/></StgValue>
</operation>

<operation id="3916" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3798" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3570  %prev_score_out_8_82 = add i8 %diag_score_0_v_i_82_cast_cast, %score2_load_1_82

]]></node>
<StgValue><ssdm name="prev_score_out_8_82"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="3917" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2083" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1855  %up_orig_82 = select i1 %tmp_5, i20 0, i20 %orig1_load_83

]]></node>
<StgValue><ssdm name="up_orig_82"/></StgValue>
</operation>

<operation id="3918" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1863  %or_cond_i1_82 = or i1 %tmp_50_82, %tmp_51_82

]]></node>
<StgValue><ssdm name="or_cond_i1_82"/></StgValue>
</operation>

<operation id="3919" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1866  %or_cond1_i1_82 = or i1 %tmp_54_82, %tmp_55_82

]]></node>
<StgValue><ssdm name="or_cond1_i1_82"/></StgValue>
</operation>

<operation id="3920" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2095" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1867  %prev_score_out_1_82 = select i1 %or_cond1_i1_82, i8 %tmp_29_82, i8 %prev_score_out_0_op_i1_82

]]></node>
<StgValue><ssdm name="prev_score_out_1_82"/></StgValue>
</operation>

<operation id="3921" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2096" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1868  %prev_orig_out_7_82 = select i1 %or_cond1_i1_82, i20 %up_orig_82, i20 %orig2_load_1_82

]]></node>
<StgValue><ssdm name="prev_orig_out_7_82"/></StgValue>
</operation>

<operation id="3922" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2097" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1869  %score2_load_1_83 = select i1 %or_cond_i1_82, i8 %prev_score_out_1_82, i8 %prev_score_out_6_82

]]></node>
<StgValue><ssdm name="score2_load_1_83"/></StgValue>
</operation>

<operation id="3923" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2098" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1870  %orig2_load_1_83 = select i1 %or_cond_i1_82, i20 %prev_orig_out_7_82, i20 %tmp_195

]]></node>
<StgValue><ssdm name="orig2_load_1_83"/></StgValue>
</operation>

<operation id="3924" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2471">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1874  %phitmp84 = add i8 -1, %score1_load_84

]]></node>
<StgValue><ssdm name="phitmp84"/></StgValue>
</operation>

<operation id="3925" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2104" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1876  %tmp_196 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_83

]]></node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="3926" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2123" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1895  %p_score1_load_83 = select i1 %tmp_5, i8 -85, i8 %score1_load_84

]]></node>
<StgValue><ssdm name="p_score1_load_83"/></StgValue>
</operation>

<operation id="3927" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2130" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1902  %diag_score_0_v_i1_84_cast_cast = select i1 %tmp_49_84, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_84_cast_cast"/></StgValue>
</operation>

<operation id="3928" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1903  %prev_score_out_6_84 = add i8 %p_score1_load_83, %diag_score_0_v_i1_84_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_84"/></StgValue>
</operation>

<operation id="3929" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3558  %or_cond_i_81 = or i1 %tmp_59_81, %tmp_60_81

]]></node>
<StgValue><ssdm name="or_cond_i_81"/></StgValue>
</operation>

<operation id="3930" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3561  %or_cond1_i_81 = or i1 %tmp_61_81, %tmp_62_81

]]></node>
<StgValue><ssdm name="or_cond1_i_81"/></StgValue>
</operation>

<operation id="3931" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3790" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3562  %prev_score_out_5_81 = select i1 %or_cond1_i_81, i8 %prev_score_out_0_op_i1_82, i8 %prev_score_out_0_op_i_81

]]></node>
<StgValue><ssdm name="prev_score_out_5_81"/></StgValue>
</operation>

<operation id="3932" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3791" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3563  %prev_orig_out_9_81 = select i1 %or_cond1_i_81, i20 %orig2_load_1_82, i20 %prev_orig_out_2_i_80

]]></node>
<StgValue><ssdm name="prev_orig_out_9_81"/></StgValue>
</operation>

<operation id="3933" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3792" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3564  %prev_score_out_2_i_81 = select i1 %or_cond_i_81, i8 %prev_score_out_5_81, i8 %prev_score_out_8_81

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_81"/></StgValue>
</operation>

<operation id="3934" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3793" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3565  %prev_orig_out_2_i_81 = select i1 %or_cond_i_81, i20 %prev_orig_out_9_81, i20 %orig2_load_1_81

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_81"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="3935" st_id="172" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2103" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1875  %tmp_29_83 = select i1 %tmp_5, i8 -86, i8 %phitmp84

]]></node>
<StgValue><ssdm name="tmp_29_83"/></StgValue>
</operation>

<operation id="3936" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1882  %prev_score_out_0_op_i1_83 = add i8 -1, %score2_load_1_83

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_83"/></StgValue>
</operation>

<operation id="3937" st_id="172" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2111" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1883  %tmp_50_83 = icmp slt i8 %prev_score_out_6_83, %prev_score_out_0_op_i1_83

]]></node>
<StgValue><ssdm name="tmp_50_83"/></StgValue>
</operation>

<operation id="3938" st_id="172" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2112" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1884  %tmp_51_83 = icmp slt i8 %prev_score_out_6_83, %tmp_29_83

]]></node>
<StgValue><ssdm name="tmp_51_83"/></StgValue>
</operation>

<operation id="3939" st_id="172" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2114" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1886  %tmp_54_83 = icmp slt i8 %prev_score_out_0_op_i1_83, %prev_score_out_6_83

]]></node>
<StgValue><ssdm name="tmp_54_83"/></StgValue>
</operation>

<operation id="3940" st_id="172" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2115" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1887  %tmp_55_83 = icmp slt i8 %prev_score_out_0_op_i1_83, %tmp_29_83

]]></node>
<StgValue><ssdm name="tmp_55_83"/></StgValue>
</operation>

<operation id="3941" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3794" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3566  store i8 %prev_score_out_2_i_81, i8* %score1_addr_82, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3942" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3795" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3567  store i20 %prev_orig_out_2_i_81, i20* %orig1_addr_82, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3943" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3799" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3571  %prev_score_out_0_op_i_82 = add i8 -1, %prev_score_out_2_i_81

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_82"/></StgValue>
</operation>

<operation id="3944" st_id="172" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3800" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3572  %tmp_59_82 = icmp slt i8 %prev_score_out_8_82, %prev_score_out_0_op_i_82

]]></node>
<StgValue><ssdm name="tmp_59_82"/></StgValue>
</operation>

<operation id="3945" st_id="172" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3801" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3573  %tmp_60_82 = icmp slt i8 %prev_score_out_8_82, %prev_score_out_0_op_i1_83

]]></node>
<StgValue><ssdm name="tmp_60_82"/></StgValue>
</operation>

<operation id="3946" st_id="172" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3803" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3575  %tmp_61_82 = icmp slt i8 %prev_score_out_0_op_i_82, %prev_score_out_8_82

]]></node>
<StgValue><ssdm name="tmp_61_82"/></StgValue>
</operation>

<operation id="3947" st_id="172" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3804" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3576  %tmp_62_82 = icmp slt i8 %prev_score_out_0_op_i_82, %prev_score_out_0_op_i1_83

]]></node>
<StgValue><ssdm name="tmp_62_82"/></StgValue>
</operation>

<operation id="3948" st_id="172" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3813" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3585  %diag_score_0_v_i_83_cast_cast = select i1 %tmp_58_83, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_83_cast_cast"/></StgValue>
</operation>

<operation id="3949" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3814" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3586  %prev_score_out_8_83 = add i8 %diag_score_0_v_i_83_cast_cast, %score2_load_1_83

]]></node>
<StgValue><ssdm name="prev_score_out_8_83"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="3950" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2105" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1877  %up_orig_83 = select i1 %tmp_5, i20 0, i20 %orig1_load_84

]]></node>
<StgValue><ssdm name="up_orig_83"/></StgValue>
</operation>

<operation id="3951" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1885  %or_cond_i1_83 = or i1 %tmp_50_83, %tmp_51_83

]]></node>
<StgValue><ssdm name="or_cond_i1_83"/></StgValue>
</operation>

<operation id="3952" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1888  %or_cond1_i1_83 = or i1 %tmp_54_83, %tmp_55_83

]]></node>
<StgValue><ssdm name="or_cond1_i1_83"/></StgValue>
</operation>

<operation id="3953" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2117" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1889  %prev_score_out_1_83 = select i1 %or_cond1_i1_83, i8 %tmp_29_83, i8 %prev_score_out_0_op_i1_83

]]></node>
<StgValue><ssdm name="prev_score_out_1_83"/></StgValue>
</operation>

<operation id="3954" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2118" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1890  %prev_orig_out_7_83 = select i1 %or_cond1_i1_83, i20 %up_orig_83, i20 %orig2_load_1_83

]]></node>
<StgValue><ssdm name="prev_orig_out_7_83"/></StgValue>
</operation>

<operation id="3955" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2119" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1891  %score2_load_1_84 = select i1 %or_cond_i1_83, i8 %prev_score_out_1_83, i8 %prev_score_out_6_83

]]></node>
<StgValue><ssdm name="score2_load_1_84"/></StgValue>
</operation>

<operation id="3956" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2120" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1892  %orig2_load_1_84 = select i1 %or_cond_i1_83, i20 %prev_orig_out_7_83, i20 %tmp_196

]]></node>
<StgValue><ssdm name="orig2_load_1_84"/></StgValue>
</operation>

<operation id="3957" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2472">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1896  %phitmp85 = add i8 -1, %score1_load_85

]]></node>
<StgValue><ssdm name="phitmp85"/></StgValue>
</operation>

<operation id="3958" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2145" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1917  %p_score1_load_84 = select i1 %tmp_5, i8 -86, i8 %score1_load_85

]]></node>
<StgValue><ssdm name="p_score1_load_84"/></StgValue>
</operation>

<operation id="3959" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2152" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1924  %diag_score_0_v_i1_85_cast_cast = select i1 %tmp_49_85, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_85_cast_cast"/></StgValue>
</operation>

<operation id="3960" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2153" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1925  %prev_score_out_6_85 = add i8 %p_score1_load_84, %diag_score_0_v_i1_85_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_85"/></StgValue>
</operation>

<operation id="3961" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3574  %or_cond_i_82 = or i1 %tmp_59_82, %tmp_60_82

]]></node>
<StgValue><ssdm name="or_cond_i_82"/></StgValue>
</operation>

<operation id="3962" st_id="173" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3577  %or_cond1_i_82 = or i1 %tmp_61_82, %tmp_62_82

]]></node>
<StgValue><ssdm name="or_cond1_i_82"/></StgValue>
</operation>

<operation id="3963" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3806" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3578  %prev_score_out_5_82 = select i1 %or_cond1_i_82, i8 %prev_score_out_0_op_i1_83, i8 %prev_score_out_0_op_i_82

]]></node>
<StgValue><ssdm name="prev_score_out_5_82"/></StgValue>
</operation>

<operation id="3964" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3807" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3579  %prev_orig_out_9_82 = select i1 %or_cond1_i_82, i20 %orig2_load_1_83, i20 %prev_orig_out_2_i_81

]]></node>
<StgValue><ssdm name="prev_orig_out_9_82"/></StgValue>
</operation>

<operation id="3965" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3808" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3580  %prev_score_out_2_i_82 = select i1 %or_cond_i_82, i8 %prev_score_out_5_82, i8 %prev_score_out_8_82

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_82"/></StgValue>
</operation>

<operation id="3966" st_id="173" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3809" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3581  %prev_orig_out_2_i_82 = select i1 %or_cond_i_82, i20 %prev_orig_out_9_82, i20 %orig2_load_1_82

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_82"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="3967" st_id="174" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2125" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1897  %tmp_29_84 = select i1 %tmp_5, i8 -87, i8 %phitmp85

]]></node>
<StgValue><ssdm name="tmp_29_84"/></StgValue>
</operation>

<operation id="3968" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1904  %prev_score_out_0_op_i1_84 = add i8 -1, %score2_load_1_84

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_84"/></StgValue>
</operation>

<operation id="3969" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2133" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1905  %tmp_50_84 = icmp slt i8 %prev_score_out_6_84, %prev_score_out_0_op_i1_84

]]></node>
<StgValue><ssdm name="tmp_50_84"/></StgValue>
</operation>

<operation id="3970" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2134" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1906  %tmp_51_84 = icmp slt i8 %prev_score_out_6_84, %tmp_29_84

]]></node>
<StgValue><ssdm name="tmp_51_84"/></StgValue>
</operation>

<operation id="3971" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2136" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1908  %tmp_54_84 = icmp slt i8 %prev_score_out_0_op_i1_84, %prev_score_out_6_84

]]></node>
<StgValue><ssdm name="tmp_54_84"/></StgValue>
</operation>

<operation id="3972" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2137" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1909  %tmp_55_84 = icmp slt i8 %prev_score_out_0_op_i1_84, %tmp_29_84

]]></node>
<StgValue><ssdm name="tmp_55_84"/></StgValue>
</operation>

<operation id="3973" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3810" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3582  store i8 %prev_score_out_2_i_82, i8* %score1_addr_83, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3974" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3811" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3583  store i20 %prev_orig_out_2_i_82, i20* %orig1_addr_83, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3975" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3815" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3587  %prev_score_out_0_op_i_83 = add i8 -1, %prev_score_out_2_i_82

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_83"/></StgValue>
</operation>

<operation id="3976" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3816" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3588  %tmp_59_83 = icmp slt i8 %prev_score_out_8_83, %prev_score_out_0_op_i_83

]]></node>
<StgValue><ssdm name="tmp_59_83"/></StgValue>
</operation>

<operation id="3977" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3817" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3589  %tmp_60_83 = icmp slt i8 %prev_score_out_8_83, %prev_score_out_0_op_i1_84

]]></node>
<StgValue><ssdm name="tmp_60_83"/></StgValue>
</operation>

<operation id="3978" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3819" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3591  %tmp_61_83 = icmp slt i8 %prev_score_out_0_op_i_83, %prev_score_out_8_83

]]></node>
<StgValue><ssdm name="tmp_61_83"/></StgValue>
</operation>

<operation id="3979" st_id="174" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3820" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3592  %tmp_62_83 = icmp slt i8 %prev_score_out_0_op_i_83, %prev_score_out_0_op_i1_84

]]></node>
<StgValue><ssdm name="tmp_62_83"/></StgValue>
</operation>

<operation id="3980" st_id="174" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3829" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3601  %diag_score_0_v_i_84_cast_cast = select i1 %tmp_58_84, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_84_cast_cast"/></StgValue>
</operation>

<operation id="3981" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3830" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3602  %prev_score_out_8_84 = add i8 %diag_score_0_v_i_84_cast_cast, %score2_load_1_84

]]></node>
<StgValue><ssdm name="prev_score_out_8_84"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="3982" st_id="175" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2126" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1898  %tmp_197 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_84

]]></node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="3983" st_id="175" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2127" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1899  %up_orig_84 = select i1 %tmp_5, i20 0, i20 %orig1_load_85

]]></node>
<StgValue><ssdm name="up_orig_84"/></StgValue>
</operation>

<operation id="3984" st_id="175" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1907  %or_cond_i1_84 = or i1 %tmp_50_84, %tmp_51_84

]]></node>
<StgValue><ssdm name="or_cond_i1_84"/></StgValue>
</operation>

<operation id="3985" st_id="175" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1910  %or_cond1_i1_84 = or i1 %tmp_54_84, %tmp_55_84

]]></node>
<StgValue><ssdm name="or_cond1_i1_84"/></StgValue>
</operation>

<operation id="3986" st_id="175" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2139" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1911  %prev_score_out_1_84 = select i1 %or_cond1_i1_84, i8 %tmp_29_84, i8 %prev_score_out_0_op_i1_84

]]></node>
<StgValue><ssdm name="prev_score_out_1_84"/></StgValue>
</operation>

<operation id="3987" st_id="175" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2140" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1912  %prev_orig_out_7_84 = select i1 %or_cond1_i1_84, i20 %up_orig_84, i20 %orig2_load_1_84

]]></node>
<StgValue><ssdm name="prev_orig_out_7_84"/></StgValue>
</operation>

<operation id="3988" st_id="175" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2141" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1913  %score2_load_1_85 = select i1 %or_cond_i1_84, i8 %prev_score_out_1_84, i8 %prev_score_out_6_84

]]></node>
<StgValue><ssdm name="score2_load_1_85"/></StgValue>
</operation>

<operation id="3989" st_id="175" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2142" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1914  %orig2_load_1_85 = select i1 %or_cond_i1_84, i20 %prev_orig_out_7_84, i20 %tmp_197

]]></node>
<StgValue><ssdm name="orig2_load_1_85"/></StgValue>
</operation>

<operation id="3990" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2473">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1918  %phitmp86 = add i8 -1, %score1_load_86

]]></node>
<StgValue><ssdm name="phitmp86"/></StgValue>
</operation>

<operation id="3991" st_id="175" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2167" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1939  %p_score1_load_85 = select i1 %tmp_5, i8 -87, i8 %score1_load_86

]]></node>
<StgValue><ssdm name="p_score1_load_85"/></StgValue>
</operation>

<operation id="3992" st_id="175" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2174" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1946  %diag_score_0_v_i1_86_cast_cast = select i1 %tmp_49_86, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_86_cast_cast"/></StgValue>
</operation>

<operation id="3993" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1947  %prev_score_out_6_86 = add i8 %p_score1_load_85, %diag_score_0_v_i1_86_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_86"/></StgValue>
</operation>

<operation id="3994" st_id="175" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3590  %or_cond_i_83 = or i1 %tmp_59_83, %tmp_60_83

]]></node>
<StgValue><ssdm name="or_cond_i_83"/></StgValue>
</operation>

<operation id="3995" st_id="175" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3593  %or_cond1_i_83 = or i1 %tmp_61_83, %tmp_62_83

]]></node>
<StgValue><ssdm name="or_cond1_i_83"/></StgValue>
</operation>

<operation id="3996" st_id="175" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3822" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3594  %prev_score_out_5_83 = select i1 %or_cond1_i_83, i8 %prev_score_out_0_op_i1_84, i8 %prev_score_out_0_op_i_83

]]></node>
<StgValue><ssdm name="prev_score_out_5_83"/></StgValue>
</operation>

<operation id="3997" st_id="175" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3823" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3595  %prev_orig_out_9_83 = select i1 %or_cond1_i_83, i20 %orig2_load_1_84, i20 %prev_orig_out_2_i_82

]]></node>
<StgValue><ssdm name="prev_orig_out_9_83"/></StgValue>
</operation>

<operation id="3998" st_id="175" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3824" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3596  %prev_score_out_2_i_83 = select i1 %or_cond_i_83, i8 %prev_score_out_5_83, i8 %prev_score_out_8_83

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_83"/></StgValue>
</operation>

<operation id="3999" st_id="175" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3825" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3597  %prev_orig_out_2_i_83 = select i1 %or_cond_i_83, i20 %prev_orig_out_9_83, i20 %orig2_load_1_83

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_83"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="4000" st_id="176" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2147" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1919  %tmp_29_85 = select i1 %tmp_5, i8 -88, i8 %phitmp86

]]></node>
<StgValue><ssdm name="tmp_29_85"/></StgValue>
</operation>

<operation id="4001" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1926  %prev_score_out_0_op_i1_85 = add i8 -1, %score2_load_1_85

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_85"/></StgValue>
</operation>

<operation id="4002" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2155" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1927  %tmp_50_85 = icmp slt i8 %prev_score_out_6_85, %prev_score_out_0_op_i1_85

]]></node>
<StgValue><ssdm name="tmp_50_85"/></StgValue>
</operation>

<operation id="4003" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2156" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1928  %tmp_51_85 = icmp slt i8 %prev_score_out_6_85, %tmp_29_85

]]></node>
<StgValue><ssdm name="tmp_51_85"/></StgValue>
</operation>

<operation id="4004" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2158" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1930  %tmp_54_85 = icmp slt i8 %prev_score_out_0_op_i1_85, %prev_score_out_6_85

]]></node>
<StgValue><ssdm name="tmp_54_85"/></StgValue>
</operation>

<operation id="4005" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2159" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1931  %tmp_55_85 = icmp slt i8 %prev_score_out_0_op_i1_85, %tmp_29_85

]]></node>
<StgValue><ssdm name="tmp_55_85"/></StgValue>
</operation>

<operation id="4006" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3826" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3598  store i8 %prev_score_out_2_i_83, i8* %score1_addr_84, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4007" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3827" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3599  store i20 %prev_orig_out_2_i_83, i20* %orig1_addr_84, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4008" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3831" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3603  %prev_score_out_0_op_i_84 = add i8 -1, %prev_score_out_2_i_83

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_84"/></StgValue>
</operation>

<operation id="4009" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3832" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3604  %tmp_59_84 = icmp slt i8 %prev_score_out_8_84, %prev_score_out_0_op_i_84

]]></node>
<StgValue><ssdm name="tmp_59_84"/></StgValue>
</operation>

<operation id="4010" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3833" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3605  %tmp_60_84 = icmp slt i8 %prev_score_out_8_84, %prev_score_out_0_op_i1_85

]]></node>
<StgValue><ssdm name="tmp_60_84"/></StgValue>
</operation>

<operation id="4011" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3835" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3607  %tmp_61_84 = icmp slt i8 %prev_score_out_0_op_i_84, %prev_score_out_8_84

]]></node>
<StgValue><ssdm name="tmp_61_84"/></StgValue>
</operation>

<operation id="4012" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3836" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3608  %tmp_62_84 = icmp slt i8 %prev_score_out_0_op_i_84, %prev_score_out_0_op_i1_85

]]></node>
<StgValue><ssdm name="tmp_62_84"/></StgValue>
</operation>

<operation id="4013" st_id="176" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3845" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3617  %diag_score_0_v_i_85_cast_cast = select i1 %tmp_58_85, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_85_cast_cast"/></StgValue>
</operation>

<operation id="4014" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3846" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3618  %prev_score_out_8_85 = add i8 %diag_score_0_v_i_85_cast_cast, %score2_load_1_85

]]></node>
<StgValue><ssdm name="prev_score_out_8_85"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="4015" st_id="177" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2148" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1920  %tmp_198 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_85

]]></node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="4016" st_id="177" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2149" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1921  %up_orig_85 = select i1 %tmp_5, i20 0, i20 %orig1_load_86

]]></node>
<StgValue><ssdm name="up_orig_85"/></StgValue>
</operation>

<operation id="4017" st_id="177" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1929  %or_cond_i1_85 = or i1 %tmp_50_85, %tmp_51_85

]]></node>
<StgValue><ssdm name="or_cond_i1_85"/></StgValue>
</operation>

<operation id="4018" st_id="177" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1932  %or_cond1_i1_85 = or i1 %tmp_54_85, %tmp_55_85

]]></node>
<StgValue><ssdm name="or_cond1_i1_85"/></StgValue>
</operation>

<operation id="4019" st_id="177" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2161" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1933  %prev_score_out_1_85 = select i1 %or_cond1_i1_85, i8 %tmp_29_85, i8 %prev_score_out_0_op_i1_85

]]></node>
<StgValue><ssdm name="prev_score_out_1_85"/></StgValue>
</operation>

<operation id="4020" st_id="177" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2162" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1934  %prev_orig_out_7_85 = select i1 %or_cond1_i1_85, i20 %up_orig_85, i20 %orig2_load_1_85

]]></node>
<StgValue><ssdm name="prev_orig_out_7_85"/></StgValue>
</operation>

<operation id="4021" st_id="177" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2163" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1935  %score2_load_1_86 = select i1 %or_cond_i1_85, i8 %prev_score_out_1_85, i8 %prev_score_out_6_85

]]></node>
<StgValue><ssdm name="score2_load_1_86"/></StgValue>
</operation>

<operation id="4022" st_id="177" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2164" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1936  %orig2_load_1_86 = select i1 %or_cond_i1_85, i20 %prev_orig_out_7_85, i20 %tmp_198

]]></node>
<StgValue><ssdm name="orig2_load_1_86"/></StgValue>
</operation>

<operation id="4023" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2474">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1940  %phitmp87 = add i8 -1, %score1_load_87

]]></node>
<StgValue><ssdm name="phitmp87"/></StgValue>
</operation>

<operation id="4024" st_id="177" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2169" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1941  %tmp_29_86 = select i1 %tmp_5, i8 -89, i8 %phitmp87

]]></node>
<StgValue><ssdm name="tmp_29_86"/></StgValue>
</operation>

<operation id="4025" st_id="177" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2189" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1961  %p_score1_load_86 = select i1 %tmp_5, i8 -88, i8 %score1_load_87

]]></node>
<StgValue><ssdm name="p_score1_load_86"/></StgValue>
</operation>

<operation id="4026" st_id="177" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2196" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1968  %diag_score_0_v_i1_87_cast_cast = select i1 %tmp_49_87, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_87_cast_cast"/></StgValue>
</operation>

<operation id="4027" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2197" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1969  %prev_score_out_6_87 = add i8 %p_score1_load_86, %diag_score_0_v_i1_87_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_87"/></StgValue>
</operation>

<operation id="4028" st_id="177" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3606  %or_cond_i_84 = or i1 %tmp_59_84, %tmp_60_84

]]></node>
<StgValue><ssdm name="or_cond_i_84"/></StgValue>
</operation>

<operation id="4029" st_id="177" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3609  %or_cond1_i_84 = or i1 %tmp_61_84, %tmp_62_84

]]></node>
<StgValue><ssdm name="or_cond1_i_84"/></StgValue>
</operation>

<operation id="4030" st_id="177" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3838" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3610  %prev_score_out_5_84 = select i1 %or_cond1_i_84, i8 %prev_score_out_0_op_i1_85, i8 %prev_score_out_0_op_i_84

]]></node>
<StgValue><ssdm name="prev_score_out_5_84"/></StgValue>
</operation>

<operation id="4031" st_id="177" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3839" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3611  %prev_orig_out_9_84 = select i1 %or_cond1_i_84, i20 %orig2_load_1_85, i20 %prev_orig_out_2_i_83

]]></node>
<StgValue><ssdm name="prev_orig_out_9_84"/></StgValue>
</operation>

<operation id="4032" st_id="177" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3840" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3612  %prev_score_out_2_i_84 = select i1 %or_cond_i_84, i8 %prev_score_out_5_84, i8 %prev_score_out_8_84

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_84"/></StgValue>
</operation>

<operation id="4033" st_id="177" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3841" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3613  %prev_orig_out_2_i_84 = select i1 %or_cond_i_84, i20 %prev_orig_out_9_84, i20 %orig2_load_1_84

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_84"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="4034" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1948  %prev_score_out_0_op_i1_86 = add i8 -1, %score2_load_1_86

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_86"/></StgValue>
</operation>

<operation id="4035" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2177" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1949  %tmp_50_86 = icmp slt i8 %prev_score_out_6_86, %prev_score_out_0_op_i1_86

]]></node>
<StgValue><ssdm name="tmp_50_86"/></StgValue>
</operation>

<operation id="4036" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2178" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1950  %tmp_51_86 = icmp slt i8 %prev_score_out_6_86, %tmp_29_86

]]></node>
<StgValue><ssdm name="tmp_51_86"/></StgValue>
</operation>

<operation id="4037" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2180" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1952  %tmp_54_86 = icmp slt i8 %prev_score_out_0_op_i1_86, %prev_score_out_6_86

]]></node>
<StgValue><ssdm name="tmp_54_86"/></StgValue>
</operation>

<operation id="4038" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2181" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1953  %tmp_55_86 = icmp slt i8 %prev_score_out_0_op_i1_86, %tmp_29_86

]]></node>
<StgValue><ssdm name="tmp_55_86"/></StgValue>
</operation>

<operation id="4039" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3842" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3614  store i8 %prev_score_out_2_i_84, i8* %score1_addr_85, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4040" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3843" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3615  store i20 %prev_orig_out_2_i_84, i20* %orig1_addr_85, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4041" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3847" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3619  %prev_score_out_0_op_i_85 = add i8 -1, %prev_score_out_2_i_84

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_85"/></StgValue>
</operation>

<operation id="4042" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3848" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3620  %tmp_59_85 = icmp slt i8 %prev_score_out_8_85, %prev_score_out_0_op_i_85

]]></node>
<StgValue><ssdm name="tmp_59_85"/></StgValue>
</operation>

<operation id="4043" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3849" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3621  %tmp_60_85 = icmp slt i8 %prev_score_out_8_85, %prev_score_out_0_op_i1_86

]]></node>
<StgValue><ssdm name="tmp_60_85"/></StgValue>
</operation>

<operation id="4044" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3851" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3623  %tmp_61_85 = icmp slt i8 %prev_score_out_0_op_i_85, %prev_score_out_8_85

]]></node>
<StgValue><ssdm name="tmp_61_85"/></StgValue>
</operation>

<operation id="4045" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3852" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3624  %tmp_62_85 = icmp slt i8 %prev_score_out_0_op_i_85, %prev_score_out_0_op_i1_86

]]></node>
<StgValue><ssdm name="tmp_62_85"/></StgValue>
</operation>

<operation id="4046" st_id="178" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3861" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3633  %diag_score_0_v_i_86_cast_cast = select i1 %tmp_58_86, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_86_cast_cast"/></StgValue>
</operation>

<operation id="4047" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3862" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3634  %prev_score_out_8_86 = add i8 %diag_score_0_v_i_86_cast_cast, %score2_load_1_86

]]></node>
<StgValue><ssdm name="prev_score_out_8_86"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="4048" st_id="179" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2170" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1942  %tmp_199 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_86

]]></node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="4049" st_id="179" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2171" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1943  %up_orig_86 = select i1 %tmp_5, i20 0, i20 %orig1_load_87

]]></node>
<StgValue><ssdm name="up_orig_86"/></StgValue>
</operation>

<operation id="4050" st_id="179" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1951  %or_cond_i1_86 = or i1 %tmp_50_86, %tmp_51_86

]]></node>
<StgValue><ssdm name="or_cond_i1_86"/></StgValue>
</operation>

<operation id="4051" st_id="179" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1954  %or_cond1_i1_86 = or i1 %tmp_54_86, %tmp_55_86

]]></node>
<StgValue><ssdm name="or_cond1_i1_86"/></StgValue>
</operation>

<operation id="4052" st_id="179" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2183" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1955  %prev_score_out_1_86 = select i1 %or_cond1_i1_86, i8 %tmp_29_86, i8 %prev_score_out_0_op_i1_86

]]></node>
<StgValue><ssdm name="prev_score_out_1_86"/></StgValue>
</operation>

<operation id="4053" st_id="179" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2184" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1956  %prev_orig_out_7_86 = select i1 %or_cond1_i1_86, i20 %up_orig_86, i20 %orig2_load_1_86

]]></node>
<StgValue><ssdm name="prev_orig_out_7_86"/></StgValue>
</operation>

<operation id="4054" st_id="179" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2185" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1957  %score2_load_1_87 = select i1 %or_cond_i1_86, i8 %prev_score_out_1_86, i8 %prev_score_out_6_86

]]></node>
<StgValue><ssdm name="score2_load_1_87"/></StgValue>
</operation>

<operation id="4055" st_id="179" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2186" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1958  %orig2_load_1_87 = select i1 %or_cond_i1_86, i20 %prev_orig_out_7_86, i20 %tmp_199

]]></node>
<StgValue><ssdm name="orig2_load_1_87"/></StgValue>
</operation>

<operation id="4056" st_id="179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2475">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2190" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1962  %phitmp88 = add i8 -1, %score1_load_88

]]></node>
<StgValue><ssdm name="phitmp88"/></StgValue>
</operation>

<operation id="4057" st_id="179" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2192" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1964  %tmp_200 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_87

]]></node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="4058" st_id="179" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2211" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1983  %p_score1_load_87 = select i1 %tmp_5, i8 -89, i8 %score1_load_88

]]></node>
<StgValue><ssdm name="p_score1_load_87"/></StgValue>
</operation>

<operation id="4059" st_id="179" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2218" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1990  %diag_score_0_v_i1_88_cast_cast = select i1 %tmp_49_88, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_88_cast_cast"/></StgValue>
</operation>

<operation id="4060" st_id="179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1991  %prev_score_out_6_88 = add i8 %p_score1_load_87, %diag_score_0_v_i1_88_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_88"/></StgValue>
</operation>

<operation id="4061" st_id="179" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3622  %or_cond_i_85 = or i1 %tmp_59_85, %tmp_60_85

]]></node>
<StgValue><ssdm name="or_cond_i_85"/></StgValue>
</operation>

<operation id="4062" st_id="179" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3625  %or_cond1_i_85 = or i1 %tmp_61_85, %tmp_62_85

]]></node>
<StgValue><ssdm name="or_cond1_i_85"/></StgValue>
</operation>

<operation id="4063" st_id="179" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3854" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3626  %prev_score_out_5_85 = select i1 %or_cond1_i_85, i8 %prev_score_out_0_op_i1_86, i8 %prev_score_out_0_op_i_85

]]></node>
<StgValue><ssdm name="prev_score_out_5_85"/></StgValue>
</operation>

<operation id="4064" st_id="179" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3855" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3627  %prev_orig_out_9_85 = select i1 %or_cond1_i_85, i20 %orig2_load_1_86, i20 %prev_orig_out_2_i_84

]]></node>
<StgValue><ssdm name="prev_orig_out_9_85"/></StgValue>
</operation>

<operation id="4065" st_id="179" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3856" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3628  %prev_score_out_2_i_85 = select i1 %or_cond_i_85, i8 %prev_score_out_5_85, i8 %prev_score_out_8_85

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_85"/></StgValue>
</operation>

<operation id="4066" st_id="179" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3857" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3629  %prev_orig_out_2_i_85 = select i1 %or_cond_i_85, i20 %prev_orig_out_9_85, i20 %orig2_load_1_85

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_85"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="4067" st_id="180" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2191" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1963  %tmp_29_87 = select i1 %tmp_5, i8 -90, i8 %phitmp88

]]></node>
<StgValue><ssdm name="tmp_29_87"/></StgValue>
</operation>

<operation id="4068" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1970  %prev_score_out_0_op_i1_87 = add i8 -1, %score2_load_1_87

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_87"/></StgValue>
</operation>

<operation id="4069" st_id="180" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2199" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1971  %tmp_50_87 = icmp slt i8 %prev_score_out_6_87, %prev_score_out_0_op_i1_87

]]></node>
<StgValue><ssdm name="tmp_50_87"/></StgValue>
</operation>

<operation id="4070" st_id="180" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2200" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1972  %tmp_51_87 = icmp slt i8 %prev_score_out_6_87, %tmp_29_87

]]></node>
<StgValue><ssdm name="tmp_51_87"/></StgValue>
</operation>

<operation id="4071" st_id="180" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2202" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1974  %tmp_54_87 = icmp slt i8 %prev_score_out_0_op_i1_87, %prev_score_out_6_87

]]></node>
<StgValue><ssdm name="tmp_54_87"/></StgValue>
</operation>

<operation id="4072" st_id="180" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2203" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1975  %tmp_55_87 = icmp slt i8 %prev_score_out_0_op_i1_87, %tmp_29_87

]]></node>
<StgValue><ssdm name="tmp_55_87"/></StgValue>
</operation>

<operation id="4073" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3858" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3630  store i8 %prev_score_out_2_i_85, i8* %score1_addr_86, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4074" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3859" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3631  store i20 %prev_orig_out_2_i_85, i20* %orig1_addr_86, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4075" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3863" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3635  %prev_score_out_0_op_i_86 = add i8 -1, %prev_score_out_2_i_85

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_86"/></StgValue>
</operation>

<operation id="4076" st_id="180" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3864" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3636  %tmp_59_86 = icmp slt i8 %prev_score_out_8_86, %prev_score_out_0_op_i_86

]]></node>
<StgValue><ssdm name="tmp_59_86"/></StgValue>
</operation>

<operation id="4077" st_id="180" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3865" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3637  %tmp_60_86 = icmp slt i8 %prev_score_out_8_86, %prev_score_out_0_op_i1_87

]]></node>
<StgValue><ssdm name="tmp_60_86"/></StgValue>
</operation>

<operation id="4078" st_id="180" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3867" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3639  %tmp_61_86 = icmp slt i8 %prev_score_out_0_op_i_86, %prev_score_out_8_86

]]></node>
<StgValue><ssdm name="tmp_61_86"/></StgValue>
</operation>

<operation id="4079" st_id="180" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3868" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3640  %tmp_62_86 = icmp slt i8 %prev_score_out_0_op_i_86, %prev_score_out_0_op_i1_87

]]></node>
<StgValue><ssdm name="tmp_62_86"/></StgValue>
</operation>

<operation id="4080" st_id="180" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3877" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3649  %diag_score_0_v_i_87_cast_cast = select i1 %tmp_58_87, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_87_cast_cast"/></StgValue>
</operation>

<operation id="4081" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3878" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3650  %prev_score_out_8_87 = add i8 %diag_score_0_v_i_87_cast_cast, %score2_load_1_87

]]></node>
<StgValue><ssdm name="prev_score_out_8_87"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="4082" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2193" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1965  %up_orig_87 = select i1 %tmp_5, i20 0, i20 %orig1_load_88

]]></node>
<StgValue><ssdm name="up_orig_87"/></StgValue>
</operation>

<operation id="4083" st_id="181" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1973  %or_cond_i1_87 = or i1 %tmp_50_87, %tmp_51_87

]]></node>
<StgValue><ssdm name="or_cond_i1_87"/></StgValue>
</operation>

<operation id="4084" st_id="181" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1976  %or_cond1_i1_87 = or i1 %tmp_54_87, %tmp_55_87

]]></node>
<StgValue><ssdm name="or_cond1_i1_87"/></StgValue>
</operation>

<operation id="4085" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2205" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1977  %prev_score_out_1_87 = select i1 %or_cond1_i1_87, i8 %tmp_29_87, i8 %prev_score_out_0_op_i1_87

]]></node>
<StgValue><ssdm name="prev_score_out_1_87"/></StgValue>
</operation>

<operation id="4086" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2206" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1978  %prev_orig_out_7_87 = select i1 %or_cond1_i1_87, i20 %up_orig_87, i20 %orig2_load_1_87

]]></node>
<StgValue><ssdm name="prev_orig_out_7_87"/></StgValue>
</operation>

<operation id="4087" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2207" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1979  %score2_load_1_88 = select i1 %or_cond_i1_87, i8 %prev_score_out_1_87, i8 %prev_score_out_6_87

]]></node>
<StgValue><ssdm name="score2_load_1_88"/></StgValue>
</operation>

<operation id="4088" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2208" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1980  %orig2_load_1_88 = select i1 %or_cond_i1_87, i20 %prev_orig_out_7_87, i20 %tmp_200

]]></node>
<StgValue><ssdm name="orig2_load_1_88"/></StgValue>
</operation>

<operation id="4089" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2476">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1984  %phitmp89 = add i8 -1, %score1_load_89

]]></node>
<StgValue><ssdm name="phitmp89"/></StgValue>
</operation>

<operation id="4090" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2233" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2005  %p_score1_load_88 = select i1 %tmp_5, i8 -90, i8 %score1_load_89

]]></node>
<StgValue><ssdm name="p_score1_load_88"/></StgValue>
</operation>

<operation id="4091" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2240" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2012  %diag_score_0_v_i1_89_cast_cast = select i1 %tmp_49_89, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_89_cast_cast"/></StgValue>
</operation>

<operation id="4092" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2013  %prev_score_out_6_89 = add i8 %p_score1_load_88, %diag_score_0_v_i1_89_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_89"/></StgValue>
</operation>

<operation id="4093" st_id="181" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3638  %or_cond_i_86 = or i1 %tmp_59_86, %tmp_60_86

]]></node>
<StgValue><ssdm name="or_cond_i_86"/></StgValue>
</operation>

<operation id="4094" st_id="181" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3641  %or_cond1_i_86 = or i1 %tmp_61_86, %tmp_62_86

]]></node>
<StgValue><ssdm name="or_cond1_i_86"/></StgValue>
</operation>

<operation id="4095" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3870" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3642  %prev_score_out_5_86 = select i1 %or_cond1_i_86, i8 %prev_score_out_0_op_i1_87, i8 %prev_score_out_0_op_i_86

]]></node>
<StgValue><ssdm name="prev_score_out_5_86"/></StgValue>
</operation>

<operation id="4096" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3871" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3643  %prev_orig_out_9_86 = select i1 %or_cond1_i_86, i20 %orig2_load_1_87, i20 %prev_orig_out_2_i_85

]]></node>
<StgValue><ssdm name="prev_orig_out_9_86"/></StgValue>
</operation>

<operation id="4097" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3872" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3644  %prev_score_out_2_i_86 = select i1 %or_cond_i_86, i8 %prev_score_out_5_86, i8 %prev_score_out_8_86

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_86"/></StgValue>
</operation>

<operation id="4098" st_id="181" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3873" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3645  %prev_orig_out_2_i_86 = select i1 %or_cond_i_86, i20 %prev_orig_out_9_86, i20 %orig2_load_1_86

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_86"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="4099" st_id="182" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2213" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1985  %tmp_29_88 = select i1 %tmp_5, i8 -91, i8 %phitmp89

]]></node>
<StgValue><ssdm name="tmp_29_88"/></StgValue>
</operation>

<operation id="4100" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1992  %prev_score_out_0_op_i1_88 = add i8 -1, %score2_load_1_88

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_88"/></StgValue>
</operation>

<operation id="4101" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2221" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1993  %tmp_50_88 = icmp slt i8 %prev_score_out_6_88, %prev_score_out_0_op_i1_88

]]></node>
<StgValue><ssdm name="tmp_50_88"/></StgValue>
</operation>

<operation id="4102" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2222" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1994  %tmp_51_88 = icmp slt i8 %prev_score_out_6_88, %tmp_29_88

]]></node>
<StgValue><ssdm name="tmp_51_88"/></StgValue>
</operation>

<operation id="4103" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2224" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1996  %tmp_54_88 = icmp slt i8 %prev_score_out_0_op_i1_88, %prev_score_out_6_88

]]></node>
<StgValue><ssdm name="tmp_54_88"/></StgValue>
</operation>

<operation id="4104" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2225" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1997  %tmp_55_88 = icmp slt i8 %prev_score_out_0_op_i1_88, %tmp_29_88

]]></node>
<StgValue><ssdm name="tmp_55_88"/></StgValue>
</operation>

<operation id="4105" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3874" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3646  store i8 %prev_score_out_2_i_86, i8* %score1_addr_87, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4106" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3875" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3647  store i20 %prev_orig_out_2_i_86, i20* %orig1_addr_87, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4107" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3879" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3651  %prev_score_out_0_op_i_87 = add i8 -1, %prev_score_out_2_i_86

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_87"/></StgValue>
</operation>

<operation id="4108" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3880" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3652  %tmp_59_87 = icmp slt i8 %prev_score_out_8_87, %prev_score_out_0_op_i_87

]]></node>
<StgValue><ssdm name="tmp_59_87"/></StgValue>
</operation>

<operation id="4109" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3881" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3653  %tmp_60_87 = icmp slt i8 %prev_score_out_8_87, %prev_score_out_0_op_i1_88

]]></node>
<StgValue><ssdm name="tmp_60_87"/></StgValue>
</operation>

<operation id="4110" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3883" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3655  %tmp_61_87 = icmp slt i8 %prev_score_out_0_op_i_87, %prev_score_out_8_87

]]></node>
<StgValue><ssdm name="tmp_61_87"/></StgValue>
</operation>

<operation id="4111" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3884" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3656  %tmp_62_87 = icmp slt i8 %prev_score_out_0_op_i_87, %prev_score_out_0_op_i1_88

]]></node>
<StgValue><ssdm name="tmp_62_87"/></StgValue>
</operation>

<operation id="4112" st_id="182" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3893" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3665  %diag_score_0_v_i_88_cast_cast = select i1 %tmp_58_88, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_88_cast_cast"/></StgValue>
</operation>

<operation id="4113" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3894" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3666  %prev_score_out_8_88 = add i8 %diag_score_0_v_i_88_cast_cast, %score2_load_1_88

]]></node>
<StgValue><ssdm name="prev_score_out_8_88"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="4114" st_id="183" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2214" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1986  %tmp_201 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_88

]]></node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="4115" st_id="183" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2215" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:1987  %up_orig_88 = select i1 %tmp_5, i20 0, i20 %orig1_load_89

]]></node>
<StgValue><ssdm name="up_orig_88"/></StgValue>
</operation>

<operation id="4116" st_id="183" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1995  %or_cond_i1_88 = or i1 %tmp_50_88, %tmp_51_88

]]></node>
<StgValue><ssdm name="or_cond_i1_88"/></StgValue>
</operation>

<operation id="4117" st_id="183" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:1998  %or_cond1_i1_88 = or i1 %tmp_54_88, %tmp_55_88

]]></node>
<StgValue><ssdm name="or_cond1_i1_88"/></StgValue>
</operation>

<operation id="4118" st_id="183" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2227" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:1999  %prev_score_out_1_88 = select i1 %or_cond1_i1_88, i8 %tmp_29_88, i8 %prev_score_out_0_op_i1_88

]]></node>
<StgValue><ssdm name="prev_score_out_1_88"/></StgValue>
</operation>

<operation id="4119" st_id="183" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2228" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2000  %prev_orig_out_7_88 = select i1 %or_cond1_i1_88, i20 %up_orig_88, i20 %orig2_load_1_88

]]></node>
<StgValue><ssdm name="prev_orig_out_7_88"/></StgValue>
</operation>

<operation id="4120" st_id="183" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2229" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2001  %score2_load_1_89 = select i1 %or_cond_i1_88, i8 %prev_score_out_1_88, i8 %prev_score_out_6_88

]]></node>
<StgValue><ssdm name="score2_load_1_89"/></StgValue>
</operation>

<operation id="4121" st_id="183" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2230" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2002  %orig2_load_1_89 = select i1 %or_cond_i1_88, i20 %prev_orig_out_7_88, i20 %tmp_201

]]></node>
<StgValue><ssdm name="orig2_load_1_89"/></StgValue>
</operation>

<operation id="4122" st_id="183" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2477">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2234" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2006  %phitmp90 = add i8 -1, %score1_load_90

]]></node>
<StgValue><ssdm name="phitmp90"/></StgValue>
</operation>

<operation id="4123" st_id="183" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2236" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2008  %tmp_202 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_89

]]></node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="4124" st_id="183" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2255" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2027  %p_score1_load_89 = select i1 %tmp_5, i8 -91, i8 %score1_load_90

]]></node>
<StgValue><ssdm name="p_score1_load_89"/></StgValue>
</operation>

<operation id="4125" st_id="183" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2262" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2034  %diag_score_0_v_i1_90_cast_cast = select i1 %tmp_49_90, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_90_cast_cast"/></StgValue>
</operation>

<operation id="4126" st_id="183" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2263" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2035  %prev_score_out_6_90 = add i8 %p_score1_load_89, %diag_score_0_v_i1_90_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_90"/></StgValue>
</operation>

<operation id="4127" st_id="183" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3654  %or_cond_i_87 = or i1 %tmp_59_87, %tmp_60_87

]]></node>
<StgValue><ssdm name="or_cond_i_87"/></StgValue>
</operation>

<operation id="4128" st_id="183" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3657  %or_cond1_i_87 = or i1 %tmp_61_87, %tmp_62_87

]]></node>
<StgValue><ssdm name="or_cond1_i_87"/></StgValue>
</operation>

<operation id="4129" st_id="183" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3886" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3658  %prev_score_out_5_87 = select i1 %or_cond1_i_87, i8 %prev_score_out_0_op_i1_88, i8 %prev_score_out_0_op_i_87

]]></node>
<StgValue><ssdm name="prev_score_out_5_87"/></StgValue>
</operation>

<operation id="4130" st_id="183" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3887" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3659  %prev_orig_out_9_87 = select i1 %or_cond1_i_87, i20 %orig2_load_1_88, i20 %prev_orig_out_2_i_86

]]></node>
<StgValue><ssdm name="prev_orig_out_9_87"/></StgValue>
</operation>

<operation id="4131" st_id="183" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3888" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3660  %prev_score_out_2_i_87 = select i1 %or_cond_i_87, i8 %prev_score_out_5_87, i8 %prev_score_out_8_87

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_87"/></StgValue>
</operation>

<operation id="4132" st_id="183" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3889" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3661  %prev_orig_out_2_i_87 = select i1 %or_cond_i_87, i20 %prev_orig_out_9_87, i20 %orig2_load_1_87

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_87"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="4133" st_id="184" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2235" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2007  %tmp_29_89 = select i1 %tmp_5, i8 -92, i8 %phitmp90

]]></node>
<StgValue><ssdm name="tmp_29_89"/></StgValue>
</operation>

<operation id="4134" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2014  %prev_score_out_0_op_i1_89 = add i8 -1, %score2_load_1_89

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_89"/></StgValue>
</operation>

<operation id="4135" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2243" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2015  %tmp_50_89 = icmp slt i8 %prev_score_out_6_89, %prev_score_out_0_op_i1_89

]]></node>
<StgValue><ssdm name="tmp_50_89"/></StgValue>
</operation>

<operation id="4136" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2244" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2016  %tmp_51_89 = icmp slt i8 %prev_score_out_6_89, %tmp_29_89

]]></node>
<StgValue><ssdm name="tmp_51_89"/></StgValue>
</operation>

<operation id="4137" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2246" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2018  %tmp_54_89 = icmp slt i8 %prev_score_out_0_op_i1_89, %prev_score_out_6_89

]]></node>
<StgValue><ssdm name="tmp_54_89"/></StgValue>
</operation>

<operation id="4138" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2247" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2019  %tmp_55_89 = icmp slt i8 %prev_score_out_0_op_i1_89, %tmp_29_89

]]></node>
<StgValue><ssdm name="tmp_55_89"/></StgValue>
</operation>

<operation id="4139" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3890" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3662  store i8 %prev_score_out_2_i_87, i8* %score1_addr_88, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4140" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3891" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3663  store i20 %prev_orig_out_2_i_87, i20* %orig1_addr_88, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4141" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3895" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3667  %prev_score_out_0_op_i_88 = add i8 -1, %prev_score_out_2_i_87

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_88"/></StgValue>
</operation>

<operation id="4142" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3896" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3668  %tmp_59_88 = icmp slt i8 %prev_score_out_8_88, %prev_score_out_0_op_i_88

]]></node>
<StgValue><ssdm name="tmp_59_88"/></StgValue>
</operation>

<operation id="4143" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3897" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3669  %tmp_60_88 = icmp slt i8 %prev_score_out_8_88, %prev_score_out_0_op_i1_89

]]></node>
<StgValue><ssdm name="tmp_60_88"/></StgValue>
</operation>

<operation id="4144" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3899" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3671  %tmp_61_88 = icmp slt i8 %prev_score_out_0_op_i_88, %prev_score_out_8_88

]]></node>
<StgValue><ssdm name="tmp_61_88"/></StgValue>
</operation>

<operation id="4145" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3900" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3672  %tmp_62_88 = icmp slt i8 %prev_score_out_0_op_i_88, %prev_score_out_0_op_i1_89

]]></node>
<StgValue><ssdm name="tmp_62_88"/></StgValue>
</operation>

<operation id="4146" st_id="184" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3909" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3681  %diag_score_0_v_i_89_cast_cast = select i1 %tmp_58_89, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_89_cast_cast"/></StgValue>
</operation>

<operation id="4147" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3910" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3682  %prev_score_out_8_89 = add i8 %diag_score_0_v_i_89_cast_cast, %score2_load_1_89

]]></node>
<StgValue><ssdm name="prev_score_out_8_89"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="4148" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2237" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2009  %up_orig_89 = select i1 %tmp_5, i20 0, i20 %orig1_load_90

]]></node>
<StgValue><ssdm name="up_orig_89"/></StgValue>
</operation>

<operation id="4149" st_id="185" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2017  %or_cond_i1_89 = or i1 %tmp_50_89, %tmp_51_89

]]></node>
<StgValue><ssdm name="or_cond_i1_89"/></StgValue>
</operation>

<operation id="4150" st_id="185" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2020  %or_cond1_i1_89 = or i1 %tmp_54_89, %tmp_55_89

]]></node>
<StgValue><ssdm name="or_cond1_i1_89"/></StgValue>
</operation>

<operation id="4151" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2249" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2021  %prev_score_out_1_89 = select i1 %or_cond1_i1_89, i8 %tmp_29_89, i8 %prev_score_out_0_op_i1_89

]]></node>
<StgValue><ssdm name="prev_score_out_1_89"/></StgValue>
</operation>

<operation id="4152" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2250" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2022  %prev_orig_out_7_89 = select i1 %or_cond1_i1_89, i20 %up_orig_89, i20 %orig2_load_1_89

]]></node>
<StgValue><ssdm name="prev_orig_out_7_89"/></StgValue>
</operation>

<operation id="4153" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2251" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2023  %score2_load_1_90 = select i1 %or_cond_i1_89, i8 %prev_score_out_1_89, i8 %prev_score_out_6_89

]]></node>
<StgValue><ssdm name="score2_load_1_90"/></StgValue>
</operation>

<operation id="4154" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2252" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2024  %orig2_load_1_90 = select i1 %or_cond_i1_89, i20 %prev_orig_out_7_89, i20 %tmp_202

]]></node>
<StgValue><ssdm name="orig2_load_1_90"/></StgValue>
</operation>

<operation id="4155" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2478">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2256" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2028  %phitmp91 = add i8 -1, %score1_load_91

]]></node>
<StgValue><ssdm name="phitmp91"/></StgValue>
</operation>

<operation id="4156" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2277" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2049  %p_score1_load_90 = select i1 %tmp_5, i8 -92, i8 %score1_load_91

]]></node>
<StgValue><ssdm name="p_score1_load_90"/></StgValue>
</operation>

<operation id="4157" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2284" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2056  %diag_score_0_v_i1_91_cast_cast = select i1 %tmp_49_91, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_91_cast_cast"/></StgValue>
</operation>

<operation id="4158" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2285" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2057  %prev_score_out_6_91 = add i8 %p_score1_load_90, %diag_score_0_v_i1_91_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_91"/></StgValue>
</operation>

<operation id="4159" st_id="185" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3670  %or_cond_i_88 = or i1 %tmp_59_88, %tmp_60_88

]]></node>
<StgValue><ssdm name="or_cond_i_88"/></StgValue>
</operation>

<operation id="4160" st_id="185" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3673  %or_cond1_i_88 = or i1 %tmp_61_88, %tmp_62_88

]]></node>
<StgValue><ssdm name="or_cond1_i_88"/></StgValue>
</operation>

<operation id="4161" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3902" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3674  %prev_score_out_5_88 = select i1 %or_cond1_i_88, i8 %prev_score_out_0_op_i1_89, i8 %prev_score_out_0_op_i_88

]]></node>
<StgValue><ssdm name="prev_score_out_5_88"/></StgValue>
</operation>

<operation id="4162" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3903" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3675  %prev_orig_out_9_88 = select i1 %or_cond1_i_88, i20 %orig2_load_1_89, i20 %prev_orig_out_2_i_87

]]></node>
<StgValue><ssdm name="prev_orig_out_9_88"/></StgValue>
</operation>

<operation id="4163" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3904" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3676  %prev_score_out_2_i_88 = select i1 %or_cond_i_88, i8 %prev_score_out_5_88, i8 %prev_score_out_8_88

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_88"/></StgValue>
</operation>

<operation id="4164" st_id="185" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3905" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3677  %prev_orig_out_2_i_88 = select i1 %or_cond_i_88, i20 %prev_orig_out_9_88, i20 %orig2_load_1_88

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_88"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="4165" st_id="186" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2257" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2029  %tmp_29_90 = select i1 %tmp_5, i8 -93, i8 %phitmp91

]]></node>
<StgValue><ssdm name="tmp_29_90"/></StgValue>
</operation>

<operation id="4166" st_id="186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2036  %prev_score_out_0_op_i1_90 = add i8 -1, %score2_load_1_90

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_90"/></StgValue>
</operation>

<operation id="4167" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2265" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2037  %tmp_50_90 = icmp slt i8 %prev_score_out_6_90, %prev_score_out_0_op_i1_90

]]></node>
<StgValue><ssdm name="tmp_50_90"/></StgValue>
</operation>

<operation id="4168" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2266" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2038  %tmp_51_90 = icmp slt i8 %prev_score_out_6_90, %tmp_29_90

]]></node>
<StgValue><ssdm name="tmp_51_90"/></StgValue>
</operation>

<operation id="4169" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2268" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2040  %tmp_54_90 = icmp slt i8 %prev_score_out_0_op_i1_90, %prev_score_out_6_90

]]></node>
<StgValue><ssdm name="tmp_54_90"/></StgValue>
</operation>

<operation id="4170" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2269" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2041  %tmp_55_90 = icmp slt i8 %prev_score_out_0_op_i1_90, %tmp_29_90

]]></node>
<StgValue><ssdm name="tmp_55_90"/></StgValue>
</operation>

<operation id="4171" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3906" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3678  store i8 %prev_score_out_2_i_88, i8* %score1_addr_89, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4172" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3907" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3679  store i20 %prev_orig_out_2_i_88, i20* %orig1_addr_89, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4173" st_id="186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3911" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3683  %prev_score_out_0_op_i_89 = add i8 -1, %prev_score_out_2_i_88

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_89"/></StgValue>
</operation>

<operation id="4174" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3912" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3684  %tmp_59_89 = icmp slt i8 %prev_score_out_8_89, %prev_score_out_0_op_i_89

]]></node>
<StgValue><ssdm name="tmp_59_89"/></StgValue>
</operation>

<operation id="4175" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3913" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3685  %tmp_60_89 = icmp slt i8 %prev_score_out_8_89, %prev_score_out_0_op_i1_90

]]></node>
<StgValue><ssdm name="tmp_60_89"/></StgValue>
</operation>

<operation id="4176" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3915" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3687  %tmp_61_89 = icmp slt i8 %prev_score_out_0_op_i_89, %prev_score_out_8_89

]]></node>
<StgValue><ssdm name="tmp_61_89"/></StgValue>
</operation>

<operation id="4177" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3916" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3688  %tmp_62_89 = icmp slt i8 %prev_score_out_0_op_i_89, %prev_score_out_0_op_i1_90

]]></node>
<StgValue><ssdm name="tmp_62_89"/></StgValue>
</operation>

<operation id="4178" st_id="186" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3925" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3697  %diag_score_0_v_i_90_cast_cast = select i1 %tmp_58_90, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_90_cast_cast"/></StgValue>
</operation>

<operation id="4179" st_id="186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3926" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3698  %prev_score_out_8_90 = add i8 %diag_score_0_v_i_90_cast_cast, %score2_load_1_90

]]></node>
<StgValue><ssdm name="prev_score_out_8_90"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="4180" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2258" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2030  %tmp_203 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_90

]]></node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="4181" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2259" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2031  %up_orig_90 = select i1 %tmp_5, i20 0, i20 %orig1_load_91

]]></node>
<StgValue><ssdm name="up_orig_90"/></StgValue>
</operation>

<operation id="4182" st_id="187" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2039  %or_cond_i1_90 = or i1 %tmp_50_90, %tmp_51_90

]]></node>
<StgValue><ssdm name="or_cond_i1_90"/></StgValue>
</operation>

<operation id="4183" st_id="187" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2042  %or_cond1_i1_90 = or i1 %tmp_54_90, %tmp_55_90

]]></node>
<StgValue><ssdm name="or_cond1_i1_90"/></StgValue>
</operation>

<operation id="4184" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2271" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2043  %prev_score_out_1_90 = select i1 %or_cond1_i1_90, i8 %tmp_29_90, i8 %prev_score_out_0_op_i1_90

]]></node>
<StgValue><ssdm name="prev_score_out_1_90"/></StgValue>
</operation>

<operation id="4185" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2272" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2044  %prev_orig_out_7_90 = select i1 %or_cond1_i1_90, i20 %up_orig_90, i20 %orig2_load_1_90

]]></node>
<StgValue><ssdm name="prev_orig_out_7_90"/></StgValue>
</operation>

<operation id="4186" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2273" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2045  %score2_load_1_91 = select i1 %or_cond_i1_90, i8 %prev_score_out_1_90, i8 %prev_score_out_6_90

]]></node>
<StgValue><ssdm name="score2_load_1_91"/></StgValue>
</operation>

<operation id="4187" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2274" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2046  %orig2_load_1_91 = select i1 %or_cond_i1_90, i20 %prev_orig_out_7_90, i20 %tmp_203

]]></node>
<StgValue><ssdm name="orig2_load_1_91"/></StgValue>
</operation>

<operation id="4188" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2479">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2278" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2050  %phitmp92 = add i8 -1, %score1_load_92

]]></node>
<StgValue><ssdm name="phitmp92"/></StgValue>
</operation>

<operation id="4189" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2299" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2071  %p_score1_load_91 = select i1 %tmp_5, i8 -93, i8 %score1_load_92

]]></node>
<StgValue><ssdm name="p_score1_load_91"/></StgValue>
</operation>

<operation id="4190" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2306" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2078  %diag_score_0_v_i1_92_cast_cast = select i1 %tmp_49_92, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_92_cast_cast"/></StgValue>
</operation>

<operation id="4191" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2307" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2079  %prev_score_out_6_92 = add i8 %p_score1_load_91, %diag_score_0_v_i1_92_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_92"/></StgValue>
</operation>

<operation id="4192" st_id="187" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3686  %or_cond_i_89 = or i1 %tmp_59_89, %tmp_60_89

]]></node>
<StgValue><ssdm name="or_cond_i_89"/></StgValue>
</operation>

<operation id="4193" st_id="187" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3689  %or_cond1_i_89 = or i1 %tmp_61_89, %tmp_62_89

]]></node>
<StgValue><ssdm name="or_cond1_i_89"/></StgValue>
</operation>

<operation id="4194" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3918" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3690  %prev_score_out_5_89 = select i1 %or_cond1_i_89, i8 %prev_score_out_0_op_i1_90, i8 %prev_score_out_0_op_i_89

]]></node>
<StgValue><ssdm name="prev_score_out_5_89"/></StgValue>
</operation>

<operation id="4195" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3919" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3691  %prev_orig_out_9_89 = select i1 %or_cond1_i_89, i20 %orig2_load_1_90, i20 %prev_orig_out_2_i_88

]]></node>
<StgValue><ssdm name="prev_orig_out_9_89"/></StgValue>
</operation>

<operation id="4196" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3920" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3692  %prev_score_out_2_i_89 = select i1 %or_cond_i_89, i8 %prev_score_out_5_89, i8 %prev_score_out_8_89

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_89"/></StgValue>
</operation>

<operation id="4197" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3921" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3693  %prev_orig_out_2_i_89 = select i1 %or_cond_i_89, i20 %prev_orig_out_9_89, i20 %orig2_load_1_89

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_89"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="4198" st_id="188" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2279" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2051  %tmp_29_91 = select i1 %tmp_5, i8 -94, i8 %phitmp92

]]></node>
<StgValue><ssdm name="tmp_29_91"/></StgValue>
</operation>

<operation id="4199" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2286" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2058  %prev_score_out_0_op_i1_91 = add i8 -1, %score2_load_1_91

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_91"/></StgValue>
</operation>

<operation id="4200" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2287" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2059  %tmp_50_91 = icmp slt i8 %prev_score_out_6_91, %prev_score_out_0_op_i1_91

]]></node>
<StgValue><ssdm name="tmp_50_91"/></StgValue>
</operation>

<operation id="4201" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2288" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2060  %tmp_51_91 = icmp slt i8 %prev_score_out_6_91, %tmp_29_91

]]></node>
<StgValue><ssdm name="tmp_51_91"/></StgValue>
</operation>

<operation id="4202" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2290" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2062  %tmp_54_91 = icmp slt i8 %prev_score_out_0_op_i1_91, %prev_score_out_6_91

]]></node>
<StgValue><ssdm name="tmp_54_91"/></StgValue>
</operation>

<operation id="4203" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2291" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2063  %tmp_55_91 = icmp slt i8 %prev_score_out_0_op_i1_91, %tmp_29_91

]]></node>
<StgValue><ssdm name="tmp_55_91"/></StgValue>
</operation>

<operation id="4204" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3922" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3694  store i8 %prev_score_out_2_i_89, i8* %score1_addr_90, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4205" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3923" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3695  store i20 %prev_orig_out_2_i_89, i20* %orig1_addr_90, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4206" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3927" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3699  %prev_score_out_0_op_i_90 = add i8 -1, %prev_score_out_2_i_89

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_90"/></StgValue>
</operation>

<operation id="4207" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3928" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3700  %tmp_59_90 = icmp slt i8 %prev_score_out_8_90, %prev_score_out_0_op_i_90

]]></node>
<StgValue><ssdm name="tmp_59_90"/></StgValue>
</operation>

<operation id="4208" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3929" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3701  %tmp_60_90 = icmp slt i8 %prev_score_out_8_90, %prev_score_out_0_op_i1_91

]]></node>
<StgValue><ssdm name="tmp_60_90"/></StgValue>
</operation>

<operation id="4209" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3931" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3703  %tmp_61_90 = icmp slt i8 %prev_score_out_0_op_i_90, %prev_score_out_8_90

]]></node>
<StgValue><ssdm name="tmp_61_90"/></StgValue>
</operation>

<operation id="4210" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3932" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3704  %tmp_62_90 = icmp slt i8 %prev_score_out_0_op_i_90, %prev_score_out_0_op_i1_91

]]></node>
<StgValue><ssdm name="tmp_62_90"/></StgValue>
</operation>

<operation id="4211" st_id="188" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3941" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3713  %diag_score_0_v_i_91_cast_cast = select i1 %tmp_58_91, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_91_cast_cast"/></StgValue>
</operation>

<operation id="4212" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3942" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3714  %prev_score_out_8_91 = add i8 %diag_score_0_v_i_91_cast_cast, %score2_load_1_91

]]></node>
<StgValue><ssdm name="prev_score_out_8_91"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="4213" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2280" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2052  %tmp_204 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_91

]]></node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="4214" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2281" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2053  %up_orig_91 = select i1 %tmp_5, i20 0, i20 %orig1_load_92

]]></node>
<StgValue><ssdm name="up_orig_91"/></StgValue>
</operation>

<operation id="4215" st_id="189" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2061  %or_cond_i1_91 = or i1 %tmp_50_91, %tmp_51_91

]]></node>
<StgValue><ssdm name="or_cond_i1_91"/></StgValue>
</operation>

<operation id="4216" st_id="189" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2064  %or_cond1_i1_91 = or i1 %tmp_54_91, %tmp_55_91

]]></node>
<StgValue><ssdm name="or_cond1_i1_91"/></StgValue>
</operation>

<operation id="4217" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2293" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2065  %prev_score_out_1_91 = select i1 %or_cond1_i1_91, i8 %tmp_29_91, i8 %prev_score_out_0_op_i1_91

]]></node>
<StgValue><ssdm name="prev_score_out_1_91"/></StgValue>
</operation>

<operation id="4218" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2294" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2066  %prev_orig_out_7_91 = select i1 %or_cond1_i1_91, i20 %up_orig_91, i20 %orig2_load_1_91

]]></node>
<StgValue><ssdm name="prev_orig_out_7_91"/></StgValue>
</operation>

<operation id="4219" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2295" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2067  %score2_load_1_92 = select i1 %or_cond_i1_91, i8 %prev_score_out_1_91, i8 %prev_score_out_6_91

]]></node>
<StgValue><ssdm name="score2_load_1_92"/></StgValue>
</operation>

<operation id="4220" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2296" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2068  %orig2_load_1_92 = select i1 %or_cond_i1_91, i20 %prev_orig_out_7_91, i20 %tmp_204

]]></node>
<StgValue><ssdm name="orig2_load_1_92"/></StgValue>
</operation>

<operation id="4221" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2480">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2300" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2072  %phitmp93 = add i8 -1, %score1_load_93

]]></node>
<StgValue><ssdm name="phitmp93"/></StgValue>
</operation>

<operation id="4222" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2301" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2073  %tmp_29_92 = select i1 %tmp_5, i8 -95, i8 %phitmp93

]]></node>
<StgValue><ssdm name="tmp_29_92"/></StgValue>
</operation>

<operation id="4223" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2321" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2093  %p_score1_load_92 = select i1 %tmp_5, i8 -94, i8 %score1_load_93

]]></node>
<StgValue><ssdm name="p_score1_load_92"/></StgValue>
</operation>

<operation id="4224" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2328" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2100  %diag_score_0_v_i1_93_cast_cast = select i1 %tmp_49_93, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_93_cast_cast"/></StgValue>
</operation>

<operation id="4225" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2329" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2101  %prev_score_out_6_93 = add i8 %p_score1_load_92, %diag_score_0_v_i1_93_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_93"/></StgValue>
</operation>

<operation id="4226" st_id="189" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3702  %or_cond_i_90 = or i1 %tmp_59_90, %tmp_60_90

]]></node>
<StgValue><ssdm name="or_cond_i_90"/></StgValue>
</operation>

<operation id="4227" st_id="189" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3705  %or_cond1_i_90 = or i1 %tmp_61_90, %tmp_62_90

]]></node>
<StgValue><ssdm name="or_cond1_i_90"/></StgValue>
</operation>

<operation id="4228" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3934" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3706  %prev_score_out_5_90 = select i1 %or_cond1_i_90, i8 %prev_score_out_0_op_i1_91, i8 %prev_score_out_0_op_i_90

]]></node>
<StgValue><ssdm name="prev_score_out_5_90"/></StgValue>
</operation>

<operation id="4229" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3935" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3707  %prev_orig_out_9_90 = select i1 %or_cond1_i_90, i20 %orig2_load_1_91, i20 %prev_orig_out_2_i_89

]]></node>
<StgValue><ssdm name="prev_orig_out_9_90"/></StgValue>
</operation>

<operation id="4230" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3936" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3708  %prev_score_out_2_i_90 = select i1 %or_cond_i_90, i8 %prev_score_out_5_90, i8 %prev_score_out_8_90

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_90"/></StgValue>
</operation>

<operation id="4231" st_id="189" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3937" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3709  %prev_orig_out_2_i_90 = select i1 %or_cond_i_90, i20 %prev_orig_out_9_90, i20 %orig2_load_1_90

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_90"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="4232" st_id="190" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2308" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2080  %prev_score_out_0_op_i1_92 = add i8 -1, %score2_load_1_92

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_92"/></StgValue>
</operation>

<operation id="4233" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2309" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2081  %tmp_50_92 = icmp slt i8 %prev_score_out_6_92, %prev_score_out_0_op_i1_92

]]></node>
<StgValue><ssdm name="tmp_50_92"/></StgValue>
</operation>

<operation id="4234" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2310" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2082  %tmp_51_92 = icmp slt i8 %prev_score_out_6_92, %tmp_29_92

]]></node>
<StgValue><ssdm name="tmp_51_92"/></StgValue>
</operation>

<operation id="4235" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2312" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2084  %tmp_54_92 = icmp slt i8 %prev_score_out_0_op_i1_92, %prev_score_out_6_92

]]></node>
<StgValue><ssdm name="tmp_54_92"/></StgValue>
</operation>

<operation id="4236" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2313" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2085  %tmp_55_92 = icmp slt i8 %prev_score_out_0_op_i1_92, %tmp_29_92

]]></node>
<StgValue><ssdm name="tmp_55_92"/></StgValue>
</operation>

<operation id="4237" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3938" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3710  store i8 %prev_score_out_2_i_90, i8* %score1_addr_91, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4238" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3939" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3711  store i20 %prev_orig_out_2_i_90, i20* %orig1_addr_91, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4239" st_id="190" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3943" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3715  %prev_score_out_0_op_i_91 = add i8 -1, %prev_score_out_2_i_90

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_91"/></StgValue>
</operation>

<operation id="4240" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3944" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3716  %tmp_59_91 = icmp slt i8 %prev_score_out_8_91, %prev_score_out_0_op_i_91

]]></node>
<StgValue><ssdm name="tmp_59_91"/></StgValue>
</operation>

<operation id="4241" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3945" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3717  %tmp_60_91 = icmp slt i8 %prev_score_out_8_91, %prev_score_out_0_op_i1_92

]]></node>
<StgValue><ssdm name="tmp_60_91"/></StgValue>
</operation>

<operation id="4242" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3947" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3719  %tmp_61_91 = icmp slt i8 %prev_score_out_0_op_i_91, %prev_score_out_8_91

]]></node>
<StgValue><ssdm name="tmp_61_91"/></StgValue>
</operation>

<operation id="4243" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3948" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3720  %tmp_62_91 = icmp slt i8 %prev_score_out_0_op_i_91, %prev_score_out_0_op_i1_92

]]></node>
<StgValue><ssdm name="tmp_62_91"/></StgValue>
</operation>

<operation id="4244" st_id="190" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3957" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3729  %diag_score_0_v_i_92_cast_cast = select i1 %tmp_58_92, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_92_cast_cast"/></StgValue>
</operation>

<operation id="4245" st_id="190" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3958" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3730  %prev_score_out_8_92 = add i8 %diag_score_0_v_i_92_cast_cast, %score2_load_1_92

]]></node>
<StgValue><ssdm name="prev_score_out_8_92"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="4246" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2302" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2074  %tmp_205 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_92

]]></node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="4247" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2303" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2075  %up_orig_92 = select i1 %tmp_5, i20 0, i20 %orig1_load_93

]]></node>
<StgValue><ssdm name="up_orig_92"/></StgValue>
</operation>

<operation id="4248" st_id="191" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2083  %or_cond_i1_92 = or i1 %tmp_50_92, %tmp_51_92

]]></node>
<StgValue><ssdm name="or_cond_i1_92"/></StgValue>
</operation>

<operation id="4249" st_id="191" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2086  %or_cond1_i1_92 = or i1 %tmp_54_92, %tmp_55_92

]]></node>
<StgValue><ssdm name="or_cond1_i1_92"/></StgValue>
</operation>

<operation id="4250" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2315" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2087  %prev_score_out_1_92 = select i1 %or_cond1_i1_92, i8 %tmp_29_92, i8 %prev_score_out_0_op_i1_92

]]></node>
<StgValue><ssdm name="prev_score_out_1_92"/></StgValue>
</operation>

<operation id="4251" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2316" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2088  %prev_orig_out_7_92 = select i1 %or_cond1_i1_92, i20 %up_orig_92, i20 %orig2_load_1_92

]]></node>
<StgValue><ssdm name="prev_orig_out_7_92"/></StgValue>
</operation>

<operation id="4252" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2317" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2089  %score2_load_1_93 = select i1 %or_cond_i1_92, i8 %prev_score_out_1_92, i8 %prev_score_out_6_92

]]></node>
<StgValue><ssdm name="score2_load_1_93"/></StgValue>
</operation>

<operation id="4253" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2318" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2090  %orig2_load_1_93 = select i1 %or_cond_i1_92, i20 %prev_orig_out_7_92, i20 %tmp_205

]]></node>
<StgValue><ssdm name="orig2_load_1_93"/></StgValue>
</operation>

<operation id="4254" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2481">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2322" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2094  %phitmp94 = add i8 -1, %score1_load_94

]]></node>
<StgValue><ssdm name="phitmp94"/></StgValue>
</operation>

<operation id="4255" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2343" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2115  %p_score1_load_93 = select i1 %tmp_5, i8 -95, i8 %score1_load_94

]]></node>
<StgValue><ssdm name="p_score1_load_93"/></StgValue>
</operation>

<operation id="4256" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2350" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2122  %diag_score_0_v_i1_94_cast_cast = select i1 %tmp_49_94, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_94_cast_cast"/></StgValue>
</operation>

<operation id="4257" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2351" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2123  %prev_score_out_6_94 = add i8 %p_score1_load_93, %diag_score_0_v_i1_94_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_94"/></StgValue>
</operation>

<operation id="4258" st_id="191" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3718  %or_cond_i_91 = or i1 %tmp_59_91, %tmp_60_91

]]></node>
<StgValue><ssdm name="or_cond_i_91"/></StgValue>
</operation>

<operation id="4259" st_id="191" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3721  %or_cond1_i_91 = or i1 %tmp_61_91, %tmp_62_91

]]></node>
<StgValue><ssdm name="or_cond1_i_91"/></StgValue>
</operation>

<operation id="4260" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3950" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3722  %prev_score_out_5_91 = select i1 %or_cond1_i_91, i8 %prev_score_out_0_op_i1_92, i8 %prev_score_out_0_op_i_91

]]></node>
<StgValue><ssdm name="prev_score_out_5_91"/></StgValue>
</operation>

<operation id="4261" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3951" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3723  %prev_orig_out_9_91 = select i1 %or_cond1_i_91, i20 %orig2_load_1_92, i20 %prev_orig_out_2_i_90

]]></node>
<StgValue><ssdm name="prev_orig_out_9_91"/></StgValue>
</operation>

<operation id="4262" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3952" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3724  %prev_score_out_2_i_91 = select i1 %or_cond_i_91, i8 %prev_score_out_5_91, i8 %prev_score_out_8_91

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_91"/></StgValue>
</operation>

<operation id="4263" st_id="191" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3953" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3725  %prev_orig_out_2_i_91 = select i1 %or_cond_i_91, i20 %prev_orig_out_9_91, i20 %orig2_load_1_91

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_91"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="4264" st_id="192" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2323" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2095  %tmp_29_93 = select i1 %tmp_5, i8 -96, i8 %phitmp94

]]></node>
<StgValue><ssdm name="tmp_29_93"/></StgValue>
</operation>

<operation id="4265" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2102  %prev_score_out_0_op_i1_93 = add i8 -1, %score2_load_1_93

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_93"/></StgValue>
</operation>

<operation id="4266" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2331" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2103  %tmp_50_93 = icmp slt i8 %prev_score_out_6_93, %prev_score_out_0_op_i1_93

]]></node>
<StgValue><ssdm name="tmp_50_93"/></StgValue>
</operation>

<operation id="4267" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2332" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2104  %tmp_51_93 = icmp slt i8 %prev_score_out_6_93, %tmp_29_93

]]></node>
<StgValue><ssdm name="tmp_51_93"/></StgValue>
</operation>

<operation id="4268" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2334" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2106  %tmp_54_93 = icmp slt i8 %prev_score_out_0_op_i1_93, %prev_score_out_6_93

]]></node>
<StgValue><ssdm name="tmp_54_93"/></StgValue>
</operation>

<operation id="4269" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2335" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2107  %tmp_55_93 = icmp slt i8 %prev_score_out_0_op_i1_93, %tmp_29_93

]]></node>
<StgValue><ssdm name="tmp_55_93"/></StgValue>
</operation>

<operation id="4270" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3954" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3726  store i8 %prev_score_out_2_i_91, i8* %score1_addr_92, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4271" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3955" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3727  store i20 %prev_orig_out_2_i_91, i20* %orig1_addr_92, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4272" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3959" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3731  %prev_score_out_0_op_i_92 = add i8 -1, %prev_score_out_2_i_91

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_92"/></StgValue>
</operation>

<operation id="4273" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3960" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3732  %tmp_59_92 = icmp slt i8 %prev_score_out_8_92, %prev_score_out_0_op_i_92

]]></node>
<StgValue><ssdm name="tmp_59_92"/></StgValue>
</operation>

<operation id="4274" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3961" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3733  %tmp_60_92 = icmp slt i8 %prev_score_out_8_92, %prev_score_out_0_op_i1_93

]]></node>
<StgValue><ssdm name="tmp_60_92"/></StgValue>
</operation>

<operation id="4275" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3963" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3735  %tmp_61_92 = icmp slt i8 %prev_score_out_0_op_i_92, %prev_score_out_8_92

]]></node>
<StgValue><ssdm name="tmp_61_92"/></StgValue>
</operation>

<operation id="4276" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3964" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3736  %tmp_62_92 = icmp slt i8 %prev_score_out_0_op_i_92, %prev_score_out_0_op_i1_93

]]></node>
<StgValue><ssdm name="tmp_62_92"/></StgValue>
</operation>

<operation id="4277" st_id="192" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3973" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3745  %diag_score_0_v_i_93_cast_cast = select i1 %tmp_58_93, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_93_cast_cast"/></StgValue>
</operation>

<operation id="4278" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3974" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3746  %prev_score_out_8_93 = add i8 %diag_score_0_v_i_93_cast_cast, %score2_load_1_93

]]></node>
<StgValue><ssdm name="prev_score_out_8_93"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="4279" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2324" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2096  %tmp_206 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_93

]]></node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="4280" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2325" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2097  %up_orig_93 = select i1 %tmp_5, i20 0, i20 %orig1_load_94

]]></node>
<StgValue><ssdm name="up_orig_93"/></StgValue>
</operation>

<operation id="4281" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2105  %or_cond_i1_93 = or i1 %tmp_50_93, %tmp_51_93

]]></node>
<StgValue><ssdm name="or_cond_i1_93"/></StgValue>
</operation>

<operation id="4282" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2108  %or_cond1_i1_93 = or i1 %tmp_54_93, %tmp_55_93

]]></node>
<StgValue><ssdm name="or_cond1_i1_93"/></StgValue>
</operation>

<operation id="4283" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2337" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2109  %prev_score_out_1_93 = select i1 %or_cond1_i1_93, i8 %tmp_29_93, i8 %prev_score_out_0_op_i1_93

]]></node>
<StgValue><ssdm name="prev_score_out_1_93"/></StgValue>
</operation>

<operation id="4284" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2338" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2110  %prev_orig_out_7_93 = select i1 %or_cond1_i1_93, i20 %up_orig_93, i20 %orig2_load_1_93

]]></node>
<StgValue><ssdm name="prev_orig_out_7_93"/></StgValue>
</operation>

<operation id="4285" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2339" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2111  %score2_load_1_94 = select i1 %or_cond_i1_93, i8 %prev_score_out_1_93, i8 %prev_score_out_6_93

]]></node>
<StgValue><ssdm name="score2_load_1_94"/></StgValue>
</operation>

<operation id="4286" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2340" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2112  %orig2_load_1_94 = select i1 %or_cond_i1_93, i20 %prev_orig_out_7_93, i20 %tmp_206

]]></node>
<StgValue><ssdm name="orig2_load_1_94"/></StgValue>
</operation>

<operation id="4287" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2482">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2344" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2116  %phitmp95 = add i8 -1, %score1_load_95

]]></node>
<StgValue><ssdm name="phitmp95"/></StgValue>
</operation>

<operation id="4288" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2365" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2137  %p_score1_load_94 = select i1 %tmp_5, i8 -96, i8 %score1_load_95

]]></node>
<StgValue><ssdm name="p_score1_load_94"/></StgValue>
</operation>

<operation id="4289" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2373" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2145  %diag_score_0_v_i1_95_cast_cast = select i1 %tmp_49_95, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_95_cast_cast"/></StgValue>
</operation>

<operation id="4290" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2374" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2146  %prev_score_out_6_95 = add i8 %p_score1_load_94, %diag_score_0_v_i1_95_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_95"/></StgValue>
</operation>

<operation id="4291" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3734  %or_cond_i_92 = or i1 %tmp_59_92, %tmp_60_92

]]></node>
<StgValue><ssdm name="or_cond_i_92"/></StgValue>
</operation>

<operation id="4292" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3737  %or_cond1_i_92 = or i1 %tmp_61_92, %tmp_62_92

]]></node>
<StgValue><ssdm name="or_cond1_i_92"/></StgValue>
</operation>

<operation id="4293" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3966" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3738  %prev_score_out_5_92 = select i1 %or_cond1_i_92, i8 %prev_score_out_0_op_i1_93, i8 %prev_score_out_0_op_i_92

]]></node>
<StgValue><ssdm name="prev_score_out_5_92"/></StgValue>
</operation>

<operation id="4294" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3967" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3739  %prev_orig_out_9_92 = select i1 %or_cond1_i_92, i20 %orig2_load_1_93, i20 %prev_orig_out_2_i_91

]]></node>
<StgValue><ssdm name="prev_orig_out_9_92"/></StgValue>
</operation>

<operation id="4295" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3968" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3740  %prev_score_out_2_i_92 = select i1 %or_cond_i_92, i8 %prev_score_out_5_92, i8 %prev_score_out_8_92

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_92"/></StgValue>
</operation>

<operation id="4296" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3969" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3741  %prev_orig_out_2_i_92 = select i1 %or_cond_i_92, i20 %prev_orig_out_9_92, i20 %orig2_load_1_92

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_92"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="4297" st_id="194" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2345" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2117  %tmp_29_94 = select i1 %tmp_5, i8 -97, i8 %phitmp95

]]></node>
<StgValue><ssdm name="tmp_29_94"/></StgValue>
</operation>

<operation id="4298" st_id="194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2352" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2124  %prev_score_out_0_op_i1_94 = add i8 -1, %score2_load_1_94

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_94"/></StgValue>
</operation>

<operation id="4299" st_id="194" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2353" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2125  %tmp_50_94 = icmp slt i8 %prev_score_out_6_94, %prev_score_out_0_op_i1_94

]]></node>
<StgValue><ssdm name="tmp_50_94"/></StgValue>
</operation>

<operation id="4300" st_id="194" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2354" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2126  %tmp_51_94 = icmp slt i8 %prev_score_out_6_94, %tmp_29_94

]]></node>
<StgValue><ssdm name="tmp_51_94"/></StgValue>
</operation>

<operation id="4301" st_id="194" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2356" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2128  %tmp_54_94 = icmp slt i8 %prev_score_out_0_op_i1_94, %prev_score_out_6_94

]]></node>
<StgValue><ssdm name="tmp_54_94"/></StgValue>
</operation>

<operation id="4302" st_id="194" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2357" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2129  %tmp_55_94 = icmp slt i8 %prev_score_out_0_op_i1_94, %tmp_29_94

]]></node>
<StgValue><ssdm name="tmp_55_94"/></StgValue>
</operation>

<operation id="4303" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3970" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3742  store i8 %prev_score_out_2_i_92, i8* %score1_addr_93, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4304" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3971" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3743  store i20 %prev_orig_out_2_i_92, i20* %orig1_addr_93, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4305" st_id="194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3975" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3747  %prev_score_out_0_op_i_93 = add i8 -1, %prev_score_out_2_i_92

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_93"/></StgValue>
</operation>

<operation id="4306" st_id="194" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3976" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3748  %tmp_59_93 = icmp slt i8 %prev_score_out_8_93, %prev_score_out_0_op_i_93

]]></node>
<StgValue><ssdm name="tmp_59_93"/></StgValue>
</operation>

<operation id="4307" st_id="194" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3977" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3749  %tmp_60_93 = icmp slt i8 %prev_score_out_8_93, %prev_score_out_0_op_i1_94

]]></node>
<StgValue><ssdm name="tmp_60_93"/></StgValue>
</operation>

<operation id="4308" st_id="194" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3979" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3751  %tmp_61_93 = icmp slt i8 %prev_score_out_0_op_i_93, %prev_score_out_8_93

]]></node>
<StgValue><ssdm name="tmp_61_93"/></StgValue>
</operation>

<operation id="4309" st_id="194" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3980" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3752  %tmp_62_93 = icmp slt i8 %prev_score_out_0_op_i_93, %prev_score_out_0_op_i1_94

]]></node>
<StgValue><ssdm name="tmp_62_93"/></StgValue>
</operation>

<operation id="4310" st_id="194" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3989" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3761  %diag_score_0_v_i_94_cast_cast = select i1 %tmp_58_94, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_94_cast_cast"/></StgValue>
</operation>

<operation id="4311" st_id="194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3990" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3762  %prev_score_out_8_94 = add i8 %diag_score_0_v_i_94_cast_cast, %score2_load_1_94

]]></node>
<StgValue><ssdm name="prev_score_out_8_94"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="4312" st_id="195" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2346" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2118  %tmp_207 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_94

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="4313" st_id="195" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2347" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2119  %up_orig_94 = select i1 %tmp_5, i20 0, i20 %orig1_load_95

]]></node>
<StgValue><ssdm name="up_orig_94"/></StgValue>
</operation>

<operation id="4314" st_id="195" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2127  %or_cond_i1_94 = or i1 %tmp_50_94, %tmp_51_94

]]></node>
<StgValue><ssdm name="or_cond_i1_94"/></StgValue>
</operation>

<operation id="4315" st_id="195" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2130  %or_cond1_i1_94 = or i1 %tmp_54_94, %tmp_55_94

]]></node>
<StgValue><ssdm name="or_cond1_i1_94"/></StgValue>
</operation>

<operation id="4316" st_id="195" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2359" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2131  %prev_score_out_1_94 = select i1 %or_cond1_i1_94, i8 %tmp_29_94, i8 %prev_score_out_0_op_i1_94

]]></node>
<StgValue><ssdm name="prev_score_out_1_94"/></StgValue>
</operation>

<operation id="4317" st_id="195" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2360" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2132  %prev_orig_out_7_94 = select i1 %or_cond1_i1_94, i20 %up_orig_94, i20 %orig2_load_1_94

]]></node>
<StgValue><ssdm name="prev_orig_out_7_94"/></StgValue>
</operation>

<operation id="4318" st_id="195" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2361" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2133  %score2_load_1_95 = select i1 %or_cond_i1_94, i8 %prev_score_out_1_94, i8 %prev_score_out_6_94

]]></node>
<StgValue><ssdm name="score2_load_1_95"/></StgValue>
</operation>

<operation id="4319" st_id="195" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2362" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2134  %orig2_load_1_95 = select i1 %or_cond_i1_94, i20 %prev_orig_out_7_94, i20 %tmp_207

]]></node>
<StgValue><ssdm name="orig2_load_1_95"/></StgValue>
</operation>

<operation id="4320" st_id="195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2483">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2366" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2138  %phitmp96 = add i8 -1, %score1_load_96

]]></node>
<StgValue><ssdm name="phitmp96"/></StgValue>
</operation>

<operation id="4321" st_id="195" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2388" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2160  %p_score1_load_95 = select i1 %tmp_5, i8 -97, i8 %score1_load_96

]]></node>
<StgValue><ssdm name="p_score1_load_95"/></StgValue>
</operation>

<operation id="4322" st_id="195" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2395" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2167  %diag_score_0_v_i1_96_cast_cast = select i1 %tmp_49_96, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_96_cast_cast"/></StgValue>
</operation>

<operation id="4323" st_id="195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2396" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2168  %prev_score_out_6_96 = add i8 %p_score1_load_95, %diag_score_0_v_i1_96_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_96"/></StgValue>
</operation>

<operation id="4324" st_id="195" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3750  %or_cond_i_93 = or i1 %tmp_59_93, %tmp_60_93

]]></node>
<StgValue><ssdm name="or_cond_i_93"/></StgValue>
</operation>

<operation id="4325" st_id="195" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3753  %or_cond1_i_93 = or i1 %tmp_61_93, %tmp_62_93

]]></node>
<StgValue><ssdm name="or_cond1_i_93"/></StgValue>
</operation>

<operation id="4326" st_id="195" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3982" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3754  %prev_score_out_5_93 = select i1 %or_cond1_i_93, i8 %prev_score_out_0_op_i1_94, i8 %prev_score_out_0_op_i_93

]]></node>
<StgValue><ssdm name="prev_score_out_5_93"/></StgValue>
</operation>

<operation id="4327" st_id="195" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3983" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3755  %prev_orig_out_9_93 = select i1 %or_cond1_i_93, i20 %orig2_load_1_94, i20 %prev_orig_out_2_i_92

]]></node>
<StgValue><ssdm name="prev_orig_out_9_93"/></StgValue>
</operation>

<operation id="4328" st_id="195" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3984" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3756  %prev_score_out_2_i_93 = select i1 %or_cond_i_93, i8 %prev_score_out_5_93, i8 %prev_score_out_8_93

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_93"/></StgValue>
</operation>

<operation id="4329" st_id="195" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3985" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3757  %prev_orig_out_2_i_93 = select i1 %or_cond_i_93, i20 %prev_orig_out_9_93, i20 %orig2_load_1_93

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_93"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="4330" st_id="196" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2367" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2139  %tmp_29_95 = select i1 %tmp_5, i8 -98, i8 %phitmp96

]]></node>
<StgValue><ssdm name="tmp_29_95"/></StgValue>
</operation>

<operation id="4331" st_id="196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2375" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2147  %prev_score_out_0_op_i1_95 = add i8 -1, %score2_load_1_95

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_95"/></StgValue>
</operation>

<operation id="4332" st_id="196" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2376" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2148  %tmp_50_95 = icmp slt i8 %prev_score_out_6_95, %prev_score_out_0_op_i1_95

]]></node>
<StgValue><ssdm name="tmp_50_95"/></StgValue>
</operation>

<operation id="4333" st_id="196" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2377" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2149  %tmp_51_95 = icmp slt i8 %prev_score_out_6_95, %tmp_29_95

]]></node>
<StgValue><ssdm name="tmp_51_95"/></StgValue>
</operation>

<operation id="4334" st_id="196" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2379" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2151  %tmp_54_95 = icmp slt i8 %prev_score_out_0_op_i1_95, %prev_score_out_6_95

]]></node>
<StgValue><ssdm name="tmp_54_95"/></StgValue>
</operation>

<operation id="4335" st_id="196" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2380" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2152  %tmp_55_95 = icmp slt i8 %prev_score_out_0_op_i1_95, %tmp_29_95

]]></node>
<StgValue><ssdm name="tmp_55_95"/></StgValue>
</operation>

<operation id="4336" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3986" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3758  store i8 %prev_score_out_2_i_93, i8* %score1_addr_94, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4337" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3987" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3759  store i20 %prev_orig_out_2_i_93, i20* %orig1_addr_94, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4338" st_id="196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3991" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3763  %prev_score_out_0_op_i_94 = add i8 -1, %prev_score_out_2_i_93

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_94"/></StgValue>
</operation>

<operation id="4339" st_id="196" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3992" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3764  %tmp_59_94 = icmp slt i8 %prev_score_out_8_94, %prev_score_out_0_op_i_94

]]></node>
<StgValue><ssdm name="tmp_59_94"/></StgValue>
</operation>

<operation id="4340" st_id="196" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3993" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3765  %tmp_60_94 = icmp slt i8 %prev_score_out_8_94, %prev_score_out_0_op_i1_95

]]></node>
<StgValue><ssdm name="tmp_60_94"/></StgValue>
</operation>

<operation id="4341" st_id="196" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3995" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3767  %tmp_61_94 = icmp slt i8 %prev_score_out_0_op_i_94, %prev_score_out_8_94

]]></node>
<StgValue><ssdm name="tmp_61_94"/></StgValue>
</operation>

<operation id="4342" st_id="196" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3996" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3768  %tmp_62_94 = icmp slt i8 %prev_score_out_0_op_i_94, %prev_score_out_0_op_i1_95

]]></node>
<StgValue><ssdm name="tmp_62_94"/></StgValue>
</operation>

<operation id="4343" st_id="196" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4005" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3777  %diag_score_0_v_i_95_cast_cast = select i1 %tmp_58_95, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_95_cast_cast"/></StgValue>
</operation>

<operation id="4344" st_id="196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4006" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3778  %prev_score_out_8_95 = add i8 %diag_score_0_v_i_95_cast_cast, %score2_load_1_95

]]></node>
<StgValue><ssdm name="prev_score_out_8_95"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="4345" st_id="197" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2368" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2140  %tmp_208 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_95

]]></node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="4346" st_id="197" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2369" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2141  %up_orig_95 = select i1 %tmp_5, i20 0, i20 %orig1_load_96

]]></node>
<StgValue><ssdm name="up_orig_95"/></StgValue>
</operation>

<operation id="4347" st_id="197" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2150  %or_cond_i1_95 = or i1 %tmp_50_95, %tmp_51_95

]]></node>
<StgValue><ssdm name="or_cond_i1_95"/></StgValue>
</operation>

<operation id="4348" st_id="197" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2153  %or_cond1_i1_95 = or i1 %tmp_54_95, %tmp_55_95

]]></node>
<StgValue><ssdm name="or_cond1_i1_95"/></StgValue>
</operation>

<operation id="4349" st_id="197" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2382" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2154  %prev_score_out_1_95 = select i1 %or_cond1_i1_95, i8 %tmp_29_95, i8 %prev_score_out_0_op_i1_95

]]></node>
<StgValue><ssdm name="prev_score_out_1_95"/></StgValue>
</operation>

<operation id="4350" st_id="197" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2383" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2155  %prev_orig_out_7_95 = select i1 %or_cond1_i1_95, i20 %up_orig_95, i20 %orig2_load_1_95

]]></node>
<StgValue><ssdm name="prev_orig_out_7_95"/></StgValue>
</operation>

<operation id="4351" st_id="197" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2384" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2156  %score2_load_1_96 = select i1 %or_cond_i1_95, i8 %prev_score_out_1_95, i8 %prev_score_out_6_95

]]></node>
<StgValue><ssdm name="score2_load_1_96"/></StgValue>
</operation>

<operation id="4352" st_id="197" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2385" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2157  %orig2_load_1_96 = select i1 %or_cond_i1_95, i20 %prev_orig_out_7_95, i20 %tmp_208

]]></node>
<StgValue><ssdm name="orig2_load_1_96"/></StgValue>
</operation>

<operation id="4353" st_id="197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2484">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2389" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2161  %phitmp97 = add i8 -1, %score1_load_97

]]></node>
<StgValue><ssdm name="phitmp97"/></StgValue>
</operation>

<operation id="4354" st_id="197" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2410" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2182  %p_score1_load_96 = select i1 %tmp_5, i8 -98, i8 %score1_load_97

]]></node>
<StgValue><ssdm name="p_score1_load_96"/></StgValue>
</operation>

<operation id="4355" st_id="197" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2417" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2189  %diag_score_0_v_i1_97_cast_cast = select i1 %tmp_49_97, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_97_cast_cast"/></StgValue>
</operation>

<operation id="4356" st_id="197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2418" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2190  %prev_score_out_6_97 = add i8 %p_score1_load_96, %diag_score_0_v_i1_97_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_97"/></StgValue>
</operation>

<operation id="4357" st_id="197" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3766  %or_cond_i_94 = or i1 %tmp_59_94, %tmp_60_94

]]></node>
<StgValue><ssdm name="or_cond_i_94"/></StgValue>
</operation>

<operation id="4358" st_id="197" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3769  %or_cond1_i_94 = or i1 %tmp_61_94, %tmp_62_94

]]></node>
<StgValue><ssdm name="or_cond1_i_94"/></StgValue>
</operation>

<operation id="4359" st_id="197" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3998" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3770  %prev_score_out_5_94 = select i1 %or_cond1_i_94, i8 %prev_score_out_0_op_i1_95, i8 %prev_score_out_0_op_i_94

]]></node>
<StgValue><ssdm name="prev_score_out_5_94"/></StgValue>
</operation>

<operation id="4360" st_id="197" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3999" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3771  %prev_orig_out_9_94 = select i1 %or_cond1_i_94, i20 %orig2_load_1_95, i20 %prev_orig_out_2_i_93

]]></node>
<StgValue><ssdm name="prev_orig_out_9_94"/></StgValue>
</operation>

<operation id="4361" st_id="197" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4000" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3772  %prev_score_out_2_i_94 = select i1 %or_cond_i_94, i8 %prev_score_out_5_94, i8 %prev_score_out_8_94

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_94"/></StgValue>
</operation>

<operation id="4362" st_id="197" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4001" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3773  %prev_orig_out_2_i_94 = select i1 %or_cond_i_94, i20 %prev_orig_out_9_94, i20 %orig2_load_1_94

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_94"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="4363" st_id="198" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2390" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2162  %tmp_29_96 = select i1 %tmp_5, i8 -99, i8 %phitmp97

]]></node>
<StgValue><ssdm name="tmp_29_96"/></StgValue>
</operation>

<operation id="4364" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2397" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2169  %prev_score_out_0_op_i1_96 = add i8 -1, %score2_load_1_96

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_96"/></StgValue>
</operation>

<operation id="4365" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2398" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2170  %tmp_50_96 = icmp slt i8 %prev_score_out_6_96, %prev_score_out_0_op_i1_96

]]></node>
<StgValue><ssdm name="tmp_50_96"/></StgValue>
</operation>

<operation id="4366" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2399" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2171  %tmp_51_96 = icmp slt i8 %prev_score_out_6_96, %tmp_29_96

]]></node>
<StgValue><ssdm name="tmp_51_96"/></StgValue>
</operation>

<operation id="4367" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2401" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2173  %tmp_54_96 = icmp slt i8 %prev_score_out_0_op_i1_96, %prev_score_out_6_96

]]></node>
<StgValue><ssdm name="tmp_54_96"/></StgValue>
</operation>

<operation id="4368" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2402" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2174  %tmp_55_96 = icmp slt i8 %prev_score_out_0_op_i1_96, %tmp_29_96

]]></node>
<StgValue><ssdm name="tmp_55_96"/></StgValue>
</operation>

<operation id="4369" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4002" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3774  store i8 %prev_score_out_2_i_94, i8* %score1_addr_95, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4370" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4003" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3775  store i20 %prev_orig_out_2_i_94, i20* %orig1_addr_95, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4371" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4007" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3779  %prev_score_out_0_op_i_95 = add i8 -1, %prev_score_out_2_i_94

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_95"/></StgValue>
</operation>

<operation id="4372" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4008" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3780  %tmp_59_95 = icmp slt i8 %prev_score_out_8_95, %prev_score_out_0_op_i_95

]]></node>
<StgValue><ssdm name="tmp_59_95"/></StgValue>
</operation>

<operation id="4373" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4009" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3781  %tmp_60_95 = icmp slt i8 %prev_score_out_8_95, %prev_score_out_0_op_i1_96

]]></node>
<StgValue><ssdm name="tmp_60_95"/></StgValue>
</operation>

<operation id="4374" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4011" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3783  %tmp_61_95 = icmp slt i8 %prev_score_out_0_op_i_95, %prev_score_out_8_95

]]></node>
<StgValue><ssdm name="tmp_61_95"/></StgValue>
</operation>

<operation id="4375" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4012" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3784  %tmp_62_95 = icmp slt i8 %prev_score_out_0_op_i_95, %prev_score_out_0_op_i1_96

]]></node>
<StgValue><ssdm name="tmp_62_95"/></StgValue>
</operation>

<operation id="4376" st_id="198" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4021" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3793  %diag_score_0_v_i_96_cast_cast = select i1 %tmp_58_96, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_96_cast_cast"/></StgValue>
</operation>

<operation id="4377" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4022" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3794  %prev_score_out_8_96 = add i8 %diag_score_0_v_i_96_cast_cast, %score2_load_1_96

]]></node>
<StgValue><ssdm name="prev_score_out_8_96"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="4378" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2391" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2163  %tmp_209 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_96

]]></node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="4379" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2392" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2164  %up_orig_96 = select i1 %tmp_5, i20 0, i20 %orig1_load_97

]]></node>
<StgValue><ssdm name="up_orig_96"/></StgValue>
</operation>

<operation id="4380" st_id="199" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2172  %or_cond_i1_96 = or i1 %tmp_50_96, %tmp_51_96

]]></node>
<StgValue><ssdm name="or_cond_i1_96"/></StgValue>
</operation>

<operation id="4381" st_id="199" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2175  %or_cond1_i1_96 = or i1 %tmp_54_96, %tmp_55_96

]]></node>
<StgValue><ssdm name="or_cond1_i1_96"/></StgValue>
</operation>

<operation id="4382" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2404" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2176  %prev_score_out_1_96 = select i1 %or_cond1_i1_96, i8 %tmp_29_96, i8 %prev_score_out_0_op_i1_96

]]></node>
<StgValue><ssdm name="prev_score_out_1_96"/></StgValue>
</operation>

<operation id="4383" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2405" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2177  %prev_orig_out_7_96 = select i1 %or_cond1_i1_96, i20 %up_orig_96, i20 %orig2_load_1_96

]]></node>
<StgValue><ssdm name="prev_orig_out_7_96"/></StgValue>
</operation>

<operation id="4384" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2406" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2178  %score2_load_1_97 = select i1 %or_cond_i1_96, i8 %prev_score_out_1_96, i8 %prev_score_out_6_96

]]></node>
<StgValue><ssdm name="score2_load_1_97"/></StgValue>
</operation>

<operation id="4385" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2407" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2179  %orig2_load_1_97 = select i1 %or_cond_i1_96, i20 %prev_orig_out_7_96, i20 %tmp_209

]]></node>
<StgValue><ssdm name="orig2_load_1_97"/></StgValue>
</operation>

<operation id="4386" st_id="199" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2485">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2183  %phitmp98 = add i8 -1, %score1_load_98

]]></node>
<StgValue><ssdm name="phitmp98"/></StgValue>
</operation>

<operation id="4387" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2412" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2184  %tmp_29_97 = select i1 %tmp_5, i8 -100, i8 %phitmp98

]]></node>
<StgValue><ssdm name="tmp_29_97"/></StgValue>
</operation>

<operation id="4388" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2413" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2185  %tmp_210 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_97

]]></node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="4389" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2414" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2186  %up_orig_97 = select i1 %tmp_5, i20 0, i20 %orig1_load_98

]]></node>
<StgValue><ssdm name="up_orig_97"/></StgValue>
</operation>

<operation id="4390" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2432" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2204  %p_score1_load_97 = select i1 %tmp_5, i8 -99, i8 %score1_load_98

]]></node>
<StgValue><ssdm name="p_score1_load_97"/></StgValue>
</operation>

<operation id="4391" st_id="199" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2486">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2433" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2205  %phitmp99 = add i8 -1, %score1_load_99

]]></node>
<StgValue><ssdm name="phitmp99"/></StgValue>
</operation>

<operation id="4392" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2434" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2206  %tmp_29_98 = select i1 %tmp_5, i8 -101, i8 %phitmp99

]]></node>
<StgValue><ssdm name="tmp_29_98"/></StgValue>
</operation>

<operation id="4393" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2435" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2207  %tmp_211 = select i1 %tmp_5, i20 %prev_orig_out_s, i20 %orig1_load_98

]]></node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="4394" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2436" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2208  %up_orig_98 = select i1 %tmp_5, i20 0, i20 %orig1_load_99

]]></node>
<StgValue><ssdm name="up_orig_98"/></StgValue>
</operation>

<operation id="4395" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2439" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2211  %diag_score_0_v_i1_98_cast_cast = select i1 %tmp_49_98, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_98_cast_cast"/></StgValue>
</operation>

<operation id="4396" st_id="199" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2440" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2212  %prev_score_out_6_98 = add i8 %p_score1_load_97, %diag_score_0_v_i1_98_cast_cast

]]></node>
<StgValue><ssdm name="prev_score_out_6_98"/></StgValue>
</operation>

<operation id="4397" st_id="199" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3782  %or_cond_i_95 = or i1 %tmp_59_95, %tmp_60_95

]]></node>
<StgValue><ssdm name="or_cond_i_95"/></StgValue>
</operation>

<operation id="4398" st_id="199" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3785  %or_cond1_i_95 = or i1 %tmp_61_95, %tmp_62_95

]]></node>
<StgValue><ssdm name="or_cond1_i_95"/></StgValue>
</operation>

<operation id="4399" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4014" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3786  %prev_score_out_5_95 = select i1 %or_cond1_i_95, i8 %prev_score_out_0_op_i1_96, i8 %prev_score_out_0_op_i_95

]]></node>
<StgValue><ssdm name="prev_score_out_5_95"/></StgValue>
</operation>

<operation id="4400" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4015" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3787  %prev_orig_out_9_95 = select i1 %or_cond1_i_95, i20 %orig2_load_1_96, i20 %prev_orig_out_2_i_94

]]></node>
<StgValue><ssdm name="prev_orig_out_9_95"/></StgValue>
</operation>

<operation id="4401" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4016" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3788  %prev_score_out_2_i_95 = select i1 %or_cond_i_95, i8 %prev_score_out_5_95, i8 %prev_score_out_8_95

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_95"/></StgValue>
</operation>

<operation id="4402" st_id="199" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4017" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3789  %prev_orig_out_2_i_95 = select i1 %or_cond_i_95, i20 %prev_orig_out_9_95, i20 %orig2_load_1_95

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_95"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="4403" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2419" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2191  %prev_score_out_0_op_i1_97 = add i8 -1, %score2_load_1_97

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_97"/></StgValue>
</operation>

<operation id="4404" st_id="200" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2420" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2192  %tmp_50_97 = icmp slt i8 %prev_score_out_6_97, %prev_score_out_0_op_i1_97

]]></node>
<StgValue><ssdm name="tmp_50_97"/></StgValue>
</operation>

<operation id="4405" st_id="200" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2421" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2193  %tmp_51_97 = icmp slt i8 %prev_score_out_6_97, %tmp_29_97

]]></node>
<StgValue><ssdm name="tmp_51_97"/></StgValue>
</operation>

<operation id="4406" st_id="200" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2423" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2195  %tmp_54_97 = icmp slt i8 %prev_score_out_0_op_i1_97, %prev_score_out_6_97

]]></node>
<StgValue><ssdm name="tmp_54_97"/></StgValue>
</operation>

<operation id="4407" st_id="200" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2424" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2196  %tmp_55_97 = icmp slt i8 %prev_score_out_0_op_i1_97, %tmp_29_97

]]></node>
<StgValue><ssdm name="tmp_55_97"/></StgValue>
</operation>

<operation id="4408" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4018" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3790  store i8 %prev_score_out_2_i_95, i8* %score1_addr_96, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4409" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4019" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3791  store i20 %prev_orig_out_2_i_95, i20* %orig1_addr_96, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4410" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4023" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3795  %prev_score_out_0_op_i_96 = add i8 -1, %prev_score_out_2_i_95

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_96"/></StgValue>
</operation>

<operation id="4411" st_id="200" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4024" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3796  %tmp_59_96 = icmp slt i8 %prev_score_out_8_96, %prev_score_out_0_op_i_96

]]></node>
<StgValue><ssdm name="tmp_59_96"/></StgValue>
</operation>

<operation id="4412" st_id="200" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4025" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3797  %tmp_60_96 = icmp slt i8 %prev_score_out_8_96, %prev_score_out_0_op_i1_97

]]></node>
<StgValue><ssdm name="tmp_60_96"/></StgValue>
</operation>

<operation id="4413" st_id="200" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4027" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3799  %tmp_61_96 = icmp slt i8 %prev_score_out_0_op_i_96, %prev_score_out_8_96

]]></node>
<StgValue><ssdm name="tmp_61_96"/></StgValue>
</operation>

<operation id="4414" st_id="200" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4028" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3800  %tmp_62_96 = icmp slt i8 %prev_score_out_0_op_i_96, %prev_score_out_0_op_i1_97

]]></node>
<StgValue><ssdm name="tmp_62_96"/></StgValue>
</operation>

<operation id="4415" st_id="200" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4037" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3809  %diag_score_0_v_i_97_cast_cast = select i1 %tmp_58_97, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_97_cast_cast"/></StgValue>
</operation>

<operation id="4416" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4038" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3810  %prev_score_out_8_97 = add i8 %diag_score_0_v_i_97_cast_cast, %score2_load_1_97

]]></node>
<StgValue><ssdm name="prev_score_out_8_97"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="4417" st_id="201" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2194  %or_cond_i1_97 = or i1 %tmp_50_97, %tmp_51_97

]]></node>
<StgValue><ssdm name="or_cond_i1_97"/></StgValue>
</operation>

<operation id="4418" st_id="201" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2197  %or_cond1_i1_97 = or i1 %tmp_54_97, %tmp_55_97

]]></node>
<StgValue><ssdm name="or_cond1_i1_97"/></StgValue>
</operation>

<operation id="4419" st_id="201" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2426" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2198  %prev_score_out_1_97 = select i1 %or_cond1_i1_97, i8 %tmp_29_97, i8 %prev_score_out_0_op_i1_97

]]></node>
<StgValue><ssdm name="prev_score_out_1_97"/></StgValue>
</operation>

<operation id="4420" st_id="201" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2427" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2199  %prev_orig_out_7_97 = select i1 %or_cond1_i1_97, i20 %up_orig_97, i20 %orig2_load_1_97

]]></node>
<StgValue><ssdm name="prev_orig_out_7_97"/></StgValue>
</operation>

<operation id="4421" st_id="201" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2428" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2200  %score2_load_1_98 = select i1 %or_cond_i1_97, i8 %prev_score_out_1_97, i8 %prev_score_out_6_97

]]></node>
<StgValue><ssdm name="score2_load_1_98"/></StgValue>
</operation>

<operation id="4422" st_id="201" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2429" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2201  %orig2_load_1_98 = select i1 %or_cond_i1_97, i20 %prev_orig_out_7_97, i20 %tmp_210

]]></node>
<StgValue><ssdm name="orig2_load_1_98"/></StgValue>
</operation>

<operation id="4423" st_id="201" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3798  %or_cond_i_96 = or i1 %tmp_59_96, %tmp_60_96

]]></node>
<StgValue><ssdm name="or_cond_i_96"/></StgValue>
</operation>

<operation id="4424" st_id="201" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3801  %or_cond1_i_96 = or i1 %tmp_61_96, %tmp_62_96

]]></node>
<StgValue><ssdm name="or_cond1_i_96"/></StgValue>
</operation>

<operation id="4425" st_id="201" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4030" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3802  %prev_score_out_5_96 = select i1 %or_cond1_i_96, i8 %prev_score_out_0_op_i1_97, i8 %prev_score_out_0_op_i_96

]]></node>
<StgValue><ssdm name="prev_score_out_5_96"/></StgValue>
</operation>

<operation id="4426" st_id="201" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4031" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3803  %prev_orig_out_9_96 = select i1 %or_cond1_i_96, i20 %orig2_load_1_97, i20 %prev_orig_out_2_i_95

]]></node>
<StgValue><ssdm name="prev_orig_out_9_96"/></StgValue>
</operation>

<operation id="4427" st_id="201" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4032" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3804  %prev_score_out_2_i_96 = select i1 %or_cond_i_96, i8 %prev_score_out_5_96, i8 %prev_score_out_8_96

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_96"/></StgValue>
</operation>

<operation id="4428" st_id="201" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4033" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3805  %prev_orig_out_2_i_96 = select i1 %or_cond_i_96, i20 %prev_orig_out_9_96, i20 %orig2_load_1_96

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_96"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="4429" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2441" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2213  %prev_score_out_0_op_i1_98 = add i8 -1, %score2_load_1_98

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1_98"/></StgValue>
</operation>

<operation id="4430" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2442" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2214  %tmp_50_98 = icmp slt i8 %prev_score_out_6_98, %prev_score_out_0_op_i1_98

]]></node>
<StgValue><ssdm name="tmp_50_98"/></StgValue>
</operation>

<operation id="4431" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2443" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2215  %tmp_51_98 = icmp slt i8 %prev_score_out_6_98, %tmp_29_98

]]></node>
<StgValue><ssdm name="tmp_51_98"/></StgValue>
</operation>

<operation id="4432" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2445" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2217  %tmp_54_98 = icmp slt i8 %prev_score_out_0_op_i1_98, %prev_score_out_6_98

]]></node>
<StgValue><ssdm name="tmp_54_98"/></StgValue>
</operation>

<operation id="4433" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2446" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2218  %tmp_55_98 = icmp slt i8 %prev_score_out_0_op_i1_98, %tmp_29_98

]]></node>
<StgValue><ssdm name="tmp_55_98"/></StgValue>
</operation>

<operation id="4434" st_id="202" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4035" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3807  store i20 %prev_orig_out_2_i_96, i20* %orig1_addr_97, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4435" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4039" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3811  %prev_score_out_0_op_i_97 = add i8 -1, %prev_score_out_2_i_96

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_97"/></StgValue>
</operation>

<operation id="4436" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4040" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3812  %tmp_59_97 = icmp slt i8 %prev_score_out_8_97, %prev_score_out_0_op_i_97

]]></node>
<StgValue><ssdm name="tmp_59_97"/></StgValue>
</operation>

<operation id="4437" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4041" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3813  %tmp_60_97 = icmp slt i8 %prev_score_out_8_97, %prev_score_out_0_op_i1_98

]]></node>
<StgValue><ssdm name="tmp_60_97"/></StgValue>
</operation>

<operation id="4438" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4043" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3815  %tmp_61_97 = icmp slt i8 %prev_score_out_0_op_i_97, %prev_score_out_8_97

]]></node>
<StgValue><ssdm name="tmp_61_97"/></StgValue>
</operation>

<operation id="4439" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4044" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3816  %tmp_62_97 = icmp slt i8 %prev_score_out_0_op_i_97, %prev_score_out_0_op_i1_98

]]></node>
<StgValue><ssdm name="tmp_62_97"/></StgValue>
</operation>

<operation id="4440" st_id="202" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4054" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3826  %diag_score_0_v_i_98_cast_cast = select i1 %tmp_58_98, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_98_cast_cast"/></StgValue>
</operation>

<operation id="4441" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4055" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3827  %prev_score_out_8_98 = add i8 %diag_score_0_v_i_98_cast_cast, %score2_load_1_98

]]></node>
<StgValue><ssdm name="prev_score_out_8_98"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="4442" st_id="203" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2216  %or_cond_i1_98 = or i1 %tmp_50_98, %tmp_51_98

]]></node>
<StgValue><ssdm name="or_cond_i1_98"/></StgValue>
</operation>

<operation id="4443" st_id="203" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:2219  %or_cond1_i1_98 = or i1 %tmp_54_98, %tmp_55_98

]]></node>
<StgValue><ssdm name="or_cond1_i1_98"/></StgValue>
</operation>

<operation id="4444" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2448" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2220  %prev_score_out_1_98 = select i1 %or_cond1_i1_98, i8 %tmp_29_98, i8 %prev_score_out_0_op_i1_98

]]></node>
<StgValue><ssdm name="prev_score_out_1_98"/></StgValue>
</operation>

<operation id="4445" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2449" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2221  %prev_orig_out_7_98 = select i1 %or_cond1_i1_98, i20 %up_orig_98, i20 %orig2_load_1_98

]]></node>
<StgValue><ssdm name="prev_orig_out_7_98"/></StgValue>
</operation>

<operation id="4446" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2450" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:2222  %score2_load_2_s = select i1 %or_cond_i1_98, i8 %prev_score_out_1_98, i8 %prev_score_out_6_98

]]></node>
<StgValue><ssdm name="score2_load_2_s"/></StgValue>
</operation>

<operation id="4447" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2451" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2223  %orig2_load_2_s = select i1 %or_cond_i1_98, i20 %prev_orig_out_7_98, i20 %tmp_211

]]></node>
<StgValue><ssdm name="orig2_load_2_s"/></StgValue>
</operation>

<operation id="4448" st_id="203" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4034" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3806  store i8 %prev_score_out_2_i_96, i8* %score1_addr_97, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4449" st_id="203" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3814  %or_cond_i_97 = or i1 %tmp_59_97, %tmp_60_97

]]></node>
<StgValue><ssdm name="or_cond_i_97"/></StgValue>
</operation>

<operation id="4450" st_id="203" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3817  %or_cond1_i_97 = or i1 %tmp_61_97, %tmp_62_97

]]></node>
<StgValue><ssdm name="or_cond1_i_97"/></StgValue>
</operation>

<operation id="4451" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4046" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3818  %prev_score_out_5_97 = select i1 %or_cond1_i_97, i8 %prev_score_out_0_op_i1_98, i8 %prev_score_out_0_op_i_97

]]></node>
<StgValue><ssdm name="prev_score_out_5_97"/></StgValue>
</operation>

<operation id="4452" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4047" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3819  %prev_orig_out_9_97 = select i1 %or_cond1_i_97, i20 %orig2_load_1_98, i20 %prev_orig_out_2_i_96

]]></node>
<StgValue><ssdm name="prev_orig_out_9_97"/></StgValue>
</operation>

<operation id="4453" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4048" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3820  %prev_score_out_2_i_97 = select i1 %or_cond_i_97, i8 %prev_score_out_5_97, i8 %prev_score_out_8_97

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_97"/></StgValue>
</operation>

<operation id="4454" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4049" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3821  %prev_orig_out_2_i_97 = select i1 %or_cond_i_97, i20 %prev_orig_out_9_97, i20 %orig2_load_1_97

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_97"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="4455" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2452" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:2224  %max_score_3 = sext i8 %score2_load_2_s to i32

]]></node>
<StgValue><ssdm name="max_score_3"/></StgValue>
</operation>

<operation id="4456" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2453" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:2225  %tmp_8 = icmp sgt i32 %max_score_3, %max_score

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="4457" st_id="204" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2454" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:2226  %max_orig_1 = select i1 %tmp_8, i20 %orig2_load_2_s, i20 %max_orig

]]></node>
<StgValue><ssdm name="max_orig_1"/></StgValue>
</operation>

<operation id="4458" st_id="204" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2455" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:2227  %max_score_1 = select i1 %tmp_8, i32 %max_score_3, i32 %max_score

]]></node>
<StgValue><ssdm name="max_score_1"/></StgValue>
</operation>

<operation id="4459" st_id="204" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4050" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3822  store i8 %prev_score_out_2_i_97, i8* %score1_addr_98, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4460" st_id="204" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4051" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3823  store i20 %prev_orig_out_2_i_97, i20* %orig1_addr_98, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4461" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4052" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3824  %phitmp100 = add i8 -1, %score2_load_2_s

]]></node>
<StgValue><ssdm name="phitmp100"/></StgValue>
</operation>

<operation id="4462" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4056" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3828  %prev_score_out_0_op_i_98 = add i8 -1, %prev_score_out_2_i_97

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i_98"/></StgValue>
</operation>

<operation id="4463" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4057" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3829  %tmp_59_98 = icmp slt i8 %prev_score_out_8_98, %prev_score_out_0_op_i_98

]]></node>
<StgValue><ssdm name="tmp_59_98"/></StgValue>
</operation>

<operation id="4464" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4058" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3830  %tmp_60_98 = icmp slt i8 %prev_score_out_8_98, %phitmp100

]]></node>
<StgValue><ssdm name="tmp_60_98"/></StgValue>
</operation>

<operation id="4465" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4060" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3832  %tmp_61_98 = icmp slt i8 %prev_score_out_0_op_i_98, %prev_score_out_8_98

]]></node>
<StgValue><ssdm name="tmp_61_98"/></StgValue>
</operation>

<operation id="4466" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4061" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:3833  %tmp_62_98 = icmp slt i8 %prev_score_out_0_op_i_98, %phitmp100

]]></node>
<StgValue><ssdm name="tmp_62_98"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="4467" st_id="205" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3831  %or_cond_i_98 = or i1 %tmp_59_98, %tmp_60_98

]]></node>
<StgValue><ssdm name="or_cond_i_98"/></StgValue>
</operation>

<operation id="4468" st_id="205" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:3834  %or_cond1_i_98 = or i1 %tmp_61_98, %tmp_62_98

]]></node>
<StgValue><ssdm name="or_cond1_i_98"/></StgValue>
</operation>

<operation id="4469" st_id="205" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4063" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3835  %prev_score_out_5_98 = select i1 %or_cond1_i_98, i8 %phitmp100, i8 %prev_score_out_0_op_i_98

]]></node>
<StgValue><ssdm name="prev_score_out_5_98"/></StgValue>
</operation>

<operation id="4470" st_id="205" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4064" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3836  %prev_orig_out_9_98 = select i1 %or_cond1_i_98, i20 %orig2_load_2_s, i20 %prev_orig_out_2_i_97

]]></node>
<StgValue><ssdm name="prev_orig_out_9_98"/></StgValue>
</operation>

<operation id="4471" st_id="205" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4065" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:3837  %prev_score_out_2_i_98 = select i1 %or_cond_i_98, i8 %prev_score_out_5_98, i8 %prev_score_out_8_98

]]></node>
<StgValue><ssdm name="prev_score_out_2_i_98"/></StgValue>
</operation>

<operation id="4472" st_id="205" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4066" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3838  %prev_orig_out_2_i_98 = select i1 %or_cond_i_98, i20 %prev_orig_out_9_98, i20 %orig2_load_1_98

]]></node>
<StgValue><ssdm name="prev_orig_out_2_i_98"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="4473" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 500000, i64 500000, i64 500000) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="4474" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:1  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str7) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4475" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str7) nounwind

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="4476" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
._crit_edge_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 100, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4477" st_id="206" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4067" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3839  store i8 %prev_score_out_2_i_98, i8* %score1_addr_99, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4478" st_id="206" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4068" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:3840  store i20 %prev_orig_out_2_i_98, i20* %orig1_addr_99, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4479" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4069" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:3841  %max_score_4 = sext i8 %prev_score_out_2_i_98 to i32

]]></node>
<StgValue><ssdm name="max_score_4"/></StgValue>
</operation>

<operation id="4480" st_id="206" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4070" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:3842  %tmp_s = icmp sgt i32 %max_score_4, %max_score_1

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="4481" st_id="206" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4071" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge_ifconv:3843  %max_orig_2 = select i1 %tmp_s, i20 %prev_orig_out_2_i_98, i20 %max_orig_1

]]></node>
<StgValue><ssdm name="max_orig_2"/></StgValue>
</operation>

<operation id="4482" st_id="206" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4072" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:3844  %max_score_2 = select i1 %tmp_s, i32 %max_score_4, i32 %max_score_1

]]></node>
<StgValue><ssdm name="max_score_2"/></StgValue>
</operation>

<operation id="4483" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4073" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:3845  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str7, i32 %tmp_1) nounwind

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="4484" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4074" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge_ifconv:3846  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="4485" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4076" bw="0" op_0_bw="20">
<![CDATA[
:0  ret i20 %max_orig

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
