{"vcs1":{"timestamp_begin":1728638169.074293866, "rt":1.44, "ut":0.52, "st":0.33}}
{"vcselab":{"timestamp_begin":1728638170.602112761, "rt":1.37, "ut":0.27, "st":0.23}}
{"link":{"timestamp_begin":1728638172.046855163, "rt":0.39, "ut":0.15, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728638168.462407883}
{"VCS_COMP_START_TIME": 1728638168.462407883}
{"VCS_COMP_END_TIME": 1728638173.925965553}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331440}}
{"stitch_vcselab": {"peak_mem": 231556}}
