
f401ccu6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000044f4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000580  08004694  08004694  00014694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004c14  08004c14  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08004c14  08004c14  00014c14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004c1c  08004c1c  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004c1c  08004c1c  00014c1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004c20  08004c20  00014c20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08004c24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e4  2000007c  08004ca0  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000260  08004ca0  00020260  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a81c  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002212  00000000  00000000  0002a8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000968  00000000  00000000  0002cae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000870  00000000  00000000  0002d448  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016bb4  00000000  00000000  0002dcb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c797  00000000  00000000  0004486c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008636f  00000000  00000000  00051003  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d7372  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027d8  00000000  00000000  000d73c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000007c 	.word	0x2000007c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800467c 	.word	0x0800467c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000080 	.word	0x20000080
 80001dc:	0800467c 	.word	0x0800467c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <BL_UART_Featch_Host_Command>:
/*---------------------- Section : Functions Definitions ------- */
/**
 * 
 * @return 
 */
BL_Status BL_UART_Featch_Host_Command(void){
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
	BL_Status Status = BL_NACK;
 800058a:	2300      	movs	r3, #0
 800058c:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef HAL_Status = HAL_ERROR;
 800058e:	2301      	movs	r3, #1
 8000590:	71bb      	strb	r3, [r7, #6]
	uint8_t Data_Length = 0;
 8000592:	2300      	movs	r3, #0
 8000594:	717b      	strb	r3, [r7, #5]


	memset(BL_Host_Buffer, 0, BL_HOST_BUFFER_RC_LENGTH);
 8000596:	f44f 7280 	mov.w	r2, #256	; 0x100
 800059a:	2100      	movs	r1, #0
 800059c:	4859      	ldr	r0, [pc, #356]	; (8000704 <BL_UART_Featch_Host_Command+0x180>)
 800059e:	f003 fbf7 	bl	8003d90 <memset>
	HAL_Status = HAL_UART_Receive(BL_HOST_COMMUNICATION_UART, BL_Host_Buffer, 1, HAL_MAX_DELAY);
 80005a2:	f04f 33ff 	mov.w	r3, #4294967295
 80005a6:	2201      	movs	r2, #1
 80005a8:	4956      	ldr	r1, [pc, #344]	; (8000704 <BL_UART_Featch_Host_Command+0x180>)
 80005aa:	4857      	ldr	r0, [pc, #348]	; (8000708 <BL_UART_Featch_Host_Command+0x184>)
 80005ac:	f003 f842 	bl	8003634 <HAL_UART_Receive>
 80005b0:	4603      	mov	r3, r0
 80005b2:	71bb      	strb	r3, [r7, #6]
	if(HAL_OK != HAL_Status)
 80005b4:	79bb      	ldrb	r3, [r7, #6]
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d002      	beq.n	80005c0 <BL_UART_Featch_Host_Command+0x3c>
	{
		Status = BL_NACK;
 80005ba:	2300      	movs	r3, #0
 80005bc:	71fb      	strb	r3, [r7, #7]
 80005be:	e09c      	b.n	80006fa <BL_UART_Featch_Host_Command+0x176>
	}
	else
	{
		Data_Length = BL_Host_Buffer[0];
 80005c0:	4b50      	ldr	r3, [pc, #320]	; (8000704 <BL_UART_Featch_Host_Command+0x180>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	717b      	strb	r3, [r7, #5]
		HAL_Status = HAL_UART_Receive(BL_HOST_COMMUNICATION_UART,  &BL_Host_Buffer[1], Data_Length, HAL_MAX_DELAY);
 80005c6:	797b      	ldrb	r3, [r7, #5]
 80005c8:	b29a      	uxth	r2, r3
 80005ca:	f04f 33ff 	mov.w	r3, #4294967295
 80005ce:	494f      	ldr	r1, [pc, #316]	; (800070c <BL_UART_Featch_Host_Command+0x188>)
 80005d0:	484d      	ldr	r0, [pc, #308]	; (8000708 <BL_UART_Featch_Host_Command+0x184>)
 80005d2:	f003 f82f 	bl	8003634 <HAL_UART_Receive>
 80005d6:	4603      	mov	r3, r0
 80005d8:	71bb      	strb	r3, [r7, #6]
		if(HAL_OK != HAL_Status)
 80005da:	79bb      	ldrb	r3, [r7, #6]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d002      	beq.n	80005e6 <BL_UART_Featch_Host_Command+0x62>
		{
			Status = BL_NACK;
 80005e0:	2300      	movs	r3, #0
 80005e2:	71fb      	strb	r3, [r7, #7]
 80005e4:	e089      	b.n	80006fa <BL_UART_Featch_Host_Command+0x176>
		}
		else
		{
			switch(BL_Host_Buffer[1])
 80005e6:	4b47      	ldr	r3, [pc, #284]	; (8000704 <BL_UART_Featch_Host_Command+0x180>)
 80005e8:	785b      	ldrb	r3, [r3, #1]
 80005ea:	3b10      	subs	r3, #16
 80005ec:	2b11      	cmp	r3, #17
 80005ee:	d87e      	bhi.n	80006ee <BL_UART_Featch_Host_Command+0x16a>
 80005f0:	a201      	add	r2, pc, #4	; (adr r2, 80005f8 <BL_UART_Featch_Host_Command+0x74>)
 80005f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005f6:	bf00      	nop
 80005f8:	08000641 	.word	0x08000641
 80005fc:	0800064d 	.word	0x0800064d
 8000600:	08000659 	.word	0x08000659
 8000604:	08000665 	.word	0x08000665
 8000608:	08000671 	.word	0x08000671
 800060c:	0800067d 	.word	0x0800067d
 8000610:	08000689 	.word	0x08000689
 8000614:	08000695 	.word	0x08000695
 8000618:	080006a7 	.word	0x080006a7
 800061c:	080006b9 	.word	0x080006b9
 8000620:	080006ef 	.word	0x080006ef
 8000624:	080006ef 	.word	0x080006ef
 8000628:	080006ef 	.word	0x080006ef
 800062c:	080006ef 	.word	0x080006ef
 8000630:	080006ef 	.word	0x080006ef
 8000634:	080006ef 	.word	0x080006ef
 8000638:	080006cb 	.word	0x080006cb
 800063c:	080006dd 	.word	0x080006dd
			{
				case CBL_GET_VER_CMD:
					Bootloader_Get_Version(BL_Host_Buffer);
 8000640:	4830      	ldr	r0, [pc, #192]	; (8000704 <BL_UART_Featch_Host_Command+0x180>)
 8000642:	f000 f94d 	bl	80008e0 <Bootloader_Get_Version>
					Status = BL_OK;
 8000646:	2301      	movs	r3, #1
 8000648:	71fb      	strb	r3, [r7, #7]
					break;
 800064a:	e056      	b.n	80006fa <BL_UART_Featch_Host_Command+0x176>
				case CBL_GET_HELP_CMD:
					//BL_print_message("Read the commands supported by the bootloader \r\n");
					Bootloader_Get_Help(BL_Host_Buffer);
 800064c:	482d      	ldr	r0, [pc, #180]	; (8000704 <BL_UART_Featch_Host_Command+0x180>)
 800064e:	f000 f98d 	bl	800096c <Bootloader_Get_Help>
					Status = BL_OK;
 8000652:	2301      	movs	r3, #1
 8000654:	71fb      	strb	r3, [r7, #7]
					break;
 8000656:	e050      	b.n	80006fa <BL_UART_Featch_Host_Command+0x176>
				case CBL_GET_CID_CMD:

					//BL_print_message("Read the MCU chip identification number \r\n");
					Bootloader_Get_Chip_Identification_Number(BL_Host_Buffer);
 8000658:	482a      	ldr	r0, [pc, #168]	; (8000704 <BL_UART_Featch_Host_Command+0x180>)
 800065a:	f000 f9c7 	bl	80009ec <Bootloader_Get_Chip_Identification_Number>
					Status = BL_OK;
 800065e:	2301      	movs	r3, #1
 8000660:	71fb      	strb	r3, [r7, #7]
					break;
 8000662:	e04a      	b.n	80006fa <BL_UART_Featch_Host_Command+0x176>
				case CBL_GET_RDP_STATUS_CMD:

					//BL_print_message("Read the FLASH Read Protection level \r\n");
					Bootloader_Read_Protection_Level(BL_Host_Buffer);
 8000664:	4827      	ldr	r0, [pc, #156]	; (8000704 <BL_UART_Featch_Host_Command+0x180>)
 8000666:	f000 fa0d 	bl	8000a84 <Bootloader_Read_Protection_Level>
					Status = BL_OK;
 800066a:	2301      	movs	r3, #1
 800066c:	71fb      	strb	r3, [r7, #7]
					break;
 800066e:	e044      	b.n	80006fa <BL_UART_Featch_Host_Command+0x176>
				case CBL_GO_TO_ADDR_CMD:

					//BL_print_message("Jump bootloader to specified address \r\n");
					Bootloader_Jump_To_Address(BL_Host_Buffer);
 8000670:	4824      	ldr	r0, [pc, #144]	; (8000704 <BL_UART_Featch_Host_Command+0x180>)
 8000672:	f000 fa4d 	bl	8000b10 <Bootloader_Jump_To_Address>
					Status = BL_OK;
 8000676:	2301      	movs	r3, #1
 8000678:	71fb      	strb	r3, [r7, #7]
					break;
 800067a:	e03e      	b.n	80006fa <BL_UART_Featch_Host_Command+0x176>
				case CBL_FLASH_ERASE_CMD:

					//BL_print_message("Mass erase or sector erase of the user flash \r\n");
					Bootloader_Erase_Flash(BL_Host_Buffer);
 800067c:	4821      	ldr	r0, [pc, #132]	; (8000704 <BL_UART_Featch_Host_Command+0x180>)
 800067e:	f000 fab5 	bl	8000bec <Bootloader_Erase_Flash>
					Status = BL_OK;
 8000682:	2301      	movs	r3, #1
 8000684:	71fb      	strb	r3, [r7, #7]
					break;
 8000686:	e038      	b.n	80006fa <BL_UART_Featch_Host_Command+0x176>
				case CBL_MEM_WRITE_CMD:

					//BL_print_message("Write data into different memories of the MCU \r\n");
					Bootloader_Memory_Write(BL_Host_Buffer);
 8000688:	481e      	ldr	r0, [pc, #120]	; (8000704 <BL_UART_Featch_Host_Command+0x180>)
 800068a:	f000 fb21 	bl	8000cd0 <Bootloader_Memory_Write>
					Status = BL_OK;
 800068e:	2301      	movs	r3, #1
 8000690:	71fb      	strb	r3, [r7, #7]
					break;
 8000692:	e032      	b.n	80006fa <BL_UART_Featch_Host_Command+0x176>
				case CBL_EN_R_W_PROTECT_CMD:

					BL_print_message("Enable read/write protect on different sectors of the user flash \r\n");
 8000694:	481e      	ldr	r0, [pc, #120]	; (8000710 <BL_UART_Featch_Host_Command+0x18c>)
 8000696:	f000 fd6d 	bl	8001174 <BL_print_message>
					Bootloader_Enable_RW_Protection(BL_Host_Buffer);
 800069a:	481a      	ldr	r0, [pc, #104]	; (8000704 <BL_UART_Featch_Host_Command+0x180>)
 800069c:	f000 fb9e 	bl	8000ddc <Bootloader_Enable_RW_Protection>
					Status = BL_OK;
 80006a0:	2301      	movs	r3, #1
 80006a2:	71fb      	strb	r3, [r7, #7]
					break;
 80006a4:	e029      	b.n	80006fa <BL_UART_Featch_Host_Command+0x176>
				case CBL_MEM_READ_CMD:

					BL_print_message("Read data from different memories of the microcontroller \r\n");
 80006a6:	481b      	ldr	r0, [pc, #108]	; (8000714 <BL_UART_Featch_Host_Command+0x190>)
 80006a8:	f000 fd64 	bl	8001174 <BL_print_message>
					Bootloader_Memory_Read(BL_Host_Buffer);
 80006ac:	4815      	ldr	r0, [pc, #84]	; (8000704 <BL_UART_Featch_Host_Command+0x180>)
 80006ae:	f000 fb9f 	bl	8000df0 <Bootloader_Memory_Read>
					Status = BL_OK;
 80006b2:	2301      	movs	r3, #1
 80006b4:	71fb      	strb	r3, [r7, #7]
					break;
 80006b6:	e020      	b.n	80006fa <BL_UART_Featch_Host_Command+0x176>
				case CBL_READ_SECTOR_STATUS_CMD:

					BL_print_message("Read all the sector protection status \r\n");
 80006b8:	4817      	ldr	r0, [pc, #92]	; (8000718 <BL_UART_Featch_Host_Command+0x194>)
 80006ba:	f000 fd5b 	bl	8001174 <BL_print_message>
					Bootloader_Get_Sector_Protection_Status(BL_Host_Buffer);
 80006be:	4811      	ldr	r0, [pc, #68]	; (8000704 <BL_UART_Featch_Host_Command+0x180>)
 80006c0:	f000 fba0 	bl	8000e04 <Bootloader_Get_Sector_Protection_Status>
					Status = BL_OK;
 80006c4:	2301      	movs	r3, #1
 80006c6:	71fb      	strb	r3, [r7, #7]
					break;
 80006c8:	e017      	b.n	80006fa <BL_UART_Featch_Host_Command+0x176>
				case CBL_OTP_READ_CMD:

					BL_print_message("Read the OTP contents \r\n");
 80006ca:	4814      	ldr	r0, [pc, #80]	; (800071c <BL_UART_Featch_Host_Command+0x198>)
 80006cc:	f000 fd52 	bl	8001174 <BL_print_message>
					Bootloader_Read_OTP(BL_Host_Buffer);
 80006d0:	480c      	ldr	r0, [pc, #48]	; (8000704 <BL_UART_Featch_Host_Command+0x180>)
 80006d2:	f000 fba1 	bl	8000e18 <Bootloader_Read_OTP>
					Status = BL_OK;
 80006d6:	2301      	movs	r3, #1
 80006d8:	71fb      	strb	r3, [r7, #7]
					break;
 80006da:	e00e      	b.n	80006fa <BL_UART_Featch_Host_Command+0x176>
				case CBL_DIS_R_W_PROTECT_CMD:

					BL_print_message("Change read protection level of the user flash \r\n");
 80006dc:	4810      	ldr	r0, [pc, #64]	; (8000720 <BL_UART_Featch_Host_Command+0x19c>)
 80006de:	f000 fd49 	bl	8001174 <BL_print_message>
					Bootloader_Change_Read_Protection_Level(BL_Host_Buffer);
 80006e2:	4808      	ldr	r0, [pc, #32]	; (8000704 <BL_UART_Featch_Host_Command+0x180>)
 80006e4:	f000 fba2 	bl	8000e2c <Bootloader_Change_Read_Protection_Level>
					Status = BL_OK;
 80006e8:	2301      	movs	r3, #1
 80006ea:	71fb      	strb	r3, [r7, #7]
					break;
 80006ec:	e005      	b.n	80006fa <BL_UART_Featch_Host_Command+0x176>
				default:
					BL_print_message("Invaild command code received from host !! \r\n");
 80006ee:	480d      	ldr	r0, [pc, #52]	; (8000724 <BL_UART_Featch_Host_Command+0x1a0>)
 80006f0:	f000 fd40 	bl	8001174 <BL_print_message>
					Status = BL_NACK;
 80006f4:	2300      	movs	r3, #0
 80006f6:	71fb      	strb	r3, [r7, #7]
					break;
 80006f8:	bf00      	nop
			}
		}
	}

	return Status;
 80006fa:	79fb      	ldrb	r3, [r7, #7]
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	3708      	adds	r7, #8
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	20000098 	.word	0x20000098
 8000708:	200001e8 	.word	0x200001e8
 800070c:	20000099 	.word	0x20000099
 8000710:	08004694 	.word	0x08004694
 8000714:	080046d8 	.word	0x080046d8
 8000718:	08004714 	.word	0x08004714
 800071c:	08004740 	.word	0x08004740
 8000720:	0800475c 	.word	0x0800475c
 8000724:	08004790 	.word	0x08004790

08000728 <Bootloader_Jump_to_user_app>:

/**
 * 
 */
static void Bootloader_Jump_to_user_app(void){
 8000728:	b580      	push	{r7, lr}
 800072a:	b084      	sub	sp, #16
 800072c:	af00      	add	r7, sp, #0
	/* Value of the main stack pointer of our main application */
	uint32_t MSP_Value = *((volatile uint32_t *)FLASH_SECTOR2_BASE_ADDRESS);
 800072e:	4b12      	ldr	r3, [pc, #72]	; (8000778 <Bootloader_Jump_to_user_app+0x50>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	60fb      	str	r3, [r7, #12]
	/* Reset Handler definition function of our main application */
	uint32_t MainAppAddr = *((volatile uint32_t *)(FLASH_SECTOR2_BASE_ADDRESS + 4));
 8000734:	4b11      	ldr	r3, [pc, #68]	; (800077c <Bootloader_Jump_to_user_app+0x54>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	60bb      	str	r3, [r7, #8]

	pMainApp ResetHandler_Address = (pMainApp)MainAppAddr;
 800073a:	68bb      	ldr	r3, [r7, #8]
 800073c:	607b      	str	r3, [r7, #4]



	/* DeInitialize of modules */
	HAL_RCC_DeInit(); /* Resets the RCC clock configuration to the default reset state. */
 800073e:	f002 fd9d 	bl	800327c <HAL_RCC_DeInit>
	HAL_GPIO_DeInit(LED_ALSIKELY_GPIO_Port, LED_ALSIKELY_Pin);
 8000742:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000746:	480e      	ldr	r0, [pc, #56]	; (8000780 <Bootloader_Jump_to_user_app+0x58>)
 8000748:	f002 f842 	bl	80027d0 <HAL_GPIO_DeInit>
	HAL_CRC_DeInit(BL_CRC_ENABLE_OBJ);
 800074c:	480d      	ldr	r0, [pc, #52]	; (8000784 <Bootloader_Jump_to_user_app+0x5c>)
 800074e:	f001 f9b0 	bl	8001ab2 <HAL_CRC_DeInit>
	HAL_UART_DeInit(BL_DEBUG_UART);
 8000752:	480d      	ldr	r0, [pc, #52]	; (8000788 <Bootloader_Jump_to_user_app+0x60>)
 8000754:	f002 fead 	bl	80034b2 <HAL_UART_DeInit>
	HAL_UART_DeInit(BL_HOST_COMMUNICATION_UART);
 8000758:	480c      	ldr	r0, [pc, #48]	; (800078c <Bootloader_Jump_to_user_app+0x64>)
 800075a:	f002 feaa 	bl	80034b2 <HAL_UART_DeInit>
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000762:	683b      	ldr	r3, [r7, #0]
 8000764:	f383 8808 	msr	MSP, r3
}
 8000768:	bf00      	nop

	/* Set Main Stack Pointer */
	__set_MSP(MSP_Value);
	/* Jump to Application Reset Handler*/
	ResetHandler_Address();
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	4798      	blx	r3
}
 800076e:	bf00      	nop
 8000770:	3710      	adds	r7, #16
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	0800c000 	.word	0x0800c000
 800077c:	0800c004 	.word	0x0800c004
 8000780:	40020800 	.word	0x40020800
 8000784:	20000198 	.word	0x20000198
 8000788:	200001a4 	.word	0x200001a4
 800078c:	200001e8 	.word	0x200001e8

08000790 <Host_Address_Verification>:
/**
 * 
 * @param Jump_Address
 * @return 
 */
static uint8_t Host_Address_Verification(uint32_t Jump_Address){
 8000790:	b480      	push	{r7}
 8000792:	b085      	sub	sp, #20
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
	uint8_t Address_Verification = ADDRESS_IS_INVALID;
 8000798:	2300      	movs	r3, #0
 800079a:	73fb      	strb	r3, [r7, #15]
	if((Jump_Address >= FLASH_BASE) && (Jump_Address <= STM32F401_FLASH_END)){
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80007a2:	d306      	bcc.n	80007b2 <Host_Address_Verification+0x22>
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	4a0d      	ldr	r2, [pc, #52]	; (80007dc <Host_Address_Verification+0x4c>)
 80007a8:	4293      	cmp	r3, r2
 80007aa:	d802      	bhi.n	80007b2 <Host_Address_Verification+0x22>
		Address_Verification = ADDRESS_IS_VALID;
 80007ac:	2301      	movs	r3, #1
 80007ae:	73fb      	strb	r3, [r7, #15]
 80007b0:	e00c      	b.n	80007cc <Host_Address_Verification+0x3c>
	}else if((Jump_Address >= SRAM1_BASE) && (Jump_Address <= STM32F401_SRAM1_END)){
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80007b8:	d306      	bcc.n	80007c8 <Host_Address_Verification+0x38>
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	4a08      	ldr	r2, [pc, #32]	; (80007e0 <Host_Address_Verification+0x50>)
 80007be:	4293      	cmp	r3, r2
 80007c0:	d802      	bhi.n	80007c8 <Host_Address_Verification+0x38>
		Address_Verification = ADDRESS_IS_VALID;
 80007c2:	2301      	movs	r3, #1
 80007c4:	73fb      	strb	r3, [r7, #15]
 80007c6:	e001      	b.n	80007cc <Host_Address_Verification+0x3c>
	}else{
		Address_Verification = ADDRESS_IS_INVALID;
 80007c8:	2300      	movs	r3, #0
 80007ca:	73fb      	strb	r3, [r7, #15]
	}
	return Address_Verification;
 80007cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80007ce:	4618      	mov	r0, r3
 80007d0:	3714      	adds	r7, #20
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	08040000 	.word	0x08040000
 80007e0:	20010000 	.word	0x20010000

080007e4 <Bootloader_CRC_Verify>:
 * @param pData
 * @param Data_len
 * @param Host_CRC
 * @return 
 */
static uint8_t Bootloader_CRC_Verify(uint8_t *pData, uint32_t Data_len, uint32_t Host_CRC){
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b088      	sub	sp, #32
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	60f8      	str	r0, [r7, #12]
 80007ec:	60b9      	str	r1, [r7, #8]
 80007ee:	607a      	str	r2, [r7, #4]
	uint8_t CRC_Status = CRC_VERIFICATION_FAILED;
 80007f0:	2300      	movs	r3, #0
 80007f2:	77fb      	strb	r3, [r7, #31]
	uint32_t MCU_CRC_Calculate = 0;
 80007f4:	2300      	movs	r3, #0
 80007f6:	61bb      	str	r3, [r7, #24]
	uint8_t Data_Counter = 0;
 80007f8:	2300      	movs	r3, #0
 80007fa:	75fb      	strb	r3, [r7, #23]
	uint32_t Data_Buffer = 0;
 80007fc:	2300      	movs	r3, #0
 80007fe:	613b      	str	r3, [r7, #16]

	for(Data_Counter = 0; Data_Counter < Data_len; Data_Counter++){
 8000800:	2300      	movs	r3, #0
 8000802:	75fb      	strb	r3, [r7, #23]
 8000804:	e00f      	b.n	8000826 <Bootloader_CRC_Verify+0x42>
		Data_Buffer = (uint32_t)pData[Data_Counter];
 8000806:	7dfb      	ldrb	r3, [r7, #23]
 8000808:	68fa      	ldr	r2, [r7, #12]
 800080a:	4413      	add	r3, r2
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	613b      	str	r3, [r7, #16]
		MCU_CRC_Calculate = HAL_CRC_Accumulate(BL_CRC_ENABLE_OBJ, &Data_Buffer, 1);
 8000810:	f107 0310 	add.w	r3, r7, #16
 8000814:	2201      	movs	r2, #1
 8000816:	4619      	mov	r1, r3
 8000818:	4810      	ldr	r0, [pc, #64]	; (800085c <Bootloader_CRC_Verify+0x78>)
 800081a:	f001 f97a 	bl	8001b12 <HAL_CRC_Accumulate>
 800081e:	61b8      	str	r0, [r7, #24]
	for(Data_Counter = 0; Data_Counter < Data_len; Data_Counter++){
 8000820:	7dfb      	ldrb	r3, [r7, #23]
 8000822:	3301      	adds	r3, #1
 8000824:	75fb      	strb	r3, [r7, #23]
 8000826:	7dfb      	ldrb	r3, [r7, #23]
 8000828:	68ba      	ldr	r2, [r7, #8]
 800082a:	429a      	cmp	r2, r3
 800082c:	d8eb      	bhi.n	8000806 <Bootloader_CRC_Verify+0x22>
	}

	__HAL_CRC_DR_RESET(BL_CRC_ENABLE_OBJ);
 800082e:	4b0b      	ldr	r3, [pc, #44]	; (800085c <Bootloader_CRC_Verify+0x78>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	689a      	ldr	r2, [r3, #8]
 8000834:	4b09      	ldr	r3, [pc, #36]	; (800085c <Bootloader_CRC_Verify+0x78>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	f042 0201 	orr.w	r2, r2, #1
 800083c:	609a      	str	r2, [r3, #8]

	if(MCU_CRC_Calculate == Host_CRC){
 800083e:	69ba      	ldr	r2, [r7, #24]
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	429a      	cmp	r2, r3
 8000844:	d102      	bne.n	800084c <Bootloader_CRC_Verify+0x68>
		CRC_Status = CRC_VERIFICATION_PASSED;
 8000846:	2301      	movs	r3, #1
 8000848:	77fb      	strb	r3, [r7, #31]
 800084a:	e001      	b.n	8000850 <Bootloader_CRC_Verify+0x6c>
	}else{
		CRC_Status = CRC_VERIFICATION_FAILED;
 800084c:	2300      	movs	r3, #0
 800084e:	77fb      	strb	r3, [r7, #31]
	}

	return CRC_Status;
 8000850:	7ffb      	ldrb	r3, [r7, #31]
}
 8000852:	4618      	mov	r0, r3
 8000854:	3720      	adds	r7, #32
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	20000198 	.word	0x20000198

08000860 <Bootloader_Send_ACK>:

/**
 * 
 * @param Replay_len
 */
static void Bootloader_Send_ACK(uint8_t Replay_len){
 8000860:	b580      	push	{r7, lr}
 8000862:	b084      	sub	sp, #16
 8000864:	af00      	add	r7, sp, #0
 8000866:	4603      	mov	r3, r0
 8000868:	71fb      	strb	r3, [r7, #7]
	uint8_t ACK_Value[2]={0};
 800086a:	2300      	movs	r3, #0
 800086c:	81bb      	strh	r3, [r7, #12]
	ACK_Value[0] = CBL_SEND_ACK;
 800086e:	23cd      	movs	r3, #205	; 0xcd
 8000870:	733b      	strb	r3, [r7, #12]
	ACK_Value[1] = Replay_len;
 8000872:	79fb      	ldrb	r3, [r7, #7]
 8000874:	737b      	strb	r3, [r7, #13]
	HAL_UART_Transmit(BL_HOST_COMMUNICATION_UART, (uint8_t *)ACK_Value, 2, HAL_MAX_DELAY);
 8000876:	f107 010c 	add.w	r1, r7, #12
 800087a:	f04f 33ff 	mov.w	r3, #4294967295
 800087e:	2202      	movs	r2, #2
 8000880:	4803      	ldr	r0, [pc, #12]	; (8000890 <Bootloader_Send_ACK+0x30>)
 8000882:	f002 fe45 	bl	8003510 <HAL_UART_Transmit>
}
 8000886:	bf00      	nop
 8000888:	3710      	adds	r7, #16
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	200001e8 	.word	0x200001e8

08000894 <Bootloader_Send_NACK>:

/**
 * 
 */
static void Bootloader_Send_NACK(void){
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
	uint8_t NACK_Value = CBL_SEND_NACK;
 800089a:	23ab      	movs	r3, #171	; 0xab
 800089c:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(BL_HOST_COMMUNICATION_UART, &NACK_Value, 1, HAL_MAX_DELAY);
 800089e:	1df9      	adds	r1, r7, #7
 80008a0:	f04f 33ff 	mov.w	r3, #4294967295
 80008a4:	2201      	movs	r2, #1
 80008a6:	4803      	ldr	r0, [pc, #12]	; (80008b4 <Bootloader_Send_NACK+0x20>)
 80008a8:	f002 fe32 	bl	8003510 <HAL_UART_Transmit>
}
 80008ac:	bf00      	nop
 80008ae:	3708      	adds	r7, #8
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	200001e8 	.word	0x200001e8

080008b8 <Bootloader_Send_Data_To_Host>:
/**
 * 
 * @param Host_Buffer
 * @param Data_len
 */
static void Bootloader_Send_Data_To_Host(uint8_t *Host_Buffer, uint32_t Data_len){
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
 80008c0:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(BL_HOST_COMMUNICATION_UART, (uint8_t *)Host_Buffer, Data_len, HAL_MAX_DELAY);
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	b29a      	uxth	r2, r3
 80008c6:	f04f 33ff 	mov.w	r3, #4294967295
 80008ca:	6879      	ldr	r1, [r7, #4]
 80008cc:	4803      	ldr	r0, [pc, #12]	; (80008dc <Bootloader_Send_Data_To_Host+0x24>)
 80008ce:	f002 fe1f 	bl	8003510 <HAL_UART_Transmit>
}
 80008d2:	bf00      	nop
 80008d4:	3708      	adds	r7, #8
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	200001e8 	.word	0x200001e8

080008e0 <Bootloader_Get_Version>:

/**
 * 
 * @param Host_Buffer
 */
static void Bootloader_Get_Version(uint8_t *Host_Buffer){
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b086      	sub	sp, #24
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
	uint8_t BL_Version[4] = {CBL_VENDOR_ID, CBL_SW_MAJOR_VERSION, CBL_SW_MINOR_VERSION, CBL_SW_PATCH_VERSION};
 80008e8:	4b1c      	ldr	r3, [pc, #112]	; (800095c <Bootloader_Get_Version+0x7c>)
 80008ea:	60bb      	str	r3, [r7, #8]
	uint16_t Host_CMD_Packet_Len = 0;
 80008ec:	2300      	movs	r3, #0
 80008ee:	82fb      	strh	r3, [r7, #22]
	uint32_t Host_CRC32 = 0;
 80008f0:	2300      	movs	r3, #0
 80008f2:	613b      	str	r3, [r7, #16]
	uint8_t CRC_Verify  = 0;
 80008f4:	2300      	movs	r3, #0
 80008f6:	73fb      	strb	r3, [r7, #15]

	Bootloader_Jump_to_user_app();
 80008f8:	f7ff ff16 	bl	8000728 <Bootloader_Jump_to_user_app>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("Read the bootloader version from the MCU \r\n");
 80008fc:	4818      	ldr	r0, [pc, #96]	; (8000960 <Bootloader_Get_Version+0x80>)
 80008fe:	f000 fc39 	bl	8001174 <BL_print_message>
#endif
	/* Extract the CRC32 and Packet length send by the Host */
	Host_CMD_Packet_Len = Host_Buffer[0]+1;
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	b29b      	uxth	r3, r3
 8000908:	3301      	adds	r3, #1
 800090a:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 =  *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_SIZE_BYTE));
 800090c:	8afb      	ldrh	r3, [r7, #22]
 800090e:	3b04      	subs	r3, #4
 8000910:	687a      	ldr	r2, [r7, #4]
 8000912:	4413      	add	r3, r2
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	613b      	str	r3, [r7, #16]

	/*CRC Verification*/
	CRC_Verify = Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0], Host_CMD_Packet_Len - CRC_SIZE_BYTE, Host_CRC32);
 8000918:	8afb      	ldrh	r3, [r7, #22]
 800091a:	3b04      	subs	r3, #4
 800091c:	693a      	ldr	r2, [r7, #16]
 800091e:	4619      	mov	r1, r3
 8000920:	6878      	ldr	r0, [r7, #4]
 8000922:	f7ff ff5f 	bl	80007e4 <Bootloader_CRC_Verify>
 8000926:	4603      	mov	r3, r0
 8000928:	73fb      	strb	r3, [r7, #15]
	if(CRC_VERIFICATION_PASSED == CRC_Verify){
 800092a:	7bfb      	ldrb	r3, [r7, #15]
 800092c:	2b01      	cmp	r3, #1
 800092e:	d10c      	bne.n	800094a <Bootloader_Get_Version+0x6a>
		Bootloader_Send_ACK(4);
 8000930:	2004      	movs	r0, #4
 8000932:	f7ff ff95 	bl	8000860 <Bootloader_Send_ACK>
		Bootloader_Send_Data_To_Host((uint8_t *)BL_Version, 4);
 8000936:	f107 0308 	add.w	r3, r7, #8
 800093a:	2104      	movs	r1, #4
 800093c:	4618      	mov	r0, r3
 800093e:	f7ff ffbb 	bl	80008b8 <Bootloader_Send_Data_To_Host>


#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("CRC Verification Successful \r\n");
 8000942:	4808      	ldr	r0, [pc, #32]	; (8000964 <Bootloader_Get_Version+0x84>)
 8000944:	f000 fc16 	bl	8001174 <BL_print_message>
		Bootloader_Send_NACK();
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("CRC Verification failed \r\n");
#endif
	}
}
 8000948:	e004      	b.n	8000954 <Bootloader_Get_Version+0x74>
		Bootloader_Send_NACK();
 800094a:	f7ff ffa3 	bl	8000894 <Bootloader_Send_NACK>
	BL_print_message("CRC Verification failed \r\n");
 800094e:	4806      	ldr	r0, [pc, #24]	; (8000968 <Bootloader_Get_Version+0x88>)
 8000950:	f000 fc10 	bl	8001174 <BL_print_message>
}
 8000954:	bf00      	nop
 8000956:	3718      	adds	r7, #24
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}
 800095c:	03050164 	.word	0x03050164
 8000960:	080047c0 	.word	0x080047c0
 8000964:	080047ec 	.word	0x080047ec
 8000968:	0800480c 	.word	0x0800480c

0800096c <Bootloader_Get_Help>:

/**
 * 
 * @param Host_Buffer
 */
static void Bootloader_Get_Help(uint8_t *Host_Buffer){
 800096c:	b580      	push	{r7, lr}
 800096e:	b086      	sub	sp, #24
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
	uint16_t Host_CMD_Packet_Len = 0;
 8000974:	2300      	movs	r3, #0
 8000976:	82fb      	strh	r3, [r7, #22]
	uint32_t Host_CRC32 = 0;
 8000978:	2300      	movs	r3, #0
 800097a:	613b      	str	r3, [r7, #16]
	uint8_t CRC_Verify  = 0;
 800097c:	2300      	movs	r3, #0
 800097e:	73fb      	strb	r3, [r7, #15]
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("Read the commands supported by the bootloader \r\n");
 8000980:	4816      	ldr	r0, [pc, #88]	; (80009dc <Bootloader_Get_Help+0x70>)
 8000982:	f000 fbf7 	bl	8001174 <BL_print_message>
#endif

	/* Extract the CRC32 and Packet length send by the Host */
	Host_CMD_Packet_Len = Host_Buffer[0]+1;
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	b29b      	uxth	r3, r3
 800098c:	3301      	adds	r3, #1
 800098e:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 =  *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_SIZE_BYTE));
 8000990:	8afb      	ldrh	r3, [r7, #22]
 8000992:	3b04      	subs	r3, #4
 8000994:	687a      	ldr	r2, [r7, #4]
 8000996:	4413      	add	r3, r2
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	613b      	str	r3, [r7, #16]

	/*CRC Verification*/
	CRC_Verify = Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0], Host_CMD_Packet_Len - CRC_SIZE_BYTE, Host_CRC32);
 800099c:	8afb      	ldrh	r3, [r7, #22]
 800099e:	3b04      	subs	r3, #4
 80009a0:	693a      	ldr	r2, [r7, #16]
 80009a2:	4619      	mov	r1, r3
 80009a4:	6878      	ldr	r0, [r7, #4]
 80009a6:	f7ff ff1d 	bl	80007e4 <Bootloader_CRC_Verify>
 80009aa:	4603      	mov	r3, r0
 80009ac:	73fb      	strb	r3, [r7, #15]
	if(CRC_VERIFICATION_PASSED == CRC_Verify){
 80009ae:	7bfb      	ldrb	r3, [r7, #15]
 80009b0:	2b01      	cmp	r3, #1
 80009b2:	d10a      	bne.n	80009ca <Bootloader_Get_Help+0x5e>
		Bootloader_Send_ACK(12);
 80009b4:	200c      	movs	r0, #12
 80009b6:	f7ff ff53 	bl	8000860 <Bootloader_Send_ACK>
		Bootloader_Send_Data_To_Host((uint8_t *)Bootloader_Support_CMDs, 12);
 80009ba:	210c      	movs	r1, #12
 80009bc:	4808      	ldr	r0, [pc, #32]	; (80009e0 <Bootloader_Get_Help+0x74>)
 80009be:	f7ff ff7b 	bl	80008b8 <Bootloader_Send_Data_To_Host>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("CRC Verification Successful \r\n");
 80009c2:	4808      	ldr	r0, [pc, #32]	; (80009e4 <Bootloader_Get_Help+0x78>)
 80009c4:	f000 fbd6 	bl	8001174 <BL_print_message>
		Bootloader_Send_NACK();
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("CRC Verification failed \r\n");
#endif
	}
}
 80009c8:	e004      	b.n	80009d4 <Bootloader_Get_Help+0x68>
		Bootloader_Send_NACK();
 80009ca:	f7ff ff63 	bl	8000894 <Bootloader_Send_NACK>
	BL_print_message("CRC Verification failed \r\n");
 80009ce:	4806      	ldr	r0, [pc, #24]	; (80009e8 <Bootloader_Get_Help+0x7c>)
 80009d0:	f000 fbd0 	bl	8001174 <BL_print_message>
}
 80009d4:	bf00      	nop
 80009d6:	3718      	adds	r7, #24
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	08004828 	.word	0x08004828
 80009e0:	20000000 	.word	0x20000000
 80009e4:	080047ec 	.word	0x080047ec
 80009e8:	0800480c 	.word	0x0800480c

080009ec <Bootloader_Get_Chip_Identification_Number>:

/**
 * 
 * @param Host_Buffer
 */
static void Bootloader_Get_Chip_Identification_Number(uint8_t *Host_Buffer){
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b086      	sub	sp, #24
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
	uint16_t Host_CMD_Packet_Len = 0;
 80009f4:	2300      	movs	r3, #0
 80009f6:	82fb      	strh	r3, [r7, #22]
	uint32_t Host_CRC32 = 0;
 80009f8:	2300      	movs	r3, #0
 80009fa:	613b      	str	r3, [r7, #16]
	uint8_t CRC_Verify  = 0;
 80009fc:	2300      	movs	r3, #0
 80009fe:	73fb      	strb	r3, [r7, #15]
	uint16_t ID_Code = 0;
 8000a00:	2300      	movs	r3, #0
 8000a02:	81bb      	strh	r3, [r7, #12]
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("Read the MCU chip identification number \r\n");
 8000a04:	481b      	ldr	r0, [pc, #108]	; (8000a74 <Bootloader_Get_Chip_Identification_Number+0x88>)
 8000a06:	f000 fbb5 	bl	8001174 <BL_print_message>
#endif

	/* Extract the CRC32 and Packet length send by the Host */
	Host_CMD_Packet_Len = Host_Buffer[0]+1;
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	b29b      	uxth	r3, r3
 8000a10:	3301      	adds	r3, #1
 8000a12:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 =  *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_SIZE_BYTE));
 8000a14:	8afb      	ldrh	r3, [r7, #22]
 8000a16:	3b04      	subs	r3, #4
 8000a18:	687a      	ldr	r2, [r7, #4]
 8000a1a:	4413      	add	r3, r2
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	613b      	str	r3, [r7, #16]

	/*CRC Verification*/
	CRC_Verify = Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0], Host_CMD_Packet_Len - CRC_SIZE_BYTE, Host_CRC32);
 8000a20:	8afb      	ldrh	r3, [r7, #22]
 8000a22:	3b04      	subs	r3, #4
 8000a24:	693a      	ldr	r2, [r7, #16]
 8000a26:	4619      	mov	r1, r3
 8000a28:	6878      	ldr	r0, [r7, #4]
 8000a2a:	f7ff fedb 	bl	80007e4 <Bootloader_CRC_Verify>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	73fb      	strb	r3, [r7, #15]
	if(CRC_VERIFICATION_PASSED == CRC_Verify){
 8000a32:	7bfb      	ldrb	r3, [r7, #15]
 8000a34:	2b01      	cmp	r3, #1
 8000a36:	d113      	bne.n	8000a60 <Bootloader_Get_Chip_Identification_Number+0x74>
		/* Get chip identification number */
		ID_Code = (uint16_t)((*((uint32_t *)0xE0042000)) & 0x00000FFF);
 8000a38:	4b0f      	ldr	r3, [pc, #60]	; (8000a78 <Bootloader_Get_Chip_Identification_Number+0x8c>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	b29b      	uxth	r3, r3
 8000a3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000a42:	b29b      	uxth	r3, r3
 8000a44:	81bb      	strh	r3, [r7, #12]
		/* Report chip identification number to Host*/
		Bootloader_Send_ACK(2);
 8000a46:	2002      	movs	r0, #2
 8000a48:	f7ff ff0a 	bl	8000860 <Bootloader_Send_ACK>
		Bootloader_Send_Data_To_Host((uint8_t *)&ID_Code,2);
 8000a4c:	f107 030c 	add.w	r3, r7, #12
 8000a50:	2102      	movs	r1, #2
 8000a52:	4618      	mov	r0, r3
 8000a54:	f7ff ff30 	bl	80008b8 <Bootloader_Send_Data_To_Host>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("CRC Verification Successful \r\n");
 8000a58:	4808      	ldr	r0, [pc, #32]	; (8000a7c <Bootloader_Get_Chip_Identification_Number+0x90>)
 8000a5a:	f000 fb8b 	bl	8001174 <BL_print_message>
		Bootloader_Send_NACK();
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("CRC Verification failed \r\n");
#endif
	}
}
 8000a5e:	e004      	b.n	8000a6a <Bootloader_Get_Chip_Identification_Number+0x7e>
		Bootloader_Send_NACK();
 8000a60:	f7ff ff18 	bl	8000894 <Bootloader_Send_NACK>
	BL_print_message("CRC Verification failed \r\n");
 8000a64:	4806      	ldr	r0, [pc, #24]	; (8000a80 <Bootloader_Get_Chip_Identification_Number+0x94>)
 8000a66:	f000 fb85 	bl	8001174 <BL_print_message>
}
 8000a6a:	bf00      	nop
 8000a6c:	3718      	adds	r7, #24
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	0800485c 	.word	0x0800485c
 8000a78:	e0042000 	.word	0xe0042000
 8000a7c:	080047ec 	.word	0x080047ec
 8000a80:	0800480c 	.word	0x0800480c

08000a84 <Bootloader_Read_Protection_Level>:

/**
 * 
 * @param Host_Buffer
 */
static void Bootloader_Read_Protection_Level(uint8_t *Host_Buffer){
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b086      	sub	sp, #24
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
	uint16_t Host_CMD_Packet_Len = 0;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	82fb      	strh	r3, [r7, #22]
	uint32_t Host_CRC32 = 0;
 8000a90:	2300      	movs	r3, #0
 8000a92:	613b      	str	r3, [r7, #16]
	uint8_t CRC_Verify  = 0;
 8000a94:	2300      	movs	r3, #0
 8000a96:	73fb      	strb	r3, [r7, #15]
	uint8_t RDP_level = 0;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	73bb      	strb	r3, [r7, #14]

#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("Read the FLASH Read Protection level \r\n");
 8000a9c:	4819      	ldr	r0, [pc, #100]	; (8000b04 <Bootloader_Read_Protection_Level+0x80>)
 8000a9e:	f000 fb69 	bl	8001174 <BL_print_message>
#endif

	/* Extract the CRC32 and Packet length send by the Host */
	Host_CMD_Packet_Len = Host_Buffer[0]+1;
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	b29b      	uxth	r3, r3
 8000aa8:	3301      	adds	r3, #1
 8000aaa:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 =  *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_SIZE_BYTE));
 8000aac:	8afb      	ldrh	r3, [r7, #22]
 8000aae:	3b04      	subs	r3, #4
 8000ab0:	687a      	ldr	r2, [r7, #4]
 8000ab2:	4413      	add	r3, r2
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	613b      	str	r3, [r7, #16]

	/*CRC Verification*/
	CRC_Verify = Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0], Host_CMD_Packet_Len - CRC_SIZE_BYTE, Host_CRC32);
 8000ab8:	8afb      	ldrh	r3, [r7, #22]
 8000aba:	3b04      	subs	r3, #4
 8000abc:	693a      	ldr	r2, [r7, #16]
 8000abe:	4619      	mov	r1, r3
 8000ac0:	6878      	ldr	r0, [r7, #4]
 8000ac2:	f7ff fe8f 	bl	80007e4 <Bootloader_CRC_Verify>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	73fb      	strb	r3, [r7, #15]
	if(CRC_VERIFICATION_PASSED == CRC_Verify){
 8000aca:	7bfb      	ldrb	r3, [r7, #15]
 8000acc:	2b01      	cmp	r3, #1
 8000ace:	d110      	bne.n	8000af2 <Bootloader_Read_Protection_Level+0x6e>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("CRC Verification Successful \r\n");
 8000ad0:	480d      	ldr	r0, [pc, #52]	; (8000b08 <Bootloader_Read_Protection_Level+0x84>)
 8000ad2:	f000 fb4f 	bl	8001174 <BL_print_message>
#endif
		Bootloader_Send_ACK(1);
 8000ad6:	2001      	movs	r0, #1
 8000ad8:	f7ff fec2 	bl	8000860 <Bootloader_Send_ACK>
		/* Get flash protection level */
		RDP_level = CBL_STM32F401_Get_RDP_Level();
 8000adc:	f000 fa70 	bl	8000fc0 <CBL_STM32F401_Get_RDP_Level>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	73bb      	strb	r3, [r7, #14]
		/* Report flash protection level to Host*/
		Bootloader_Send_Data_To_Host((uint8_t *)&RDP_level,1);
 8000ae4:	f107 030e 	add.w	r3, r7, #14
 8000ae8:	2101      	movs	r1, #1
 8000aea:	4618      	mov	r0, r3
 8000aec:	f7ff fee4 	bl	80008b8 <Bootloader_Send_Data_To_Host>
		Bootloader_Send_NACK();
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("CRC Verification failed \r\n");
#endif
	}
}
 8000af0:	e004      	b.n	8000afc <Bootloader_Read_Protection_Level+0x78>
		Bootloader_Send_NACK();
 8000af2:	f7ff fecf 	bl	8000894 <Bootloader_Send_NACK>
	BL_print_message("CRC Verification failed \r\n");
 8000af6:	4805      	ldr	r0, [pc, #20]	; (8000b0c <Bootloader_Read_Protection_Level+0x88>)
 8000af8:	f000 fb3c 	bl	8001174 <BL_print_message>
}
 8000afc:	bf00      	nop
 8000afe:	3718      	adds	r7, #24
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	08004888 	.word	0x08004888
 8000b08:	080047ec 	.word	0x080047ec
 8000b0c:	0800480c 	.word	0x0800480c

08000b10 <Bootloader_Jump_To_Address>:

/**
 * 
 * @param Host_Buffer
 */
static void Bootloader_Jump_To_Address(uint8_t *Host_Buffer){
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b088      	sub	sp, #32
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
	uint16_t Host_CMD_Packet_Len = 0;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	83fb      	strh	r3, [r7, #30]
	uint32_t Host_CRC32 = 0;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	61bb      	str	r3, [r7, #24]
	uint8_t CRC_Verify  = 0;
 8000b20:	2300      	movs	r3, #0
 8000b22:	75fb      	strb	r3, [r7, #23]
	uint32_t Host_Jumb_Address = 0;
 8000b24:	2300      	movs	r3, #0
 8000b26:	613b      	str	r3, [r7, #16]
	uint8_t Address_Verification = ADDRESS_IS_INVALID;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	72fb      	strb	r3, [r7, #11]

#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("Jump bootloader to specified address  \r\n");
 8000b2c:	4829      	ldr	r0, [pc, #164]	; (8000bd4 <Bootloader_Jump_To_Address+0xc4>)
 8000b2e:	f000 fb21 	bl	8001174 <BL_print_message>
#endif

	/* Extract the CRC32 and Packet length send by the Host */
	Host_CMD_Packet_Len = Host_Buffer[0]+1;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	781b      	ldrb	r3, [r3, #0]
 8000b36:	b29b      	uxth	r3, r3
 8000b38:	3301      	adds	r3, #1
 8000b3a:	83fb      	strh	r3, [r7, #30]
	Host_CRC32 =  *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_SIZE_BYTE));
 8000b3c:	8bfb      	ldrh	r3, [r7, #30]
 8000b3e:	3b04      	subs	r3, #4
 8000b40:	687a      	ldr	r2, [r7, #4]
 8000b42:	4413      	add	r3, r2
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	61bb      	str	r3, [r7, #24]

	/*CRC Verification*/
	CRC_Verify = Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0], Host_CMD_Packet_Len - CRC_SIZE_BYTE, Host_CRC32);
 8000b48:	8bfb      	ldrh	r3, [r7, #30]
 8000b4a:	3b04      	subs	r3, #4
 8000b4c:	69ba      	ldr	r2, [r7, #24]
 8000b4e:	4619      	mov	r1, r3
 8000b50:	6878      	ldr	r0, [r7, #4]
 8000b52:	f7ff fe47 	bl	80007e4 <Bootloader_CRC_Verify>
 8000b56:	4603      	mov	r3, r0
 8000b58:	75fb      	strb	r3, [r7, #23]
	if(CRC_VERIFICATION_PASSED == CRC_Verify)
 8000b5a:	7dfb      	ldrb	r3, [r7, #23]
 8000b5c:	2b01      	cmp	r3, #1
 8000b5e:	d12f      	bne.n	8000bc0 <Bootloader_Jump_To_Address+0xb0>
	{

#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("CRC Verification Successful \r\n");
 8000b60:	481d      	ldr	r0, [pc, #116]	; (8000bd8 <Bootloader_Jump_To_Address+0xc8>)
 8000b62:	f000 fb07 	bl	8001174 <BL_print_message>
#endif
		Bootloader_Send_ACK(1);
 8000b66:	2001      	movs	r0, #1
 8000b68:	f7ff fe7a 	bl	8000860 <Bootloader_Send_ACK>

		/* Extract the address from the HOST Packet */
		Host_Jumb_Address = *((uint32_t *)&Host_Buffer[2]);
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8000b72:	613b      	str	r3, [r7, #16]

		Address_Verification = Host_Address_Verification(Host_Jumb_Address);
 8000b74:	6938      	ldr	r0, [r7, #16]
 8000b76:	f7ff fe0b 	bl	8000790 <Host_Address_Verification>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	72fb      	strb	r3, [r7, #11]
		if(ADDRESS_IS_VALID == Address_Verification)
 8000b7e:	7afb      	ldrb	r3, [r7, #11]
 8000b80:	2b01      	cmp	r3, #1
 8000b82:	d113      	bne.n	8000bac <Bootloader_Jump_To_Address+0x9c>
		{
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("Address Verification Successful \r\n");
 8000b84:	4815      	ldr	r0, [pc, #84]	; (8000bdc <Bootloader_Jump_To_Address+0xcc>)
 8000b86:	f000 faf5 	bl	8001174 <BL_print_message>
#endif
			/* Report address verification succeeded */
			Bootloader_Send_Data_To_Host((uint8_t *)&Address_Verification,1);
 8000b8a:	f107 030b 	add.w	r3, r7, #11
 8000b8e:	2101      	movs	r1, #1
 8000b90:	4618      	mov	r0, r3
 8000b92:	f7ff fe91 	bl	80008b8 <Bootloader_Send_Data_To_Host>
			/* Prepare the address to jump */
			Jump_ptr Jump_Address = (Jump_ptr)(Host_Jumb_Address | 0x00000001);
 8000b96:	693b      	ldr	r3, [r7, #16]
 8000b98:	f043 0301 	orr.w	r3, r3, #1
 8000b9c:	60fb      	str	r3, [r7, #12]
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("Jump to : 0x%X \r\n",Jump_Address);
 8000b9e:	68f9      	ldr	r1, [r7, #12]
 8000ba0:	480f      	ldr	r0, [pc, #60]	; (8000be0 <Bootloader_Jump_To_Address+0xd0>)
 8000ba2:	f000 fae7 	bl	8001174 <BL_print_message>
#endif
			/* Jump to Address*/
			Jump_Address();
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	4798      	blx	r3
		Bootloader_Send_NACK();
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("CRC Verification failed \r\n");
#endif
	}
}
 8000baa:	e00e      	b.n	8000bca <Bootloader_Jump_To_Address+0xba>
	BL_print_message("Address Verification Failed \r\n");
 8000bac:	480d      	ldr	r0, [pc, #52]	; (8000be4 <Bootloader_Jump_To_Address+0xd4>)
 8000bae:	f000 fae1 	bl	8001174 <BL_print_message>
			Bootloader_Send_Data_To_Host((uint8_t *)&Address_Verification,1);
 8000bb2:	f107 030b 	add.w	r3, r7, #11
 8000bb6:	2101      	movs	r1, #1
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f7ff fe7d 	bl	80008b8 <Bootloader_Send_Data_To_Host>
}
 8000bbe:	e004      	b.n	8000bca <Bootloader_Jump_To_Address+0xba>
		Bootloader_Send_NACK();
 8000bc0:	f7ff fe68 	bl	8000894 <Bootloader_Send_NACK>
	BL_print_message("CRC Verification failed \r\n");
 8000bc4:	4808      	ldr	r0, [pc, #32]	; (8000be8 <Bootloader_Jump_To_Address+0xd8>)
 8000bc6:	f000 fad5 	bl	8001174 <BL_print_message>
}
 8000bca:	bf00      	nop
 8000bcc:	3720      	adds	r7, #32
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	080048b0 	.word	0x080048b0
 8000bd8:	080047ec 	.word	0x080047ec
 8000bdc:	080048dc 	.word	0x080048dc
 8000be0:	08004900 	.word	0x08004900
 8000be4:	08004914 	.word	0x08004914
 8000be8:	0800480c 	.word	0x0800480c

08000bec <Bootloader_Erase_Flash>:

/**
 * 
 * @param Host_Buffer
 */
static void Bootloader_Erase_Flash(uint8_t *Host_Buffer){
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b086      	sub	sp, #24
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
	uint16_t Host_CMD_Packet_Len = 0;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	82fb      	strh	r3, [r7, #22]
	uint32_t Host_CRC32 = 0;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	613b      	str	r3, [r7, #16]
	uint8_t CRC_Verify  = 0;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	73fb      	strb	r3, [r7, #15]
	uint8_t Sector_Erase_Status = SECTOR_ERASE_FAILED;
 8000c00:	2302      	movs	r3, #2
 8000c02:	73bb      	strb	r3, [r7, #14]
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("Mass erase or sector erase of the user flash \r\n");
 8000c04:	482c      	ldr	r0, [pc, #176]	; (8000cb8 <Bootloader_Erase_Flash+0xcc>)
 8000c06:	f000 fab5 	bl	8001174 <BL_print_message>
#endif

	/* Extract the CRC32 and Packet length send by the Host */
	Host_CMD_Packet_Len = Host_Buffer[0]+1;
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	b29b      	uxth	r3, r3
 8000c10:	3301      	adds	r3, #1
 8000c12:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 =  *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_SIZE_BYTE));
 8000c14:	8afb      	ldrh	r3, [r7, #22]
 8000c16:	3b04      	subs	r3, #4
 8000c18:	687a      	ldr	r2, [r7, #4]
 8000c1a:	4413      	add	r3, r2
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	613b      	str	r3, [r7, #16]

	/*CRC Verification*/
	CRC_Verify = Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0], Host_CMD_Packet_Len - CRC_SIZE_BYTE, Host_CRC32);
 8000c20:	8afb      	ldrh	r3, [r7, #22]
 8000c22:	3b04      	subs	r3, #4
 8000c24:	693a      	ldr	r2, [r7, #16]
 8000c26:	4619      	mov	r1, r3
 8000c28:	6878      	ldr	r0, [r7, #4]
 8000c2a:	f7ff fddb 	bl	80007e4 <Bootloader_CRC_Verify>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	73fb      	strb	r3, [r7, #15]
	if(CRC_VERIFICATION_PASSED == CRC_Verify){
 8000c32:	7bfb      	ldrb	r3, [r7, #15]
 8000c34:	2b01      	cmp	r3, #1
 8000c36:	d135      	bne.n	8000ca4 <Bootloader_Erase_Flash+0xb8>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
		BL_print_message("CRC Verification Successful \r\n");
 8000c38:	4820      	ldr	r0, [pc, #128]	; (8000cbc <Bootloader_Erase_Flash+0xd0>)
 8000c3a:	f000 fa9b 	bl	8001174 <BL_print_message>
#endif
		Bootloader_Send_ACK(1);
 8000c3e:	2001      	movs	r0, #1
 8000c40:	f7ff fe0e 	bl	8000860 <Bootloader_Send_ACK>
		Sector_Erase_Status = perform_Flash_Erase(Host_Buffer[2],Host_Buffer[3]);
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	3302      	adds	r3, #2
 8000c48:	781a      	ldrb	r2, [r3, #0]
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	3303      	adds	r3, #3
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	4619      	mov	r1, r3
 8000c52:	4610      	mov	r0, r2
 8000c54:	f000 fa1a 	bl	800108c <perform_Flash_Erase>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	73bb      	strb	r3, [r7, #14]
		if(SECTOR_ERASE_SUCCESS == Sector_Erase_Status)
 8000c5c:	7bbb      	ldrb	r3, [r7, #14]
 8000c5e:	2b03      	cmp	r3, #3
 8000c60:	d109      	bne.n	8000c76 <Bootloader_Erase_Flash+0x8a>
		{
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
			BL_print_message("Sector Erase Successful \r\n");
 8000c62:	4817      	ldr	r0, [pc, #92]	; (8000cc0 <Bootloader_Erase_Flash+0xd4>)
 8000c64:	f000 fa86 	bl	8001174 <BL_print_message>
#endif
			Bootloader_Send_Data_To_Host((uint8_t *)&Sector_Erase_Status,1);
 8000c68:	f107 030e 	add.w	r3, r7, #14
 8000c6c:	2101      	movs	r1, #1
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f7ff fe22 	bl	80008b8 <Bootloader_Send_Data_To_Host>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
		BL_print_message("CRC Verification failed \r\n");
#endif
	}

}
 8000c74:	e01b      	b.n	8000cae <Bootloader_Erase_Flash+0xc2>
		else if(SECTOR_ERASE_FAILED == Sector_Erase_Status)
 8000c76:	7bbb      	ldrb	r3, [r7, #14]
 8000c78:	2b02      	cmp	r3, #2
 8000c7a:	d109      	bne.n	8000c90 <Bootloader_Erase_Flash+0xa4>
			BL_print_message("Sector Erase Failed \r\n");
 8000c7c:	4811      	ldr	r0, [pc, #68]	; (8000cc4 <Bootloader_Erase_Flash+0xd8>)
 8000c7e:	f000 fa79 	bl	8001174 <BL_print_message>
			Bootloader_Send_Data_To_Host((uint8_t *)&Sector_Erase_Status,1);
 8000c82:	f107 030e 	add.w	r3, r7, #14
 8000c86:	2101      	movs	r1, #1
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f7ff fe15 	bl	80008b8 <Bootloader_Send_Data_To_Host>
}
 8000c8e:	e00e      	b.n	8000cae <Bootloader_Erase_Flash+0xc2>
			BL_print_message("Invalid Sector Number \r\n");
 8000c90:	480d      	ldr	r0, [pc, #52]	; (8000cc8 <Bootloader_Erase_Flash+0xdc>)
 8000c92:	f000 fa6f 	bl	8001174 <BL_print_message>
			Bootloader_Send_Data_To_Host((uint8_t *)&Sector_Erase_Status,1);
 8000c96:	f107 030e 	add.w	r3, r7, #14
 8000c9a:	2101      	movs	r1, #1
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f7ff fe0b 	bl	80008b8 <Bootloader_Send_Data_To_Host>
}
 8000ca2:	e004      	b.n	8000cae <Bootloader_Erase_Flash+0xc2>
		Bootloader_Send_NACK();
 8000ca4:	f7ff fdf6 	bl	8000894 <Bootloader_Send_NACK>
		BL_print_message("CRC Verification failed \r\n");
 8000ca8:	4808      	ldr	r0, [pc, #32]	; (8000ccc <Bootloader_Erase_Flash+0xe0>)
 8000caa:	f000 fa63 	bl	8001174 <BL_print_message>
}
 8000cae:	bf00      	nop
 8000cb0:	3718      	adds	r7, #24
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	08004934 	.word	0x08004934
 8000cbc:	080047ec 	.word	0x080047ec
 8000cc0:	08004964 	.word	0x08004964
 8000cc4:	08004980 	.word	0x08004980
 8000cc8:	08004998 	.word	0x08004998
 8000ccc:	0800480c 	.word	0x0800480c

08000cd0 <Bootloader_Memory_Write>:

/**
 * 
 * @param Host_Buffer
 */
static void Bootloader_Memory_Write(uint8_t *Host_Buffer){
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b088      	sub	sp, #32
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
	uint16_t Host_CMD_Packet_Len = 0;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	83fb      	strh	r3, [r7, #30]
	uint32_t Host_CRC32 = 0;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	61bb      	str	r3, [r7, #24]
	uint8_t CRC_Verify  = 0;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	75fb      	strb	r3, [r7, #23]
	uint32_t Host_Address = 0;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	613b      	str	r3, [r7, #16]
	uint8_t Pyload_Len  = 0;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	73fb      	strb	r3, [r7, #15]
	uint8_t Address_Verification = ADDRESS_IS_INVALID;
 8000cec:	2300      	movs	r3, #0
 8000cee:	73bb      	strb	r3, [r7, #14]
	uint8_t Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_FAILED;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	737b      	strb	r3, [r7, #13]

#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("Write data into different memories of the MCU \r\n");
 8000cf4:	4832      	ldr	r0, [pc, #200]	; (8000dc0 <Bootloader_Memory_Write+0xf0>)
 8000cf6:	f000 fa3d 	bl	8001174 <BL_print_message>
#endif

	/* Extract the CRC32 and Packet length send by the Host */
	Host_CMD_Packet_Len = Host_Buffer[0]+1;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	b29b      	uxth	r3, r3
 8000d00:	3301      	adds	r3, #1
 8000d02:	83fb      	strh	r3, [r7, #30]
	Host_CRC32 =  *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_SIZE_BYTE));
 8000d04:	8bfb      	ldrh	r3, [r7, #30]
 8000d06:	3b04      	subs	r3, #4
 8000d08:	687a      	ldr	r2, [r7, #4]
 8000d0a:	4413      	add	r3, r2
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	61bb      	str	r3, [r7, #24]

	/*CRC Verification*/
	CRC_Verify = Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0], Host_CMD_Packet_Len - CRC_SIZE_BYTE, Host_CRC32);
 8000d10:	8bfb      	ldrh	r3, [r7, #30]
 8000d12:	3b04      	subs	r3, #4
 8000d14:	69ba      	ldr	r2, [r7, #24]
 8000d16:	4619      	mov	r1, r3
 8000d18:	6878      	ldr	r0, [r7, #4]
 8000d1a:	f7ff fd63 	bl	80007e4 <Bootloader_CRC_Verify>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	75fb      	strb	r3, [r7, #23]
	if(CRC_VERIFICATION_PASSED == CRC_Verify){
 8000d22:	7dfb      	ldrb	r3, [r7, #23]
 8000d24:	2b01      	cmp	r3, #1
 8000d26:	d141      	bne.n	8000dac <Bootloader_Memory_Write+0xdc>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
		BL_print_message("CRC Verification Successful \r\n");
 8000d28:	4826      	ldr	r0, [pc, #152]	; (8000dc4 <Bootloader_Memory_Write+0xf4>)
 8000d2a:	f000 fa23 	bl	8001174 <BL_print_message>
#endif
		Bootloader_Send_ACK(1);
 8000d2e:	2001      	movs	r0, #1
 8000d30:	f7ff fd96 	bl	8000860 <Bootloader_Send_ACK>

		/* Extract the start address from the Host packet */
		Host_Address = *((uint32_t *)&Host_Buffer[2]);
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8000d3a:	613b      	str	r3, [r7, #16]
		/* Extract the payload length from the Host packet */
		Pyload_Len = *((uint8_t *)&Host_Buffer[6]);
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	799b      	ldrb	r3, [r3, #6]
 8000d40:	73fb      	strb	r3, [r7, #15]

		Address_Verification = Host_Address_Verification(Host_Address);
 8000d42:	6938      	ldr	r0, [r7, #16]
 8000d44:	f7ff fd24 	bl	8000790 <Host_Address_Verification>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	73bb      	strb	r3, [r7, #14]
		if(ADDRESS_IS_VALID == Address_Verification)
 8000d4c:	7bbb      	ldrb	r3, [r7, #14]
 8000d4e:	2b01      	cmp	r3, #1
 8000d50:	d122      	bne.n	8000d98 <Bootloader_Memory_Write+0xc8>
		{
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("Address Verification Successful \r\n");
 8000d52:	481d      	ldr	r0, [pc, #116]	; (8000dc8 <Bootloader_Memory_Write+0xf8>)
 8000d54:	f000 fa0e 	bl	8001174 <BL_print_message>
#endif


			Flash_Payload_Write_Status = Flash_Memory_Write_Payload((uint8_t *)&Host_Buffer[7], Host_Address, Pyload_Len);
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	3307      	adds	r3, #7
 8000d5c:	7bfa      	ldrb	r2, [r7, #15]
 8000d5e:	6939      	ldr	r1, [r7, #16]
 8000d60:	4618      	mov	r0, r3
 8000d62:	f000 f93a 	bl	8000fda <Flash_Memory_Write_Payload>
 8000d66:	4603      	mov	r3, r0
 8000d68:	737b      	strb	r3, [r7, #13]
			if(FLASH_PAYLOAD_WRITE_PASSED == Flash_Payload_Write_Status)
 8000d6a:	7b7b      	ldrb	r3, [r7, #13]
 8000d6c:	2b01      	cmp	r3, #1
 8000d6e:	d109      	bne.n	8000d84 <Bootloader_Memory_Write+0xb4>
			{
				/* Report Payload Write succeeded */
				Bootloader_Send_Data_To_Host((uint8_t *)&Flash_Payload_Write_Status,1);
 8000d70:	f107 030d 	add.w	r3, r7, #13
 8000d74:	2101      	movs	r1, #1
 8000d76:	4618      	mov	r0, r3
 8000d78:	f7ff fd9e 	bl	80008b8 <Bootloader_Send_Data_To_Host>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
				BL_print_message("Payload Success \r\n");
 8000d7c:	4813      	ldr	r0, [pc, #76]	; (8000dcc <Bootloader_Memory_Write+0xfc>)
 8000d7e:	f000 f9f9 	bl	8001174 <BL_print_message>
		Bootloader_Send_NACK();
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
		BL_print_message("CRC Verification failed \r\n");
#endif
	}
}
 8000d82:	e018      	b.n	8000db6 <Bootloader_Memory_Write+0xe6>
				Bootloader_Send_Data_To_Host((uint8_t *)&Flash_Payload_Write_Status,1);
 8000d84:	f107 030d 	add.w	r3, r7, #13
 8000d88:	2101      	movs	r1, #1
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f7ff fd94 	bl	80008b8 <Bootloader_Send_Data_To_Host>
				BL_print_message("Payload Faild \r\n");
 8000d90:	480f      	ldr	r0, [pc, #60]	; (8000dd0 <Bootloader_Memory_Write+0x100>)
 8000d92:	f000 f9ef 	bl	8001174 <BL_print_message>
}
 8000d96:	e00e      	b.n	8000db6 <Bootloader_Memory_Write+0xe6>
	BL_print_message("Address Verification Failed \r\n");
 8000d98:	480e      	ldr	r0, [pc, #56]	; (8000dd4 <Bootloader_Memory_Write+0x104>)
 8000d9a:	f000 f9eb 	bl	8001174 <BL_print_message>
			Bootloader_Send_Data_To_Host((uint8_t *)&Address_Verification,1);
 8000d9e:	f107 030e 	add.w	r3, r7, #14
 8000da2:	2101      	movs	r1, #1
 8000da4:	4618      	mov	r0, r3
 8000da6:	f7ff fd87 	bl	80008b8 <Bootloader_Send_Data_To_Host>
}
 8000daa:	e004      	b.n	8000db6 <Bootloader_Memory_Write+0xe6>
		Bootloader_Send_NACK();
 8000dac:	f7ff fd72 	bl	8000894 <Bootloader_Send_NACK>
		BL_print_message("CRC Verification failed \r\n");
 8000db0:	4809      	ldr	r0, [pc, #36]	; (8000dd8 <Bootloader_Memory_Write+0x108>)
 8000db2:	f000 f9df 	bl	8001174 <BL_print_message>
}
 8000db6:	bf00      	nop
 8000db8:	3720      	adds	r7, #32
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	080049b4 	.word	0x080049b4
 8000dc4:	080047ec 	.word	0x080047ec
 8000dc8:	080048dc 	.word	0x080048dc
 8000dcc:	080049e8 	.word	0x080049e8
 8000dd0:	080049fc 	.word	0x080049fc
 8000dd4:	08004914 	.word	0x08004914
 8000dd8:	0800480c 	.word	0x0800480c

08000ddc <Bootloader_Enable_RW_Protection>:

/**
 * 
 * @param Host_Buffer
 */
static void Bootloader_Enable_RW_Protection(uint8_t *Host_Buffer){
 8000ddc:	b480      	push	{r7}
 8000dde:	b083      	sub	sp, #12
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]

}
 8000de4:	bf00      	nop
 8000de6:	370c      	adds	r7, #12
 8000de8:	46bd      	mov	sp, r7
 8000dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dee:	4770      	bx	lr

08000df0 <Bootloader_Memory_Read>:

/**
 * 
 * @param Host_Buffer
 */
static void Bootloader_Memory_Read(uint8_t *Host_Buffer){
 8000df0:	b480      	push	{r7}
 8000df2:	b083      	sub	sp, #12
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]

}
 8000df8:	bf00      	nop
 8000dfa:	370c      	adds	r7, #12
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr

08000e04 <Bootloader_Get_Sector_Protection_Status>:

/**
 * 
 * @param Host_Buffer
 */
static void Bootloader_Get_Sector_Protection_Status(uint8_t *Host_Buffer){
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]

}
 8000e0c:	bf00      	nop
 8000e0e:	370c      	adds	r7, #12
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr

08000e18 <Bootloader_Read_OTP>:

/**
 * 
 * @param Host_Buffer
 */
static void Bootloader_Read_OTP(uint8_t *Host_Buffer){
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]

}
 8000e20:	bf00      	nop
 8000e22:	370c      	adds	r7, #12
 8000e24:	46bd      	mov	sp, r7
 8000e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2a:	4770      	bx	lr

08000e2c <Bootloader_Change_Read_Protection_Level>:

/**
 * 
 * @param Host_Buffer
 */
static void Bootloader_Change_Read_Protection_Level(uint8_t *Host_Buffer){
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b086      	sub	sp, #24
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
	uint16_t Host_CMD_Packet_Len = 0;
 8000e34:	2300      	movs	r3, #0
 8000e36:	82bb      	strh	r3, [r7, #20]
  	uint32_t Host_CRC32 = 0;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	613b      	str	r3, [r7, #16]
	uint8_t ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	73fb      	strb	r3, [r7, #15]
	uint8_t Host_ROP_Level = 0;
 8000e40:	2300      	movs	r3, #0
 8000e42:	75fb      	strb	r3, [r7, #23]

#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("Change read protection level of the user flash \r\n");
 8000e44:	4823      	ldr	r0, [pc, #140]	; (8000ed4 <Bootloader_Change_Read_Protection_Level+0xa8>)
 8000e46:	f000 f995 	bl	8001174 <BL_print_message>
#endif
	/* Extract the CRC32 and packet length sent by the HOST */
	Host_CMD_Packet_Len = Host_Buffer[0] + 1;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	b29b      	uxth	r3, r3
 8000e50:	3301      	adds	r3, #1
 8000e52:	82bb      	strh	r3, [r7, #20]
	Host_CRC32 = *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_SIZE_BYTE));
 8000e54:	8abb      	ldrh	r3, [r7, #20]
 8000e56:	3b04      	subs	r3, #4
 8000e58:	687a      	ldr	r2, [r7, #4]
 8000e5a:	4413      	add	r3, r2
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	613b      	str	r3, [r7, #16]
/* CRC Verification */
	if(CRC_VERIFICATION_PASSED == Bootloader_CRC_Verify((uint8_t *)&Host_Buffer[0] , Host_CMD_Packet_Len - 4, Host_CRC32)){
 8000e60:	8abb      	ldrh	r3, [r7, #20]
 8000e62:	3b04      	subs	r3, #4
 8000e64:	693a      	ldr	r2, [r7, #16]
 8000e66:	4619      	mov	r1, r3
 8000e68:	6878      	ldr	r0, [r7, #4]
 8000e6a:	f7ff fcbb 	bl	80007e4 <Bootloader_CRC_Verify>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b01      	cmp	r3, #1
 8000e72:	d126      	bne.n	8000ec2 <Bootloader_Change_Read_Protection_Level+0x96>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
		BL_print_message("CRC Verification Passed \r\n");
 8000e74:	4818      	ldr	r0, [pc, #96]	; (8000ed8 <Bootloader_Change_Read_Protection_Level+0xac>)
 8000e76:	f000 f97d 	bl	8001174 <BL_print_message>
#endif
		Bootloader_Send_ACK(1);
 8000e7a:	2001      	movs	r0, #1
 8000e7c:	f7ff fcf0 	bl	8000860 <Bootloader_Send_ACK>
		/* Request change the Read Out Protection Level */
		Host_ROP_Level = Host_Buffer[2];
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	789b      	ldrb	r3, [r3, #2]
 8000e84:	75fb      	strb	r3, [r7, #23]
		/* Warning: When enabling read protection level 2, it s no more possible to go back to level 1 or 0 */
		if(CBL_ROP_LEVEL_2 == Host_ROP_Level){
 8000e86:	7dfb      	ldrb	r3, [r7, #23]
 8000e88:	2b02      	cmp	r3, #2
 8000e8a:	d102      	bne.n	8000e92 <Bootloader_Change_Read_Protection_Level+0x66>
			ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	73fb      	strb	r3, [r7, #15]
 8000e90:	e010      	b.n	8000eb4 <Bootloader_Change_Read_Protection_Level+0x88>
		}
		else{
			if(CBL_ROP_LEVEL_0 == Host_ROP_Level){
 8000e92:	7dfb      	ldrb	r3, [r7, #23]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d102      	bne.n	8000e9e <Bootloader_Change_Read_Protection_Level+0x72>
				Host_ROP_Level = 0xAA;
 8000e98:	23aa      	movs	r3, #170	; 0xaa
 8000e9a:	75fb      	strb	r3, [r7, #23]
 8000e9c:	e004      	b.n	8000ea8 <Bootloader_Change_Read_Protection_Level+0x7c>
			}
			else if(CBL_ROP_LEVEL_1 == Host_ROP_Level){
 8000e9e:	7dfb      	ldrb	r3, [r7, #23]
 8000ea0:	2b01      	cmp	r3, #1
 8000ea2:	d101      	bne.n	8000ea8 <Bootloader_Change_Read_Protection_Level+0x7c>
				Host_ROP_Level = 0x55;
 8000ea4:	2355      	movs	r3, #85	; 0x55
 8000ea6:	75fb      	strb	r3, [r7, #23]
			}
			ROP_Level_Status = Change_ROP_Level(Host_ROP_Level);
 8000ea8:	7dfb      	ldrb	r3, [r7, #23]
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f000 f818 	bl	8000ee0 <Change_ROP_Level>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	73fb      	strb	r3, [r7, #15]
		}
		Bootloader_Send_Data_To_Host((uint8_t *)&ROP_Level_Status, 1);
 8000eb4:	f107 030f 	add.w	r3, r7, #15
 8000eb8:	2101      	movs	r1, #1
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f7ff fcfc 	bl	80008b8 <Bootloader_Send_Data_To_Host>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
		BL_print_message("CRC Verification Failed \r\n");
#endif
		Bootloader_Send_NACK();
	}
}
 8000ec0:	e004      	b.n	8000ecc <Bootloader_Change_Read_Protection_Level+0xa0>
		BL_print_message("CRC Verification Failed \r\n");
 8000ec2:	4806      	ldr	r0, [pc, #24]	; (8000edc <Bootloader_Change_Read_Protection_Level+0xb0>)
 8000ec4:	f000 f956 	bl	8001174 <BL_print_message>
		Bootloader_Send_NACK();
 8000ec8:	f7ff fce4 	bl	8000894 <Bootloader_Send_NACK>
}
 8000ecc:	bf00      	nop
 8000ece:	3718      	adds	r7, #24
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	0800475c 	.word	0x0800475c
 8000ed8:	08004a10 	.word	0x08004a10
 8000edc:	08004a2c 	.word	0x08004a2c

08000ee0 <Change_ROP_Level>:

static uint8_t Change_ROP_Level(uint32_t ROP_Level){
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b08a      	sub	sp, #40	; 0x28
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef HAL_Status = HAL_ERROR;
 8000ee8:	2301      	movs	r3, #1
 8000eea:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	FLASH_OBProgramInitTypeDef FLASH_OBProgramInit;
	uint8_t ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	/* Unlock the FLASH Option Control Registers access */
	HAL_Status = HAL_FLASH_OB_Unlock();
 8000ef4:	f000 febe 	bl	8001c74 <HAL_FLASH_OB_Unlock>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if(HAL_Status != HAL_OK){
 8000efe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d006      	beq.n	8000f14 <Change_ROP_Level+0x34>
		ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID;
 8000f06:	2300      	movs	r3, #0
 8000f08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
		BL_print_message("Failed -> Unlock the FLASH Option Control Registers access \r\n");
 8000f0c:	4827      	ldr	r0, [pc, #156]	; (8000fac <Change_ROP_Level+0xcc>)
 8000f0e:	f000 f931 	bl	8001174 <BL_print_message>
 8000f12:	e044      	b.n	8000f9e <Change_ROP_Level+0xbe>
#endif
	}
	else{
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
		BL_print_message("Passed -> Unlock the FLASH Option Control Registers access \r\n");
 8000f14:	4826      	ldr	r0, [pc, #152]	; (8000fb0 <Change_ROP_Level+0xd0>)
 8000f16:	f000 f92d 	bl	8001174 <BL_print_message>
#endif
		FLASH_OBProgramInit.OptionType = OPTIONBYTE_RDP; /* RDP option byte configuration */
 8000f1a:	2302      	movs	r3, #2
 8000f1c:	60bb      	str	r3, [r7, #8]
		FLASH_OBProgramInit.Banks = FLASH_BANK_1;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	617b      	str	r3, [r7, #20]
		FLASH_OBProgramInit.RDPLevel = ROP_Level;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	61bb      	str	r3, [r7, #24]
		/* Program option bytes */
		HAL_Status = HAL_FLASHEx_OBProgram(&FLASH_OBProgramInit);
 8000f26:	f107 0308 	add.w	r3, r7, #8
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f001 f892 	bl	8002054 <HAL_FLASHEx_OBProgram>
 8000f30:	4603      	mov	r3, r0
 8000f32:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		if(HAL_Status != HAL_OK){
 8000f36:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d00b      	beq.n	8000f56 <Change_ROP_Level+0x76>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
			BL_print_message("Failed -> Program option bytes \r\n");
 8000f3e:	481d      	ldr	r0, [pc, #116]	; (8000fb4 <Change_ROP_Level+0xd4>)
 8000f40:	f000 f918 	bl	8001174 <BL_print_message>
#endif
			HAL_Status = HAL_FLASH_OB_Lock();
 8000f44:	f000 feb2 	bl	8001cac <HAL_FLASH_OB_Lock>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000f54:	e023      	b.n	8000f9e <Change_ROP_Level+0xbe>
		}
		else{
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
			BL_print_message("Passed -> Program option bytes \r\n");
 8000f56:	4818      	ldr	r0, [pc, #96]	; (8000fb8 <Change_ROP_Level+0xd8>)
 8000f58:	f000 f90c 	bl	8001174 <BL_print_message>
#endif
			/* Launch the option byte loading */
			HAL_Status = HAL_FLASH_OB_Launch();
 8000f5c:	f000 feb6 	bl	8001ccc <HAL_FLASH_OB_Launch>
 8000f60:	4603      	mov	r3, r0
 8000f62:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			if(HAL_Status != HAL_OK){
 8000f66:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d003      	beq.n	8000f76 <Change_ROP_Level+0x96>
				ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000f74:	e013      	b.n	8000f9e <Change_ROP_Level+0xbe>
			}
			else{
				/* Lock the FLASH Option Control Registers access */
				HAL_Status = HAL_FLASH_OB_Lock();
 8000f76:	f000 fe99 	bl	8001cac <HAL_FLASH_OB_Lock>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
				if(HAL_Status != HAL_OK){
 8000f80:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d003      	beq.n	8000f90 <Change_ROP_Level+0xb0>
					ROP_Level_Status = ROP_LEVEL_CHANGE_INVALID;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000f8e:	e006      	b.n	8000f9e <Change_ROP_Level+0xbe>
				}
				else{
					ROP_Level_Status = ROP_LEVEL_CHANGE_VALID;
 8000f90:	2301      	movs	r3, #1
 8000f92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
					BL_print_message("Passed -> Program ROP to Level : 0x%X \r\n", ROP_Level);
 8000f96:	6879      	ldr	r1, [r7, #4]
 8000f98:	4808      	ldr	r0, [pc, #32]	; (8000fbc <Change_ROP_Level+0xdc>)
 8000f9a:	f000 f8eb 	bl	8001174 <BL_print_message>
#endif
				}
			}
		}
	}
	return ROP_Level_Status;
 8000f9e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3728      	adds	r7, #40	; 0x28
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	08004a48 	.word	0x08004a48
 8000fb0:	08004a88 	.word	0x08004a88
 8000fb4:	08004ac8 	.word	0x08004ac8
 8000fb8:	08004aec 	.word	0x08004aec
 8000fbc:	08004b10 	.word	0x08004b10

08000fc0 <CBL_STM32F401_Get_RDP_Level>:

static uint8_t CBL_STM32F401_Get_RDP_Level(void){
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b088      	sub	sp, #32
 8000fc4:	af00      	add	r7, sp, #0
	FLASH_OBProgramInitTypeDef pOBInit;
	/* Get the Option byte configuration */
	HAL_FLASHEx_OBGetConfig(&pOBInit);
 8000fc6:	1d3b      	adds	r3, r7, #4
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f001 f8b1 	bl	8002130 <HAL_FLASHEx_OBGetConfig>

	return (uint8_t)(pOBInit.RDPLevel);
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	b2db      	uxtb	r3, r3
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	3720      	adds	r7, #32
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}

08000fda <Flash_Memory_Write_Payload>:

static uint8_t Flash_Memory_Write_Payload(uint8_t *Host_Payload, uint32_t payload_Start_Address, uint32_t payload_Len){
 8000fda:	b5b0      	push	{r4, r5, r7, lr}
 8000fdc:	b086      	sub	sp, #24
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	60f8      	str	r0, [r7, #12]
 8000fe2:	60b9      	str	r1, [r7, #8]
 8000fe4:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef HAL_Status = HAL_ERROR;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	75fb      	strb	r3, [r7, #23]
	uint8_t Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_FAILED;
 8000fea:	2300      	movs	r3, #0
 8000fec:	75bb      	strb	r3, [r7, #22]
	uint16_t payload_Counter = 0;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	82bb      	strh	r3, [r7, #20]

	/* Unlock the FLASH Option Control Registers access.*/
	HAL_Status = HAL_FLASH_Unlock();
 8000ff2:	f000 fe0d 	bl	8001c10 <HAL_FLASH_Unlock>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	75fb      	strb	r3, [r7, #23]
	if(HAL_OK != HAL_Status)
 8000ffa:	7dfb      	ldrb	r3, [r7, #23]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d002      	beq.n	8001006 <Flash_Memory_Write_Payload+0x2c>
	{
		Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_FAILED;
 8001000:	2300      	movs	r3, #0
 8001002:	75bb      	strb	r3, [r7, #22]
 8001004:	e027      	b.n	8001056 <Flash_Memory_Write_Payload+0x7c>
	}
	else
	{
		for(payload_Counter = 0; payload_Counter < payload_Len; payload_Counter++){
 8001006:	2300      	movs	r3, #0
 8001008:	82bb      	strh	r3, [r7, #20]
 800100a:	e020      	b.n	800104e <Flash_Memory_Write_Payload+0x74>
			HAL_Status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, payload_Start_Address + payload_Counter, Host_Payload[payload_Counter]);
 800100c:	8aba      	ldrh	r2, [r7, #20]
 800100e:	68bb      	ldr	r3, [r7, #8]
 8001010:	18d1      	adds	r1, r2, r3
 8001012:	8abb      	ldrh	r3, [r7, #20]
 8001014:	68fa      	ldr	r2, [r7, #12]
 8001016:	4413      	add	r3, r2
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	b2db      	uxtb	r3, r3
 800101c:	2200      	movs	r2, #0
 800101e:	461c      	mov	r4, r3
 8001020:	4615      	mov	r5, r2
 8001022:	4622      	mov	r2, r4
 8001024:	462b      	mov	r3, r5
 8001026:	2000      	movs	r0, #0
 8001028:	f000 fd9e 	bl	8001b68 <HAL_FLASH_Program>
 800102c:	4603      	mov	r3, r0
 800102e:	75fb      	strb	r3, [r7, #23]
			if(HAL_OK != HAL_Status){
 8001030:	7dfb      	ldrb	r3, [r7, #23]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d006      	beq.n	8001044 <Flash_Memory_Write_Payload+0x6a>
				Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_FAILED;
 8001036:	2300      	movs	r3, #0
 8001038:	75bb      	strb	r3, [r7, #22]
				/* Lock the FLASH Option Control Registers access.*/
				HAL_Status = HAL_FLASH_Lock();
 800103a:	f000 fe0b 	bl	8001c54 <HAL_FLASH_Lock>
 800103e:	4603      	mov	r3, r0
 8001040:	75fb      	strb	r3, [r7, #23]
				break;
 8001042:	e008      	b.n	8001056 <Flash_Memory_Write_Payload+0x7c>
			}else
			{
				Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_PASSED;
 8001044:	2301      	movs	r3, #1
 8001046:	75bb      	strb	r3, [r7, #22]
		for(payload_Counter = 0; payload_Counter < payload_Len; payload_Counter++){
 8001048:	8abb      	ldrh	r3, [r7, #20]
 800104a:	3301      	adds	r3, #1
 800104c:	82bb      	strh	r3, [r7, #20]
 800104e:	8abb      	ldrh	r3, [r7, #20]
 8001050:	687a      	ldr	r2, [r7, #4]
 8001052:	429a      	cmp	r2, r3
 8001054:	d8da      	bhi.n	800100c <Flash_Memory_Write_Payload+0x32>
			}
		}
	}
	if((FLASH_PAYLOAD_WRITE_PASSED == Flash_Payload_Write_Status) && (HAL_OK == HAL_Status))
 8001056:	7dbb      	ldrb	r3, [r7, #22]
 8001058:	2b01      	cmp	r3, #1
 800105a:	d10f      	bne.n	800107c <Flash_Memory_Write_Payload+0xa2>
 800105c:	7dfb      	ldrb	r3, [r7, #23]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d10c      	bne.n	800107c <Flash_Memory_Write_Payload+0xa2>
	{
		/* Lock the FLASH Option Control Registers access.*/
		HAL_Status = HAL_FLASH_Lock();
 8001062:	f000 fdf7 	bl	8001c54 <HAL_FLASH_Lock>
 8001066:	4603      	mov	r3, r0
 8001068:	75fb      	strb	r3, [r7, #23]
		if(HAL_OK != HAL_Status)
 800106a:	7dfb      	ldrb	r3, [r7, #23]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d002      	beq.n	8001076 <Flash_Memory_Write_Payload+0x9c>
			{
				Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_FAILED;
 8001070:	2300      	movs	r3, #0
 8001072:	75bb      	strb	r3, [r7, #22]
		if(HAL_OK != HAL_Status)
 8001074:	e004      	b.n	8001080 <Flash_Memory_Write_Payload+0xa6>
			}
			else
			{
				Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_PASSED;
 8001076:	2301      	movs	r3, #1
 8001078:	75bb      	strb	r3, [r7, #22]
		if(HAL_OK != HAL_Status)
 800107a:	e001      	b.n	8001080 <Flash_Memory_Write_Payload+0xa6>
			}
	}
	else
	{
		Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_FAILED;
 800107c:	2300      	movs	r3, #0
 800107e:	75bb      	strb	r3, [r7, #22]
	}

	return Flash_Payload_Write_Status;
 8001080:	7dbb      	ldrb	r3, [r7, #22]
}
 8001082:	4618      	mov	r0, r3
 8001084:	3718      	adds	r7, #24
 8001086:	46bd      	mov	sp, r7
 8001088:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800108c <perform_Flash_Erase>:

static uint8_t perform_Flash_Erase(uint8_t sector_Number, uint8_t numberOf_Sectors){
 800108c:	b580      	push	{r7, lr}
 800108e:	b08a      	sub	sp, #40	; 0x28
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	460a      	mov	r2, r1
 8001096:	71fb      	strb	r3, [r7, #7]
 8001098:	4613      	mov	r3, r2
 800109a:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef HAL_Status = HAL_ERROR;
 800109c:	2301      	movs	r3, #1
 800109e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t Sector_Validity_Status = INVAlID_SECTOR_NUMBER;
 80010a2:	2300      	movs	r3, #0
 80010a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t Remaining_Sectors = 0;
 80010a8:	2300      	movs	r3, #0
 80010aa:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint32_t SectorError = 0;
 80010ae:	2300      	movs	r3, #0
 80010b0:	623b      	str	r3, [r7, #32]
	FLASH_EraseInitTypeDef pEraseInit;
	if(numberOf_Sectors > CBL_FLASH_MAX_SECTOR_NUMBER)
 80010b2:	79bb      	ldrb	r3, [r7, #6]
 80010b4:	2b08      	cmp	r3, #8
 80010b6:	d903      	bls.n	80010c0 <perform_Flash_Erase+0x34>
	{
		Sector_Validity_Status = INVAlID_SECTOR_NUMBER ;
 80010b8:	2300      	movs	r3, #0
 80010ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80010be:	e04f      	b.n	8001160 <perform_Flash_Erase+0xd4>
	}
	else
	{
		if((sector_Number <= (CBL_FLASH_MAX_SECTOR_NUMBER - 1)) || (CBL_FLASH_MASS_ERASE == sector_Number))
 80010c0:	79fb      	ldrb	r3, [r7, #7]
 80010c2:	2b07      	cmp	r3, #7
 80010c4:	d902      	bls.n	80010cc <perform_Flash_Erase+0x40>
 80010c6:	79fb      	ldrb	r3, [r7, #7]
 80010c8:	2bff      	cmp	r3, #255	; 0xff
 80010ca:	d146      	bne.n	800115a <perform_Flash_Erase+0xce>
		{
			if(CBL_FLASH_MASS_ERASE == sector_Number)
 80010cc:	79fb      	ldrb	r3, [r7, #7]
 80010ce:	2bff      	cmp	r3, #255	; 0xff
 80010d0:	d105      	bne.n	80010de <perform_Flash_Erase+0x52>
			{
				pEraseInit.TypeErase = FLASH_TYPEERASE_MASSERASE;
 80010d2:	2301      	movs	r3, #1
 80010d4:	60fb      	str	r3, [r7, #12]
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
			BL_print_message("CBL_FLASH_MASS_ERASE ----------------------------- \r\n");
 80010d6:	4825      	ldr	r0, [pc, #148]	; (800116c <perform_Flash_Erase+0xe0>)
 80010d8:	f000 f84c 	bl	8001174 <BL_print_message>
 80010dc:	e012      	b.n	8001104 <perform_Flash_Erase+0x78>
			}
			else
			{
				/* User needs Sector erase */

				Remaining_Sectors = CBL_FLASH_MAX_SECTOR_NUMBER - sector_Number;
 80010de:	79fb      	ldrb	r3, [r7, #7]
 80010e0:	f1c3 0308 	rsb	r3, r3, #8
 80010e4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
				if(numberOf_Sectors > Remaining_Sectors)
 80010e8:	79ba      	ldrb	r2, [r7, #6]
 80010ea:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80010ee:	429a      	cmp	r2, r3
 80010f0:	d902      	bls.n	80010f8 <perform_Flash_Erase+0x6c>
				{
					numberOf_Sectors = Remaining_Sectors;
 80010f2:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80010f6:	71bb      	strb	r3, [r7, #6]
				}
				else{/* NoThing */}


				pEraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;
 80010f8:	2300      	movs	r3, #0
 80010fa:	60fb      	str	r3, [r7, #12]
				pEraseInit.Sector = sector_Number;            /* Initial FLASH sector to erase when Mass erase is disabled */
 80010fc:	79fb      	ldrb	r3, [r7, #7]
 80010fe:	617b      	str	r3, [r7, #20]
				pEraseInit.NbSectors = numberOf_Sectors;      /* Number of sectors to be erased. */
 8001100:	79bb      	ldrb	r3, [r7, #6]
 8001102:	61bb      	str	r3, [r7, #24]
			}
			pEraseInit.Banks = FLASH_BANK_1;              /* Bank 1 */
 8001104:	2301      	movs	r3, #1
 8001106:	613b      	str	r3, [r7, #16]
			pEraseInit.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8001108:	2302      	movs	r3, #2
 800110a:	61fb      	str	r3, [r7, #28]

			/* Unlock the FLASH Option Control Registers access.*/
			HAL_Status = HAL_FLASH_Unlock();
 800110c:	f000 fd80 	bl	8001c10 <HAL_FLASH_Unlock>
 8001110:	4603      	mov	r3, r0
 8001112:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			/* Perform a mass erase or erase the specified FLASH memory sectors */
			HAL_Status = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8001116:	f107 0220 	add.w	r2, r7, #32
 800111a:	f107 030c 	add.w	r3, r7, #12
 800111e:	4611      	mov	r1, r2
 8001120:	4618      	mov	r0, r3
 8001122:	f000 ff27 	bl	8001f74 <HAL_FLASHEx_Erase>
 8001126:	4603      	mov	r3, r0
 8001128:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			if(FALSH_SUCCESSFUL_ERASE == SectorError)
 800112c:	6a3b      	ldr	r3, [r7, #32]
 800112e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001132:	d103      	bne.n	800113c <perform_Flash_Erase+0xb0>
			{
				Sector_Validity_Status = SECTOR_ERASE_SUCCESS;
 8001134:	2303      	movs	r3, #3
 8001136:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800113a:	e002      	b.n	8001142 <perform_Flash_Erase+0xb6>
			}
			else
			{
				Sector_Validity_Status = SECTOR_ERASE_FAILED;
 800113c:	2302      	movs	r3, #2
 800113e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			/* Lock the FLASH Option Control Registers access.*/
			HAL_Status = HAL_FLASH_Lock();
 8001142:	f000 fd87 	bl	8001c54 <HAL_FLASH_Lock>
 8001146:	4603      	mov	r3, r0
 8001148:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
			BL_print_message("HAL_Status = HAL_FLASHEx_Erase ===== 0x%x \r\n",HAL_Status);
 800114c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001150:	4619      	mov	r1, r3
 8001152:	4807      	ldr	r0, [pc, #28]	; (8001170 <perform_Flash_Erase+0xe4>)
 8001154:	f000 f80e 	bl	8001174 <BL_print_message>
 8001158:	e002      	b.n	8001160 <perform_Flash_Erase+0xd4>
#endif

		}
		else
		{
			Sector_Validity_Status = INVAlID_SECTOR_NUMBER ;
 800115a:	2300      	movs	r3, #0
 800115c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		}

	}
	return Sector_Validity_Status;
 8001160:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001164:	4618      	mov	r0, r3
 8001166:	3728      	adds	r7, #40	; 0x28
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	08004b3c 	.word	0x08004b3c
 8001170:	08004b74 	.word	0x08004b74

08001174 <BL_print_message>:
/**
 *
 * @param format
 * @param ...
 */
void BL_print_message(char *format, ... ){
 8001174:	b40f      	push	{r0, r1, r2, r3}
 8001176:	b580      	push	{r7, lr}
 8001178:	b09a      	sub	sp, #104	; 0x68
 800117a:	af00      	add	r7, sp, #0
	char Message[100]={0};
 800117c:	2300      	movs	r3, #0
 800117e:	607b      	str	r3, [r7, #4]
 8001180:	f107 0308 	add.w	r3, r7, #8
 8001184:	2260      	movs	r2, #96	; 0x60
 8001186:	2100      	movs	r1, #0
 8001188:	4618      	mov	r0, r3
 800118a:	f002 fe01 	bl	8003d90 <memset>
	va_list args;
	va_start(args, format);
 800118e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001192:	603b      	str	r3, [r7, #0]
	vsprintf(Message, format, args);
 8001194:	1d3b      	adds	r3, r7, #4
 8001196:	683a      	ldr	r2, [r7, #0]
 8001198:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800119a:	4618      	mov	r0, r3
 800119c:	f002 fe16 	bl	8003dcc <vsiprintf>
#if BL_DEBUG_METHOD == BL_ENABLE_UART_DEBUG_MESSAGE
	HAL_UART_Transmit(BL_DEBUG_UART,(uint8_t *)Message,sizeof(Message),HAL_MAX_DELAY);
 80011a0:	1d39      	adds	r1, r7, #4
 80011a2:	f04f 33ff 	mov.w	r3, #4294967295
 80011a6:	2264      	movs	r2, #100	; 0x64
 80011a8:	4804      	ldr	r0, [pc, #16]	; (80011bc <BL_print_message+0x48>)
 80011aa:	f002 f9b1 	bl	8003510 <HAL_UART_Transmit>

#else

#endif
	va_end(args);
}
 80011ae:	bf00      	nop
 80011b0:	3768      	adds	r7, #104	; 0x68
 80011b2:	46bd      	mov	sp, r7
 80011b4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80011b8:	b004      	add	sp, #16
 80011ba:	4770      	bx	lr
 80011bc:	200001a4 	.word	0x200001a4

080011c0 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80011c4:	4b06      	ldr	r3, [pc, #24]	; (80011e0 <MX_CRC_Init+0x20>)
 80011c6:	4a07      	ldr	r2, [pc, #28]	; (80011e4 <MX_CRC_Init+0x24>)
 80011c8:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80011ca:	4805      	ldr	r0, [pc, #20]	; (80011e0 <MX_CRC_Init+0x20>)
 80011cc:	f000 fc55 	bl	8001a7a <HAL_CRC_Init>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80011d6:	f000 f929 	bl	800142c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	20000198 	.word	0x20000198
 80011e4:	40023000 	.word	0x40023000

080011e8 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b085      	sub	sp, #20
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a0b      	ldr	r2, [pc, #44]	; (8001224 <HAL_CRC_MspInit+0x3c>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d10d      	bne.n	8001216 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80011fa:	2300      	movs	r3, #0
 80011fc:	60fb      	str	r3, [r7, #12]
 80011fe:	4b0a      	ldr	r3, [pc, #40]	; (8001228 <HAL_CRC_MspInit+0x40>)
 8001200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001202:	4a09      	ldr	r2, [pc, #36]	; (8001228 <HAL_CRC_MspInit+0x40>)
 8001204:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001208:	6313      	str	r3, [r2, #48]	; 0x30
 800120a:	4b07      	ldr	r3, [pc, #28]	; (8001228 <HAL_CRC_MspInit+0x40>)
 800120c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001212:	60fb      	str	r3, [r7, #12]
 8001214:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8001216:	bf00      	nop
 8001218:	3714      	adds	r7, #20
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	40023000 	.word	0x40023000
 8001228:	40023800 	.word	0x40023800

0800122c <HAL_CRC_MspDeInit>:

void HAL_CRC_MspDeInit(CRC_HandleTypeDef* crcHandle)
{
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a07      	ldr	r2, [pc, #28]	; (8001258 <HAL_CRC_MspDeInit+0x2c>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d105      	bne.n	800124a <HAL_CRC_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN CRC_MspDeInit 0 */

  /* USER CODE END CRC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CRC_CLK_DISABLE();
 800123e:	4b07      	ldr	r3, [pc, #28]	; (800125c <HAL_CRC_MspDeInit+0x30>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001242:	4a06      	ldr	r2, [pc, #24]	; (800125c <HAL_CRC_MspDeInit+0x30>)
 8001244:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001248:	6313      	str	r3, [r2, #48]	; 0x30
  /* USER CODE BEGIN CRC_MspDeInit 1 */

  /* USER CODE END CRC_MspDeInit 1 */
  }
}
 800124a:	bf00      	nop
 800124c:	370c      	adds	r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	40023000 	.word	0x40023000
 800125c:	40023800 	.word	0x40023800

08001260 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b08a      	sub	sp, #40	; 0x28
 8001264:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001266:	f107 0314 	add.w	r3, r7, #20
 800126a:	2200      	movs	r2, #0
 800126c:	601a      	str	r2, [r3, #0]
 800126e:	605a      	str	r2, [r3, #4]
 8001270:	609a      	str	r2, [r3, #8]
 8001272:	60da      	str	r2, [r3, #12]
 8001274:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001276:	2300      	movs	r3, #0
 8001278:	613b      	str	r3, [r7, #16]
 800127a:	4b27      	ldr	r3, [pc, #156]	; (8001318 <MX_GPIO_Init+0xb8>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127e:	4a26      	ldr	r2, [pc, #152]	; (8001318 <MX_GPIO_Init+0xb8>)
 8001280:	f043 0304 	orr.w	r3, r3, #4
 8001284:	6313      	str	r3, [r2, #48]	; 0x30
 8001286:	4b24      	ldr	r3, [pc, #144]	; (8001318 <MX_GPIO_Init+0xb8>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128a:	f003 0304 	and.w	r3, r3, #4
 800128e:	613b      	str	r3, [r7, #16]
 8001290:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001292:	2300      	movs	r3, #0
 8001294:	60fb      	str	r3, [r7, #12]
 8001296:	4b20      	ldr	r3, [pc, #128]	; (8001318 <MX_GPIO_Init+0xb8>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129a:	4a1f      	ldr	r2, [pc, #124]	; (8001318 <MX_GPIO_Init+0xb8>)
 800129c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012a0:	6313      	str	r3, [r2, #48]	; 0x30
 80012a2:	4b1d      	ldr	r3, [pc, #116]	; (8001318 <MX_GPIO_Init+0xb8>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012aa:	60fb      	str	r3, [r7, #12]
 80012ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ae:	2300      	movs	r3, #0
 80012b0:	60bb      	str	r3, [r7, #8]
 80012b2:	4b19      	ldr	r3, [pc, #100]	; (8001318 <MX_GPIO_Init+0xb8>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b6:	4a18      	ldr	r2, [pc, #96]	; (8001318 <MX_GPIO_Init+0xb8>)
 80012b8:	f043 0301 	orr.w	r3, r3, #1
 80012bc:	6313      	str	r3, [r2, #48]	; 0x30
 80012be:	4b16      	ldr	r3, [pc, #88]	; (8001318 <MX_GPIO_Init+0xb8>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	f003 0301 	and.w	r3, r3, #1
 80012c6:	60bb      	str	r3, [r7, #8]
 80012c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	607b      	str	r3, [r7, #4]
 80012ce:	4b12      	ldr	r3, [pc, #72]	; (8001318 <MX_GPIO_Init+0xb8>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d2:	4a11      	ldr	r2, [pc, #68]	; (8001318 <MX_GPIO_Init+0xb8>)
 80012d4:	f043 0302 	orr.w	r3, r3, #2
 80012d8:	6313      	str	r3, [r2, #48]	; 0x30
 80012da:	4b0f      	ldr	r3, [pc, #60]	; (8001318 <MX_GPIO_Init+0xb8>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	f003 0302 	and.w	r3, r3, #2
 80012e2:	607b      	str	r3, [r7, #4]
 80012e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_ALSIKELY_GPIO_Port, LED_ALSIKELY_Pin, GPIO_PIN_RESET);
 80012e6:	2200      	movs	r2, #0
 80012e8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012ec:	480b      	ldr	r0, [pc, #44]	; (800131c <MX_GPIO_Init+0xbc>)
 80012ee:	f001 fb53 	bl	8002998 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_ALSIKELY_Pin;
 80012f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012f8:	2301      	movs	r3, #1
 80012fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fc:	2300      	movs	r3, #0
 80012fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001300:	2300      	movs	r3, #0
 8001302:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_ALSIKELY_GPIO_Port, &GPIO_InitStruct);
 8001304:	f107 0314 	add.w	r3, r7, #20
 8001308:	4619      	mov	r1, r3
 800130a:	4804      	ldr	r0, [pc, #16]	; (800131c <MX_GPIO_Init+0xbc>)
 800130c:	f001 f8dc 	bl	80024c8 <HAL_GPIO_Init>

}
 8001310:	bf00      	nop
 8001312:	3728      	adds	r7, #40	; 0x28
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40023800 	.word	0x40023800
 800131c:	40020800 	.word	0x40020800

08001320 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	BL_Status Status = BL_NACK;
 8001326:	2300      	movs	r3, #0
 8001328:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800132a:	f000 fa4f 	bl	80017cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800132e:	f000 f813 	bl	8001358 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001332:	f7ff ff95 	bl	8001260 <MX_GPIO_Init>
  MX_CRC_Init();
 8001336:	f7ff ff43 	bl	80011c0 <MX_CRC_Init>
  MX_USART1_UART_Init();
 800133a:	f000 f91d 	bl	8001578 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800133e:	f000 f945 	bl	80015cc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_print_message("Bootloder started !! \r\n");
 8001342:	4804      	ldr	r0, [pc, #16]	; (8001354 <main+0x34>)
 8001344:	f7ff ff16 	bl	8001174 <BL_print_message>
	  //BL_print_message("%s %i \r\n",message1,var);
	  //Status = BL_UART_Featch_Host_Command();
	  //BL_print_message("BL_UART_Featch_Host_Command status = %i \r\n",Status);
	  /*******************************************************/

	  Status = BL_UART_Featch_Host_Command();
 8001348:	f7ff f91c 	bl	8000584 <BL_UART_Featch_Host_Command>
 800134c:	4603      	mov	r3, r0
 800134e:	71fb      	strb	r3, [r7, #7]
 8001350:	e7fa      	b.n	8001348 <main+0x28>
 8001352:	bf00      	nop
 8001354:	08004ba4 	.word	0x08004ba4

08001358 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b094      	sub	sp, #80	; 0x50
 800135c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800135e:	f107 0320 	add.w	r3, r7, #32
 8001362:	2230      	movs	r2, #48	; 0x30
 8001364:	2100      	movs	r1, #0
 8001366:	4618      	mov	r0, r3
 8001368:	f002 fd12 	bl	8003d90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800136c:	f107 030c 	add.w	r3, r7, #12
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	605a      	str	r2, [r3, #4]
 8001376:	609a      	str	r2, [r3, #8]
 8001378:	60da      	str	r2, [r3, #12]
 800137a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800137c:	2300      	movs	r3, #0
 800137e:	60bb      	str	r3, [r7, #8]
 8001380:	4b28      	ldr	r3, [pc, #160]	; (8001424 <SystemClock_Config+0xcc>)
 8001382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001384:	4a27      	ldr	r2, [pc, #156]	; (8001424 <SystemClock_Config+0xcc>)
 8001386:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800138a:	6413      	str	r3, [r2, #64]	; 0x40
 800138c:	4b25      	ldr	r3, [pc, #148]	; (8001424 <SystemClock_Config+0xcc>)
 800138e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001390:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001394:	60bb      	str	r3, [r7, #8]
 8001396:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001398:	2300      	movs	r3, #0
 800139a:	607b      	str	r3, [r7, #4]
 800139c:	4b22      	ldr	r3, [pc, #136]	; (8001428 <SystemClock_Config+0xd0>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80013a4:	4a20      	ldr	r2, [pc, #128]	; (8001428 <SystemClock_Config+0xd0>)
 80013a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80013aa:	6013      	str	r3, [r2, #0]
 80013ac:	4b1e      	ldr	r3, [pc, #120]	; (8001428 <SystemClock_Config+0xd0>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80013b4:	607b      	str	r3, [r7, #4]
 80013b6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013b8:	2302      	movs	r3, #2
 80013ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013bc:	2301      	movs	r3, #1
 80013be:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013c0:	2310      	movs	r3, #16
 80013c2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013c4:	2302      	movs	r3, #2
 80013c6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013c8:	2300      	movs	r3, #0
 80013ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80013cc:	2308      	movs	r3, #8
 80013ce:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80013d0:	2354      	movs	r3, #84	; 0x54
 80013d2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013d4:	2302      	movs	r3, #2
 80013d6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80013d8:	2304      	movs	r3, #4
 80013da:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013dc:	f107 0320 	add.w	r3, r7, #32
 80013e0:	4618      	mov	r0, r3
 80013e2:	f001 faf3 	bl	80029cc <HAL_RCC_OscConfig>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80013ec:	f000 f81e 	bl	800142c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013f0:	230f      	movs	r3, #15
 80013f2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013f4:	2302      	movs	r3, #2
 80013f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013f8:	2300      	movs	r3, #0
 80013fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001400:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001402:	2300      	movs	r3, #0
 8001404:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001406:	f107 030c 	add.w	r3, r7, #12
 800140a:	2102      	movs	r1, #2
 800140c:	4618      	mov	r0, r3
 800140e:	f001 fd55 	bl	8002ebc <HAL_RCC_ClockConfig>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001418:	f000 f808 	bl	800142c <Error_Handler>
  }
}
 800141c:	bf00      	nop
 800141e:	3750      	adds	r7, #80	; 0x50
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	40023800 	.word	0x40023800
 8001428:	40007000 	.word	0x40007000

0800142c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001430:	b672      	cpsid	i
}
 8001432:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001434:	e7fe      	b.n	8001434 <Error_Handler+0x8>
	...

08001438 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800143e:	2300      	movs	r3, #0
 8001440:	607b      	str	r3, [r7, #4]
 8001442:	4b10      	ldr	r3, [pc, #64]	; (8001484 <HAL_MspInit+0x4c>)
 8001444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001446:	4a0f      	ldr	r2, [pc, #60]	; (8001484 <HAL_MspInit+0x4c>)
 8001448:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800144c:	6453      	str	r3, [r2, #68]	; 0x44
 800144e:	4b0d      	ldr	r3, [pc, #52]	; (8001484 <HAL_MspInit+0x4c>)
 8001450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001452:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001456:	607b      	str	r3, [r7, #4]
 8001458:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800145a:	2300      	movs	r3, #0
 800145c:	603b      	str	r3, [r7, #0]
 800145e:	4b09      	ldr	r3, [pc, #36]	; (8001484 <HAL_MspInit+0x4c>)
 8001460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001462:	4a08      	ldr	r2, [pc, #32]	; (8001484 <HAL_MspInit+0x4c>)
 8001464:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001468:	6413      	str	r3, [r2, #64]	; 0x40
 800146a:	4b06      	ldr	r3, [pc, #24]	; (8001484 <HAL_MspInit+0x4c>)
 800146c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800146e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001472:	603b      	str	r3, [r7, #0]
 8001474:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001476:	bf00      	nop
 8001478:	370c      	adds	r7, #12
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop
 8001484:	40023800 	.word	0x40023800

08001488 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800148c:	e7fe      	b.n	800148c <NMI_Handler+0x4>
	...

08001490 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	BL_print_message("HART FAULT");
 8001494:	4801      	ldr	r0, [pc, #4]	; (800149c <HardFault_Handler+0xc>)
 8001496:	f7ff fe6d 	bl	8001174 <BL_print_message>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800149a:	e7fe      	b.n	800149a <HardFault_Handler+0xa>
 800149c:	08004bbc 	.word	0x08004bbc

080014a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014a4:	e7fe      	b.n	80014a4 <MemManage_Handler+0x4>

080014a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014a6:	b480      	push	{r7}
 80014a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014aa:	e7fe      	b.n	80014aa <BusFault_Handler+0x4>

080014ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014b0:	e7fe      	b.n	80014b0 <UsageFault_Handler+0x4>

080014b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014b2:	b480      	push	{r7}
 80014b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014b6:	bf00      	nop
 80014b8:	46bd      	mov	sp, r7
 80014ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014be:	4770      	bx	lr

080014c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014c4:	bf00      	nop
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr

080014ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014ce:	b480      	push	{r7}
 80014d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014d2:	bf00      	nop
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr

080014dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014e0:	f000 f9c6 	bl	8001870 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014e4:	bf00      	nop
 80014e6:	bd80      	pop	{r7, pc}

080014e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b086      	sub	sp, #24
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014f0:	4a14      	ldr	r2, [pc, #80]	; (8001544 <_sbrk+0x5c>)
 80014f2:	4b15      	ldr	r3, [pc, #84]	; (8001548 <_sbrk+0x60>)
 80014f4:	1ad3      	subs	r3, r2, r3
 80014f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014fc:	4b13      	ldr	r3, [pc, #76]	; (800154c <_sbrk+0x64>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d102      	bne.n	800150a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001504:	4b11      	ldr	r3, [pc, #68]	; (800154c <_sbrk+0x64>)
 8001506:	4a12      	ldr	r2, [pc, #72]	; (8001550 <_sbrk+0x68>)
 8001508:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800150a:	4b10      	ldr	r3, [pc, #64]	; (800154c <_sbrk+0x64>)
 800150c:	681a      	ldr	r2, [r3, #0]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	4413      	add	r3, r2
 8001512:	693a      	ldr	r2, [r7, #16]
 8001514:	429a      	cmp	r2, r3
 8001516:	d207      	bcs.n	8001528 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001518:	f002 fc10 	bl	8003d3c <__errno>
 800151c:	4603      	mov	r3, r0
 800151e:	220c      	movs	r2, #12
 8001520:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001522:	f04f 33ff 	mov.w	r3, #4294967295
 8001526:	e009      	b.n	800153c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001528:	4b08      	ldr	r3, [pc, #32]	; (800154c <_sbrk+0x64>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800152e:	4b07      	ldr	r3, [pc, #28]	; (800154c <_sbrk+0x64>)
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	4413      	add	r3, r2
 8001536:	4a05      	ldr	r2, [pc, #20]	; (800154c <_sbrk+0x64>)
 8001538:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800153a:	68fb      	ldr	r3, [r7, #12]
}
 800153c:	4618      	mov	r0, r3
 800153e:	3718      	adds	r7, #24
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	20010000 	.word	0x20010000
 8001548:	00000400 	.word	0x00000400
 800154c:	200001a0 	.word	0x200001a0
 8001550:	20000260 	.word	0x20000260

08001554 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001558:	4b06      	ldr	r3, [pc, #24]	; (8001574 <SystemInit+0x20>)
 800155a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800155e:	4a05      	ldr	r2, [pc, #20]	; (8001574 <SystemInit+0x20>)
 8001560:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001564:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001568:	bf00      	nop
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr
 8001572:	bf00      	nop
 8001574:	e000ed00 	.word	0xe000ed00

08001578 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800157c:	4b11      	ldr	r3, [pc, #68]	; (80015c4 <MX_USART1_UART_Init+0x4c>)
 800157e:	4a12      	ldr	r2, [pc, #72]	; (80015c8 <MX_USART1_UART_Init+0x50>)
 8001580:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001582:	4b10      	ldr	r3, [pc, #64]	; (80015c4 <MX_USART1_UART_Init+0x4c>)
 8001584:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001588:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800158a:	4b0e      	ldr	r3, [pc, #56]	; (80015c4 <MX_USART1_UART_Init+0x4c>)
 800158c:	2200      	movs	r2, #0
 800158e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001590:	4b0c      	ldr	r3, [pc, #48]	; (80015c4 <MX_USART1_UART_Init+0x4c>)
 8001592:	2200      	movs	r2, #0
 8001594:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001596:	4b0b      	ldr	r3, [pc, #44]	; (80015c4 <MX_USART1_UART_Init+0x4c>)
 8001598:	2200      	movs	r2, #0
 800159a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800159c:	4b09      	ldr	r3, [pc, #36]	; (80015c4 <MX_USART1_UART_Init+0x4c>)
 800159e:	220c      	movs	r2, #12
 80015a0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015a2:	4b08      	ldr	r3, [pc, #32]	; (80015c4 <MX_USART1_UART_Init+0x4c>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80015a8:	4b06      	ldr	r3, [pc, #24]	; (80015c4 <MX_USART1_UART_Init+0x4c>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015ae:	4805      	ldr	r0, [pc, #20]	; (80015c4 <MX_USART1_UART_Init+0x4c>)
 80015b0:	f001 ff32 	bl	8003418 <HAL_UART_Init>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80015ba:	f7ff ff37 	bl	800142c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80015be:	bf00      	nop
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	200001a4 	.word	0x200001a4
 80015c8:	40011000 	.word	0x40011000

080015cc <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015d0:	4b11      	ldr	r3, [pc, #68]	; (8001618 <MX_USART2_UART_Init+0x4c>)
 80015d2:	4a12      	ldr	r2, [pc, #72]	; (800161c <MX_USART2_UART_Init+0x50>)
 80015d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015d6:	4b10      	ldr	r3, [pc, #64]	; (8001618 <MX_USART2_UART_Init+0x4c>)
 80015d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015de:	4b0e      	ldr	r3, [pc, #56]	; (8001618 <MX_USART2_UART_Init+0x4c>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015e4:	4b0c      	ldr	r3, [pc, #48]	; (8001618 <MX_USART2_UART_Init+0x4c>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015ea:	4b0b      	ldr	r3, [pc, #44]	; (8001618 <MX_USART2_UART_Init+0x4c>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015f0:	4b09      	ldr	r3, [pc, #36]	; (8001618 <MX_USART2_UART_Init+0x4c>)
 80015f2:	220c      	movs	r2, #12
 80015f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015f6:	4b08      	ldr	r3, [pc, #32]	; (8001618 <MX_USART2_UART_Init+0x4c>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015fc:	4b06      	ldr	r3, [pc, #24]	; (8001618 <MX_USART2_UART_Init+0x4c>)
 80015fe:	2200      	movs	r2, #0
 8001600:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001602:	4805      	ldr	r0, [pc, #20]	; (8001618 <MX_USART2_UART_Init+0x4c>)
 8001604:	f001 ff08 	bl	8003418 <HAL_UART_Init>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800160e:	f7ff ff0d 	bl	800142c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001612:	bf00      	nop
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	200001e8 	.word	0x200001e8
 800161c:	40004400 	.word	0x40004400

08001620 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b08c      	sub	sp, #48	; 0x30
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001628:	f107 031c 	add.w	r3, r7, #28
 800162c:	2200      	movs	r2, #0
 800162e:	601a      	str	r2, [r3, #0]
 8001630:	605a      	str	r2, [r3, #4]
 8001632:	609a      	str	r2, [r3, #8]
 8001634:	60da      	str	r2, [r3, #12]
 8001636:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a32      	ldr	r2, [pc, #200]	; (8001708 <HAL_UART_MspInit+0xe8>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d12d      	bne.n	800169e <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001642:	2300      	movs	r3, #0
 8001644:	61bb      	str	r3, [r7, #24]
 8001646:	4b31      	ldr	r3, [pc, #196]	; (800170c <HAL_UART_MspInit+0xec>)
 8001648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800164a:	4a30      	ldr	r2, [pc, #192]	; (800170c <HAL_UART_MspInit+0xec>)
 800164c:	f043 0310 	orr.w	r3, r3, #16
 8001650:	6453      	str	r3, [r2, #68]	; 0x44
 8001652:	4b2e      	ldr	r3, [pc, #184]	; (800170c <HAL_UART_MspInit+0xec>)
 8001654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001656:	f003 0310 	and.w	r3, r3, #16
 800165a:	61bb      	str	r3, [r7, #24]
 800165c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800165e:	2300      	movs	r3, #0
 8001660:	617b      	str	r3, [r7, #20]
 8001662:	4b2a      	ldr	r3, [pc, #168]	; (800170c <HAL_UART_MspInit+0xec>)
 8001664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001666:	4a29      	ldr	r2, [pc, #164]	; (800170c <HAL_UART_MspInit+0xec>)
 8001668:	f043 0301 	orr.w	r3, r3, #1
 800166c:	6313      	str	r3, [r2, #48]	; 0x30
 800166e:	4b27      	ldr	r3, [pc, #156]	; (800170c <HAL_UART_MspInit+0xec>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001672:	f003 0301 	and.w	r3, r3, #1
 8001676:	617b      	str	r3, [r7, #20]
 8001678:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800167a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800167e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001680:	2302      	movs	r3, #2
 8001682:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001684:	2300      	movs	r3, #0
 8001686:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001688:	2303      	movs	r3, #3
 800168a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800168c:	2307      	movs	r3, #7
 800168e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001690:	f107 031c 	add.w	r3, r7, #28
 8001694:	4619      	mov	r1, r3
 8001696:	481e      	ldr	r0, [pc, #120]	; (8001710 <HAL_UART_MspInit+0xf0>)
 8001698:	f000 ff16 	bl	80024c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800169c:	e030      	b.n	8001700 <HAL_UART_MspInit+0xe0>
  else if(uartHandle->Instance==USART2)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4a1c      	ldr	r2, [pc, #112]	; (8001714 <HAL_UART_MspInit+0xf4>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d12b      	bne.n	8001700 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80016a8:	2300      	movs	r3, #0
 80016aa:	613b      	str	r3, [r7, #16]
 80016ac:	4b17      	ldr	r3, [pc, #92]	; (800170c <HAL_UART_MspInit+0xec>)
 80016ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b0:	4a16      	ldr	r2, [pc, #88]	; (800170c <HAL_UART_MspInit+0xec>)
 80016b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016b6:	6413      	str	r3, [r2, #64]	; 0x40
 80016b8:	4b14      	ldr	r3, [pc, #80]	; (800170c <HAL_UART_MspInit+0xec>)
 80016ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016c0:	613b      	str	r3, [r7, #16]
 80016c2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c4:	2300      	movs	r3, #0
 80016c6:	60fb      	str	r3, [r7, #12]
 80016c8:	4b10      	ldr	r3, [pc, #64]	; (800170c <HAL_UART_MspInit+0xec>)
 80016ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016cc:	4a0f      	ldr	r2, [pc, #60]	; (800170c <HAL_UART_MspInit+0xec>)
 80016ce:	f043 0301 	orr.w	r3, r3, #1
 80016d2:	6313      	str	r3, [r2, #48]	; 0x30
 80016d4:	4b0d      	ldr	r3, [pc, #52]	; (800170c <HAL_UART_MspInit+0xec>)
 80016d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d8:	f003 0301 	and.w	r3, r3, #1
 80016dc:	60fb      	str	r3, [r7, #12]
 80016de:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80016e0:	230c      	movs	r3, #12
 80016e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e4:	2302      	movs	r3, #2
 80016e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e8:	2300      	movs	r3, #0
 80016ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ec:	2303      	movs	r3, #3
 80016ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016f0:	2307      	movs	r3, #7
 80016f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f4:	f107 031c 	add.w	r3, r7, #28
 80016f8:	4619      	mov	r1, r3
 80016fa:	4805      	ldr	r0, [pc, #20]	; (8001710 <HAL_UART_MspInit+0xf0>)
 80016fc:	f000 fee4 	bl	80024c8 <HAL_GPIO_Init>
}
 8001700:	bf00      	nop
 8001702:	3730      	adds	r7, #48	; 0x30
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	40011000 	.word	0x40011000
 800170c:	40023800 	.word	0x40023800
 8001710:	40020000 	.word	0x40020000
 8001714:	40004400 	.word	0x40004400

08001718 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a10      	ldr	r2, [pc, #64]	; (8001768 <HAL_UART_MspDeInit+0x50>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d10b      	bne.n	8001742 <HAL_UART_MspDeInit+0x2a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 800172a:	4b10      	ldr	r3, [pc, #64]	; (800176c <HAL_UART_MspDeInit+0x54>)
 800172c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800172e:	4a0f      	ldr	r2, [pc, #60]	; (800176c <HAL_UART_MspDeInit+0x54>)
 8001730:	f023 0310 	bic.w	r3, r3, #16
 8001734:	6453      	str	r3, [r2, #68]	; 0x44

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8001736:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800173a:	480d      	ldr	r0, [pc, #52]	; (8001770 <HAL_UART_MspDeInit+0x58>)
 800173c:	f001 f848 	bl	80027d0 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8001740:	e00e      	b.n	8001760 <HAL_UART_MspDeInit+0x48>
  else if(uartHandle->Instance==USART2)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4a0b      	ldr	r2, [pc, #44]	; (8001774 <HAL_UART_MspDeInit+0x5c>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d109      	bne.n	8001760 <HAL_UART_MspDeInit+0x48>
    __HAL_RCC_USART2_CLK_DISABLE();
 800174c:	4b07      	ldr	r3, [pc, #28]	; (800176c <HAL_UART_MspDeInit+0x54>)
 800174e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001750:	4a06      	ldr	r2, [pc, #24]	; (800176c <HAL_UART_MspDeInit+0x54>)
 8001752:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001756:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8001758:	210c      	movs	r1, #12
 800175a:	4805      	ldr	r0, [pc, #20]	; (8001770 <HAL_UART_MspDeInit+0x58>)
 800175c:	f001 f838 	bl	80027d0 <HAL_GPIO_DeInit>
}
 8001760:	bf00      	nop
 8001762:	3708      	adds	r7, #8
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	40011000 	.word	0x40011000
 800176c:	40023800 	.word	0x40023800
 8001770:	40020000 	.word	0x40020000
 8001774:	40004400 	.word	0x40004400

08001778 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001778:	f8df d034 	ldr.w	sp, [pc, #52]	; 80017b0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800177c:	480d      	ldr	r0, [pc, #52]	; (80017b4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800177e:	490e      	ldr	r1, [pc, #56]	; (80017b8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001780:	4a0e      	ldr	r2, [pc, #56]	; (80017bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001782:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001784:	e002      	b.n	800178c <LoopCopyDataInit>

08001786 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001786:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001788:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800178a:	3304      	adds	r3, #4

0800178c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800178c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800178e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001790:	d3f9      	bcc.n	8001786 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001792:	4a0b      	ldr	r2, [pc, #44]	; (80017c0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001794:	4c0b      	ldr	r4, [pc, #44]	; (80017c4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001796:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001798:	e001      	b.n	800179e <LoopFillZerobss>

0800179a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800179a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800179c:	3204      	adds	r2, #4

0800179e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800179e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017a0:	d3fb      	bcc.n	800179a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80017a2:	f7ff fed7 	bl	8001554 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017a6:	f002 facf 	bl	8003d48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017aa:	f7ff fdb9 	bl	8001320 <main>
  bx  lr    
 80017ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80017b0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80017b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017b8:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80017bc:	08004c24 	.word	0x08004c24
  ldr r2, =_sbss
 80017c0:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 80017c4:	20000260 	.word	0x20000260

080017c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017c8:	e7fe      	b.n	80017c8 <ADC_IRQHandler>
	...

080017cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017d0:	4b0e      	ldr	r3, [pc, #56]	; (800180c <HAL_Init+0x40>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a0d      	ldr	r2, [pc, #52]	; (800180c <HAL_Init+0x40>)
 80017d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017dc:	4b0b      	ldr	r3, [pc, #44]	; (800180c <HAL_Init+0x40>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a0a      	ldr	r2, [pc, #40]	; (800180c <HAL_Init+0x40>)
 80017e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017e8:	4b08      	ldr	r3, [pc, #32]	; (800180c <HAL_Init+0x40>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a07      	ldr	r2, [pc, #28]	; (800180c <HAL_Init+0x40>)
 80017ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017f4:	2003      	movs	r0, #3
 80017f6:	f000 f90d 	bl	8001a14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017fa:	200f      	movs	r0, #15
 80017fc:	f000 f808 	bl	8001810 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001800:	f7ff fe1a 	bl	8001438 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001804:	2300      	movs	r3, #0
}
 8001806:	4618      	mov	r0, r3
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	40023c00 	.word	0x40023c00

08001810 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001818:	4b12      	ldr	r3, [pc, #72]	; (8001864 <HAL_InitTick+0x54>)
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	4b12      	ldr	r3, [pc, #72]	; (8001868 <HAL_InitTick+0x58>)
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	4619      	mov	r1, r3
 8001822:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001826:	fbb3 f3f1 	udiv	r3, r3, r1
 800182a:	fbb2 f3f3 	udiv	r3, r2, r3
 800182e:	4618      	mov	r0, r3
 8001830:	f000 f917 	bl	8001a62 <HAL_SYSTICK_Config>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	e00e      	b.n	800185c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2b0f      	cmp	r3, #15
 8001842:	d80a      	bhi.n	800185a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001844:	2200      	movs	r2, #0
 8001846:	6879      	ldr	r1, [r7, #4]
 8001848:	f04f 30ff 	mov.w	r0, #4294967295
 800184c:	f000 f8ed 	bl	8001a2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001850:	4a06      	ldr	r2, [pc, #24]	; (800186c <HAL_InitTick+0x5c>)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001856:	2300      	movs	r3, #0
 8001858:	e000      	b.n	800185c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
}
 800185c:	4618      	mov	r0, r3
 800185e:	3708      	adds	r7, #8
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	2000000c 	.word	0x2000000c
 8001868:	20000014 	.word	0x20000014
 800186c:	20000010 	.word	0x20000010

08001870 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001874:	4b06      	ldr	r3, [pc, #24]	; (8001890 <HAL_IncTick+0x20>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	461a      	mov	r2, r3
 800187a:	4b06      	ldr	r3, [pc, #24]	; (8001894 <HAL_IncTick+0x24>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4413      	add	r3, r2
 8001880:	4a04      	ldr	r2, [pc, #16]	; (8001894 <HAL_IncTick+0x24>)
 8001882:	6013      	str	r3, [r2, #0]
}
 8001884:	bf00      	nop
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	20000014 	.word	0x20000014
 8001894:	2000022c 	.word	0x2000022c

08001898 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  return uwTick;
 800189c:	4b03      	ldr	r3, [pc, #12]	; (80018ac <HAL_GetTick+0x14>)
 800189e:	681b      	ldr	r3, [r3, #0]
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	2000022c 	.word	0x2000022c

080018b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b085      	sub	sp, #20
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	f003 0307 	and.w	r3, r3, #7
 80018be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018c0:	4b0c      	ldr	r3, [pc, #48]	; (80018f4 <__NVIC_SetPriorityGrouping+0x44>)
 80018c2:	68db      	ldr	r3, [r3, #12]
 80018c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018c6:	68ba      	ldr	r2, [r7, #8]
 80018c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018cc:	4013      	ands	r3, r2
 80018ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018e2:	4a04      	ldr	r2, [pc, #16]	; (80018f4 <__NVIC_SetPriorityGrouping+0x44>)
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	60d3      	str	r3, [r2, #12]
}
 80018e8:	bf00      	nop
 80018ea:	3714      	adds	r7, #20
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr
 80018f4:	e000ed00 	.word	0xe000ed00

080018f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018fc:	4b04      	ldr	r3, [pc, #16]	; (8001910 <__NVIC_GetPriorityGrouping+0x18>)
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	0a1b      	lsrs	r3, r3, #8
 8001902:	f003 0307 	and.w	r3, r3, #7
}
 8001906:	4618      	mov	r0, r3
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr
 8001910:	e000ed00 	.word	0xe000ed00

08001914 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	4603      	mov	r3, r0
 800191c:	6039      	str	r1, [r7, #0]
 800191e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001920:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001924:	2b00      	cmp	r3, #0
 8001926:	db0a      	blt.n	800193e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	b2da      	uxtb	r2, r3
 800192c:	490c      	ldr	r1, [pc, #48]	; (8001960 <__NVIC_SetPriority+0x4c>)
 800192e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001932:	0112      	lsls	r2, r2, #4
 8001934:	b2d2      	uxtb	r2, r2
 8001936:	440b      	add	r3, r1
 8001938:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800193c:	e00a      	b.n	8001954 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	b2da      	uxtb	r2, r3
 8001942:	4908      	ldr	r1, [pc, #32]	; (8001964 <__NVIC_SetPriority+0x50>)
 8001944:	79fb      	ldrb	r3, [r7, #7]
 8001946:	f003 030f 	and.w	r3, r3, #15
 800194a:	3b04      	subs	r3, #4
 800194c:	0112      	lsls	r2, r2, #4
 800194e:	b2d2      	uxtb	r2, r2
 8001950:	440b      	add	r3, r1
 8001952:	761a      	strb	r2, [r3, #24]
}
 8001954:	bf00      	nop
 8001956:	370c      	adds	r7, #12
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr
 8001960:	e000e100 	.word	0xe000e100
 8001964:	e000ed00 	.word	0xe000ed00

08001968 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001968:	b480      	push	{r7}
 800196a:	b089      	sub	sp, #36	; 0x24
 800196c:	af00      	add	r7, sp, #0
 800196e:	60f8      	str	r0, [r7, #12]
 8001970:	60b9      	str	r1, [r7, #8]
 8001972:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	f003 0307 	and.w	r3, r3, #7
 800197a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800197c:	69fb      	ldr	r3, [r7, #28]
 800197e:	f1c3 0307 	rsb	r3, r3, #7
 8001982:	2b04      	cmp	r3, #4
 8001984:	bf28      	it	cs
 8001986:	2304      	movcs	r3, #4
 8001988:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	3304      	adds	r3, #4
 800198e:	2b06      	cmp	r3, #6
 8001990:	d902      	bls.n	8001998 <NVIC_EncodePriority+0x30>
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	3b03      	subs	r3, #3
 8001996:	e000      	b.n	800199a <NVIC_EncodePriority+0x32>
 8001998:	2300      	movs	r3, #0
 800199a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800199c:	f04f 32ff 	mov.w	r2, #4294967295
 80019a0:	69bb      	ldr	r3, [r7, #24]
 80019a2:	fa02 f303 	lsl.w	r3, r2, r3
 80019a6:	43da      	mvns	r2, r3
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	401a      	ands	r2, r3
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019b0:	f04f 31ff 	mov.w	r1, #4294967295
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	fa01 f303 	lsl.w	r3, r1, r3
 80019ba:	43d9      	mvns	r1, r3
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c0:	4313      	orrs	r3, r2
         );
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3724      	adds	r7, #36	; 0x24
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
	...

080019d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	3b01      	subs	r3, #1
 80019dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019e0:	d301      	bcc.n	80019e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019e2:	2301      	movs	r3, #1
 80019e4:	e00f      	b.n	8001a06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019e6:	4a0a      	ldr	r2, [pc, #40]	; (8001a10 <SysTick_Config+0x40>)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	3b01      	subs	r3, #1
 80019ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019ee:	210f      	movs	r1, #15
 80019f0:	f04f 30ff 	mov.w	r0, #4294967295
 80019f4:	f7ff ff8e 	bl	8001914 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019f8:	4b05      	ldr	r3, [pc, #20]	; (8001a10 <SysTick_Config+0x40>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019fe:	4b04      	ldr	r3, [pc, #16]	; (8001a10 <SysTick_Config+0x40>)
 8001a00:	2207      	movs	r2, #7
 8001a02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a04:	2300      	movs	r3, #0
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	3708      	adds	r7, #8
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	e000e010 	.word	0xe000e010

08001a14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f7ff ff47 	bl	80018b0 <__NVIC_SetPriorityGrouping>
}
 8001a22:	bf00      	nop
 8001a24:	3708      	adds	r7, #8
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}

08001a2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	b086      	sub	sp, #24
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	4603      	mov	r3, r0
 8001a32:	60b9      	str	r1, [r7, #8]
 8001a34:	607a      	str	r2, [r7, #4]
 8001a36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a3c:	f7ff ff5c 	bl	80018f8 <__NVIC_GetPriorityGrouping>
 8001a40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	68b9      	ldr	r1, [r7, #8]
 8001a46:	6978      	ldr	r0, [r7, #20]
 8001a48:	f7ff ff8e 	bl	8001968 <NVIC_EncodePriority>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a52:	4611      	mov	r1, r2
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7ff ff5d 	bl	8001914 <__NVIC_SetPriority>
}
 8001a5a:	bf00      	nop
 8001a5c:	3718      	adds	r7, #24
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}

08001a62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a62:	b580      	push	{r7, lr}
 8001a64:	b082      	sub	sp, #8
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f7ff ffb0 	bl	80019d0 <SysTick_Config>
 8001a70:	4603      	mov	r3, r0
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b082      	sub	sp, #8
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d101      	bne.n	8001a8c <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e00e      	b.n	8001aaa <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	795b      	ldrb	r3, [r3, #5]
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d105      	bne.n	8001aa2 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2200      	movs	r2, #0
 8001a9a:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001a9c:	6878      	ldr	r0, [r7, #4]
 8001a9e:	f7ff fba3 	bl	80011e8 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001aa8:	2300      	movs	r3, #0
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}

08001ab2 <HAL_CRC_DeInit>:
  * @brief  DeInitialize the CRC peripheral.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_DeInit(CRC_HandleTypeDef *hcrc)
{
 8001ab2:	b580      	push	{r7, lr}
 8001ab4:	b082      	sub	sp, #8
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d101      	bne.n	8001ac4 <HAL_CRC_DeInit+0x12>
  {
    return HAL_ERROR;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	e022      	b.n	8001b0a <HAL_CRC_DeInit+0x58>

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  /* Check the CRC peripheral state */
  if (hcrc->State == HAL_CRC_STATE_BUSY)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	795b      	ldrb	r3, [r3, #5]
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	2b02      	cmp	r3, #2
 8001acc:	d101      	bne.n	8001ad2 <HAL_CRC_DeInit+0x20>
  {
    return HAL_BUSY;
 8001ace:	2302      	movs	r3, #2
 8001ad0:	e01b      	b.n	8001b0a <HAL_CRC_DeInit+0x58>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2202      	movs	r2, #2
 8001ad6:	715a      	strb	r2, [r3, #5]

  /* Reset CRC calculation unit */
  __HAL_CRC_DR_RESET(hcrc);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	689a      	ldr	r2, [r3, #8]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f042 0201 	orr.w	r2, r2, #1
 8001ae6:	609a      	str	r2, [r3, #8]

  /* Reset IDR register content */
  CLEAR_BIT(hcrc->Instance->IDR, CRC_IDR_IDR);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	791b      	ldrb	r3, [r3, #4]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	2200      	movs	r2, #0
 8001af4:	711a      	strb	r2, [r3, #4]

  /* DeInit the low level hardware */
  HAL_CRC_MspDeInit(hcrc);
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f7ff fb98 	bl	800122c <HAL_CRC_MspDeInit>

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_RESET;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2200      	movs	r2, #0
 8001b00:	715a      	strb	r2, [r3, #5]

  /* Process unlocked */
  __HAL_UNLOCK(hcrc);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2200      	movs	r2, #0
 8001b06:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001b08:	2300      	movs	r3, #0
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <HAL_CRC_Accumulate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8001b12:	b480      	push	{r7}
 8001b14:	b087      	sub	sp, #28
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	60f8      	str	r0, [r7, #12]
 8001b1a:	60b9      	str	r1, [r7, #8]
 8001b1c:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8001b1e:	2300      	movs	r3, #0
 8001b20:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	2202      	movs	r2, #2
 8001b26:	715a      	strb	r2, [r3, #5]

  /* Enter Data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8001b28:	2300      	movs	r3, #0
 8001b2a:	617b      	str	r3, [r7, #20]
 8001b2c:	e00a      	b.n	8001b44 <HAL_CRC_Accumulate+0x32>
  {
    hcrc->Instance->DR = pBuffer[index];
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	68ba      	ldr	r2, [r7, #8]
 8001b34:	441a      	add	r2, r3
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	6812      	ldr	r2, [r2, #0]
 8001b3c:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	3301      	adds	r3, #1
 8001b42:	617b      	str	r3, [r7, #20]
 8001b44:	697a      	ldr	r2, [r7, #20]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d3f0      	bcc.n	8001b2e <HAL_CRC_Accumulate+0x1c>
  }
  temp = hcrc->Instance->DR;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	2201      	movs	r2, #1
 8001b58:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 8001b5a:	693b      	ldr	r3, [r7, #16]
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	371c      	adds	r7, #28
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr

08001b68 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b086      	sub	sp, #24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60f8      	str	r0, [r7, #12]
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001b7a:	4b23      	ldr	r3, [pc, #140]	; (8001c08 <HAL_FLASH_Program+0xa0>)
 8001b7c:	7e1b      	ldrb	r3, [r3, #24]
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d101      	bne.n	8001b86 <HAL_FLASH_Program+0x1e>
 8001b82:	2302      	movs	r3, #2
 8001b84:	e03b      	b.n	8001bfe <HAL_FLASH_Program+0x96>
 8001b86:	4b20      	ldr	r3, [pc, #128]	; (8001c08 <HAL_FLASH_Program+0xa0>)
 8001b88:	2201      	movs	r2, #1
 8001b8a:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001b8c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001b90:	f000 f8b0 	bl	8001cf4 <FLASH_WaitForLastOperation>
 8001b94:	4603      	mov	r3, r0
 8001b96:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8001b98:	7dfb      	ldrb	r3, [r7, #23]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d12b      	bne.n	8001bf6 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d105      	bne.n	8001bb0 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8001ba4:	783b      	ldrb	r3, [r7, #0]
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	68b8      	ldr	r0, [r7, #8]
 8001baa:	f000 f95b 	bl	8001e64 <FLASH_Program_Byte>
 8001bae:	e016      	b.n	8001bde <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d105      	bne.n	8001bc2 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001bb6:	883b      	ldrh	r3, [r7, #0]
 8001bb8:	4619      	mov	r1, r3
 8001bba:	68b8      	ldr	r0, [r7, #8]
 8001bbc:	f000 f92e 	bl	8001e1c <FLASH_Program_HalfWord>
 8001bc0:	e00d      	b.n	8001bde <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	2b02      	cmp	r3, #2
 8001bc6:	d105      	bne.n	8001bd4 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	4619      	mov	r1, r3
 8001bcc:	68b8      	ldr	r0, [r7, #8]
 8001bce:	f000 f903 	bl	8001dd8 <FLASH_Program_Word>
 8001bd2:	e004      	b.n	8001bde <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8001bd4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001bd8:	68b8      	ldr	r0, [r7, #8]
 8001bda:	f000 f8cb 	bl	8001d74 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001bde:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001be2:	f000 f887 	bl	8001cf4 <FLASH_WaitForLastOperation>
 8001be6:	4603      	mov	r3, r0
 8001be8:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8001bea:	4b08      	ldr	r3, [pc, #32]	; (8001c0c <HAL_FLASH_Program+0xa4>)
 8001bec:	691b      	ldr	r3, [r3, #16]
 8001bee:	4a07      	ldr	r2, [pc, #28]	; (8001c0c <HAL_FLASH_Program+0xa4>)
 8001bf0:	f023 0301 	bic.w	r3, r3, #1
 8001bf4:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001bf6:	4b04      	ldr	r3, [pc, #16]	; (8001c08 <HAL_FLASH_Program+0xa0>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	761a      	strb	r2, [r3, #24]
  
  return status;
 8001bfc:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3718      	adds	r7, #24
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	20000230 	.word	0x20000230
 8001c0c:	40023c00 	.word	0x40023c00

08001c10 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001c16:	2300      	movs	r3, #0
 8001c18:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001c1a:	4b0b      	ldr	r3, [pc, #44]	; (8001c48 <HAL_FLASH_Unlock+0x38>)
 8001c1c:	691b      	ldr	r3, [r3, #16]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	da0b      	bge.n	8001c3a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001c22:	4b09      	ldr	r3, [pc, #36]	; (8001c48 <HAL_FLASH_Unlock+0x38>)
 8001c24:	4a09      	ldr	r2, [pc, #36]	; (8001c4c <HAL_FLASH_Unlock+0x3c>)
 8001c26:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001c28:	4b07      	ldr	r3, [pc, #28]	; (8001c48 <HAL_FLASH_Unlock+0x38>)
 8001c2a:	4a09      	ldr	r2, [pc, #36]	; (8001c50 <HAL_FLASH_Unlock+0x40>)
 8001c2c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001c2e:	4b06      	ldr	r3, [pc, #24]	; (8001c48 <HAL_FLASH_Unlock+0x38>)
 8001c30:	691b      	ldr	r3, [r3, #16]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	da01      	bge.n	8001c3a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001c3a:	79fb      	ldrb	r3, [r7, #7]
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	370c      	adds	r7, #12
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr
 8001c48:	40023c00 	.word	0x40023c00
 8001c4c:	45670123 	.word	0x45670123
 8001c50:	cdef89ab 	.word	0xcdef89ab

08001c54 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001c58:	4b05      	ldr	r3, [pc, #20]	; (8001c70 <HAL_FLASH_Lock+0x1c>)
 8001c5a:	691b      	ldr	r3, [r3, #16]
 8001c5c:	4a04      	ldr	r2, [pc, #16]	; (8001c70 <HAL_FLASH_Lock+0x1c>)
 8001c5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001c62:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8001c64:	2300      	movs	r3, #0
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr
 8001c70:	40023c00 	.word	0x40023c00

08001c74 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  if((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
 8001c78:	4b09      	ldr	r3, [pc, #36]	; (8001ca0 <HAL_FLASH_OB_Unlock+0x2c>)
 8001c7a:	695b      	ldr	r3, [r3, #20]
 8001c7c:	f003 0301 	and.w	r3, r3, #1
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d007      	beq.n	8001c94 <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 8001c84:	4b06      	ldr	r3, [pc, #24]	; (8001ca0 <HAL_FLASH_OB_Unlock+0x2c>)
 8001c86:	4a07      	ldr	r2, [pc, #28]	; (8001ca4 <HAL_FLASH_OB_Unlock+0x30>)
 8001c88:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 8001c8a:	4b05      	ldr	r3, [pc, #20]	; (8001ca0 <HAL_FLASH_OB_Unlock+0x2c>)
 8001c8c:	4a06      	ldr	r2, [pc, #24]	; (8001ca8 <HAL_FLASH_OB_Unlock+0x34>)
 8001c8e:	609a      	str	r2, [r3, #8]
  else
  {
    return HAL_ERROR;
  }  
  
  return HAL_OK;  
 8001c90:	2300      	movs	r3, #0
 8001c92:	e000      	b.n	8001c96 <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 8001c94:	2301      	movs	r3, #1
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr
 8001ca0:	40023c00 	.word	0x40023c00
 8001ca4:	08192a3b 	.word	0x08192a3b
 8001ca8:	4c5d6e7f 	.word	0x4c5d6e7f

08001cac <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Control Registers access.
  * @retval HAL Status 
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8001cb0:	4b05      	ldr	r3, [pc, #20]	; (8001cc8 <HAL_FLASH_OB_Lock+0x1c>)
 8001cb2:	695b      	ldr	r3, [r3, #20]
 8001cb4:	4a04      	ldr	r2, [pc, #16]	; (8001cc8 <HAL_FLASH_OB_Lock+0x1c>)
 8001cb6:	f043 0301 	orr.w	r3, r3, #1
 8001cba:	6153      	str	r3, [r2, #20]
  
  return HAL_OK;  
 8001cbc:	2300      	movs	r3, #0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr
 8001cc8:	40023c00 	.word	0x40023c00

08001ccc <HAL_FLASH_OB_Launch>:
/**
  * @brief  Launch the option byte loading.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
  /* Set the OPTSTRT bit in OPTCR register */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= FLASH_OPTCR_OPTSTRT;
 8001cd0:	4b07      	ldr	r3, [pc, #28]	; (8001cf0 <HAL_FLASH_OB_Launch+0x24>)
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	4a06      	ldr	r2, [pc, #24]	; (8001cf0 <HAL_FLASH_OB_Launch+0x24>)
 8001cd8:	f043 0302 	orr.w	r3, r3, #2
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	7013      	strb	r3, [r2, #0]

  /* Wait for last operation to be completed */
  return(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE)); 
 8001ce0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001ce4:	f000 f806 	bl	8001cf4 <FLASH_WaitForLastOperation>
 8001ce8:	4603      	mov	r3, r0
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	40023c14 	.word	0x40023c14

08001cf4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001d00:	4b1a      	ldr	r3, [pc, #104]	; (8001d6c <FLASH_WaitForLastOperation+0x78>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8001d06:	f7ff fdc7 	bl	8001898 <HAL_GetTick>
 8001d0a:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001d0c:	e010      	b.n	8001d30 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d14:	d00c      	beq.n	8001d30 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d007      	beq.n	8001d2c <FLASH_WaitForLastOperation+0x38>
 8001d1c:	f7ff fdbc 	bl	8001898 <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	687a      	ldr	r2, [r7, #4]
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d201      	bcs.n	8001d30 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	e019      	b.n	8001d64 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001d30:	4b0f      	ldr	r3, [pc, #60]	; (8001d70 <FLASH_WaitForLastOperation+0x7c>)
 8001d32:	68db      	ldr	r3, [r3, #12]
 8001d34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d1e8      	bne.n	8001d0e <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001d3c:	4b0c      	ldr	r3, [pc, #48]	; (8001d70 <FLASH_WaitForLastOperation+0x7c>)
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	f003 0301 	and.w	r3, r3, #1
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d002      	beq.n	8001d4e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001d48:	4b09      	ldr	r3, [pc, #36]	; (8001d70 <FLASH_WaitForLastOperation+0x7c>)
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001d4e:	4b08      	ldr	r3, [pc, #32]	; (8001d70 <FLASH_WaitForLastOperation+0x7c>)
 8001d50:	68db      	ldr	r3, [r3, #12]
 8001d52:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d003      	beq.n	8001d62 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001d5a:	f000 f8a5 	bl	8001ea8 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e000      	b.n	8001d64 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8001d62:	2300      	movs	r3, #0
  
}  
 8001d64:	4618      	mov	r0, r3
 8001d66:	3710      	adds	r7, #16
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	20000230 	.word	0x20000230
 8001d70:	40023c00 	.word	0x40023c00

08001d74 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b085      	sub	sp, #20
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	60f8      	str	r0, [r7, #12]
 8001d7c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001d80:	4b14      	ldr	r3, [pc, #80]	; (8001dd4 <FLASH_Program_DoubleWord+0x60>)
 8001d82:	691b      	ldr	r3, [r3, #16]
 8001d84:	4a13      	ldr	r2, [pc, #76]	; (8001dd4 <FLASH_Program_DoubleWord+0x60>)
 8001d86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d8a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001d8c:	4b11      	ldr	r3, [pc, #68]	; (8001dd4 <FLASH_Program_DoubleWord+0x60>)
 8001d8e:	691b      	ldr	r3, [r3, #16]
 8001d90:	4a10      	ldr	r2, [pc, #64]	; (8001dd4 <FLASH_Program_DoubleWord+0x60>)
 8001d92:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001d96:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001d98:	4b0e      	ldr	r3, [pc, #56]	; (8001dd4 <FLASH_Program_DoubleWord+0x60>)
 8001d9a:	691b      	ldr	r3, [r3, #16]
 8001d9c:	4a0d      	ldr	r2, [pc, #52]	; (8001dd4 <FLASH_Program_DoubleWord+0x60>)
 8001d9e:	f043 0301 	orr.w	r3, r3, #1
 8001da2:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	683a      	ldr	r2, [r7, #0]
 8001da8:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8001daa:	f3bf 8f6f 	isb	sy
}
 8001dae:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8001db0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001db4:	f04f 0200 	mov.w	r2, #0
 8001db8:	f04f 0300 	mov.w	r3, #0
 8001dbc:	000a      	movs	r2, r1
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	68f9      	ldr	r1, [r7, #12]
 8001dc2:	3104      	adds	r1, #4
 8001dc4:	4613      	mov	r3, r2
 8001dc6:	600b      	str	r3, [r1, #0]
}
 8001dc8:	bf00      	nop
 8001dca:	3714      	adds	r7, #20
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr
 8001dd4:	40023c00 	.word	0x40023c00

08001dd8 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001de2:	4b0d      	ldr	r3, [pc, #52]	; (8001e18 <FLASH_Program_Word+0x40>)
 8001de4:	691b      	ldr	r3, [r3, #16]
 8001de6:	4a0c      	ldr	r2, [pc, #48]	; (8001e18 <FLASH_Program_Word+0x40>)
 8001de8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001dec:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001dee:	4b0a      	ldr	r3, [pc, #40]	; (8001e18 <FLASH_Program_Word+0x40>)
 8001df0:	691b      	ldr	r3, [r3, #16]
 8001df2:	4a09      	ldr	r2, [pc, #36]	; (8001e18 <FLASH_Program_Word+0x40>)
 8001df4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001df8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001dfa:	4b07      	ldr	r3, [pc, #28]	; (8001e18 <FLASH_Program_Word+0x40>)
 8001dfc:	691b      	ldr	r3, [r3, #16]
 8001dfe:	4a06      	ldr	r2, [pc, #24]	; (8001e18 <FLASH_Program_Word+0x40>)
 8001e00:	f043 0301 	orr.w	r3, r3, #1
 8001e04:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	683a      	ldr	r2, [r7, #0]
 8001e0a:	601a      	str	r2, [r3, #0]
}
 8001e0c:	bf00      	nop
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr
 8001e18:	40023c00 	.word	0x40023c00

08001e1c <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	460b      	mov	r3, r1
 8001e26:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001e28:	4b0d      	ldr	r3, [pc, #52]	; (8001e60 <FLASH_Program_HalfWord+0x44>)
 8001e2a:	691b      	ldr	r3, [r3, #16]
 8001e2c:	4a0c      	ldr	r2, [pc, #48]	; (8001e60 <FLASH_Program_HalfWord+0x44>)
 8001e2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e32:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001e34:	4b0a      	ldr	r3, [pc, #40]	; (8001e60 <FLASH_Program_HalfWord+0x44>)
 8001e36:	691b      	ldr	r3, [r3, #16]
 8001e38:	4a09      	ldr	r2, [pc, #36]	; (8001e60 <FLASH_Program_HalfWord+0x44>)
 8001e3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e3e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001e40:	4b07      	ldr	r3, [pc, #28]	; (8001e60 <FLASH_Program_HalfWord+0x44>)
 8001e42:	691b      	ldr	r3, [r3, #16]
 8001e44:	4a06      	ldr	r2, [pc, #24]	; (8001e60 <FLASH_Program_HalfWord+0x44>)
 8001e46:	f043 0301 	orr.w	r3, r3, #1
 8001e4a:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	887a      	ldrh	r2, [r7, #2]
 8001e50:	801a      	strh	r2, [r3, #0]
}
 8001e52:	bf00      	nop
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop
 8001e60:	40023c00 	.word	0x40023c00

08001e64 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
 8001e6c:	460b      	mov	r3, r1
 8001e6e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001e70:	4b0c      	ldr	r3, [pc, #48]	; (8001ea4 <FLASH_Program_Byte+0x40>)
 8001e72:	691b      	ldr	r3, [r3, #16]
 8001e74:	4a0b      	ldr	r2, [pc, #44]	; (8001ea4 <FLASH_Program_Byte+0x40>)
 8001e76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e7a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001e7c:	4b09      	ldr	r3, [pc, #36]	; (8001ea4 <FLASH_Program_Byte+0x40>)
 8001e7e:	4a09      	ldr	r2, [pc, #36]	; (8001ea4 <FLASH_Program_Byte+0x40>)
 8001e80:	691b      	ldr	r3, [r3, #16]
 8001e82:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001e84:	4b07      	ldr	r3, [pc, #28]	; (8001ea4 <FLASH_Program_Byte+0x40>)
 8001e86:	691b      	ldr	r3, [r3, #16]
 8001e88:	4a06      	ldr	r2, [pc, #24]	; (8001ea4 <FLASH_Program_Byte+0x40>)
 8001e8a:	f043 0301 	orr.w	r3, r3, #1
 8001e8e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	78fa      	ldrb	r2, [r7, #3]
 8001e94:	701a      	strb	r2, [r3, #0]
}
 8001e96:	bf00      	nop
 8001e98:	370c      	adds	r7, #12
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	40023c00 	.word	0x40023c00

08001ea8 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001eac:	4b2f      	ldr	r3, [pc, #188]	; (8001f6c <FLASH_SetErrorCode+0xc4>)
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	f003 0310 	and.w	r3, r3, #16
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d008      	beq.n	8001eca <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001eb8:	4b2d      	ldr	r3, [pc, #180]	; (8001f70 <FLASH_SetErrorCode+0xc8>)
 8001eba:	69db      	ldr	r3, [r3, #28]
 8001ebc:	f043 0310 	orr.w	r3, r3, #16
 8001ec0:	4a2b      	ldr	r2, [pc, #172]	; (8001f70 <FLASH_SetErrorCode+0xc8>)
 8001ec2:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001ec4:	4b29      	ldr	r3, [pc, #164]	; (8001f6c <FLASH_SetErrorCode+0xc4>)
 8001ec6:	2210      	movs	r2, #16
 8001ec8:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001eca:	4b28      	ldr	r3, [pc, #160]	; (8001f6c <FLASH_SetErrorCode+0xc4>)
 8001ecc:	68db      	ldr	r3, [r3, #12]
 8001ece:	f003 0320 	and.w	r3, r3, #32
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d008      	beq.n	8001ee8 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001ed6:	4b26      	ldr	r3, [pc, #152]	; (8001f70 <FLASH_SetErrorCode+0xc8>)
 8001ed8:	69db      	ldr	r3, [r3, #28]
 8001eda:	f043 0308 	orr.w	r3, r3, #8
 8001ede:	4a24      	ldr	r2, [pc, #144]	; (8001f70 <FLASH_SetErrorCode+0xc8>)
 8001ee0:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8001ee2:	4b22      	ldr	r3, [pc, #136]	; (8001f6c <FLASH_SetErrorCode+0xc4>)
 8001ee4:	2220      	movs	r2, #32
 8001ee6:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001ee8:	4b20      	ldr	r3, [pc, #128]	; (8001f6c <FLASH_SetErrorCode+0xc4>)
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d008      	beq.n	8001f06 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001ef4:	4b1e      	ldr	r3, [pc, #120]	; (8001f70 <FLASH_SetErrorCode+0xc8>)
 8001ef6:	69db      	ldr	r3, [r3, #28]
 8001ef8:	f043 0304 	orr.w	r3, r3, #4
 8001efc:	4a1c      	ldr	r2, [pc, #112]	; (8001f70 <FLASH_SetErrorCode+0xc8>)
 8001efe:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8001f00:	4b1a      	ldr	r3, [pc, #104]	; (8001f6c <FLASH_SetErrorCode+0xc4>)
 8001f02:	2240      	movs	r2, #64	; 0x40
 8001f04:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8001f06:	4b19      	ldr	r3, [pc, #100]	; (8001f6c <FLASH_SetErrorCode+0xc4>)
 8001f08:	68db      	ldr	r3, [r3, #12]
 8001f0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d008      	beq.n	8001f24 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8001f12:	4b17      	ldr	r3, [pc, #92]	; (8001f70 <FLASH_SetErrorCode+0xc8>)
 8001f14:	69db      	ldr	r3, [r3, #28]
 8001f16:	f043 0302 	orr.w	r3, r3, #2
 8001f1a:	4a15      	ldr	r2, [pc, #84]	; (8001f70 <FLASH_SetErrorCode+0xc8>)
 8001f1c:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8001f1e:	4b13      	ldr	r3, [pc, #76]	; (8001f6c <FLASH_SetErrorCode+0xc4>)
 8001f20:	2280      	movs	r2, #128	; 0x80
 8001f22:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8001f24:	4b11      	ldr	r3, [pc, #68]	; (8001f6c <FLASH_SetErrorCode+0xc4>)
 8001f26:	68db      	ldr	r3, [r3, #12]
 8001f28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d009      	beq.n	8001f44 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8001f30:	4b0f      	ldr	r3, [pc, #60]	; (8001f70 <FLASH_SetErrorCode+0xc8>)
 8001f32:	69db      	ldr	r3, [r3, #28]
 8001f34:	f043 0301 	orr.w	r3, r3, #1
 8001f38:	4a0d      	ldr	r2, [pc, #52]	; (8001f70 <FLASH_SetErrorCode+0xc8>)
 8001f3a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8001f3c:	4b0b      	ldr	r3, [pc, #44]	; (8001f6c <FLASH_SetErrorCode+0xc4>)
 8001f3e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f42:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001f44:	4b09      	ldr	r3, [pc, #36]	; (8001f6c <FLASH_SetErrorCode+0xc4>)
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	f003 0302 	and.w	r3, r3, #2
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d008      	beq.n	8001f62 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001f50:	4b07      	ldr	r3, [pc, #28]	; (8001f70 <FLASH_SetErrorCode+0xc8>)
 8001f52:	69db      	ldr	r3, [r3, #28]
 8001f54:	f043 0320 	orr.w	r3, r3, #32
 8001f58:	4a05      	ldr	r2, [pc, #20]	; (8001f70 <FLASH_SetErrorCode+0xc8>)
 8001f5a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001f5c:	4b03      	ldr	r3, [pc, #12]	; (8001f6c <FLASH_SetErrorCode+0xc4>)
 8001f5e:	2202      	movs	r2, #2
 8001f60:	60da      	str	r2, [r3, #12]
  }
}
 8001f62:	bf00      	nop
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr
 8001f6c:	40023c00 	.word	0x40023c00
 8001f70:	20000230 	.word	0x20000230

08001f74 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b084      	sub	sp, #16
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8001f82:	2300      	movs	r3, #0
 8001f84:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001f86:	4b31      	ldr	r3, [pc, #196]	; (800204c <HAL_FLASHEx_Erase+0xd8>)
 8001f88:	7e1b      	ldrb	r3, [r3, #24]
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d101      	bne.n	8001f92 <HAL_FLASHEx_Erase+0x1e>
 8001f8e:	2302      	movs	r3, #2
 8001f90:	e058      	b.n	8002044 <HAL_FLASHEx_Erase+0xd0>
 8001f92:	4b2e      	ldr	r3, [pc, #184]	; (800204c <HAL_FLASHEx_Erase+0xd8>)
 8001f94:	2201      	movs	r2, #1
 8001f96:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001f98:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001f9c:	f7ff feaa 	bl	8001cf4 <FLASH_WaitForLastOperation>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8001fa4:	7bfb      	ldrb	r3, [r7, #15]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d148      	bne.n	800203c <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	f04f 32ff 	mov.w	r2, #4294967295
 8001fb0:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	2b01      	cmp	r3, #1
 8001fb8:	d115      	bne.n	8001fe6 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	691b      	ldr	r3, [r3, #16]
 8001fbe:	b2da      	uxtb	r2, r3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	4610      	mov	r0, r2
 8001fc8:	f000 f8d6 	bl	8002178 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001fcc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001fd0:	f7ff fe90 	bl	8001cf4 <FLASH_WaitForLastOperation>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8001fd8:	4b1d      	ldr	r3, [pc, #116]	; (8002050 <HAL_FLASHEx_Erase+0xdc>)
 8001fda:	691b      	ldr	r3, [r3, #16]
 8001fdc:	4a1c      	ldr	r2, [pc, #112]	; (8002050 <HAL_FLASHEx_Erase+0xdc>)
 8001fde:	f023 0304 	bic.w	r3, r3, #4
 8001fe2:	6113      	str	r3, [r2, #16]
 8001fe4:	e028      	b.n	8002038 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	60bb      	str	r3, [r7, #8]
 8001fec:	e01c      	b.n	8002028 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	691b      	ldr	r3, [r3, #16]
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	68b8      	ldr	r0, [r7, #8]
 8001ff8:	f000 f8e2 	bl	80021c0 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001ffc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002000:	f7ff fe78 	bl	8001cf4 <FLASH_WaitForLastOperation>
 8002004:	4603      	mov	r3, r0
 8002006:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8002008:	4b11      	ldr	r3, [pc, #68]	; (8002050 <HAL_FLASHEx_Erase+0xdc>)
 800200a:	691b      	ldr	r3, [r3, #16]
 800200c:	4a10      	ldr	r2, [pc, #64]	; (8002050 <HAL_FLASHEx_Erase+0xdc>)
 800200e:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8002012:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8002014:	7bfb      	ldrb	r3, [r7, #15]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d003      	beq.n	8002022 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	68ba      	ldr	r2, [r7, #8]
 800201e:	601a      	str	r2, [r3, #0]
          break;
 8002020:	e00a      	b.n	8002038 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	3301      	adds	r3, #1
 8002026:	60bb      	str	r3, [r7, #8]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	68da      	ldr	r2, [r3, #12]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	4413      	add	r3, r2
 8002032:	68ba      	ldr	r2, [r7, #8]
 8002034:	429a      	cmp	r2, r3
 8002036:	d3da      	bcc.n	8001fee <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002038:	f000 fa00 	bl	800243c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800203c:	4b03      	ldr	r3, [pc, #12]	; (800204c <HAL_FLASHEx_Erase+0xd8>)
 800203e:	2200      	movs	r2, #0
 8002040:	761a      	strb	r2, [r3, #24]

  return status;
 8002042:	7bfb      	ldrb	r3, [r7, #15]
}
 8002044:	4618      	mov	r0, r3
 8002046:	3710      	adds	r7, #16
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}
 800204c:	20000230 	.word	0x20000230
 8002050:	40023c00 	.word	0x40023c00

08002054 <HAL_FLASHEx_OBProgram>:
  *         contains the configuration information for the programming.
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b084      	sub	sp, #16
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800205c:	2301      	movs	r3, #1
 800205e:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002060:	4b32      	ldr	r3, [pc, #200]	; (800212c <HAL_FLASHEx_OBProgram+0xd8>)
 8002062:	7e1b      	ldrb	r3, [r3, #24]
 8002064:	2b01      	cmp	r3, #1
 8002066:	d101      	bne.n	800206c <HAL_FLASHEx_OBProgram+0x18>
 8002068:	2302      	movs	r3, #2
 800206a:	e05b      	b.n	8002124 <HAL_FLASHEx_OBProgram+0xd0>
 800206c:	4b2f      	ldr	r3, [pc, #188]	; (800212c <HAL_FLASHEx_OBProgram+0xd8>)
 800206e:	2201      	movs	r2, #1
 8002070:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /*Write protection configuration*/
  if ((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f003 0301 	and.w	r3, r3, #1
 800207a:	2b00      	cmp	r3, #0
 800207c:	d018      	beq.n	80020b0 <HAL_FLASHEx_OBProgram+0x5c>
  {
    assert_param(IS_WRPSTATE(pOBInit->WRPState));
    if (pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	2b01      	cmp	r3, #1
 8002084:	d10a      	bne.n	800209c <HAL_FLASHEx_OBProgram+0x48>
    {
      /*Enable of Write protection on the selected Sector*/
      status = FLASH_OB_EnableWRP(pOBInit->WRPSector, pOBInit->Banks);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	689a      	ldr	r2, [r3, #8]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	68db      	ldr	r3, [r3, #12]
 800208e:	4619      	mov	r1, r3
 8002090:	4610      	mov	r0, r2
 8002092:	f000 f8dd 	bl	8002250 <FLASH_OB_EnableWRP>
 8002096:	4603      	mov	r3, r0
 8002098:	73fb      	strb	r3, [r7, #15]
 800209a:	e009      	b.n	80020b0 <HAL_FLASHEx_OBProgram+0x5c>
    }
    else
    {
      /*Disable of Write protection on the selected Sector*/
      status = FLASH_OB_DisableWRP(pOBInit->WRPSector, pOBInit->Banks);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	689a      	ldr	r2, [r3, #8]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	4619      	mov	r1, r3
 80020a6:	4610      	mov	r0, r2
 80020a8:	f000 f8f4 	bl	8002294 <FLASH_OB_DisableWRP>
 80020ac:	4603      	mov	r3, r0
 80020ae:	73fb      	strb	r3, [r7, #15]
    }
  }

  /*Read protection configuration*/
  if ((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f003 0302 	and.w	r3, r3, #2
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d007      	beq.n	80020cc <HAL_FLASHEx_OBProgram+0x78>
  {
    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	691b      	ldr	r3, [r3, #16]
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	4618      	mov	r0, r3
 80020c4:	f000 f906 	bl	80022d4 <FLASH_OB_RDP_LevelConfig>
 80020c8:	4603      	mov	r3, r0
 80020ca:	73fb      	strb	r3, [r7, #15]
  }

  /*USER  configuration*/
  if ((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 0304 	and.w	r3, r3, #4
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d013      	beq.n	8002100 <HAL_FLASHEx_OBProgram+0xac>
  {
    status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_IWDG_SW,
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	7e1b      	ldrb	r3, [r3, #24]
 80020dc:	f003 0320 	and.w	r3, r3, #32
 80020e0:	b2d8      	uxtb	r0, r3
                                 pOBInit->USERConfig & OB_STOP_NO_RST,
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	7e1b      	ldrb	r3, [r3, #24]
    status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_IWDG_SW,
 80020e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020ea:	b2d9      	uxtb	r1, r3
                                 pOBInit->USERConfig & OB_STDBY_NO_RST);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	7e1b      	ldrb	r3, [r3, #24]
    status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_IWDG_SW,
 80020f0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	461a      	mov	r2, r3
 80020f8:	f000 f906 	bl	8002308 <FLASH_OB_UserConfig>
 80020fc:	4603      	mov	r3, r0
 80020fe:	73fb      	strb	r3, [r7, #15]
  }

  /*BOR Level  configuration*/
  if ((pOBInit->OptionType & OPTIONBYTE_BOR) == OPTIONBYTE_BOR)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f003 0308 	and.w	r3, r3, #8
 8002108:	2b00      	cmp	r3, #0
 800210a:	d007      	beq.n	800211c <HAL_FLASHEx_OBProgram+0xc8>
  {
    status = FLASH_OB_BOR_LevelConfig(pOBInit->BORLevel);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	695b      	ldr	r3, [r3, #20]
 8002110:	b2db      	uxtb	r3, r3
 8002112:	4618      	mov	r0, r3
 8002114:	f000 f928 	bl	8002368 <FLASH_OB_BOR_LevelConfig>
 8002118:	4603      	mov	r3, r0
 800211a:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800211c:	4b03      	ldr	r3, [pc, #12]	; (800212c <HAL_FLASHEx_OBProgram+0xd8>)
 800211e:	2200      	movs	r2, #0
 8002120:	761a      	strb	r2, [r3, #24]

  return status;
 8002122:	7bfb      	ldrb	r3, [r7, #15]
}
 8002124:	4618      	mov	r0, r3
 8002126:	3710      	adds	r7, #16
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	20000230 	.word	0x20000230

08002130 <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	220f      	movs	r2, #15
 800213c:	601a      	str	r2, [r3, #0]

  /*Get WRP*/
  pOBInit->WRPSector = (uint32_t)FLASH_OB_GetWRP();
 800213e:	f000 f941 	bl	80023c4 <FLASH_OB_GetWRP>
 8002142:	4603      	mov	r3, r0
 8002144:	461a      	mov	r2, r3
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = (uint32_t)FLASH_OB_GetRDP();
 800214a:	f000 f947 	bl	80023dc <FLASH_OB_GetRDP>
 800214e:	4603      	mov	r3, r0
 8002150:	461a      	mov	r2, r3
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	611a      	str	r2, [r3, #16]

  /*Get USER*/
  pOBInit->USERConfig = (uint8_t)FLASH_OB_GetUser();
 8002156:	f000 f925 	bl	80023a4 <FLASH_OB_GetUser>
 800215a:	4603      	mov	r3, r0
 800215c:	461a      	mov	r2, r3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	761a      	strb	r2, [r3, #24]

  /*Get BOR Level*/
  pOBInit->BORLevel = (uint32_t)FLASH_OB_GetBOR();
 8002162:	f000 f95b 	bl	800241c <FLASH_OB_GetBOR>
 8002166:	4603      	mov	r3, r0
 8002168:	461a      	mov	r2, r3
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	615a      	str	r2, [r3, #20]
}
 800216e:	bf00      	nop
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
	...

08002178 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	4603      	mov	r3, r0
 8002180:	6039      	str	r1, [r7, #0]
 8002182:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002184:	4b0d      	ldr	r3, [pc, #52]	; (80021bc <FLASH_MassErase+0x44>)
 8002186:	691b      	ldr	r3, [r3, #16]
 8002188:	4a0c      	ldr	r2, [pc, #48]	; (80021bc <FLASH_MassErase+0x44>)
 800218a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800218e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8002190:	4b0a      	ldr	r3, [pc, #40]	; (80021bc <FLASH_MassErase+0x44>)
 8002192:	691b      	ldr	r3, [r3, #16]
 8002194:	4a09      	ldr	r2, [pc, #36]	; (80021bc <FLASH_MassErase+0x44>)
 8002196:	f043 0304 	orr.w	r3, r3, #4
 800219a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 800219c:	4b07      	ldr	r3, [pc, #28]	; (80021bc <FLASH_MassErase+0x44>)
 800219e:	691a      	ldr	r2, [r3, #16]
 80021a0:	79fb      	ldrb	r3, [r7, #7]
 80021a2:	021b      	lsls	r3, r3, #8
 80021a4:	4313      	orrs	r3, r2
 80021a6:	4a05      	ldr	r2, [pc, #20]	; (80021bc <FLASH_MassErase+0x44>)
 80021a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021ac:	6113      	str	r3, [r2, #16]
}
 80021ae:	bf00      	nop
 80021b0:	370c      	adds	r7, #12
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr
 80021ba:	bf00      	nop
 80021bc:	40023c00 	.word	0x40023c00

080021c0 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b085      	sub	sp, #20
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	460b      	mov	r3, r1
 80021ca:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80021cc:	2300      	movs	r3, #0
 80021ce:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80021d0:	78fb      	ldrb	r3, [r7, #3]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d102      	bne.n	80021dc <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80021d6:	2300      	movs	r3, #0
 80021d8:	60fb      	str	r3, [r7, #12]
 80021da:	e010      	b.n	80021fe <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80021dc:	78fb      	ldrb	r3, [r7, #3]
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d103      	bne.n	80021ea <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80021e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021e6:	60fb      	str	r3, [r7, #12]
 80021e8:	e009      	b.n	80021fe <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80021ea:	78fb      	ldrb	r3, [r7, #3]
 80021ec:	2b02      	cmp	r3, #2
 80021ee:	d103      	bne.n	80021f8 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80021f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021f4:	60fb      	str	r3, [r7, #12]
 80021f6:	e002      	b.n	80021fe <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80021f8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80021fc:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80021fe:	4b13      	ldr	r3, [pc, #76]	; (800224c <FLASH_Erase_Sector+0x8c>)
 8002200:	691b      	ldr	r3, [r3, #16]
 8002202:	4a12      	ldr	r2, [pc, #72]	; (800224c <FLASH_Erase_Sector+0x8c>)
 8002204:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002208:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800220a:	4b10      	ldr	r3, [pc, #64]	; (800224c <FLASH_Erase_Sector+0x8c>)
 800220c:	691a      	ldr	r2, [r3, #16]
 800220e:	490f      	ldr	r1, [pc, #60]	; (800224c <FLASH_Erase_Sector+0x8c>)
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	4313      	orrs	r3, r2
 8002214:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8002216:	4b0d      	ldr	r3, [pc, #52]	; (800224c <FLASH_Erase_Sector+0x8c>)
 8002218:	691b      	ldr	r3, [r3, #16]
 800221a:	4a0c      	ldr	r2, [pc, #48]	; (800224c <FLASH_Erase_Sector+0x8c>)
 800221c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002220:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8002222:	4b0a      	ldr	r3, [pc, #40]	; (800224c <FLASH_Erase_Sector+0x8c>)
 8002224:	691a      	ldr	r2, [r3, #16]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	00db      	lsls	r3, r3, #3
 800222a:	4313      	orrs	r3, r2
 800222c:	4a07      	ldr	r2, [pc, #28]	; (800224c <FLASH_Erase_Sector+0x8c>)
 800222e:	f043 0302 	orr.w	r3, r3, #2
 8002232:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8002234:	4b05      	ldr	r3, [pc, #20]	; (800224c <FLASH_Erase_Sector+0x8c>)
 8002236:	691b      	ldr	r3, [r3, #16]
 8002238:	4a04      	ldr	r2, [pc, #16]	; (800224c <FLASH_Erase_Sector+0x8c>)
 800223a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800223e:	6113      	str	r3, [r2, #16]
}
 8002240:	bf00      	nop
 8002242:	3714      	adds	r7, #20
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr
 800224c:	40023c00 	.word	0x40023c00

08002250 <FLASH_OB_EnableWRP>:
  *            @arg FLASH_BANK_1: WRP on all sectors of bank1
  *
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t WRPSector, uint32_t Banks)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b084      	sub	sp, #16
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800225a:	2300      	movs	r3, #0
 800225c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
  assert_param(IS_FLASH_BANK(Banks));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800225e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002262:	f7ff fd47 	bl	8001cf4 <FLASH_WaitForLastOperation>
 8002266:	4603      	mov	r3, r0
 8002268:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800226a:	7bfb      	ldrb	r3, [r7, #15]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d10a      	bne.n	8002286 <FLASH_OB_EnableWRP+0x36>
  {
    *(__IO uint16_t *)OPTCR_BYTE2_ADDRESS &= (~WRPSector);
 8002270:	4b07      	ldr	r3, [pc, #28]	; (8002290 <FLASH_OB_EnableWRP+0x40>)
 8002272:	881b      	ldrh	r3, [r3, #0]
 8002274:	b29a      	uxth	r2, r3
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	b29b      	uxth	r3, r3
 800227a:	43db      	mvns	r3, r3
 800227c:	b29b      	uxth	r3, r3
 800227e:	4904      	ldr	r1, [pc, #16]	; (8002290 <FLASH_OB_EnableWRP+0x40>)
 8002280:	4013      	ands	r3, r2
 8002282:	b29b      	uxth	r3, r3
 8002284:	800b      	strh	r3, [r1, #0]
  }

  return status;
 8002286:	7bfb      	ldrb	r3, [r7, #15]
}
 8002288:	4618      	mov	r0, r3
 800228a:	3710      	adds	r7, #16
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	40023c16 	.word	0x40023c16

08002294 <FLASH_OB_DisableWRP>:
  *            @arg FLASH_BANK_1: WRP on all sectors of bank1
  *
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t WRPSector, uint32_t Banks)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b084      	sub	sp, #16
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800229e:	2300      	movs	r3, #0
 80022a0:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
  assert_param(IS_FLASH_BANK(Banks));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80022a2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80022a6:	f7ff fd25 	bl	8001cf4 <FLASH_WaitForLastOperation>
 80022aa:	4603      	mov	r3, r0
 80022ac:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80022ae:	7bfb      	ldrb	r3, [r7, #15]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d108      	bne.n	80022c6 <FLASH_OB_DisableWRP+0x32>
  {
    *(__IO uint16_t *)OPTCR_BYTE2_ADDRESS |= (uint16_t)WRPSector;
 80022b4:	4b06      	ldr	r3, [pc, #24]	; (80022d0 <FLASH_OB_DisableWRP+0x3c>)
 80022b6:	881b      	ldrh	r3, [r3, #0]
 80022b8:	b29a      	uxth	r2, r3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	b29b      	uxth	r3, r3
 80022be:	4904      	ldr	r1, [pc, #16]	; (80022d0 <FLASH_OB_DisableWRP+0x3c>)
 80022c0:	4313      	orrs	r3, r2
 80022c2:	b29b      	uxth	r3, r3
 80022c4:	800b      	strh	r3, [r1, #0]
  }

  return status;
 80022c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	3710      	adds	r7, #16
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	40023c16 	.word	0x40023c16

080022d4 <FLASH_OB_RDP_LevelConfig>:
  * @note WARNING: When enabling OB_RDP level 2 it's no more possible to go back to level 1 or 0
  *
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t Level)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af00      	add	r7, sp, #0
 80022da:	4603      	mov	r3, r0
 80022dc:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 80022de:	2300      	movs	r3, #0
 80022e0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(Level));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80022e2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80022e6:	f7ff fd05 	bl	8001cf4 <FLASH_WaitForLastOperation>
 80022ea:	4603      	mov	r3, r0
 80022ec:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80022ee:	7bfb      	ldrb	r3, [r7, #15]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d102      	bne.n	80022fa <FLASH_OB_RDP_LevelConfig+0x26>
  {
    *(__IO uint8_t *)OPTCR_BYTE1_ADDRESS = Level;
 80022f4:	4a03      	ldr	r2, [pc, #12]	; (8002304 <FLASH_OB_RDP_LevelConfig+0x30>)
 80022f6:	79fb      	ldrb	r3, [r7, #7]
 80022f8:	7013      	strb	r3, [r2, #0]
  }

  return status;
 80022fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3710      	adds	r7, #16
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	40023c15 	.word	0x40023c15

08002308 <FLASH_OB_UserConfig>:
  *            @arg OB_STDBY_NO_RST: No reset generated when entering in STANDBY
  *            @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_UserConfig(uint8_t Iwdg, uint8_t Stop, uint8_t Stdby)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
 800230e:	4603      	mov	r3, r0
 8002310:	71fb      	strb	r3, [r7, #7]
 8002312:	460b      	mov	r3, r1
 8002314:	71bb      	strb	r3, [r7, #6]
 8002316:	4613      	mov	r3, r2
 8002318:	717b      	strb	r3, [r7, #5]
  uint8_t optiontmp = 0xFF;
 800231a:	23ff      	movs	r3, #255	; 0xff
 800231c:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef status = HAL_OK;
 800231e:	2300      	movs	r3, #0
 8002320:	73bb      	strb	r3, [r7, #14]
  assert_param(IS_OB_IWDG_SOURCE(Iwdg));
  assert_param(IS_OB_STOP_SOURCE(Stop));
  assert_param(IS_OB_STDBY_SOURCE(Stdby));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002322:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002326:	f7ff fce5 	bl	8001cf4 <FLASH_WaitForLastOperation>
 800232a:	4603      	mov	r3, r0
 800232c:	73bb      	strb	r3, [r7, #14]

  if (status == HAL_OK)
 800232e:	7bbb      	ldrb	r3, [r7, #14]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d111      	bne.n	8002358 <FLASH_OB_UserConfig+0x50>
  {
    /* Mask OPTLOCK, OPTSTRT, BOR_LEV and BFB2 bits */
    optiontmp = (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE0_ADDRESS) & (uint8_t)0x1F);
 8002334:	4b0b      	ldr	r3, [pc, #44]	; (8002364 <FLASH_OB_UserConfig+0x5c>)
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	b2db      	uxtb	r3, r3
 800233a:	f003 031f 	and.w	r3, r3, #31
 800233e:	73fb      	strb	r3, [r7, #15]

    /* Update User Option Byte */
    *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS = Iwdg | (uint8_t)(Stdby | (uint8_t)(Stop | ((uint8_t)optiontmp)));
 8002340:	79ba      	ldrb	r2, [r7, #6]
 8002342:	7bfb      	ldrb	r3, [r7, #15]
 8002344:	4313      	orrs	r3, r2
 8002346:	b2da      	uxtb	r2, r3
 8002348:	797b      	ldrb	r3, [r7, #5]
 800234a:	4313      	orrs	r3, r2
 800234c:	b2da      	uxtb	r2, r3
 800234e:	4905      	ldr	r1, [pc, #20]	; (8002364 <FLASH_OB_UserConfig+0x5c>)
 8002350:	79fb      	ldrb	r3, [r7, #7]
 8002352:	4313      	orrs	r3, r2
 8002354:	b2db      	uxtb	r3, r3
 8002356:	700b      	strb	r3, [r1, #0]
  }

  return status;
 8002358:	7bbb      	ldrb	r3, [r7, #14]
}
 800235a:	4618      	mov	r0, r3
 800235c:	3710      	adds	r7, #16
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	40023c14 	.word	0x40023c14

08002368 <FLASH_OB_BOR_LevelConfig>:
  *            @arg OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *            @arg OB_BOR_OFF: Supply voltage ranges from 1.62 to 2.1 V
  * @retval HAL Status
  */
static HAL_StatusTypeDef FLASH_OB_BOR_LevelConfig(uint8_t Level)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	4603      	mov	r3, r0
 8002370:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_OB_BOR_LEVEL(Level));

  /* Set the BOR Level */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS &= (~FLASH_OPTCR_BOR_LEV);
 8002372:	4b0b      	ldr	r3, [pc, #44]	; (80023a0 <FLASH_OB_BOR_LevelConfig+0x38>)
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	b2db      	uxtb	r3, r3
 8002378:	4a09      	ldr	r2, [pc, #36]	; (80023a0 <FLASH_OB_BOR_LevelConfig+0x38>)
 800237a:	f023 030c 	bic.w	r3, r3, #12
 800237e:	b2db      	uxtb	r3, r3
 8002380:	7013      	strb	r3, [r2, #0]
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= Level;
 8002382:	4b07      	ldr	r3, [pc, #28]	; (80023a0 <FLASH_OB_BOR_LevelConfig+0x38>)
 8002384:	781b      	ldrb	r3, [r3, #0]
 8002386:	b2da      	uxtb	r2, r3
 8002388:	4905      	ldr	r1, [pc, #20]	; (80023a0 <FLASH_OB_BOR_LevelConfig+0x38>)
 800238a:	79fb      	ldrb	r3, [r7, #7]
 800238c:	4313      	orrs	r3, r2
 800238e:	b2db      	uxtb	r3, r3
 8002390:	700b      	strb	r3, [r1, #0]

  return HAL_OK;
 8002392:	2300      	movs	r3, #0

}
 8002394:	4618      	mov	r0, r3
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr
 80023a0:	40023c14 	.word	0x40023c14

080023a4 <FLASH_OB_GetUser>:
  * @brief  Return the FLASH User Option Byte value.
  * @retval uint8_t FLASH User Option Bytes values: IWDG_SW(Bit0), RST_STOP(Bit1)
  *         and RST_STDBY(Bit2).
  */
static uint8_t FLASH_OB_GetUser(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return ((uint8_t)(FLASH->OPTCR & 0xE0));
 80023a8:	4b05      	ldr	r3, [pc, #20]	; (80023c0 <FLASH_OB_GetUser+0x1c>)
 80023aa:	695b      	ldr	r3, [r3, #20]
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	f023 031f 	bic.w	r3, r3, #31
 80023b2:	b2db      	uxtb	r3, r3
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop
 80023c0:	40023c00 	.word	0x40023c00

080023c4 <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval uint16_t FLASH Write Protection Option Bytes value
  */
static uint16_t FLASH_OB_GetWRP(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 80023c8:	4b03      	ldr	r3, [pc, #12]	; (80023d8 <FLASH_OB_GetWRP+0x14>)
 80023ca:	881b      	ldrh	r3, [r3, #0]
 80023cc:	b29b      	uxth	r3, r3
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr
 80023d8:	40023c16 	.word	0x40023c16

080023dc <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint8_t FLASH_OB_GetRDP(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	b083      	sub	sp, #12
 80023e0:	af00      	add	r7, sp, #0
  uint8_t readstatus = OB_RDP_LEVEL_0;
 80023e2:	23aa      	movs	r3, #170	; 0xaa
 80023e4:	71fb      	strb	r3, [r7, #7]

  if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_2)
 80023e6:	4b0c      	ldr	r3, [pc, #48]	; (8002418 <FLASH_OB_GetRDP+0x3c>)
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	2bcc      	cmp	r3, #204	; 0xcc
 80023ee:	d102      	bne.n	80023f6 <FLASH_OB_GetRDP+0x1a>
  {
    readstatus = OB_RDP_LEVEL_2;
 80023f0:	23cc      	movs	r3, #204	; 0xcc
 80023f2:	71fb      	strb	r3, [r7, #7]
 80023f4:	e009      	b.n	800240a <FLASH_OB_GetRDP+0x2e>
  }
  else if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_0)
 80023f6:	4b08      	ldr	r3, [pc, #32]	; (8002418 <FLASH_OB_GetRDP+0x3c>)
 80023f8:	781b      	ldrb	r3, [r3, #0]
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	2baa      	cmp	r3, #170	; 0xaa
 80023fe:	d102      	bne.n	8002406 <FLASH_OB_GetRDP+0x2a>
  {
    readstatus = OB_RDP_LEVEL_0;
 8002400:	23aa      	movs	r3, #170	; 0xaa
 8002402:	71fb      	strb	r3, [r7, #7]
 8002404:	e001      	b.n	800240a <FLASH_OB_GetRDP+0x2e>
  }
  else
  {
    readstatus = OB_RDP_LEVEL_1;
 8002406:	2355      	movs	r3, #85	; 0x55
 8002408:	71fb      	strb	r3, [r7, #7]
  }

  return readstatus;
 800240a:	79fb      	ldrb	r3, [r7, #7]
}
 800240c:	4618      	mov	r0, r3
 800240e:	370c      	adds	r7, #12
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr
 8002418:	40023c15 	.word	0x40023c15

0800241c <FLASH_OB_GetBOR>:
  *           - OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
  *           - OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V
  */
static uint8_t FLASH_OB_GetBOR(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  /* Return the FLASH BOR level */
  return (uint8_t)(*(__IO uint8_t *)(OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0C);
 8002420:	4b05      	ldr	r3, [pc, #20]	; (8002438 <FLASH_OB_GetBOR+0x1c>)
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	b2db      	uxtb	r3, r3
 8002426:	f003 030c 	and.w	r3, r3, #12
 800242a:	b2db      	uxtb	r3, r3
}
 800242c:	4618      	mov	r0, r3
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr
 8002436:	bf00      	nop
 8002438:	40023c14 	.word	0x40023c14

0800243c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800243c:	b480      	push	{r7}
 800243e:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8002440:	4b20      	ldr	r3, [pc, #128]	; (80024c4 <FLASH_FlushCaches+0x88>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002448:	2b00      	cmp	r3, #0
 800244a:	d017      	beq.n	800247c <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800244c:	4b1d      	ldr	r3, [pc, #116]	; (80024c4 <FLASH_FlushCaches+0x88>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a1c      	ldr	r2, [pc, #112]	; (80024c4 <FLASH_FlushCaches+0x88>)
 8002452:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002456:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8002458:	4b1a      	ldr	r3, [pc, #104]	; (80024c4 <FLASH_FlushCaches+0x88>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a19      	ldr	r2, [pc, #100]	; (80024c4 <FLASH_FlushCaches+0x88>)
 800245e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002462:	6013      	str	r3, [r2, #0]
 8002464:	4b17      	ldr	r3, [pc, #92]	; (80024c4 <FLASH_FlushCaches+0x88>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a16      	ldr	r2, [pc, #88]	; (80024c4 <FLASH_FlushCaches+0x88>)
 800246a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800246e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002470:	4b14      	ldr	r3, [pc, #80]	; (80024c4 <FLASH_FlushCaches+0x88>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a13      	ldr	r2, [pc, #76]	; (80024c4 <FLASH_FlushCaches+0x88>)
 8002476:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800247a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800247c:	4b11      	ldr	r3, [pc, #68]	; (80024c4 <FLASH_FlushCaches+0x88>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002484:	2b00      	cmp	r3, #0
 8002486:	d017      	beq.n	80024b8 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8002488:	4b0e      	ldr	r3, [pc, #56]	; (80024c4 <FLASH_FlushCaches+0x88>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a0d      	ldr	r2, [pc, #52]	; (80024c4 <FLASH_FlushCaches+0x88>)
 800248e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002492:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002494:	4b0b      	ldr	r3, [pc, #44]	; (80024c4 <FLASH_FlushCaches+0x88>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a0a      	ldr	r2, [pc, #40]	; (80024c4 <FLASH_FlushCaches+0x88>)
 800249a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800249e:	6013      	str	r3, [r2, #0]
 80024a0:	4b08      	ldr	r3, [pc, #32]	; (80024c4 <FLASH_FlushCaches+0x88>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a07      	ldr	r2, [pc, #28]	; (80024c4 <FLASH_FlushCaches+0x88>)
 80024a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80024aa:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80024ac:	4b05      	ldr	r3, [pc, #20]	; (80024c4 <FLASH_FlushCaches+0x88>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a04      	ldr	r2, [pc, #16]	; (80024c4 <FLASH_FlushCaches+0x88>)
 80024b2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024b6:	6013      	str	r3, [r2, #0]
  }
}
 80024b8:	bf00      	nop
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	40023c00 	.word	0x40023c00

080024c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b089      	sub	sp, #36	; 0x24
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80024d2:	2300      	movs	r3, #0
 80024d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80024d6:	2300      	movs	r3, #0
 80024d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80024da:	2300      	movs	r3, #0
 80024dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024de:	2300      	movs	r3, #0
 80024e0:	61fb      	str	r3, [r7, #28]
 80024e2:	e159      	b.n	8002798 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80024e4:	2201      	movs	r2, #1
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	697a      	ldr	r2, [r7, #20]
 80024f4:	4013      	ands	r3, r2
 80024f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80024f8:	693a      	ldr	r2, [r7, #16]
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	f040 8148 	bne.w	8002792 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f003 0303 	and.w	r3, r3, #3
 800250a:	2b01      	cmp	r3, #1
 800250c:	d005      	beq.n	800251a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002516:	2b02      	cmp	r3, #2
 8002518:	d130      	bne.n	800257c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002520:	69fb      	ldr	r3, [r7, #28]
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	2203      	movs	r2, #3
 8002526:	fa02 f303 	lsl.w	r3, r2, r3
 800252a:	43db      	mvns	r3, r3
 800252c:	69ba      	ldr	r2, [r7, #24]
 800252e:	4013      	ands	r3, r2
 8002530:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	68da      	ldr	r2, [r3, #12]
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	005b      	lsls	r3, r3, #1
 800253a:	fa02 f303 	lsl.w	r3, r2, r3
 800253e:	69ba      	ldr	r2, [r7, #24]
 8002540:	4313      	orrs	r3, r2
 8002542:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	69ba      	ldr	r2, [r7, #24]
 8002548:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002550:	2201      	movs	r2, #1
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	fa02 f303 	lsl.w	r3, r2, r3
 8002558:	43db      	mvns	r3, r3
 800255a:	69ba      	ldr	r2, [r7, #24]
 800255c:	4013      	ands	r3, r2
 800255e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	091b      	lsrs	r3, r3, #4
 8002566:	f003 0201 	and.w	r2, r3, #1
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	fa02 f303 	lsl.w	r3, r2, r3
 8002570:	69ba      	ldr	r2, [r7, #24]
 8002572:	4313      	orrs	r3, r2
 8002574:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	69ba      	ldr	r2, [r7, #24]
 800257a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f003 0303 	and.w	r3, r3, #3
 8002584:	2b03      	cmp	r3, #3
 8002586:	d017      	beq.n	80025b8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	68db      	ldr	r3, [r3, #12]
 800258c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800258e:	69fb      	ldr	r3, [r7, #28]
 8002590:	005b      	lsls	r3, r3, #1
 8002592:	2203      	movs	r2, #3
 8002594:	fa02 f303 	lsl.w	r3, r2, r3
 8002598:	43db      	mvns	r3, r3
 800259a:	69ba      	ldr	r2, [r7, #24]
 800259c:	4013      	ands	r3, r2
 800259e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	689a      	ldr	r2, [r3, #8]
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	005b      	lsls	r3, r3, #1
 80025a8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ac:	69ba      	ldr	r2, [r7, #24]
 80025ae:	4313      	orrs	r3, r2
 80025b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	69ba      	ldr	r2, [r7, #24]
 80025b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f003 0303 	and.w	r3, r3, #3
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d123      	bne.n	800260c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	08da      	lsrs	r2, r3, #3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	3208      	adds	r2, #8
 80025cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80025d2:	69fb      	ldr	r3, [r7, #28]
 80025d4:	f003 0307 	and.w	r3, r3, #7
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	220f      	movs	r2, #15
 80025dc:	fa02 f303 	lsl.w	r3, r2, r3
 80025e0:	43db      	mvns	r3, r3
 80025e2:	69ba      	ldr	r2, [r7, #24]
 80025e4:	4013      	ands	r3, r2
 80025e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	691a      	ldr	r2, [r3, #16]
 80025ec:	69fb      	ldr	r3, [r7, #28]
 80025ee:	f003 0307 	and.w	r3, r3, #7
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	fa02 f303 	lsl.w	r3, r2, r3
 80025f8:	69ba      	ldr	r2, [r7, #24]
 80025fa:	4313      	orrs	r3, r2
 80025fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	08da      	lsrs	r2, r3, #3
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	3208      	adds	r2, #8
 8002606:	69b9      	ldr	r1, [r7, #24]
 8002608:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	2203      	movs	r2, #3
 8002618:	fa02 f303 	lsl.w	r3, r2, r3
 800261c:	43db      	mvns	r3, r3
 800261e:	69ba      	ldr	r2, [r7, #24]
 8002620:	4013      	ands	r3, r2
 8002622:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f003 0203 	and.w	r2, r3, #3
 800262c:	69fb      	ldr	r3, [r7, #28]
 800262e:	005b      	lsls	r3, r3, #1
 8002630:	fa02 f303 	lsl.w	r3, r2, r3
 8002634:	69ba      	ldr	r2, [r7, #24]
 8002636:	4313      	orrs	r3, r2
 8002638:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	69ba      	ldr	r2, [r7, #24]
 800263e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002648:	2b00      	cmp	r3, #0
 800264a:	f000 80a2 	beq.w	8002792 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800264e:	2300      	movs	r3, #0
 8002650:	60fb      	str	r3, [r7, #12]
 8002652:	4b57      	ldr	r3, [pc, #348]	; (80027b0 <HAL_GPIO_Init+0x2e8>)
 8002654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002656:	4a56      	ldr	r2, [pc, #344]	; (80027b0 <HAL_GPIO_Init+0x2e8>)
 8002658:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800265c:	6453      	str	r3, [r2, #68]	; 0x44
 800265e:	4b54      	ldr	r3, [pc, #336]	; (80027b0 <HAL_GPIO_Init+0x2e8>)
 8002660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002662:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002666:	60fb      	str	r3, [r7, #12]
 8002668:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800266a:	4a52      	ldr	r2, [pc, #328]	; (80027b4 <HAL_GPIO_Init+0x2ec>)
 800266c:	69fb      	ldr	r3, [r7, #28]
 800266e:	089b      	lsrs	r3, r3, #2
 8002670:	3302      	adds	r3, #2
 8002672:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002676:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	f003 0303 	and.w	r3, r3, #3
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	220f      	movs	r2, #15
 8002682:	fa02 f303 	lsl.w	r3, r2, r3
 8002686:	43db      	mvns	r3, r3
 8002688:	69ba      	ldr	r2, [r7, #24]
 800268a:	4013      	ands	r3, r2
 800268c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	4a49      	ldr	r2, [pc, #292]	; (80027b8 <HAL_GPIO_Init+0x2f0>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d019      	beq.n	80026ca <HAL_GPIO_Init+0x202>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	4a48      	ldr	r2, [pc, #288]	; (80027bc <HAL_GPIO_Init+0x2f4>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d013      	beq.n	80026c6 <HAL_GPIO_Init+0x1fe>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	4a47      	ldr	r2, [pc, #284]	; (80027c0 <HAL_GPIO_Init+0x2f8>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d00d      	beq.n	80026c2 <HAL_GPIO_Init+0x1fa>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	4a46      	ldr	r2, [pc, #280]	; (80027c4 <HAL_GPIO_Init+0x2fc>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d007      	beq.n	80026be <HAL_GPIO_Init+0x1f6>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	4a45      	ldr	r2, [pc, #276]	; (80027c8 <HAL_GPIO_Init+0x300>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d101      	bne.n	80026ba <HAL_GPIO_Init+0x1f2>
 80026b6:	2304      	movs	r3, #4
 80026b8:	e008      	b.n	80026cc <HAL_GPIO_Init+0x204>
 80026ba:	2307      	movs	r3, #7
 80026bc:	e006      	b.n	80026cc <HAL_GPIO_Init+0x204>
 80026be:	2303      	movs	r3, #3
 80026c0:	e004      	b.n	80026cc <HAL_GPIO_Init+0x204>
 80026c2:	2302      	movs	r3, #2
 80026c4:	e002      	b.n	80026cc <HAL_GPIO_Init+0x204>
 80026c6:	2301      	movs	r3, #1
 80026c8:	e000      	b.n	80026cc <HAL_GPIO_Init+0x204>
 80026ca:	2300      	movs	r3, #0
 80026cc:	69fa      	ldr	r2, [r7, #28]
 80026ce:	f002 0203 	and.w	r2, r2, #3
 80026d2:	0092      	lsls	r2, r2, #2
 80026d4:	4093      	lsls	r3, r2
 80026d6:	69ba      	ldr	r2, [r7, #24]
 80026d8:	4313      	orrs	r3, r2
 80026da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80026dc:	4935      	ldr	r1, [pc, #212]	; (80027b4 <HAL_GPIO_Init+0x2ec>)
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	089b      	lsrs	r3, r3, #2
 80026e2:	3302      	adds	r3, #2
 80026e4:	69ba      	ldr	r2, [r7, #24]
 80026e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026ea:	4b38      	ldr	r3, [pc, #224]	; (80027cc <HAL_GPIO_Init+0x304>)
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	43db      	mvns	r3, r3
 80026f4:	69ba      	ldr	r2, [r7, #24]
 80026f6:	4013      	ands	r3, r2
 80026f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d003      	beq.n	800270e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002706:	69ba      	ldr	r2, [r7, #24]
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	4313      	orrs	r3, r2
 800270c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800270e:	4a2f      	ldr	r2, [pc, #188]	; (80027cc <HAL_GPIO_Init+0x304>)
 8002710:	69bb      	ldr	r3, [r7, #24]
 8002712:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002714:	4b2d      	ldr	r3, [pc, #180]	; (80027cc <HAL_GPIO_Init+0x304>)
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	43db      	mvns	r3, r3
 800271e:	69ba      	ldr	r2, [r7, #24]
 8002720:	4013      	ands	r3, r2
 8002722:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800272c:	2b00      	cmp	r3, #0
 800272e:	d003      	beq.n	8002738 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002730:	69ba      	ldr	r2, [r7, #24]
 8002732:	693b      	ldr	r3, [r7, #16]
 8002734:	4313      	orrs	r3, r2
 8002736:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002738:	4a24      	ldr	r2, [pc, #144]	; (80027cc <HAL_GPIO_Init+0x304>)
 800273a:	69bb      	ldr	r3, [r7, #24]
 800273c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800273e:	4b23      	ldr	r3, [pc, #140]	; (80027cc <HAL_GPIO_Init+0x304>)
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	43db      	mvns	r3, r3
 8002748:	69ba      	ldr	r2, [r7, #24]
 800274a:	4013      	ands	r3, r2
 800274c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d003      	beq.n	8002762 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800275a:	69ba      	ldr	r2, [r7, #24]
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	4313      	orrs	r3, r2
 8002760:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002762:	4a1a      	ldr	r2, [pc, #104]	; (80027cc <HAL_GPIO_Init+0x304>)
 8002764:	69bb      	ldr	r3, [r7, #24]
 8002766:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002768:	4b18      	ldr	r3, [pc, #96]	; (80027cc <HAL_GPIO_Init+0x304>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	43db      	mvns	r3, r3
 8002772:	69ba      	ldr	r2, [r7, #24]
 8002774:	4013      	ands	r3, r2
 8002776:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002780:	2b00      	cmp	r3, #0
 8002782:	d003      	beq.n	800278c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002784:	69ba      	ldr	r2, [r7, #24]
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	4313      	orrs	r3, r2
 800278a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800278c:	4a0f      	ldr	r2, [pc, #60]	; (80027cc <HAL_GPIO_Init+0x304>)
 800278e:	69bb      	ldr	r3, [r7, #24]
 8002790:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	3301      	adds	r3, #1
 8002796:	61fb      	str	r3, [r7, #28]
 8002798:	69fb      	ldr	r3, [r7, #28]
 800279a:	2b0f      	cmp	r3, #15
 800279c:	f67f aea2 	bls.w	80024e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80027a0:	bf00      	nop
 80027a2:	bf00      	nop
 80027a4:	3724      	adds	r7, #36	; 0x24
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	40023800 	.word	0x40023800
 80027b4:	40013800 	.word	0x40013800
 80027b8:	40020000 	.word	0x40020000
 80027bc:	40020400 	.word	0x40020400
 80027c0:	40020800 	.word	0x40020800
 80027c4:	40020c00 	.word	0x40020c00
 80027c8:	40021000 	.word	0x40021000
 80027cc:	40013c00 	.word	0x40013c00

080027d0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b087      	sub	sp, #28
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80027da:	2300      	movs	r3, #0
 80027dc:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80027de:	2300      	movs	r3, #0
 80027e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80027e2:	2300      	movs	r3, #0
 80027e4:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027e6:	2300      	movs	r3, #0
 80027e8:	617b      	str	r3, [r7, #20]
 80027ea:	e0bb      	b.n	8002964 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80027ec:	2201      	movs	r2, #1
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	fa02 f303 	lsl.w	r3, r2, r3
 80027f4:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80027f6:	683a      	ldr	r2, [r7, #0]
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	4013      	ands	r3, r2
 80027fc:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80027fe:	68fa      	ldr	r2, [r7, #12]
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	429a      	cmp	r2, r3
 8002804:	f040 80ab 	bne.w	800295e <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002808:	4a5c      	ldr	r2, [pc, #368]	; (800297c <HAL_GPIO_DeInit+0x1ac>)
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	089b      	lsrs	r3, r3, #2
 800280e:	3302      	adds	r3, #2
 8002810:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002814:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	f003 0303 	and.w	r3, r3, #3
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	220f      	movs	r2, #15
 8002820:	fa02 f303 	lsl.w	r3, r2, r3
 8002824:	68ba      	ldr	r2, [r7, #8]
 8002826:	4013      	ands	r3, r2
 8002828:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a54      	ldr	r2, [pc, #336]	; (8002980 <HAL_GPIO_DeInit+0x1b0>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d019      	beq.n	8002866 <HAL_GPIO_DeInit+0x96>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a53      	ldr	r2, [pc, #332]	; (8002984 <HAL_GPIO_DeInit+0x1b4>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d013      	beq.n	8002862 <HAL_GPIO_DeInit+0x92>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a52      	ldr	r2, [pc, #328]	; (8002988 <HAL_GPIO_DeInit+0x1b8>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d00d      	beq.n	800285e <HAL_GPIO_DeInit+0x8e>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a51      	ldr	r2, [pc, #324]	; (800298c <HAL_GPIO_DeInit+0x1bc>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d007      	beq.n	800285a <HAL_GPIO_DeInit+0x8a>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a50      	ldr	r2, [pc, #320]	; (8002990 <HAL_GPIO_DeInit+0x1c0>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d101      	bne.n	8002856 <HAL_GPIO_DeInit+0x86>
 8002852:	2304      	movs	r3, #4
 8002854:	e008      	b.n	8002868 <HAL_GPIO_DeInit+0x98>
 8002856:	2307      	movs	r3, #7
 8002858:	e006      	b.n	8002868 <HAL_GPIO_DeInit+0x98>
 800285a:	2303      	movs	r3, #3
 800285c:	e004      	b.n	8002868 <HAL_GPIO_DeInit+0x98>
 800285e:	2302      	movs	r3, #2
 8002860:	e002      	b.n	8002868 <HAL_GPIO_DeInit+0x98>
 8002862:	2301      	movs	r3, #1
 8002864:	e000      	b.n	8002868 <HAL_GPIO_DeInit+0x98>
 8002866:	2300      	movs	r3, #0
 8002868:	697a      	ldr	r2, [r7, #20]
 800286a:	f002 0203 	and.w	r2, r2, #3
 800286e:	0092      	lsls	r2, r2, #2
 8002870:	4093      	lsls	r3, r2
 8002872:	68ba      	ldr	r2, [r7, #8]
 8002874:	429a      	cmp	r2, r3
 8002876:	d132      	bne.n	80028de <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002878:	4b46      	ldr	r3, [pc, #280]	; (8002994 <HAL_GPIO_DeInit+0x1c4>)
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	43db      	mvns	r3, r3
 8002880:	4944      	ldr	r1, [pc, #272]	; (8002994 <HAL_GPIO_DeInit+0x1c4>)
 8002882:	4013      	ands	r3, r2
 8002884:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002886:	4b43      	ldr	r3, [pc, #268]	; (8002994 <HAL_GPIO_DeInit+0x1c4>)
 8002888:	685a      	ldr	r2, [r3, #4]
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	43db      	mvns	r3, r3
 800288e:	4941      	ldr	r1, [pc, #260]	; (8002994 <HAL_GPIO_DeInit+0x1c4>)
 8002890:	4013      	ands	r3, r2
 8002892:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002894:	4b3f      	ldr	r3, [pc, #252]	; (8002994 <HAL_GPIO_DeInit+0x1c4>)
 8002896:	68da      	ldr	r2, [r3, #12]
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	43db      	mvns	r3, r3
 800289c:	493d      	ldr	r1, [pc, #244]	; (8002994 <HAL_GPIO_DeInit+0x1c4>)
 800289e:	4013      	ands	r3, r2
 80028a0:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80028a2:	4b3c      	ldr	r3, [pc, #240]	; (8002994 <HAL_GPIO_DeInit+0x1c4>)
 80028a4:	689a      	ldr	r2, [r3, #8]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	43db      	mvns	r3, r3
 80028aa:	493a      	ldr	r1, [pc, #232]	; (8002994 <HAL_GPIO_DeInit+0x1c4>)
 80028ac:	4013      	ands	r3, r2
 80028ae:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	f003 0303 	and.w	r3, r3, #3
 80028b6:	009b      	lsls	r3, r3, #2
 80028b8:	220f      	movs	r2, #15
 80028ba:	fa02 f303 	lsl.w	r3, r2, r3
 80028be:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80028c0:	4a2e      	ldr	r2, [pc, #184]	; (800297c <HAL_GPIO_DeInit+0x1ac>)
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	089b      	lsrs	r3, r3, #2
 80028c6:	3302      	adds	r3, #2
 80028c8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	43da      	mvns	r2, r3
 80028d0:	482a      	ldr	r0, [pc, #168]	; (800297c <HAL_GPIO_DeInit+0x1ac>)
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	089b      	lsrs	r3, r3, #2
 80028d6:	400a      	ands	r2, r1
 80028d8:	3302      	adds	r3, #2
 80028da:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	005b      	lsls	r3, r3, #1
 80028e6:	2103      	movs	r1, #3
 80028e8:	fa01 f303 	lsl.w	r3, r1, r3
 80028ec:	43db      	mvns	r3, r3
 80028ee:	401a      	ands	r2, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	08da      	lsrs	r2, r3, #3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	3208      	adds	r2, #8
 80028fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	f003 0307 	and.w	r3, r3, #7
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	220f      	movs	r2, #15
 800290a:	fa02 f303 	lsl.w	r3, r2, r3
 800290e:	43db      	mvns	r3, r3
 8002910:	697a      	ldr	r2, [r7, #20]
 8002912:	08d2      	lsrs	r2, r2, #3
 8002914:	4019      	ands	r1, r3
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	3208      	adds	r2, #8
 800291a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	68da      	ldr	r2, [r3, #12]
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	005b      	lsls	r3, r3, #1
 8002926:	2103      	movs	r1, #3
 8002928:	fa01 f303 	lsl.w	r3, r1, r3
 800292c:	43db      	mvns	r3, r3
 800292e:	401a      	ands	r2, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	685a      	ldr	r2, [r3, #4]
 8002938:	2101      	movs	r1, #1
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	fa01 f303 	lsl.w	r3, r1, r3
 8002940:	43db      	mvns	r3, r3
 8002942:	401a      	ands	r2, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	689a      	ldr	r2, [r3, #8]
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	005b      	lsls	r3, r3, #1
 8002950:	2103      	movs	r1, #3
 8002952:	fa01 f303 	lsl.w	r3, r1, r3
 8002956:	43db      	mvns	r3, r3
 8002958:	401a      	ands	r2, r3
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	3301      	adds	r3, #1
 8002962:	617b      	str	r3, [r7, #20]
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	2b0f      	cmp	r3, #15
 8002968:	f67f af40 	bls.w	80027ec <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800296c:	bf00      	nop
 800296e:	bf00      	nop
 8002970:	371c      	adds	r7, #28
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	40013800 	.word	0x40013800
 8002980:	40020000 	.word	0x40020000
 8002984:	40020400 	.word	0x40020400
 8002988:	40020800 	.word	0x40020800
 800298c:	40020c00 	.word	0x40020c00
 8002990:	40021000 	.word	0x40021000
 8002994:	40013c00 	.word	0x40013c00

08002998 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	460b      	mov	r3, r1
 80029a2:	807b      	strh	r3, [r7, #2]
 80029a4:	4613      	mov	r3, r2
 80029a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029a8:	787b      	ldrb	r3, [r7, #1]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d003      	beq.n	80029b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029ae:	887a      	ldrh	r2, [r7, #2]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80029b4:	e003      	b.n	80029be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029b6:	887b      	ldrh	r3, [r7, #2]
 80029b8:	041a      	lsls	r2, r3, #16
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	619a      	str	r2, [r3, #24]
}
 80029be:	bf00      	nop
 80029c0:	370c      	adds	r7, #12
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr
	...

080029cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b086      	sub	sp, #24
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d101      	bne.n	80029de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e267      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0301 	and.w	r3, r3, #1
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d075      	beq.n	8002ad6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80029ea:	4b88      	ldr	r3, [pc, #544]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	f003 030c 	and.w	r3, r3, #12
 80029f2:	2b04      	cmp	r3, #4
 80029f4:	d00c      	beq.n	8002a10 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029f6:	4b85      	ldr	r3, [pc, #532]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80029fe:	2b08      	cmp	r3, #8
 8002a00:	d112      	bne.n	8002a28 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a02:	4b82      	ldr	r3, [pc, #520]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a0a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a0e:	d10b      	bne.n	8002a28 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a10:	4b7e      	ldr	r3, [pc, #504]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d05b      	beq.n	8002ad4 <HAL_RCC_OscConfig+0x108>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d157      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a24:	2301      	movs	r3, #1
 8002a26:	e242      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a30:	d106      	bne.n	8002a40 <HAL_RCC_OscConfig+0x74>
 8002a32:	4b76      	ldr	r3, [pc, #472]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a75      	ldr	r2, [pc, #468]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002a38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a3c:	6013      	str	r3, [r2, #0]
 8002a3e:	e01d      	b.n	8002a7c <HAL_RCC_OscConfig+0xb0>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a48:	d10c      	bne.n	8002a64 <HAL_RCC_OscConfig+0x98>
 8002a4a:	4b70      	ldr	r3, [pc, #448]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a6f      	ldr	r2, [pc, #444]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002a50:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a54:	6013      	str	r3, [r2, #0]
 8002a56:	4b6d      	ldr	r3, [pc, #436]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a6c      	ldr	r2, [pc, #432]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002a5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a60:	6013      	str	r3, [r2, #0]
 8002a62:	e00b      	b.n	8002a7c <HAL_RCC_OscConfig+0xb0>
 8002a64:	4b69      	ldr	r3, [pc, #420]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a68      	ldr	r2, [pc, #416]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002a6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a6e:	6013      	str	r3, [r2, #0]
 8002a70:	4b66      	ldr	r3, [pc, #408]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a65      	ldr	r2, [pc, #404]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002a76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d013      	beq.n	8002aac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a84:	f7fe ff08 	bl	8001898 <HAL_GetTick>
 8002a88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a8a:	e008      	b.n	8002a9e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a8c:	f7fe ff04 	bl	8001898 <HAL_GetTick>
 8002a90:	4602      	mov	r2, r0
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	2b64      	cmp	r3, #100	; 0x64
 8002a98:	d901      	bls.n	8002a9e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a9a:	2303      	movs	r3, #3
 8002a9c:	e207      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a9e:	4b5b      	ldr	r3, [pc, #364]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d0f0      	beq.n	8002a8c <HAL_RCC_OscConfig+0xc0>
 8002aaa:	e014      	b.n	8002ad6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aac:	f7fe fef4 	bl	8001898 <HAL_GetTick>
 8002ab0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ab2:	e008      	b.n	8002ac6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ab4:	f7fe fef0 	bl	8001898 <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	2b64      	cmp	r3, #100	; 0x64
 8002ac0:	d901      	bls.n	8002ac6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	e1f3      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ac6:	4b51      	ldr	r3, [pc, #324]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d1f0      	bne.n	8002ab4 <HAL_RCC_OscConfig+0xe8>
 8002ad2:	e000      	b.n	8002ad6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ad4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0302 	and.w	r3, r3, #2
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d063      	beq.n	8002baa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002ae2:	4b4a      	ldr	r3, [pc, #296]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	f003 030c 	and.w	r3, r3, #12
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d00b      	beq.n	8002b06 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002aee:	4b47      	ldr	r3, [pc, #284]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002af6:	2b08      	cmp	r3, #8
 8002af8:	d11c      	bne.n	8002b34 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002afa:	4b44      	ldr	r3, [pc, #272]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d116      	bne.n	8002b34 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b06:	4b41      	ldr	r3, [pc, #260]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 0302 	and.w	r3, r3, #2
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d005      	beq.n	8002b1e <HAL_RCC_OscConfig+0x152>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d001      	beq.n	8002b1e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e1c7      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b1e:	4b3b      	ldr	r3, [pc, #236]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	691b      	ldr	r3, [r3, #16]
 8002b2a:	00db      	lsls	r3, r3, #3
 8002b2c:	4937      	ldr	r1, [pc, #220]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b32:	e03a      	b.n	8002baa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d020      	beq.n	8002b7e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b3c:	4b34      	ldr	r3, [pc, #208]	; (8002c10 <HAL_RCC_OscConfig+0x244>)
 8002b3e:	2201      	movs	r2, #1
 8002b40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b42:	f7fe fea9 	bl	8001898 <HAL_GetTick>
 8002b46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b48:	e008      	b.n	8002b5c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b4a:	f7fe fea5 	bl	8001898 <HAL_GetTick>
 8002b4e:	4602      	mov	r2, r0
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	1ad3      	subs	r3, r2, r3
 8002b54:	2b02      	cmp	r3, #2
 8002b56:	d901      	bls.n	8002b5c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002b58:	2303      	movs	r3, #3
 8002b5a:	e1a8      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b5c:	4b2b      	ldr	r3, [pc, #172]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0302 	and.w	r3, r3, #2
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d0f0      	beq.n	8002b4a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b68:	4b28      	ldr	r3, [pc, #160]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	691b      	ldr	r3, [r3, #16]
 8002b74:	00db      	lsls	r3, r3, #3
 8002b76:	4925      	ldr	r1, [pc, #148]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	600b      	str	r3, [r1, #0]
 8002b7c:	e015      	b.n	8002baa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b7e:	4b24      	ldr	r3, [pc, #144]	; (8002c10 <HAL_RCC_OscConfig+0x244>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b84:	f7fe fe88 	bl	8001898 <HAL_GetTick>
 8002b88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b8a:	e008      	b.n	8002b9e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b8c:	f7fe fe84 	bl	8001898 <HAL_GetTick>
 8002b90:	4602      	mov	r2, r0
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	d901      	bls.n	8002b9e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002b9a:	2303      	movs	r3, #3
 8002b9c:	e187      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b9e:	4b1b      	ldr	r3, [pc, #108]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0302 	and.w	r3, r3, #2
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d1f0      	bne.n	8002b8c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 0308 	and.w	r3, r3, #8
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d036      	beq.n	8002c24 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	695b      	ldr	r3, [r3, #20]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d016      	beq.n	8002bec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bbe:	4b15      	ldr	r3, [pc, #84]	; (8002c14 <HAL_RCC_OscConfig+0x248>)
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bc4:	f7fe fe68 	bl	8001898 <HAL_GetTick>
 8002bc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bca:	e008      	b.n	8002bde <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002bcc:	f7fe fe64 	bl	8001898 <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d901      	bls.n	8002bde <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e167      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bde:	4b0b      	ldr	r3, [pc, #44]	; (8002c0c <HAL_RCC_OscConfig+0x240>)
 8002be0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002be2:	f003 0302 	and.w	r3, r3, #2
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d0f0      	beq.n	8002bcc <HAL_RCC_OscConfig+0x200>
 8002bea:	e01b      	b.n	8002c24 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bec:	4b09      	ldr	r3, [pc, #36]	; (8002c14 <HAL_RCC_OscConfig+0x248>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bf2:	f7fe fe51 	bl	8001898 <HAL_GetTick>
 8002bf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bf8:	e00e      	b.n	8002c18 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002bfa:	f7fe fe4d 	bl	8001898 <HAL_GetTick>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	1ad3      	subs	r3, r2, r3
 8002c04:	2b02      	cmp	r3, #2
 8002c06:	d907      	bls.n	8002c18 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002c08:	2303      	movs	r3, #3
 8002c0a:	e150      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
 8002c0c:	40023800 	.word	0x40023800
 8002c10:	42470000 	.word	0x42470000
 8002c14:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c18:	4b88      	ldr	r3, [pc, #544]	; (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002c1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c1c:	f003 0302 	and.w	r3, r3, #2
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d1ea      	bne.n	8002bfa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0304 	and.w	r3, r3, #4
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	f000 8097 	beq.w	8002d60 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c32:	2300      	movs	r3, #0
 8002c34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c36:	4b81      	ldr	r3, [pc, #516]	; (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d10f      	bne.n	8002c62 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c42:	2300      	movs	r3, #0
 8002c44:	60bb      	str	r3, [r7, #8]
 8002c46:	4b7d      	ldr	r3, [pc, #500]	; (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4a:	4a7c      	ldr	r2, [pc, #496]	; (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002c4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c50:	6413      	str	r3, [r2, #64]	; 0x40
 8002c52:	4b7a      	ldr	r3, [pc, #488]	; (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c5a:	60bb      	str	r3, [r7, #8]
 8002c5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c62:	4b77      	ldr	r3, [pc, #476]	; (8002e40 <HAL_RCC_OscConfig+0x474>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d118      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c6e:	4b74      	ldr	r3, [pc, #464]	; (8002e40 <HAL_RCC_OscConfig+0x474>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a73      	ldr	r2, [pc, #460]	; (8002e40 <HAL_RCC_OscConfig+0x474>)
 8002c74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c7a:	f7fe fe0d 	bl	8001898 <HAL_GetTick>
 8002c7e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c80:	e008      	b.n	8002c94 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c82:	f7fe fe09 	bl	8001898 <HAL_GetTick>
 8002c86:	4602      	mov	r2, r0
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	1ad3      	subs	r3, r2, r3
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	d901      	bls.n	8002c94 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002c90:	2303      	movs	r3, #3
 8002c92:	e10c      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c94:	4b6a      	ldr	r3, [pc, #424]	; (8002e40 <HAL_RCC_OscConfig+0x474>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d0f0      	beq.n	8002c82 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d106      	bne.n	8002cb6 <HAL_RCC_OscConfig+0x2ea>
 8002ca8:	4b64      	ldr	r3, [pc, #400]	; (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002caa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cac:	4a63      	ldr	r2, [pc, #396]	; (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002cae:	f043 0301 	orr.w	r3, r3, #1
 8002cb2:	6713      	str	r3, [r2, #112]	; 0x70
 8002cb4:	e01c      	b.n	8002cf0 <HAL_RCC_OscConfig+0x324>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	2b05      	cmp	r3, #5
 8002cbc:	d10c      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x30c>
 8002cbe:	4b5f      	ldr	r3, [pc, #380]	; (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002cc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cc2:	4a5e      	ldr	r2, [pc, #376]	; (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002cc4:	f043 0304 	orr.w	r3, r3, #4
 8002cc8:	6713      	str	r3, [r2, #112]	; 0x70
 8002cca:	4b5c      	ldr	r3, [pc, #368]	; (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002ccc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cce:	4a5b      	ldr	r2, [pc, #364]	; (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002cd0:	f043 0301 	orr.w	r3, r3, #1
 8002cd4:	6713      	str	r3, [r2, #112]	; 0x70
 8002cd6:	e00b      	b.n	8002cf0 <HAL_RCC_OscConfig+0x324>
 8002cd8:	4b58      	ldr	r3, [pc, #352]	; (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002cda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cdc:	4a57      	ldr	r2, [pc, #348]	; (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002cde:	f023 0301 	bic.w	r3, r3, #1
 8002ce2:	6713      	str	r3, [r2, #112]	; 0x70
 8002ce4:	4b55      	ldr	r3, [pc, #340]	; (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002ce6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ce8:	4a54      	ldr	r2, [pc, #336]	; (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002cea:	f023 0304 	bic.w	r3, r3, #4
 8002cee:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d015      	beq.n	8002d24 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cf8:	f7fe fdce 	bl	8001898 <HAL_GetTick>
 8002cfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cfe:	e00a      	b.n	8002d16 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d00:	f7fe fdca 	bl	8001898 <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d901      	bls.n	8002d16 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002d12:	2303      	movs	r3, #3
 8002d14:	e0cb      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d16:	4b49      	ldr	r3, [pc, #292]	; (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002d18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d1a:	f003 0302 	and.w	r3, r3, #2
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d0ee      	beq.n	8002d00 <HAL_RCC_OscConfig+0x334>
 8002d22:	e014      	b.n	8002d4e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d24:	f7fe fdb8 	bl	8001898 <HAL_GetTick>
 8002d28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d2a:	e00a      	b.n	8002d42 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d2c:	f7fe fdb4 	bl	8001898 <HAL_GetTick>
 8002d30:	4602      	mov	r2, r0
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d901      	bls.n	8002d42 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e0b5      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d42:	4b3e      	ldr	r3, [pc, #248]	; (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002d44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d46:	f003 0302 	and.w	r3, r3, #2
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d1ee      	bne.n	8002d2c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d4e:	7dfb      	ldrb	r3, [r7, #23]
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d105      	bne.n	8002d60 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d54:	4b39      	ldr	r3, [pc, #228]	; (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d58:	4a38      	ldr	r2, [pc, #224]	; (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002d5a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d5e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	699b      	ldr	r3, [r3, #24]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	f000 80a1 	beq.w	8002eac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d6a:	4b34      	ldr	r3, [pc, #208]	; (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	f003 030c 	and.w	r3, r3, #12
 8002d72:	2b08      	cmp	r3, #8
 8002d74:	d05c      	beq.n	8002e30 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	699b      	ldr	r3, [r3, #24]
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d141      	bne.n	8002e02 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d7e:	4b31      	ldr	r3, [pc, #196]	; (8002e44 <HAL_RCC_OscConfig+0x478>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d84:	f7fe fd88 	bl	8001898 <HAL_GetTick>
 8002d88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d8a:	e008      	b.n	8002d9e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d8c:	f7fe fd84 	bl	8001898 <HAL_GetTick>
 8002d90:	4602      	mov	r2, r0
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	1ad3      	subs	r3, r2, r3
 8002d96:	2b02      	cmp	r3, #2
 8002d98:	d901      	bls.n	8002d9e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	e087      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d9e:	4b27      	ldr	r3, [pc, #156]	; (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d1f0      	bne.n	8002d8c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	69da      	ldr	r2, [r3, #28]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6a1b      	ldr	r3, [r3, #32]
 8002db2:	431a      	orrs	r2, r3
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db8:	019b      	lsls	r3, r3, #6
 8002dba:	431a      	orrs	r2, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dc0:	085b      	lsrs	r3, r3, #1
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	041b      	lsls	r3, r3, #16
 8002dc6:	431a      	orrs	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dcc:	061b      	lsls	r3, r3, #24
 8002dce:	491b      	ldr	r1, [pc, #108]	; (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dd4:	4b1b      	ldr	r3, [pc, #108]	; (8002e44 <HAL_RCC_OscConfig+0x478>)
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dda:	f7fe fd5d 	bl	8001898 <HAL_GetTick>
 8002dde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002de0:	e008      	b.n	8002df4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002de2:	f7fe fd59 	bl	8001898 <HAL_GetTick>
 8002de6:	4602      	mov	r2, r0
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d901      	bls.n	8002df4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002df0:	2303      	movs	r3, #3
 8002df2:	e05c      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002df4:	4b11      	ldr	r3, [pc, #68]	; (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d0f0      	beq.n	8002de2 <HAL_RCC_OscConfig+0x416>
 8002e00:	e054      	b.n	8002eac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e02:	4b10      	ldr	r3, [pc, #64]	; (8002e44 <HAL_RCC_OscConfig+0x478>)
 8002e04:	2200      	movs	r2, #0
 8002e06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e08:	f7fe fd46 	bl	8001898 <HAL_GetTick>
 8002e0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e0e:	e008      	b.n	8002e22 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e10:	f7fe fd42 	bl	8001898 <HAL_GetTick>
 8002e14:	4602      	mov	r2, r0
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	2b02      	cmp	r3, #2
 8002e1c:	d901      	bls.n	8002e22 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	e045      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e22:	4b06      	ldr	r3, [pc, #24]	; (8002e3c <HAL_RCC_OscConfig+0x470>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d1f0      	bne.n	8002e10 <HAL_RCC_OscConfig+0x444>
 8002e2e:	e03d      	b.n	8002eac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	699b      	ldr	r3, [r3, #24]
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d107      	bne.n	8002e48 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e038      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
 8002e3c:	40023800 	.word	0x40023800
 8002e40:	40007000 	.word	0x40007000
 8002e44:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e48:	4b1b      	ldr	r3, [pc, #108]	; (8002eb8 <HAL_RCC_OscConfig+0x4ec>)
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	699b      	ldr	r3, [r3, #24]
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d028      	beq.n	8002ea8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d121      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e6e:	429a      	cmp	r2, r3
 8002e70:	d11a      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e72:	68fa      	ldr	r2, [r7, #12]
 8002e74:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002e78:	4013      	ands	r3, r2
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002e7e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d111      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e8e:	085b      	lsrs	r3, r3, #1
 8002e90:	3b01      	subs	r3, #1
 8002e92:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d107      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ea2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d001      	beq.n	8002eac <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e000      	b.n	8002eae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002eac:	2300      	movs	r3, #0
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	3718      	adds	r7, #24
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	40023800 	.word	0x40023800

08002ebc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b084      	sub	sp, #16
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d101      	bne.n	8002ed0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e0cc      	b.n	800306a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ed0:	4b68      	ldr	r3, [pc, #416]	; (8003074 <HAL_RCC_ClockConfig+0x1b8>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f003 0307 	and.w	r3, r3, #7
 8002ed8:	683a      	ldr	r2, [r7, #0]
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d90c      	bls.n	8002ef8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ede:	4b65      	ldr	r3, [pc, #404]	; (8003074 <HAL_RCC_ClockConfig+0x1b8>)
 8002ee0:	683a      	ldr	r2, [r7, #0]
 8002ee2:	b2d2      	uxtb	r2, r2
 8002ee4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ee6:	4b63      	ldr	r3, [pc, #396]	; (8003074 <HAL_RCC_ClockConfig+0x1b8>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0307 	and.w	r3, r3, #7
 8002eee:	683a      	ldr	r2, [r7, #0]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d001      	beq.n	8002ef8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e0b8      	b.n	800306a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 0302 	and.w	r3, r3, #2
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d020      	beq.n	8002f46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 0304 	and.w	r3, r3, #4
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d005      	beq.n	8002f1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f10:	4b59      	ldr	r3, [pc, #356]	; (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	4a58      	ldr	r2, [pc, #352]	; (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8002f16:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002f1a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0308 	and.w	r3, r3, #8
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d005      	beq.n	8002f34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f28:	4b53      	ldr	r3, [pc, #332]	; (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	4a52      	ldr	r2, [pc, #328]	; (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8002f2e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002f32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f34:	4b50      	ldr	r3, [pc, #320]	; (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	494d      	ldr	r1, [pc, #308]	; (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8002f42:	4313      	orrs	r3, r2
 8002f44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0301 	and.w	r3, r3, #1
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d044      	beq.n	8002fdc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d107      	bne.n	8002f6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f5a:	4b47      	ldr	r3, [pc, #284]	; (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d119      	bne.n	8002f9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e07f      	b.n	800306a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	2b02      	cmp	r3, #2
 8002f70:	d003      	beq.n	8002f7a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f76:	2b03      	cmp	r3, #3
 8002f78:	d107      	bne.n	8002f8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f7a:	4b3f      	ldr	r3, [pc, #252]	; (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d109      	bne.n	8002f9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e06f      	b.n	800306a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f8a:	4b3b      	ldr	r3, [pc, #236]	; (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0302 	and.w	r3, r3, #2
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d101      	bne.n	8002f9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e067      	b.n	800306a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f9a:	4b37      	ldr	r3, [pc, #220]	; (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	f023 0203 	bic.w	r2, r3, #3
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	4934      	ldr	r1, [pc, #208]	; (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fac:	f7fe fc74 	bl	8001898 <HAL_GetTick>
 8002fb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fb2:	e00a      	b.n	8002fca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fb4:	f7fe fc70 	bl	8001898 <HAL_GetTick>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d901      	bls.n	8002fca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	e04f      	b.n	800306a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fca:	4b2b      	ldr	r3, [pc, #172]	; (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	f003 020c 	and.w	r2, r3, #12
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d1eb      	bne.n	8002fb4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002fdc:	4b25      	ldr	r3, [pc, #148]	; (8003074 <HAL_RCC_ClockConfig+0x1b8>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0307 	and.w	r3, r3, #7
 8002fe4:	683a      	ldr	r2, [r7, #0]
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d20c      	bcs.n	8003004 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fea:	4b22      	ldr	r3, [pc, #136]	; (8003074 <HAL_RCC_ClockConfig+0x1b8>)
 8002fec:	683a      	ldr	r2, [r7, #0]
 8002fee:	b2d2      	uxtb	r2, r2
 8002ff0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ff2:	4b20      	ldr	r3, [pc, #128]	; (8003074 <HAL_RCC_ClockConfig+0x1b8>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 0307 	and.w	r3, r3, #7
 8002ffa:	683a      	ldr	r2, [r7, #0]
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d001      	beq.n	8003004 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e032      	b.n	800306a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0304 	and.w	r3, r3, #4
 800300c:	2b00      	cmp	r3, #0
 800300e:	d008      	beq.n	8003022 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003010:	4b19      	ldr	r3, [pc, #100]	; (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	4916      	ldr	r1, [pc, #88]	; (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 800301e:	4313      	orrs	r3, r2
 8003020:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0308 	and.w	r3, r3, #8
 800302a:	2b00      	cmp	r3, #0
 800302c:	d009      	beq.n	8003042 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800302e:	4b12      	ldr	r3, [pc, #72]	; (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	691b      	ldr	r3, [r3, #16]
 800303a:	00db      	lsls	r3, r3, #3
 800303c:	490e      	ldr	r1, [pc, #56]	; (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 800303e:	4313      	orrs	r3, r2
 8003040:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003042:	f000 f821 	bl	8003088 <HAL_RCC_GetSysClockFreq>
 8003046:	4602      	mov	r2, r0
 8003048:	4b0b      	ldr	r3, [pc, #44]	; (8003078 <HAL_RCC_ClockConfig+0x1bc>)
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	091b      	lsrs	r3, r3, #4
 800304e:	f003 030f 	and.w	r3, r3, #15
 8003052:	490a      	ldr	r1, [pc, #40]	; (800307c <HAL_RCC_ClockConfig+0x1c0>)
 8003054:	5ccb      	ldrb	r3, [r1, r3]
 8003056:	fa22 f303 	lsr.w	r3, r2, r3
 800305a:	4a09      	ldr	r2, [pc, #36]	; (8003080 <HAL_RCC_ClockConfig+0x1c4>)
 800305c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800305e:	4b09      	ldr	r3, [pc, #36]	; (8003084 <HAL_RCC_ClockConfig+0x1c8>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4618      	mov	r0, r3
 8003064:	f7fe fbd4 	bl	8001810 <HAL_InitTick>

  return HAL_OK;
 8003068:	2300      	movs	r3, #0
}
 800306a:	4618      	mov	r0, r3
 800306c:	3710      	adds	r7, #16
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	40023c00 	.word	0x40023c00
 8003078:	40023800 	.word	0x40023800
 800307c:	08004bc8 	.word	0x08004bc8
 8003080:	2000000c 	.word	0x2000000c
 8003084:	20000010 	.word	0x20000010

08003088 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003088:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800308c:	b090      	sub	sp, #64	; 0x40
 800308e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003090:	2300      	movs	r3, #0
 8003092:	637b      	str	r3, [r7, #52]	; 0x34
 8003094:	2300      	movs	r3, #0
 8003096:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003098:	2300      	movs	r3, #0
 800309a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800309c:	2300      	movs	r3, #0
 800309e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80030a0:	4b59      	ldr	r3, [pc, #356]	; (8003208 <HAL_RCC_GetSysClockFreq+0x180>)
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	f003 030c 	and.w	r3, r3, #12
 80030a8:	2b08      	cmp	r3, #8
 80030aa:	d00d      	beq.n	80030c8 <HAL_RCC_GetSysClockFreq+0x40>
 80030ac:	2b08      	cmp	r3, #8
 80030ae:	f200 80a1 	bhi.w	80031f4 <HAL_RCC_GetSysClockFreq+0x16c>
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d002      	beq.n	80030bc <HAL_RCC_GetSysClockFreq+0x34>
 80030b6:	2b04      	cmp	r3, #4
 80030b8:	d003      	beq.n	80030c2 <HAL_RCC_GetSysClockFreq+0x3a>
 80030ba:	e09b      	b.n	80031f4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80030bc:	4b53      	ldr	r3, [pc, #332]	; (800320c <HAL_RCC_GetSysClockFreq+0x184>)
 80030be:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80030c0:	e09b      	b.n	80031fa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80030c2:	4b53      	ldr	r3, [pc, #332]	; (8003210 <HAL_RCC_GetSysClockFreq+0x188>)
 80030c4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80030c6:	e098      	b.n	80031fa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80030c8:	4b4f      	ldr	r3, [pc, #316]	; (8003208 <HAL_RCC_GetSysClockFreq+0x180>)
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80030d0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80030d2:	4b4d      	ldr	r3, [pc, #308]	; (8003208 <HAL_RCC_GetSysClockFreq+0x180>)
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d028      	beq.n	8003130 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030de:	4b4a      	ldr	r3, [pc, #296]	; (8003208 <HAL_RCC_GetSysClockFreq+0x180>)
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	099b      	lsrs	r3, r3, #6
 80030e4:	2200      	movs	r2, #0
 80030e6:	623b      	str	r3, [r7, #32]
 80030e8:	627a      	str	r2, [r7, #36]	; 0x24
 80030ea:	6a3b      	ldr	r3, [r7, #32]
 80030ec:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80030f0:	2100      	movs	r1, #0
 80030f2:	4b47      	ldr	r3, [pc, #284]	; (8003210 <HAL_RCC_GetSysClockFreq+0x188>)
 80030f4:	fb03 f201 	mul.w	r2, r3, r1
 80030f8:	2300      	movs	r3, #0
 80030fa:	fb00 f303 	mul.w	r3, r0, r3
 80030fe:	4413      	add	r3, r2
 8003100:	4a43      	ldr	r2, [pc, #268]	; (8003210 <HAL_RCC_GetSysClockFreq+0x188>)
 8003102:	fba0 1202 	umull	r1, r2, r0, r2
 8003106:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003108:	460a      	mov	r2, r1
 800310a:	62ba      	str	r2, [r7, #40]	; 0x28
 800310c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800310e:	4413      	add	r3, r2
 8003110:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003112:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003114:	2200      	movs	r2, #0
 8003116:	61bb      	str	r3, [r7, #24]
 8003118:	61fa      	str	r2, [r7, #28]
 800311a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800311e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003122:	f7fd f8ad 	bl	8000280 <__aeabi_uldivmod>
 8003126:	4602      	mov	r2, r0
 8003128:	460b      	mov	r3, r1
 800312a:	4613      	mov	r3, r2
 800312c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800312e:	e053      	b.n	80031d8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003130:	4b35      	ldr	r3, [pc, #212]	; (8003208 <HAL_RCC_GetSysClockFreq+0x180>)
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	099b      	lsrs	r3, r3, #6
 8003136:	2200      	movs	r2, #0
 8003138:	613b      	str	r3, [r7, #16]
 800313a:	617a      	str	r2, [r7, #20]
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003142:	f04f 0b00 	mov.w	fp, #0
 8003146:	4652      	mov	r2, sl
 8003148:	465b      	mov	r3, fp
 800314a:	f04f 0000 	mov.w	r0, #0
 800314e:	f04f 0100 	mov.w	r1, #0
 8003152:	0159      	lsls	r1, r3, #5
 8003154:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003158:	0150      	lsls	r0, r2, #5
 800315a:	4602      	mov	r2, r0
 800315c:	460b      	mov	r3, r1
 800315e:	ebb2 080a 	subs.w	r8, r2, sl
 8003162:	eb63 090b 	sbc.w	r9, r3, fp
 8003166:	f04f 0200 	mov.w	r2, #0
 800316a:	f04f 0300 	mov.w	r3, #0
 800316e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003172:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003176:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800317a:	ebb2 0408 	subs.w	r4, r2, r8
 800317e:	eb63 0509 	sbc.w	r5, r3, r9
 8003182:	f04f 0200 	mov.w	r2, #0
 8003186:	f04f 0300 	mov.w	r3, #0
 800318a:	00eb      	lsls	r3, r5, #3
 800318c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003190:	00e2      	lsls	r2, r4, #3
 8003192:	4614      	mov	r4, r2
 8003194:	461d      	mov	r5, r3
 8003196:	eb14 030a 	adds.w	r3, r4, sl
 800319a:	603b      	str	r3, [r7, #0]
 800319c:	eb45 030b 	adc.w	r3, r5, fp
 80031a0:	607b      	str	r3, [r7, #4]
 80031a2:	f04f 0200 	mov.w	r2, #0
 80031a6:	f04f 0300 	mov.w	r3, #0
 80031aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80031ae:	4629      	mov	r1, r5
 80031b0:	028b      	lsls	r3, r1, #10
 80031b2:	4621      	mov	r1, r4
 80031b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80031b8:	4621      	mov	r1, r4
 80031ba:	028a      	lsls	r2, r1, #10
 80031bc:	4610      	mov	r0, r2
 80031be:	4619      	mov	r1, r3
 80031c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031c2:	2200      	movs	r2, #0
 80031c4:	60bb      	str	r3, [r7, #8]
 80031c6:	60fa      	str	r2, [r7, #12]
 80031c8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80031cc:	f7fd f858 	bl	8000280 <__aeabi_uldivmod>
 80031d0:	4602      	mov	r2, r0
 80031d2:	460b      	mov	r3, r1
 80031d4:	4613      	mov	r3, r2
 80031d6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80031d8:	4b0b      	ldr	r3, [pc, #44]	; (8003208 <HAL_RCC_GetSysClockFreq+0x180>)
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	0c1b      	lsrs	r3, r3, #16
 80031de:	f003 0303 	and.w	r3, r3, #3
 80031e2:	3301      	adds	r3, #1
 80031e4:	005b      	lsls	r3, r3, #1
 80031e6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80031e8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80031ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80031f0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80031f2:	e002      	b.n	80031fa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80031f4:	4b05      	ldr	r3, [pc, #20]	; (800320c <HAL_RCC_GetSysClockFreq+0x184>)
 80031f6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80031f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	3740      	adds	r7, #64	; 0x40
 8003200:	46bd      	mov	sp, r7
 8003202:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003206:	bf00      	nop
 8003208:	40023800 	.word	0x40023800
 800320c:	00f42400 	.word	0x00f42400
 8003210:	017d7840 	.word	0x017d7840

08003214 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003214:	b480      	push	{r7}
 8003216:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003218:	4b03      	ldr	r3, [pc, #12]	; (8003228 <HAL_RCC_GetHCLKFreq+0x14>)
 800321a:	681b      	ldr	r3, [r3, #0]
}
 800321c:	4618      	mov	r0, r3
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	2000000c 	.word	0x2000000c

0800322c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003230:	f7ff fff0 	bl	8003214 <HAL_RCC_GetHCLKFreq>
 8003234:	4602      	mov	r2, r0
 8003236:	4b05      	ldr	r3, [pc, #20]	; (800324c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	0a9b      	lsrs	r3, r3, #10
 800323c:	f003 0307 	and.w	r3, r3, #7
 8003240:	4903      	ldr	r1, [pc, #12]	; (8003250 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003242:	5ccb      	ldrb	r3, [r1, r3]
 8003244:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003248:	4618      	mov	r0, r3
 800324a:	bd80      	pop	{r7, pc}
 800324c:	40023800 	.word	0x40023800
 8003250:	08004bd8 	.word	0x08004bd8

08003254 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003258:	f7ff ffdc 	bl	8003214 <HAL_RCC_GetHCLKFreq>
 800325c:	4602      	mov	r2, r0
 800325e:	4b05      	ldr	r3, [pc, #20]	; (8003274 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	0b5b      	lsrs	r3, r3, #13
 8003264:	f003 0307 	and.w	r3, r3, #7
 8003268:	4903      	ldr	r1, [pc, #12]	; (8003278 <HAL_RCC_GetPCLK2Freq+0x24>)
 800326a:	5ccb      	ldrb	r3, [r1, r3]
 800326c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003270:	4618      	mov	r0, r3
 8003272:	bd80      	pop	{r7, pc}
 8003274:	40023800 	.word	0x40023800
 8003278:	08004bd8 	.word	0x08004bd8

0800327c <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003282:	f7fe fb09 	bl	8001898 <HAL_GetTick>
 8003286:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8003288:	4b5d      	ldr	r3, [pc, #372]	; (8003400 <HAL_RCC_DeInit+0x184>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a5c      	ldr	r2, [pc, #368]	; (8003400 <HAL_RCC_DeInit+0x184>)
 800328e:	f043 0301 	orr.w	r3, r3, #1
 8003292:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8003294:	e008      	b.n	80032a8 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003296:	f7fe faff 	bl	8001898 <HAL_GetTick>
 800329a:	4602      	mov	r2, r0
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	1ad3      	subs	r3, r2, r3
 80032a0:	2b02      	cmp	r3, #2
 80032a2:	d901      	bls.n	80032a8 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 80032a4:	2303      	movs	r3, #3
 80032a6:	e0a7      	b.n	80033f8 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80032a8:	4b55      	ldr	r3, [pc, #340]	; (8003400 <HAL_RCC_DeInit+0x184>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 0302 	and.w	r3, r3, #2
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d0f0      	beq.n	8003296 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 80032b4:	4b52      	ldr	r3, [pc, #328]	; (8003400 <HAL_RCC_DeInit+0x184>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a51      	ldr	r2, [pc, #324]	; (8003400 <HAL_RCC_DeInit+0x184>)
 80032ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032be:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80032c0:	f7fe faea 	bl	8001898 <HAL_GetTick>
 80032c4:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 80032c6:	4b4e      	ldr	r3, [pc, #312]	; (8003400 <HAL_RCC_DeInit+0x184>)
 80032c8:	2200      	movs	r2, #0
 80032ca:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80032cc:	e00a      	b.n	80032e4 <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032ce:	f7fe fae3 	bl	8001898 <HAL_GetTick>
 80032d2:	4602      	mov	r2, r0
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	1ad3      	subs	r3, r2, r3
 80032d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80032dc:	4293      	cmp	r3, r2
 80032de:	d901      	bls.n	80032e4 <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 80032e0:	2303      	movs	r3, #3
 80032e2:	e089      	b.n	80033f8 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80032e4:	4b46      	ldr	r3, [pc, #280]	; (8003400 <HAL_RCC_DeInit+0x184>)
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	f003 030c 	and.w	r3, r3, #12
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d1ee      	bne.n	80032ce <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80032f0:	f7fe fad2 	bl	8001898 <HAL_GetTick>
 80032f4:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 80032f6:	4b42      	ldr	r3, [pc, #264]	; (8003400 <HAL_RCC_DeInit+0x184>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a41      	ldr	r2, [pc, #260]	; (8003400 <HAL_RCC_DeInit+0x184>)
 80032fc:	f423 2350 	bic.w	r3, r3, #851968	; 0xd0000
 8003300:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8003302:	e008      	b.n	8003316 <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003304:	f7fe fac8 	bl	8001898 <HAL_GetTick>
 8003308:	4602      	mov	r2, r0
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	2b64      	cmp	r3, #100	; 0x64
 8003310:	d901      	bls.n	8003316 <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 8003312:	2303      	movs	r3, #3
 8003314:	e070      	b.n	80033f8 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8003316:	4b3a      	ldr	r3, [pc, #232]	; (8003400 <HAL_RCC_DeInit+0x184>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d1f0      	bne.n	8003304 <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003322:	f7fe fab9 	bl	8001898 <HAL_GetTick>
 8003326:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8003328:	4b35      	ldr	r3, [pc, #212]	; (8003400 <HAL_RCC_DeInit+0x184>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a34      	ldr	r2, [pc, #208]	; (8003400 <HAL_RCC_DeInit+0x184>)
 800332e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003332:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003334:	e008      	b.n	8003348 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003336:	f7fe faaf 	bl	8001898 <HAL_GetTick>
 800333a:	4602      	mov	r2, r0
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	1ad3      	subs	r3, r2, r3
 8003340:	2b02      	cmp	r3, #2
 8003342:	d901      	bls.n	8003348 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 8003344:	2303      	movs	r3, #3
 8003346:	e057      	b.n	80033f8 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003348:	4b2d      	ldr	r3, [pc, #180]	; (8003400 <HAL_RCC_DeInit+0x184>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003350:	2b00      	cmp	r3, #0
 8003352:	d1f0      	bne.n	8003336 <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003354:	f7fe faa0 	bl	8001898 <HAL_GetTick>
 8003358:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 800335a:	4b29      	ldr	r3, [pc, #164]	; (8003400 <HAL_RCC_DeInit+0x184>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a28      	ldr	r2, [pc, #160]	; (8003400 <HAL_RCC_DeInit+0x184>)
 8003360:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003364:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8003366:	e008      	b.n	800337a <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003368:	f7fe fa96 	bl	8001898 <HAL_GetTick>
 800336c:	4602      	mov	r2, r0
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	2b02      	cmp	r3, #2
 8003374:	d901      	bls.n	800337a <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	e03e      	b.n	80033f8 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 800337a:	4b21      	ldr	r3, [pc, #132]	; (8003400 <HAL_RCC_DeInit+0x184>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d1f0      	bne.n	8003368 <HAL_RCC_DeInit+0xec>
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
#else
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 8003386:	4b1e      	ldr	r3, [pc, #120]	; (8003400 <HAL_RCC_DeInit+0x184>)
 8003388:	4a1e      	ldr	r2, [pc, #120]	; (8003404 <HAL_RCC_DeInit+0x188>)
 800338a:	605a      	str	r2, [r3, #4]
  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
 800338c:	4b1c      	ldr	r3, [pc, #112]	; (8003400 <HAL_RCC_DeInit+0x184>)
 800338e:	4a1e      	ldr	r2, [pc, #120]	; (8003408 <HAL_RCC_DeInit+0x18c>)
 8003390:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 8003394:	4b1a      	ldr	r3, [pc, #104]	; (8003400 <HAL_RCC_DeInit+0x184>)
 8003396:	68db      	ldr	r3, [r3, #12]
 8003398:	4a19      	ldr	r2, [pc, #100]	; (8003400 <HAL_RCC_DeInit+0x184>)
 800339a:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 800339e:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 80033a0:	4b17      	ldr	r3, [pc, #92]	; (8003400 <HAL_RCC_DeInit+0x184>)
 80033a2:	68db      	ldr	r3, [r3, #12]
 80033a4:	4a16      	ldr	r2, [pc, #88]	; (8003400 <HAL_RCC_DeInit+0x184>)
 80033a6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80033aa:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_CSSC);
 80033ac:	4b14      	ldr	r3, [pc, #80]	; (8003400 <HAL_RCC_DeInit+0x184>)
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	4a13      	ldr	r2, [pc, #76]	; (8003400 <HAL_RCC_DeInit+0x184>)
 80033b2:	f443 031f 	orr.w	r3, r3, #10420224	; 0x9f0000
 80033b6:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 80033b8:	4b11      	ldr	r3, [pc, #68]	; (8003400 <HAL_RCC_DeInit+0x184>)
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	4a10      	ldr	r2, [pc, #64]	; (8003400 <HAL_RCC_DeInit+0x184>)
 80033be:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80033c2:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80033c4:	4b0e      	ldr	r3, [pc, #56]	; (8003400 <HAL_RCC_DeInit+0x184>)
 80033c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033c8:	4a0d      	ldr	r2, [pc, #52]	; (8003400 <HAL_RCC_DeInit+0x184>)
 80033ca:	f023 0301 	bic.w	r3, r3, #1
 80033ce:	6753      	str	r3, [r2, #116]	; 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 80033d0:	4b0b      	ldr	r3, [pc, #44]	; (8003400 <HAL_RCC_DeInit+0x184>)
 80033d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033d4:	4a0a      	ldr	r2, [pc, #40]	; (8003400 <HAL_RCC_DeInit+0x184>)
 80033d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80033da:	6753      	str	r3, [r2, #116]	; 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 80033dc:	4b0b      	ldr	r3, [pc, #44]	; (800340c <HAL_RCC_DeInit+0x190>)
 80033de:	4a0c      	ldr	r2, [pc, #48]	; (8003410 <HAL_RCC_DeInit+0x194>)
 80033e0:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if(HAL_InitTick(uwTickPrio) != HAL_OK)
 80033e2:	4b0c      	ldr	r3, [pc, #48]	; (8003414 <HAL_RCC_DeInit+0x198>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4618      	mov	r0, r3
 80033e8:	f7fe fa12 	bl	8001810 <HAL_InitTick>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d001      	beq.n	80033f6 <HAL_RCC_DeInit+0x17a>
  {
    return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e000      	b.n	80033f8 <HAL_RCC_DeInit+0x17c>
  }
  else
  {
    return HAL_OK;
 80033f6:	2300      	movs	r3, #0
  }
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	3708      	adds	r7, #8
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	40023800 	.word	0x40023800
 8003404:	04003010 	.word	0x04003010
 8003408:	20003000 	.word	0x20003000
 800340c:	2000000c 	.word	0x2000000c
 8003410:	00f42400 	.word	0x00f42400
 8003414:	20000010 	.word	0x20000010

08003418 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b082      	sub	sp, #8
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d101      	bne.n	800342a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e03f      	b.n	80034aa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003430:	b2db      	uxtb	r3, r3
 8003432:	2b00      	cmp	r3, #0
 8003434:	d106      	bne.n	8003444 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	f7fe f8ee 	bl	8001620 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2224      	movs	r2, #36	; 0x24
 8003448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	68da      	ldr	r2, [r3, #12]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800345a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	f000 f9f9 	bl	8003854 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	691a      	ldr	r2, [r3, #16]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003470:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	695a      	ldr	r2, [r3, #20]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003480:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	68da      	ldr	r2, [r3, #12]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003490:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2200      	movs	r2, #0
 8003496:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2220      	movs	r2, #32
 800349c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2220      	movs	r2, #32
 80034a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80034a8:	2300      	movs	r3, #0
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3708      	adds	r7, #8
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}

080034b2 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80034b2:	b580      	push	{r7, lr}
 80034b4:	b082      	sub	sp, #8
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d101      	bne.n	80034c4 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e021      	b.n	8003508 <HAL_UART_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2224      	movs	r2, #36	; 0x24
 80034c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	68da      	ldr	r2, [r3, #12]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80034da:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f7fe f91b 	bl	8001718 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2200      	movs	r2, #0
 80034e6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_RESET;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2200      	movs	r2, #0
 80034ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2200      	movs	r2, #0
 80034fc:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003506:	2300      	movs	r3, #0
}
 8003508:	4618      	mov	r0, r3
 800350a:	3708      	adds	r7, #8
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}

08003510 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b08a      	sub	sp, #40	; 0x28
 8003514:	af02      	add	r7, sp, #8
 8003516:	60f8      	str	r0, [r7, #12]
 8003518:	60b9      	str	r1, [r7, #8]
 800351a:	603b      	str	r3, [r7, #0]
 800351c:	4613      	mov	r3, r2
 800351e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003520:	2300      	movs	r3, #0
 8003522:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800352a:	b2db      	uxtb	r3, r3
 800352c:	2b20      	cmp	r3, #32
 800352e:	d17c      	bne.n	800362a <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d002      	beq.n	800353c <HAL_UART_Transmit+0x2c>
 8003536:	88fb      	ldrh	r3, [r7, #6]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d101      	bne.n	8003540 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e075      	b.n	800362c <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003546:	2b01      	cmp	r3, #1
 8003548:	d101      	bne.n	800354e <HAL_UART_Transmit+0x3e>
 800354a:	2302      	movs	r3, #2
 800354c:	e06e      	b.n	800362c <HAL_UART_Transmit+0x11c>
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2201      	movs	r2, #1
 8003552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2200      	movs	r2, #0
 800355a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2221      	movs	r2, #33	; 0x21
 8003560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003564:	f7fe f998 	bl	8001898 <HAL_GetTick>
 8003568:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	88fa      	ldrh	r2, [r7, #6]
 800356e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	88fa      	ldrh	r2, [r7, #6]
 8003574:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800357e:	d108      	bne.n	8003592 <HAL_UART_Transmit+0x82>
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	691b      	ldr	r3, [r3, #16]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d104      	bne.n	8003592 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003588:	2300      	movs	r3, #0
 800358a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	61bb      	str	r3, [r7, #24]
 8003590:	e003      	b.n	800359a <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003596:	2300      	movs	r3, #0
 8003598:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2200      	movs	r2, #0
 800359e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80035a2:	e02a      	b.n	80035fa <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	9300      	str	r3, [sp, #0]
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	2200      	movs	r2, #0
 80035ac:	2180      	movs	r1, #128	; 0x80
 80035ae:	68f8      	ldr	r0, [r7, #12]
 80035b0:	f000 f8e2 	bl	8003778 <UART_WaitOnFlagUntilTimeout>
 80035b4:	4603      	mov	r3, r0
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d001      	beq.n	80035be <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80035ba:	2303      	movs	r3, #3
 80035bc:	e036      	b.n	800362c <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80035be:	69fb      	ldr	r3, [r7, #28]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d10b      	bne.n	80035dc <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80035c4:	69bb      	ldr	r3, [r7, #24]
 80035c6:	881b      	ldrh	r3, [r3, #0]
 80035c8:	461a      	mov	r2, r3
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035d2:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80035d4:	69bb      	ldr	r3, [r7, #24]
 80035d6:	3302      	adds	r3, #2
 80035d8:	61bb      	str	r3, [r7, #24]
 80035da:	e007      	b.n	80035ec <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80035dc:	69fb      	ldr	r3, [r7, #28]
 80035de:	781a      	ldrb	r2, [r3, #0]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	3301      	adds	r3, #1
 80035ea:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80035f0:	b29b      	uxth	r3, r3
 80035f2:	3b01      	subs	r3, #1
 80035f4:	b29a      	uxth	r2, r3
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80035fe:	b29b      	uxth	r3, r3
 8003600:	2b00      	cmp	r3, #0
 8003602:	d1cf      	bne.n	80035a4 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	9300      	str	r3, [sp, #0]
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	2200      	movs	r2, #0
 800360c:	2140      	movs	r1, #64	; 0x40
 800360e:	68f8      	ldr	r0, [r7, #12]
 8003610:	f000 f8b2 	bl	8003778 <UART_WaitOnFlagUntilTimeout>
 8003614:	4603      	mov	r3, r0
 8003616:	2b00      	cmp	r3, #0
 8003618:	d001      	beq.n	800361e <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800361a:	2303      	movs	r3, #3
 800361c:	e006      	b.n	800362c <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2220      	movs	r2, #32
 8003622:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003626:	2300      	movs	r3, #0
 8003628:	e000      	b.n	800362c <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800362a:	2302      	movs	r3, #2
  }
}
 800362c:	4618      	mov	r0, r3
 800362e:	3720      	adds	r7, #32
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}

08003634 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b08a      	sub	sp, #40	; 0x28
 8003638:	af02      	add	r7, sp, #8
 800363a:	60f8      	str	r0, [r7, #12]
 800363c:	60b9      	str	r1, [r7, #8]
 800363e:	603b      	str	r3, [r7, #0]
 8003640:	4613      	mov	r3, r2
 8003642:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003644:	2300      	movs	r3, #0
 8003646:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800364e:	b2db      	uxtb	r3, r3
 8003650:	2b20      	cmp	r3, #32
 8003652:	f040 808c 	bne.w	800376e <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d002      	beq.n	8003662 <HAL_UART_Receive+0x2e>
 800365c:	88fb      	ldrh	r3, [r7, #6]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d101      	bne.n	8003666 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e084      	b.n	8003770 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800366c:	2b01      	cmp	r3, #1
 800366e:	d101      	bne.n	8003674 <HAL_UART_Receive+0x40>
 8003670:	2302      	movs	r3, #2
 8003672:	e07d      	b.n	8003770 <HAL_UART_Receive+0x13c>
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2201      	movs	r2, #1
 8003678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2200      	movs	r2, #0
 8003680:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2222      	movs	r2, #34	; 0x22
 8003686:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2200      	movs	r2, #0
 800368e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003690:	f7fe f902 	bl	8001898 <HAL_GetTick>
 8003694:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	88fa      	ldrh	r2, [r7, #6]
 800369a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	88fa      	ldrh	r2, [r7, #6]
 80036a0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036aa:	d108      	bne.n	80036be <HAL_UART_Receive+0x8a>
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	691b      	ldr	r3, [r3, #16]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d104      	bne.n	80036be <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 80036b4:	2300      	movs	r3, #0
 80036b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	61bb      	str	r3, [r7, #24]
 80036bc:	e003      	b.n	80036c6 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80036c2:	2300      	movs	r3, #0
 80036c4:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2200      	movs	r2, #0
 80036ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80036ce:	e043      	b.n	8003758 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	9300      	str	r3, [sp, #0]
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	2200      	movs	r2, #0
 80036d8:	2120      	movs	r1, #32
 80036da:	68f8      	ldr	r0, [r7, #12]
 80036dc:	f000 f84c 	bl	8003778 <UART_WaitOnFlagUntilTimeout>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d001      	beq.n	80036ea <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e042      	b.n	8003770 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d10c      	bne.n	800370a <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	b29b      	uxth	r3, r3
 80036f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036fc:	b29a      	uxth	r2, r3
 80036fe:	69bb      	ldr	r3, [r7, #24]
 8003700:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003702:	69bb      	ldr	r3, [r7, #24]
 8003704:	3302      	adds	r3, #2
 8003706:	61bb      	str	r3, [r7, #24]
 8003708:	e01f      	b.n	800374a <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003712:	d007      	beq.n	8003724 <HAL_UART_Receive+0xf0>
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d10a      	bne.n	8003732 <HAL_UART_Receive+0xfe>
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	691b      	ldr	r3, [r3, #16]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d106      	bne.n	8003732 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	b2da      	uxtb	r2, r3
 800372c:	69fb      	ldr	r3, [r7, #28]
 800372e:	701a      	strb	r2, [r3, #0]
 8003730:	e008      	b.n	8003744 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	b2db      	uxtb	r3, r3
 800373a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800373e:	b2da      	uxtb	r2, r3
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003744:	69fb      	ldr	r3, [r7, #28]
 8003746:	3301      	adds	r3, #1
 8003748:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800374e:	b29b      	uxth	r3, r3
 8003750:	3b01      	subs	r3, #1
 8003752:	b29a      	uxth	r2, r3
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800375c:	b29b      	uxth	r3, r3
 800375e:	2b00      	cmp	r3, #0
 8003760:	d1b6      	bne.n	80036d0 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2220      	movs	r2, #32
 8003766:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800376a:	2300      	movs	r3, #0
 800376c:	e000      	b.n	8003770 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 800376e:	2302      	movs	r3, #2
  }
}
 8003770:	4618      	mov	r0, r3
 8003772:	3720      	adds	r7, #32
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}

08003778 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b090      	sub	sp, #64	; 0x40
 800377c:	af00      	add	r7, sp, #0
 800377e:	60f8      	str	r0, [r7, #12]
 8003780:	60b9      	str	r1, [r7, #8]
 8003782:	603b      	str	r3, [r7, #0]
 8003784:	4613      	mov	r3, r2
 8003786:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003788:	e050      	b.n	800382c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800378a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800378c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003790:	d04c      	beq.n	800382c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003792:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003794:	2b00      	cmp	r3, #0
 8003796:	d007      	beq.n	80037a8 <UART_WaitOnFlagUntilTimeout+0x30>
 8003798:	f7fe f87e 	bl	8001898 <HAL_GetTick>
 800379c:	4602      	mov	r2, r0
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d241      	bcs.n	800382c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	330c      	adds	r3, #12
 80037ae:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037b2:	e853 3f00 	ldrex	r3, [r3]
 80037b6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80037b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ba:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80037be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	330c      	adds	r3, #12
 80037c6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80037c8:	637a      	str	r2, [r7, #52]	; 0x34
 80037ca:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037cc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80037ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80037d0:	e841 2300 	strex	r3, r2, [r1]
 80037d4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80037d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d1e5      	bne.n	80037a8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	3314      	adds	r3, #20
 80037e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	e853 3f00 	ldrex	r3, [r3]
 80037ea:	613b      	str	r3, [r7, #16]
   return(result);
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	f023 0301 	bic.w	r3, r3, #1
 80037f2:	63bb      	str	r3, [r7, #56]	; 0x38
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	3314      	adds	r3, #20
 80037fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80037fc:	623a      	str	r2, [r7, #32]
 80037fe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003800:	69f9      	ldr	r1, [r7, #28]
 8003802:	6a3a      	ldr	r2, [r7, #32]
 8003804:	e841 2300 	strex	r3, r2, [r1]
 8003808:	61bb      	str	r3, [r7, #24]
   return(result);
 800380a:	69bb      	ldr	r3, [r7, #24]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d1e5      	bne.n	80037dc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2220      	movs	r2, #32
 8003814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2220      	movs	r2, #32
 800381c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2200      	movs	r2, #0
 8003824:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003828:	2303      	movs	r3, #3
 800382a:	e00f      	b.n	800384c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	4013      	ands	r3, r2
 8003836:	68ba      	ldr	r2, [r7, #8]
 8003838:	429a      	cmp	r2, r3
 800383a:	bf0c      	ite	eq
 800383c:	2301      	moveq	r3, #1
 800383e:	2300      	movne	r3, #0
 8003840:	b2db      	uxtb	r3, r3
 8003842:	461a      	mov	r2, r3
 8003844:	79fb      	ldrb	r3, [r7, #7]
 8003846:	429a      	cmp	r2, r3
 8003848:	d09f      	beq.n	800378a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800384a:	2300      	movs	r3, #0
}
 800384c:	4618      	mov	r0, r3
 800384e:	3740      	adds	r7, #64	; 0x40
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}

08003854 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003854:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003858:	b0c0      	sub	sp, #256	; 0x100
 800385a:	af00      	add	r7, sp, #0
 800385c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003860:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	691b      	ldr	r3, [r3, #16]
 8003868:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800386c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003870:	68d9      	ldr	r1, [r3, #12]
 8003872:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	ea40 0301 	orr.w	r3, r0, r1
 800387c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800387e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003882:	689a      	ldr	r2, [r3, #8]
 8003884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003888:	691b      	ldr	r3, [r3, #16]
 800388a:	431a      	orrs	r2, r3
 800388c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003890:	695b      	ldr	r3, [r3, #20]
 8003892:	431a      	orrs	r2, r3
 8003894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003898:	69db      	ldr	r3, [r3, #28]
 800389a:	4313      	orrs	r3, r2
 800389c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80038a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80038ac:	f021 010c 	bic.w	r1, r1, #12
 80038b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80038ba:	430b      	orrs	r3, r1
 80038bc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80038be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	695b      	ldr	r3, [r3, #20]
 80038c6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80038ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038ce:	6999      	ldr	r1, [r3, #24]
 80038d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	ea40 0301 	orr.w	r3, r0, r1
 80038da:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80038dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	4b8f      	ldr	r3, [pc, #572]	; (8003b20 <UART_SetConfig+0x2cc>)
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d005      	beq.n	80038f4 <UART_SetConfig+0xa0>
 80038e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	4b8d      	ldr	r3, [pc, #564]	; (8003b24 <UART_SetConfig+0x2d0>)
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d104      	bne.n	80038fe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80038f4:	f7ff fcae 	bl	8003254 <HAL_RCC_GetPCLK2Freq>
 80038f8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80038fc:	e003      	b.n	8003906 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80038fe:	f7ff fc95 	bl	800322c <HAL_RCC_GetPCLK1Freq>
 8003902:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003906:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800390a:	69db      	ldr	r3, [r3, #28]
 800390c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003910:	f040 810c 	bne.w	8003b2c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003914:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003918:	2200      	movs	r2, #0
 800391a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800391e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003922:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003926:	4622      	mov	r2, r4
 8003928:	462b      	mov	r3, r5
 800392a:	1891      	adds	r1, r2, r2
 800392c:	65b9      	str	r1, [r7, #88]	; 0x58
 800392e:	415b      	adcs	r3, r3
 8003930:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003932:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003936:	4621      	mov	r1, r4
 8003938:	eb12 0801 	adds.w	r8, r2, r1
 800393c:	4629      	mov	r1, r5
 800393e:	eb43 0901 	adc.w	r9, r3, r1
 8003942:	f04f 0200 	mov.w	r2, #0
 8003946:	f04f 0300 	mov.w	r3, #0
 800394a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800394e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003952:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003956:	4690      	mov	r8, r2
 8003958:	4699      	mov	r9, r3
 800395a:	4623      	mov	r3, r4
 800395c:	eb18 0303 	adds.w	r3, r8, r3
 8003960:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003964:	462b      	mov	r3, r5
 8003966:	eb49 0303 	adc.w	r3, r9, r3
 800396a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800396e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	2200      	movs	r2, #0
 8003976:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800397a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800397e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003982:	460b      	mov	r3, r1
 8003984:	18db      	adds	r3, r3, r3
 8003986:	653b      	str	r3, [r7, #80]	; 0x50
 8003988:	4613      	mov	r3, r2
 800398a:	eb42 0303 	adc.w	r3, r2, r3
 800398e:	657b      	str	r3, [r7, #84]	; 0x54
 8003990:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003994:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003998:	f7fc fc72 	bl	8000280 <__aeabi_uldivmod>
 800399c:	4602      	mov	r2, r0
 800399e:	460b      	mov	r3, r1
 80039a0:	4b61      	ldr	r3, [pc, #388]	; (8003b28 <UART_SetConfig+0x2d4>)
 80039a2:	fba3 2302 	umull	r2, r3, r3, r2
 80039a6:	095b      	lsrs	r3, r3, #5
 80039a8:	011c      	lsls	r4, r3, #4
 80039aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80039ae:	2200      	movs	r2, #0
 80039b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80039b4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80039b8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80039bc:	4642      	mov	r2, r8
 80039be:	464b      	mov	r3, r9
 80039c0:	1891      	adds	r1, r2, r2
 80039c2:	64b9      	str	r1, [r7, #72]	; 0x48
 80039c4:	415b      	adcs	r3, r3
 80039c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80039c8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80039cc:	4641      	mov	r1, r8
 80039ce:	eb12 0a01 	adds.w	sl, r2, r1
 80039d2:	4649      	mov	r1, r9
 80039d4:	eb43 0b01 	adc.w	fp, r3, r1
 80039d8:	f04f 0200 	mov.w	r2, #0
 80039dc:	f04f 0300 	mov.w	r3, #0
 80039e0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80039e4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80039e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80039ec:	4692      	mov	sl, r2
 80039ee:	469b      	mov	fp, r3
 80039f0:	4643      	mov	r3, r8
 80039f2:	eb1a 0303 	adds.w	r3, sl, r3
 80039f6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80039fa:	464b      	mov	r3, r9
 80039fc:	eb4b 0303 	adc.w	r3, fp, r3
 8003a00:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003a04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003a10:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003a14:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003a18:	460b      	mov	r3, r1
 8003a1a:	18db      	adds	r3, r3, r3
 8003a1c:	643b      	str	r3, [r7, #64]	; 0x40
 8003a1e:	4613      	mov	r3, r2
 8003a20:	eb42 0303 	adc.w	r3, r2, r3
 8003a24:	647b      	str	r3, [r7, #68]	; 0x44
 8003a26:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003a2a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003a2e:	f7fc fc27 	bl	8000280 <__aeabi_uldivmod>
 8003a32:	4602      	mov	r2, r0
 8003a34:	460b      	mov	r3, r1
 8003a36:	4611      	mov	r1, r2
 8003a38:	4b3b      	ldr	r3, [pc, #236]	; (8003b28 <UART_SetConfig+0x2d4>)
 8003a3a:	fba3 2301 	umull	r2, r3, r3, r1
 8003a3e:	095b      	lsrs	r3, r3, #5
 8003a40:	2264      	movs	r2, #100	; 0x64
 8003a42:	fb02 f303 	mul.w	r3, r2, r3
 8003a46:	1acb      	subs	r3, r1, r3
 8003a48:	00db      	lsls	r3, r3, #3
 8003a4a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003a4e:	4b36      	ldr	r3, [pc, #216]	; (8003b28 <UART_SetConfig+0x2d4>)
 8003a50:	fba3 2302 	umull	r2, r3, r3, r2
 8003a54:	095b      	lsrs	r3, r3, #5
 8003a56:	005b      	lsls	r3, r3, #1
 8003a58:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003a5c:	441c      	add	r4, r3
 8003a5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003a62:	2200      	movs	r2, #0
 8003a64:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003a68:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003a6c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003a70:	4642      	mov	r2, r8
 8003a72:	464b      	mov	r3, r9
 8003a74:	1891      	adds	r1, r2, r2
 8003a76:	63b9      	str	r1, [r7, #56]	; 0x38
 8003a78:	415b      	adcs	r3, r3
 8003a7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a7c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003a80:	4641      	mov	r1, r8
 8003a82:	1851      	adds	r1, r2, r1
 8003a84:	6339      	str	r1, [r7, #48]	; 0x30
 8003a86:	4649      	mov	r1, r9
 8003a88:	414b      	adcs	r3, r1
 8003a8a:	637b      	str	r3, [r7, #52]	; 0x34
 8003a8c:	f04f 0200 	mov.w	r2, #0
 8003a90:	f04f 0300 	mov.w	r3, #0
 8003a94:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003a98:	4659      	mov	r1, fp
 8003a9a:	00cb      	lsls	r3, r1, #3
 8003a9c:	4651      	mov	r1, sl
 8003a9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003aa2:	4651      	mov	r1, sl
 8003aa4:	00ca      	lsls	r2, r1, #3
 8003aa6:	4610      	mov	r0, r2
 8003aa8:	4619      	mov	r1, r3
 8003aaa:	4603      	mov	r3, r0
 8003aac:	4642      	mov	r2, r8
 8003aae:	189b      	adds	r3, r3, r2
 8003ab0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003ab4:	464b      	mov	r3, r9
 8003ab6:	460a      	mov	r2, r1
 8003ab8:	eb42 0303 	adc.w	r3, r2, r3
 8003abc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003acc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003ad0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003ad4:	460b      	mov	r3, r1
 8003ad6:	18db      	adds	r3, r3, r3
 8003ad8:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ada:	4613      	mov	r3, r2
 8003adc:	eb42 0303 	adc.w	r3, r2, r3
 8003ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ae2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003ae6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003aea:	f7fc fbc9 	bl	8000280 <__aeabi_uldivmod>
 8003aee:	4602      	mov	r2, r0
 8003af0:	460b      	mov	r3, r1
 8003af2:	4b0d      	ldr	r3, [pc, #52]	; (8003b28 <UART_SetConfig+0x2d4>)
 8003af4:	fba3 1302 	umull	r1, r3, r3, r2
 8003af8:	095b      	lsrs	r3, r3, #5
 8003afa:	2164      	movs	r1, #100	; 0x64
 8003afc:	fb01 f303 	mul.w	r3, r1, r3
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	00db      	lsls	r3, r3, #3
 8003b04:	3332      	adds	r3, #50	; 0x32
 8003b06:	4a08      	ldr	r2, [pc, #32]	; (8003b28 <UART_SetConfig+0x2d4>)
 8003b08:	fba2 2303 	umull	r2, r3, r2, r3
 8003b0c:	095b      	lsrs	r3, r3, #5
 8003b0e:	f003 0207 	and.w	r2, r3, #7
 8003b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4422      	add	r2, r4
 8003b1a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003b1c:	e105      	b.n	8003d2a <UART_SetConfig+0x4d6>
 8003b1e:	bf00      	nop
 8003b20:	40011000 	.word	0x40011000
 8003b24:	40011400 	.word	0x40011400
 8003b28:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003b2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b30:	2200      	movs	r2, #0
 8003b32:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003b36:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003b3a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003b3e:	4642      	mov	r2, r8
 8003b40:	464b      	mov	r3, r9
 8003b42:	1891      	adds	r1, r2, r2
 8003b44:	6239      	str	r1, [r7, #32]
 8003b46:	415b      	adcs	r3, r3
 8003b48:	627b      	str	r3, [r7, #36]	; 0x24
 8003b4a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003b4e:	4641      	mov	r1, r8
 8003b50:	1854      	adds	r4, r2, r1
 8003b52:	4649      	mov	r1, r9
 8003b54:	eb43 0501 	adc.w	r5, r3, r1
 8003b58:	f04f 0200 	mov.w	r2, #0
 8003b5c:	f04f 0300 	mov.w	r3, #0
 8003b60:	00eb      	lsls	r3, r5, #3
 8003b62:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b66:	00e2      	lsls	r2, r4, #3
 8003b68:	4614      	mov	r4, r2
 8003b6a:	461d      	mov	r5, r3
 8003b6c:	4643      	mov	r3, r8
 8003b6e:	18e3      	adds	r3, r4, r3
 8003b70:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003b74:	464b      	mov	r3, r9
 8003b76:	eb45 0303 	adc.w	r3, r5, r3
 8003b7a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003b7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003b8a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003b8e:	f04f 0200 	mov.w	r2, #0
 8003b92:	f04f 0300 	mov.w	r3, #0
 8003b96:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003b9a:	4629      	mov	r1, r5
 8003b9c:	008b      	lsls	r3, r1, #2
 8003b9e:	4621      	mov	r1, r4
 8003ba0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003ba4:	4621      	mov	r1, r4
 8003ba6:	008a      	lsls	r2, r1, #2
 8003ba8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003bac:	f7fc fb68 	bl	8000280 <__aeabi_uldivmod>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	460b      	mov	r3, r1
 8003bb4:	4b60      	ldr	r3, [pc, #384]	; (8003d38 <UART_SetConfig+0x4e4>)
 8003bb6:	fba3 2302 	umull	r2, r3, r3, r2
 8003bba:	095b      	lsrs	r3, r3, #5
 8003bbc:	011c      	lsls	r4, r3, #4
 8003bbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003bc8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003bcc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003bd0:	4642      	mov	r2, r8
 8003bd2:	464b      	mov	r3, r9
 8003bd4:	1891      	adds	r1, r2, r2
 8003bd6:	61b9      	str	r1, [r7, #24]
 8003bd8:	415b      	adcs	r3, r3
 8003bda:	61fb      	str	r3, [r7, #28]
 8003bdc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003be0:	4641      	mov	r1, r8
 8003be2:	1851      	adds	r1, r2, r1
 8003be4:	6139      	str	r1, [r7, #16]
 8003be6:	4649      	mov	r1, r9
 8003be8:	414b      	adcs	r3, r1
 8003bea:	617b      	str	r3, [r7, #20]
 8003bec:	f04f 0200 	mov.w	r2, #0
 8003bf0:	f04f 0300 	mov.w	r3, #0
 8003bf4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003bf8:	4659      	mov	r1, fp
 8003bfa:	00cb      	lsls	r3, r1, #3
 8003bfc:	4651      	mov	r1, sl
 8003bfe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c02:	4651      	mov	r1, sl
 8003c04:	00ca      	lsls	r2, r1, #3
 8003c06:	4610      	mov	r0, r2
 8003c08:	4619      	mov	r1, r3
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	4642      	mov	r2, r8
 8003c0e:	189b      	adds	r3, r3, r2
 8003c10:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003c14:	464b      	mov	r3, r9
 8003c16:	460a      	mov	r2, r1
 8003c18:	eb42 0303 	adc.w	r3, r2, r3
 8003c1c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	67bb      	str	r3, [r7, #120]	; 0x78
 8003c2a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003c2c:	f04f 0200 	mov.w	r2, #0
 8003c30:	f04f 0300 	mov.w	r3, #0
 8003c34:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003c38:	4649      	mov	r1, r9
 8003c3a:	008b      	lsls	r3, r1, #2
 8003c3c:	4641      	mov	r1, r8
 8003c3e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c42:	4641      	mov	r1, r8
 8003c44:	008a      	lsls	r2, r1, #2
 8003c46:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003c4a:	f7fc fb19 	bl	8000280 <__aeabi_uldivmod>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	460b      	mov	r3, r1
 8003c52:	4b39      	ldr	r3, [pc, #228]	; (8003d38 <UART_SetConfig+0x4e4>)
 8003c54:	fba3 1302 	umull	r1, r3, r3, r2
 8003c58:	095b      	lsrs	r3, r3, #5
 8003c5a:	2164      	movs	r1, #100	; 0x64
 8003c5c:	fb01 f303 	mul.w	r3, r1, r3
 8003c60:	1ad3      	subs	r3, r2, r3
 8003c62:	011b      	lsls	r3, r3, #4
 8003c64:	3332      	adds	r3, #50	; 0x32
 8003c66:	4a34      	ldr	r2, [pc, #208]	; (8003d38 <UART_SetConfig+0x4e4>)
 8003c68:	fba2 2303 	umull	r2, r3, r2, r3
 8003c6c:	095b      	lsrs	r3, r3, #5
 8003c6e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c72:	441c      	add	r4, r3
 8003c74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003c78:	2200      	movs	r2, #0
 8003c7a:	673b      	str	r3, [r7, #112]	; 0x70
 8003c7c:	677a      	str	r2, [r7, #116]	; 0x74
 8003c7e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003c82:	4642      	mov	r2, r8
 8003c84:	464b      	mov	r3, r9
 8003c86:	1891      	adds	r1, r2, r2
 8003c88:	60b9      	str	r1, [r7, #8]
 8003c8a:	415b      	adcs	r3, r3
 8003c8c:	60fb      	str	r3, [r7, #12]
 8003c8e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c92:	4641      	mov	r1, r8
 8003c94:	1851      	adds	r1, r2, r1
 8003c96:	6039      	str	r1, [r7, #0]
 8003c98:	4649      	mov	r1, r9
 8003c9a:	414b      	adcs	r3, r1
 8003c9c:	607b      	str	r3, [r7, #4]
 8003c9e:	f04f 0200 	mov.w	r2, #0
 8003ca2:	f04f 0300 	mov.w	r3, #0
 8003ca6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003caa:	4659      	mov	r1, fp
 8003cac:	00cb      	lsls	r3, r1, #3
 8003cae:	4651      	mov	r1, sl
 8003cb0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003cb4:	4651      	mov	r1, sl
 8003cb6:	00ca      	lsls	r2, r1, #3
 8003cb8:	4610      	mov	r0, r2
 8003cba:	4619      	mov	r1, r3
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	4642      	mov	r2, r8
 8003cc0:	189b      	adds	r3, r3, r2
 8003cc2:	66bb      	str	r3, [r7, #104]	; 0x68
 8003cc4:	464b      	mov	r3, r9
 8003cc6:	460a      	mov	r2, r1
 8003cc8:	eb42 0303 	adc.w	r3, r2, r3
 8003ccc:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003cce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	663b      	str	r3, [r7, #96]	; 0x60
 8003cd8:	667a      	str	r2, [r7, #100]	; 0x64
 8003cda:	f04f 0200 	mov.w	r2, #0
 8003cde:	f04f 0300 	mov.w	r3, #0
 8003ce2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003ce6:	4649      	mov	r1, r9
 8003ce8:	008b      	lsls	r3, r1, #2
 8003cea:	4641      	mov	r1, r8
 8003cec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003cf0:	4641      	mov	r1, r8
 8003cf2:	008a      	lsls	r2, r1, #2
 8003cf4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003cf8:	f7fc fac2 	bl	8000280 <__aeabi_uldivmod>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	460b      	mov	r3, r1
 8003d00:	4b0d      	ldr	r3, [pc, #52]	; (8003d38 <UART_SetConfig+0x4e4>)
 8003d02:	fba3 1302 	umull	r1, r3, r3, r2
 8003d06:	095b      	lsrs	r3, r3, #5
 8003d08:	2164      	movs	r1, #100	; 0x64
 8003d0a:	fb01 f303 	mul.w	r3, r1, r3
 8003d0e:	1ad3      	subs	r3, r2, r3
 8003d10:	011b      	lsls	r3, r3, #4
 8003d12:	3332      	adds	r3, #50	; 0x32
 8003d14:	4a08      	ldr	r2, [pc, #32]	; (8003d38 <UART_SetConfig+0x4e4>)
 8003d16:	fba2 2303 	umull	r2, r3, r2, r3
 8003d1a:	095b      	lsrs	r3, r3, #5
 8003d1c:	f003 020f 	and.w	r2, r3, #15
 8003d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4422      	add	r2, r4
 8003d28:	609a      	str	r2, [r3, #8]
}
 8003d2a:	bf00      	nop
 8003d2c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003d30:	46bd      	mov	sp, r7
 8003d32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d36:	bf00      	nop
 8003d38:	51eb851f 	.word	0x51eb851f

08003d3c <__errno>:
 8003d3c:	4b01      	ldr	r3, [pc, #4]	; (8003d44 <__errno+0x8>)
 8003d3e:	6818      	ldr	r0, [r3, #0]
 8003d40:	4770      	bx	lr
 8003d42:	bf00      	nop
 8003d44:	20000018 	.word	0x20000018

08003d48 <__libc_init_array>:
 8003d48:	b570      	push	{r4, r5, r6, lr}
 8003d4a:	4d0d      	ldr	r5, [pc, #52]	; (8003d80 <__libc_init_array+0x38>)
 8003d4c:	4c0d      	ldr	r4, [pc, #52]	; (8003d84 <__libc_init_array+0x3c>)
 8003d4e:	1b64      	subs	r4, r4, r5
 8003d50:	10a4      	asrs	r4, r4, #2
 8003d52:	2600      	movs	r6, #0
 8003d54:	42a6      	cmp	r6, r4
 8003d56:	d109      	bne.n	8003d6c <__libc_init_array+0x24>
 8003d58:	4d0b      	ldr	r5, [pc, #44]	; (8003d88 <__libc_init_array+0x40>)
 8003d5a:	4c0c      	ldr	r4, [pc, #48]	; (8003d8c <__libc_init_array+0x44>)
 8003d5c:	f000 fc8e 	bl	800467c <_init>
 8003d60:	1b64      	subs	r4, r4, r5
 8003d62:	10a4      	asrs	r4, r4, #2
 8003d64:	2600      	movs	r6, #0
 8003d66:	42a6      	cmp	r6, r4
 8003d68:	d105      	bne.n	8003d76 <__libc_init_array+0x2e>
 8003d6a:	bd70      	pop	{r4, r5, r6, pc}
 8003d6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d70:	4798      	blx	r3
 8003d72:	3601      	adds	r6, #1
 8003d74:	e7ee      	b.n	8003d54 <__libc_init_array+0xc>
 8003d76:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d7a:	4798      	blx	r3
 8003d7c:	3601      	adds	r6, #1
 8003d7e:	e7f2      	b.n	8003d66 <__libc_init_array+0x1e>
 8003d80:	08004c1c 	.word	0x08004c1c
 8003d84:	08004c1c 	.word	0x08004c1c
 8003d88:	08004c1c 	.word	0x08004c1c
 8003d8c:	08004c20 	.word	0x08004c20

08003d90 <memset>:
 8003d90:	4402      	add	r2, r0
 8003d92:	4603      	mov	r3, r0
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d100      	bne.n	8003d9a <memset+0xa>
 8003d98:	4770      	bx	lr
 8003d9a:	f803 1b01 	strb.w	r1, [r3], #1
 8003d9e:	e7f9      	b.n	8003d94 <memset+0x4>

08003da0 <_vsiprintf_r>:
 8003da0:	b500      	push	{lr}
 8003da2:	b09b      	sub	sp, #108	; 0x6c
 8003da4:	9100      	str	r1, [sp, #0]
 8003da6:	9104      	str	r1, [sp, #16]
 8003da8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003dac:	9105      	str	r1, [sp, #20]
 8003dae:	9102      	str	r1, [sp, #8]
 8003db0:	4905      	ldr	r1, [pc, #20]	; (8003dc8 <_vsiprintf_r+0x28>)
 8003db2:	9103      	str	r1, [sp, #12]
 8003db4:	4669      	mov	r1, sp
 8003db6:	f000 f86f 	bl	8003e98 <_svfiprintf_r>
 8003dba:	9b00      	ldr	r3, [sp, #0]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	701a      	strb	r2, [r3, #0]
 8003dc0:	b01b      	add	sp, #108	; 0x6c
 8003dc2:	f85d fb04 	ldr.w	pc, [sp], #4
 8003dc6:	bf00      	nop
 8003dc8:	ffff0208 	.word	0xffff0208

08003dcc <vsiprintf>:
 8003dcc:	4613      	mov	r3, r2
 8003dce:	460a      	mov	r2, r1
 8003dd0:	4601      	mov	r1, r0
 8003dd2:	4802      	ldr	r0, [pc, #8]	; (8003ddc <vsiprintf+0x10>)
 8003dd4:	6800      	ldr	r0, [r0, #0]
 8003dd6:	f7ff bfe3 	b.w	8003da0 <_vsiprintf_r>
 8003dda:	bf00      	nop
 8003ddc:	20000018 	.word	0x20000018

08003de0 <__ssputs_r>:
 8003de0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003de4:	688e      	ldr	r6, [r1, #8]
 8003de6:	429e      	cmp	r6, r3
 8003de8:	4682      	mov	sl, r0
 8003dea:	460c      	mov	r4, r1
 8003dec:	4690      	mov	r8, r2
 8003dee:	461f      	mov	r7, r3
 8003df0:	d838      	bhi.n	8003e64 <__ssputs_r+0x84>
 8003df2:	898a      	ldrh	r2, [r1, #12]
 8003df4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003df8:	d032      	beq.n	8003e60 <__ssputs_r+0x80>
 8003dfa:	6825      	ldr	r5, [r4, #0]
 8003dfc:	6909      	ldr	r1, [r1, #16]
 8003dfe:	eba5 0901 	sub.w	r9, r5, r1
 8003e02:	6965      	ldr	r5, [r4, #20]
 8003e04:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003e08:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003e0c:	3301      	adds	r3, #1
 8003e0e:	444b      	add	r3, r9
 8003e10:	106d      	asrs	r5, r5, #1
 8003e12:	429d      	cmp	r5, r3
 8003e14:	bf38      	it	cc
 8003e16:	461d      	movcc	r5, r3
 8003e18:	0553      	lsls	r3, r2, #21
 8003e1a:	d531      	bpl.n	8003e80 <__ssputs_r+0xa0>
 8003e1c:	4629      	mov	r1, r5
 8003e1e:	f000 fb63 	bl	80044e8 <_malloc_r>
 8003e22:	4606      	mov	r6, r0
 8003e24:	b950      	cbnz	r0, 8003e3c <__ssputs_r+0x5c>
 8003e26:	230c      	movs	r3, #12
 8003e28:	f8ca 3000 	str.w	r3, [sl]
 8003e2c:	89a3      	ldrh	r3, [r4, #12]
 8003e2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e32:	81a3      	strh	r3, [r4, #12]
 8003e34:	f04f 30ff 	mov.w	r0, #4294967295
 8003e38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e3c:	6921      	ldr	r1, [r4, #16]
 8003e3e:	464a      	mov	r2, r9
 8003e40:	f000 fabe 	bl	80043c0 <memcpy>
 8003e44:	89a3      	ldrh	r3, [r4, #12]
 8003e46:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003e4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e4e:	81a3      	strh	r3, [r4, #12]
 8003e50:	6126      	str	r6, [r4, #16]
 8003e52:	6165      	str	r5, [r4, #20]
 8003e54:	444e      	add	r6, r9
 8003e56:	eba5 0509 	sub.w	r5, r5, r9
 8003e5a:	6026      	str	r6, [r4, #0]
 8003e5c:	60a5      	str	r5, [r4, #8]
 8003e5e:	463e      	mov	r6, r7
 8003e60:	42be      	cmp	r6, r7
 8003e62:	d900      	bls.n	8003e66 <__ssputs_r+0x86>
 8003e64:	463e      	mov	r6, r7
 8003e66:	6820      	ldr	r0, [r4, #0]
 8003e68:	4632      	mov	r2, r6
 8003e6a:	4641      	mov	r1, r8
 8003e6c:	f000 fab6 	bl	80043dc <memmove>
 8003e70:	68a3      	ldr	r3, [r4, #8]
 8003e72:	1b9b      	subs	r3, r3, r6
 8003e74:	60a3      	str	r3, [r4, #8]
 8003e76:	6823      	ldr	r3, [r4, #0]
 8003e78:	4433      	add	r3, r6
 8003e7a:	6023      	str	r3, [r4, #0]
 8003e7c:	2000      	movs	r0, #0
 8003e7e:	e7db      	b.n	8003e38 <__ssputs_r+0x58>
 8003e80:	462a      	mov	r2, r5
 8003e82:	f000 fba5 	bl	80045d0 <_realloc_r>
 8003e86:	4606      	mov	r6, r0
 8003e88:	2800      	cmp	r0, #0
 8003e8a:	d1e1      	bne.n	8003e50 <__ssputs_r+0x70>
 8003e8c:	6921      	ldr	r1, [r4, #16]
 8003e8e:	4650      	mov	r0, sl
 8003e90:	f000 fabe 	bl	8004410 <_free_r>
 8003e94:	e7c7      	b.n	8003e26 <__ssputs_r+0x46>
	...

08003e98 <_svfiprintf_r>:
 8003e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e9c:	4698      	mov	r8, r3
 8003e9e:	898b      	ldrh	r3, [r1, #12]
 8003ea0:	061b      	lsls	r3, r3, #24
 8003ea2:	b09d      	sub	sp, #116	; 0x74
 8003ea4:	4607      	mov	r7, r0
 8003ea6:	460d      	mov	r5, r1
 8003ea8:	4614      	mov	r4, r2
 8003eaa:	d50e      	bpl.n	8003eca <_svfiprintf_r+0x32>
 8003eac:	690b      	ldr	r3, [r1, #16]
 8003eae:	b963      	cbnz	r3, 8003eca <_svfiprintf_r+0x32>
 8003eb0:	2140      	movs	r1, #64	; 0x40
 8003eb2:	f000 fb19 	bl	80044e8 <_malloc_r>
 8003eb6:	6028      	str	r0, [r5, #0]
 8003eb8:	6128      	str	r0, [r5, #16]
 8003eba:	b920      	cbnz	r0, 8003ec6 <_svfiprintf_r+0x2e>
 8003ebc:	230c      	movs	r3, #12
 8003ebe:	603b      	str	r3, [r7, #0]
 8003ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ec4:	e0d1      	b.n	800406a <_svfiprintf_r+0x1d2>
 8003ec6:	2340      	movs	r3, #64	; 0x40
 8003ec8:	616b      	str	r3, [r5, #20]
 8003eca:	2300      	movs	r3, #0
 8003ecc:	9309      	str	r3, [sp, #36]	; 0x24
 8003ece:	2320      	movs	r3, #32
 8003ed0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003ed4:	f8cd 800c 	str.w	r8, [sp, #12]
 8003ed8:	2330      	movs	r3, #48	; 0x30
 8003eda:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004084 <_svfiprintf_r+0x1ec>
 8003ede:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003ee2:	f04f 0901 	mov.w	r9, #1
 8003ee6:	4623      	mov	r3, r4
 8003ee8:	469a      	mov	sl, r3
 8003eea:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003eee:	b10a      	cbz	r2, 8003ef4 <_svfiprintf_r+0x5c>
 8003ef0:	2a25      	cmp	r2, #37	; 0x25
 8003ef2:	d1f9      	bne.n	8003ee8 <_svfiprintf_r+0x50>
 8003ef4:	ebba 0b04 	subs.w	fp, sl, r4
 8003ef8:	d00b      	beq.n	8003f12 <_svfiprintf_r+0x7a>
 8003efa:	465b      	mov	r3, fp
 8003efc:	4622      	mov	r2, r4
 8003efe:	4629      	mov	r1, r5
 8003f00:	4638      	mov	r0, r7
 8003f02:	f7ff ff6d 	bl	8003de0 <__ssputs_r>
 8003f06:	3001      	adds	r0, #1
 8003f08:	f000 80aa 	beq.w	8004060 <_svfiprintf_r+0x1c8>
 8003f0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003f0e:	445a      	add	r2, fp
 8003f10:	9209      	str	r2, [sp, #36]	; 0x24
 8003f12:	f89a 3000 	ldrb.w	r3, [sl]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	f000 80a2 	beq.w	8004060 <_svfiprintf_r+0x1c8>
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	f04f 32ff 	mov.w	r2, #4294967295
 8003f22:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003f26:	f10a 0a01 	add.w	sl, sl, #1
 8003f2a:	9304      	str	r3, [sp, #16]
 8003f2c:	9307      	str	r3, [sp, #28]
 8003f2e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003f32:	931a      	str	r3, [sp, #104]	; 0x68
 8003f34:	4654      	mov	r4, sl
 8003f36:	2205      	movs	r2, #5
 8003f38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f3c:	4851      	ldr	r0, [pc, #324]	; (8004084 <_svfiprintf_r+0x1ec>)
 8003f3e:	f7fc f94f 	bl	80001e0 <memchr>
 8003f42:	9a04      	ldr	r2, [sp, #16]
 8003f44:	b9d8      	cbnz	r0, 8003f7e <_svfiprintf_r+0xe6>
 8003f46:	06d0      	lsls	r0, r2, #27
 8003f48:	bf44      	itt	mi
 8003f4a:	2320      	movmi	r3, #32
 8003f4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003f50:	0711      	lsls	r1, r2, #28
 8003f52:	bf44      	itt	mi
 8003f54:	232b      	movmi	r3, #43	; 0x2b
 8003f56:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003f5a:	f89a 3000 	ldrb.w	r3, [sl]
 8003f5e:	2b2a      	cmp	r3, #42	; 0x2a
 8003f60:	d015      	beq.n	8003f8e <_svfiprintf_r+0xf6>
 8003f62:	9a07      	ldr	r2, [sp, #28]
 8003f64:	4654      	mov	r4, sl
 8003f66:	2000      	movs	r0, #0
 8003f68:	f04f 0c0a 	mov.w	ip, #10
 8003f6c:	4621      	mov	r1, r4
 8003f6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003f72:	3b30      	subs	r3, #48	; 0x30
 8003f74:	2b09      	cmp	r3, #9
 8003f76:	d94e      	bls.n	8004016 <_svfiprintf_r+0x17e>
 8003f78:	b1b0      	cbz	r0, 8003fa8 <_svfiprintf_r+0x110>
 8003f7a:	9207      	str	r2, [sp, #28]
 8003f7c:	e014      	b.n	8003fa8 <_svfiprintf_r+0x110>
 8003f7e:	eba0 0308 	sub.w	r3, r0, r8
 8003f82:	fa09 f303 	lsl.w	r3, r9, r3
 8003f86:	4313      	orrs	r3, r2
 8003f88:	9304      	str	r3, [sp, #16]
 8003f8a:	46a2      	mov	sl, r4
 8003f8c:	e7d2      	b.n	8003f34 <_svfiprintf_r+0x9c>
 8003f8e:	9b03      	ldr	r3, [sp, #12]
 8003f90:	1d19      	adds	r1, r3, #4
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	9103      	str	r1, [sp, #12]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	bfbb      	ittet	lt
 8003f9a:	425b      	neglt	r3, r3
 8003f9c:	f042 0202 	orrlt.w	r2, r2, #2
 8003fa0:	9307      	strge	r3, [sp, #28]
 8003fa2:	9307      	strlt	r3, [sp, #28]
 8003fa4:	bfb8      	it	lt
 8003fa6:	9204      	strlt	r2, [sp, #16]
 8003fa8:	7823      	ldrb	r3, [r4, #0]
 8003faa:	2b2e      	cmp	r3, #46	; 0x2e
 8003fac:	d10c      	bne.n	8003fc8 <_svfiprintf_r+0x130>
 8003fae:	7863      	ldrb	r3, [r4, #1]
 8003fb0:	2b2a      	cmp	r3, #42	; 0x2a
 8003fb2:	d135      	bne.n	8004020 <_svfiprintf_r+0x188>
 8003fb4:	9b03      	ldr	r3, [sp, #12]
 8003fb6:	1d1a      	adds	r2, r3, #4
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	9203      	str	r2, [sp, #12]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	bfb8      	it	lt
 8003fc0:	f04f 33ff 	movlt.w	r3, #4294967295
 8003fc4:	3402      	adds	r4, #2
 8003fc6:	9305      	str	r3, [sp, #20]
 8003fc8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004094 <_svfiprintf_r+0x1fc>
 8003fcc:	7821      	ldrb	r1, [r4, #0]
 8003fce:	2203      	movs	r2, #3
 8003fd0:	4650      	mov	r0, sl
 8003fd2:	f7fc f905 	bl	80001e0 <memchr>
 8003fd6:	b140      	cbz	r0, 8003fea <_svfiprintf_r+0x152>
 8003fd8:	2340      	movs	r3, #64	; 0x40
 8003fda:	eba0 000a 	sub.w	r0, r0, sl
 8003fde:	fa03 f000 	lsl.w	r0, r3, r0
 8003fe2:	9b04      	ldr	r3, [sp, #16]
 8003fe4:	4303      	orrs	r3, r0
 8003fe6:	3401      	adds	r4, #1
 8003fe8:	9304      	str	r3, [sp, #16]
 8003fea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fee:	4826      	ldr	r0, [pc, #152]	; (8004088 <_svfiprintf_r+0x1f0>)
 8003ff0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003ff4:	2206      	movs	r2, #6
 8003ff6:	f7fc f8f3 	bl	80001e0 <memchr>
 8003ffa:	2800      	cmp	r0, #0
 8003ffc:	d038      	beq.n	8004070 <_svfiprintf_r+0x1d8>
 8003ffe:	4b23      	ldr	r3, [pc, #140]	; (800408c <_svfiprintf_r+0x1f4>)
 8004000:	bb1b      	cbnz	r3, 800404a <_svfiprintf_r+0x1b2>
 8004002:	9b03      	ldr	r3, [sp, #12]
 8004004:	3307      	adds	r3, #7
 8004006:	f023 0307 	bic.w	r3, r3, #7
 800400a:	3308      	adds	r3, #8
 800400c:	9303      	str	r3, [sp, #12]
 800400e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004010:	4433      	add	r3, r6
 8004012:	9309      	str	r3, [sp, #36]	; 0x24
 8004014:	e767      	b.n	8003ee6 <_svfiprintf_r+0x4e>
 8004016:	fb0c 3202 	mla	r2, ip, r2, r3
 800401a:	460c      	mov	r4, r1
 800401c:	2001      	movs	r0, #1
 800401e:	e7a5      	b.n	8003f6c <_svfiprintf_r+0xd4>
 8004020:	2300      	movs	r3, #0
 8004022:	3401      	adds	r4, #1
 8004024:	9305      	str	r3, [sp, #20]
 8004026:	4619      	mov	r1, r3
 8004028:	f04f 0c0a 	mov.w	ip, #10
 800402c:	4620      	mov	r0, r4
 800402e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004032:	3a30      	subs	r2, #48	; 0x30
 8004034:	2a09      	cmp	r2, #9
 8004036:	d903      	bls.n	8004040 <_svfiprintf_r+0x1a8>
 8004038:	2b00      	cmp	r3, #0
 800403a:	d0c5      	beq.n	8003fc8 <_svfiprintf_r+0x130>
 800403c:	9105      	str	r1, [sp, #20]
 800403e:	e7c3      	b.n	8003fc8 <_svfiprintf_r+0x130>
 8004040:	fb0c 2101 	mla	r1, ip, r1, r2
 8004044:	4604      	mov	r4, r0
 8004046:	2301      	movs	r3, #1
 8004048:	e7f0      	b.n	800402c <_svfiprintf_r+0x194>
 800404a:	ab03      	add	r3, sp, #12
 800404c:	9300      	str	r3, [sp, #0]
 800404e:	462a      	mov	r2, r5
 8004050:	4b0f      	ldr	r3, [pc, #60]	; (8004090 <_svfiprintf_r+0x1f8>)
 8004052:	a904      	add	r1, sp, #16
 8004054:	4638      	mov	r0, r7
 8004056:	f3af 8000 	nop.w
 800405a:	1c42      	adds	r2, r0, #1
 800405c:	4606      	mov	r6, r0
 800405e:	d1d6      	bne.n	800400e <_svfiprintf_r+0x176>
 8004060:	89ab      	ldrh	r3, [r5, #12]
 8004062:	065b      	lsls	r3, r3, #25
 8004064:	f53f af2c 	bmi.w	8003ec0 <_svfiprintf_r+0x28>
 8004068:	9809      	ldr	r0, [sp, #36]	; 0x24
 800406a:	b01d      	add	sp, #116	; 0x74
 800406c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004070:	ab03      	add	r3, sp, #12
 8004072:	9300      	str	r3, [sp, #0]
 8004074:	462a      	mov	r2, r5
 8004076:	4b06      	ldr	r3, [pc, #24]	; (8004090 <_svfiprintf_r+0x1f8>)
 8004078:	a904      	add	r1, sp, #16
 800407a:	4638      	mov	r0, r7
 800407c:	f000 f87a 	bl	8004174 <_printf_i>
 8004080:	e7eb      	b.n	800405a <_svfiprintf_r+0x1c2>
 8004082:	bf00      	nop
 8004084:	08004be0 	.word	0x08004be0
 8004088:	08004bea 	.word	0x08004bea
 800408c:	00000000 	.word	0x00000000
 8004090:	08003de1 	.word	0x08003de1
 8004094:	08004be6 	.word	0x08004be6

08004098 <_printf_common>:
 8004098:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800409c:	4616      	mov	r6, r2
 800409e:	4699      	mov	r9, r3
 80040a0:	688a      	ldr	r2, [r1, #8]
 80040a2:	690b      	ldr	r3, [r1, #16]
 80040a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80040a8:	4293      	cmp	r3, r2
 80040aa:	bfb8      	it	lt
 80040ac:	4613      	movlt	r3, r2
 80040ae:	6033      	str	r3, [r6, #0]
 80040b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80040b4:	4607      	mov	r7, r0
 80040b6:	460c      	mov	r4, r1
 80040b8:	b10a      	cbz	r2, 80040be <_printf_common+0x26>
 80040ba:	3301      	adds	r3, #1
 80040bc:	6033      	str	r3, [r6, #0]
 80040be:	6823      	ldr	r3, [r4, #0]
 80040c0:	0699      	lsls	r1, r3, #26
 80040c2:	bf42      	ittt	mi
 80040c4:	6833      	ldrmi	r3, [r6, #0]
 80040c6:	3302      	addmi	r3, #2
 80040c8:	6033      	strmi	r3, [r6, #0]
 80040ca:	6825      	ldr	r5, [r4, #0]
 80040cc:	f015 0506 	ands.w	r5, r5, #6
 80040d0:	d106      	bne.n	80040e0 <_printf_common+0x48>
 80040d2:	f104 0a19 	add.w	sl, r4, #25
 80040d6:	68e3      	ldr	r3, [r4, #12]
 80040d8:	6832      	ldr	r2, [r6, #0]
 80040da:	1a9b      	subs	r3, r3, r2
 80040dc:	42ab      	cmp	r3, r5
 80040de:	dc26      	bgt.n	800412e <_printf_common+0x96>
 80040e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80040e4:	1e13      	subs	r3, r2, #0
 80040e6:	6822      	ldr	r2, [r4, #0]
 80040e8:	bf18      	it	ne
 80040ea:	2301      	movne	r3, #1
 80040ec:	0692      	lsls	r2, r2, #26
 80040ee:	d42b      	bmi.n	8004148 <_printf_common+0xb0>
 80040f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80040f4:	4649      	mov	r1, r9
 80040f6:	4638      	mov	r0, r7
 80040f8:	47c0      	blx	r8
 80040fa:	3001      	adds	r0, #1
 80040fc:	d01e      	beq.n	800413c <_printf_common+0xa4>
 80040fe:	6823      	ldr	r3, [r4, #0]
 8004100:	68e5      	ldr	r5, [r4, #12]
 8004102:	6832      	ldr	r2, [r6, #0]
 8004104:	f003 0306 	and.w	r3, r3, #6
 8004108:	2b04      	cmp	r3, #4
 800410a:	bf08      	it	eq
 800410c:	1aad      	subeq	r5, r5, r2
 800410e:	68a3      	ldr	r3, [r4, #8]
 8004110:	6922      	ldr	r2, [r4, #16]
 8004112:	bf0c      	ite	eq
 8004114:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004118:	2500      	movne	r5, #0
 800411a:	4293      	cmp	r3, r2
 800411c:	bfc4      	itt	gt
 800411e:	1a9b      	subgt	r3, r3, r2
 8004120:	18ed      	addgt	r5, r5, r3
 8004122:	2600      	movs	r6, #0
 8004124:	341a      	adds	r4, #26
 8004126:	42b5      	cmp	r5, r6
 8004128:	d11a      	bne.n	8004160 <_printf_common+0xc8>
 800412a:	2000      	movs	r0, #0
 800412c:	e008      	b.n	8004140 <_printf_common+0xa8>
 800412e:	2301      	movs	r3, #1
 8004130:	4652      	mov	r2, sl
 8004132:	4649      	mov	r1, r9
 8004134:	4638      	mov	r0, r7
 8004136:	47c0      	blx	r8
 8004138:	3001      	adds	r0, #1
 800413a:	d103      	bne.n	8004144 <_printf_common+0xac>
 800413c:	f04f 30ff 	mov.w	r0, #4294967295
 8004140:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004144:	3501      	adds	r5, #1
 8004146:	e7c6      	b.n	80040d6 <_printf_common+0x3e>
 8004148:	18e1      	adds	r1, r4, r3
 800414a:	1c5a      	adds	r2, r3, #1
 800414c:	2030      	movs	r0, #48	; 0x30
 800414e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004152:	4422      	add	r2, r4
 8004154:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004158:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800415c:	3302      	adds	r3, #2
 800415e:	e7c7      	b.n	80040f0 <_printf_common+0x58>
 8004160:	2301      	movs	r3, #1
 8004162:	4622      	mov	r2, r4
 8004164:	4649      	mov	r1, r9
 8004166:	4638      	mov	r0, r7
 8004168:	47c0      	blx	r8
 800416a:	3001      	adds	r0, #1
 800416c:	d0e6      	beq.n	800413c <_printf_common+0xa4>
 800416e:	3601      	adds	r6, #1
 8004170:	e7d9      	b.n	8004126 <_printf_common+0x8e>
	...

08004174 <_printf_i>:
 8004174:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004178:	7e0f      	ldrb	r7, [r1, #24]
 800417a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800417c:	2f78      	cmp	r7, #120	; 0x78
 800417e:	4691      	mov	r9, r2
 8004180:	4680      	mov	r8, r0
 8004182:	460c      	mov	r4, r1
 8004184:	469a      	mov	sl, r3
 8004186:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800418a:	d807      	bhi.n	800419c <_printf_i+0x28>
 800418c:	2f62      	cmp	r7, #98	; 0x62
 800418e:	d80a      	bhi.n	80041a6 <_printf_i+0x32>
 8004190:	2f00      	cmp	r7, #0
 8004192:	f000 80d8 	beq.w	8004346 <_printf_i+0x1d2>
 8004196:	2f58      	cmp	r7, #88	; 0x58
 8004198:	f000 80a3 	beq.w	80042e2 <_printf_i+0x16e>
 800419c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80041a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80041a4:	e03a      	b.n	800421c <_printf_i+0xa8>
 80041a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80041aa:	2b15      	cmp	r3, #21
 80041ac:	d8f6      	bhi.n	800419c <_printf_i+0x28>
 80041ae:	a101      	add	r1, pc, #4	; (adr r1, 80041b4 <_printf_i+0x40>)
 80041b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80041b4:	0800420d 	.word	0x0800420d
 80041b8:	08004221 	.word	0x08004221
 80041bc:	0800419d 	.word	0x0800419d
 80041c0:	0800419d 	.word	0x0800419d
 80041c4:	0800419d 	.word	0x0800419d
 80041c8:	0800419d 	.word	0x0800419d
 80041cc:	08004221 	.word	0x08004221
 80041d0:	0800419d 	.word	0x0800419d
 80041d4:	0800419d 	.word	0x0800419d
 80041d8:	0800419d 	.word	0x0800419d
 80041dc:	0800419d 	.word	0x0800419d
 80041e0:	0800432d 	.word	0x0800432d
 80041e4:	08004251 	.word	0x08004251
 80041e8:	0800430f 	.word	0x0800430f
 80041ec:	0800419d 	.word	0x0800419d
 80041f0:	0800419d 	.word	0x0800419d
 80041f4:	0800434f 	.word	0x0800434f
 80041f8:	0800419d 	.word	0x0800419d
 80041fc:	08004251 	.word	0x08004251
 8004200:	0800419d 	.word	0x0800419d
 8004204:	0800419d 	.word	0x0800419d
 8004208:	08004317 	.word	0x08004317
 800420c:	682b      	ldr	r3, [r5, #0]
 800420e:	1d1a      	adds	r2, r3, #4
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	602a      	str	r2, [r5, #0]
 8004214:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004218:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800421c:	2301      	movs	r3, #1
 800421e:	e0a3      	b.n	8004368 <_printf_i+0x1f4>
 8004220:	6820      	ldr	r0, [r4, #0]
 8004222:	6829      	ldr	r1, [r5, #0]
 8004224:	0606      	lsls	r6, r0, #24
 8004226:	f101 0304 	add.w	r3, r1, #4
 800422a:	d50a      	bpl.n	8004242 <_printf_i+0xce>
 800422c:	680e      	ldr	r6, [r1, #0]
 800422e:	602b      	str	r3, [r5, #0]
 8004230:	2e00      	cmp	r6, #0
 8004232:	da03      	bge.n	800423c <_printf_i+0xc8>
 8004234:	232d      	movs	r3, #45	; 0x2d
 8004236:	4276      	negs	r6, r6
 8004238:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800423c:	485e      	ldr	r0, [pc, #376]	; (80043b8 <_printf_i+0x244>)
 800423e:	230a      	movs	r3, #10
 8004240:	e019      	b.n	8004276 <_printf_i+0x102>
 8004242:	680e      	ldr	r6, [r1, #0]
 8004244:	602b      	str	r3, [r5, #0]
 8004246:	f010 0f40 	tst.w	r0, #64	; 0x40
 800424a:	bf18      	it	ne
 800424c:	b236      	sxthne	r6, r6
 800424e:	e7ef      	b.n	8004230 <_printf_i+0xbc>
 8004250:	682b      	ldr	r3, [r5, #0]
 8004252:	6820      	ldr	r0, [r4, #0]
 8004254:	1d19      	adds	r1, r3, #4
 8004256:	6029      	str	r1, [r5, #0]
 8004258:	0601      	lsls	r1, r0, #24
 800425a:	d501      	bpl.n	8004260 <_printf_i+0xec>
 800425c:	681e      	ldr	r6, [r3, #0]
 800425e:	e002      	b.n	8004266 <_printf_i+0xf2>
 8004260:	0646      	lsls	r6, r0, #25
 8004262:	d5fb      	bpl.n	800425c <_printf_i+0xe8>
 8004264:	881e      	ldrh	r6, [r3, #0]
 8004266:	4854      	ldr	r0, [pc, #336]	; (80043b8 <_printf_i+0x244>)
 8004268:	2f6f      	cmp	r7, #111	; 0x6f
 800426a:	bf0c      	ite	eq
 800426c:	2308      	moveq	r3, #8
 800426e:	230a      	movne	r3, #10
 8004270:	2100      	movs	r1, #0
 8004272:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004276:	6865      	ldr	r5, [r4, #4]
 8004278:	60a5      	str	r5, [r4, #8]
 800427a:	2d00      	cmp	r5, #0
 800427c:	bfa2      	ittt	ge
 800427e:	6821      	ldrge	r1, [r4, #0]
 8004280:	f021 0104 	bicge.w	r1, r1, #4
 8004284:	6021      	strge	r1, [r4, #0]
 8004286:	b90e      	cbnz	r6, 800428c <_printf_i+0x118>
 8004288:	2d00      	cmp	r5, #0
 800428a:	d04d      	beq.n	8004328 <_printf_i+0x1b4>
 800428c:	4615      	mov	r5, r2
 800428e:	fbb6 f1f3 	udiv	r1, r6, r3
 8004292:	fb03 6711 	mls	r7, r3, r1, r6
 8004296:	5dc7      	ldrb	r7, [r0, r7]
 8004298:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800429c:	4637      	mov	r7, r6
 800429e:	42bb      	cmp	r3, r7
 80042a0:	460e      	mov	r6, r1
 80042a2:	d9f4      	bls.n	800428e <_printf_i+0x11a>
 80042a4:	2b08      	cmp	r3, #8
 80042a6:	d10b      	bne.n	80042c0 <_printf_i+0x14c>
 80042a8:	6823      	ldr	r3, [r4, #0]
 80042aa:	07de      	lsls	r6, r3, #31
 80042ac:	d508      	bpl.n	80042c0 <_printf_i+0x14c>
 80042ae:	6923      	ldr	r3, [r4, #16]
 80042b0:	6861      	ldr	r1, [r4, #4]
 80042b2:	4299      	cmp	r1, r3
 80042b4:	bfde      	ittt	le
 80042b6:	2330      	movle	r3, #48	; 0x30
 80042b8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80042bc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80042c0:	1b52      	subs	r2, r2, r5
 80042c2:	6122      	str	r2, [r4, #16]
 80042c4:	f8cd a000 	str.w	sl, [sp]
 80042c8:	464b      	mov	r3, r9
 80042ca:	aa03      	add	r2, sp, #12
 80042cc:	4621      	mov	r1, r4
 80042ce:	4640      	mov	r0, r8
 80042d0:	f7ff fee2 	bl	8004098 <_printf_common>
 80042d4:	3001      	adds	r0, #1
 80042d6:	d14c      	bne.n	8004372 <_printf_i+0x1fe>
 80042d8:	f04f 30ff 	mov.w	r0, #4294967295
 80042dc:	b004      	add	sp, #16
 80042de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042e2:	4835      	ldr	r0, [pc, #212]	; (80043b8 <_printf_i+0x244>)
 80042e4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80042e8:	6829      	ldr	r1, [r5, #0]
 80042ea:	6823      	ldr	r3, [r4, #0]
 80042ec:	f851 6b04 	ldr.w	r6, [r1], #4
 80042f0:	6029      	str	r1, [r5, #0]
 80042f2:	061d      	lsls	r5, r3, #24
 80042f4:	d514      	bpl.n	8004320 <_printf_i+0x1ac>
 80042f6:	07df      	lsls	r7, r3, #31
 80042f8:	bf44      	itt	mi
 80042fa:	f043 0320 	orrmi.w	r3, r3, #32
 80042fe:	6023      	strmi	r3, [r4, #0]
 8004300:	b91e      	cbnz	r6, 800430a <_printf_i+0x196>
 8004302:	6823      	ldr	r3, [r4, #0]
 8004304:	f023 0320 	bic.w	r3, r3, #32
 8004308:	6023      	str	r3, [r4, #0]
 800430a:	2310      	movs	r3, #16
 800430c:	e7b0      	b.n	8004270 <_printf_i+0xfc>
 800430e:	6823      	ldr	r3, [r4, #0]
 8004310:	f043 0320 	orr.w	r3, r3, #32
 8004314:	6023      	str	r3, [r4, #0]
 8004316:	2378      	movs	r3, #120	; 0x78
 8004318:	4828      	ldr	r0, [pc, #160]	; (80043bc <_printf_i+0x248>)
 800431a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800431e:	e7e3      	b.n	80042e8 <_printf_i+0x174>
 8004320:	0659      	lsls	r1, r3, #25
 8004322:	bf48      	it	mi
 8004324:	b2b6      	uxthmi	r6, r6
 8004326:	e7e6      	b.n	80042f6 <_printf_i+0x182>
 8004328:	4615      	mov	r5, r2
 800432a:	e7bb      	b.n	80042a4 <_printf_i+0x130>
 800432c:	682b      	ldr	r3, [r5, #0]
 800432e:	6826      	ldr	r6, [r4, #0]
 8004330:	6961      	ldr	r1, [r4, #20]
 8004332:	1d18      	adds	r0, r3, #4
 8004334:	6028      	str	r0, [r5, #0]
 8004336:	0635      	lsls	r5, r6, #24
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	d501      	bpl.n	8004340 <_printf_i+0x1cc>
 800433c:	6019      	str	r1, [r3, #0]
 800433e:	e002      	b.n	8004346 <_printf_i+0x1d2>
 8004340:	0670      	lsls	r0, r6, #25
 8004342:	d5fb      	bpl.n	800433c <_printf_i+0x1c8>
 8004344:	8019      	strh	r1, [r3, #0]
 8004346:	2300      	movs	r3, #0
 8004348:	6123      	str	r3, [r4, #16]
 800434a:	4615      	mov	r5, r2
 800434c:	e7ba      	b.n	80042c4 <_printf_i+0x150>
 800434e:	682b      	ldr	r3, [r5, #0]
 8004350:	1d1a      	adds	r2, r3, #4
 8004352:	602a      	str	r2, [r5, #0]
 8004354:	681d      	ldr	r5, [r3, #0]
 8004356:	6862      	ldr	r2, [r4, #4]
 8004358:	2100      	movs	r1, #0
 800435a:	4628      	mov	r0, r5
 800435c:	f7fb ff40 	bl	80001e0 <memchr>
 8004360:	b108      	cbz	r0, 8004366 <_printf_i+0x1f2>
 8004362:	1b40      	subs	r0, r0, r5
 8004364:	6060      	str	r0, [r4, #4]
 8004366:	6863      	ldr	r3, [r4, #4]
 8004368:	6123      	str	r3, [r4, #16]
 800436a:	2300      	movs	r3, #0
 800436c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004370:	e7a8      	b.n	80042c4 <_printf_i+0x150>
 8004372:	6923      	ldr	r3, [r4, #16]
 8004374:	462a      	mov	r2, r5
 8004376:	4649      	mov	r1, r9
 8004378:	4640      	mov	r0, r8
 800437a:	47d0      	blx	sl
 800437c:	3001      	adds	r0, #1
 800437e:	d0ab      	beq.n	80042d8 <_printf_i+0x164>
 8004380:	6823      	ldr	r3, [r4, #0]
 8004382:	079b      	lsls	r3, r3, #30
 8004384:	d413      	bmi.n	80043ae <_printf_i+0x23a>
 8004386:	68e0      	ldr	r0, [r4, #12]
 8004388:	9b03      	ldr	r3, [sp, #12]
 800438a:	4298      	cmp	r0, r3
 800438c:	bfb8      	it	lt
 800438e:	4618      	movlt	r0, r3
 8004390:	e7a4      	b.n	80042dc <_printf_i+0x168>
 8004392:	2301      	movs	r3, #1
 8004394:	4632      	mov	r2, r6
 8004396:	4649      	mov	r1, r9
 8004398:	4640      	mov	r0, r8
 800439a:	47d0      	blx	sl
 800439c:	3001      	adds	r0, #1
 800439e:	d09b      	beq.n	80042d8 <_printf_i+0x164>
 80043a0:	3501      	adds	r5, #1
 80043a2:	68e3      	ldr	r3, [r4, #12]
 80043a4:	9903      	ldr	r1, [sp, #12]
 80043a6:	1a5b      	subs	r3, r3, r1
 80043a8:	42ab      	cmp	r3, r5
 80043aa:	dcf2      	bgt.n	8004392 <_printf_i+0x21e>
 80043ac:	e7eb      	b.n	8004386 <_printf_i+0x212>
 80043ae:	2500      	movs	r5, #0
 80043b0:	f104 0619 	add.w	r6, r4, #25
 80043b4:	e7f5      	b.n	80043a2 <_printf_i+0x22e>
 80043b6:	bf00      	nop
 80043b8:	08004bf1 	.word	0x08004bf1
 80043bc:	08004c02 	.word	0x08004c02

080043c0 <memcpy>:
 80043c0:	440a      	add	r2, r1
 80043c2:	4291      	cmp	r1, r2
 80043c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80043c8:	d100      	bne.n	80043cc <memcpy+0xc>
 80043ca:	4770      	bx	lr
 80043cc:	b510      	push	{r4, lr}
 80043ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80043d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80043d6:	4291      	cmp	r1, r2
 80043d8:	d1f9      	bne.n	80043ce <memcpy+0xe>
 80043da:	bd10      	pop	{r4, pc}

080043dc <memmove>:
 80043dc:	4288      	cmp	r0, r1
 80043de:	b510      	push	{r4, lr}
 80043e0:	eb01 0402 	add.w	r4, r1, r2
 80043e4:	d902      	bls.n	80043ec <memmove+0x10>
 80043e6:	4284      	cmp	r4, r0
 80043e8:	4623      	mov	r3, r4
 80043ea:	d807      	bhi.n	80043fc <memmove+0x20>
 80043ec:	1e43      	subs	r3, r0, #1
 80043ee:	42a1      	cmp	r1, r4
 80043f0:	d008      	beq.n	8004404 <memmove+0x28>
 80043f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80043f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80043fa:	e7f8      	b.n	80043ee <memmove+0x12>
 80043fc:	4402      	add	r2, r0
 80043fe:	4601      	mov	r1, r0
 8004400:	428a      	cmp	r2, r1
 8004402:	d100      	bne.n	8004406 <memmove+0x2a>
 8004404:	bd10      	pop	{r4, pc}
 8004406:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800440a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800440e:	e7f7      	b.n	8004400 <memmove+0x24>

08004410 <_free_r>:
 8004410:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004412:	2900      	cmp	r1, #0
 8004414:	d044      	beq.n	80044a0 <_free_r+0x90>
 8004416:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800441a:	9001      	str	r0, [sp, #4]
 800441c:	2b00      	cmp	r3, #0
 800441e:	f1a1 0404 	sub.w	r4, r1, #4
 8004422:	bfb8      	it	lt
 8004424:	18e4      	addlt	r4, r4, r3
 8004426:	f000 f913 	bl	8004650 <__malloc_lock>
 800442a:	4a1e      	ldr	r2, [pc, #120]	; (80044a4 <_free_r+0x94>)
 800442c:	9801      	ldr	r0, [sp, #4]
 800442e:	6813      	ldr	r3, [r2, #0]
 8004430:	b933      	cbnz	r3, 8004440 <_free_r+0x30>
 8004432:	6063      	str	r3, [r4, #4]
 8004434:	6014      	str	r4, [r2, #0]
 8004436:	b003      	add	sp, #12
 8004438:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800443c:	f000 b90e 	b.w	800465c <__malloc_unlock>
 8004440:	42a3      	cmp	r3, r4
 8004442:	d908      	bls.n	8004456 <_free_r+0x46>
 8004444:	6825      	ldr	r5, [r4, #0]
 8004446:	1961      	adds	r1, r4, r5
 8004448:	428b      	cmp	r3, r1
 800444a:	bf01      	itttt	eq
 800444c:	6819      	ldreq	r1, [r3, #0]
 800444e:	685b      	ldreq	r3, [r3, #4]
 8004450:	1949      	addeq	r1, r1, r5
 8004452:	6021      	streq	r1, [r4, #0]
 8004454:	e7ed      	b.n	8004432 <_free_r+0x22>
 8004456:	461a      	mov	r2, r3
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	b10b      	cbz	r3, 8004460 <_free_r+0x50>
 800445c:	42a3      	cmp	r3, r4
 800445e:	d9fa      	bls.n	8004456 <_free_r+0x46>
 8004460:	6811      	ldr	r1, [r2, #0]
 8004462:	1855      	adds	r5, r2, r1
 8004464:	42a5      	cmp	r5, r4
 8004466:	d10b      	bne.n	8004480 <_free_r+0x70>
 8004468:	6824      	ldr	r4, [r4, #0]
 800446a:	4421      	add	r1, r4
 800446c:	1854      	adds	r4, r2, r1
 800446e:	42a3      	cmp	r3, r4
 8004470:	6011      	str	r1, [r2, #0]
 8004472:	d1e0      	bne.n	8004436 <_free_r+0x26>
 8004474:	681c      	ldr	r4, [r3, #0]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	6053      	str	r3, [r2, #4]
 800447a:	4421      	add	r1, r4
 800447c:	6011      	str	r1, [r2, #0]
 800447e:	e7da      	b.n	8004436 <_free_r+0x26>
 8004480:	d902      	bls.n	8004488 <_free_r+0x78>
 8004482:	230c      	movs	r3, #12
 8004484:	6003      	str	r3, [r0, #0]
 8004486:	e7d6      	b.n	8004436 <_free_r+0x26>
 8004488:	6825      	ldr	r5, [r4, #0]
 800448a:	1961      	adds	r1, r4, r5
 800448c:	428b      	cmp	r3, r1
 800448e:	bf04      	itt	eq
 8004490:	6819      	ldreq	r1, [r3, #0]
 8004492:	685b      	ldreq	r3, [r3, #4]
 8004494:	6063      	str	r3, [r4, #4]
 8004496:	bf04      	itt	eq
 8004498:	1949      	addeq	r1, r1, r5
 800449a:	6021      	streq	r1, [r4, #0]
 800449c:	6054      	str	r4, [r2, #4]
 800449e:	e7ca      	b.n	8004436 <_free_r+0x26>
 80044a0:	b003      	add	sp, #12
 80044a2:	bd30      	pop	{r4, r5, pc}
 80044a4:	20000250 	.word	0x20000250

080044a8 <sbrk_aligned>:
 80044a8:	b570      	push	{r4, r5, r6, lr}
 80044aa:	4e0e      	ldr	r6, [pc, #56]	; (80044e4 <sbrk_aligned+0x3c>)
 80044ac:	460c      	mov	r4, r1
 80044ae:	6831      	ldr	r1, [r6, #0]
 80044b0:	4605      	mov	r5, r0
 80044b2:	b911      	cbnz	r1, 80044ba <sbrk_aligned+0x12>
 80044b4:	f000 f8bc 	bl	8004630 <_sbrk_r>
 80044b8:	6030      	str	r0, [r6, #0]
 80044ba:	4621      	mov	r1, r4
 80044bc:	4628      	mov	r0, r5
 80044be:	f000 f8b7 	bl	8004630 <_sbrk_r>
 80044c2:	1c43      	adds	r3, r0, #1
 80044c4:	d00a      	beq.n	80044dc <sbrk_aligned+0x34>
 80044c6:	1cc4      	adds	r4, r0, #3
 80044c8:	f024 0403 	bic.w	r4, r4, #3
 80044cc:	42a0      	cmp	r0, r4
 80044ce:	d007      	beq.n	80044e0 <sbrk_aligned+0x38>
 80044d0:	1a21      	subs	r1, r4, r0
 80044d2:	4628      	mov	r0, r5
 80044d4:	f000 f8ac 	bl	8004630 <_sbrk_r>
 80044d8:	3001      	adds	r0, #1
 80044da:	d101      	bne.n	80044e0 <sbrk_aligned+0x38>
 80044dc:	f04f 34ff 	mov.w	r4, #4294967295
 80044e0:	4620      	mov	r0, r4
 80044e2:	bd70      	pop	{r4, r5, r6, pc}
 80044e4:	20000254 	.word	0x20000254

080044e8 <_malloc_r>:
 80044e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044ec:	1ccd      	adds	r5, r1, #3
 80044ee:	f025 0503 	bic.w	r5, r5, #3
 80044f2:	3508      	adds	r5, #8
 80044f4:	2d0c      	cmp	r5, #12
 80044f6:	bf38      	it	cc
 80044f8:	250c      	movcc	r5, #12
 80044fa:	2d00      	cmp	r5, #0
 80044fc:	4607      	mov	r7, r0
 80044fe:	db01      	blt.n	8004504 <_malloc_r+0x1c>
 8004500:	42a9      	cmp	r1, r5
 8004502:	d905      	bls.n	8004510 <_malloc_r+0x28>
 8004504:	230c      	movs	r3, #12
 8004506:	603b      	str	r3, [r7, #0]
 8004508:	2600      	movs	r6, #0
 800450a:	4630      	mov	r0, r6
 800450c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004510:	4e2e      	ldr	r6, [pc, #184]	; (80045cc <_malloc_r+0xe4>)
 8004512:	f000 f89d 	bl	8004650 <__malloc_lock>
 8004516:	6833      	ldr	r3, [r6, #0]
 8004518:	461c      	mov	r4, r3
 800451a:	bb34      	cbnz	r4, 800456a <_malloc_r+0x82>
 800451c:	4629      	mov	r1, r5
 800451e:	4638      	mov	r0, r7
 8004520:	f7ff ffc2 	bl	80044a8 <sbrk_aligned>
 8004524:	1c43      	adds	r3, r0, #1
 8004526:	4604      	mov	r4, r0
 8004528:	d14d      	bne.n	80045c6 <_malloc_r+0xde>
 800452a:	6834      	ldr	r4, [r6, #0]
 800452c:	4626      	mov	r6, r4
 800452e:	2e00      	cmp	r6, #0
 8004530:	d140      	bne.n	80045b4 <_malloc_r+0xcc>
 8004532:	6823      	ldr	r3, [r4, #0]
 8004534:	4631      	mov	r1, r6
 8004536:	4638      	mov	r0, r7
 8004538:	eb04 0803 	add.w	r8, r4, r3
 800453c:	f000 f878 	bl	8004630 <_sbrk_r>
 8004540:	4580      	cmp	r8, r0
 8004542:	d13a      	bne.n	80045ba <_malloc_r+0xd2>
 8004544:	6821      	ldr	r1, [r4, #0]
 8004546:	3503      	adds	r5, #3
 8004548:	1a6d      	subs	r5, r5, r1
 800454a:	f025 0503 	bic.w	r5, r5, #3
 800454e:	3508      	adds	r5, #8
 8004550:	2d0c      	cmp	r5, #12
 8004552:	bf38      	it	cc
 8004554:	250c      	movcc	r5, #12
 8004556:	4629      	mov	r1, r5
 8004558:	4638      	mov	r0, r7
 800455a:	f7ff ffa5 	bl	80044a8 <sbrk_aligned>
 800455e:	3001      	adds	r0, #1
 8004560:	d02b      	beq.n	80045ba <_malloc_r+0xd2>
 8004562:	6823      	ldr	r3, [r4, #0]
 8004564:	442b      	add	r3, r5
 8004566:	6023      	str	r3, [r4, #0]
 8004568:	e00e      	b.n	8004588 <_malloc_r+0xa0>
 800456a:	6822      	ldr	r2, [r4, #0]
 800456c:	1b52      	subs	r2, r2, r5
 800456e:	d41e      	bmi.n	80045ae <_malloc_r+0xc6>
 8004570:	2a0b      	cmp	r2, #11
 8004572:	d916      	bls.n	80045a2 <_malloc_r+0xba>
 8004574:	1961      	adds	r1, r4, r5
 8004576:	42a3      	cmp	r3, r4
 8004578:	6025      	str	r5, [r4, #0]
 800457a:	bf18      	it	ne
 800457c:	6059      	strne	r1, [r3, #4]
 800457e:	6863      	ldr	r3, [r4, #4]
 8004580:	bf08      	it	eq
 8004582:	6031      	streq	r1, [r6, #0]
 8004584:	5162      	str	r2, [r4, r5]
 8004586:	604b      	str	r3, [r1, #4]
 8004588:	4638      	mov	r0, r7
 800458a:	f104 060b 	add.w	r6, r4, #11
 800458e:	f000 f865 	bl	800465c <__malloc_unlock>
 8004592:	f026 0607 	bic.w	r6, r6, #7
 8004596:	1d23      	adds	r3, r4, #4
 8004598:	1af2      	subs	r2, r6, r3
 800459a:	d0b6      	beq.n	800450a <_malloc_r+0x22>
 800459c:	1b9b      	subs	r3, r3, r6
 800459e:	50a3      	str	r3, [r4, r2]
 80045a0:	e7b3      	b.n	800450a <_malloc_r+0x22>
 80045a2:	6862      	ldr	r2, [r4, #4]
 80045a4:	42a3      	cmp	r3, r4
 80045a6:	bf0c      	ite	eq
 80045a8:	6032      	streq	r2, [r6, #0]
 80045aa:	605a      	strne	r2, [r3, #4]
 80045ac:	e7ec      	b.n	8004588 <_malloc_r+0xa0>
 80045ae:	4623      	mov	r3, r4
 80045b0:	6864      	ldr	r4, [r4, #4]
 80045b2:	e7b2      	b.n	800451a <_malloc_r+0x32>
 80045b4:	4634      	mov	r4, r6
 80045b6:	6876      	ldr	r6, [r6, #4]
 80045b8:	e7b9      	b.n	800452e <_malloc_r+0x46>
 80045ba:	230c      	movs	r3, #12
 80045bc:	603b      	str	r3, [r7, #0]
 80045be:	4638      	mov	r0, r7
 80045c0:	f000 f84c 	bl	800465c <__malloc_unlock>
 80045c4:	e7a1      	b.n	800450a <_malloc_r+0x22>
 80045c6:	6025      	str	r5, [r4, #0]
 80045c8:	e7de      	b.n	8004588 <_malloc_r+0xa0>
 80045ca:	bf00      	nop
 80045cc:	20000250 	.word	0x20000250

080045d0 <_realloc_r>:
 80045d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045d4:	4680      	mov	r8, r0
 80045d6:	4614      	mov	r4, r2
 80045d8:	460e      	mov	r6, r1
 80045da:	b921      	cbnz	r1, 80045e6 <_realloc_r+0x16>
 80045dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80045e0:	4611      	mov	r1, r2
 80045e2:	f7ff bf81 	b.w	80044e8 <_malloc_r>
 80045e6:	b92a      	cbnz	r2, 80045f4 <_realloc_r+0x24>
 80045e8:	f7ff ff12 	bl	8004410 <_free_r>
 80045ec:	4625      	mov	r5, r4
 80045ee:	4628      	mov	r0, r5
 80045f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045f4:	f000 f838 	bl	8004668 <_malloc_usable_size_r>
 80045f8:	4284      	cmp	r4, r0
 80045fa:	4607      	mov	r7, r0
 80045fc:	d802      	bhi.n	8004604 <_realloc_r+0x34>
 80045fe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004602:	d812      	bhi.n	800462a <_realloc_r+0x5a>
 8004604:	4621      	mov	r1, r4
 8004606:	4640      	mov	r0, r8
 8004608:	f7ff ff6e 	bl	80044e8 <_malloc_r>
 800460c:	4605      	mov	r5, r0
 800460e:	2800      	cmp	r0, #0
 8004610:	d0ed      	beq.n	80045ee <_realloc_r+0x1e>
 8004612:	42bc      	cmp	r4, r7
 8004614:	4622      	mov	r2, r4
 8004616:	4631      	mov	r1, r6
 8004618:	bf28      	it	cs
 800461a:	463a      	movcs	r2, r7
 800461c:	f7ff fed0 	bl	80043c0 <memcpy>
 8004620:	4631      	mov	r1, r6
 8004622:	4640      	mov	r0, r8
 8004624:	f7ff fef4 	bl	8004410 <_free_r>
 8004628:	e7e1      	b.n	80045ee <_realloc_r+0x1e>
 800462a:	4635      	mov	r5, r6
 800462c:	e7df      	b.n	80045ee <_realloc_r+0x1e>
	...

08004630 <_sbrk_r>:
 8004630:	b538      	push	{r3, r4, r5, lr}
 8004632:	4d06      	ldr	r5, [pc, #24]	; (800464c <_sbrk_r+0x1c>)
 8004634:	2300      	movs	r3, #0
 8004636:	4604      	mov	r4, r0
 8004638:	4608      	mov	r0, r1
 800463a:	602b      	str	r3, [r5, #0]
 800463c:	f7fc ff54 	bl	80014e8 <_sbrk>
 8004640:	1c43      	adds	r3, r0, #1
 8004642:	d102      	bne.n	800464a <_sbrk_r+0x1a>
 8004644:	682b      	ldr	r3, [r5, #0]
 8004646:	b103      	cbz	r3, 800464a <_sbrk_r+0x1a>
 8004648:	6023      	str	r3, [r4, #0]
 800464a:	bd38      	pop	{r3, r4, r5, pc}
 800464c:	20000258 	.word	0x20000258

08004650 <__malloc_lock>:
 8004650:	4801      	ldr	r0, [pc, #4]	; (8004658 <__malloc_lock+0x8>)
 8004652:	f000 b811 	b.w	8004678 <__retarget_lock_acquire_recursive>
 8004656:	bf00      	nop
 8004658:	2000025c 	.word	0x2000025c

0800465c <__malloc_unlock>:
 800465c:	4801      	ldr	r0, [pc, #4]	; (8004664 <__malloc_unlock+0x8>)
 800465e:	f000 b80c 	b.w	800467a <__retarget_lock_release_recursive>
 8004662:	bf00      	nop
 8004664:	2000025c 	.word	0x2000025c

08004668 <_malloc_usable_size_r>:
 8004668:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800466c:	1f18      	subs	r0, r3, #4
 800466e:	2b00      	cmp	r3, #0
 8004670:	bfbc      	itt	lt
 8004672:	580b      	ldrlt	r3, [r1, r0]
 8004674:	18c0      	addlt	r0, r0, r3
 8004676:	4770      	bx	lr

08004678 <__retarget_lock_acquire_recursive>:
 8004678:	4770      	bx	lr

0800467a <__retarget_lock_release_recursive>:
 800467a:	4770      	bx	lr

0800467c <_init>:
 800467c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800467e:	bf00      	nop
 8004680:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004682:	bc08      	pop	{r3}
 8004684:	469e      	mov	lr, r3
 8004686:	4770      	bx	lr

08004688 <_fini>:
 8004688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800468a:	bf00      	nop
 800468c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800468e:	bc08      	pop	{r3}
 8004690:	469e      	mov	lr, r3
 8004692:	4770      	bx	lr
