Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Mar 17 12:11:59 2025
| Host         : DESKTOP-3T9PBIE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.122        0.000                      0                 9028        0.050        0.000                      0                 9028        3.500        0.000                       0                  3739  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.122        0.000                      0                 9028        0.050        0.000                      0                 9028        3.500        0.000                       0                  3739  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 1.856ns (31.999%)  route 3.944ns (68.001%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.296ns = ( 13.296 - 8.000 ) 
    Source Clock Delay      (SCD):    5.793ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        1.719     5.793    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X80Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDRE (Prop_fdre_C_Q)         0.456     6.249 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/Q
                         net (fo=97, routed)          1.395     7.644    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__7_n_0
    SLICE_X82Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.442     8.210    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I0_O)        0.124     8.334 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.584     8.918    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_2
    SLICE_X80Y76         LUT5 (Prop_lut5_I0_O)        0.118     9.036 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.598     9.634    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_4
    SLICE_X80Y77         LUT5 (Prop_lut5_I0_O)        0.355     9.989 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.512    10.500    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_6
    SLICE_X81Y77         LUT5 (Prop_lut5_I0_O)        0.353    10.853 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[506]_i_2/O
                         net (fo=2, routed)           0.414    11.267    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_8
    SLICE_X83Y77         LUT3 (Prop_lut3_I0_O)        0.326    11.593 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[505]_i_1/O
                         net (fo=1, routed)           0.000    11.593    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[9]
    SLICE_X83Y77         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        1.532    13.296    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X83Y77         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[505]/C
                         clock pessimism              0.423    13.720    
                         clock uncertainty           -0.035    13.684    
    SLICE_X83Y77         FDRE (Setup_fdre_C_D)        0.031    13.715    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[505]
  -------------------------------------------------------------------
                         required time                         13.715    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_State_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 0.704ns (13.505%)  route 4.509ns (86.495%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 13.291 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        2.057     6.131    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y144       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y144       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/Q
                         net (fo=3, routed)           0.684     7.271    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]
    SLICE_X112Y143       LUT5 (Prop_lut5_I2_O)        0.124     7.395 r  design_1_i/Debounce_Switch_0/inst/r_State_i_2/O
                         net (fo=2, routed)           0.803     8.198    design_1_i/Debounce_Switch_0/inst/r_State_i_2_n_0
    SLICE_X112Y142       LUT6 (Prop_lut6_I1_O)        0.124     8.322 r  design_1_i/Debounce_Switch_0/inst/r_State_i_1/O
                         net (fo=20, routed)          3.021    11.344    design_1_i/Debounce_Switch_0/inst/r_State_i_1_n_0
    SLICE_X67Y77         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        1.527    13.291    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X67Y77         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg_replica/C
                         clock pessimism              0.323    13.614    
                         clock uncertainty           -0.035    13.579    
    SLICE_X67Y77         FDRE (Setup_fdre_C_D)       -0.067    13.512    design_1_i/Debounce_Switch_0/inst/r_State_reg_replica
  -------------------------------------------------------------------
                         required time                         13.512    
                         arrival time                         -11.344    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 1.852ns (31.952%)  route 3.944ns (68.048%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.296ns = ( 13.296 - 8.000 ) 
    Source Clock Delay      (SCD):    5.793ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        1.719     5.793    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X80Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDRE (Prop_fdre_C_Q)         0.456     6.249 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/Q
                         net (fo=97, routed)          1.395     7.644    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__7_n_0
    SLICE_X82Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.442     8.210    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I0_O)        0.124     8.334 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.584     8.918    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_2
    SLICE_X80Y76         LUT5 (Prop_lut5_I0_O)        0.118     9.036 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.598     9.634    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_4
    SLICE_X80Y77         LUT5 (Prop_lut5_I0_O)        0.355     9.989 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.512    10.500    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_6
    SLICE_X81Y77         LUT5 (Prop_lut5_I0_O)        0.353    10.853 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[506]_i_2/O
                         net (fo=2, routed)           0.414    11.267    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_8
    SLICE_X83Y77         LUT5 (Prop_lut5_I2_O)        0.322    11.589 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[506]_i_1/O
                         net (fo=1, routed)           0.000    11.589    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[10]
    SLICE_X83Y77         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        1.532    13.296    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X83Y77         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[506]/C
                         clock pessimism              0.423    13.720    
                         clock uncertainty           -0.035    13.684    
    SLICE_X83Y77         FDRE (Setup_fdre_C_D)        0.075    13.759    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[506]
  -------------------------------------------------------------------
                         required time                         13.759    
                         arrival time                         -11.589    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 1.725ns (29.864%)  route 4.051ns (70.136%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.297ns = ( 13.297 - 8.000 ) 
    Source Clock Delay      (SCD):    5.793ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        1.719     5.793    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X80Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDRE (Prop_fdre_C_Q)         0.456     6.249 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/Q
                         net (fo=97, routed)          1.395     7.644    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__7_n_0
    SLICE_X82Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.446     8.214    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_0
    SLICE_X82Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.338 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_5/O
                         net (fo=1, routed)           0.317     8.655    design_1_i/uart_top_0/inst/MP_ADDER_INST/oCarry00_out__2
    SLICE_X81Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.165     8.944    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_5
    SLICE_X81Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.068 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_3/O
                         net (fo=1, routed)           0.565     9.632    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_7
    SLICE_X83Y77         LUT5 (Prop_lut5_I0_O)        0.117     9.749 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_2/O
                         net (fo=2, routed)           0.567    10.317    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_9
    SLICE_X82Y78         LUT5 (Prop_lut5_I0_O)        0.325    10.642 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[510]_i_2/O
                         net (fo=3, routed)           0.596    11.238    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_11
    SLICE_X81Y78         LUT3 (Prop_lut3_I0_O)        0.331    11.569 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[508]_i_1/O
                         net (fo=1, routed)           0.000    11.569    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[12]
    SLICE_X81Y78         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        1.533    13.297    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X81Y78         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[508]/C
                         clock pessimism              0.460    13.758    
                         clock uncertainty           -0.035    13.722    
    SLICE_X81Y78         FDRE (Setup_fdre_C_D)        0.029    13.751    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[508]
  -------------------------------------------------------------------
                         required time                         13.751    
                         arrival time                         -11.569    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[509]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 1.751ns (30.178%)  route 4.051ns (69.822%))
  Logic Levels:           7  (LUT5=4 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.297ns = ( 13.297 - 8.000 ) 
    Source Clock Delay      (SCD):    5.793ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        1.719     5.793    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X80Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDRE (Prop_fdre_C_Q)         0.456     6.249 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/Q
                         net (fo=97, routed)          1.395     7.644    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__7_n_0
    SLICE_X82Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.446     8.214    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_0
    SLICE_X82Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.338 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_5/O
                         net (fo=1, routed)           0.317     8.655    design_1_i/uart_top_0/inst/MP_ADDER_INST/oCarry00_out__2
    SLICE_X81Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.165     8.944    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_5
    SLICE_X81Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.068 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_3/O
                         net (fo=1, routed)           0.565     9.632    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_7
    SLICE_X83Y77         LUT5 (Prop_lut5_I0_O)        0.117     9.749 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_2/O
                         net (fo=2, routed)           0.567    10.317    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_9
    SLICE_X82Y78         LUT5 (Prop_lut5_I0_O)        0.325    10.642 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[510]_i_2/O
                         net (fo=3, routed)           0.596    11.238    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_11
    SLICE_X81Y78         LUT5 (Prop_lut5_I2_O)        0.357    11.595 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[509]_i_1/O
                         net (fo=1, routed)           0.000    11.595    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[13]
    SLICE_X81Y78         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[509]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        1.533    13.297    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X81Y78         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[509]/C
                         clock pessimism              0.460    13.758    
                         clock uncertainty           -0.035    13.722    
    SLICE_X81Y78         FDRE (Setup_fdre_C_D)        0.075    13.797    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[509]
  -------------------------------------------------------------------
                         required time                         13.797    
                         arrival time                         -11.595    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.209ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_State_reg_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 0.704ns (13.784%)  route 4.403ns (86.216%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 13.226 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        2.057     6.131    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y144       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y144       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/Q
                         net (fo=3, routed)           0.684     7.271    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]
    SLICE_X112Y143       LUT5 (Prop_lut5_I2_O)        0.124     7.395 r  design_1_i/Debounce_Switch_0/inst/r_State_i_2/O
                         net (fo=2, routed)           0.803     8.198    design_1_i/Debounce_Switch_0/inst/r_State_i_2_n_0
    SLICE_X112Y142       LUT6 (Prop_lut6_I1_O)        0.124     8.322 r  design_1_i/Debounce_Switch_0/inst/r_State_i_1/O
                         net (fo=20, routed)          2.916    11.238    design_1_i/Debounce_Switch_0/inst/r_State_i_1_n_0
    SLICE_X53Y87         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        1.462    13.226    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X53Y87         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg_replica_4/C
                         clock pessimism              0.323    13.549    
                         clock uncertainty           -0.035    13.514    
    SLICE_X53Y87         FDRE (Setup_fdre_C_D)       -0.067    13.447    design_1_i/Debounce_Switch_0/inst/r_State_reg_replica_4
  -------------------------------------------------------------------
                         required time                         13.447    
                         arrival time                         -11.238    
  -------------------------------------------------------------------
                         slack                                  2.209    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_State_reg_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 0.704ns (13.857%)  route 4.376ns (86.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 13.223 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        2.057     6.131    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y144       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y144       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/Q
                         net (fo=3, routed)           0.684     7.271    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]
    SLICE_X112Y143       LUT5 (Prop_lut5_I2_O)        0.124     7.395 r  design_1_i/Debounce_Switch_0/inst/r_State_i_2/O
                         net (fo=2, routed)           0.803     8.198    design_1_i/Debounce_Switch_0/inst/r_State_i_2_n_0
    SLICE_X112Y142       LUT6 (Prop_lut6_I1_O)        0.124     8.322 r  design_1_i/Debounce_Switch_0/inst/r_State_i_1/O
                         net (fo=20, routed)          2.889    11.211    design_1_i/Debounce_Switch_0/inst/r_State_i_1_n_0
    SLICE_X53Y83         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        1.459    13.223    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X53Y83         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg_replica_1/C
                         clock pessimism              0.323    13.546    
                         clock uncertainty           -0.035    13.511    
    SLICE_X53Y83         FDRE (Setup_fdre_C_D)       -0.067    13.444    design_1_i/Debounce_Switch_0/inst/r_State_reg_replica_1
  -------------------------------------------------------------------
                         required time                         13.444    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.334ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_State_reg_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 0.704ns (13.966%)  route 4.337ns (86.034%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 13.299 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        2.057     6.131    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y144       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y144       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/Q
                         net (fo=3, routed)           0.684     7.271    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]
    SLICE_X112Y143       LUT5 (Prop_lut5_I2_O)        0.124     7.395 r  design_1_i/Debounce_Switch_0/inst/r_State_i_2/O
                         net (fo=2, routed)           0.803     8.198    design_1_i/Debounce_Switch_0/inst/r_State_i_2_n_0
    SLICE_X112Y142       LUT6 (Prop_lut6_I1_O)        0.124     8.322 r  design_1_i/Debounce_Switch_0/inst/r_State_i_1/O
                         net (fo=20, routed)          2.849    11.172    design_1_i/Debounce_Switch_0/inst/r_State_i_1_n_0
    SLICE_X60Y85         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        1.535    13.299    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X60Y85         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg_replica_3/C
                         clock pessimism              0.323    13.622    
                         clock uncertainty           -0.035    13.587    
    SLICE_X60Y85         FDRE (Setup_fdre_C_D)       -0.081    13.506    design_1_i/Debounce_Switch_0/inst/r_State_reg_replica_3
  -------------------------------------------------------------------
                         required time                         13.506    
                         arrival time                         -11.172    
  -------------------------------------------------------------------
                         slack                                  2.334    

Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[510]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 1.725ns (30.758%)  route 3.883ns (69.242%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.297ns = ( 13.297 - 8.000 ) 
    Source Clock Delay      (SCD):    5.793ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        1.719     5.793    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X80Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDRE (Prop_fdre_C_Q)         0.456     6.249 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__7/Q
                         net (fo=97, routed)          1.395     7.644    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__7_n_0
    SLICE_X82Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.446     8.214    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_0
    SLICE_X82Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.338 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_5/O
                         net (fo=1, routed)           0.317     8.655    design_1_i/uart_top_0/inst/MP_ADDER_INST/oCarry00_out__2
    SLICE_X81Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.165     8.944    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_5
    SLICE_X81Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.068 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_3/O
                         net (fo=1, routed)           0.565     9.632    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_7
    SLICE_X83Y77         LUT5 (Prop_lut5_I0_O)        0.117     9.749 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_2/O
                         net (fo=2, routed)           0.567    10.317    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_9
    SLICE_X82Y78         LUT5 (Prop_lut5_I0_O)        0.325    10.642 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[510]_i_2/O
                         net (fo=3, routed)           0.428    11.070    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/w_oCarry_11
    SLICE_X81Y78         LUT6 (Prop_lut6_I4_O)        0.331    11.401 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[510]_i_1/O
                         net (fo=1, routed)           0.000    11.401    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[14]
    SLICE_X81Y78         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[510]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        1.533    13.297    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X81Y78         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[510]/C
                         clock pessimism              0.460    13.758    
                         clock uncertainty           -0.035    13.722    
    SLICE_X81Y78         FDRE (Setup_fdre_C_D)        0.031    13.753    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[510]
  -------------------------------------------------------------------
                         required time                         13.753    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                  2.352    

Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_State_reg_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 0.704ns (14.254%)  route 4.235ns (85.746%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 13.299 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        2.057     6.131    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y144       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y144       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/Q
                         net (fo=3, routed)           0.684     7.271    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]
    SLICE_X112Y143       LUT5 (Prop_lut5_I2_O)        0.124     7.395 r  design_1_i/Debounce_Switch_0/inst/r_State_i_2/O
                         net (fo=2, routed)           0.803     8.198    design_1_i/Debounce_Switch_0/inst/r_State_i_2_n_0
    SLICE_X112Y142       LUT6 (Prop_lut6_I1_O)        0.124     8.322 r  design_1_i/Debounce_Switch_0/inst/r_State_i_1/O
                         net (fo=20, routed)          2.748    11.070    design_1_i/Debounce_Switch_0/inst/r_State_i_1_n_0
    SLICE_X60Y85         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        1.535    13.299    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X60Y85         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg_replica_2/C
                         clock pessimism              0.323    13.622    
                         clock uncertainty           -0.035    13.587    
    SLICE_X60Y85         FDRE (Setup_fdre_C_D)       -0.067    13.520    design_1_i/Debounce_Switch_0/inst/r_State_reg_replica_2
  -------------------------------------------------------------------
                         required time                         13.520    
                         arrival time                         -11.070    
  -------------------------------------------------------------------
                         slack                                  2.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rResult_reg[264]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[272]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.873%)  route 0.238ns (56.127%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        0.545     1.631    design_1_i/uart_top_0/inst/iClk
    SLICE_X49Y77         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[264]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.141     1.772 r  design_1_i/uart_top_0/inst/rResult_reg[264]/Q
                         net (fo=1, routed)           0.238     2.010    design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult_reg[511][256]
    SLICE_X50Y75         LUT3 (Prop_lut3_I0_O)        0.045     2.055 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult[272]_i_1/O
                         net (fo=1, routed)           0.000     2.055    design_1_i/uart_top_0/inst/rResult[272]
    SLICE_X50Y75         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[272]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        0.804     2.146    design_1_i/uart_top_0/inst/iClk
    SLICE_X50Y75         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[272]/C
                         clock pessimism             -0.261     1.885    
    SLICE_X50Y75         FDRE (Hold_fdre_C_D)         0.120     2.005    design_1_i/uart_top_0/inst/rResult_reg[272]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rResult_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.613%)  route 0.183ns (42.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        0.539     1.625    design_1_i/uart_top_0/inst/iClk
    SLICE_X50Y74         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.148     1.773 r  design_1_i/uart_top_0/inst/rResult_reg[121]/Q
                         net (fo=1, routed)           0.183     1.956    design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult_reg[511][113]
    SLICE_X49Y74         LUT3 (Prop_lut3_I0_O)        0.101     2.057 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult[129]_i_1/O
                         net (fo=1, routed)           0.000     2.057    design_1_i/uart_top_0/inst/rResult[129]
    SLICE_X49Y74         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        0.808     2.150    design_1_i/uart_top_0/inst/iClk
    SLICE_X49Y74         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[129]/C
                         clock pessimism             -0.261     1.889    
    SLICE_X49Y74         FDRE (Hold_fdre_C_D)         0.107     1.996    design_1_i/uart_top_0/inst/rResult_reg[129]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[137]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.548%)  route 0.221ns (57.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        0.543     1.629    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X46Y74         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDRE (Prop_fdre_C_Q)         0.164     1.793 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[137]/Q
                         net (fo=2, routed)           0.221     2.015    design_1_i/uart_top_0/inst/MP_ADDER_INST/wResult[137]
    SLICE_X50Y73         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        0.805     2.147    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X50Y73         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[121]/C
                         clock pessimism             -0.261     1.886    
    SLICE_X50Y73         FDRE (Hold_fdre_C_D)         0.059     1.945    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[121]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[500]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[484]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.731%)  route 0.173ns (45.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        0.662     1.749    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X62Y100        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[500]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.164     1.913 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[500]/Q
                         net (fo=1, routed)           0.173     2.085    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg_n_0_[500]
    SLICE_X62Y99         LUT5 (Prop_lut5_I3_O)        0.045     2.130 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[484]_i_1/O
                         net (fo=1, routed)           0.000     2.130    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[484]
    SLICE_X62Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[484]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        0.849     2.191    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X62Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[484]/C
                         clock pessimism             -0.261     1.930    
    SLICE_X62Y99         FDRE (Hold_fdre_C_D)         0.121     2.051    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[484]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[470]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[454]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.328%)  route 0.199ns (51.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        0.662     1.749    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X63Y100        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[470]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141     1.890 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[470]/Q
                         net (fo=1, routed)           0.199     2.088    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q__0[470]
    SLICE_X62Y99         LUT5 (Prop_lut5_I3_O)        0.045     2.133 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[454]_i_1/O
                         net (fo=1, routed)           0.000     2.133    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[454]
    SLICE_X62Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[454]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        0.849     2.191    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X62Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[454]/C
                         clock pessimism             -0.261     1.930    
    SLICE_X62Y99         FDRE (Hold_fdre_C_D)         0.121     2.051    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[454]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rResult_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.394%)  route 0.232ns (52.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        0.543     1.629    design_1_i/uart_top_0/inst/iClk
    SLICE_X50Y79         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.164     1.793 r  design_1_i/uart_top_0/inst/rResult_reg[20]/Q
                         net (fo=1, routed)           0.232     2.025    design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult_reg[511][12]
    SLICE_X49Y80         LUT3 (Prop_lut3_I0_O)        0.045     2.070 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/rResult[28]_i_1/O
                         net (fo=1, routed)           0.000     2.070    design_1_i/uart_top_0/inst/rResult[28]
    SLICE_X49Y80         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        0.814     2.156    design_1_i/uart_top_0/inst/iClk
    SLICE_X49Y80         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[28]/C
                         clock pessimism             -0.261     1.895    
    SLICE_X49Y80         FDRE (Hold_fdre_C_D)         0.091     1.986    design_1_i/uart_top_0/inst/rResult_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[493]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rB_reg[493]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.634%)  route 0.198ns (58.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        0.662     1.749    design_1_i/uart_top_0/inst/iClk
    SLICE_X63Y101        FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[493]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.141     1.890 r  design_1_i/uart_top_0/inst/rBuffer_reg[493]/Q
                         net (fo=3, routed)           0.198     2.087    design_1_i/uart_top_0/inst/rBuffer_reg_n_0_[493]
    SLICE_X63Y98         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[493]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        0.849     2.191    design_1_i/uart_top_0/inst/iClk
    SLICE_X63Y98         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[493]/C
                         clock pessimism             -0.261     1.930    
    SLICE_X63Y98         FDRE (Hold_fdre_C_D)         0.071     2.001    design_1_i/uart_top_0/inst/rB_reg[493]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[397]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[381]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.227%)  route 0.208ns (52.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        0.660     1.747    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X56Y100        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[397]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.141     1.888 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[397]/Q
                         net (fo=1, routed)           0.208     2.095    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg_n_0_[397]
    SLICE_X54Y99         LUT5 (Prop_lut5_I3_O)        0.045     2.140 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[381]_i_1/O
                         net (fo=1, routed)           0.000     2.140    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[381]
    SLICE_X54Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[381]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        0.846     2.188    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X54Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[381]/C
                         clock pessimism             -0.261     1.927    
    SLICE_X54Y99         FDRE (Hold_fdre_C_D)         0.121     2.048    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[381]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        0.597     1.683    design_1_i/uart_top_0/inst/iClk
    SLICE_X91Y79         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y79         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  design_1_i/uart_top_0/inst/rB_reg[97]/Q
                         net (fo=1, routed)           0.052     1.876    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[511]_0[97]
    SLICE_X90Y79         LUT5 (Prop_lut5_I4_O)        0.045     1.921 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[97]_i_1/O
                         net (fo=1, routed)           0.000     1.921    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[97]
    SLICE_X90Y79         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        0.865     2.207    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X90Y79         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[97]/C
                         clock pessimism             -0.511     1.696    
    SLICE_X90Y79         FDRE (Hold_fdre_C_D)         0.121     1.817    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[97]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[318]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[302]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        0.575     1.661    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X55Y90         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[318]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[318]/Q
                         net (fo=1, routed)           0.054     1.856    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg_n_0_[318]
    SLICE_X54Y90         LUT5 (Prop_lut5_I3_O)        0.045     1.901 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[302]_i_1/O
                         net (fo=1, routed)           0.000     1.901    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[302]
    SLICE_X54Y90         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[302]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3738, routed)        0.844     2.186    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X54Y90         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[302]/C
                         clock pessimism             -0.512     1.674    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.121     1.795    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[302]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X50Y90    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[269]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X62Y81    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[85]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y74    design_1_i/uart_top_0/inst/rBuffer_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X82Y75    design_1_i/uart_top_0/inst/rB_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X83Y75    design_1_i/uart_top_0/inst/rBuffer_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X83Y75    design_1_i/uart_top_0/inst/rBuffer_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X83Y75    design_1_i/uart_top_0/inst/rBuffer_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y75    design_1_i/uart_top_0/inst/rB_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y75    design_1_i/uart_top_0/inst/rB_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X85Y75    design_1_i/uart_top_0/inst/rBuffer_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X84Y74    design_1_i/uart_top_0/inst/rBuffer_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C



