{
	"title" : "Timing Analyzer||Slow 1100mV 100C Model||Slow 1100mV 100C Model Fmax Summary",
	"data" : {
		"data" : [
			{
				"0" : "61.04 MHz",
				"1" : "61.04 MHz",
				"2" : "emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk",
				"3" : ""
			},
			{
				"0" : "61.04 MHz",
				"1" : "61.04 MHz",
				"2" : "emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk",
				"3" : ""
			},
			{
				"0" : "61.04 MHz",
				"1" : "61.04 MHz",
				"2" : "emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk",
				"3" : ""
			},
			{
				"0" : "71.26 MHz",
				"1" : "71.26 MHz",
				"2" : "FPGA_CLK1_50",
				"3" : ""
			},
			{
				"0" : "100.94 MHz",
				"1" : "100.94 MHz",
				"2" : "FPGA_CLK3_50",
				"3" : ""
			},
			{
				"0" : "133.3 MHz",
				"1" : "133.3 MHz",
				"2" : "FPGA_CLK2_50",
				"3" : ""
			},
			{
				"0" : "143.49 MHz",
				"1" : "143.49 MHz",
				"2" : "emu|pll|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk",
				"3" : ""
			},
			{
				"0" : "155.13 MHz",
				"1" : "155.13 MHz",
				"2" : "pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk",
				"3" : ""
			},
			{
				"0" : "161.03 MHz",
				"1" : "161.03 MHz",
				"2" : "emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk",
				"3" : ""
			},
			{
				"0" : "171.88 MHz",
				"1" : "171.88 MHz",
				"2" : "sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk",
				"3" : ""
			},
			{
				"0" : "485.44 MHz",
				"1" : "485.44 MHz",
				"2" : "spi_sck",
				"3" : ""
			}
		]
	}
}