// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Sun Sep 20 08:53:34 2020
// Host        : duskmoonG3 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               D:/Files/Programs/vivadoProject/MIPS32_pipeline/src/designs/ip/dist_mem_gen_data/dist_mem_gen_data_stub.v
// Design      : dist_mem_gen_data
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a35tcsg324-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "dist_mem_gen_v8_0_13,Vivado 2019.2" *)
module dist_mem_gen_data(a, d, clk, we, spo)
/* synthesis syn_black_box black_box_pad_pin="a[8:0],d[31:0],clk,we,spo[31:0]" */;
  input [8:0]a;
  input [31:0]d;
  input clk;
  input we;
  output [31:0]spo;
endmodule
