{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713265101924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713265101924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 11:58:21 2024 " "Processing started: Tue Apr 16 11:58:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713265101924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713265101924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713265101925 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713265102147 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713265102147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Behavioral " "Found design unit 1: decoder-Behavioral" {  } { { "decoder.vhd" "" { Text "C:/Users/pedro/LSD/mini_projeto/decoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713265108636 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/pedro/LSD/mini_projeto/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713265108636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713265108636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7segDecoder.vhd" "" { Text "C:/Users/pedro/LSD/mini_projeto/Bin7segDecoder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713265108637 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7segDecoder " "Found entity 1: Bin7segDecoder" {  } { { "Bin7segDecoder.vhd" "" { Text "C:/Users/pedro/LSD/mini_projeto/Bin7segDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713265108637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713265108637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto-Structural " "Found design unit 1: projeto-Structural" {  } { { "projeto.vhd" "" { Text "C:/Users/pedro/LSD/mini_projeto/projeto.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713265108638 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto " "Found entity 1: projeto" {  } { { "projeto.vhd" "" { Text "C:/Users/pedro/LSD/mini_projeto/projeto.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713265108638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713265108638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fase3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fase3-Behavioral " "Found design unit 1: fase3-Behavioral" {  } { { "fase3.vhd" "" { Text "C:/Users/pedro/LSD/mini_projeto/fase3.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713265108639 ""} { "Info" "ISGN_ENTITY_NAME" "1 fase3 " "Found entity 1: fase3" {  } { { "fase3.vhd" "" { Text "C:/Users/pedro/LSD/mini_projeto/fase3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713265108639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713265108639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreqDivider-Behavioral " "Found design unit 1: FreqDivider-Behavioral" {  } { { "FreqDivider.vhd" "" { Text "C:/Users/pedro/LSD/mini_projeto/FreqDivider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713265108640 ""} { "Info" "ISGN_ENTITY_NAME" "1 FreqDivider " "Found entity 1: FreqDivider" {  } { { "FreqDivider.vhd" "" { Text "C:/Users/pedro/LSD/mini_projeto/FreqDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713265108640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713265108640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fase4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fase4-Shell " "Found design unit 1: fase4-Shell" {  } { { "fase4.vhd" "" { Text "C:/Users/pedro/LSD/mini_projeto/fase4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713265108640 ""} { "Info" "ISGN_ENTITY_NAME" "1 fase4 " "Found entity 1: fase4" {  } { { "fase4.vhd" "" { Text "C:/Users/pedro/LSD/mini_projeto/fase4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713265108640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713265108640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fase5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fase5-Shell " "Found design unit 1: fase5-Shell" {  } { { "fase5.vhd" "" { Text "C:/Users/pedro/LSD/mini_projeto/fase5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713265108645 ""} { "Info" "ISGN_ENTITY_NAME" "1 fase5 " "Found entity 1: fase5" {  } { { "fase5.vhd" "" { Text "C:/Users/pedro/LSD/mini_projeto/fase5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713265108645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713265108645 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto " "Elaborating entity \"projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713265108666 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkout_fase5 projeto.vhd(19) " "Verilog HDL or VHDL warning at projeto.vhd(19): object \"clkout_fase5\" assigned a value but never read" {  } { { "projeto.vhd" "" { Text "C:/Users/pedro/LSD/mini_projeto/projeto.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713265108667 "|projeto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "green_lights projeto.vhd(48) " "VHDL Process Statement warning at projeto.vhd(48): signal \"green_lights\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projeto.vhd" "" { Text "C:/Users/pedro/LSD/mini_projeto/projeto.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713265108667 "|projeto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "red_lights projeto.vhd(49) " "VHDL Process Statement warning at projeto.vhd(49): signal \"red_lights\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projeto.vhd" "" { Text "C:/Users/pedro/LSD/mini_projeto/projeto.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713265108667 "|projeto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clkout projeto.vhd(54) " "VHDL Process Statement warning at projeto.vhd(54): signal \"clkout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projeto.vhd" "" { Text "C:/Users/pedro/LSD/mini_projeto/projeto.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713265108667 "|projeto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clkout projeto.vhd(58) " "VHDL Process Statement warning at projeto.vhd(58): signal \"clkout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "projeto.vhd" "" { Text "C:/Users/pedro/LSD/mini_projeto/projeto.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713265108667 "|projeto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "decoder decoder:Decoder_instanciado A:behavioral " "Elaborating entity \"decoder\" using architecture \"A:behavioral\" for hierarchy \"decoder:Decoder_instanciado\"" {  } { { "projeto.vhd" "Decoder_instanciado" { Text "C:/Users/pedro/LSD/mini_projeto/projeto.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713265108667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fase3 fase3:fase3_instanciada A:behavioral " "Elaborating entity \"fase3\" using architecture \"A:behavioral\" for hierarchy \"fase3:fase3_instanciada\"" {  } { { "projeto.vhd" "fase3_instanciada" { Text "C:/Users/pedro/LSD/mini_projeto/projeto.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713265108668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fase4 fase4:Fase4_instanciada A:shell " "Elaborating entity \"fase4\" using architecture \"A:shell\" for hierarchy \"fase4:Fase4_instanciada\"" {  } { { "projeto.vhd" "Fase4_instanciada" { Text "C:/Users/pedro/LSD/mini_projeto/projeto.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713265108669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FreqDivider fase4:Fase4_instanciada\|FreqDivider:Divisor A:behavioral " "Elaborating entity \"FreqDivider\" using architecture \"A:behavioral\" for hierarchy \"fase4:Fase4_instanciada\|FreqDivider:Divisor\"" {  } { { "fase4.vhd" "Divisor" { Text "C:/Users/pedro/LSD/mini_projeto/fase4.vhd" 15 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713265108669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fase5 fase5:Fase5_instanciada A:shell " "Elaborating entity \"fase5\" using architecture \"A:shell\" for hierarchy \"fase5:Fase5_instanciada\"" {  } { { "projeto.vhd" "Fase5_instanciada" { Text "C:/Users/pedro/LSD/mini_projeto/projeto.vhd" 39 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713265108670 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "projeto.vhd" "" { Text "C:/Users/pedro/LSD/mini_projeto/projeto.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713265109013 "|projeto|HEX0[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713265109013 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713265109101 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713265109529 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713265109529 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713265109559 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713265109559 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713265109559 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713265109559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713265109571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 11:58:29 2024 " "Processing ended: Tue Apr 16 11:58:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713265109571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713265109571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713265109571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713265109571 ""}
