From 59b67e1d5b6810dd52b7ff7f3a8e2267c8a34473 Mon Sep 17 00:00:00 2001
From: Richard Zhu <Richard.Zhu@freescale.com>
Date: Tue, 24 Mar 2015 11:26:12 +0800
Subject: [PATCH 0911/1594] MLK-10466-1 ARM: pcie: add pcie into 6qp dts

commit 5a61c6db764dee07fa61942bfbcff38555cef86f from
git://git.freescale.com/imx/linux-2.6-imx.git

add the pcie dev node into 6qp dts, and enable pcie
support on imx6qp sabreauto board

Signed-off-by: Richard Zhu <Richard.Zhu@freescale.com>
---
 arch/arm/boot/dts/imx6qp-sabreauto.dts |    6 +++++-
 arch/arm/boot/dts/imx6qp.dtsi          |   25 +++++++++++++++++++++++++
 2 files changed, 30 insertions(+), 1 deletions(-)

diff --git a/arch/arm/boot/dts/imx6qp-sabreauto.dts b/arch/arm/boot/dts/imx6qp-sabreauto.dts
index a53a177..128411f 100644
--- a/arch/arm/boot/dts/imx6qp-sabreauto.dts
+++ b/arch/arm/boot/dts/imx6qp-sabreauto.dts
@@ -9,6 +9,11 @@
 #include "imx6q-sabreauto.dts"
 #include "imx6qp.dtsi"
 
+&pcie {
+	reset-gpio =  <&gpio1 14 GPIO_ACTIVE_LOW>;
+	status = "okay";
+};
+
 &pre1 {
 	status = "okay";
 };
@@ -32,7 +37,6 @@
 
 &prg2 {
 	memory-region = <&memory>;
-	status = "okay";
 };
 
 &sata {
diff --git a/arch/arm/boot/dts/imx6qp.dtsi b/arch/arm/boot/dts/imx6qp.dtsi
index 4fb33d5..90fa94b 100644
--- a/arch/arm/boot/dts/imx6qp.dtsi
+++ b/arch/arm/boot/dts/imx6qp.dtsi
@@ -30,6 +30,31 @@
 			clocks = <&clks IMX6QDL_CLK_OCRAM>;
 		};
 
+		pcie: pcie@0x01000000 {
+			compatible = "fsl,imx6qp-pcie", "snps,dw-pcie";
+			reg = <0x01ffc000 0x4000>, <0x01f00000 0x80000>;
+			reg-names = "dbi", "config";
+			#address-cells = <3>;
+			#size-cells = <2>;
+			device_type = "pci";
+			ranges = <0x81000000 0 0          0x01f80000 0 0x00010000 /* downstream I/O */
+				  0x82000000 0 0x01000000 0x01000000 0 0x00f00000>; /* non-prefetchable memory */
+			num-lanes = <1>;
+			interrupts = <0 120 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "msi";
+			#interrupt-cells = <1>;
+			interrupt-map-mask = <0 0 0 0x7>;
+			interrupt-map = <0 0 0 1 &intc 0 123 IRQ_TYPE_LEVEL_HIGH>,
+			                <0 0 0 2 &intc 0 122 IRQ_TYPE_LEVEL_HIGH>,
+			                <0 0 0 3 &intc 0 121 IRQ_TYPE_LEVEL_HIGH>,
+			                <0 0 0 4 &intc 0 120 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clks IMX6QDL_CLK_PCIE_REF_125M>,
+				 <&clks IMX6QDL_CLK_SATA_REF_100M>,
+				 <&clks IMX6QDL_CLK_LVDS1_GATE>, <&clks IMX6QDL_CLK_PCIE_AXI>;
+			clock-names = "pcie_phy", "ref_100m", "pcie_bus", "pcie";
+			status = "disabled";
+		};
+
 		aips-bus@02100000 { /* AIPS2 */
 			pre1: pre@021c8000 {
 				compatible = "fsl,imx6q-pre";
-- 
1.7.5.4

