{
  "module_name": "exynos5250.h",
  "hash_id": "ea9ed7f1021807d649ceeda15542fc8a7a2f84969d1f3e2b2135737f7cf3bd99",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/exynos5250.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLOCK_EXYNOS_5250_H\n#define _DT_BINDINGS_CLOCK_EXYNOS_5250_H\n\n \n#define CLK_FIN_PLL\t\t1\n#define CLK_FOUT_APLL\t\t2\n#define CLK_FOUT_MPLL\t\t3\n#define CLK_FOUT_BPLL\t\t4\n#define CLK_FOUT_GPLL\t\t5\n#define CLK_FOUT_CPLL\t\t6\n#define CLK_FOUT_EPLL\t\t7\n#define CLK_FOUT_VPLL\t\t8\n#define CLK_ARM_CLK\t\t9\n#define CLK_DIV_ARM2\t\t10\n\n \n#define CLK_SCLK_CAM_BAYER\t128\n#define CLK_SCLK_CAM0\t\t129\n#define CLK_SCLK_CAM1\t\t130\n#define CLK_SCLK_GSCL_WA\t131\n#define CLK_SCLK_GSCL_WB\t132\n#define CLK_SCLK_FIMD1\t\t133\n#define CLK_SCLK_MIPI1\t\t134\n#define CLK_SCLK_DP\t\t135\n#define CLK_SCLK_HDMI\t\t136\n#define CLK_SCLK_PIXEL\t\t137\n#define CLK_SCLK_AUDIO0\t\t138\n#define CLK_SCLK_MMC0\t\t139\n#define CLK_SCLK_MMC1\t\t140\n#define CLK_SCLK_MMC2\t\t141\n#define CLK_SCLK_MMC3\t\t142\n#define CLK_SCLK_SATA\t\t143\n#define CLK_SCLK_USB3\t\t144\n#define CLK_SCLK_JPEG\t\t145\n#define CLK_SCLK_UART0\t\t146\n#define CLK_SCLK_UART1\t\t147\n#define CLK_SCLK_UART2\t\t148\n#define CLK_SCLK_UART3\t\t149\n#define CLK_SCLK_PWM\t\t150\n#define CLK_SCLK_AUDIO1\t\t151\n#define CLK_SCLK_AUDIO2\t\t152\n#define CLK_SCLK_SPDIF\t\t153\n#define CLK_SCLK_SPI0\t\t154\n#define CLK_SCLK_SPI1\t\t155\n#define CLK_SCLK_SPI2\t\t156\n#define CLK_DIV_I2S1\t\t157\n#define CLK_DIV_I2S2\t\t158\n#define CLK_SCLK_HDMIPHY\t159\n#define CLK_DIV_PCM0\t\t160\n\n \n#define CLK_GSCL0\t\t256\n#define CLK_GSCL1\t\t257\n#define CLK_GSCL2\t\t258\n#define CLK_GSCL3\t\t259\n#define CLK_GSCL_WA\t\t260\n#define CLK_GSCL_WB\t\t261\n#define CLK_SMMU_GSCL0\t\t262\n#define CLK_SMMU_GSCL1\t\t263\n#define CLK_SMMU_GSCL2\t\t264\n#define CLK_SMMU_GSCL3\t\t265\n#define CLK_MFC\t\t\t266\n#define CLK_SMMU_MFCL\t\t267\n#define CLK_SMMU_MFCR\t\t268\n#define CLK_ROTATOR\t\t269\n#define CLK_JPEG\t\t270\n#define CLK_MDMA1\t\t271\n#define CLK_SMMU_ROTATOR\t272\n#define CLK_SMMU_JPEG\t\t273\n#define CLK_SMMU_MDMA1\t\t274\n#define CLK_PDMA0\t\t275\n#define CLK_PDMA1\t\t276\n#define CLK_SATA\t\t277\n#define CLK_USBOTG\t\t278\n#define CLK_MIPI_HSI\t\t279\n#define CLK_SDMMC0\t\t280\n#define CLK_SDMMC1\t\t281\n#define CLK_SDMMC2\t\t282\n#define CLK_SDMMC3\t\t283\n#define CLK_SROMC\t\t284\n#define CLK_USB2\t\t285\n#define CLK_USB3\t\t286\n#define CLK_SATA_PHYCTRL\t287\n#define CLK_SATA_PHYI2C\t\t288\n#define CLK_UART0\t\t289\n#define CLK_UART1\t\t290\n#define CLK_UART2\t\t291\n#define CLK_UART3\t\t292\n#define CLK_UART4\t\t293\n#define CLK_I2C0\t\t294\n#define CLK_I2C1\t\t295\n#define CLK_I2C2\t\t296\n#define CLK_I2C3\t\t297\n#define CLK_I2C4\t\t298\n#define CLK_I2C5\t\t299\n#define CLK_I2C6\t\t300\n#define CLK_I2C7\t\t301\n#define CLK_I2C_HDMI\t\t302\n#define CLK_ADC\t\t\t303\n#define CLK_SPI0\t\t304\n#define CLK_SPI1\t\t305\n#define CLK_SPI2\t\t306\n#define CLK_I2S1\t\t307\n#define CLK_I2S2\t\t308\n#define CLK_PCM1\t\t309\n#define CLK_PCM2\t\t310\n#define CLK_PWM\t\t\t311\n#define CLK_SPDIF\t\t312\n#define CLK_AC97\t\t313\n#define CLK_HSI2C0\t\t314\n#define CLK_HSI2C1\t\t315\n#define CLK_HSI2C2\t\t316\n#define CLK_HSI2C3\t\t317\n#define CLK_CHIPID\t\t318\n#define CLK_SYSREG\t\t319\n#define CLK_PMU\t\t\t320\n#define CLK_CMU_TOP\t\t321\n#define CLK_CMU_CORE\t\t322\n#define CLK_CMU_MEM\t\t323\n#define CLK_TZPC0\t\t324\n#define CLK_TZPC1\t\t325\n#define CLK_TZPC2\t\t326\n#define CLK_TZPC3\t\t327\n#define CLK_TZPC4\t\t328\n#define CLK_TZPC5\t\t329\n#define CLK_TZPC6\t\t330\n#define CLK_TZPC7\t\t331\n#define CLK_TZPC8\t\t332\n#define CLK_TZPC9\t\t333\n#define CLK_HDMI_CEC\t\t334\n#define CLK_MCT\t\t\t335\n#define CLK_WDT\t\t\t336\n#define CLK_RTC\t\t\t337\n#define CLK_TMU\t\t\t338\n#define CLK_FIMD1\t\t339\n#define CLK_MIE1\t\t340\n#define CLK_DSIM0\t\t341\n#define CLK_DP\t\t\t342\n#define CLK_MIXER\t\t343\n#define CLK_HDMI\t\t344\n#define CLK_G2D\t\t\t345\n#define CLK_MDMA0\t\t346\n#define CLK_SMMU_MDMA0\t\t347\n#define CLK_SSS\t\t\t348\n#define CLK_G3D\t\t\t349\n#define CLK_SMMU_TV\t\t350\n#define CLK_SMMU_FIMD1\t\t351\n#define CLK_SMMU_2D\t\t352\n#define CLK_SMMU_FIMC_ISP\t353\n#define CLK_SMMU_FIMC_DRC\t354\n#define CLK_SMMU_FIMC_SCC\t355\n#define CLK_SMMU_FIMC_SCP\t356\n#define CLK_SMMU_FIMC_FD\t357\n#define CLK_SMMU_FIMC_MCU\t358\n#define CLK_SMMU_FIMC_ODC\t359\n#define CLK_SMMU_FIMC_DIS0\t360\n#define CLK_SMMU_FIMC_DIS1\t361\n#define CLK_SMMU_FIMC_3DNR\t362\n#define CLK_SMMU_FIMC_LITE0\t363\n#define CLK_SMMU_FIMC_LITE1\t364\n#define CLK_CAMIF_TOP\t\t365\n\n \n#define CLK_MOUT_HDMI\t\t1024\n#define CLK_MOUT_GPLL\t\t1025\n#define CLK_MOUT_ACLK200_DISP1_SUB\t1026\n#define CLK_MOUT_ACLK300_DISP1_SUB\t1027\n#define CLK_MOUT_APLL\t\t1028\n#define CLK_MOUT_MPLL\t\t1029\n#define CLK_MOUT_VPLLSRC\t1030\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}