$date
	Sat Oct 22 19:18:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#110524
b11 !
1"
#110526
b11 &
b11 %
1$
#110527
0"
#110530
b1010 &
b1010 %
#110534
b101 &
b101 %
#110538
b10000 &
b10000 %
#110542
b1000 &
b1000 %
#110546
b100 &
b100 %
#110550
b10 &
b10 %
#110554
b1 &
b1 %
1#
#110558
b0 &
0#
b0 %
0$
#1082366
b1101 &
b1101 %
1$
b1101 !
1"
#1082367
0"
#1082370
b101000 &
b101000 %
#1082374
b10100 &
b10100 %
#1082378
b1010 &
b1010 %
#1082382
b101 &
b101 %
#1082386
b10000 &
b10000 %
#1082390
b1000 &
b1000 %
#1082394
b100 &
b100 %
#1082398
b10 &
b10 %
#1082402
b1 &
b1 %
1#
#1082406
b0 &
0#
b0 %
0$
#2110480
b10100 !
1"
#2110482
b10100 &
b10100 %
1$
#2110483
0"
#2110486
b1010 &
b1010 %
#2110490
b101 &
b101 %
#2110494
b10000 &
b10000 %
#2110498
b1000 &
b1000 %
#2110502
b100 &
b100 %
#2110506
b10 &
b10 %
#2110510
b1 &
1#
b1 %
#2110514
b0 &
b0 %
0#
0$
#4500012
