#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Oct  9 02:39:11 2023
# Process ID: 141142
# Current directory: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.runs/synth_1
# Command line: vivado -log neorv32_test_on_chip_debugger.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source neorv32_test_on_chip_debugger.tcl
# Log file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.runs/synth_1/neorv32_test_on_chip_debugger.vds
# Journal file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.runs/synth_1/vivado.jou
# Running On: binhkieudo-hotswap, OS: Linux, CPU Frequency: 1400.000 MHz, CPU Physical cores: 16, Host memory: 33036 MB
#-----------------------------------------------------------
source neorv32_test_on_chip_debugger.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/utils_1/imports/synth_1/neorv32_test_setup_approm.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/utils_1/imports/synth_1/neorv32_test_setup_approm.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top neorv32_test_on_chip_debugger -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 141176
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2438.543 ; gain = 379.707 ; free physical = 3005 ; free virtual = 78686
Synthesis current peak Physical Memory [PSS] (MB): peak = 1793.243; parent = 1607.418; children = 185.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3469.648; parent = 2441.516; children = 1028.133
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'neorv32_test_on_chip_debugger' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/test_setups/neorv32_test_setup_on_chip_debugger.vhd:67]
	Parameter CLOCK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter INT_BOOTLOADER_EN bound to: 1 - type: bool 
	Parameter ON_CHIP_DEBUGGER_EN bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_A bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_B bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_U bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicntr bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zihpm bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zifencei bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 1 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 1 - type: bool 
	Parameter MEM_INT_IMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_IMEM_SIZE bound to: 16384 - type: integer 
	Parameter MEM_INT_DMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_DMEM_SIZE bound to: 8192 - type: integer 
	Parameter IO_GPIO_NUM bound to: 8 - type: integer 
	Parameter IO_MTIME_EN bound to: 1 - type: bool 
	Parameter IO_UART0_EN bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'neorv32_top' declared at '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_top.vhd:47' bound to instance 'neorv32_top_inst' of component 'neorv32_top' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/test_setups/neorv32_test_setup_on_chip_debugger.vhd:75]
INFO: [Synth 8-638] synthesizing module 'neorv32_top' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_top.vhd:253]
	Parameter CLOCK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter HART_ID bound to: 32'b00000000000000000000000000000000 
	Parameter VENDOR_ID bound to: 32'b00000000000000000000000000000000 
	Parameter INT_BOOTLOADER_EN bound to: 1 - type: bool 
	Parameter ON_CHIP_DEBUGGER_EN bound to: 1 - type: bool 
	Parameter DM_LEGACY_MODE bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_A bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_B bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_E bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_U bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicntr bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zihpm bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zifencei bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zxcfu bound to: 0 - type: bool 
	Parameter FAST_MUL_EN bound to: 0 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 1 - type: bool 
	Parameter PMP_NUM_REGIONS bound to: 0 - type: integer 
	Parameter PMP_MIN_GRANULARITY bound to: 4 - type: integer 
	Parameter HPM_NUM_CNTS bound to: 0 - type: integer 
	Parameter HPM_CNT_WIDTH bound to: 40 - type: integer 
	Parameter AMO_RVS_GRANULARITY bound to: 4 - type: integer 
	Parameter MEM_INT_IMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_IMEM_SIZE bound to: 16384 - type: integer 
	Parameter MEM_INT_DMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_DMEM_SIZE bound to: 8192 - type: integer 
	Parameter ICACHE_EN bound to: 0 - type: bool 
	Parameter ICACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter ICACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_ASSOCIATIVITY bound to: 1 - type: integer 
	Parameter DCACHE_EN bound to: 0 - type: bool 
	Parameter DCACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter DCACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter MEM_EXT_EN bound to: 0 - type: bool 
	Parameter MEM_EXT_TIMEOUT bound to: 255 - type: integer 
	Parameter MEM_EXT_PIPE_MODE bound to: 0 - type: bool 
	Parameter MEM_EXT_BIG_ENDIAN bound to: 0 - type: bool 
	Parameter MEM_EXT_ASYNC_RX bound to: 0 - type: bool 
	Parameter MEM_EXT_ASYNC_TX bound to: 0 - type: bool 
	Parameter XIRQ_NUM_CH bound to: 0 - type: integer 
	Parameter XIRQ_TRIGGER_TYPE bound to: 32'b11111111111111111111111111111111 
	Parameter XIRQ_TRIGGER_POLARITY bound to: 32'b11111111111111111111111111111111 
	Parameter IO_GPIO_NUM bound to: 8 - type: integer 
	Parameter IO_MTIME_EN bound to: 1 - type: bool 
	Parameter IO_UART0_EN bound to: 1 - type: bool 
	Parameter IO_UART0_RX_FIFO bound to: 1 - type: integer 
	Parameter IO_UART0_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_UART1_EN bound to: 0 - type: bool 
	Parameter IO_UART1_RX_FIFO bound to: 1 - type: integer 
	Parameter IO_UART1_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_SPI_EN bound to: 0 - type: bool 
	Parameter IO_SPI_FIFO bound to: 1 - type: integer 
	Parameter IO_SDI_EN bound to: 0 - type: bool 
	Parameter IO_SDI_FIFO bound to: 1 - type: integer 
	Parameter IO_TWI_EN bound to: 0 - type: bool 
	Parameter IO_PWM_NUM_CH bound to: 0 - type: integer 
	Parameter IO_WDT_EN bound to: 0 - type: bool 
	Parameter IO_TRNG_EN bound to: 0 - type: bool 
	Parameter IO_TRNG_FIFO bound to: 1 - type: integer 
	Parameter IO_CFS_EN bound to: 0 - type: bool 
	Parameter IO_CFS_CONFIG bound to: 32'b00000000000000000000000000000000 
	Parameter IO_CFS_IN_SIZE bound to: 32 - type: integer 
	Parameter IO_CFS_OUT_SIZE bound to: 32 - type: integer 
	Parameter IO_NEOLED_EN bound to: 0 - type: bool 
	Parameter IO_NEOLED_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_GPTMR_EN bound to: 0 - type: bool 
	Parameter IO_XIP_EN bound to: 0 - type: bool 
	Parameter IO_ONEWIRE_EN bound to: 0 - type: bool 
	Parameter IO_DMA_EN bound to: 0 - type: bool 
	Parameter IO_SLINK_EN bound to: 0 - type: bool 
	Parameter IO_SLINK_RX_FIFO bound to: 1 - type: integer 
	Parameter IO_SLINK_TX_FIFO bound to: 1 - type: integer 
	Parameter IO_CRC_EN bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu.vhd:98]
	Parameter HART_ID bound to: 32'b00000000000000000000000000000000 
	Parameter VENDOR_ID bound to: 32'b00000000000000000000000000000000 
	Parameter CPU_BOOT_ADDR bound to: 32'b11111111111111111100000000000000 
	Parameter CPU_DEBUG_PARK_ADDR bound to: 32'b11111111111111111111111100001000 
	Parameter CPU_DEBUG_EXC_ADDR bound to: 32'b11111111111111111111111100000000 
	Parameter CPU_EXTENSION_RISCV_A bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_B bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_E bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_U bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicntr bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zihpm bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zifencei bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zxcfu bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Sdext bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Sdtrig bound to: 1 - type: bool 
	Parameter FAST_MUL_EN bound to: 0 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 1 - type: bool 
	Parameter PMP_NUM_REGIONS bound to: 0 - type: integer 
	Parameter PMP_MIN_GRANULARITY bound to: 4 - type: integer 
	Parameter HPM_NUM_CNTS bound to: 0 - type: integer 
	Parameter HPM_CNT_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_control' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_control.vhd:127]
	Parameter HART_ID bound to: 32'b00000000000000000000000000000000 
	Parameter VENDOR_ID bound to: 32'b00000000000000000000000000000000 
	Parameter CPU_BOOT_ADDR bound to: 32'b11111111111111111100000000000000 
	Parameter CPU_DEBUG_PARK_ADDR bound to: 32'b11111111111111111111111100001000 
	Parameter CPU_DEBUG_EXC_ADDR bound to: 32'b11111111111111111111111100000000 
	Parameter CPU_EXTENSION_RISCV_A bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_B bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_C bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_E bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_U bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zicntr bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zihpm bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zifencei bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zxcfu bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Sdext bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Sdtrig bound to: 1 - type: bool 
	Parameter FAST_MUL_EN bound to: 0 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 1 - type: bool 
	Parameter PMP_EN bound to: 0 - type: bool 
	Parameter HPM_NUM_CNTS bound to: 0 - type: integer 
	Parameter HPM_CNT_WIDTH bound to: 40 - type: integer 
WARNING: [Synth 8-5389] ignoring zero-width record field declaration [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_control.vhd:304]
INFO: [Synth 8-638] synthesizing module 'neorv32_fifo' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_fifo.vhd:66]
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
	Parameter FIFO_WIDTH bound to: 18 - type: integer 
	Parameter FIFO_RSYNC bound to: 0 - type: bool 
	Parameter FIFO_SAFE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_fifo' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_fifo.vhd:66]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_decompressor' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_decompressor.vhd:55]
	Parameter FPU_ENABLE bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_decompressor' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_decompressor.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_control' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_control.vhd:127]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_regfile' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_regfile.vhd:77]
	Parameter RVE bound to: 0 - type: bool 
	Parameter RS3_EN bound to: 1 - type: bool 
	Parameter RS4_EN bound to: 0 - type: bool 
INFO: [Synth 8-226] default block is never used [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_regfile.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_regfile' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_regfile.vhd:77]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_alu' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_alu.vhd:82]
	Parameter CPU_EXTENSION_RISCV_B bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_M bound to: 0 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zmmul bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zfinx bound to: 1 - type: bool 
	Parameter CPU_EXTENSION_RISCV_Zxcfu bound to: 0 - type: bool 
	Parameter FAST_MUL_EN bound to: 0 - type: bool 
	Parameter FAST_SHIFT_EN bound to: 1 - type: bool 
INFO: [Synth 8-226] default block is never used [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_alu.vhd:139]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_cp_shifter' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_shifter.vhd:64]
	Parameter FAST_SHIFT_EN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_cp_shifter' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_shifter.vhd:64]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_cp_muldiv' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_muldiv.vhd:66]
	Parameter FAST_MUL_EN bound to: 0 - type: bool 
	Parameter DIVISION_EN bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_cp_muldiv' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_muldiv.vhd:66]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_cp_fpu' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:81]
INFO: [Synth 8-226] default block is never used [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:428]
INFO: [Synth 8-226] default block is never used [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:521]
INFO: [Synth 8-3491] module 'neorv32_cpu_cp_fpu_f2i' declared at '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:1650' bound to instance 'neorv32_cpu_cp_fpu_f2i_inst' of component 'neorv32_cpu_cp_fpu_f2i' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:605]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_cp_fpu_f2i' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:1671]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_cp_fpu_f2i' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:1671]
INFO: [Synth 8-3491] module 'neorv32_cpu_cp_fpu_normalizer' declared at '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:1249' bound to instance 'neorv32_cpu_cp_fpu_normalizer_inst' of component 'neorv32_cpu_cp_fpu_normalizer' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:1137]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_cp_fpu_normalizer' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:1272]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_cp_fpu_normalizer' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:1272]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_cp_fpu' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_alu' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_alu.vhd:82]
INFO: [Synth 8-638] synthesizing module 'neorv32_cpu_lsu' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_lsu.vhd:69]
	Parameter AMO_LRSC_ENABLE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu_lsu' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_lsu.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'neorv32_cpu' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu.vhd:98]
INFO: [Synth 8-638] synthesizing module 'neorv32_bus_switch' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_intercon.vhd:62]
	Parameter PORT_A_READ_ONLY bound to: 0 - type: bool 
	Parameter PORT_B_READ_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_bus_switch' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_intercon.vhd:62]
INFO: [Synth 8-638] synthesizing module 'neorv32_bus_gateway' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_intercon.vhd:308]
	Parameter TIMEOUT bound to: 15 - type: integer 
	Parameter IMEM_ENABLE bound to: 1 - type: bool 
	Parameter IMEM_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter IMEM_SIZE bound to: 16384 - type: integer 
	Parameter DMEM_ENABLE bound to: 1 - type: bool 
	Parameter DMEM_BASE bound to: 32'b10000000000000000000000000000000 
	Parameter DMEM_SIZE bound to: 8192 - type: integer 
	Parameter XIP_ENABLE bound to: 0 - type: bool 
	Parameter XIP_BASE bound to: 32'b11100000000000000000000000000000 
	Parameter XIP_SIZE bound to: 268435456 - type: integer 
	Parameter BOOT_ENABLE bound to: 1 - type: bool 
	Parameter BOOT_BASE bound to: 32'b11111111111111111100000000000000 
	Parameter BOOT_SIZE bound to: 8192 - type: integer 
	Parameter IO_ENABLE bound to: 1 - type: bool 
	Parameter IO_BASE bound to: 32'b11111111111111111110000000000000 
	Parameter IO_SIZE bound to: 8192 - type: integer 
	Parameter EXT_ENABLE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_bus_gateway' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_intercon.vhd:308]
INFO: [Synth 8-638] synthesizing module 'neorv32_imem' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/mem/neorv32_imem.default.vhd:46]
	Parameter IMEM_SIZE bound to: 16384 - type: integer 
	Parameter IMEM_AS_IROM bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_imem' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/mem/neorv32_imem.default.vhd:46]
INFO: [Synth 8-638] synthesizing module 'neorv32_dmem' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/mem/neorv32_dmem.default.vhd:42]
	Parameter DMEM_SIZE bound to: 8192 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neorv32_dmem' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/mem/neorv32_dmem.default.vhd:42]
INFO: [Synth 8-638] synthesizing module 'neorv32_boot_rom' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_boot_rom.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'neorv32_boot_rom' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_boot_rom.vhd:51]
INFO: [Synth 8-638] synthesizing module 'neorv32_bus_io_switch' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_intercon.vhd:574]
	Parameter DEV_SIZE bound to: 256 - type: integer 
	Parameter DEV_00_EN bound to: 1 - type: bool 
	Parameter DEV_00_BASE bound to: 32'b11111111111111111111111100000000 
	Parameter DEV_01_EN bound to: 1 - type: bool 
	Parameter DEV_01_BASE bound to: 32'b11111111111111111111111000000000 
	Parameter DEV_02_EN bound to: 0 - type: bool 
	Parameter DEV_02_BASE bound to: 32'b11111111111111111111110100000000 
	Parameter DEV_03_EN bound to: 1 - type: bool 
	Parameter DEV_03_BASE bound to: 32'b11111111111111111111110000000000 
	Parameter DEV_04_EN bound to: 0 - type: bool 
	Parameter DEV_04_BASE bound to: 32'b11111111111111111111101100000000 
	Parameter DEV_05_EN bound to: 0 - type: bool 
	Parameter DEV_05_BASE bound to: 32'b11111111111111111111101000000000 
	Parameter DEV_06_EN bound to: 0 - type: bool 
	Parameter DEV_06_BASE bound to: 32'b11111111111111111111100100000000 
	Parameter DEV_07_EN bound to: 0 - type: bool 
	Parameter DEV_07_BASE bound to: 32'b11111111111111111111100000000000 
	Parameter DEV_08_EN bound to: 0 - type: bool 
	Parameter DEV_08_BASE bound to: 32'b11111111111111111111011100000000 
	Parameter DEV_09_EN bound to: 0 - type: bool 
	Parameter DEV_09_BASE bound to: 32'b11111111111111111111011000000000 
	Parameter DEV_10_EN bound to: 1 - type: bool 
	Parameter DEV_10_BASE bound to: 32'b11111111111111111111010100000000 
	Parameter DEV_11_EN bound to: 1 - type: bool 
	Parameter DEV_11_BASE bound to: 32'b11111111111111111111010000000000 
	Parameter DEV_12_EN bound to: 0 - type: bool 
	Parameter DEV_12_BASE bound to: 32'b11111111111111111111001100000000 
	Parameter DEV_13_EN bound to: 0 - type: bool 
	Parameter DEV_13_BASE bound to: 32'b11111111111111111111001000000000 
	Parameter DEV_14_EN bound to: 0 - type: bool 
	Parameter DEV_14_BASE bound to: 32'b11111111111111111111000100000000 
	Parameter DEV_15_EN bound to: 0 - type: bool 
	Parameter DEV_15_BASE bound to: 32'b11111111111111111111000000000000 
	Parameter DEV_16_EN bound to: 0 - type: bool 
	Parameter DEV_16_BASE bound to: 32'b11111111111111111110111100000000 
	Parameter DEV_17_EN bound to: 0 - type: bool 
	Parameter DEV_17_BASE bound to: 32'b11111111111111111110111000000000 
	Parameter DEV_18_EN bound to: 0 - type: bool 
	Parameter DEV_18_BASE bound to: 32'b11111111111111111110110100000000 
	Parameter DEV_19_EN bound to: 0 - type: bool 
	Parameter DEV_19_BASE bound to: 32'b11111111111111111110110000000000 
	Parameter DEV_20_EN bound to: 0 - type: bool 
	Parameter DEV_20_BASE bound to: 32'b11111111111111111110101100000000 
INFO: [Synth 8-256] done synthesizing module 'neorv32_bus_io_switch' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_intercon.vhd:574]
INFO: [Synth 8-638] synthesizing module 'neorv32_gpio' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_gpio.vhd:56]
	Parameter GPIO_NUM bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neorv32_gpio' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_gpio.vhd:56]
INFO: [Synth 8-638] synthesizing module 'neorv32_mtime' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_mtime.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'neorv32_mtime' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_mtime.vhd:55]
INFO: [Synth 8-638] synthesizing module 'neorv32_uart' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_uart.vhd:82]
	Parameter SIM_LOG_FILE bound to: neorv32.uart0.sim_mode.text.out - type: string 
	Parameter UART_RX_FIFO bound to: 1 - type: integer 
	Parameter UART_TX_FIFO bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neorv32_fifo__parameterized0' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_fifo.vhd:66]
	Parameter FIFO_DEPTH bound to: 1 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_RSYNC bound to: 1 - type: bool 
	Parameter FIFO_SAFE bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_fifo__parameterized0' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_fifo.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'neorv32_uart' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_uart.vhd:82]
INFO: [Synth 8-638] synthesizing module 'neorv32_sysinfo' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_sysinfo.vhd:100]
	Parameter CLOCK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter INT_BOOTLOADER_EN bound to: 1 - type: bool 
	Parameter MEM_INT_IMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_IMEM_SIZE bound to: 16384 - type: integer 
	Parameter MEM_INT_DMEM_EN bound to: 1 - type: bool 
	Parameter MEM_INT_DMEM_SIZE bound to: 8192 - type: integer 
	Parameter AMO_RVS_GRANULARITY bound to: 4 - type: integer 
	Parameter ICACHE_EN bound to: 0 - type: bool 
	Parameter ICACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter ICACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter ICACHE_ASSOCIATIVITY bound to: 1 - type: integer 
	Parameter DCACHE_EN bound to: 0 - type: bool 
	Parameter DCACHE_NUM_BLOCKS bound to: 4 - type: integer 
	Parameter DCACHE_BLOCK_SIZE bound to: 64 - type: integer 
	Parameter MEM_EXT_EN bound to: 0 - type: bool 
	Parameter MEM_EXT_BIG_ENDIAN bound to: 0 - type: bool 
	Parameter ON_CHIP_DEBUGGER_EN bound to: 1 - type: bool 
	Parameter IO_GPIO_EN bound to: 1 - type: bool 
	Parameter IO_MTIME_EN bound to: 1 - type: bool 
	Parameter IO_UART0_EN bound to: 1 - type: bool 
	Parameter IO_UART1_EN bound to: 0 - type: bool 
	Parameter IO_SPI_EN bound to: 0 - type: bool 
	Parameter IO_SDI_EN bound to: 0 - type: bool 
	Parameter IO_TWI_EN bound to: 0 - type: bool 
	Parameter IO_PWM_EN bound to: 0 - type: bool 
	Parameter IO_WDT_EN bound to: 0 - type: bool 
	Parameter IO_TRNG_EN bound to: 0 - type: bool 
	Parameter IO_CFS_EN bound to: 0 - type: bool 
	Parameter IO_NEOLED_EN bound to: 0 - type: bool 
	Parameter IO_XIRQ_EN bound to: 0 - type: bool 
	Parameter IO_GPTMR_EN bound to: 0 - type: bool 
	Parameter IO_XIP_EN bound to: 0 - type: bool 
	Parameter IO_ONEWIRE_EN bound to: 0 - type: bool 
	Parameter IO_DMA_EN bound to: 0 - type: bool 
	Parameter IO_SLINK_EN bound to: 0 - type: bool 
	Parameter IO_CRC_EN bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_sysinfo' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_sysinfo.vhd:100]
INFO: [Synth 8-638] synthesizing module 'neorv32_debug_dtm' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_debug_dtm.vhd:66]
	Parameter IDCODE_VERSION bound to: 4'b0000 
	Parameter IDCODE_PARTID bound to: 16'b0000000000000000 
	Parameter IDCODE_MANID bound to: 11'b00000000000 
INFO: [Synth 8-226] default block is never used [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_debug_dtm.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'neorv32_debug_dtm' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_debug_dtm.vhd:66]
INFO: [Synth 8-638] synthesizing module 'neorv32_debug_dm' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_debug_dm.vhd:74]
	Parameter CPU_BASE_ADDR bound to: 32'b11111111111111111111111100000000 
	Parameter LEGACY_MODE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'neorv32_debug_dm' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_debug_dm.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'neorv32_top' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_top.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'neorv32_test_on_chip_debugger' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/test_setups/neorv32_test_setup_on_chip_debugger.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[rf_rs1] was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_control.vhd:440]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[rf_rs2] was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_control.vhd:440]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[rf_rs3] was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_control.vhd:440]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[rf_rd] was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_control.vhd:440]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[lsu_mo_we] was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_control.vhd:440]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[lsu_priv] was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_control.vhd:440]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[ir_funct3] was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_control.vhd:440]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[ir_funct12] was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_control.vhd:440]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[ir_opcode] was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_control.vhd:440]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[cpu_sleep] was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_control.vhd:440]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[cpu_trap] was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_control.vhd:440]
WARNING: [Synth 8-6014] Unused sequential element ctrl_reg[cpu_debug] was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_control.vhd:440]
WARNING: [Synth 8-6014] Unused sequential element csr_reg[mcounteren] was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_control.vhd:1661]
WARNING: [Synth 8-6014] Unused sequential element cpu_counter_gen[1].cnt_reg[lo][1] was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_control.vhd:2172]
WARNING: [Synth 8-6014] Unused sequential element cpu_counter_gen[1].cnt_reg[hi][1] was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_control.vhd:2172]
WARNING: [Synth 8-6014] Unused sequential element cpu_counter_gen[1].cnt_reg[ovf][1] was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_control.vhd:2172]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnt_reg[inc]' and it is trimmed from '16' to '3' bits. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_control.vhd:2282]
WARNING: [Synth 8-3936] Found unconnected internal register 'din_reg' and it is trimmed from '64' to '8' bits. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_gpio.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element tx_engine_reg[done] was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_uart.vhd:362]
WARNING: [Synth 8-6014] Unused sequential element generators.rst_cause_reg was removed.  [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_top.vhd:425]
WARNING: [Synth 8-7129] Port bus_req_i[addr][31] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][30] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][29] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][28] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][27] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][26] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][25] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][24] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][23] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][22] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][21] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][20] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][19] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][18] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][17] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][16] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][15] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][14] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][13] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][12] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][11] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][10] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][9] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][8] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][1] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][0] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[src] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[priv] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[rvso] in module neorv32_debug_dm is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][31] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][30] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][29] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][28] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][27] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][26] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][25] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][24] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][23] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][22] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][21] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][20] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][19] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][18] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][17] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][16] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][15] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][14] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][13] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][12] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][11] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][10] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][9] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][8] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][7] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][6] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][5] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][4] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][1] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][0] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][31] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][30] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][29] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][28] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][27] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][26] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][25] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][24] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][23] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][22] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][21] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][20] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][19] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][18] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][17] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][16] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][15] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][14] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][13] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][12] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][11] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][10] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][9] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][8] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][7] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][6] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][5] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][4] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][3] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][2] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][1] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[data][0] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[ben][3] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[ben][2] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[ben][1] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[ben][0] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[we] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[src] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[priv] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[rvso] in module neorv32_sysinfo is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus_req_i[addr][31] in module neorv32_uart is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2565.480 ; gain = 506.645 ; free physical = 3051 ; free virtual = 78734
Synthesis current peak Physical Memory [PSS] (MB): peak = 1793.243; parent = 1607.418; children = 185.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3593.617; parent = 2565.484; children = 1028.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2583.293 ; gain = 524.457 ; free physical = 3047 ; free virtual = 78730
Synthesis current peak Physical Memory [PSS] (MB): peak = 1793.243; parent = 1607.418; children = 185.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3611.430; parent = 2583.297; children = 1028.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2591.297 ; gain = 532.461 ; free physical = 3045 ; free virtual = 78728
Synthesis current peak Physical Memory [PSS] (MB): peak = 1793.243; parent = 1607.418; children = 185.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3619.434; parent = 2591.301; children = 1028.133
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fetch_engine_reg[state]' in module 'neorv32_cpu_control'
INFO: [Synth 8-802] inferred FSM for state register 'execute_engine_reg[state]' in module 'neorv32_cpu_control'
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_reg[state]' in module 'neorv32_cpu_cp_muldiv'
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_reg[state]' in module 'neorv32_cpu_cp_fpu_f2i'
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_reg[state]' in module 'neorv32_cpu_cp_fpu_normalizer'
INFO: [Synth 8-802] inferred FSM for state register 'arbiter_reg[state]' in module 'neorv32_bus_switch'
INFO: [Synth 8-802] inferred FSM for state register 'tap_ctrl_state_reg' in module 'neorv32_debug_dtm'
INFO: [Synth 8-802] inferred FSM for state register 'dm_ctrl_reg[state]' in module 'neorv32_debug_dm'
INFO: [Synth 8-802] inferred FSM for state register 'dm_ctrl_reg[cmderr]' in module 'neorv32_debug_dm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              if_restart |                              001 |                               00
              if_request |                              100 |                               01
              if_pending |                              010 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fetch_engine_reg[state]' using encoding 'one-hot' in module 'neorv32_cpu_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                branched |                   00000000000010 |                             1001
                dispatch |                   00000000000001 |                             0000
              trap_enter |                   00001000000000 |                             0001
                 execute |                   00010000000000 |                             0110
                alu_wait |                   00100000000000 |                             0111
                 mem_req |                   00000100000000 |                             1011
                mem_wait |                   00000001000000 |                             1100
                 iSTATE0 |                   00000010000000 |                             1111
                  branch |                   01000000000000 |                             1000
                   fence |                   00000000001000 |                             0100
                  iSTATE |                   10000000000000 |                             1010
*
               trap_exit |                   00000000010000 |                             0010
            trap_execute |                   00000000000100 |                             0011
                   sleep |                   00000000100000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'execute_engine_reg[state]' using encoding 'one-hot' in module 'neorv32_cpu_control'
INFO: [Synth 8-3971] The signal "neorv32_cpu_regfile:/reg_file_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              001 |                               00
                  s_busy |                              010 |                               01
                  s_done |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_reg[state]' using encoding 'one-hot' in module 'neorv32_cpu_cp_muldiv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
           s_prepare_f2i |                              001 |                              001
        s_normalize_busy |                              010 |                              010
                 s_round |                              011 |                              011
              s_finalize |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_reg[state]' using encoding 'sequential' in module 'neorv32_cpu_cp_fpu_f2i'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                        000000001 |                             0000
          s_prepare_norm |                        000000010 |                             0011
           s_prepare_i2f |                        000000100 |                             0001
             s_check_i2f |                        000001000 |                             0010
        s_normalize_busy |                        000010000 |                             0101
                 s_round |                        000100000 |                             0110
         s_prepare_shift |                        001000000 |                             0100
                 s_check |                        010000000 |                             0111
              s_finalize |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_reg[state]' using encoding 'one-hot' in module 'neorv32_cpu_cp_fpu_normalizer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                  busy_a |                               01 |                               01
                  busy_b |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arbiter_reg[state]' using encoding 'sequential' in module 'neorv32_bus_switch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             logic_reset |                             0000 |                             0000
                run_idle |                             0001 |                             1000
                 dr_scan |                             0010 |                             0001
              dr_capture |                             0011 |                             0010
                dr_exit1 |                             0100 |                             0100
                dr_pause |                             0101 |                             0101
                dr_exit2 |                             0110 |                             0110
                dr_shift |                             0111 |                             0011
               dr_update |                             1000 |                             0111
                 ir_scan |                             1001 |                             1001
              ir_capture |                             1010 |                             1010
                ir_exit1 |                             1011 |                             1100
                ir_pause |                             1100 |                             1101
                ir_exit2 |                             1101 |                             1110
                ir_shift |                             1110 |                             1011
               ir_update |                             1111 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tap_ctrl_state_reg' using encoding 'sequential' in module 'neorv32_debug_dtm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                cmd_idle |                              000 |                              000
               cmd_check |                              001 |                              001
             cmd_prepare |                              010 |                              010
             cmd_trigger |                              011 |                              011
                cmd_busy |                              100 |                              100
               cmd_error |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dm_ctrl_reg[state]' using encoding 'sequential' in module 'neorv32_debug_dm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              100
                 iSTATE1 |                              010 |                              011
                 iSTATE3 |                              011 |                              010
                 iSTATE2 |                              100 |                              001
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dm_ctrl_reg[cmderr]' using encoding 'sequential' in module 'neorv32_debug_dm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2645.531 ; gain = 586.695 ; free physical = 2858 ; free virtual = 78543
Synthesis current peak Physical Memory [PSS] (MB): peak = 1946.094; parent = 1760.375; children = 185.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3673.668; parent = 2645.535; children = 1028.133
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 4     
	   3 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   30 Bit       Adders := 1     
	   3 Input   28 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 4     
	   3 Input    1 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               64 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 51    
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               23 Bit    Registers := 3     
	               21 Bit    Registers := 2     
	               18 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 15    
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 153   
+---RAMs : 
	              32K Bit	(4096 X 8 bit)          RAMs := 4     
	              16K Bit	(2048 X 8 bit)          RAMs := 4     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   48 Bit        Muxes := 2     
	   2 Input   41 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 3     
	   2 Input   33 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 61    
	   4 Input   32 Bit        Muxes := 9     
	   3 Input   32 Bit        Muxes := 3     
	  69 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 3     
	   6 Input   32 Bit        Muxes := 1     
	   9 Input   32 Bit        Muxes := 1     
	  13 Input   32 Bit        Muxes := 1     
	  19 Input   32 Bit        Muxes := 1     
	   3 Input   30 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 3     
	   5 Input   24 Bit        Muxes := 1     
	   3 Input   24 Bit        Muxes := 1     
	   5 Input   23 Bit        Muxes := 2     
	   2 Input   23 Bit        Muxes := 5     
	   9 Input   23 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 3     
	  18 Input   16 Bit        Muxes := 1     
	  13 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 10    
	   8 Input   14 Bit        Muxes := 1     
	   4 Input   14 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 9     
	   9 Input   10 Bit        Muxes := 2     
	   4 Input   10 Bit        Muxes := 1     
	   9 Input    9 Bit        Muxes := 1     
	  16 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 6     
	   3 Input    9 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	   5 Input    8 Bit        Muxes := 2     
	  14 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	  13 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 9     
	   3 Input    5 Bit        Muxes := 1     
	   9 Input    5 Bit        Muxes := 2     
	   6 Input    5 Bit        Muxes := 1     
	  14 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  33 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 13    
	   5 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	  13 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 20    
	   8 Input    2 Bit        Muxes := 1     
	  13 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 188   
	   3 Input    1 Bit        Muxes := 17    
	   6 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 11    
	  18 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 2     
	  13 Input    1 Bit        Muxes := 18    
	   5 Input    1 Bit        Muxes := 18    
	  10 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'multiplier_reg[product]' and it is trimmed from '48' to '31' bits. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:669]
WARNING: [Synth 8-3936] Found unconnected internal register 'multiplier_reg[buf_ff]' and it is trimmed from '48' to '31' bits. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:669]
WARNING: [Synth 8-3936] Found unconnected internal register 'multiplier_reg[product]' and it is trimmed from '48' to '17' bits. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.srcs/sources_1/imports/rtl/core/neorv32_cpu_cp_fpu.vhd:669]
DSP Report: Generating DSP multiplier_reg[buf_ff], operation Mode is: (A*B)'.
DSP Report: register multiplier_reg[buf_ff] is absorbed into DSP multiplier_reg[buf_ff].
DSP Report: operator multiplier_reg[buf_ff]0 is absorbed into DSP multiplier_reg[buf_ff].
DSP Report: operator multiplier_reg[buf_ff]0 is absorbed into DSP multiplier_reg[buf_ff].
DSP Report: Generating DSP multiplier_reg[product], operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register multiplier_reg[product] is absorbed into DSP multiplier_reg[product].
DSP Report: register multiplier_reg[buf_ff] is absorbed into DSP multiplier_reg[product].
DSP Report: operator multiplier_reg[buf_ff]0 is absorbed into DSP multiplier_reg[product].
DSP Report: operator multiplier_reg[buf_ff]0 is absorbed into DSP multiplier_reg[product].
INFO: [Synth 8-3971] The signal "\neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg " was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_execute_engine_reg[state][13]) is unused and will be removed from module neorv32_cpu_control.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_execute_engine_reg[state][7]) is unused and will be removed from module neorv32_cpu_control.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:36 . Memory (MB): peak = 2959.500 ; gain = 900.664 ; free physical = 2564 ; free virtual = 78259
Synthesis current peak Physical Memory [PSS] (MB): peak = 2252.246; parent = 2066.569; children = 185.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3987.637; parent = 2959.504; children = 1028.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------+------------+---------------+----------------+
|Module Name      | RTL Object | Depth x Width | Implemented As | 
+-----------------+------------+---------------+----------------+
|neorv32_boot_rom | rdata_reg  | 1024x32       | Block RAM      | 
+-----------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object                                                                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|neorv32_test_on_chip_debugger | neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|neorv32_test_on_chip_debugger | neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|neorv32_test_on_chip_debugger | neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|neorv32_test_on_chip_debugger | neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|neorv32_test_on_chip_debugger | neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg          | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|neorv32_test_on_chip_debugger | neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg          | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|neorv32_test_on_chip_debugger | neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg          | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|neorv32_test_on_chip_debugger | neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg          | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|neorv32_cpu_cp_fpu | (A*B)'            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|neorv32_cpu_cp_fpu | (PCIN>>17)+(A*B)' | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 1    | 
+-------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 2959.500 ; gain = 900.664 ; free physical = 2563 ; free virtual = 78259
Synthesis current peak Physical Memory [PSS] (MB): peak = 2252.246; parent = 2066.569; children = 185.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3987.637; parent = 2959.504; children = 1028.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                   | RTL Object                                                                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|neorv32_test_on_chip_debugger | neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|neorv32_test_on_chip_debugger | neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|neorv32_test_on_chip_debugger | neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|neorv32_test_on_chip_debugger | neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|neorv32_test_on_chip_debugger | neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg          | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|neorv32_test_on_chip_debugger | neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg          | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|neorv32_test_on_chip_debugger | neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg          | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|neorv32_test_on_chip_debugger | neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg          | 2 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance neorv32_top_inst/memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 2959.500 ; gain = 900.664 ; free physical = 2562 ; free virtual = 78257
Synthesis current peak Physical Memory [PSS] (MB): peak = 2252.246; parent = 2066.569; children = 185.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3987.637; parent = 2959.504; children = 1028.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 2959.500 ; gain = 900.664 ; free physical = 2558 ; free virtual = 78253
Synthesis current peak Physical Memory [PSS] (MB): peak = 2252.246; parent = 2066.569; children = 185.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3987.637; parent = 2959.504; children = 1028.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 2959.500 ; gain = 900.664 ; free physical = 2558 ; free virtual = 78253
Synthesis current peak Physical Memory [PSS] (MB): peak = 2252.246; parent = 2066.569; children = 185.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3987.637; parent = 2959.504; children = 1028.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 2959.500 ; gain = 900.664 ; free physical = 2557 ; free virtual = 78252
Synthesis current peak Physical Memory [PSS] (MB): peak = 2252.246; parent = 2066.569; children = 185.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3987.637; parent = 2959.504; children = 1028.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 2959.500 ; gain = 900.664 ; free physical = 2557 ; free virtual = 78252
Synthesis current peak Physical Memory [PSS] (MB): peak = 2252.246; parent = 2066.569; children = 185.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3987.637; parent = 2959.504; children = 1028.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 2959.500 ; gain = 900.664 ; free physical = 2557 ; free virtual = 78252
Synthesis current peak Physical Memory [PSS] (MB): peak = 2252.246; parent = 2066.569; children = 185.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3987.637; parent = 2959.504; children = 1028.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 2959.500 ; gain = 900.664 ; free physical = 2558 ; free virtual = 78253
Synthesis current peak Physical Memory [PSS] (MB): peak = 2252.246; parent = 2066.569; children = 185.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3987.637; parent = 2959.504; children = 1028.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                   | RTL Name                                                                                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|neorv32_test_on_chip_debugger | neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_fpu_inst_true.neorv32_cpu_cp_fpu_inst/multiplier_reg[latency][2] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|neorv32_cpu_cp_fpu | (A*B')'            | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|neorv32_cpu_cp_fpu | (PCIN>>17+(A*B)')' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 1    | 
+-------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   173|
|3     |DSP48E1  |     2|
|4     |LUT1     |    52|
|5     |LUT2     |   351|
|6     |LUT3     |   629|
|7     |LUT4     |   535|
|8     |LUT5     |   737|
|9     |LUT6     |  1479|
|10    |MUXF7    |    34|
|11    |RAMB18E1 |     5|
|12    |RAMB36E1 |     6|
|13    |SRL16E   |     1|
|14    |FDCE     |  1657|
|15    |FDPE     |    44|
|16    |FDRE     |   688|
|17    |FDSE     |     7|
|18    |IBUF     |     7|
|19    |OBUF     |    10|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+-------------------------------+------+
|      |Instance                                                             |Module                         |Cells |
+------+---------------------------------------------------------------------+-------------------------------+------+
|1     |top                                                                  |                               |  6418|
|2     |  neorv32_top_inst                                                   |neorv32_top                    |  6400|
|3     |    \core_complex.neorv32_core_bus_switch_inst                       |neorv32_bus_switch             |    14|
|4     |    \core_complex.neorv32_cpu_inst                                   |neorv32_cpu                    |  4808|
|5     |      neorv32_cpu_alu_inst                                           |neorv32_cpu_alu                |  1695|
|6     |        \neorv32_cpu_cp_fpu_inst_true.neorv32_cpu_cp_fpu_inst        |neorv32_cpu_cp_fpu             |  1490|
|7     |          neorv32_cpu_cp_fpu_f2i_inst                                |neorv32_cpu_cp_fpu_f2i         |   420|
|8     |          neorv32_cpu_cp_fpu_normalizer_inst                         |neorv32_cpu_cp_fpu_normalizer  |   480|
|9     |        \neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst  |neorv32_cpu_cp_muldiv          |   128|
|10    |        neorv32_cpu_cp_shifter_inst                                  |neorv32_cpu_cp_shifter         |    65|
|11    |      neorv32_cpu_control_inst                                       |neorv32_cpu_control            |  2728|
|12    |        \prefetch_buffer[0].prefetch_buffer_inst                     |neorv32_fifo                   |   178|
|13    |        \prefetch_buffer[1].prefetch_buffer_inst                     |neorv32_fifo_1                 |   170|
|14    |      neorv32_cpu_lsu_inst                                           |neorv32_cpu_lsu                |   154|
|15    |      neorv32_cpu_regfile_inst                                       |neorv32_cpu_regfile            |   231|
|16    |    \io_system.neorv32_gpio_inst_true.neorv32_gpio_inst              |neorv32_gpio                   |    26|
|17    |    \io_system.neorv32_mtime_inst_true.neorv32_mtime_inst            |neorv32_mtime                  |   407|
|18    |    \io_system.neorv32_sysinfo_inst                                  |neorv32_sysinfo                |    11|
|19    |    \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst            |neorv32_uart                   |   242|
|20    |      rx_engine_fifo_inst                                            |neorv32_fifo__parameterized0   |    28|
|21    |      tx_engine_fifo_inst                                            |neorv32_fifo__parameterized0_0 |    38|
|22    |    \memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst  |neorv32_boot_rom               |     9|
|23    |    \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst  |neorv32_dmem                   |    43|
|24    |    \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst  |neorv32_imem                   |     9|
|25    |    neorv32_bus_gateway_inst                                         |neorv32_bus_gateway            |    16|
|26    |    \neorv32_neorv32_ocd_inst_true.neorv32_debug_dm_inst             |neorv32_debug_dm               |   321|
|27    |    \neorv32_neorv32_ocd_inst_true.neorv32_debug_dtm_inst            |neorv32_debug_dtm              |   441|
+------+---------------------------------------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 2959.500 ; gain = 900.664 ; free physical = 2558 ; free virtual = 78253
Synthesis current peak Physical Memory [PSS] (MB): peak = 2252.246; parent = 2066.569; children = 185.825
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3987.637; parent = 2959.504; children = 1028.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2874 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 2959.500 ; gain = 900.664 ; free physical = 2567 ; free virtual = 78262
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 2959.508 ; gain = 900.664 ; free physical = 2567 ; free virtual = 78262
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2959.508 ; gain = 0.000 ; free physical = 2664 ; free virtual = 78360
INFO: [Netlist 29-17] Analyzing 220 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3013.461 ; gain = 0.000 ; free physical = 2586 ; free virtual = 78281
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 75c94d5d
INFO: [Common 17-83] Releasing license: Synthesis
111 Infos, 127 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:46 . Memory (MB): peak = 3013.461 ; gain = 979.473 ; free physical = 2804 ; free virtual = 78499
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/orig/neorv32.runs/synth_1/neorv32_test_on_chip_debugger.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file neorv32_test_on_chip_debugger_utilization_synth.rpt -pb neorv32_test_on_chip_debugger_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct  9 02:40:06 2023...
