# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# Inputs for mode0.txt   Outputs for mode1.txt  run.do      
# Inputs for mode1.txt   rcas.v                 transcript  
# Outputs for mode0.txt  rcas_tb.v                          
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:40:59 on Sep 19,2025
# vlog -reportprogress 300 rcas_tb.v 
# -- Compiling module fulladder
# -- Compiling module rcas
# -- Compiling module rcas_tb
# 
# Top level modules:
# 	rcas_tb
# End time: 21:40:59 on Sep 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim rcas_tb 
# Start time: 21:40:59 on Sep 19,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.rcas_tb(fast)
# End time: 21:41:08 on Sep 19,2025, Elapsed time: 0:00:09
# Errors: 0, Warnings: 0
# vsim -debugDB rcas_tb 
# Start time: 21:41:08 on Sep 19,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.rcas_tb(fast)
# Loading work.rcas(fast)
# Loading work.fulladder(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:44:52 on Sep 19,2025
# vlog -reportprogress 300 rcas_tb.v 
# -- Compiling module fulladder
# -- Compiling module rcas
# -- Compiling module rcas_tb
# 
# Top level modules:
# 	rcas_tb
# End time: 21:44:52 on Sep 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:44:54 on Sep 19,2025, Elapsed time: 0:03:46
# Errors: 0, Warnings: 2
# vsim rcas_tb 
# Start time: 21:44:54 on Sep 19,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.rcas_tb(fast)
# End time: 21:44:59 on Sep 19,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vsim -debugDB rcas_tb 
# Start time: 21:44:59 on Sep 19,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.rcas_tb(fast)
# Loading work.rcas(fast)
# Loading work.fulladder(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:48:44 on Sep 19,2025
# vlog -reportprogress 300 rcas_tb.v 
# -- Compiling module fulladder
# -- Compiling module rcas
# -- Compiling module rcas_tb
# 
# Top level modules:
# 	rcas_tb
# End time: 21:48:44 on Sep 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:48:45 on Sep 19,2025, Elapsed time: 0:03:46
# Errors: 0, Warnings: 2
# vsim rcas_tb 
# Start time: 21:48:45 on Sep 19,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.rcas_tb(fast)
# End time: 21:48:51 on Sep 19,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim -debugDB rcas_tb 
# Start time: 21:48:51 on Sep 19,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.rcas_tb(fast)
# Loading work.rcas(fast)
# Loading work.fulladder(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:50:01 on Sep 19,2025
# vlog -reportprogress 300 rcas_tb.v 
# -- Compiling module fulladder
# -- Compiling module rcas
# -- Compiling module rcas_tb
# 
# Top level modules:
# 	rcas_tb
# End time: 21:50:01 on Sep 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:50:03 on Sep 19,2025, Elapsed time: 0:01:12
# Errors: 0, Warnings: 2
# vsim rcas_tb 
# Start time: 21:50:03 on Sep 19,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.rcas_tb(fast)
# End time: 21:50:08 on Sep 19,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vsim -debugDB rcas_tb 
# Start time: 21:50:08 on Sep 19,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.rcas_tb(fast)
# Loading work.rcas(fast)
# Loading work.fulladder(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
