
<html><head><title>SystemVerilog Assertions on real, wreal, and electrical Nets</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677669033" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="SystemVerilog Assertions on real, wreal, and electrical Nets" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal," />
<meta name="prod_subfeature" content="SystemVerilog Mixed-Signal," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677669033" />
<meta name="NextFile" content="Using_Custom_ie_Parameter_and_Connect_Module_Names_for_UDN-to-Electrical_Connections.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Wildcard-Named_Port_Connections_in_AMS.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- SystemVerilog Assertions on real, wreal, and electrical Nets" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Wildcard-Named_Port_Connections_in_AMS.html" title="Wildcard-Named_Port_Connections_in_AMS">Wildcard-Named_Port_Connection ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Using_Custom_ie_Parameter_and_Connect_Module_Names_for_UDN-to-Electrical_Connections.html" title="Using_Custom_ie_Parameter_and_Connect_Module_Names_for_UDN-to-Electrical_Connections">Using_Custom_ie_Parameter_and_ ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>SystemVerilog Assertions on real, wreal, and electrical Nets</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="SystemVerilogAssertionsonreal,wreal,andelectricalNets-1075263"></span><span class="confluence-anchor-link" id="SystemVerilogAssertionsonreal,wreal,andelectricalNets-wrealAssert"></span><span class="confluence-anchor-link" id="SystemVerilogAssertionsonreal,wreal,andelectricalNets-assertions"></span>The AMS Designer simulator and&#160;<span style="">Xcelium simulator with mixed-signal option</span> let you use SystemVerilog Assertions on SystemVerilog<code style="letter-spacing: 0.0px;">&#160;</code><code style="letter-spacing: 0.0px;">real</code><code style="letter-spacing: 0.0px;">&#160;</code>variables (or ports) that connect to&#160;<span style=""><a class="message-url" href="../verilogamsref/chap4.html#wreal">wreal</a>&#160;</span>or <code style="letter-spacing: 0.0px;">electrical</code>&#160;nets, and&#160;<a href="Glossary.html#Glossary-1034986">PSL</a>&#160;assertions on&#160;<code style="letter-spacing: 0.0px;">real</code>&#160;and Verilog-AMS&#160;<code style="letter-spacing: 0.0px;">wreal</code>&#160;nets that connect to&#160;<code style="letter-spacing: 0.0px;">electrical</code>&#160;nets.</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>PSL stands for the property specification language that is undergoing standardization as IEEE 1850 Property Specification Language.</p>
</div>
</div>
<h2 id="SystemVerilogAssertionsonreal,wreal,andelectricalNets-SystemVerilogAssertionsSVA1075291">SystemVerilog Assertions<span class="confluence-anchor-link" id="SystemVerilogAssertionsonreal,wreal,andelectricalNets-SVA"></span><span class="confluence-anchor-link" id="SystemVerilogAssertionsonreal,wreal,andelectricalNets-1075291"></span></h2>

<p>In mixed-signal designs, you can specify a SystemVerilog Assertion (<a href="Glossary.html#Glossary-1034951">SVA</a>) on a SystemVerilog&#160;<code>real</code>&#160;port that connects to a&#160;<code>wreal</code>&#160;or&#160;<code>electrical</code>&#160;net. You can use the SVA to check the value of the&#160;<code>wreal</code>&#160;or&#160;<code>electrical</code>&#160;net.</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>When you connect a SystemVerilog <code>real</code> port to an<code>&#160;electrical</code> net, the elaborator inserts the appropriate real-to-electrical or electrical-to-real interface element automatically.</p>
</div>
</div>

<p>In the following example, SystemVerilog&#160;<code>real</code>&#160;number ports (<code>r</code>,<code>&#160;xr</code>, and&#160;<code>wr</code>) are connected to nets belonging to the electrical domain and nets of type&#160;<code>wreal.</code></p>

<p><code>module top;</code></p>

<p><code>&#160;&#160;var real r, xr, wr;</code></p>

<p><code>&#160;&#160;assign xr = 3.14;</code></p>

<p><code>&#160;&#160;ams_electrical_src e_s1(r);&#160;&#160;// causes insertion of Electrical2Real connection<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;// module</code></p>

<p><code>&#160;&#160;ams_electrical_dst e_d1(xr); // causes insertion of Real2Electrical connection<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;// module</code></p>

<p><code>&#160;&#160;ams_wreal_src&#160;&#160;&#160;&#160;&#160;&#160;w_s1(wr); // Connects SystemVerilog real variable to wreal</code></p>

<p><code>endmodule</code>&#160;</p>

<p><code>module ams_electrical_dst(e);</code></p>

<p><code>&#160;&#160;input e; electrical e;</code><br /><code>&#160; initial #10 $display(&quot;%M: %f&quot;, V(e));</code></p>

<p><code>endmodule</code>&#160;</p>

<p><code>module ams_electrical_src(e);</code></p>

<p><code>&#160;&#160;output e; electrical e;</code><br /><code>&#160; analog V(e) &lt;+ 5.0;</code></p>

<p><code>endmodule</code>&#160;</p>

<p><code>module ams_wreal_src(w);</code></p>

<p><code>&#160;&#160;output w; wreal w;</code><br /><code>&#160; assign w = 2.5;</code></p>

<p><code>endmodule</code></p>

<p>Once the SystemVerilog real variables import the AMS functionality through the code above, they can appear in any SystemVerilog assertion statement that permits the use of real variables. <code>real</code> variables can be used in SystemVerilog assertion,<span style="">&#160;&#160;</span><code>real</code>&#160;variable,&#160;<code>r</code>, that comes in as a&#160;<code>wreal</code>&#160;port (from the&#160;<code>ams_design</code>&#160;instance), <code>w</code>:</p>

<p><code>module sv_tb;<br />&#160;&#160;real r;<br />&#160;&#160;time t;</code></p>

<p><code>&#160; ams_design a1(r);</code></p>

<p><code>&#160;&#160;always @(r) begin<br />&#160;&#160;&#160;&#160;assert (r &lt; 5.5) else begin<br />&#160;&#160;&#160;&#160;&#160;&#160;t = $time;<br />&#160;&#160;&#160;&#160;&#160;&#160;$error(&quot;assert failed at time %0t&quot;,t);<br />&#160;&#160;&#160;&#160;end<br />&#160;&#160;end<br />endmodule</code></p>

<p><code>module ams_design(w);<br />&#160;&#160;output w; wreal w;<br />&#160;&#160;assign w =5.6;<br />end</code></p>

<p>The&#160;<a href="#SystemVerilogAssertionsonreal,wreal,andelectricalNets-1075332">SystemVerilog real variable used inside a SystemVerilog assertion</a>&#160;figure shows another example of a SystemVerilog real variable being used inside a SystemVerilog assertion.<br /><br /></p>
<div class="pbi_avoid"><span class="content-title" id="Figure-19.1"><strong>Figure 19.1:</strong> SystemVerilog real variable used inside a SystemVerilog assertion&#160;<span class="confluence-anchor-link" id="SystemVerilogAssertionsonreal,wreal,andelectricalNets-1075332"></span></span><p align="left"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368533/475368534.png" data-linked-resource-container-id="475368533" data-linked-resource-container-version="1" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="svams.23.1.7.png" data-linked-resource-id="475368534" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368533/475368534.png" /></span></p>
</div>
<h2 id="SystemVerilogAssertionsonreal,wreal,andelectricalNets-AnalogSystemTasksinSVA1075338">Analog System Tasks in SVA<span class="confluence-anchor-link" id="SystemVerilogAssertionsonreal,wreal,andelectricalNets-1075338"></span></h2>

<p>SystemVerilog Assertions (<a href="Glossary.html#Glossary-1034951">SVA</a>) can contain analog system tasks like&#160;<code>$cds_get_analog_value()</code>&#160;to access the values of analog objects for use within assertions. SVA semantics specify the use of sampled values of all signals, except local variables, during assertion evaluation.</p>

<p>However, if any digital signal changes during assertion evaluation, there is the risk of sampling analog objects (via&#160;<code>$cds_get_analog_value()</code>) too. This is not acceptable because values of such analog objects could have changed significantly since the last sampling and may be out of date for a fair evaluation.</p>

<p>Consider the following example:</p>

<p><code>default clocking CLK @(negedge clk); endclocking</code></p>

<p><code>assert property (</code><br /><code>&#160; a &amp; !b</code><br /><code>&#160; |-&gt;</code><br /><code>&#160; $cds_get_analog_value(&quot;top.simpleVAMS.x&quot;) &gt; c</code><br /><code>);</code></p>

<p>The signals of the assertion above would be sampled whenever digital signals, &#39;<code>a</code>&#39;, &#39;<code>b</code>&#39;, &#39;<code>c</code>&#39;, or &#39;<code>clk</code>&#39; change, whereas the assertion would be evaluated at the negative edge of &#39;<code>clk</code>&#39;.</p>

<p>So the value of the expression&#160;<code>$cds_get_analog_value(&quot;top.simpleVAMS.x&quot;) &gt; c&#160;</code>used in the assertion evaluation would be the value that existed when the signals were sampled the last time.</p>

<p>To eliminate the evaluation error caused by this, the assertion evaluation process treats the expression just like local variables and uses the current value of the expression</p>

<p><code>$cds_get_analog_value(&quot;top.simpleVAMS.x&quot;) &gt; c</code></p>

<p>Note, however, that like local variables, it uses the current value of ALL digital signals in the expression that contains the analog system function. In this case, the current value of &#39;<code>&#160;c&#160;</code>&#39; would be used.</p>

<p>This can cause race conditions when such digital signals change on the same edge as the clock. This is currently a limitation in the general assertion solution.</p>
<h5 id="SystemVerilogAssertionsonreal,wreal,andelectricalNets-RelatedTopics">Related Topics</h5><ul><li><a href="SystemVerilog_and_AMS_Extensions.html">SystemVerilog and AMS Extensions</a></li><li><a href="../abvquickstart/Introduction_to_the_Assertion_Quick_Start.html">SVA Quick Reference</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Wildcard-Named_Port_Connections_in_AMS.html" id="prev" title="Wildcard-Named_Port_Connections_in_AMS">Wildcard-Named_Port_Connection ...</a></em></b><b><em><a href="Using_Custom_ie_Parameter_and_Connect_Module_Names_for_UDN-to-Electrical_Connections.html" id="nex" title="Using_Custom_ie_Parameter_and_Connect_Module_Names_for_UDN-to-Electrical_Connections">Using_Custom_ie_Parameter_and_ ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>