;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 112, #263
	SUB @121, 103
	DJN 12, #30
	MOV -7, <-20
	DJN 121, -632
	SPL 12, <10
	SPL <4, -2
	ADD -7, <-20
	ADD -7, <-20
	SUB 0, -0
	SUB <12, @263
	SUB @127, 106
	SUB @121, 106
	DJN 12, #30
	DJN 12, #30
	ADD 30, 2
	ADD -0, 4
	ADD 3, 20
	SUB 0, 402
	JMP 20, 20
	DJN -1, @-20
	SLT -0, <0
	SUB 30, 9
	SUB @0, <5
	DJN -1, @-20
	JMP <127, 906
	SLT -0, <0
	SUB @0, <5
	SUB 104, 50
	SUB @0, <5
	JMZ 104, 50
	CMP -0, <0
	SUB @127, 103
	ADD 210, 30
	CMP @127, 103
	CMP @127, 103
	CMP @127, 103
	CMP @127, 103
	SPL 0, <402
	CMP @127, 103
	ADD 210, 30
	ADD 210, 30
	ADD 210, 30
	SPL 0, <402
	MOV -7, <-20
	SPL 0, <402
